Model {
  Name			  "ksrbl_4k4t_hdtrig"
  Version		  6.2
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.673"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "all"
  WideLines		  off
  ShowLineDimensions	  on
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks on
  BrowserLookUnderMasks	  on
  Created		  "Fri Aug 31 09:29:11 2007"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "zhiwei"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue May 12 10:42:22 2009"
  ModelVersionFormat	  "1.%<AutoIncrement:673>"
  ConfigurationManager	  "None"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  StrictBusMsg		  "None"
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.1.0"
      Array {
	Type			"Handle"
	Dimension		7
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.1.0"
	  StartTime		  "0.0"
	  StopTime		  "20000"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ZeroCrossControl	  "UseLocalSettings"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.1.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    5
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  ParameterPooling	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.1.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterPrecisionLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  ModelReferenceSimTargetVerbose off
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.1.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.1.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames on
	      CustomSymbolStr	      "$R$N$M"
	      MangleLength	      1
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      SimulationMode	      "normal"
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Monospaced"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Bias
      Bias		      "0"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Period		      "2"
      PulseWidth	      "1"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "sfix(16)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "2^0"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      AllPortsSameDT	      on
      OutDataTypeMode	      "Logical (see Configuration Parameters: Optimiza"
"tion)"
      LogicDataType	      "uint(8)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      LogicOutDataTypeMode    "Logical (see Configuration Parameters: Optimiza"
"tion)"
      LogicDataType	      "uint(8)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Scope
      Floating		      off
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      Sin
      SineType		      "Time based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Bias		      "0"
      Frequency		      "1"
      Phase		      "0"
      Samples		      "10"
      Offset		      "0"
      SampleTime	      "-1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Step
      Time		      "1"
      Before		      "0"
      After		      "1"
      SampleTime	      "-1"
      VectorParams1D	      on
      ZeroCross		      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Monospaced"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Monospaced"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "ksrbl_4k4t_hdtrig"
    Location		    [2, 70, 1262, 958]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      Tag		      "genX"
      Ports		      []
      Position		      [27, 23, 78, 73]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r3/ System Generator"
      SourceType	      "Xilinx System Generator"
      ShowPortLabels	      on
      xilinxfamily	      "Virtex2P"
      part		      "xc2vp50"
      speed		      "-7"
      package		      "ff1152"
      synthesis_tool	      "XST"
      directory		      "./ksrbl_4k4t_hdtrig/sysgen"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "3.9063"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Concat"
      Ports		      [4, 1]
      Position		      [800, 663, 860, 812]
      SourceBlock	      "xbsIndex_r3/Concat"
      SourceType	      "Xilinx Bus Concatenator"
      num_inputs	      "4"
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Constant
      Name		      "Constant1"
      Position		      [2355, 195, 2385, 225]
      ShowName		      off
    }
    Block {
      BlockType		      Constant
      Name		      "Constant2"
      Position		      [730, 335, 760, 365]
      Value		      "-1"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant3"
      Position		      [1125, 240, 1155, 270]
      ShowName		      off
      Value		      "2^12"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant4"
      Position		      [2355, 300, 2385, 330]
      ShowName		      off
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant5"
      Position		      [1635, 745, 1665, 775]
      ShowName		      off
      Value		      "0"
    }
    Block {
      BlockType		      From
      Name		      "FromARMReset1"
      Position		      [2535, 21, 2640, 39]
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ARMReset"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out"
      Ports		      [1, 1]
      Position		      [3520, 424, 3575, 446]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out1"
      Ports		      [1, 1]
      Position		      [3520, 479, 3575, 501]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out2"
      Ports		      [1, 1]
      Position		      [3520, 534, 3575, 556]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out3"
      Ports		      [1, 1]
      Position		      [3520, 589, 3575, 611]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out4"
      Ports		      [1, 1]
      Position		      [3520, 209, 3575, 231]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out5"
      Ports		      [1, 1]
      Position		      [3520, 264, 3575, 286]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out6"
      Ports		      [1, 1]
      Position		      [3520, 319, 3575, 341]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out7"
      Ports		      [1, 1]
      Position		      [3520, 374, 3575, 396]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Goto
      Name		      "GotoARMReset"
      Position		      [515, 360, 625, 380]
      GotoTag		      "ARMReset"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Reference
      Name		      "Inverter"
      Ports		      [1, 1]
      Position		      [2660, 88, 2710, 122]
      SourceBlock	      "xbsIndex_r3/Inverter"
      SourceType	      "Xilinx Inverter"
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      DiscretePulseGenerator
      Name		      "Pulse\nGenerator"
      Ports		      [0, 1]
      Position		      [275, 883, 320, 917]
      Period		      "3000"
      PulseWidth	      "2990"
      PhaseDelay	      "50"
    }
    Block {
      BlockType		      Reference
      Name		      "Reinterpret"
      Ports		      [1, 1]
      Position		      [705, 667, 745, 693]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "0"
      force_valid	      on
    }
    Block {
      BlockType		      Reference
      Name		      "Reinterpret1"
      Ports		      [1, 1]
      Position		      [705, 702, 745, 728]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "0"
      force_valid	      on
    }
    Block {
      BlockType		      Reference
      Name		      "Reinterpret2"
      Ports		      [1, 1]
      Position		      [705, 742, 745, 768]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "0"
      force_valid	      on
    }
    Block {
      BlockType		      Reference
      Name		      "Reinterpret3"
      Ports		      [1, 1]
      Position		      [705, 782, 745, 808]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "0"
      force_valid	      on
    }
    Block {
      BlockType		      Scope
      Name		      "Scope_data"
      Ports		      [8]
      Position		      [3615, 196, 3700, 629]
      Location		      [5, 49, 1277, 989]
      Open		      off
      NumInputPorts	      "8"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"acc_count"
	axes2			"valid pulse"
	axes3			"enable"
	axes4			"power_even"
	axes5			"power_odd"
	axes6			"power^2_even"
	axes7			"power^2_odd"
	axes8			"address"
      }
      YMin		      "6.65~-1~-1~0~0~0~0~-1"
      YMax		      "7.35~1~1~800000~150000~9e+007~3.5e+009~1"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      MaxDataPoints	      "40000"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice"
      Ports		      [1, 1]
      Position		      [2385, 1066, 2430, 1094]
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "20"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice1"
      Ports		      [1, 1]
      Position		      [2550, 196, 2595, 224]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "2"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice2"
      Ports		      [1, 1]
      Position		      [1830, 746, 1875, 774]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "3"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice3"
      Ports		      [1, 1]
      Position		      [1320, 241, 1365, 269]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "18"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice4"
      Ports		      [1, 1]
      Position		      [2550, 301, 2595, 329]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "2"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice5"
      Ports		      [1, 1]
      Position		      [1815, 536, 1860, 564]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "32"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice6"
      Ports		      [1, 1]
      Position		      [1820, 611, 1865, 639]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "32"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice7"
      Ports		      [1, 1]
      Position		      [515, 886, 560, 914]
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "1"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      on
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator"
      Position		      [295, 522, 310, 538]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator1"
      Position		      [295, 537, 310, 553]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator10"
      Position		      [295, 672, 310, 688]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator11"
      Position		      [295, 687, 310, 703]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator12"
      Position		      [295, 702, 310, 718]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator13"
      Position		      [2975, 137, 2990, 153]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator14"
      Position		      [2970, 307, 2985, 323]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator15"
      Position		      [2970, 477, 2985, 493]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator16"
      Position		      [2980, 647, 2995, 663]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator17"
      Position		      [955, 892, 970, 908]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator2"
      Position		      [295, 552, 310, 568]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator3"
      Position		      [295, 567, 310, 583]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator4"
      Position		      [295, 582, 310, 598]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator5"
      Position		      [295, 597, 310, 613]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator6"
      Position		      [295, 612, 310, 628]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator7"
      Position		      [295, 627, 310, 643]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator8"
      Position		      [295, 642, 310, 658]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator9"
      Position		      [295, 657, 310, 673]
      ShowName		      off
    }
    Block {
      BlockType		      Reference
      Name		      "XSG core config"
      Tag		      "xps:xsg"
      Ports		      []
      Position		      [110, 24, 156, 67]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/XSG core config"
      SourceType	      "xsg core config"
      ShowPortLabels	      on
      hw_sys		      "iBOB"
      ibob_linux	      off
      clk_src		      "adc0_clk"
      gpio_clk_io_group	      "iBOB:sma"
      gpio_clk_bit_index      "0"
      clk_rate		      "256"
      sample_period	      "1"
      synthesis_tool	      "XST"
      mpc_type		      "powerpc405"
    }
    Block {
      BlockType		      Reference
      Name		      "adc"
      Tag		      "xps:adc"
      Ports		      [4, 17]
      Position		      [120, 459, 265, 721]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/adc"
      SourceType	      "adc"
      ShowPortLabels	      on
      adc_brd		      "iBOB:adc0"
      adc_clk_rate	      "1024"
      adc_interleave	      off
      sample_period	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "arm_delay1"
      Ports		      [1, 1]
      Position		      [2655, 829, 2680, 851]
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "1"
      reg_retiming	      off
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "arm_pulse"
      Ports		      [2, 1]
      Position		      [320, 342, 415, 393]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"arm_pulse"
	Location		[207, 154, 921, 447]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "reg_in"
	  Position		  [110, 93, 140, 107]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "hdtrig_in"
	  Position		  [110, 213, 140, 227]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [375, 153, 420, 197]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cns_reset"
	  Ports			  [0, 1]
	  Position		  [445, 85, 490, 115]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [265, 91, 300, 109]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge1"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [265, 211, 300, 229]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "reg_reset_arm"
	  Ports			  [3, 1]
	  Position		  [550, 136, 595, 184]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  on
	  period		  "1"
	  rst			  on
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc_arm"
	  Ports			  [1, 1]
	  Position		  [175, 85, 215, 115]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "pulse_out"
	  Position		  [680, 153, 710, 167]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "reg_in"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "slc_arm"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "hdtrig_in"
	  SrcPort		  1
	  DstBlock		  "posedge1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slc_arm"
	  SrcPort		  1
	  DstBlock		  "posedge"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  Points		  [30, 0; 0, 65]
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge1"
	  SrcPort		  1
	  Points		  [30, 0; 0, -35]
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "reg_reset_arm"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "reg_reset_arm"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    DstBlock		    "pulse_out"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 55; -155, 0; 0, -55]
	    DstBlock		    "reg_reset_arm"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "cns_reset"
	  SrcPort		  1
	  Points		  [20, 0; 0, 45]
	  DstBlock		  "reg_reset_arm"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "bitselect_1"
      Ports		      [2, 1]
      Position		      [2790, 199, 2885, 246]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"bitselect_1"
	Location		[155, 479, 616, 897]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "bitselect"
	  Position		  [200, 43, 230, 57]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [25, 93, 55, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "mux_bitselect"
	  Ports			  [4, 1]
	  Position		  [255, 26, 300, 239]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "3"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint_bp_0"
	  Ports			  [1, 1]
	  Position		  [80, 84, 120, 116]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc_bitselect_1"
	  Ports			  [1, 1]
	  Position		  [170, 86, 215, 114]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc_bitselect_2"
	  Ports			  [1, 1]
	  Position		  [170, 136, 215, 164]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "8"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc_bitselect_3"
	  Ports			  [1, 1]
	  Position		  [170, 186, 215, 214]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  Position		  [345, 148, 375, 162]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "slc_bitselect_1"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "mux_bitselect"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "slc_bitselect_2"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "mux_bitselect"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "slc_bitselect_3"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "mux_bitselect"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  DstBlock		  "reint_bp_0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bitselect"
	  SrcPort		  1
	  DstBlock		  "mux_bitselect"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mux_bitselect"
	  SrcPort		  1
	  Points		  [0, 20]
	  DstBlock		  "data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint_bp_0"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, 50]
	    Branch {
	      DstBlock		      "slc_bitselect_2"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 50]
	      DstBlock		      "slc_bitselect_3"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "slc_bitselect_1"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "bitselect_2"
      Ports		      [2, 1]
      Position		      [2880, 364, 2975, 411]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"bitselect_2"
	Location		[305, 229, 766, 647]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "bitselect"
	  Position		  [200, 43, 230, 57]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [25, 93, 55, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "mux_bitselect"
	  Ports			  [4, 1]
	  Position		  [255, 28, 295, 247]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "3"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint_bp_0"
	  Ports			  [1, 1]
	  Position		  [80, 84, 120, 116]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc_bitselect_1"
	  Ports			  [1, 1]
	  Position		  [170, 86, 215, 114]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc_bitselect_2"
	  Ports			  [1, 1]
	  Position		  [170, 136, 215, 164]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "8"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc_bitselect_3"
	  Ports			  [1, 1]
	  Position		  [170, 186, 215, 214]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  Position		  [345, 148, 375, 162]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "reint_bp_0"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "slc_bitselect_1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 50]
	    Branch {
	      DstBlock		      "slc_bitselect_2"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 50]
	      DstBlock		      "slc_bitselect_3"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "mux_bitselect"
	  SrcPort		  1
	  Points		  [0, 15]
	  DstBlock		  "data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bitselect"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "mux_bitselect"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  DstBlock		  "reint_bp_0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slc_bitselect_3"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "mux_bitselect"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "slc_bitselect_2"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "mux_bitselect"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "slc_bitselect_1"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "mux_bitselect"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "bitselect_3"
      Ports		      [2, 1]
      Position		      [2895, 539, 2990, 586]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"bitselect_3"
	Location		[169, 350, 630, 768]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "bitselect"
	  Position		  [200, 43, 230, 57]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [25, 93, 55, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "mux_bitselect"
	  Ports			  [4, 1]
	  Position		  [255, 31, 290, 229]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "3"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint_bp_0"
	  Ports			  [1, 1]
	  Position		  [80, 84, 120, 116]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc_bitselect_1"
	  Ports			  [1, 1]
	  Position		  [170, 86, 215, 114]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc_bitselect_2"
	  Ports			  [1, 1]
	  Position		  [170, 136, 215, 164]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "8"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc_bitselect_3"
	  Ports			  [1, 1]
	  Position		  [170, 186, 215, 214]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  Position		  [345, 148, 375, 162]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "reint_bp_0"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "slc_bitselect_1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 50]
	    Branch {
	      DstBlock		      "slc_bitselect_2"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 50]
	      DstBlock		      "slc_bitselect_3"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "mux_bitselect"
	  SrcPort		  1
	  Points		  [0, 25]
	  DstBlock		  "data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bitselect"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "mux_bitselect"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  DstBlock		  "reint_bp_0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slc_bitselect_3"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "mux_bitselect"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "slc_bitselect_2"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "mux_bitselect"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "slc_bitselect_1"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "mux_bitselect"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "bitselect_4"
      Ports		      [2, 1]
      Position		      [2895, 694, 2990, 741]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"bitselect_4"
	Location		[169, 350, 630, 768]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "bitselect"
	  Position		  [200, 43, 230, 57]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [25, 93, 55, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "mux_bitselect"
	  Ports			  [4, 1]
	  Position		  [255, 30, 295, 240]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "3"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint_bp_0"
	  Ports			  [1, 1]
	  Position		  [80, 84, 120, 116]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc_bitselect_1"
	  Ports			  [1, 1]
	  Position		  [170, 86, 215, 114]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc_bitselect_2"
	  Ports			  [1, 1]
	  Position		  [170, 136, 215, 164]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "8"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc_bitselect_3"
	  Ports			  [1, 1]
	  Position		  [170, 186, 215, 214]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  Position		  [345, 148, 375, 162]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "slc_bitselect_1"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "mux_bitselect"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "slc_bitselect_2"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "mux_bitselect"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "slc_bitselect_3"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "mux_bitselect"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  DstBlock		  "reint_bp_0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bitselect"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "mux_bitselect"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mux_bitselect"
	  SrcPort		  1
	  Points		  [0, 20]
	  DstBlock		  "data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint_bp_0"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, 50]
	    Branch {
	      DstBlock		      "slc_bitselect_2"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 50]
	      DstBlock		      "slc_bitselect_3"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "slc_bitselect_1"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "bitselect_5"
      Ports		      [2, 1]
      Position		      [1970, 674, 2065, 721]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"bitselect_5"
	Location		[548, 138, 1162, 781]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "bitselect"
	  Position		  [260, 78, 290, 92]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [25, 128, 55, 142]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "mux_bitselect"
	  Ports			  [6, 1]
	  Position		  [340, 61, 385, 359]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "5"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint_bp_0"
	  Ports			  [1, 1]
	  Position		  [80, 119, 120, 151]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc_bitselect_1"
	  Ports			  [1, 1]
	  Position		  [170, 121, 215, 149]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "16"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc_bitselect_2"
	  Ports			  [1, 1]
	  Position		  [170, 171, 215, 199]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "16"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "4"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc_bitselect_3"
	  Ports			  [1, 1]
	  Position		  [170, 221, 215, 249]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "16"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "8"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc_bitselect_4"
	  Ports			  [1, 1]
	  Position		  [170, 271, 215, 299]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "16"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "12"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc_bitselect_5"
	  Ports			  [1, 1]
	  Position		  [170, 321, 215, 349]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "16"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  Position		  [460, 143, 490, 157]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "slc_bitselect_1"
	  SrcPort		  1
	  DstBlock		  "mux_bitselect"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "slc_bitselect_2"
	  SrcPort		  1
	  DstBlock		  "mux_bitselect"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "slc_bitselect_3"
	  SrcPort		  1
	  DstBlock		  "mux_bitselect"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "reint_bp_0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bitselect"
	  SrcPort		  1
	  DstBlock		  "mux_bitselect"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mux_bitselect"
	  SrcPort		  1
	  DstBlock		  "data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint_bp_0"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, 50]
	    Branch {
	      DstBlock		      "slc_bitselect_2"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 50]
	      Branch {
		DstBlock		"slc_bitselect_3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 50]
		Branch {
		  DstBlock		  "slc_bitselect_4"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 50]
		  DstBlock		  "slc_bitselect_5"
		  DstPort		  1
		}
	      }
	    }
	  }
	  Branch {
	    DstBlock		    "slc_bitselect_1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "slc_bitselect_4"
	  SrcPort		  1
	  DstBlock		  "mux_bitselect"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "slc_bitselect_5"
	  SrcPort		  1
	  DstBlock		  "mux_bitselect"
	  DstPort		  6
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "bitselect_6"
      Ports		      [2, 1]
      Position		      [1970, 749, 2065, 796]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"bitselect_6"
	Location		[605, 134, 1219, 777]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "bitselect"
	  Position		  [260, 78, 290, 92]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [25, 128, 55, 142]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "mux_bitselect"
	  Ports			  [6, 1]
	  Position		  [340, 54, 390, 381]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "5"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint_bp_0"
	  Ports			  [1, 1]
	  Position		  [80, 119, 120, 151]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc_bitselect_1"
	  Ports			  [1, 1]
	  Position		  [170, 121, 215, 149]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "16"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc_bitselect_2"
	  Ports			  [1, 1]
	  Position		  [170, 171, 215, 199]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "16"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "4"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc_bitselect_3"
	  Ports			  [1, 1]
	  Position		  [170, 221, 215, 249]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "16"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "8"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc_bitselect_4"
	  Ports			  [1, 1]
	  Position		  [170, 271, 215, 299]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "16"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "12"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc_bitselect_5"
	  Ports			  [1, 1]
	  Position		  [170, 321, 215, 349]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "16"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  Position		  [460, 143, 490, 157]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "slc_bitselect_5"
	  SrcPort		  1
	  Points		  [105, 0]
	  DstBlock		  "mux_bitselect"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "slc_bitselect_4"
	  SrcPort		  1
	  Points		  [105, 0]
	  DstBlock		  "mux_bitselect"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "reint_bp_0"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "slc_bitselect_1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 50]
	    Branch {
	      Points		      [0, 50]
	      Branch {
		Points			[0, 50]
		Branch {
		  DstBlock		  "slc_bitselect_4"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 50]
		  DstBlock		  "slc_bitselect_5"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"slc_bitselect_3"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "slc_bitselect_2"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "mux_bitselect"
	  SrcPort		  1
	  DstBlock		  "data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bitselect"
	  SrcPort		  1
	  Points		  [30, 0]
	  DstBlock		  "mux_bitselect"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "reint_bp_0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slc_bitselect_3"
	  SrcPort		  1
	  Points		  [105, 0]
	  DstBlock		  "mux_bitselect"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "slc_bitselect_2"
	  SrcPort		  1
	  Points		  [105, 0]
	  DstBlock		  "mux_bitselect"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "slc_bitselect_1"
	  SrcPort		  1
	  DstBlock		  "mux_bitselect"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "bitselect_delay"
      Ports		      [1, 1]
      Position		      [2005, 539, 2030, 561]
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "1"
      reg_retiming	      off
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "bitselect_delay1"
      Ports		      [1, 1]
      Position		      [2005, 614, 2030, 636]
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "1"
      reg_retiming	      off
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "bitselect_delay2"
      Ports		      [1, 1]
      Position		      [1860, 369, 1885, 391]
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "1"
      reg_retiming	      off
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "bram_power2_even"
      Tag		      "xps:bram"
      Ports		      [3, 1]
      Position		      [3260, 536, 3340, 594]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/Shared BRAM"
      SourceType	      ""
      ShowPortLabels	      on
      arith_type	      "Unsigned"
      addr_width	      "11"
      data_width	      "32"
      data_bin_pt	      "0"
      init_vals		      "[1:2^11]"
      sample_rate	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "bram_power2_odd"
      Tag		      "xps:bram"
      Ports		      [3, 1]
      Position		      [3260, 696, 3340, 754]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/Shared BRAM"
      SourceType	      ""
      ShowPortLabels	      on
      arith_type	      "Unsigned"
      addr_width	      "11"
      data_width	      "32"
      data_bin_pt	      "0"
      init_vals		      "[1:2^11]"
      sample_rate	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "bram_power_even"
      Tag		      "xps:bram"
      Ports		      [3, 1]
      Position		      [3260, 196, 3340, 254]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/Shared BRAM"
      SourceType	      ""
      ShowPortLabels	      on
      arith_type	      "Unsigned"
      addr_width	      "11"
      data_width	      "32"
      data_bin_pt	      "0"
      init_vals		      "[1:2^11]"
      sample_rate	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "bram_power_odd"
      Tag		      "xps:bram"
      Ports		      [3, 1]
      Position		      [3260, 361, 3340, 419]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/Shared BRAM"
      SourceType	      ""
      ShowPortLabels	      on
      arith_type	      "Unsigned"
      addr_width	      "11"
      data_width	      "32"
      data_bin_pt	      "0"
      init_vals		      "[1:2^11]"
      sample_rate	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "bram_time_scope"
      Tag		      "xps:bram"
      Ports		      [3, 1]
      Position		      [965, 711, 1045, 769]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/Shared BRAM"
      SourceType	      ""
      ShowPortLabels	      on
      arith_type	      "Unsigned"
      addr_width	      "11"
      data_width	      "32"
      data_bin_pt	      "0"
      init_vals		      "[1:2^11]"
      sample_rate	      "1"
    }
    Block {
      BlockType		      Constant
      Name		      "cns_acclen"
      Position		      [2185, 1065, 2215, 1095]
      Value		      "3"
    }
    Block {
      BlockType		      Constant
      Name		      "cns_sync_period"
      Position		      [100, 195, 130, 225]
      Value		      "4096"
    }
    Block {
      BlockType		      Reference
      Name		      "cnt_accumulations"
      Ports		      [2, 1]
      Position		      [2995, 16, 3045, 69]
      SourceBlock	      "xbsIndex_r3/Counter"
      SourceType	      "Xilinx Counter Block"
      cnt_type		      "Free Running"
      n_bits		      "32"
      bin_pt		      "0"
      arith_type	      "Unsigned"
      start_count	      "0"
      cnt_to		      "Inf"
      cnt_by_val	      "1"
      operation		      "Up"
      explicit_period	      off
      period		      "1"
      load_pin		      off
      rst		      on
      en		      on
      dbl_ovrd		      off
      show_param	      off
      use_rpm		      on
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "coeff_delay"
      Ports		      [1, 1]
      Position		      [1535, 369, 1560, 391]
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "8"
      reg_retiming	      off
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "coeff_delay1"
      Ports		      [1, 1]
      Position		      [675, 839, 700, 861]
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "1"
      reg_retiming	      off
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "cram"
      Ports		      [4, 1]
      Position		      [2320, 515, 2375, 810]
      AncestorBlock	      "gavrt_library/cram"
      UserDataPersistent      on
      UserData		      "DataTag1"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "cram"
      MaskDescription	      "Concatenates inputs together after forcing bina"
"ry point to zero."
      MaskPromptString	      "Number of slices"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "num_slice=@1;"
      MaskInitialization      "cram_init(gcb, ...\n    'num_slice', num_slice)"
";"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "4"
      System {
	Name			"cram"
	Location		[405, 271, 1061, 905]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [100, 150, 130, 170]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [100, 250, 130, 270]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  Position		  [100, 350, 130, 370]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In4"
	  Position		  [100, 450, 130, 470]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  "Concat"
	  Ports			  [4, 1]
	  Position		  [300, 52, 350, 553]
	  AncestorBlock		  "xbsIndex_r3/Concat"
	  FunctionName		  "xlconcat"
	  Parameters		  "sfcn_mwsv__"
	  MaskType		  "Xilinx Bus Concatenator"
	  MaskDescription	  "Concatenates two or more inputs.  Inputs mu"
"st be unsigned with binary point at zero."
	  MaskHelp		  "eval('xlWeb(xlhtmldoclink(''Concat''))');"
	  MaskPromptString	  "Number of Inputs|Use Explicit Sample Period"
"|Sample Period  (use -1 to inherit first known input period)|Override with Do"
"ubles"
	  MaskStyleString	  "popup(2|3|4|5|6|7|8|9|10|11|12|13|14|15|16)"
",checkbox,edit,checkbox"
	  MaskTunableValueString  "off,off,off,off"
	  MaskCallbackString	  "|xlMagicCallback||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,off,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVarAliasString	  ",,,"
	  MaskVariables		  "num_inputs=@1;explicit_period=@2;period=@3;"
"dbl_ovrd=@4;"
	  MaskInitialization	  "[designRoot, family, part, speed, package, "
"simulinkPeriod, sysclkPeriod, dbl_ovrd, trimVbit] = xlSysgenSettings(gcb,1,1)"
";\n[bg,fg] = xlcmap('XBlock',dbl_ovrd);\niPos = get_param(gcb,'Position');\ni"
"Width=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\niCy=iHeight/2"
";\n[logoX, logoY] = xlogo(iPos);\n\n\n\n\n% one time added for param list\nnu"
"mInputs = num_inputs + 1;\nprecision0 = 1;\nlatency = 0;\ndblOvrd = dbl_ovrd;"
"\nexplicitClk = explicit_period;\n\n\n% just pass everything to s-function\ns"
"fcn_mwsv__ = get_param(gcb, 'MaskWSVariables');\n"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY, fg);\nport_label('input',1,'hi');\nport_label"
"('input',num_inputs+1,'lo');\nport_label('output',1,'cat');\n;plot([0 0 iWidt"
"h iWidth 0], [0 iHeight iHeight 0 0]);\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  off
	  MaskIconOpaque	  off
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|off|1|off"
	  MaskTabNameString	  ",,,"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterp1"
	  Ports			  [1, 1]
	  Position		  [200, 150, 250, 200]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterp2"
	  Ports			  [1, 1]
	  Position		  [200, 250, 250, 300]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterp3"
	  Ports			  [1, 1]
	  Position		  [200, 350, 250, 400]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterp4"
	  Ports			  [1, 1]
	  Position		  [200, 450, 250, 500]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out"
	  Position		  [400, 250, 430, 270]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  DstBlock		  "Out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Reinterp1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterp1"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  DstBlock		  "Reinterp2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterp2"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  DstBlock		  "Reinterp3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterp3"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "In4"
	  SrcPort		  1
	  DstBlock		  "Reinterp4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterp4"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  4
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "fft_wideband_real"
      Ports		      [6, 3]
      Position		      [1000, 332, 1175, 603]
      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
      AttributesFormatString  "FFTSize=12, n_inputs=2"
      AncestorBlock	      "casper_library/FFTs/fft_wideband_real"
      UserDataPersistent      on
      UserData		      "DataTag2"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "fft_wideband_real"
      MaskPromptString	      "Size of FFT: (2^?)|Bit Width|Number of Simultan"
"eous Inputs: (2^?)|Quantization Behavior|Overflow Behavior|Add Latency|Mult L"
"atency|BRAM Latency"
      MaskStyleString	      "edit,edit,edit,popup(Truncate|Round  (unbiased:"
" +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit,edi"
"t,edit"
      MaskTunableValueString  "on,on,on,on,on,on,on,on"
      MaskCallbackString      "|||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,"
      MaskVariables	      "FFTSize=@1;BitWidth=@2;n_inputs=@3;quantization"
"=&4;overflow=&5;add_latency=@6;mult_latency=@7;bram_latency=@8;"
      MaskInitialization      "fft_wideband_real_init(gcb,...\n    'FFTSize', "
"FFTSize,...\n    'BitWidth', BitWidth,...\n    'n_inputs', n_inputs,...\n    "
"'quantization', quantization,...\n    'overflow', overflow,...\n    'add_late"
"ncy', add_latency,...\n    'mult_latency', mult_latency,...\n    'bram_latenc"
"y', bram_latency);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "12|18|2|Truncate|Wrap|4|6|4"
      MaskTabNameString	      ",,,,,,,"
      System {
	Name			"fft_wideband_real"
	Location		[62, 128, 911, 677]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [30, 17, 60, 33]
	  NamePlacement		  "alternate"
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "shift"
	  Position		  [30, 47, 60, 63]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in0"
	  Position		  [30, 102, 60, 118]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in1"
	  Position		  [30, 202, 60, 218]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in2"
	  Position		  [30, 302, 60, 318]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "in3"
	  Position		  [30, 402, 60, 418]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fft_biplex_real_4x0"
	  Ports			  [6, 6]
	  Position		  [100, 100, 220, 220]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "FFTSize=10, BitWidth=18"
	  AncestorBlock		  "casper_library/FFTs/fft_biplex_real_4x"
	  UserDataPersistent	  on
	  UserData		  "DataTag3"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "fft_biplex_real_4x"
	  MaskPromptString	  "Size of FFT: (2^? pnts)|Bitwidth: (Max Effi"
"ciency at 18 bits)|Quantization Behavior|Overflow Behavior|Add Latency|Mult L"
"atency|BRAM Latency"
	  MaskStyleString	  "edit,edit,popup(Truncate|Round  (unbiased: "
"+/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit,edit"
",edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,"
	  MaskVariables		  "FFTSize=@1;BitWidth=@2;quantization=&3;over"
"flow=&4;add_latency=@5;mult_latency=@6;bram_latency=@7;"
	  MaskInitialization	  "fft_biplex_real_4x_init(gcb,...\n    'FFTSi"
"ze', FFTSize,...\n    'BitWidth', BitWidth,...\n    'quantization', quantizat"
"ion,...\n    'overflow', overflow,...\n    'add_latency', add_latency,...\n  "
"  'mult_latency', mult_latency,...\n    'bram_latency', bram_latency);\n\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "10|18|Truncate|Wrap|4|6|4"
	  MaskTabNameString	  ",,,,,,"
	  System {
	    Name		    "fft_biplex_real_4x0"
	    Location		    [59, 184, 901, 488]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "pol1"
	      Position		      [15, 33, 45, 47]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol2"
	      Position		      [15, 63, 45, 77]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol3"
	      Position		      [15, 93, 45, 107]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol4"
	      Position		      [15, 123, 45, 137]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 153, 45, 167]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shift"
	      Position		      [15, 178, 45, 192]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "bi_real_unscr_4x"
	      Ports		      [3, 5]
	      Position		      [350, 102, 435, 188]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Size of FFT (2^?):|BRAM Latency"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "FFTSize=@1;bram_latency=@2;"
	      MaskInitialization      "blk = gcb;\n\nset_param([blk,'/reorder'"
"],'map', mat2str(bit_reverse(0:2^(FFTSize-1)-1, FFTSize-1)));\nset_param([blk"
",'/reorder'],'bram_latency', num2str(bram_latency));\nset_param([blk,'/reorde"
"r1'],'map', mat2str(bit_reverse(2^(FFTSize-1)-1:-1:0, FFTSize-1)));\nset_para"
"m([blk,'/reorder1'],'bram_latency', num2str(bram_latency));\nset_param([blk,'"
"/reorder2'],'map', mat2str(2^(FFTSize-1)-1:-1:0));\nset_param([blk,'/reorder2"
"'],'bram_latency', num2str(bram_latency));"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "10|4"
	      MaskTabNameString	      ","
	      System {
		Name			"bi_real_unscr_4x"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "even"
		  Position		  [35, 133, 65, 147]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "odd"
		  Position		  [50, 218, 80, 232]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [35, 93, 65, 107]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [25, 195, 65, 215]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [225, 51, 260, 69]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "2^(FFTSize-1)"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "FFTSize"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  Ports			  [0, 1]
		  Position		  [225, 176, 260, 194]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "FFTSize"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  Ports			  [0, 1]
		  Position		  [535, 325, 575, 345]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [225, 82, 260, 118]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "FFTSize"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  off
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [265, 209, 295, 241]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [365, 192, 390, 258]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [365, 107, 390, 173]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux2"
		  Ports			  [3, 1]
		  Position		  [365, 402, 390, 468]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux3"
		  Ports			  [3, 1]
		  Position		  [365, 317, 390, 383]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  Ports			  [2, 1]
		  Position		  [285, 153, 330, 197]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational1"
		  Ports			  [2, 1]
		  Position		  [285, 68, 330, 112]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "complex_addsub"
		  Ports			  [2, 2]
		  Position		  [410, 200, 495, 235]
		  SourceBlock		  "casper_library/Misc/complex_addsub"
		  SourceType		  ""
		  ShowPortLabels	  on
		  BitWidth		  "BitWidth"
		  add_latency		  "add_latency"
		}
		Block {
		  BlockType		  Reference
		  Name			  "complex_addsub1"
		  Ports			  [2, 2]
		  Position		  [410, 410, 495, 445]
		  SourceBlock		  "casper_library/Misc/complex_addsub"
		  SourceType		  ""
		  ShowPortLabels	  on
		  BitWidth		  "BitWidth"
		  add_latency		  "add_latency"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay0"
		  Ports			  [1, 1]
		  Position		  [525, 195, 570, 225]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-1)"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-1)"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay0"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-1)"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay1"
		  Ports			  [1, 1]
		  Position		  [525, 250, 570, 280]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-1)"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-1)"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay1"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-1)"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "mirror_spectrum"
		  Ports			  [9, 5]
		  Position		  [755, 32, 845, 248]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "mirror_spectrum"
		    Location		    [2, 74, 1006, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [80, 93, 110, 107]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [85, 173, 115, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reo_in0"
		    Position		    [150, 248, 180, 262]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [85, 318, 115, 332]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reo_in1"
		    Position		    [150, 393, 180, 407]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [85, 478, 115, 492]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reo_in2"
		    Position		    [150, 553, 180, 567]
		    Port		    "7"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [85, 623, 115, 637]
		    Port		    "8"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reo_in3"
		    Position		    [150, 698, 180, 712]
		    Port		    "9"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant3"
		    Ports		    [0, 1]
		    Position		    [240, 136, 280, 154]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^(FFTSize - 1)"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    on
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [245, 83, 280, 117]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [135, 77, 180, 123]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 2 + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay2"
		    Ports		    [1, 1]
		    Position		    [390, 27, 435, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [135, 157, 180, 203]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 1 + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay4"
		    Ports		    [1, 1]
		    Position		    [135, 302, 180, 348]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 1 + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay5"
		    Ports		    [1, 1]
		    Position		    [135, 462, 180, 508]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 1 + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay6"
		    Ports		    [1, 1]
		    Position		    [135, 607, 180, 653]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 1 + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 155, 430, 205]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [415, 300, 430, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [415, 460, 430, 510]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [415, 605, 430, 655]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate"
		    Ports		    [1, 1]
		    Position		    [265, 244, 300, 286]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    use_core		    on
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate1"
		    Ports		    [1, 1]
		    Position		    [265, 389, 300, 431]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    use_core		    on
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate2"
		    Ports		    [1, 1]
		    Position		    [265, 549, 300, 591]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    use_core		    on
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate3"
		    Ports		    [1, 1]
		    Position		    [265, 694, 300, 736]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    use_core		    on
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [305, 113, 350, 157]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a>b"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [205, 234, 245, 276]
		    AttributesFormatString  "18_17 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag4"
		    SourceBlock		    "casper_library/Misc/c_to_ri"
		    SourceType		    "c_to_ri"
		    ShowPortLabels	    on
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [205, 379, 245, 421]
		    AttributesFormatString  "18_17 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag5"
		    SourceBlock		    "casper_library/Misc/c_to_ri"
		    SourceType		    "c_to_ri"
		    ShowPortLabels	    on
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [205, 539, 245, 581]
		    AttributesFormatString  "18_17 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag6"
		    SourceBlock		    "casper_library/Misc/c_to_ri"
		    SourceType		    "c_to_ri"
		    ShowPortLabels	    on
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri3"
		    Ports		    [1, 2]
		    Position		    [205, 684, 245, 726]
		    AttributesFormatString  "18_17 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag7"
		    SourceBlock		    "casper_library/Misc/c_to_ri"
		    SourceType		    "c_to_ri"
		    ShowPortLabels	    on
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [320, 234, 360, 276]
		    UserDataPersistent	    on
		    UserData		    "DataTag8"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [320, 379, 360, 421]
		    UserDataPersistent	    on
		    UserData		    "DataTag9"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c2"
		    Ports		    [2, 1]
		    Position		    [320, 539, 360, 581]
		    UserDataPersistent	    on
		    UserData		    "DataTag10"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c3"
		    Ports		    [2, 1]
		    Position		    [320, 684, 360, 726]
		    UserDataPersistent	    on
		    UserData		    "DataTag11"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [455, 43, 485, 57]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [455, 173, 485, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout1"
		    Position		    [455, 318, 485, 332]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout2"
		    Position		    [455, 478, 485, 492]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout3"
		    Position		    [455, 623, 485, 637]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "Delay6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay6"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "dout3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reo_in3"
		    SrcPort		    1
		    DstBlock		    "c_to_ri3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri3"
		    SrcPort		    1
		    DstBlock		    "ri_to_c3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c3"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri3"
		    SrcPort		    2
		    DstBlock		    "Negate3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Negate3"
		    SrcPort		    1
		    DstBlock		    "ri_to_c3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "Delay5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay5"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "dout2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reo_in2"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c2"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    DstBlock		    "Negate2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Negate2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "Delay4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay4"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "dout1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reo_in1"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    DstBlock		    "Negate1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Negate1"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant3"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [40, 0; 0, 30]
		    Branch {
		    Points		    [0, 145]
		    Branch {
		    Points		    [0, 160]
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [0, 0; 25, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -50]
		    DstBlock		    "Delay2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay2"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reo_in0"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    DstBlock		    "Negate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Negate"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "reorder"
		  Ports			  [3, 3]
		  Position		  [125, 87, 190, 153]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "order=2"
		  AncestorBlock		  "casper_library/Reorder/reorder"
		  UserDataPersistent	  on
		  UserData		  "DataTag12"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "reorder"
		  MaskPromptString	  "Output Order:|Number of inputs|BRAM"
" Latency|Map Latency|Double Buffer"
		  MaskStyleString	  "edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on"
		  MaskCallbackString	  "||||"
		  MaskEnableString	  "on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on"
		  MaskVarAliasString	  ",,,,"
		  MaskVariables		  "map=@1;n_inputs=@2;bram_latency=@3;"
"map_latency=@4;double_buffer=@5;"
		  MaskInitialization	  "reorder_init(gcb, ...\n    'map', m"
"ap, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ..."
"\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "[0 256 128 384 64 320 192 448 32 28"
"8 160 416 96 352 224 480 16 272 144 400 80 336 208 464 48 304 176 432 112 368"
" 240 496 8 264 136 392 72 328 200 456 40 296 168 424 104 360 232 488 24 280 1"
"52 408 88 344 216 472 56 312 184 440 120 376 248 504 4 260 132 388 68 324 196"
" 452 36 292 164 420 100 356 228 484 20 276 148 404 84 340 212 468 52 308 180 "
"436 116 372 244 500 12 268 140 396 76 332 204 460 44 300 172 428 108 364 236 "
"492 28 284 156 412 92 348 220 476 60 316 188 444 124 380 252 508 2 258 130 38"
"6 66 322 194 450 34 290 162 418 98 354 226 482 18 274 146 402 82 338 210 466 "
"50 306 178 434 114 370 242 498 10 266 138 394 74 330 202 458 42 298 170 426 1"
"06 362 234 490 26 282 154 410 90 346 218 474 58 314 186 442 122 378 250 506 6"
" 262 134 390 70 326 198 454 38 294 166 422 102 358 230 486 22 278 150 406 86 "
"342 214 470 54 310 182 438 118 374 246 502 14 270 142 398 78 334 206 462 46 3"
"02 174 430 110 366 238 494 30 286 158 414 94 350 222 478 62 318 190 446 126 3"
"82 254 510 1 257 129 385 65 321 193 449 33 289 161 417 97 353 225 481 17 273 "
"145 401 81 337 209 465 49 305 177 433 113 369 241 497 9 265 137 393 73 329 20"
"1 457 41 297 169 425 105 361 233 489 25 281 153 409 89 345 217 473 57 313 185"
" 441 121 377 249 505 5 261 133 389 69 325 197 453 37 293 165 421 101 357 229 "
"485 21 277 149 405 85 341 213 469 53 309 181 437 117 373 245 501 13 269 141 3"
"97 77 333 205 461 45 301 173 429 109 365 237 493 29 285 157 413 93 349 221 47"
"7 61 317 189 445 125 381 253 509 3 259 131 387 67 323 195 451 35 291 163 419 "
"99 355 227 483 19 275 147 403 83 339 211 467 51 307 179 435 115 371 243 499 1"
"1 267 139 395 75 331 203 459 43 299 171 427 107 363 235 491 27 283 155 411 91"
" 347 219 475 59 315 187 443 123 379 251 507 7 263 135 391 71 327 199 455 39 2"
"95 167 423 103 359 231 487 23 279 151 407 87 343 215 471 55 311 183 439 119 3"
"75 247 503 15 271 143 399 79 335 207 463 47 303 175 431 111 367 239 495 31 28"
"7 159 415 95 351 223 479 63 319 191 447 127 383 255 511]|1|4|1|0"
		  MaskTabNameString	  ",,,,"
		  System {
		    Name		    "reorder"
		    Location		    [226, 397, 983, 702]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "10"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "1023"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "9"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "512"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "4"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "5"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "512"
		    initVector		    "[0 256 128 384 64 320 192 448 32 "
"288 160 416 96 352 224 480 16 272 144 400 80 336 208 464 48 304 176 432 112 3"
"68 240 496 8 264 136 392 72 328 200 456 40 296 168 424 104 360 232 488 24 280"
" 152 408 88 344 216 472 56 312 184 440 120 376 248 504 4 260 132 388 68 324 1"
"96 452 36 292 164 420 100 356 228 484 20 276 148 404 84 340 212 468 52 308 18"
"0 436 116 372 244 500 12 268 140 396 76 332 204 460 44 300 172 428 108 364 23"
"6 492 28 284 156 412 92 348 220 476 60 316 188 444 124 380 252 508 2 258 130 "
"386 66 322 194 450 34 290 162 418 98 354 226 482 18 274 146 402 82 338 210 46"
"6 50 306 178 434 114 370 242 498 10 266 138 394 74 330 202 458 42 298 170 426"
" 106 362 234 490 26 282 154 410 90 346 218 474 58 314 186 442 122 378 250 506"
" 6 262 134 390 70 326 198 454 38 294 166 422 102 358 230 486 22 278 150 406 8"
"6 342 214 470 54 310 182 438 118 374 246 502 14 270 142 398 78 334 206 462 46"
" 302 174 430 110 366 238 494 30 286 158 414 94 350 222 478 62 318 190 446 126"
" 382 254 510 1 257 129 385 65 321 193 449 33 289 161 417 97 353 225 481 17 27"
"3 145 401 81 337 209 465 49 305 177 433 113 369 241 497 9 265 137 393 73 329 "
"201 457 41 297 169 425 105 361 233 489 25 281 153 409 89 345 217 473 57 313 1"
"85 441 121 377 249 505 5 261 133 389 69 325 197 453 37 293 165 421 101 357 22"
"9 485 21 277 149 405 85 341 213 469 53 309 181 437 117 373 245 501 13 269 141"
" 397 77 333 205 461 45 301 173 429 109 365 237 493 29 285 157 413 93 349 221 "
"477 61 317 189 445 125 381 253 509 3 259 131 387 67 323 195 451 35 291 163 41"
"9 99 355 227 483 19 275 147 403 83 339 211 467 51 307 179 435 115 371 243 499"
" 11 267 139 395 75 331 203 459 43 299 171 427 107 363 235 491 27 283 155 411 "
"91 347 219 475 59 315 187 443 123 379 251 507 7 263 135 391 71 327 199 455 39"
" 295 167 423 103 359 231 487 23 279 151 407 87 343 215 471 55 311 183 439 119"
" 375 247 503 15 271 143 399 79 335 207 463 47 303 175 431 111 367 239 495 31 "
"287 159 415 95 351 223 479 63 319 191 447 127 383 255 511]"
		    arith_type		    "Unsigned"
		    n_bits		    "9"
		    bin_pt		    "0"
		    latency		    "1"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "5"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    on
		    DelayLen		    "512"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "reorder1"
		  Ports			  [3, 3]
		  Position		  [130, 172, 195, 238]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "order=2"
		  AncestorBlock		  "casper_library/Reorder/reorder"
		  UserDataPersistent	  on
		  UserData		  "DataTag13"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "reorder"
		  MaskPromptString	  "Output Order:|Number of inputs|BRAM"
" Latency|Map Latency|Double Buffer"
		  MaskStyleString	  "edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on"
		  MaskCallbackString	  "||||"
		  MaskEnableString	  "on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on"
		  MaskVarAliasString	  ",,,,"
		  MaskVariables		  "map=@1;n_inputs=@2;bram_latency=@3;"
"map_latency=@4;double_buffer=@5;"
		  MaskInitialization	  "reorder_init(gcb, ...\n    'map', m"
"ap, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ..."
"\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "[511 255 383 127 447 191 319 63 479"
" 223 351 95 415 159 287 31 495 239 367 111 431 175 303 47 463 207 335 79 399 "
"143 271 15 503 247 375 119 439 183 311 55 471 215 343 87 407 151 279 23 487 2"
"31 359 103 423 167 295 39 455 199 327 71 391 135 263 7 507 251 379 123 443 18"
"7 315 59 475 219 347 91 411 155 283 27 491 235 363 107 427 171 299 43 459 203"
" 331 75 395 139 267 11 499 243 371 115 435 179 307 51 467 211 339 83 403 147 "
"275 19 483 227 355 99 419 163 291 35 451 195 323 67 387 131 259 3 509 253 381"
" 125 445 189 317 61 477 221 349 93 413 157 285 29 493 237 365 109 429 173 301"
" 45 461 205 333 77 397 141 269 13 501 245 373 117 437 181 309 53 469 213 341 "
"85 405 149 277 21 485 229 357 101 421 165 293 37 453 197 325 69 389 133 261 5"
" 505 249 377 121 441 185 313 57 473 217 345 89 409 153 281 25 489 233 361 105"
" 425 169 297 41 457 201 329 73 393 137 265 9 497 241 369 113 433 177 305 49 4"
"65 209 337 81 401 145 273 17 481 225 353 97 417 161 289 33 449 193 321 65 385"
" 129 257 1 510 254 382 126 446 190 318 62 478 222 350 94 414 158 286 30 494 2"
"38 366 110 430 174 302 46 462 206 334 78 398 142 270 14 502 246 374 118 438 1"
"82 310 54 470 214 342 86 406 150 278 22 486 230 358 102 422 166 294 38 454 19"
"8 326 70 390 134 262 6 506 250 378 122 442 186 314 58 474 218 346 90 410 154 "
"282 26 490 234 362 106 426 170 298 42 458 202 330 74 394 138 266 10 498 242 3"
"70 114 434 178 306 50 466 210 338 82 402 146 274 18 482 226 354 98 418 162 29"
"0 34 450 194 322 66 386 130 258 2 508 252 380 124 444 188 316 60 476 220 348 "
"92 412 156 284 28 492 236 364 108 428 172 300 44 460 204 332 76 396 140 268 1"
"2 500 244 372 116 436 180 308 52 468 212 340 84 404 148 276 20 484 228 356 10"
"0 420 164 292 36 452 196 324 68 388 132 260 4 504 248 376 120 440 184 312 56 "
"472 216 344 88 408 152 280 24 488 232 360 104 424 168 296 40 456 200 328 72 3"
"92 136 264 8 496 240 368 112 432 176 304 48 464 208 336 80 400 144 272 16 480"
" 224 352 96 416 160 288 32 448 192 320 64 384 128 256 0]|1|4|1|0"
		  MaskTabNameString	  ",,,,"
		  System {
		    Name		    "reorder1"
		    Location		    [182, 425, 939, 730]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "10"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "1023"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "9"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "512"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "4"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "5"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "512"
		    initVector		    "[511 255 383 127 447 191 319 63 4"
"79 223 351 95 415 159 287 31 495 239 367 111 431 175 303 47 463 207 335 79 39"
"9 143 271 15 503 247 375 119 439 183 311 55 471 215 343 87 407 151 279 23 487"
" 231 359 103 423 167 295 39 455 199 327 71 391 135 263 7 507 251 379 123 443 "
"187 315 59 475 219 347 91 411 155 283 27 491 235 363 107 427 171 299 43 459 2"
"03 331 75 395 139 267 11 499 243 371 115 435 179 307 51 467 211 339 83 403 14"
"7 275 19 483 227 355 99 419 163 291 35 451 195 323 67 387 131 259 3 509 253 3"
"81 125 445 189 317 61 477 221 349 93 413 157 285 29 493 237 365 109 429 173 3"
"01 45 461 205 333 77 397 141 269 13 501 245 373 117 437 181 309 53 469 213 34"
"1 85 405 149 277 21 485 229 357 101 421 165 293 37 453 197 325 69 389 133 261"
" 5 505 249 377 121 441 185 313 57 473 217 345 89 409 153 281 25 489 233 361 1"
"05 425 169 297 41 457 201 329 73 393 137 265 9 497 241 369 113 433 177 305 49"
" 465 209 337 81 401 145 273 17 481 225 353 97 417 161 289 33 449 193 321 65 3"
"85 129 257 1 510 254 382 126 446 190 318 62 478 222 350 94 414 158 286 30 494"
" 238 366 110 430 174 302 46 462 206 334 78 398 142 270 14 502 246 374 118 438"
" 182 310 54 470 214 342 86 406 150 278 22 486 230 358 102 422 166 294 38 454 "
"198 326 70 390 134 262 6 506 250 378 122 442 186 314 58 474 218 346 90 410 15"
"4 282 26 490 234 362 106 426 170 298 42 458 202 330 74 394 138 266 10 498 242"
" 370 114 434 178 306 50 466 210 338 82 402 146 274 18 482 226 354 98 418 162 "
"290 34 450 194 322 66 386 130 258 2 508 252 380 124 444 188 316 60 476 220 34"
"8 92 412 156 284 28 492 236 364 108 428 172 300 44 460 204 332 76 396 140 268"
" 12 500 244 372 116 436 180 308 52 468 212 340 84 404 148 276 20 484 228 356 "
"100 420 164 292 36 452 196 324 68 388 132 260 4 504 248 376 120 440 184 312 5"
"6 472 216 344 88 408 152 280 24 488 232 360 104 424 168 296 40 456 200 328 72"
" 392 136 264 8 496 240 368 112 432 176 304 48 464 208 336 80 400 144 272 16 4"
"80 224 352 96 416 160 288 32 448 192 320 64 384 128 256 0]"
		    arith_type		    "Unsigned"
		    n_bits		    "9"
		    bin_pt		    "0"
		    latency		    "1"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "5"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    on
		    DelayLen		    "512"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "reorder2"
		  Ports			  [6, 6]
		  Position		  [630, 290, 710, 455]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "order=2"
		  AncestorBlock		  "casper_library/Reorder/reorder"
		  UserDataPersistent	  on
		  UserData		  "DataTag14"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "reorder"
		  MaskPromptString	  "Output Order:|Number of inputs|BRAM"
" Latency|Map Latency|Double Buffer"
		  MaskStyleString	  "edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on"
		  MaskCallbackString	  "||||"
		  MaskEnableString	  "on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on"
		  MaskVarAliasString	  ",,,,"
		  MaskVariables		  "map=@1;n_inputs=@2;bram_latency=@3;"
"map_latency=@4;double_buffer=@5;"
		  MaskInitialization	  "reorder_init(gcb, ...\n    'map', m"
"ap, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ..."
"\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "[511 510 509 508 507 506 505 504 50"
"3 502 501 500 499 498 497 496 495 494 493 492 491 490 489 488 487 486 485 484"
" 483 482 481 480 479 478 477 476 475 474 473 472 471 470 469 468 467 466 465 "
"464 463 462 461 460 459 458 457 456 455 454 453 452 451 450 449 448 447 446 4"
"45 444 443 442 441 440 439 438 437 436 435 434 433 432 431 430 429 428 427 42"
"6 425 424 423 422 421 420 419 418 417 416 415 414 413 412 411 410 409 408 407"
" 406 405 404 403 402 401 400 399 398 397 396 395 394 393 392 391 390 389 388 "
"387 386 385 384 383 382 381 380 379 378 377 376 375 374 373 372 371 370 369 3"
"68 367 366 365 364 363 362 361 360 359 358 357 356 355 354 353 352 351 350 34"
"9 348 347 346 345 344 343 342 341 340 339 338 337 336 335 334 333 332 331 330"
" 329 328 327 326 325 324 323 322 321 320 319 318 317 316 315 314 313 312 311 "
"310 309 308 307 306 305 304 303 302 301 300 299 298 297 296 295 294 293 292 2"
"91 290 289 288 287 286 285 284 283 282 281 280 279 278 277 276 275 274 273 27"
"2 271 270 269 268 267 266 265 264 263 262 261 260 259 258 257 256 255 254 253"
" 252 251 250 249 248 247 246 245 244 243 242 241 240 239 238 237 236 235 234 "
"233 232 231 230 229 228 227 226 225 224 223 222 221 220 219 218 217 216 215 2"
"14 213 212 211 210 209 208 207 206 205 204 203 202 201 200 199 198 197 196 19"
"5 194 193 192 191 190 189 188 187 186 185 184 183 182 181 180 179 178 177 176"
" 175 174 173 172 171 170 169 168 167 166 165 164 163 162 161 160 159 158 157 "
"156 155 154 153 152 151 150 149 148 147 146 145 144 143 142 141 140 139 138 1"
"37 136 135 134 133 132 131 130 129 128 127 126 125 124 123 122 121 120 119 11"
"8 117 116 115 114 113 112 111 110 109 108 107 106 105 104 103 102 101 100 99 "
"98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73"
" 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 4"
"7 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 "
"21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0]|4|4|1|0"
		  MaskTabNameString	  ",,,,"
		  System {
		    Name		    "reorder2"
		    Location		    [179, 166, 936, 471]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [495, 163, 525, 177]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [495, 243, 525, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [495, 323, 525, 337]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "10"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "1023"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "9"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "512"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "4"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram1"
		    Ports		    [3, 1]
		    Position		    [615, 143, 680, 197]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "512"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "4"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram2"
		    Ports		    [3, 1]
		    Position		    [615, 223, 680, 277]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "512"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "4"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram3"
		    Ports		    [3, 1]
		    Position		    [615, 303, 680, 357]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "512"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "4"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din1"
		    Ports		    [1, 1]
		    Position		    [550, 160, 590, 180]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din2"
		    Ports		    [1, 1]
		    Position		    [550, 240, 590, 260]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din3"
		    Ports		    [1, 1]
		    Position		    [550, 320, 590, 340]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "5"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "512"
		    initVector		    "[511 510 509 508 507 506 505 504 "
"503 502 501 500 499 498 497 496 495 494 493 492 491 490 489 488 487 486 485 4"
"84 483 482 481 480 479 478 477 476 475 474 473 472 471 470 469 468 467 466 46"
"5 464 463 462 461 460 459 458 457 456 455 454 453 452 451 450 449 448 447 446"
" 445 444 443 442 441 440 439 438 437 436 435 434 433 432 431 430 429 428 427 "
"426 425 424 423 422 421 420 419 418 417 416 415 414 413 412 411 410 409 408 4"
"07 406 405 404 403 402 401 400 399 398 397 396 395 394 393 392 391 390 389 38"
"8 387 386 385 384 383 382 381 380 379 378 377 376 375 374 373 372 371 370 369"
" 368 367 366 365 364 363 362 361 360 359 358 357 356 355 354 353 352 351 350 "
"349 348 347 346 345 344 343 342 341 340 339 338 337 336 335 334 333 332 331 3"
"30 329 328 327 326 325 324 323 322 321 320 319 318 317 316 315 314 313 312 31"
"1 310 309 308 307 306 305 304 303 302 301 300 299 298 297 296 295 294 293 292"
" 291 290 289 288 287 286 285 284 283 282 281 280 279 278 277 276 275 274 273 "
"272 271 270 269 268 267 266 265 264 263 262 261 260 259 258 257 256 255 254 2"
"53 252 251 250 249 248 247 246 245 244 243 242 241 240 239 238 237 236 235 23"
"4 233 232 231 230 229 228 227 226 225 224 223 222 221 220 219 218 217 216 215"
" 214 213 212 211 210 209 208 207 206 205 204 203 202 201 200 199 198 197 196 "
"195 194 193 192 191 190 189 188 187 186 185 184 183 182 181 180 179 178 177 1"
"76 175 174 173 172 171 170 169 168 167 166 165 164 163 162 161 160 159 158 15"
"7 156 155 154 153 152 151 150 149 148 147 146 145 144 143 142 141 140 139 138"
" 137 136 135 134 133 132 131 130 129 128 127 126 125 124 123 122 121 120 119 "
"118 117 116 115 114 113 112 111 110 109 108 107 106 105 104 103 102 101 100 9"
"9 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 "
"73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48"
" 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 2"
"2 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0]"
		    arith_type		    "Unsigned"
		    n_bits		    "9"
		    bin_pt		    "0"
		    latency		    "1"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "5"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    on
		    DelayLen		    "512"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout1"
		    Position		    [705, 163, 735, 177]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout2"
		    Position		    [705, 243, 735, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout3"
		    Position		    [705, 323, 735, 337]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "bram1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "bram2"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "bram3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "delay_din1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din1"
		    SrcPort		    1
		    DstBlock		    "bram1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram1"
		    SrcPort		    1
		    DstBlock		    "dout1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "delay_din2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din2"
		    SrcPort		    1
		    DstBlock		    "bram2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram2"
		    SrcPort		    1
		    DstBlock		    "dout2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "delay_din3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din3"
		    SrcPort		    1
		    DstBlock		    "bram3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram3"
		    SrcPort		    1
		    DstBlock		    "dout3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [440, 19, 480, 61]
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  SourceBlock		  "casper_library/Delays/sync_delay"
		  SourceType		  "sync_delay"
		  ShowPortLabels	  on
		  DelayLen		  "2^(FFTSize-1) + 2*add_latency+1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol1_out"
		  Position		  [865, 88, 895, 102]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol2_out"
		  Position		  [865, 133, 895, 147]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol3_out"
		  Position		  [865, 178, 895, 192]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol4_out"
		  Position		  [865, 223, 895, 237]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [865, 43, 895, 57]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "mirror_spectrum"
		  SrcPort		  5
		  DstBlock		  "pol4_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "mirror_spectrum"
		  SrcPort		  4
		  DstBlock		  "pol3_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "mirror_spectrum"
		  SrcPort		  3
		  DstBlock		  "pol2_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "odd"
		  SrcPort		  1
		  DstBlock		  "reorder1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "even"
		  SrcPort		  1
		  DstBlock		  "reorder"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  Points		  [10, 0; 0, 30]
		  Branch {
		    Points		    [0, 125]
		    DstBlock		    "Mux3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "complex_addsub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, 145; 0, 0]
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		  }
		  Branch {
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -65]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		  }
		}
		Line {
		  SrcBlock		  "reorder"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -60]
		    DstBlock		    "sync_delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "reorder"
		  SrcPort		  3
		  Points		  [20, 0]
		  Branch {
		    Points		    [125, 0]
		    Branch {
		    Points		    [0, 105]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		  }
		  Branch {
		    Points		    [0, 210; 125, 0]
		    Branch {
		    Points		    [0, 105]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		  }
		}
		Line {
		  SrcBlock		  "reorder1"
		  SrcPort		  3
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, -85]
		    DstBlock		    "reorder"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "reorder1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "reorder"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 85]
		    DstBlock		    "reorder1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  DstBlock		  "complex_addsub"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Relational"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Relational1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  Points		  [0, 20]
		  DstBlock		  "Relational1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational1"
		  SrcPort		  1
		  Points		  [15, 0; 0, 30]
		  Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mux2"
		  SrcPort		  1
		  DstBlock		  "complex_addsub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mux3"
		  SrcPort		  1
		  DstBlock		  "complex_addsub1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "complex_addsub"
		  SrcPort		  1
		  DstBlock		  "delay0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "complex_addsub"
		  SrcPort		  2
		  Points		  [10, 0]
		  DstBlock		  "delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "complex_addsub1"
		  SrcPort		  2
		  Points		  [100, 0]
		  Branch {
		    Points		    [0, -220]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    8
		  }
		  Branch {
		    DstBlock		    "reorder2"
		    DstPort		    6
		  }
		}
		Line {
		  SrcBlock		  "complex_addsub1"
		  SrcPort		  1
		  Points		  [95, 0; 0, -10]
		  Branch {
		    Points		    [0, -245]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    6
		  }
		  Branch {
		    DstBlock		    "reorder2"
		    DstPort		    5
		  }
		}
		Line {
		  SrcBlock		  "delay1"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    Points		    [0, -150]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    4
		  }
		  Branch {
		    Points		    [0, 120]
		    DstBlock		    "reorder2"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "delay0"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -145]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 150]
		    DstBlock		    "reorder2"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  DstBlock		  "reorder2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  Points		  [90, 0]
		  Branch {
		    DstBlock		    "mirror_spectrum"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 270]
		    DstBlock		    "reorder2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "mirror_spectrum"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "mirror_spectrum"
		  SrcPort		  2
		  DstBlock		  "pol1_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reorder2"
		  SrcPort		  4
		  Points		  [15, 0; 0, -245]
		  DstBlock		  "mirror_spectrum"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "reorder2"
		  SrcPort		  3
		  Points		  [0, -270]
		  DstBlock		  "mirror_spectrum"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "reorder2"
		  SrcPort		  5
		  Points		  [20, 0; 0, -220]
		  DstBlock		  "mirror_spectrum"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "reorder2"
		  SrcPort		  6
		  Points		  [25, 0]
		  DstBlock		  "mirror_spectrum"
		  DstPort		  9
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "biplex_core"
	      Ports		      [4, 4]
	      Position		      [145, 100, 265, 195]
	      AttributesFormatString  "FFTSize=10"
	      AncestorBlock	      "casper_library/FFTs/biplex_core"
	      UserDataPersistent      on
	      UserData		      "DataTag15"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "biplex_core"
	      MaskPromptString	      "Size of FFT: (2^? pnts)|Bitwidth: (Max "
"Efficiency at 18 bits)|Quantization Behavior|Overflow Behavior|Add Latency|Mu"
"lt Latency|BRAM Latency"
	      MaskStyleString	      "edit,edit,popup(Truncate|Round  (unbias"
"ed: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit,"
"edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,"
	      MaskVariables	      "FFTSize=@1;BitWidth=@2;quantization=&3;"
"overflow=&4;add_latency=@5;mult_latency=@6;bram_latency=@7;"
	      MaskInitialization      "biplex_core_init(gcb,...\n    'FFTSize'"
", FFTSize,...\n    'BitWidth', BitWidth,...\n    'quantization', quantization"
",...\n    'overflow', overflow,...\n    'add_latency', add_latency,...\n    '"
"mult_latency', mult_latency,...\n    'bram_latency', bram_latency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "10|18|Truncate|Wrap|4|6|4"
	      MaskTabNameString	      ",,,,,,"
	      System {
		Name			"biplex_core"
		Location		[40, 173, 882, 476]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "pol1"
		  Position		  [15, 33, 45, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "pol2"
		  Position		  [15, 53, 45, 67]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 73, 45, 87]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "shift"
		  Position		  [15, 143, 45, 157]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "fft_stage_1"
		  Ports			  [4, 4]
		  Position		  [75, 27, 170, 113]
		  AttributesFormatString  "FFTSize=10, FFTStage=1, BitWidth=18"
		  UserDataPersistent	  on
		  UserData		  "DataTag16"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "fft_stage_n"
		  MaskPromptString	  "Size of FFT: (2^? pnts)|Stage of FF"
"T:|Output Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|Max"
"imum Coefficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add Lat"
"ency|Mult Latency|BRAM Latency"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup"
"(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wr"
"ap|Saturate|Error),edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "||||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,,"
		  MaskVariables		  "FFTSize=@1;FFTStage=@2;BitWidth=@3;"
"use_bram=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_laten"
"cy=@9;mult_latency=@10;bram_latency=@11;"
		  MaskInitialization	  "fft_stage_n_init(gcb,...\n    'FFTS"
"ize', FFTSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,..."
"\n    'use_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoeff"
"Num', MaxCoeffNum,...\n    'quantization', quantization,...\n    'overflow', "
"overflow,...\n    'add_latency', add_latency,...\n    'mult_latency', mult_la"
"tency,...\n    'bram_latency', bram_latency);\n    "
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "10|1|18|1|0|11|Truncate|Wrap|4|6|4"
		  MaskTabNameString	  ",,,,,,,,,,"
		  System {
		    Name		    "fft_stage_1"
		    Location		    [-22, 74, 849, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    Position		    [140, 38, 170, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    Position		    [80, 138, 110, 152]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [365, 283, 395, 297]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 80, 115, 120]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize-FFTStage+1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [175, 190, 215, 230]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [250, 112, 275, 178]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [255, 12, 280, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [401, 225, 429, 270]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-(FFTStage - 1)"
		    base1		    "MSB of Input"
		    bit0		    "FFTStage - 1"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [135, 85, 170, 115]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "butterfly"
		    Ports		    [4, 4]
		    Position		    [430, 33, 530, 117]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "butterfly"
		    Location		    [2, 74, 998, 708]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [110, 143, 140, 157]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [110, 198, 140, 212]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [180, 348, 210, 362]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 698, 795, 732]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 799, 890, 841]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 93, 825, 137]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 813, 805, 857]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [2, 1]
		    Position		    [685, 863, 730, 907]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [2, 1]
		    Position		    [685, 803, 730, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [915, 788, 960, 832]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [705, 143, 750, 187]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [705, 83, 750, 127]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 333, 820, 377]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [700, 383, 745, 427]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [2, 1]
		    Position		    [700, 323, 745, 367]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 573, 810, 617]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [2, 1]
		    Position		    [690, 623, 735, 667]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [2, 1]
		    Position		    [690, 563, 735, 607]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [165, 129, 205, 171]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "BitWidth - 1"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "BitWidth - 1"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [165, 184, 205, 226]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "BitWidth - 1"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "BitWidth - 1"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c1"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [980, 803, 1010, 817]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [5, 0; 0, -15]
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -10]
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [5, 0; 0, 10]
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [5, 0; 0, 15]
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -40]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [5, 0; 0, -40]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -40]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 210]
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [100, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [340, 25, 385, 65]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_bram"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_b"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_f"
		    Ports		    [1, 1]
		    Position		    [130, 125, 175, 165]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_bram"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_f"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [340, 189, 380, 231]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize - FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [595, 23, 625, 37]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [595, 58, 625, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [595, 93, 625, 107]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [595, 123, 625, 137]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [115, 0; 0, -80]
		    DstBlock		    "butterfly"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_f"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "delay_f"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    DstBlock		    "butterfly"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [20, 0; 0, -125]
		    DstBlock		    "butterfly"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "butterfly"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "butterfly"
		    SrcPort		    3
		    Points		    [45, 0]
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly"
		    SrcPort		    4
		    Points		    [10, 0; 0, 25]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "fft_stage_10"
		  Ports			  [5, 4]
		  Position		  [1100, 27, 1195, 113]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "FFTSize=10, FFTStage=10, BitWidth=1"
"8"
		  AncestorBlock		  "casper_library/FFTs/fft_stage_n"
		  UserDataPersistent	  on
		  UserData		  "DataTag17"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "fft_stage_n"
		  MaskPromptString	  "Size of FFT: (2^? pnts)|Stage of FF"
"T:|Output Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|Max"
"imum Coefficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add Lat"
"ency|Mult Latency|BRAM Latency"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup"
"(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wr"
"ap|Saturate|Error),edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "||||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,,"
		  MaskVariables		  "FFTSize=@1;FFTStage=@2;BitWidth=@3;"
"use_bram=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_laten"
"cy=@9;mult_latency=@10;bram_latency=@11;"
		  MaskInitialization	  "fft_stage_n_init(gcb,...\n    'FFTS"
"ize', FFTSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,..."
"\n    'use_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoeff"
"Num', MaxCoeffNum,...\n    'quantization', quantization,...\n    'overflow', "
"overflow,...\n    'add_latency', add_latency,...\n    'mult_latency', mult_la"
"tency,...\n    'bram_latency', bram_latency);\n    "
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "10|10|18|0|1|11|Truncate|Wrap|4|6|4"
		  MaskTabNameString	  ",,,,,,,,,,"
		  System {
		    Name		    "fft_stage_10"
		    Location		    [70, 104, 851, 425]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    Position		    [140, 38, 170, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    Position		    [80, 143, 110, 157]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "of_in"
		    Position		    [595, 98, 625, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [365, 283, 395, 297]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 80, 115, 120]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize-FFTStage+1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [175, 190, 215, 230]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [640, 73, 685, 117]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    on
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [250, 112, 275, 178]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [255, 12, 280, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [401, 225, 429, 270]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-(FFTStage - 1)"
		    base1		    "MSB of Input"
		    bit0		    "FFTStage - 1"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [135, 85, 170, 115]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "butterfly_direct"
		    Ports		    [4, 4]
		    Position		    [430, 33, 530, 117]
		    AttributesFormatString  "FFTSize=10, Coeffs=[0    1    2  "
"  3    4    5    6    7    8    9   10   11   12   13   14   15   16   17   1"
"8   19   20   21   22   23   24   25   26   27   28   29   30   31   32   33 "
"  34   35   36   37   38   39   40   41   42   43   44   45   46   47   48   "
"49   50   51   52   53   54   55   56   57   58   59   60   61   62   63   64"
"   65   66   67   68   69   70   71   72   73   74   75   76   77   78   79  "
" 80   81   82   83   84   85   86   87   88   89   90   91   92   93   94   9"
"5   96   97   98   99  100  101  102  103  104  105  106  107  108  109  110 "
" 111  112  113  114  115  116  117  118  119  120  121  122  123  124  125  1"
"26  127  128  129  130  131  132  133  134  135  136  137  138  139  140  141"
"  142  143  144  145  146  147  148  149  150  151  152  153  154  155  156  "
"157  158  159  160  161  162  163  164  165  166  167  168  169  170  171  17"
"2  173  174  175  176  177  178  179  180  181  182  183  184  185  186  187 "
" 188  189  190  191  192  193  194  195  196  197  198  199  200  201  202  2"
"03  204  205  206  207  208  209  210  211  212  213  214  215  216  217  218"
"  219  220  221  222  223  224  225  226  227  228  229  230  231  232  233  "
"234  235  236  237  238  239  240  241  242  243  244  245  246  247  248  24"
"9  250  251  252  253  254  255  256  257  258  259  260  261  262  263  264 "
" 265  266  267  268  269  270  271  272  273  274  275  276  277  278  279  2"
"80  281  282  283  284  285  286  287  288  289  290  291  292  293  294  295"
"  296  297  298  299  300  301  302  303  304  305  306  307  308  309  310  "
"311  312  313  314  315  316  317  318  319  320  321  322  323  324  325  32"
"6  327  328  329  330  331  332  333  334  335  336  337  338  339  340  341 "
" 342  343  344  345  346  347  348  349  350  351  352  353  354  355  356  3"
"57  358  359  360  361  362  363  364  365  366  367  368  369  370  371  372"
"  373  374  375  376  377  378  379  380  381  382  383  384  385  386  387  "
"388  389  390  391  392  393  394  395  396  397  398  399  400  401  402  40"
"3  404  405  406  407  408  409  410  411  412  413  414  415  416  417  418 "
" 419  420  421  422  423  424  425  426  427  428  429  430  431  432  433  4"
"34  435  436  437  438  439  440  441  442  443  444  445  446  447  448  449"
"  450  451  452  453  454  455  456  457  458  459  460  461  462  463  464  "
"465  466  467  468  469  470  471  472  473  474  475  476  477  478  479  48"
"0  481  482  483  484  485  486  487  488  489  490  491  492  493  494  495 "
" 496  497  498  499  500  501  502  503  504  505  506  507  508  509  510  5"
"11],\n StepPeriod=0, BitWidth=18"
		    AncestorBlock	    "casper_library/FFTs/butterfly_dir"
"ect"
		    UserDataPersistent	    on
		    UserData		    "DataTag18"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "butterfly_direct"
		    MaskPromptString	    "Size of FFT: (2^?)|Coefficients: "
"(0 to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add La"
"tency|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behav"
"ior|Overflow Behavior"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,edi"
"t,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Value"
"s)),popup(Wrap|Saturate|Error)"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "|||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;Coeffs=@2;StepPeriod=@"
"3;BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quan"
"tization=&9;overflow=&10;"
		    MaskInitialization	    "butterfly_direct_init(gcb,...\n  "
"            'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n     "
"         'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,..."
"\n              'add_latency', add_latency,...\n              'mult_latency',"
" mult_latency,...\n              'bram_latency', bram_latency,...\n          "
"    'use_bram',use_bram,...\n              'quantization',quantization,...\n "
"             'overflow',overflow);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10|[0 1 2 3 4 5 6 7 8 9 10 11 12 "
"13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38"
" 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 6"
"4 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 "
"90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111"
" 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 "
"131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 1"
"50 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 16"
"9 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188"
" 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 "
"208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 2"
"27 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 24"
"6 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265"
" 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 "
"285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 3"
"04 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 32"
"3 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342"
" 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 "
"362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 3"
"81 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 40"
"0 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419"
" 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 "
"439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 4"
"58 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 47"
"7 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496"
" 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511]|0|18|4|6|4|0|Tr"
"uncate|Wrap"
		    MaskTabNameString	    ",,,,,,,,,"
		    System {
		    Name		    "butterfly_direct"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag19"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag20"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"            0.70711-0.70711i        -0.70711-0.70711i         0.92388-0.38268"
"i        -0.38268-0.92388i         0.38268-0.92388i        -0.92388-0.38268i "
"        0.98079-0.19509i        -0.19509-0.98079i         0.55557-0.83147i   "
"     -0.83147-0.55557i         0.83147-0.55557i        -0.55557-0.83147i     "
"    0.19509-0.98079i        -0.98079-0.19509i         0.99518-0.098017i      "
"-0.098017-0.99518i         0.63439-0.77301i        -0.77301-0.63439i         "
"0.88192-0.4714i          -0.4714-0.88192i         0.29028-0.95694i        -0."
"95694-0.29028i         0.95694-0.29028i        -0.29028-0.95694i          0.4"
"714-0.88192i        -0.88192-0.4714i          0.77301-0.63439i        -0.6343"
"9-0.77301i        0.098017-0.99518i        -0.99518-0.098017i         0.9988-"
"0.049068i      -0.049068-0.9988i          0.67156-0.74095i        -0.74095-0."
"67156i         0.90399-0.42756i        -0.42756-0.90399i         0.33689-0.94"
"154i        -0.94154-0.33689i         0.97003-0.24298i        -0.24298-0.9700"
"3i          0.5141-0.85773i        -0.85773-0.5141i          0.80321-0.5957i "
"         -0.5957-0.80321i         0.14673-0.98918i        -0.98918-0.14673i  "
"       0.98918-0.14673i        -0.14673-0.98918i          0.5957-0.80321i    "
"    -0.80321-0.5957i          0.85773-0.5141i          -0.5141-0.85773i      "
"   0.24298-0.97003i        -0.97003-0.24298i         0.94154-0.33689i        "
"-0.33689-0.94154i         0.42756-0.90399i        -0.90399-0.42756i         0"
".74095-0.67156i        -0.67156-0.74095i        0.049068-0.9988i          -0."
"9988-0.049068i         0.9997-0.024541i      -0.024541-0.9997i          0.689"
"54-0.72425i        -0.72425-0.68954i         0.91421-0.40524i        -0.40524"
"-0.91421i          0.3599-0.93299i        -0.93299-0.3599i           0.9757-0"
".2191i          -0.2191-0.9757i            0.535-0.84485i        -0.84485-0.5"
"35i           0.81758-0.57581i        -0.57581-0.81758i         0.17096-0.985"
"28i        -0.98528-0.17096i         0.99248-0.12241i        -0.12241-0.99248"
"i         0.61523-0.78835i        -0.78835-0.61523i         0.87009-0.4929i  "
"        -0.4929-0.87009i         0.26671-0.96378i        -0.96378-0.26671i   "
"      0.94953-0.31368i        -0.31368-0.94953i         0.44961-0.89322i     "
"   -0.89322-0.44961i         0.75721-0.65317i        -0.65317-0.75721i       "
" 0.073565-0.99729i        -0.99729-0.073565i        0.99729-0.073565i      -0"
".073565-0.99729i         0.65317-0.75721i        -0.75721-0.65317i         0."
"89322-0.44961i        -0.44961-0.89322i         0.31368-0.94953i        -0.94"
"953-0.31368i         0.96378-0.26671i        -0.26671-0.96378i          0.492"
"9-0.87009i        -0.87009-0.4929i          0.78835-0.61523i        -0.61523-"
"0.78835i         0.12241-0.99248i        -0.99248-0.12241i         0.98528-0."
"17096i        -0.17096-0.98528i         0.57581-0.81758i        -0.81758-0.57"
"581i         0.84485-0.535i            -0.535-0.84485i          0.2191-0.9757"
"i          -0.9757-0.2191i          0.93299-0.3599i          -0.3599-0.93299i"
"         0.40524-0.91421i        -0.91421-0.40524i         0.72425-0.68954i  "
"      -0.68954-0.72425i        0.024541-0.9997i          -0.9997-0.024541i   "
"     0.99992-0.012272i      -0.012272-0.99992i         0.69838-0.71573i      "
"  -0.71573-0.69838i         0.91911-0.39399i        -0.39399-0.91911i        "
" 0.37132-0.92851i        -0.92851-0.37132i         0.97832-0.20711i        -0"
".20711-0.97832i         0.54532-0.83822i        -0.83822-0.54532i         0.8"
"2459-0.56573i        -0.56573-0.82459i         0.18304-0.98311i        -0.983"
"11-0.18304i         0.99391-0.11022i        -0.11022-0.99391i         0.62486"
"-0.78074i        -0.78074-0.62486i         0.87607-0.48218i        -0.48218-0"
".87607i         0.27852-0.96043i        -0.96043-0.27852i         0.95331-0.3"
"0201i        -0.30201-0.95331i         0.46054-0.88764i        -0.88764-0.460"
"54i         0.76517-0.64383i        -0.64383-0.76517i        0.085797-0.99631"
"i        -0.99631-0.085797i        0.99812-0.061321i      -0.061321-0.99812i "
"        0.66242-0.74914i        -0.74914-0.66242i         0.89867-0.43862i   "
"     -0.43862-0.89867i         0.32531-0.94561i        -0.94561-0.32531i     "
"    0.96698-0.25487i        -0.25487-0.96698i         0.50354-0.86397i       "
" -0.86397-0.50354i         0.79584-0.60551i        -0.60551-0.79584i         "
"0.13458-0.9909i          -0.9909-0.13458i          0.9873-0.15886i        -0."
"15886-0.9873i           0.5858-0.81046i        -0.81046-0.5858i          0.85"
"136-0.52459i        -0.52459-0.85136i         0.23106-0.97294i        -0.9729"
"4-0.23106i         0.93734-0.34842i        -0.34842-0.93734i         0.41643-"
"0.90917i        -0.90917-0.41643i         0.73265-0.6806i          -0.6806-0."
"73265i        0.036807-0.99932i        -0.99932-0.036807i        0.99932-0.03"
"6807i      -0.036807-0.99932i          0.6806-0.73265i        -0.73265-0.6806"
"i          0.90917-0.41643i        -0.41643-0.90917i         0.34842-0.93734i"
"        -0.93734-0.34842i         0.97294-0.23106i        -0.23106-0.97294i  "
"       0.52459-0.85136i        -0.85136-0.52459i         0.81046-0.5858i     "
"     -0.5858-0.81046i         0.15886-0.9873i          -0.9873-0.15886i      "
"    0.9909-0.13458i        -0.13458-0.9909i          0.60551-0.79584i        "
"-0.79584-0.60551i         0.86397-0.50354i        -0.50354-0.86397i         0"
".25487-0.96698i        -0.96698-0.25487i         0.94561-0.32531i        -0.3"
"2531-0.94561i         0.43862-0.89867i        -0.89867-0.43862i         0.749"
"14-0.66242i        -0.66242-0.74914i        0.061321-0.99812i        -0.99812"
"-0.061321i        0.99631-0.085797i      -0.085797-0.99631i         0.64383-0"
".76517i        -0.76517-0.64383i         0.88764-0.46054i        -0.46054-0.8"
"8764i         0.30201-0.95331i        -0.95331-0.30201i         0.96043-0.278"
"52i        -0.27852-0.96043i         0.48218-0.87607i        -0.87607-0.48218"
"i         0.78074-0.62486i        -0.62486-0.78074i         0.11022-0.99391i "
"       -0.99391-0.11022i         0.98311-0.18304i        -0.18304-0.98311i   "
"      0.56573-0.82459i        -0.82459-0.56573i         0.83822-0.54532i     "
"   -0.54532-0.83822i         0.20711-0.97832i        -0.97832-0.20711i       "
"  0.92851-0.37132i        -0.37132-0.92851i         0.39399-0.91911i        -"
"0.91911-0.39399i         0.71573-0.69838i        -0.69838-0.71573i        0.0"
"12272-0.99992i        -0.99992-0.012272i        0.99998-0.0061359i    -0.0061"
"359-0.99998i         0.70275-0.71143i        -0.71143-0.70275i         0.9215"
"1-0.38835i        -0.38835-0.92151i         0.37701-0.92621i        -0.92621-"
"0.37701i         0.97957-0.2011i          -0.2011-0.97957i         0.55046-0."
"83486i        -0.83486-0.55046i         0.82805-0.56066i        -0.56066-0.82"
"805i         0.18907-0.98196i        -0.98196-0.18907i         0.99456-0.1041"
"2i        -0.10412-0.99456i         0.62964-0.77689i        -0.77689-0.62964i"
"         0.87901-0.4768i          -0.4768-0.87901i         0.28441-0.9587i   "
"       -0.9587-0.28441i         0.95514-0.29615i        -0.29615-0.95514i    "
"     0.46598-0.8848i          -0.8848-0.46598i          0.7691-0.63912i      "
"  -0.63912-0.7691i         0.091909-0.99577i        -0.99577-0.091909i       "
" 0.99848-0.055195i      -0.055195-0.99848i           0.667-0.74506i        -0"
".74506-0.667i           0.90135-0.43309i        -0.43309-0.90135i         0.3"
"3111-0.94359i        -0.94359-0.33111i         0.96852-0.24893i        -0.248"
"93-0.96852i         0.50883-0.86087i        -0.86087-0.50883i         0.79954"
"-0.60062i        -0.60062-0.79954i         0.14066-0.99006i        -0.99006-0"
".14066i         0.98826-0.1528i          -0.1528-0.98826i         0.59076-0.8"
"0685i        -0.80685-0.59076i         0.85456-0.51936i        -0.51936-0.854"
"56i         0.23702-0.9715i          -0.9715-0.23702i         0.93946-0.34266"
"i        -0.34266-0.93946i           0.422-0.9066i          -0.9066-0.422i   "
"        0.73682-0.67609i        -0.67609-0.73682i        0.042938-0.99908i   "
"     -0.99908-0.042938i        0.99953-0.030675i      -0.030675-0.99953i     "
"    0.68508-0.72846i        -0.72846-0.68508i         0.91171-0.41084i       "
" -0.41084-0.91171i         0.35416-0.93518i        -0.93518-0.35416i         "
"0.97434-0.22508i        -0.22508-0.97434i          0.5298-0.84812i        -0."
"84812-0.5298i          0.81404-0.58081i        -0.58081-0.81404i         0.16"
"491-0.98631i        -0.98631-0.16491i         0.99171-0.1285i          -0.128"
"5-0.99171i         0.61038-0.79211i        -0.79211-0.61038i         0.86705-"
"0.49823i        -0.49823-0.86705i         0.26079-0.96539i        -0.96539-0."
"26079i         0.94759-0.3195i          -0.3195-0.94759i         0.44412-0.89"
"597i        -0.89597-0.44412i         0.75319-0.65781i        -0.65781-0.7531"
"9i        0.067444-0.99772i        -0.99772-0.067444i        0.99682-0.079682"
"i      -0.079682-0.99682i         0.64851-0.7612i          -0.7612-0.64851i  "
"       0.89045-0.45508i        -0.45508-0.89045i         0.30785-0.95144i    "
"    -0.95144-0.30785i         0.96212-0.27262i        -0.27262-0.96212i      "
"   0.48755-0.87309i        -0.87309-0.48755i         0.78456-0.62006i        "
"-0.62006-0.78456i         0.11632-0.99321i        -0.99321-0.11632i         0"
".98421-0.177i            -0.177-0.98421i         0.57078-0.8211i          -0."
"8211-0.57078i         0.84155-0.54017i        -0.54017-0.84155i         0.213"
"11-0.97703i        -0.97703-0.21311i         0.93077-0.36561i        -0.36561"
"-0.93077i         0.39962-0.91668i        -0.91668-0.39962i            0.72-0"
".69397i        -0.69397-0.72i           0.018407-0.99983i        -0.99983-0.0"
"18407i        0.99983-0.018407i      -0.018407-0.99983i         0.69397-0.72i"
"              -0.72-0.69397i         0.91668-0.39962i        -0.39962-0.91668"
"i         0.36561-0.93077i        -0.93077-0.36561i         0.97703-0.21311i "
"       -0.21311-0.97703i         0.54017-0.84155i        -0.84155-0.54017i   "
"       0.8211-0.57078i        -0.57078-0.8211i            0.177-0.98421i     "
"   -0.98421-0.177i           0.99321-0.11632i        -0.11632-0.99321i       "
"  0.62006-0.78456i        -0.78456-0.62006i         0.87309-0.48755i        -"
"0.48755-0.87309i         0.27262-0.96212i        -0.96212-0.27262i         0."
"95144-0.30785i        -0.30785-0.95144i         0.45508-0.89045i        -0.89"
"045-0.45508i          0.7612-0.64851i        -0.64851-0.7612i         0.07968"
"2-0.99682i        -0.99682-0.079682i        0.99772-0.067444i      -0.067444-"
"0.99772i         0.65781-0.75319i        -0.75319-0.65781i         0.89597-0."
"44412i        -0.44412-0.89597i          0.3195-0.94759i        -0.94759-0.31"
"95i          0.96539-0.26079i        -0.26079-0.96539i         0.49823-0.8670"
"5i        -0.86705-0.49823i         0.79211-0.61038i        -0.61038-0.79211i"
"          0.1285-0.99171i        -0.99171-0.1285i          0.98631-0.16491i  "
"      -0.16491-0.98631i         0.58081-0.81404i        -0.81404-0.58081i    "
"     0.84812-0.5298i          -0.5298-0.84812i         0.22508-0.97434i      "
"  -0.97434-0.22508i         0.93518-0.35416i        -0.35416-0.93518i        "
" 0.41084-0.91171i        -0.91171-0.41084i         0.72846-0.68508i        -0"
".68508-0.72846i        0.030675-0.99953i        -0.99953-0.030675i        0.9"
"9908-0.042938i      -0.042938-0.99908i         0.67609-0.73682i        -0.736"
"82-0.67609i          0.9066-0.422i            -0.422-0.9066i          0.34266"
"-0.93946i        -0.93946-0.34266i          0.9715-0.23702i        -0.23702-0"
".9715i          0.51936-0.85456i        -0.85456-0.51936i         0.80685-0.5"
"9076i        -0.59076-0.80685i          0.1528-0.98826i        -0.98826-0.152"
"8i          0.99006-0.14066i        -0.14066-0.99006i         0.60062-0.79954"
"i        -0.79954-0.60062i         0.86087-0.50883i        -0.50883-0.86087i "
"        0.24893-0.96852i        -0.96852-0.24893i         0.94359-0.33111i   "
"     -0.33111-0.94359i         0.43309-0.90135i        -0.90135-0.43309i     "
"    0.74506-0.667i            -0.667-0.74506i        0.055195-0.99848i       "
" -0.99848-0.055195i        0.99577-0.091909i      -0.091909-0.99577i         "
"0.63912-0.7691i          -0.7691-0.63912i          0.8848-0.46598i        -0."
"46598-0.8848i          0.29615-0.95514i        -0.95514-0.29615i          0.9"
"587-0.28441i        -0.28441-0.9587i           0.4768-0.87901i        -0.8790"
"1-0.4768i          0.77689-0.62964i        -0.62964-0.77689i         0.10412-"
"0.99456i        -0.99456-0.10412i         0.98196-0.18907i        -0.18907-0."
"98196i         0.56066-0.82805i        -0.82805-0.56066i         0.83486-0.55"
"046i        -0.55046-0.83486i          0.2011-0.97957i        -0.97957-0.2011"
"i          0.92621-0.37701i        -0.37701-0.92621i         0.38835-0.92151i"
"        -0.92151-0.38835i         0.71143-0.70275i        -0.70275-0.71143i  "
"     0.0061359-0.99998i        -0.99998-0.0061359i  ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "4"
		    mult_latency	    "6"
		    bram_latency	    "4"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    BlockChoice		    "twiddle_general_3mult"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_general_3mult"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_general_3mult"
		    SourceType		    ""
		    ShowPortLabels	    on
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"            0.70711-0.70711i        -0.70711-0.70711i         0.92388-0.38268"
"i        -0.38268-0.92388i         0.38268-0.92388i        -0.92388-0.38268i "
"        0.98079-0.19509i        -0.19509-0.98079i         0.55557-0.83147i   "
"     -0.83147-0.55557i         0.83147-0.55557i        -0.55557-0.83147i     "
"    0.19509-0.98079i        -0.98079-0.19509i         0.99518-0.098017i      "
"-0.098017-0.99518i         0.63439-0.77301i        -0.77301-0.63439i         "
"0.88192-0.4714i          -0.4714-0.88192i         0.29028-0.95694i        -0."
"95694-0.29028i         0.95694-0.29028i        -0.29028-0.95694i          0.4"
"714-0.88192i        -0.88192-0.4714i          0.77301-0.63439i        -0.6343"
"9-0.77301i        0.098017-0.99518i        -0.99518-0.098017i         0.9988-"
"0.049068i      -0.049068-0.9988i          0.67156-0.74095i        -0.74095-0."
"67156i         0.90399-0.42756i        -0.42756-0.90399i         0.33689-0.94"
"154i        -0.94154-0.33689i         0.97003-0.24298i        -0.24298-0.9700"
"3i          0.5141-0.85773i        -0.85773-0.5141i          0.80321-0.5957i "
"         -0.5957-0.80321i         0.14673-0.98918i        -0.98918-0.14673i  "
"       0.98918-0.14673i        -0.14673-0.98918i          0.5957-0.80321i    "
"    -0.80321-0.5957i          0.85773-0.5141i          -0.5141-0.85773i      "
"   0.24298-0.97003i        -0.97003-0.24298i         0.94154-0.33689i        "
"-0.33689-0.94154i         0.42756-0.90399i        -0.90399-0.42756i         0"
".74095-0.67156i        -0.67156-0.74095i        0.049068-0.9988i          -0."
"9988-0.049068i         0.9997-0.024541i      -0.024541-0.9997i          0.689"
"54-0.72425i        -0.72425-0.68954i         0.91421-0.40524i        -0.40524"
"-0.91421i          0.3599-0.93299i        -0.93299-0.3599i           0.9757-0"
".2191i          -0.2191-0.9757i            0.535-0.84485i        -0.84485-0.5"
"35i           0.81758-0.57581i        -0.57581-0.81758i         0.17096-0.985"
"28i        -0.98528-0.17096i         0.99248-0.12241i        -0.12241-0.99248"
"i         0.61523-0.78835i        -0.78835-0.61523i         0.87009-0.4929i  "
"        -0.4929-0.87009i         0.26671-0.96378i        -0.96378-0.26671i   "
"      0.94953-0.31368i        -0.31368-0.94953i         0.44961-0.89322i     "
"   -0.89322-0.44961i         0.75721-0.65317i        -0.65317-0.75721i       "
" 0.073565-0.99729i        -0.99729-0.073565i        0.99729-0.073565i      -0"
".073565-0.99729i         0.65317-0.75721i        -0.75721-0.65317i         0."
"89322-0.44961i        -0.44961-0.89322i         0.31368-0.94953i        -0.94"
"953-0.31368i         0.96378-0.26671i        -0.26671-0.96378i          0.492"
"9-0.87009i        -0.87009-0.4929i          0.78835-0.61523i        -0.61523-"
"0.78835i         0.12241-0.99248i        -0.99248-0.12241i         0.98528-0."
"17096i        -0.17096-0.98528i         0.57581-0.81758i        -0.81758-0.57"
"581i         0.84485-0.535i            -0.535-0.84485i          0.2191-0.9757"
"i          -0.9757-0.2191i          0.93299-0.3599i          -0.3599-0.93299i"
"         0.40524-0.91421i        -0.91421-0.40524i         0.72425-0.68954i  "
"      -0.68954-0.72425i        0.024541-0.9997i          -0.9997-0.024541i   "
"     0.99992-0.012272i      -0.012272-0.99992i         0.69838-0.71573i      "
"  -0.71573-0.69838i         0.91911-0.39399i        -0.39399-0.91911i        "
" 0.37132-0.92851i        -0.92851-0.37132i         0.97832-0.20711i        -0"
".20711-0.97832i         0.54532-0.83822i        -0.83822-0.54532i         0.8"
"2459-0.56573i        -0.56573-0.82459i         0.18304-0.98311i        -0.983"
"11-0.18304i         0.99391-0.11022i        -0.11022-0.99391i         0.62486"
"-0.78074i        -0.78074-0.62486i         0.87607-0.48218i        -0.48218-0"
".87607i         0.27852-0.96043i        -0.96043-0.27852i         0.95331-0.3"
"0201i        -0.30201-0.95331i         0.46054-0.88764i        -0.88764-0.460"
"54i         0.76517-0.64383i        -0.64383-0.76517i        0.085797-0.99631"
"i        -0.99631-0.085797i        0.99812-0.061321i      -0.061321-0.99812i "
"        0.66242-0.74914i        -0.74914-0.66242i         0.89867-0.43862i   "
"     -0.43862-0.89867i         0.32531-0.94561i        -0.94561-0.32531i     "
"    0.96698-0.25487i        -0.25487-0.96698i         0.50354-0.86397i       "
" -0.86397-0.50354i         0.79584-0.60551i        -0.60551-0.79584i         "
"0.13458-0.9909i          -0.9909-0.13458i          0.9873-0.15886i        -0."
"15886-0.9873i           0.5858-0.81046i        -0.81046-0.5858i          0.85"
"136-0.52459i        -0.52459-0.85136i         0.23106-0.97294i        -0.9729"
"4-0.23106i         0.93734-0.34842i        -0.34842-0.93734i         0.41643-"
"0.90917i        -0.90917-0.41643i         0.73265-0.6806i          -0.6806-0."
"73265i        0.036807-0.99932i        -0.99932-0.036807i        0.99932-0.03"
"6807i      -0.036807-0.99932i          0.6806-0.73265i        -0.73265-0.6806"
"i          0.90917-0.41643i        -0.41643-0.90917i         0.34842-0.93734i"
"        -0.93734-0.34842i         0.97294-0.23106i        -0.23106-0.97294i  "
"       0.52459-0.85136i        -0.85136-0.52459i         0.81046-0.5858i     "
"     -0.5858-0.81046i         0.15886-0.9873i          -0.9873-0.15886i      "
"    0.9909-0.13458i        -0.13458-0.9909i          0.60551-0.79584i        "
"-0.79584-0.60551i         0.86397-0.50354i        -0.50354-0.86397i         0"
".25487-0.96698i        -0.96698-0.25487i         0.94561-0.32531i        -0.3"
"2531-0.94561i         0.43862-0.89867i        -0.89867-0.43862i         0.749"
"14-0.66242i        -0.66242-0.74914i        0.061321-0.99812i        -0.99812"
"-0.061321i        0.99631-0.085797i      -0.085797-0.99631i         0.64383-0"
".76517i        -0.76517-0.64383i         0.88764-0.46054i        -0.46054-0.8"
"8764i         0.30201-0.95331i        -0.95331-0.30201i         0.96043-0.278"
"52i        -0.27852-0.96043i         0.48218-0.87607i        -0.87607-0.48218"
"i         0.78074-0.62486i        -0.62486-0.78074i         0.11022-0.99391i "
"       -0.99391-0.11022i         0.98311-0.18304i        -0.18304-0.98311i   "
"      0.56573-0.82459i        -0.82459-0.56573i         0.83822-0.54532i     "
"   -0.54532-0.83822i         0.20711-0.97832i        -0.97832-0.20711i       "
"  0.92851-0.37132i        -0.37132-0.92851i         0.39399-0.91911i        -"
"0.91911-0.39399i         0.71573-0.69838i        -0.69838-0.71573i        0.0"
"12272-0.99992i        -0.99992-0.012272i        0.99998-0.0061359i    -0.0061"
"359-0.99998i         0.70275-0.71143i        -0.71143-0.70275i         0.9215"
"1-0.38835i        -0.38835-0.92151i         0.37701-0.92621i        -0.92621-"
"0.37701i         0.97957-0.2011i          -0.2011-0.97957i         0.55046-0."
"83486i        -0.83486-0.55046i         0.82805-0.56066i        -0.56066-0.82"
"805i         0.18907-0.98196i        -0.98196-0.18907i         0.99456-0.1041"
"2i        -0.10412-0.99456i         0.62964-0.77689i        -0.77689-0.62964i"
"         0.87901-0.4768i          -0.4768-0.87901i         0.28441-0.9587i   "
"       -0.9587-0.28441i         0.95514-0.29615i        -0.29615-0.95514i    "
"     0.46598-0.8848i          -0.8848-0.46598i          0.7691-0.63912i      "
"  -0.63912-0.7691i         0.091909-0.99577i        -0.99577-0.091909i       "
" 0.99848-0.055195i      -0.055195-0.99848i           0.667-0.74506i        -0"
".74506-0.667i           0.90135-0.43309i        -0.43309-0.90135i         0.3"
"3111-0.94359i        -0.94359-0.33111i         0.96852-0.24893i        -0.248"
"93-0.96852i         0.50883-0.86087i        -0.86087-0.50883i         0.79954"
"-0.60062i        -0.60062-0.79954i         0.14066-0.99006i        -0.99006-0"
".14066i         0.98826-0.1528i          -0.1528-0.98826i         0.59076-0.8"
"0685i        -0.80685-0.59076i         0.85456-0.51936i        -0.51936-0.854"
"56i         0.23702-0.9715i          -0.9715-0.23702i         0.93946-0.34266"
"i        -0.34266-0.93946i           0.422-0.9066i          -0.9066-0.422i   "
"        0.73682-0.67609i        -0.67609-0.73682i        0.042938-0.99908i   "
"     -0.99908-0.042938i        0.99953-0.030675i      -0.030675-0.99953i     "
"    0.68508-0.72846i        -0.72846-0.68508i         0.91171-0.41084i       "
" -0.41084-0.91171i         0.35416-0.93518i        -0.93518-0.35416i         "
"0.97434-0.22508i        -0.22508-0.97434i          0.5298-0.84812i        -0."
"84812-0.5298i          0.81404-0.58081i        -0.58081-0.81404i         0.16"
"491-0.98631i        -0.98631-0.16491i         0.99171-0.1285i          -0.128"
"5-0.99171i         0.61038-0.79211i        -0.79211-0.61038i         0.86705-"
"0.49823i        -0.49823-0.86705i         0.26079-0.96539i        -0.96539-0."
"26079i         0.94759-0.3195i          -0.3195-0.94759i         0.44412-0.89"
"597i        -0.89597-0.44412i         0.75319-0.65781i        -0.65781-0.7531"
"9i        0.067444-0.99772i        -0.99772-0.067444i        0.99682-0.079682"
"i      -0.079682-0.99682i         0.64851-0.7612i          -0.7612-0.64851i  "
"       0.89045-0.45508i        -0.45508-0.89045i         0.30785-0.95144i    "
"    -0.95144-0.30785i         0.96212-0.27262i        -0.27262-0.96212i      "
"   0.48755-0.87309i        -0.87309-0.48755i         0.78456-0.62006i        "
"-0.62006-0.78456i         0.11632-0.99321i        -0.99321-0.11632i         0"
".98421-0.177i            -0.177-0.98421i         0.57078-0.8211i          -0."
"8211-0.57078i         0.84155-0.54017i        -0.54017-0.84155i         0.213"
"11-0.97703i        -0.97703-0.21311i         0.93077-0.36561i        -0.36561"
"-0.93077i         0.39962-0.91668i        -0.91668-0.39962i            0.72-0"
".69397i        -0.69397-0.72i           0.018407-0.99983i        -0.99983-0.0"
"18407i        0.99983-0.018407i      -0.018407-0.99983i         0.69397-0.72i"
"              -0.72-0.69397i         0.91668-0.39962i        -0.39962-0.91668"
"i         0.36561-0.93077i        -0.93077-0.36561i         0.97703-0.21311i "
"       -0.21311-0.97703i         0.54017-0.84155i        -0.84155-0.54017i   "
"       0.8211-0.57078i        -0.57078-0.8211i            0.177-0.98421i     "
"   -0.98421-0.177i           0.99321-0.11632i        -0.11632-0.99321i       "
"  0.62006-0.78456i        -0.78456-0.62006i         0.87309-0.48755i        -"
"0.48755-0.87309i         0.27262-0.96212i        -0.96212-0.27262i         0."
"95144-0.30785i        -0.30785-0.95144i         0.45508-0.89045i        -0.89"
"045-0.45508i          0.7612-0.64851i        -0.64851-0.7612i         0.07968"
"2-0.99682i        -0.99682-0.079682i        0.99772-0.067444i      -0.067444-"
"0.99772i         0.65781-0.75319i        -0.75319-0.65781i         0.89597-0."
"44412i        -0.44412-0.89597i          0.3195-0.94759i        -0.94759-0.31"
"95i          0.96539-0.26079i        -0.26079-0.96539i         0.49823-0.8670"
"5i        -0.86705-0.49823i         0.79211-0.61038i        -0.61038-0.79211i"
"          0.1285-0.99171i        -0.99171-0.1285i          0.98631-0.16491i  "
"      -0.16491-0.98631i         0.58081-0.81404i        -0.81404-0.58081i    "
"     0.84812-0.5298i          -0.5298-0.84812i         0.22508-0.97434i      "
"  -0.97434-0.22508i         0.93518-0.35416i        -0.35416-0.93518i        "
" 0.41084-0.91171i        -0.91171-0.41084i         0.72846-0.68508i        -0"
".68508-0.72846i        0.030675-0.99953i        -0.99953-0.030675i        0.9"
"9908-0.042938i      -0.042938-0.99908i         0.67609-0.73682i        -0.736"
"82-0.67609i          0.9066-0.422i            -0.422-0.9066i          0.34266"
"-0.93946i        -0.93946-0.34266i          0.9715-0.23702i        -0.23702-0"
".9715i          0.51936-0.85456i        -0.85456-0.51936i         0.80685-0.5"
"9076i        -0.59076-0.80685i          0.1528-0.98826i        -0.98826-0.152"
"8i          0.99006-0.14066i        -0.14066-0.99006i         0.60062-0.79954"
"i        -0.79954-0.60062i         0.86087-0.50883i        -0.50883-0.86087i "
"        0.24893-0.96852i        -0.96852-0.24893i         0.94359-0.33111i   "
"     -0.33111-0.94359i         0.43309-0.90135i        -0.90135-0.43309i     "
"    0.74506-0.667i            -0.667-0.74506i        0.055195-0.99848i       "
" -0.99848-0.055195i        0.99577-0.091909i      -0.091909-0.99577i         "
"0.63912-0.7691i          -0.7691-0.63912i          0.8848-0.46598i        -0."
"46598-0.8848i          0.29615-0.95514i        -0.95514-0.29615i          0.9"
"587-0.28441i        -0.28441-0.9587i           0.4768-0.87901i        -0.8790"
"1-0.4768i          0.77689-0.62964i        -0.62964-0.77689i         0.10412-"
"0.99456i        -0.99456-0.10412i         0.98196-0.18907i        -0.18907-0."
"98196i         0.56066-0.82805i        -0.82805-0.56066i         0.83486-0.55"
"046i        -0.55046-0.83486i          0.2011-0.97957i        -0.97957-0.2011"
"i          0.92621-0.37701i        -0.37701-0.92621i         0.38835-0.92151i"
"        -0.92151-0.38835i         0.71143-0.70275i        -0.70275-0.71143i  "
"     0.0061359-0.99998i        -0.99998-0.0061359i  ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "4"
		    mult_latency	    "6"
		    bram_latency	    "4"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [340, 25, 385, 65]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_b"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_f"
		    Ports		    [1, 1]
		    Position		    [130, 130, 175, 170]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_f"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [340, 189, 380, 231]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize - FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [595, 23, 625, 37]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [595, 58, 625, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [700, 88, 730, 102]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [570, 148, 600, 162]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    4
		    Points		    [10, 0; 0, 50]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    3
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [20, 0; 0, -125]
		    DstBlock		    "butterfly_direct"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "delay_f"
		    DstPort		    1
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_f"
		    SrcPort		    1
		    Points		    [0, -5; 50, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [115, 0; 0, -80]
		    DstBlock		    "butterfly_direct"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "of_in"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "fft_stage_2"
		  Ports			  [5, 4]
		  Position		  [220, 27, 315, 113]
		  AttributesFormatString  "FFTSize=10, FFTStage=2, BitWidth=18"
		  AncestorBlock		  "casper_library/FFTs/fft_stage_n"
		  UserDataPersistent	  on
		  UserData		  "DataTag21"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "fft_stage_n"
		  MaskPromptString	  "Size of FFT: (2^? pnts)|Stage of FF"
"T:|Output Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|Max"
"imum Coefficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add Lat"
"ency|Mult Latency|BRAM Latency"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup"
"(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wr"
"ap|Saturate|Error),edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "||||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,,"
		  MaskVariables		  "FFTSize=@1;FFTStage=@2;BitWidth=@3;"
"use_bram=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_laten"
"cy=@9;mult_latency=@10;bram_latency=@11;"
		  MaskInitialization	  "fft_stage_n_init(gcb,...\n    'FFTS"
"ize', FFTSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,..."
"\n    'use_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoeff"
"Num', MaxCoeffNum,...\n    'quantization', quantization,...\n    'overflow', "
"overflow,...\n    'add_latency', add_latency,...\n    'mult_latency', mult_la"
"tency,...\n    'bram_latency', bram_latency);\n    "
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "10|2|18|1|0|11|Truncate|Wrap|4|6|4"
		  MaskTabNameString	  ",,,,,,,,,,"
		  System {
		    Name		    "fft_stage_2"
		    Location		    [70, 104, 851, 425]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    Position		    [140, 38, 170, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    Position		    [80, 143, 110, 157]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "of_in"
		    Position		    [595, 98, 625, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [365, 283, 395, 297]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 80, 115, 120]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize-FFTStage+1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [175, 190, 215, 230]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [640, 73, 685, 117]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    on
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [250, 112, 275, 178]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [255, 12, 280, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [401, 225, 429, 270]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-(FFTStage - 1)"
		    base1		    "MSB of Input"
		    bit0		    "FFTStage - 1"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [135, 85, 170, 115]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "butterfly_direct"
		    Ports		    [4, 4]
		    Position		    [430, 33, 530, 117]
		    AttributesFormatString  "FFTSize=10, Coeffs=[0  1],\n Step"
"Period=8, BitWidth=18"
		    AncestorBlock	    "casper_library/FFTs/butterfly_dir"
"ect"
		    UserDataPersistent	    on
		    UserData		    "DataTag22"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "butterfly_direct"
		    MaskPromptString	    "Size of FFT: (2^?)|Coefficients: "
"(0 to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add La"
"tency|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behav"
"ior|Overflow Behavior"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,edi"
"t,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Value"
"s)),popup(Wrap|Saturate|Error)"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "|||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;Coeffs=@2;StepPeriod=@"
"3;BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quan"
"tization=&9;overflow=&10;"
		    MaskInitialization	    "butterfly_direct_init(gcb,...\n  "
"            'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n     "
"         'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,..."
"\n              'add_latency', add_latency,...\n              'mult_latency',"
" mult_latency,...\n              'bram_latency', bram_latency,...\n          "
"    'use_bram',use_bram,...\n              'quantization',quantization,...\n "
"             'overflow',overflow);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10|[0 1]|8|18|4|6|4|1|Truncate|Wr"
"ap"
		    MaskTabNameString	    ",,,,,,,,,"
		    System {
		    Name		    "butterfly_direct"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag23"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag24"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"       ]"
		    StepPeriod		    "7"
		    BitWidth		    "18"
		    add_latency		    "6"
		    mult_latency	    "8"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_stage_2"
		    DialogParameters {
		    FFTSize		    "10"
		    BitWidth		    "18"
		    add_latency		    "4"
		    mult_latency	    "6"
		    bram_latency	    "4"
		    }
		    }
		    BlockChoice		    "twiddle_stage_2"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_stage_2"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_stage_2"
		    SourceType		    ""
		    ShowPortLabels	    on
		    FFTSize		    "10"
		    BitWidth		    "18"
		    add_latency		    "4"
		    mult_latency	    "6"
		    bram_latency	    "4"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_stage_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_stage_2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_stage_2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [340, 25, 385, 65]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_bram"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_b"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_f"
		    Ports		    [1, 1]
		    Position		    [130, 130, 175, 170]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_bram"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_f"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [340, 189, 380, 231]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize - FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [595, 23, 625, 37]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [595, 58, 625, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [700, 88, 730, 102]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [570, 148, 600, 162]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    4
		    Points		    [10, 0; 0, 50]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    3
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [20, 0; 0, -125]
		    DstBlock		    "butterfly_direct"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "delay_f"
		    DstPort		    1
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_f"
		    SrcPort		    1
		    Points		    [0, -5; 50, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [115, 0; 0, -80]
		    DstBlock		    "butterfly_direct"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "of_in"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "fft_stage_3"
		  Ports			  [5, 4]
		  Position		  [330, 27, 425, 113]
		  AttributesFormatString  "FFTSize=10, FFTStage=3, BitWidth=18"
		  AncestorBlock		  "casper_library/FFTs/fft_stage_n"
		  UserDataPersistent	  on
		  UserData		  "DataTag25"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "fft_stage_n"
		  MaskPromptString	  "Size of FFT: (2^? pnts)|Stage of FF"
"T:|Output Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|Max"
"imum Coefficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add Lat"
"ency|Mult Latency|BRAM Latency"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup"
"(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wr"
"ap|Saturate|Error),edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "||||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,,"
		  MaskVariables		  "FFTSize=@1;FFTStage=@2;BitWidth=@3;"
"use_bram=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_laten"
"cy=@9;mult_latency=@10;bram_latency=@11;"
		  MaskInitialization	  "fft_stage_n_init(gcb,...\n    'FFTS"
"ize', FFTSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,..."
"\n    'use_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoeff"
"Num', MaxCoeffNum,...\n    'quantization', quantization,...\n    'overflow', "
"overflow,...\n    'add_latency', add_latency,...\n    'mult_latency', mult_la"
"tency,...\n    'bram_latency', bram_latency);\n    "
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "10|3|18|1|0|11|Truncate|Wrap|4|6|4"
		  MaskTabNameString	  ",,,,,,,,,,"
		  System {
		    Name		    "fft_stage_3"
		    Location		    [70, 104, 851, 425]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    Position		    [140, 38, 170, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    Position		    [80, 143, 110, 157]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "of_in"
		    Position		    [595, 98, 625, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [365, 283, 395, 297]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 80, 115, 120]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize-FFTStage+1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [175, 190, 215, 230]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [640, 73, 685, 117]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    on
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [250, 112, 275, 178]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [255, 12, 280, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [401, 225, 429, 270]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-(FFTStage - 1)"
		    base1		    "MSB of Input"
		    bit0		    "FFTStage - 1"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [135, 85, 170, 115]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "butterfly_direct"
		    Ports		    [4, 4]
		    Position		    [430, 33, 530, 117]
		    AttributesFormatString  "FFTSize=10, Coeffs=[0  1  2  3],"
"\n StepPeriod=7, BitWidth=18"
		    AncestorBlock	    "casper_library/FFTs/butterfly_dir"
"ect"
		    UserDataPersistent	    on
		    UserData		    "DataTag26"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "butterfly_direct"
		    MaskPromptString	    "Size of FFT: (2^?)|Coefficients: "
"(0 to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add La"
"tency|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behav"
"ior|Overflow Behavior"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,edi"
"t,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Value"
"s)),popup(Wrap|Saturate|Error)"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "|||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;Coeffs=@2;StepPeriod=@"
"3;BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quan"
"tization=&9;overflow=&10;"
		    MaskInitialization	    "butterfly_direct_init(gcb,...\n  "
"            'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n     "
"         'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,..."
"\n              'add_latency', add_latency,...\n              'mult_latency',"
" mult_latency,...\n              'bram_latency', bram_latency,...\n          "
"    'use_bram',use_bram,...\n              'quantization',quantization,...\n "
"             'overflow',overflow);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10|[0 1 2 3]|7|18|4|6|4|1|Truncat"
"e|Wrap"
		    MaskTabNameString	    ",,,,,,,,,"
		    System {
		    Name		    "butterfly_direct"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag27"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag28"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"            0.70711-0.70711i        -0.70711-0.70711i    ]"
		    StepPeriod		    "7"
		    BitWidth		    "18"
		    add_latency		    "4"
		    mult_latency	    "6"
		    bram_latency	    "4"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    BlockChoice		    "twiddle_general_3mult"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_general_3mult"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_general_3mult"
		    SourceType		    ""
		    ShowPortLabels	    on
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"            0.70711-0.70711i        -0.70711-0.70711i    ]"
		    StepPeriod		    "7"
		    BitWidth		    "18"
		    add_latency		    "4"
		    mult_latency	    "6"
		    bram_latency	    "4"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [340, 25, 385, 65]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_bram"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_b"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_f"
		    Ports		    [1, 1]
		    Position		    [130, 130, 175, 170]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_bram"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_f"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [340, 189, 380, 231]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize - FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [595, 23, 625, 37]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [595, 58, 625, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [700, 88, 730, 102]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [570, 148, 600, 162]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    4
		    Points		    [10, 0; 0, 50]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    3
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [20, 0; 0, -125]
		    DstBlock		    "butterfly_direct"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "delay_f"
		    DstPort		    1
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_f"
		    SrcPort		    1
		    Points		    [0, -5; 50, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [115, 0; 0, -80]
		    DstBlock		    "butterfly_direct"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "of_in"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "fft_stage_4"
		  Ports			  [5, 4]
		  Position		  [440, 27, 535, 113]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "FFTSize=10, FFTStage=4, BitWidth=18"
		  AncestorBlock		  "casper_library/FFTs/fft_stage_n"
		  UserDataPersistent	  on
		  UserData		  "DataTag29"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "fft_stage_n"
		  MaskPromptString	  "Size of FFT: (2^? pnts)|Stage of FF"
"T:|Output Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|Max"
"imum Coefficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add Lat"
"ency|Mult Latency|BRAM Latency"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup"
"(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wr"
"ap|Saturate|Error),edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "||||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,,"
		  MaskVariables		  "FFTSize=@1;FFTStage=@2;BitWidth=@3;"
"use_bram=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_laten"
"cy=@9;mult_latency=@10;bram_latency=@11;"
		  MaskInitialization	  "fft_stage_n_init(gcb,...\n    'FFTS"
"ize', FFTSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,..."
"\n    'use_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoeff"
"Num', MaxCoeffNum,...\n    'quantization', quantization,...\n    'overflow', "
"overflow,...\n    'add_latency', add_latency,...\n    'mult_latency', mult_la"
"tency,...\n    'bram_latency', bram_latency);\n    "
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "10|4|18|1|0|11|Truncate|Wrap|4|6|4"
		  MaskTabNameString	  ",,,,,,,,,,"
		  System {
		    Name		    "fft_stage_4"
		    Location		    [70, 104, 851, 425]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    Position		    [140, 38, 170, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    Position		    [80, 143, 110, 157]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "of_in"
		    Position		    [595, 98, 625, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [365, 283, 395, 297]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 80, 115, 120]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize-FFTStage+1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [175, 190, 215, 230]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [640, 73, 685, 117]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    on
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [250, 112, 275, 178]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [255, 12, 280, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [401, 225, 429, 270]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-(FFTStage - 1)"
		    base1		    "MSB of Input"
		    bit0		    "FFTStage - 1"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [135, 85, 170, 115]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "butterfly_direct"
		    Ports		    [4, 4]
		    Position		    [430, 33, 530, 117]
		    AttributesFormatString  "FFTSize=10, Coeffs=[0  1  2  3  4"
"  5  6  7],\n StepPeriod=6, BitWidth=18"
		    AncestorBlock	    "casper_library/FFTs/butterfly_dir"
"ect"
		    UserDataPersistent	    on
		    UserData		    "DataTag30"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "butterfly_direct"
		    MaskPromptString	    "Size of FFT: (2^?)|Coefficients: "
"(0 to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add La"
"tency|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behav"
"ior|Overflow Behavior"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,edi"
"t,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Value"
"s)),popup(Wrap|Saturate|Error)"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "|||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;Coeffs=@2;StepPeriod=@"
"3;BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quan"
"tization=&9;overflow=&10;"
		    MaskInitialization	    "butterfly_direct_init(gcb,...\n  "
"            'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n     "
"         'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,..."
"\n              'add_latency', add_latency,...\n              'mult_latency',"
" mult_latency,...\n              'bram_latency', bram_latency,...\n          "
"    'use_bram',use_bram,...\n              'quantization',quantization,...\n "
"             'overflow',overflow);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10|[0 1 2 3 4 5 6 7]|6|18|4|6|4|1"
"|Truncate|Wrap"
		    MaskTabNameString	    ",,,,,,,,,"
		    System {
		    Name		    "butterfly_direct"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag31"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag32"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"            0.70711-0.70711i        -0.70711-0.70711i         0.92388-0.38268"
"i        -0.38268-0.92388i         0.38268-0.92388i        -0.92388-0.38268i "
"   ]"
		    StepPeriod		    "6"
		    BitWidth		    "18"
		    add_latency		    "4"
		    mult_latency	    "6"
		    bram_latency	    "4"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    BlockChoice		    "twiddle_general_3mult"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_general_3mult"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_general_3mult"
		    SourceType		    ""
		    ShowPortLabels	    on
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"            0.70711-0.70711i        -0.70711-0.70711i         0.92388-0.38268"
"i        -0.38268-0.92388i         0.38268-0.92388i        -0.92388-0.38268i "
"   ]"
		    StepPeriod		    "6"
		    BitWidth		    "18"
		    add_latency		    "4"
		    mult_latency	    "6"
		    bram_latency	    "4"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [340, 25, 385, 65]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_bram"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_b"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_f"
		    Ports		    [1, 1]
		    Position		    [130, 130, 175, 170]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_bram"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_f"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [340, 189, 380, 231]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize - FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [595, 23, 625, 37]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [595, 58, 625, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [700, 88, 730, 102]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [570, 148, 600, 162]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    4
		    Points		    [10, 0; 0, 50]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    3
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [20, 0; 0, -125]
		    DstBlock		    "butterfly_direct"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "delay_f"
		    DstPort		    1
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_f"
		    SrcPort		    1
		    Points		    [0, -5; 50, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [115, 0; 0, -80]
		    DstBlock		    "butterfly_direct"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "of_in"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "fft_stage_5"
		  Ports			  [5, 4]
		  Position		  [550, 27, 645, 113]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "FFTSize=10, FFTStage=5, BitWidth=18"
		  AncestorBlock		  "casper_library/FFTs/fft_stage_n"
		  UserDataPersistent	  on
		  UserData		  "DataTag33"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "fft_stage_n"
		  MaskPromptString	  "Size of FFT: (2^? pnts)|Stage of FF"
"T:|Output Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|Max"
"imum Coefficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add Lat"
"ency|Mult Latency|BRAM Latency"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup"
"(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wr"
"ap|Saturate|Error),edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "||||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,,"
		  MaskVariables		  "FFTSize=@1;FFTStage=@2;BitWidth=@3;"
"use_bram=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_laten"
"cy=@9;mult_latency=@10;bram_latency=@11;"
		  MaskInitialization	  "fft_stage_n_init(gcb,...\n    'FFTS"
"ize', FFTSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,..."
"\n    'use_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoeff"
"Num', MaxCoeffNum,...\n    'quantization', quantization,...\n    'overflow', "
"overflow,...\n    'add_latency', add_latency,...\n    'mult_latency', mult_la"
"tency,...\n    'bram_latency', bram_latency);\n    "
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "10|5|18|0|0|11|Truncate|Wrap|4|6|4"
		  MaskTabNameString	  ",,,,,,,,,,"
		  System {
		    Name		    "fft_stage_5"
		    Location		    [70, 104, 851, 425]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    Position		    [140, 38, 170, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    Position		    [80, 143, 110, 157]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "of_in"
		    Position		    [595, 98, 625, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [365, 283, 395, 297]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 80, 115, 120]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize-FFTStage+1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [175, 190, 215, 230]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [640, 73, 685, 117]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    on
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [250, 112, 275, 178]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [255, 12, 280, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [401, 225, 429, 270]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-(FFTStage - 1)"
		    base1		    "MSB of Input"
		    bit0		    "FFTStage - 1"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [135, 85, 170, 115]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "butterfly_direct"
		    Ports		    [4, 4]
		    Position		    [430, 33, 530, 117]
		    AttributesFormatString  "FFTSize=10, Coeffs=[0   1   2   3"
"   4   5   6   7   8   9  10  11  12  13  14  15],\n StepPeriod=5, BitWidth=1"
"8"
		    AncestorBlock	    "casper_library/FFTs/butterfly_dir"
"ect"
		    UserDataPersistent	    on
		    UserData		    "DataTag34"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "butterfly_direct"
		    MaskPromptString	    "Size of FFT: (2^?)|Coefficients: "
"(0 to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add La"
"tency|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behav"
"ior|Overflow Behavior"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,edi"
"t,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Value"
"s)),popup(Wrap|Saturate|Error)"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "|||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;Coeffs=@2;StepPeriod=@"
"3;BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quan"
"tization=&9;overflow=&10;"
		    MaskInitialization	    "butterfly_direct_init(gcb,...\n  "
"            'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n     "
"         'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,..."
"\n              'add_latency', add_latency,...\n              'mult_latency',"
" mult_latency,...\n              'bram_latency', bram_latency,...\n          "
"    'use_bram',use_bram,...\n              'quantization',quantization,...\n "
"             'overflow',overflow);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10|[0 1 2 3 4 5 6 7 8 9 10 11 12 "
"13 14 15]|5|18|4|6|4|0|Truncate|Wrap"
		    MaskTabNameString	    ",,,,,,,,,"
		    System {
		    Name		    "butterfly_direct"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag35"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag36"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"            0.70711-0.70711i        -0.70711-0.70711i         0.92388-0.38268"
"i        -0.38268-0.92388i         0.38268-0.92388i        -0.92388-0.38268i "
"        0.98079-0.19509i        -0.19509-0.98079i         0.55557-0.83147i   "
"     -0.83147-0.55557i         0.83147-0.55557i        -0.55557-0.83147i     "
"    0.19509-0.98079i        -0.98079-0.19509i    ]"
		    StepPeriod		    "5"
		    BitWidth		    "18"
		    add_latency		    "4"
		    mult_latency	    "6"
		    bram_latency	    "4"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    BlockChoice		    "twiddle_general_3mult"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_general_3mult"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_general_3mult"
		    SourceType		    ""
		    ShowPortLabels	    on
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"            0.70711-0.70711i        -0.70711-0.70711i         0.92388-0.38268"
"i        -0.38268-0.92388i         0.38268-0.92388i        -0.92388-0.38268i "
"        0.98079-0.19509i        -0.19509-0.98079i         0.55557-0.83147i   "
"     -0.83147-0.55557i         0.83147-0.55557i        -0.55557-0.83147i     "
"    0.19509-0.98079i        -0.98079-0.19509i    ]"
		    StepPeriod		    "5"
		    BitWidth		    "18"
		    add_latency		    "4"
		    mult_latency	    "6"
		    bram_latency	    "4"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [340, 25, 385, 65]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_b"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_f"
		    Ports		    [1, 1]
		    Position		    [130, 130, 175, 170]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_f"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [340, 189, 380, 231]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize - FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [595, 23, 625, 37]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [595, 58, 625, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [700, 88, 730, 102]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [570, 148, 600, 162]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    4
		    Points		    [10, 0; 0, 50]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    3
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [20, 0; 0, -125]
		    DstBlock		    "butterfly_direct"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "delay_f"
		    DstPort		    1
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_f"
		    SrcPort		    1
		    Points		    [0, -5; 50, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [115, 0; 0, -80]
		    DstBlock		    "butterfly_direct"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "of_in"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "fft_stage_6"
		  Ports			  [5, 4]
		  Position		  [660, 27, 755, 113]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "FFTSize=10, FFTStage=6, BitWidth=18"
		  AncestorBlock		  "casper_library/FFTs/fft_stage_n"
		  UserDataPersistent	  on
		  UserData		  "DataTag37"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "fft_stage_n"
		  MaskPromptString	  "Size of FFT: (2^? pnts)|Stage of FF"
"T:|Output Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|Max"
"imum Coefficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add Lat"
"ency|Mult Latency|BRAM Latency"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup"
"(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wr"
"ap|Saturate|Error),edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "||||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,,"
		  MaskVariables		  "FFTSize=@1;FFTStage=@2;BitWidth=@3;"
"use_bram=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_laten"
"cy=@9;mult_latency=@10;bram_latency=@11;"
		  MaskInitialization	  "fft_stage_n_init(gcb,...\n    'FFTS"
"ize', FFTSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,..."
"\n    'use_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoeff"
"Num', MaxCoeffNum,...\n    'quantization', quantization,...\n    'overflow', "
"overflow,...\n    'add_latency', add_latency,...\n    'mult_latency', mult_la"
"tency,...\n    'bram_latency', bram_latency);\n    "
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "10|6|18|0|0|11|Truncate|Wrap|4|6|4"
		  MaskTabNameString	  ",,,,,,,,,,"
		  System {
		    Name		    "fft_stage_6"
		    Location		    [70, 104, 851, 425]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    Position		    [140, 38, 170, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    Position		    [80, 143, 110, 157]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "of_in"
		    Position		    [595, 98, 625, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [365, 283, 395, 297]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 80, 115, 120]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize-FFTStage+1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [175, 190, 215, 230]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [640, 73, 685, 117]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    on
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [250, 112, 275, 178]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [255, 12, 280, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [401, 225, 429, 270]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-(FFTStage - 1)"
		    base1		    "MSB of Input"
		    bit0		    "FFTStage - 1"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [135, 85, 170, 115]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "butterfly_direct"
		    Ports		    [4, 4]
		    Position		    [430, 33, 530, 117]
		    AttributesFormatString  "FFTSize=10, Coeffs=[0   1   2   3"
"   4   5   6   7   8   9  10  11  12  13  14  15  16  17  18  19  20  21  22 "
" 23  24  25  26  27  28  29  30  31],\n StepPeriod=4, BitWidth=18"
		    AncestorBlock	    "casper_library/FFTs/butterfly_dir"
"ect"
		    UserDataPersistent	    on
		    UserData		    "DataTag38"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "butterfly_direct"
		    MaskPromptString	    "Size of FFT: (2^?)|Coefficients: "
"(0 to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add La"
"tency|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behav"
"ior|Overflow Behavior"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,edi"
"t,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Value"
"s)),popup(Wrap|Saturate|Error)"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "|||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;Coeffs=@2;StepPeriod=@"
"3;BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quan"
"tization=&9;overflow=&10;"
		    MaskInitialization	    "butterfly_direct_init(gcb,...\n  "
"            'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n     "
"         'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,..."
"\n              'add_latency', add_latency,...\n              'mult_latency',"
" mult_latency,...\n              'bram_latency', bram_latency,...\n          "
"    'use_bram',use_bram,...\n              'quantization',quantization,...\n "
"             'overflow',overflow);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10|[0 1 2 3 4 5 6 7 8 9 10 11 12 "
"13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31]|4|18|4|6|4|0|Trunca"
"te|Wrap"
		    MaskTabNameString	    ",,,,,,,,,"
		    System {
		    Name		    "butterfly_direct"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag39"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag40"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"            0.70711-0.70711i        -0.70711-0.70711i         0.92388-0.38268"
"i        -0.38268-0.92388i         0.38268-0.92388i        -0.92388-0.38268i "
"        0.98079-0.19509i        -0.19509-0.98079i         0.55557-0.83147i   "
"     -0.83147-0.55557i         0.83147-0.55557i        -0.55557-0.83147i     "
"    0.19509-0.98079i        -0.98079-0.19509i         0.99518-0.098017i      "
"-0.098017-0.99518i         0.63439-0.77301i        -0.77301-0.63439i         "
"0.88192-0.4714i          -0.4714-0.88192i         0.29028-0.95694i        -0."
"95694-0.29028i         0.95694-0.29028i        -0.29028-0.95694i          0.4"
"714-0.88192i        -0.88192-0.4714i          0.77301-0.63439i        -0.6343"
"9-0.77301i        0.098017-0.99518i        -0.99518-0.098017i   ]"
		    StepPeriod		    "4"
		    BitWidth		    "18"
		    add_latency		    "4"
		    mult_latency	    "6"
		    bram_latency	    "4"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    BlockChoice		    "twiddle_general_3mult"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_general_3mult"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_general_3mult"
		    SourceType		    ""
		    ShowPortLabels	    on
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"            0.70711-0.70711i        -0.70711-0.70711i         0.92388-0.38268"
"i        -0.38268-0.92388i         0.38268-0.92388i        -0.92388-0.38268i "
"        0.98079-0.19509i        -0.19509-0.98079i         0.55557-0.83147i   "
"     -0.83147-0.55557i         0.83147-0.55557i        -0.55557-0.83147i     "
"    0.19509-0.98079i        -0.98079-0.19509i         0.99518-0.098017i      "
"-0.098017-0.99518i         0.63439-0.77301i        -0.77301-0.63439i         "
"0.88192-0.4714i          -0.4714-0.88192i         0.29028-0.95694i        -0."
"95694-0.29028i         0.95694-0.29028i        -0.29028-0.95694i          0.4"
"714-0.88192i        -0.88192-0.4714i          0.77301-0.63439i        -0.6343"
"9-0.77301i        0.098017-0.99518i        -0.99518-0.098017i   ]"
		    StepPeriod		    "4"
		    BitWidth		    "18"
		    add_latency		    "4"
		    mult_latency	    "6"
		    bram_latency	    "4"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [340, 25, 385, 65]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_b"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_f"
		    Ports		    [1, 1]
		    Position		    [130, 130, 175, 170]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_f"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [340, 189, 380, 231]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize - FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [595, 23, 625, 37]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [595, 58, 625, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [700, 88, 730, 102]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [570, 148, 600, 162]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    4
		    Points		    [10, 0; 0, 50]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    3
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [20, 0; 0, -125]
		    DstBlock		    "butterfly_direct"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "delay_f"
		    DstPort		    1
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_f"
		    SrcPort		    1
		    Points		    [0, -5; 50, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [115, 0; 0, -80]
		    DstBlock		    "butterfly_direct"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "of_in"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "fft_stage_7"
		  Ports			  [5, 4]
		  Position		  [770, 27, 865, 113]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "FFTSize=10, FFTStage=7, BitWidth=18"
		  AncestorBlock		  "casper_library/FFTs/fft_stage_n"
		  UserDataPersistent	  on
		  UserData		  "DataTag41"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "fft_stage_n"
		  MaskPromptString	  "Size of FFT: (2^? pnts)|Stage of FF"
"T:|Output Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|Max"
"imum Coefficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add Lat"
"ency|Mult Latency|BRAM Latency"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup"
"(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wr"
"ap|Saturate|Error),edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "||||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,,"
		  MaskVariables		  "FFTSize=@1;FFTStage=@2;BitWidth=@3;"
"use_bram=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_laten"
"cy=@9;mult_latency=@10;bram_latency=@11;"
		  MaskInitialization	  "fft_stage_n_init(gcb,...\n    'FFTS"
"ize', FFTSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,..."
"\n    'use_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoeff"
"Num', MaxCoeffNum,...\n    'quantization', quantization,...\n    'overflow', "
"overflow,...\n    'add_latency', add_latency,...\n    'mult_latency', mult_la"
"tency,...\n    'bram_latency', bram_latency);\n    "
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "10|7|18|0|0|11|Truncate|Wrap|4|6|4"
		  MaskTabNameString	  ",,,,,,,,,,"
		  System {
		    Name		    "fft_stage_7"
		    Location		    [70, 104, 851, 425]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    Position		    [140, 38, 170, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    Position		    [80, 143, 110, 157]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "of_in"
		    Position		    [595, 98, 625, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [365, 283, 395, 297]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 80, 115, 120]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize-FFTStage+1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [175, 190, 215, 230]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [640, 73, 685, 117]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    on
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [250, 112, 275, 178]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [255, 12, 280, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [401, 225, 429, 270]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-(FFTStage - 1)"
		    base1		    "MSB of Input"
		    bit0		    "FFTStage - 1"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [135, 85, 170, 115]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "butterfly_direct"
		    Ports		    [4, 4]
		    Position		    [430, 33, 530, 117]
		    AttributesFormatString  "FFTSize=10, Coeffs=[0   1   2   3"
"   4   5   6   7   8   9  10  11  12  13  14  15  16  17  18  19  20  21  22 "
" 23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  "
"42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  6"
"1  62  63],\n StepPeriod=3, BitWidth=18"
		    AncestorBlock	    "casper_library/FFTs/butterfly_dir"
"ect"
		    UserDataPersistent	    on
		    UserData		    "DataTag42"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "butterfly_direct"
		    MaskPromptString	    "Size of FFT: (2^?)|Coefficients: "
"(0 to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add La"
"tency|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behav"
"ior|Overflow Behavior"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,edi"
"t,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Value"
"s)),popup(Wrap|Saturate|Error)"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "|||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;Coeffs=@2;StepPeriod=@"
"3;BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quan"
"tization=&9;overflow=&10;"
		    MaskInitialization	    "butterfly_direct_init(gcb,...\n  "
"            'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n     "
"         'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,..."
"\n              'add_latency', add_latency,...\n              'mult_latency',"
" mult_latency,...\n              'bram_latency', bram_latency,...\n          "
"    'use_bram',use_bram,...\n              'quantization',quantization,...\n "
"             'overflow',overflow);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10|[0 1 2 3 4 5 6 7 8 9 10 11 12 "
"13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38"
" 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63]|"
"3|18|4|6|4|0|Truncate|Wrap"
		    MaskTabNameString	    ",,,,,,,,,"
		    System {
		    Name		    "butterfly_direct"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag43"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag44"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"            0.70711-0.70711i        -0.70711-0.70711i         0.92388-0.38268"
"i        -0.38268-0.92388i         0.38268-0.92388i        -0.92388-0.38268i "
"        0.98079-0.19509i        -0.19509-0.98079i         0.55557-0.83147i   "
"     -0.83147-0.55557i         0.83147-0.55557i        -0.55557-0.83147i     "
"    0.19509-0.98079i        -0.98079-0.19509i         0.99518-0.098017i      "
"-0.098017-0.99518i         0.63439-0.77301i        -0.77301-0.63439i         "
"0.88192-0.4714i          -0.4714-0.88192i         0.29028-0.95694i        -0."
"95694-0.29028i         0.95694-0.29028i        -0.29028-0.95694i          0.4"
"714-0.88192i        -0.88192-0.4714i          0.77301-0.63439i        -0.6343"
"9-0.77301i        0.098017-0.99518i        -0.99518-0.098017i         0.9988-"
"0.049068i      -0.049068-0.9988i          0.67156-0.74095i        -0.74095-0."
"67156i         0.90399-0.42756i        -0.42756-0.90399i         0.33689-0.94"
"154i        -0.94154-0.33689i         0.97003-0.24298i        -0.24298-0.9700"
"3i          0.5141-0.85773i        -0.85773-0.5141i          0.80321-0.5957i "
"         -0.5957-0.80321i         0.14673-0.98918i        -0.98918-0.14673i  "
"       0.98918-0.14673i        -0.14673-0.98918i          0.5957-0.80321i    "
"    -0.80321-0.5957i          0.85773-0.5141i          -0.5141-0.85773i      "
"   0.24298-0.97003i        -0.97003-0.24298i         0.94154-0.33689i        "
"-0.33689-0.94154i         0.42756-0.90399i        -0.90399-0.42756i         0"
".74095-0.67156i        -0.67156-0.74095i        0.049068-0.9988i          -0."
"9988-0.049068i   ]"
		    StepPeriod		    "3"
		    BitWidth		    "18"
		    add_latency		    "4"
		    mult_latency	    "6"
		    bram_latency	    "4"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    BlockChoice		    "twiddle_general_3mult"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_general_3mult"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_general_3mult"
		    SourceType		    ""
		    ShowPortLabels	    on
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"            0.70711-0.70711i        -0.70711-0.70711i         0.92388-0.38268"
"i        -0.38268-0.92388i         0.38268-0.92388i        -0.92388-0.38268i "
"        0.98079-0.19509i        -0.19509-0.98079i         0.55557-0.83147i   "
"     -0.83147-0.55557i         0.83147-0.55557i        -0.55557-0.83147i     "
"    0.19509-0.98079i        -0.98079-0.19509i         0.99518-0.098017i      "
"-0.098017-0.99518i         0.63439-0.77301i        -0.77301-0.63439i         "
"0.88192-0.4714i          -0.4714-0.88192i         0.29028-0.95694i        -0."
"95694-0.29028i         0.95694-0.29028i        -0.29028-0.95694i          0.4"
"714-0.88192i        -0.88192-0.4714i          0.77301-0.63439i        -0.6343"
"9-0.77301i        0.098017-0.99518i        -0.99518-0.098017i         0.9988-"
"0.049068i      -0.049068-0.9988i          0.67156-0.74095i        -0.74095-0."
"67156i         0.90399-0.42756i        -0.42756-0.90399i         0.33689-0.94"
"154i        -0.94154-0.33689i         0.97003-0.24298i        -0.24298-0.9700"
"3i          0.5141-0.85773i        -0.85773-0.5141i          0.80321-0.5957i "
"         -0.5957-0.80321i         0.14673-0.98918i        -0.98918-0.14673i  "
"       0.98918-0.14673i        -0.14673-0.98918i          0.5957-0.80321i    "
"    -0.80321-0.5957i          0.85773-0.5141i          -0.5141-0.85773i      "
"   0.24298-0.97003i        -0.97003-0.24298i         0.94154-0.33689i        "
"-0.33689-0.94154i         0.42756-0.90399i        -0.90399-0.42756i         0"
".74095-0.67156i        -0.67156-0.74095i        0.049068-0.9988i          -0."
"9988-0.049068i   ]"
		    StepPeriod		    "3"
		    BitWidth		    "18"
		    add_latency		    "4"
		    mult_latency	    "6"
		    bram_latency	    "4"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [340, 25, 385, 65]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_b"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_f"
		    Ports		    [1, 1]
		    Position		    [130, 130, 175, 170]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_f"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [340, 189, 380, 231]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize - FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [595, 23, 625, 37]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [595, 58, 625, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [700, 88, 730, 102]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [570, 148, 600, 162]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    4
		    Points		    [10, 0; 0, 50]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    3
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [20, 0; 0, -125]
		    DstBlock		    "butterfly_direct"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "delay_f"
		    DstPort		    1
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_f"
		    SrcPort		    1
		    Points		    [0, -5; 50, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [115, 0; 0, -80]
		    DstBlock		    "butterfly_direct"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "of_in"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "fft_stage_8"
		  Ports			  [5, 4]
		  Position		  [880, 27, 975, 113]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "FFTSize=10, FFTStage=8, BitWidth=18"
		  AncestorBlock		  "casper_library/FFTs/fft_stage_n"
		  UserDataPersistent	  on
		  UserData		  "DataTag45"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "fft_stage_n"
		  MaskPromptString	  "Size of FFT: (2^? pnts)|Stage of FF"
"T:|Output Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|Max"
"imum Coefficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add Lat"
"ency|Mult Latency|BRAM Latency"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup"
"(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wr"
"ap|Saturate|Error),edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "||||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,,"
		  MaskVariables		  "FFTSize=@1;FFTStage=@2;BitWidth=@3;"
"use_bram=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_laten"
"cy=@9;mult_latency=@10;bram_latency=@11;"
		  MaskInitialization	  "fft_stage_n_init(gcb,...\n    'FFTS"
"ize', FFTSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,..."
"\n    'use_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoeff"
"Num', MaxCoeffNum,...\n    'quantization', quantization,...\n    'overflow', "
"overflow,...\n    'add_latency', add_latency,...\n    'mult_latency', mult_la"
"tency,...\n    'bram_latency', bram_latency);\n    "
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "10|8|18|0|1|11|Truncate|Wrap|4|6|4"
		  MaskTabNameString	  ",,,,,,,,,,"
		  System {
		    Name		    "fft_stage_8"
		    Location		    [70, 104, 851, 425]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    Position		    [140, 38, 170, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    Position		    [80, 143, 110, 157]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "of_in"
		    Position		    [595, 98, 625, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [365, 283, 395, 297]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 80, 115, 120]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize-FFTStage+1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [175, 190, 215, 230]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [640, 73, 685, 117]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    on
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [250, 112, 275, 178]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [255, 12, 280, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [401, 225, 429, 270]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-(FFTStage - 1)"
		    base1		    "MSB of Input"
		    bit0		    "FFTStage - 1"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [135, 85, 170, 115]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "butterfly_direct"
		    Ports		    [4, 4]
		    Position		    [430, 33, 530, 117]
		    AttributesFormatString  "FFTSize=10, Coeffs=[0    1    2  "
"  3    4    5    6    7    8    9   10   11   12   13   14   15   16   17   1"
"8   19   20   21   22   23   24   25   26   27   28   29   30   31   32   33 "
"  34   35   36   37   38   39   40   41   42   43   44   45   46   47   48   "
"49   50   51   52   53   54   55   56   57   58   59   60   61   62   63   64"
"   65   66   67   68   69   70   71   72   73   74   75   76   77   78   79  "
" 80   81   82   83   84   85   86   87   88   89   90   91   92   93   94   9"
"5   96   97   98   99  100  101  102  103  104  105  106  107  108  109  110 "
" 111  112  113  114  115  116  117  118  119  120  121  122  123  124  125  1"
"26  127],\n StepPeriod=2, BitWidth=18"
		    AncestorBlock	    "casper_library/FFTs/butterfly_dir"
"ect"
		    UserDataPersistent	    on
		    UserData		    "DataTag46"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "butterfly_direct"
		    MaskPromptString	    "Size of FFT: (2^?)|Coefficients: "
"(0 to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add La"
"tency|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behav"
"ior|Overflow Behavior"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,edi"
"t,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Value"
"s)),popup(Wrap|Saturate|Error)"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "|||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;Coeffs=@2;StepPeriod=@"
"3;BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quan"
"tization=&9;overflow=&10;"
		    MaskInitialization	    "butterfly_direct_init(gcb,...\n  "
"            'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n     "
"         'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,..."
"\n              'add_latency', add_latency,...\n              'mult_latency',"
" mult_latency,...\n              'bram_latency', bram_latency,...\n          "
"    'use_bram',use_bram,...\n              'quantization',quantization,...\n "
"             'overflow',overflow);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10|[0 1 2 3 4 5 6 7 8 9 10 11 12 "
"13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38"
" 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 6"
"4 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 "
"90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111"
" 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127]|2|18|4|6|4|"
"0|Truncate|Wrap"
		    MaskTabNameString	    ",,,,,,,,,"
		    System {
		    Name		    "butterfly_direct"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag47"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag48"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"            0.70711-0.70711i        -0.70711-0.70711i         0.92388-0.38268"
"i        -0.38268-0.92388i         0.38268-0.92388i        -0.92388-0.38268i "
"        0.98079-0.19509i        -0.19509-0.98079i         0.55557-0.83147i   "
"     -0.83147-0.55557i         0.83147-0.55557i        -0.55557-0.83147i     "
"    0.19509-0.98079i        -0.98079-0.19509i         0.99518-0.098017i      "
"-0.098017-0.99518i         0.63439-0.77301i        -0.77301-0.63439i         "
"0.88192-0.4714i          -0.4714-0.88192i         0.29028-0.95694i        -0."
"95694-0.29028i         0.95694-0.29028i        -0.29028-0.95694i          0.4"
"714-0.88192i        -0.88192-0.4714i          0.77301-0.63439i        -0.6343"
"9-0.77301i        0.098017-0.99518i        -0.99518-0.098017i         0.9988-"
"0.049068i      -0.049068-0.9988i          0.67156-0.74095i        -0.74095-0."
"67156i         0.90399-0.42756i        -0.42756-0.90399i         0.33689-0.94"
"154i        -0.94154-0.33689i         0.97003-0.24298i        -0.24298-0.9700"
"3i          0.5141-0.85773i        -0.85773-0.5141i          0.80321-0.5957i "
"         -0.5957-0.80321i         0.14673-0.98918i        -0.98918-0.14673i  "
"       0.98918-0.14673i        -0.14673-0.98918i          0.5957-0.80321i    "
"    -0.80321-0.5957i          0.85773-0.5141i          -0.5141-0.85773i      "
"   0.24298-0.97003i        -0.97003-0.24298i         0.94154-0.33689i        "
"-0.33689-0.94154i         0.42756-0.90399i        -0.90399-0.42756i         0"
".74095-0.67156i        -0.67156-0.74095i        0.049068-0.9988i          -0."
"9988-0.049068i         0.9997-0.024541i      -0.024541-0.9997i          0.689"
"54-0.72425i        -0.72425-0.68954i         0.91421-0.40524i        -0.40524"
"-0.91421i          0.3599-0.93299i        -0.93299-0.3599i           0.9757-0"
".2191i          -0.2191-0.9757i            0.535-0.84485i        -0.84485-0.5"
"35i           0.81758-0.57581i        -0.57581-0.81758i         0.17096-0.985"
"28i        -0.98528-0.17096i         0.99248-0.12241i        -0.12241-0.99248"
"i         0.61523-0.78835i        -0.78835-0.61523i         0.87009-0.4929i  "
"        -0.4929-0.87009i         0.26671-0.96378i        -0.96378-0.26671i   "
"      0.94953-0.31368i        -0.31368-0.94953i         0.44961-0.89322i     "
"   -0.89322-0.44961i         0.75721-0.65317i        -0.65317-0.75721i       "
" 0.073565-0.99729i        -0.99729-0.073565i        0.99729-0.073565i      -0"
".073565-0.99729i         0.65317-0.75721i        -0.75721-0.65317i         0."
"89322-0.44961i        -0.44961-0.89322i         0.31368-0.94953i        -0.94"
"953-0.31368i         0.96378-0.26671i        -0.26671-0.96378i          0.492"
"9-0.87009i        -0.87009-0.4929i          0.78835-0.61523i        -0.61523-"
"0.78835i         0.12241-0.99248i        -0.99248-0.12241i         0.98528-0."
"17096i        -0.17096-0.98528i         0.57581-0.81758i        -0.81758-0.57"
"581i         0.84485-0.535i            -0.535-0.84485i          0.2191-0.9757"
"i          -0.9757-0.2191i          0.93299-0.3599i          -0.3599-0.93299i"
"         0.40524-0.91421i        -0.91421-0.40524i         0.72425-0.68954i  "
"      -0.68954-0.72425i        0.024541-0.9997i          -0.9997-0.024541i   "
"]"
		    StepPeriod		    "2"
		    BitWidth		    "18"
		    add_latency		    "4"
		    mult_latency	    "6"
		    bram_latency	    "4"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    BlockChoice		    "twiddle_general_3mult"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_general_3mult"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_general_3mult"
		    SourceType		    ""
		    ShowPortLabels	    on
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"            0.70711-0.70711i        -0.70711-0.70711i         0.92388-0.38268"
"i        -0.38268-0.92388i         0.38268-0.92388i        -0.92388-0.38268i "
"        0.98079-0.19509i        -0.19509-0.98079i         0.55557-0.83147i   "
"     -0.83147-0.55557i         0.83147-0.55557i        -0.55557-0.83147i     "
"    0.19509-0.98079i        -0.98079-0.19509i         0.99518-0.098017i      "
"-0.098017-0.99518i         0.63439-0.77301i        -0.77301-0.63439i         "
"0.88192-0.4714i          -0.4714-0.88192i         0.29028-0.95694i        -0."
"95694-0.29028i         0.95694-0.29028i        -0.29028-0.95694i          0.4"
"714-0.88192i        -0.88192-0.4714i          0.77301-0.63439i        -0.6343"
"9-0.77301i        0.098017-0.99518i        -0.99518-0.098017i         0.9988-"
"0.049068i      -0.049068-0.9988i          0.67156-0.74095i        -0.74095-0."
"67156i         0.90399-0.42756i        -0.42756-0.90399i         0.33689-0.94"
"154i        -0.94154-0.33689i         0.97003-0.24298i        -0.24298-0.9700"
"3i          0.5141-0.85773i        -0.85773-0.5141i          0.80321-0.5957i "
"         -0.5957-0.80321i         0.14673-0.98918i        -0.98918-0.14673i  "
"       0.98918-0.14673i        -0.14673-0.98918i          0.5957-0.80321i    "
"    -0.80321-0.5957i          0.85773-0.5141i          -0.5141-0.85773i      "
"   0.24298-0.97003i        -0.97003-0.24298i         0.94154-0.33689i        "
"-0.33689-0.94154i         0.42756-0.90399i        -0.90399-0.42756i         0"
".74095-0.67156i        -0.67156-0.74095i        0.049068-0.9988i          -0."
"9988-0.049068i         0.9997-0.024541i      -0.024541-0.9997i          0.689"
"54-0.72425i        -0.72425-0.68954i         0.91421-0.40524i        -0.40524"
"-0.91421i          0.3599-0.93299i        -0.93299-0.3599i           0.9757-0"
".2191i          -0.2191-0.9757i            0.535-0.84485i        -0.84485-0.5"
"35i           0.81758-0.57581i        -0.57581-0.81758i         0.17096-0.985"
"28i        -0.98528-0.17096i         0.99248-0.12241i        -0.12241-0.99248"
"i         0.61523-0.78835i        -0.78835-0.61523i         0.87009-0.4929i  "
"        -0.4929-0.87009i         0.26671-0.96378i        -0.96378-0.26671i   "
"      0.94953-0.31368i        -0.31368-0.94953i         0.44961-0.89322i     "
"   -0.89322-0.44961i         0.75721-0.65317i        -0.65317-0.75721i       "
" 0.073565-0.99729i        -0.99729-0.073565i        0.99729-0.073565i      -0"
".073565-0.99729i         0.65317-0.75721i        -0.75721-0.65317i         0."
"89322-0.44961i        -0.44961-0.89322i         0.31368-0.94953i        -0.94"
"953-0.31368i         0.96378-0.26671i        -0.26671-0.96378i          0.492"
"9-0.87009i        -0.87009-0.4929i          0.78835-0.61523i        -0.61523-"
"0.78835i         0.12241-0.99248i        -0.99248-0.12241i         0.98528-0."
"17096i        -0.17096-0.98528i         0.57581-0.81758i        -0.81758-0.57"
"581i         0.84485-0.535i            -0.535-0.84485i          0.2191-0.9757"
"i          -0.9757-0.2191i          0.93299-0.3599i          -0.3599-0.93299i"
"         0.40524-0.91421i        -0.91421-0.40524i         0.72425-0.68954i  "
"      -0.68954-0.72425i        0.024541-0.9997i          -0.9997-0.024541i   "
"]"
		    StepPeriod		    "2"
		    BitWidth		    "18"
		    add_latency		    "4"
		    mult_latency	    "6"
		    bram_latency	    "4"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [340, 25, 385, 65]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_b"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_f"
		    Ports		    [1, 1]
		    Position		    [130, 130, 175, 170]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_f"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [340, 189, 380, 231]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize - FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [595, 23, 625, 37]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [595, 58, 625, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [700, 88, 730, 102]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [570, 148, 600, 162]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    4
		    Points		    [10, 0; 0, 50]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    3
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [20, 0; 0, -125]
		    DstBlock		    "butterfly_direct"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "delay_f"
		    DstPort		    1
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_f"
		    SrcPort		    1
		    Points		    [0, -5; 50, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [115, 0; 0, -80]
		    DstBlock		    "butterfly_direct"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "of_in"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "fft_stage_9"
		  Ports			  [5, 4]
		  Position		  [990, 27, 1085, 113]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "FFTSize=10, FFTStage=9, BitWidth=18"
		  AncestorBlock		  "casper_library/FFTs/fft_stage_n"
		  UserDataPersistent	  on
		  UserData		  "DataTag49"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "fft_stage_n"
		  MaskPromptString	  "Size of FFT: (2^? pnts)|Stage of FF"
"T:|Output Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|Max"
"imum Coefficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add Lat"
"ency|Mult Latency|BRAM Latency"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup"
"(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wr"
"ap|Saturate|Error),edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "||||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,,"
		  MaskVariables		  "FFTSize=@1;FFTStage=@2;BitWidth=@3;"
"use_bram=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_laten"
"cy=@9;mult_latency=@10;bram_latency=@11;"
		  MaskInitialization	  "fft_stage_n_init(gcb,...\n    'FFTS"
"ize', FFTSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,..."
"\n    'use_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoeff"
"Num', MaxCoeffNum,...\n    'quantization', quantization,...\n    'overflow', "
"overflow,...\n    'add_latency', add_latency,...\n    'mult_latency', mult_la"
"tency,...\n    'bram_latency', bram_latency);\n    "
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "10|9|18|0|1|11|Truncate|Wrap|4|6|4"
		  MaskTabNameString	  ",,,,,,,,,,"
		  System {
		    Name		    "fft_stage_9"
		    Location		    [70, 104, 851, 409]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    Position		    [140, 38, 170, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    Position		    [80, 143, 110, 157]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "of_in"
		    Position		    [595, 98, 625, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [365, 283, 395, 297]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 80, 115, 120]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize-FFTStage+1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [175, 190, 215, 230]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [640, 73, 685, 117]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    on
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [250, 112, 275, 178]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [255, 12, 280, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [401, 225, 429, 270]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-(FFTStage - 1)"
		    base1		    "MSB of Input"
		    bit0		    "FFTStage - 1"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [135, 85, 170, 115]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "butterfly_direct"
		    Ports		    [4, 4]
		    Position		    [430, 33, 530, 117]
		    AttributesFormatString  "FFTSize=10, Coeffs=[0    1    2  "
"  3    4    5    6    7    8    9   10   11   12   13   14   15   16   17   1"
"8   19   20   21   22   23   24   25   26   27   28   29   30   31   32   33 "
"  34   35   36   37   38   39   40   41   42   43   44   45   46   47   48   "
"49   50   51   52   53   54   55   56   57   58   59   60   61   62   63   64"
"   65   66   67   68   69   70   71   72   73   74   75   76   77   78   79  "
" 80   81   82   83   84   85   86   87   88   89   90   91   92   93   94   9"
"5   96   97   98   99  100  101  102  103  104  105  106  107  108  109  110 "
" 111  112  113  114  115  116  117  118  119  120  121  122  123  124  125  1"
"26  127  128  129  130  131  132  133  134  135  136  137  138  139  140  141"
"  142  143  144  145  146  147  148  149  150  151  152  153  154  155  156  "
"157  158  159  160  161  162  163  164  165  166  167  168  169  170  171  17"
"2  173  174  175  176  177  178  179  180  181  182  183  184  185  186  187 "
" 188  189  190  191  192  193  194  195  196  197  198  199  200  201  202  2"
"03  204  205  206  207  208  209  210  211  212  213  214  215  216  217  218"
"  219  220  221  222  223  224  225  226  227  228  229  230  231  232  233  "
"234  235  236  237  238  239  240  241  242  243  244  245  246  247  248  24"
"9  250  251  252  253  254  255],\n StepPeriod=1, BitWidth=18"
		    AncestorBlock	    "casper_library/FFTs/butterfly_dir"
"ect"
		    UserDataPersistent	    on
		    UserData		    "DataTag50"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "butterfly_direct"
		    MaskPromptString	    "Size of FFT: (2^?)|Coefficients: "
"(0 to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add La"
"tency|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behav"
"ior|Overflow Behavior"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,edi"
"t,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Value"
"s)),popup(Wrap|Saturate|Error)"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "|||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;Coeffs=@2;StepPeriod=@"
"3;BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quan"
"tization=&9;overflow=&10;"
		    MaskInitialization	    "butterfly_direct_init(gcb,...\n  "
"            'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n     "
"         'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,..."
"\n              'add_latency', add_latency,...\n              'mult_latency',"
" mult_latency,...\n              'bram_latency', bram_latency,...\n          "
"    'use_bram',use_bram,...\n              'quantization',quantization,...\n "
"             'overflow',overflow);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10|[0 1 2 3 4 5 6 7 8 9 10 11 12 "
"13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38"
" 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 6"
"4 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 "
"90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111"
" 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 "
"131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 1"
"50 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 16"
"9 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188"
" 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 "
"208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 2"
"27 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 24"
"6 247 248 249 250 251 252 253 254 255]|1|18|4|6|4|0|Truncate|Wrap"
		    MaskTabNameString	    ",,,,,,,,,"
		    System {
		    Name		    "butterfly_direct"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag51"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag52"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"            0.70711-0.70711i        -0.70711-0.70711i         0.92388-0.38268"
"i        -0.38268-0.92388i         0.38268-0.92388i        -0.92388-0.38268i "
"        0.98079-0.19509i        -0.19509-0.98079i         0.55557-0.83147i   "
"     -0.83147-0.55557i         0.83147-0.55557i        -0.55557-0.83147i     "
"    0.19509-0.98079i        -0.98079-0.19509i         0.99518-0.098017i      "
"-0.098017-0.99518i         0.63439-0.77301i        -0.77301-0.63439i         "
"0.88192-0.4714i          -0.4714-0.88192i         0.29028-0.95694i        -0."
"95694-0.29028i         0.95694-0.29028i        -0.29028-0.95694i          0.4"
"714-0.88192i        -0.88192-0.4714i          0.77301-0.63439i        -0.6343"
"9-0.77301i        0.098017-0.99518i        -0.99518-0.098017i         0.9988-"
"0.049068i      -0.049068-0.9988i          0.67156-0.74095i        -0.74095-0."
"67156i         0.90399-0.42756i        -0.42756-0.90399i         0.33689-0.94"
"154i        -0.94154-0.33689i         0.97003-0.24298i        -0.24298-0.9700"
"3i          0.5141-0.85773i        -0.85773-0.5141i          0.80321-0.5957i "
"         -0.5957-0.80321i         0.14673-0.98918i        -0.98918-0.14673i  "
"       0.98918-0.14673i        -0.14673-0.98918i          0.5957-0.80321i    "
"    -0.80321-0.5957i          0.85773-0.5141i          -0.5141-0.85773i      "
"   0.24298-0.97003i        -0.97003-0.24298i         0.94154-0.33689i        "
"-0.33689-0.94154i         0.42756-0.90399i        -0.90399-0.42756i         0"
".74095-0.67156i        -0.67156-0.74095i        0.049068-0.9988i          -0."
"9988-0.049068i         0.9997-0.024541i      -0.024541-0.9997i          0.689"
"54-0.72425i        -0.72425-0.68954i         0.91421-0.40524i        -0.40524"
"-0.91421i          0.3599-0.93299i        -0.93299-0.3599i           0.9757-0"
".2191i          -0.2191-0.9757i            0.535-0.84485i        -0.84485-0.5"
"35i           0.81758-0.57581i        -0.57581-0.81758i         0.17096-0.985"
"28i        -0.98528-0.17096i         0.99248-0.12241i        -0.12241-0.99248"
"i         0.61523-0.78835i        -0.78835-0.61523i         0.87009-0.4929i  "
"        -0.4929-0.87009i         0.26671-0.96378i        -0.96378-0.26671i   "
"      0.94953-0.31368i        -0.31368-0.94953i         0.44961-0.89322i     "
"   -0.89322-0.44961i         0.75721-0.65317i        -0.65317-0.75721i       "
" 0.073565-0.99729i        -0.99729-0.073565i        0.99729-0.073565i      -0"
".073565-0.99729i         0.65317-0.75721i        -0.75721-0.65317i         0."
"89322-0.44961i        -0.44961-0.89322i         0.31368-0.94953i        -0.94"
"953-0.31368i         0.96378-0.26671i        -0.26671-0.96378i          0.492"
"9-0.87009i        -0.87009-0.4929i          0.78835-0.61523i        -0.61523-"
"0.78835i         0.12241-0.99248i        -0.99248-0.12241i         0.98528-0."
"17096i        -0.17096-0.98528i         0.57581-0.81758i        -0.81758-0.57"
"581i         0.84485-0.535i            -0.535-0.84485i          0.2191-0.9757"
"i          -0.9757-0.2191i          0.93299-0.3599i          -0.3599-0.93299i"
"         0.40524-0.91421i        -0.91421-0.40524i         0.72425-0.68954i  "
"      -0.68954-0.72425i        0.024541-0.9997i          -0.9997-0.024541i   "
"     0.99992-0.012272i      -0.012272-0.99992i         0.69838-0.71573i      "
"  -0.71573-0.69838i         0.91911-0.39399i        -0.39399-0.91911i        "
" 0.37132-0.92851i        -0.92851-0.37132i         0.97832-0.20711i        -0"
".20711-0.97832i         0.54532-0.83822i        -0.83822-0.54532i         0.8"
"2459-0.56573i        -0.56573-0.82459i         0.18304-0.98311i        -0.983"
"11-0.18304i         0.99391-0.11022i        -0.11022-0.99391i         0.62486"
"-0.78074i        -0.78074-0.62486i         0.87607-0.48218i        -0.48218-0"
".87607i         0.27852-0.96043i        -0.96043-0.27852i         0.95331-0.3"
"0201i        -0.30201-0.95331i         0.46054-0.88764i        -0.88764-0.460"
"54i         0.76517-0.64383i        -0.64383-0.76517i        0.085797-0.99631"
"i        -0.99631-0.085797i        0.99812-0.061321i      -0.061321-0.99812i "
"        0.66242-0.74914i        -0.74914-0.66242i         0.89867-0.43862i   "
"     -0.43862-0.89867i         0.32531-0.94561i        -0.94561-0.32531i     "
"    0.96698-0.25487i        -0.25487-0.96698i         0.50354-0.86397i       "
" -0.86397-0.50354i         0.79584-0.60551i        -0.60551-0.79584i         "
"0.13458-0.9909i          -0.9909-0.13458i          0.9873-0.15886i        -0."
"15886-0.9873i           0.5858-0.81046i        -0.81046-0.5858i          0.85"
"136-0.52459i        -0.52459-0.85136i         0.23106-0.97294i        -0.9729"
"4-0.23106i         0.93734-0.34842i        -0.34842-0.93734i         0.41643-"
"0.90917i        -0.90917-0.41643i         0.73265-0.6806i          -0.6806-0."
"73265i        0.036807-0.99932i        -0.99932-0.036807i        0.99932-0.03"
"6807i      -0.036807-0.99932i          0.6806-0.73265i        -0.73265-0.6806"
"i          0.90917-0.41643i        -0.41643-0.90917i         0.34842-0.93734i"
"        -0.93734-0.34842i         0.97294-0.23106i        -0.23106-0.97294i  "
"       0.52459-0.85136i        -0.85136-0.52459i         0.81046-0.5858i     "
"     -0.5858-0.81046i         0.15886-0.9873i          -0.9873-0.15886i      "
"    0.9909-0.13458i        -0.13458-0.9909i          0.60551-0.79584i        "
"-0.79584-0.60551i         0.86397-0.50354i        -0.50354-0.86397i         0"
".25487-0.96698i        -0.96698-0.25487i         0.94561-0.32531i        -0.3"
"2531-0.94561i         0.43862-0.89867i        -0.89867-0.43862i         0.749"
"14-0.66242i        -0.66242-0.74914i        0.061321-0.99812i        -0.99812"
"-0.061321i        0.99631-0.085797i      -0.085797-0.99631i         0.64383-0"
".76517i        -0.76517-0.64383i         0.88764-0.46054i        -0.46054-0.8"
"8764i         0.30201-0.95331i        -0.95331-0.30201i         0.96043-0.278"
"52i        -0.27852-0.96043i         0.48218-0.87607i        -0.87607-0.48218"
"i         0.78074-0.62486i        -0.62486-0.78074i         0.11022-0.99391i "
"       -0.99391-0.11022i         0.98311-0.18304i        -0.18304-0.98311i   "
"      0.56573-0.82459i        -0.82459-0.56573i         0.83822-0.54532i     "
"   -0.54532-0.83822i         0.20711-0.97832i        -0.97832-0.20711i       "
"  0.92851-0.37132i        -0.37132-0.92851i         0.39399-0.91911i        -"
"0.91911-0.39399i         0.71573-0.69838i        -0.69838-0.71573i        0.0"
"12272-0.99992i        -0.99992-0.012272i   ]"
		    StepPeriod		    "1"
		    BitWidth		    "18"
		    add_latency		    "4"
		    mult_latency	    "6"
		    bram_latency	    "4"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    BlockChoice		    "twiddle_general_3mult"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_general_3mult"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_general_3mult"
		    SourceType		    ""
		    ShowPortLabels	    on
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"            0.70711-0.70711i        -0.70711-0.70711i         0.92388-0.38268"
"i        -0.38268-0.92388i         0.38268-0.92388i        -0.92388-0.38268i "
"        0.98079-0.19509i        -0.19509-0.98079i         0.55557-0.83147i   "
"     -0.83147-0.55557i         0.83147-0.55557i        -0.55557-0.83147i     "
"    0.19509-0.98079i        -0.98079-0.19509i         0.99518-0.098017i      "
"-0.098017-0.99518i         0.63439-0.77301i        -0.77301-0.63439i         "
"0.88192-0.4714i          -0.4714-0.88192i         0.29028-0.95694i        -0."
"95694-0.29028i         0.95694-0.29028i        -0.29028-0.95694i          0.4"
"714-0.88192i        -0.88192-0.4714i          0.77301-0.63439i        -0.6343"
"9-0.77301i        0.098017-0.99518i        -0.99518-0.098017i         0.9988-"
"0.049068i      -0.049068-0.9988i          0.67156-0.74095i        -0.74095-0."
"67156i         0.90399-0.42756i        -0.42756-0.90399i         0.33689-0.94"
"154i        -0.94154-0.33689i         0.97003-0.24298i        -0.24298-0.9700"
"3i          0.5141-0.85773i        -0.85773-0.5141i          0.80321-0.5957i "
"         -0.5957-0.80321i         0.14673-0.98918i        -0.98918-0.14673i  "
"       0.98918-0.14673i        -0.14673-0.98918i          0.5957-0.80321i    "
"    -0.80321-0.5957i          0.85773-0.5141i          -0.5141-0.85773i      "
"   0.24298-0.97003i        -0.97003-0.24298i         0.94154-0.33689i        "
"-0.33689-0.94154i         0.42756-0.90399i        -0.90399-0.42756i         0"
".74095-0.67156i        -0.67156-0.74095i        0.049068-0.9988i          -0."
"9988-0.049068i         0.9997-0.024541i      -0.024541-0.9997i          0.689"
"54-0.72425i        -0.72425-0.68954i         0.91421-0.40524i        -0.40524"
"-0.91421i          0.3599-0.93299i        -0.93299-0.3599i           0.9757-0"
".2191i          -0.2191-0.9757i            0.535-0.84485i        -0.84485-0.5"
"35i           0.81758-0.57581i        -0.57581-0.81758i         0.17096-0.985"
"28i        -0.98528-0.17096i         0.99248-0.12241i        -0.12241-0.99248"
"i         0.61523-0.78835i        -0.78835-0.61523i         0.87009-0.4929i  "
"        -0.4929-0.87009i         0.26671-0.96378i        -0.96378-0.26671i   "
"      0.94953-0.31368i        -0.31368-0.94953i         0.44961-0.89322i     "
"   -0.89322-0.44961i         0.75721-0.65317i        -0.65317-0.75721i       "
" 0.073565-0.99729i        -0.99729-0.073565i        0.99729-0.073565i      -0"
".073565-0.99729i         0.65317-0.75721i        -0.75721-0.65317i         0."
"89322-0.44961i        -0.44961-0.89322i         0.31368-0.94953i        -0.94"
"953-0.31368i         0.96378-0.26671i        -0.26671-0.96378i          0.492"
"9-0.87009i        -0.87009-0.4929i          0.78835-0.61523i        -0.61523-"
"0.78835i         0.12241-0.99248i        -0.99248-0.12241i         0.98528-0."
"17096i        -0.17096-0.98528i         0.57581-0.81758i        -0.81758-0.57"
"581i         0.84485-0.535i            -0.535-0.84485i          0.2191-0.9757"
"i          -0.9757-0.2191i          0.93299-0.3599i          -0.3599-0.93299i"
"         0.40524-0.91421i        -0.91421-0.40524i         0.72425-0.68954i  "
"      -0.68954-0.72425i        0.024541-0.9997i          -0.9997-0.024541i   "
"     0.99992-0.012272i      -0.012272-0.99992i         0.69838-0.71573i      "
"  -0.71573-0.69838i         0.91911-0.39399i        -0.39399-0.91911i        "
" 0.37132-0.92851i        -0.92851-0.37132i         0.97832-0.20711i        -0"
".20711-0.97832i         0.54532-0.83822i        -0.83822-0.54532i         0.8"
"2459-0.56573i        -0.56573-0.82459i         0.18304-0.98311i        -0.983"
"11-0.18304i         0.99391-0.11022i        -0.11022-0.99391i         0.62486"
"-0.78074i        -0.78074-0.62486i         0.87607-0.48218i        -0.48218-0"
".87607i         0.27852-0.96043i        -0.96043-0.27852i         0.95331-0.3"
"0201i        -0.30201-0.95331i         0.46054-0.88764i        -0.88764-0.460"
"54i         0.76517-0.64383i        -0.64383-0.76517i        0.085797-0.99631"
"i        -0.99631-0.085797i        0.99812-0.061321i      -0.061321-0.99812i "
"        0.66242-0.74914i        -0.74914-0.66242i         0.89867-0.43862i   "
"     -0.43862-0.89867i         0.32531-0.94561i        -0.94561-0.32531i     "
"    0.96698-0.25487i        -0.25487-0.96698i         0.50354-0.86397i       "
" -0.86397-0.50354i         0.79584-0.60551i        -0.60551-0.79584i         "
"0.13458-0.9909i          -0.9909-0.13458i          0.9873-0.15886i        -0."
"15886-0.9873i           0.5858-0.81046i        -0.81046-0.5858i          0.85"
"136-0.52459i        -0.52459-0.85136i         0.23106-0.97294i        -0.9729"
"4-0.23106i         0.93734-0.34842i        -0.34842-0.93734i         0.41643-"
"0.90917i        -0.90917-0.41643i         0.73265-0.6806i          -0.6806-0."
"73265i        0.036807-0.99932i        -0.99932-0.036807i        0.99932-0.03"
"6807i      -0.036807-0.99932i          0.6806-0.73265i        -0.73265-0.6806"
"i          0.90917-0.41643i        -0.41643-0.90917i         0.34842-0.93734i"
"        -0.93734-0.34842i         0.97294-0.23106i        -0.23106-0.97294i  "
"       0.52459-0.85136i        -0.85136-0.52459i         0.81046-0.5858i     "
"     -0.5858-0.81046i         0.15886-0.9873i          -0.9873-0.15886i      "
"    0.9909-0.13458i        -0.13458-0.9909i          0.60551-0.79584i        "
"-0.79584-0.60551i         0.86397-0.50354i        -0.50354-0.86397i         0"
".25487-0.96698i        -0.96698-0.25487i         0.94561-0.32531i        -0.3"
"2531-0.94561i         0.43862-0.89867i        -0.89867-0.43862i         0.749"
"14-0.66242i        -0.66242-0.74914i        0.061321-0.99812i        -0.99812"
"-0.061321i        0.99631-0.085797i      -0.085797-0.99631i         0.64383-0"
".76517i        -0.76517-0.64383i         0.88764-0.46054i        -0.46054-0.8"
"8764i         0.30201-0.95331i        -0.95331-0.30201i         0.96043-0.278"
"52i        -0.27852-0.96043i         0.48218-0.87607i        -0.87607-0.48218"
"i         0.78074-0.62486i        -0.62486-0.78074i         0.11022-0.99391i "
"       -0.99391-0.11022i         0.98311-0.18304i        -0.18304-0.98311i   "
"      0.56573-0.82459i        -0.82459-0.56573i         0.83822-0.54532i     "
"   -0.54532-0.83822i         0.20711-0.97832i        -0.97832-0.20711i       "
"  0.92851-0.37132i        -0.37132-0.92851i         0.39399-0.91911i        -"
"0.91911-0.39399i         0.71573-0.69838i        -0.69838-0.71573i        0.0"
"12272-0.99992i        -0.99992-0.012272i   ]"
		    StepPeriod		    "1"
		    BitWidth		    "18"
		    add_latency		    "4"
		    mult_latency	    "6"
		    bram_latency	    "4"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [340, 25, 385, 65]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_b"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_f"
		    Ports		    [1, 1]
		    Position		    [130, 130, 175, 170]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_f"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [340, 189, 380, 231]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize - FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [595, 23, 625, 37]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [595, 58, 625, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [700, 88, 730, 102]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [570, 148, 600, 162]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    4
		    Points		    [10, 0; 0, 50]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    3
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [20, 0; 0, -125]
		    DstBlock		    "butterfly_direct"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "delay_f"
		    DstPort		    1
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_f"
		    SrcPort		    1
		    Points		    [0, -5; 50, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [115, 0; 0, -80]
		    DstBlock		    "butterfly_direct"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "of_in"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "out1"
		  Position		  [1210, 33, 1240, 47]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  Position		  [1210, 53, 1240, 67]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "of"
		  Position		  [1210, 73, 1240, 87]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [1210, 93, 1240, 107]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "fft_stage_1"
		  SrcPort		  1
		  DstBlock		  "fft_stage_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fft_stage_1"
		  SrcPort		  2
		  DstBlock		  "fft_stage_2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fft_stage_1"
		  SrcPort		  3
		  DstBlock		  "fft_stage_2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "fft_stage_1"
		  SrcPort		  4
		  DstBlock		  "fft_stage_2"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "shift"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "fft_stage_2"
		    DstPort		    5
		  }
		  Branch {
		    DstBlock		    "fft_stage_3"
		    DstPort		    5
		  }
		  Branch {
		    DstBlock		    "fft_stage_4"
		    DstPort		    5
		  }
		  Branch {
		    DstBlock		    "fft_stage_5"
		    DstPort		    5
		  }
		  Branch {
		    DstBlock		    "fft_stage_6"
		    DstPort		    5
		  }
		  Branch {
		    DstBlock		    "fft_stage_7"
		    DstPort		    5
		  }
		  Branch {
		    DstBlock		    "fft_stage_8"
		    DstPort		    5
		  }
		  Branch {
		    DstBlock		    "fft_stage_9"
		    DstPort		    5
		  }
		  Branch {
		    DstBlock		    "fft_stage_10"
		    DstPort		    5
		  }
		  Branch {
		    DstBlock		    "fft_stage_1"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "fft_stage_2"
		  SrcPort		  1
		  DstBlock		  "fft_stage_3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fft_stage_2"
		  SrcPort		  2
		  DstBlock		  "fft_stage_3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fft_stage_2"
		  SrcPort		  3
		  DstBlock		  "fft_stage_3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "fft_stage_2"
		  SrcPort		  4
		  DstBlock		  "fft_stage_3"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "fft_stage_3"
		  SrcPort		  1
		  DstBlock		  "fft_stage_4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fft_stage_3"
		  SrcPort		  2
		  DstBlock		  "fft_stage_4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fft_stage_3"
		  SrcPort		  3
		  DstBlock		  "fft_stage_4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "fft_stage_3"
		  SrcPort		  4
		  DstBlock		  "fft_stage_4"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "fft_stage_4"
		  SrcPort		  1
		  DstBlock		  "fft_stage_5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fft_stage_4"
		  SrcPort		  2
		  DstBlock		  "fft_stage_5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fft_stage_4"
		  SrcPort		  3
		  DstBlock		  "fft_stage_5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "fft_stage_4"
		  SrcPort		  4
		  DstBlock		  "fft_stage_5"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "fft_stage_5"
		  SrcPort		  1
		  DstBlock		  "fft_stage_6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fft_stage_5"
		  SrcPort		  2
		  DstBlock		  "fft_stage_6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fft_stage_5"
		  SrcPort		  3
		  DstBlock		  "fft_stage_6"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "fft_stage_5"
		  SrcPort		  4
		  DstBlock		  "fft_stage_6"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "fft_stage_6"
		  SrcPort		  1
		  DstBlock		  "fft_stage_7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fft_stage_6"
		  SrcPort		  2
		  DstBlock		  "fft_stage_7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fft_stage_6"
		  SrcPort		  3
		  DstBlock		  "fft_stage_7"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "fft_stage_6"
		  SrcPort		  4
		  DstBlock		  "fft_stage_7"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "fft_stage_7"
		  SrcPort		  1
		  DstBlock		  "fft_stage_8"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fft_stage_7"
		  SrcPort		  2
		  DstBlock		  "fft_stage_8"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fft_stage_7"
		  SrcPort		  3
		  DstBlock		  "fft_stage_8"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "fft_stage_7"
		  SrcPort		  4
		  DstBlock		  "fft_stage_8"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "fft_stage_8"
		  SrcPort		  1
		  DstBlock		  "fft_stage_9"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fft_stage_8"
		  SrcPort		  2
		  DstBlock		  "fft_stage_9"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fft_stage_8"
		  SrcPort		  3
		  DstBlock		  "fft_stage_9"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "fft_stage_8"
		  SrcPort		  4
		  DstBlock		  "fft_stage_9"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "fft_stage_9"
		  SrcPort		  1
		  DstBlock		  "fft_stage_10"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fft_stage_9"
		  SrcPort		  2
		  DstBlock		  "fft_stage_10"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fft_stage_9"
		  SrcPort		  3
		  DstBlock		  "fft_stage_10"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "fft_stage_9"
		  SrcPort		  4
		  DstBlock		  "fft_stage_10"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "pol1"
		  SrcPort		  1
		  DstBlock		  "fft_stage_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pol2"
		  SrcPort		  1
		  DstBlock		  "fft_stage_1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "fft_stage_1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "fft_stage_10"
		  SrcPort		  1
		  DstBlock		  "out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fft_stage_10"
		  SrcPort		  2
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fft_stage_10"
		  SrcPort		  3
		  DstBlock		  "of"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fft_stage_10"
		  SrcPort		  4
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [65, 34, 105, 76]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c1"
	      Ports		      [2, 1]
	      Position		      [65, 94, 105, 136]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"ri_to_c1"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol1_out"
	      Position		      [505, 18, 535, 32]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol2_out"
	      Position		      [505, 48, 535, 62]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol3_out"
	      Position		      [505, 78, 535, 92]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol4_out"
	      Position		      [505, 108, 535, 122]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "of"
	      Position		      [285, 153, 315, 167]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [505, 173, 535, 187]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "bi_real_unscr_4x"
	      SrcPort		      5
	      Points		      [0, 5]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bi_real_unscr_4x"
	      SrcPort		      4
	      Points		      [40, 0; 0, -45]
	      DstBlock		      "pol4_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bi_real_unscr_4x"
	      SrcPort		      3
	      Points		      [35, 0; 0, -60]
	      DstBlock		      "pol3_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bi_real_unscr_4x"
	      SrcPort		      2
	      Points		      [25, 0; 0, -75]
	      DstBlock		      "pol2_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bi_real_unscr_4x"
	      SrcPort		      1
	      Points		      [15, 0; 0, -90]
	      DstBlock		      "pol1_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift"
	      SrcPort		      1
	      DstBlock		      "biplex_core"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "biplex_core"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c1"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "biplex_core"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "biplex_core"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_core"
	      SrcPort		      3
	      DstBlock		      "of"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_core"
	      SrcPort		      1
	      Points		      [65, 0]
	      DstBlock		      "bi_real_unscr_4x"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_core"
	      SrcPort		      2
	      Points		      [65, 0]
	      DstBlock		      "bi_real_unscr_4x"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "biplex_core"
	      SrcPort		      4
	      Points		      [35, 0; 0, -10]
	      DstBlock		      "bi_real_unscr_4x"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fft_direct"
	  Ports			  [6, 5]
	  Position		  [400, 15, 520, 135]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "FFTSize=2"
	  AncestorBlock		  "casper_library/FFTs/fft_direct"
	  UserDataPersistent	  on
	  UserData		  "DataTag53"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "fft_direct"
	  MaskPromptString	  "Size of FFT: (2^?)|Bit Width|Add Latency|Mu"
"lt Latency|BRAM Latency|Quantization Behavior|Overflow Behavior|Map Tail of L"
"arger FFT|Size of Larger FFT (2^?):|Start Stage of Map Tail:"
	  MaskStyleString	  "edit,edit,edit,edit,edit,popup(Truncate|Rou"
"nd  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|E"
"rror),edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,"
	  MaskVariables		  "FFTSize=@1;BitWidth=@2;add_latency=@3;mult_"
"latency=@4;bram_latency=@5;quantization=&6;overflow=&7;MapTail=@8;LargerFFTSi"
"ze=@9;StartStage=@10;"
	  MaskInitialization	  "fft_direct_init(gcb,...\n    'FFTSize', FFT"
"Size,...\n    'BitWidth', BitWidth,...\n    'add_latency', add_latency,...\n "
"   'mult_latency', mult_latency,...\n    'bram_latency', bram_latency,...\n  "
"  'quantization', quantization,...\n    'overflow', overflow,...\n    'MapTai"
"l', MapTail,...\n    'LargerFFTSize', LargerFFTSize,...\n    'StartStage', St"
"artStage);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2|18|4|6|4|Truncate|Wrap|1|12|11"
	  MaskTabNameString	  ",,,,,,,,,"
	  System {
	    Name		    "fft_direct"
	    Location		    [173, 157, 1169, 778]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [30, 17, 60, 33]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shift"
	      Position		      [30, 47, 60, 63]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in0"
	      Position		      [30, 102, 60, 118]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in1"
	      Position		      [30, 202, 60, 218]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in2"
	      Position		      [30, 302, 60, 318]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in3"
	      Position		      [30, 402, 60, 418]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "butterfly1_0"
	      Ports		      [4, 4]
	      Position		      [220, 102, 300, 178]
	      AttributesFormatString  "FFTSize=12, Coeffs=[0   512   256   768"
"   128   640   384   896    64   576   320   832   192   704   448   960    3"
"2   544   288   800   160   672   416   928    96   608   352   864   224   7"
"36   480   992    16   528   272   784   144   656   400   912    80   592   "
"336   848   208   720   464   976    48   560   304   816   176   688   432  "
" 944   112   624   368   880   240   752   496  1008     8   520   264   776 "
"  136   648   392   904    72   584   328   840   200   712   456   968    40"
"   552   296   808   168   680   424   936   104   616   360   872   232   74"
"4   488  1000    24   536   280   792   152   664   408   920    88   600   3"
"44   856   216   728   472   984    56   568   312   824   184   696   440   "
"952   120   632   376   888   248   760   504  1016     4   516   260   772  "
" 132   644   388   900    68   580   324   836   196   708   452   964    36 "
"  548   292   804   164   676   420   932   100   612   356   868   228   740"
"   484   996    20   532   276   788   148   660   404   916    84   596   34"
"0   852   212   724   468   980    52   564   308   820   180   692   436   9"
"48   116   628   372   884   244   756   500  1012    12   524   268   780   "
"140   652   396   908    76   588   332   844   204   716   460   972    44  "
" 556   300   812   172   684   428   940   108   620   364   876   236   748 "
"  492  1004    28   540   284   796   156   668   412   924    92   604   348"
"   860   220   732   476   988    60   572   316   828   188   700   444   95"
"6   124   636   380   892   252   764   508  1020     2   514   258   770   1"
"30   642   386   898    66   578   322   834   194   706   450   962    34   "
"546   290   802   162   674   418   930    98   610   354   866   226   738  "
" 482   994    18   530   274   786   146   658   402   914    82   594   338 "
"  850   210   722   466   978    50   562   306   818   178   690   434   946"
"   114   626   370   882   242   754   498  1010    10   522   266   778   13"
"8   650   394   906    74   586   330   842   202   714   458   970    42   5"
"54   298   810   170   682   426   938   106   618   362   874   234   746   "
"490  1002    26   538   282   794   154   666   410   922    90   602   346  "
" 858   218   730   474   986    58   570   314   826   186   698   442   954 "
"  122   634   378   890   250   762   506  1018     6   518   262   774   134"
"   646   390   902    70   582   326   838   198   710   454   966    38   55"
"0   294   806   166   678   422   934   102   614   358   870   230   742   4"
"86   998    22   534   278   790   150   662   406   918    86   598   342   "
"854   214   726   470   982    54   566   310   822   182   694   438   950  "
" 118   630   374   886   246   758   502  1014    14   526   270   782   142 "
"  654   398   910    78   590   334   846   206   718   462   974    46   558"
"   302   814   174   686   430   942   110   622   366   878   238   750   49"
"4  1006    30   542   286   798   158   670   414   926    94   606   350   8"
"62   222   734   478   990    62   574   318   830   190   702   446   958   "
"126   638   382   894   254   766   510  1022     1   513   257   769   129  "
" 641   385   897    65   577   321   833   193   705   449   961    33   545 "
"  289   801   161   673   417   929    97   609   353   865   225   737   481"
"   993    17   529   273   785   145   657   401   913    81   593   337   84"
"9   209   721   465   977    49   561   305   817   177   689   433   945   1"
"13   625   369   881   241   753   497  1009     9   521   265   777   137   "
"649   393   905    73   585   329   841   201   713   457   969    41   553  "
" 297   809   169   681   425   937   105   617   361   873   233   745   489 "
" 1001    25   537   281   793   153   665   409   921    89   601   345   857"
"   217   729   473   985    57   569   313   825   185   697   441   953   12"
"1   633   377   889   249   761   505  1017     5   517   261   773   133   6"
"45   389   901    69   581   325   837   197   709   453   965    37   549   "
"293   805   165   677   421   933   101   613   357   869   229   741   485  "
" 997    21   533   277   789   149   661   405   917    85   597   341   853 "
"  213   725   469   981    53   565   309   821   181   693   437   949   117"
"   629   373   885   245   757   501  1013    13   525   269   781   141   65"
"3   397   909    77   589   333   845   205   717   461   973    45   557   3"
"01   813   173   685   429   941   109   621   365   877   237   749   493  1"
"005    29   541   285   797   157   669   413   925    93   605   349   861  "
" 221   733   477   989    61   573   317   829   189   701   445   957   125 "
"  637   381   893   253   765   509  1021     3   515   259   771   131   643"
"   387   899    67   579   323   835   195   707   451   963    35   547   29"
"1   803   163   675   419   931    99   611   355   867   227   739   483   9"
"95    19   531   275   787   147   659   403   915    83   595   339   851   "
"211   723   467   979    51   563   307   819   179   691   435   947   115  "
" 627   371   883   243   755   499  1011    11   523   267   779   139   651 "
"  395   907    75   587   331   843   203   715   459   971    43   555   299"
"   811   171   683   427   939   107   619   363   875   235   747   491  100"
"3    27   539   283   795   155   667   411   923    91   603   347   859   2"
"19   731   475   987    59   571   315   827   187   699   443   955   123   "
"635   379   891   251   763   507  1019     7   519   263   775   135   647  "
" 391   903    71   583   327   839   199   711   455   967    39   551   295 "
"  807   167   679   423   935   103   615   359   871   231   743   487   999"
"    23   535   279   791   151   663   407   919    87   599   343   855   21"
"5   727   471   983    55   567   311   823   183   695   439   951   119   6"
"31   375   887   247   759   503  1015    15   527   271   783   143   655   "
"399   911    79   591   335   847   207   719   463   975    47   559   303  "
" 815   175   687   431   943   111   623   367   879   239   751   495  1007 "
"   31   543   287   799   159   671   415   927    95   607   351   863   223"
"   735   479   991    63   575   319   831   191   703   447   959   127   63"
"9   383   895   255   767   511  1023],\n StepPeriod=0, BitWidth=18"
	      AncestorBlock	      "casper_library/FFTs/butterfly_direct"
	      UserDataPersistent      on
	      UserData		      "DataTag54"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "butterfly_direct"
	      MaskPromptString	      "Size of FFT: (2^?)|Coefficients: (0 to "
"2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add Latency|"
"Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behavior|Ov"
"erflow Behavior"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,edit"
",popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),po"
"pup(Wrap|Saturate|Error)"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,"
	      MaskVariables	      "FFTSize=@1;Coeffs=@2;StepPeriod=@3;BitW"
"idth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quantizati"
"on=&9;overflow=&10;"
	      MaskInitialization      "butterfly_direct_init(gcb,...\n        "
"      'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n           "
"   'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,...\n    "
"          'add_latency', add_latency,...\n              'mult_latency', mult_"
"latency,...\n              'bram_latency', bram_latency,...\n              'u"
"se_bram',use_bram,...\n              'quantization',quantization,...\n       "
"       'overflow',overflow);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "12|[ 0 512 256 768 128 640 384 896 64 5"
"76 320 832 192 704 448 960 32 544 288 800 160 672 416 928 96 608 352 864 224 "
"736 480 992 16 528 272 784 144 656 400 912 80 592 336 848 208 720 464 976 48 "
"560 304 816 176 688 432 944 112 624 368 880 240 752 496 1008 8 520 264 776 13"
"6 648 392 904 72 584 328 840 200 712 456 968 40 552 296 808 168 680 424 936 1"
"04 616 360 872 232 744 488 1000 24 536 280 792 152 664 408 920 88 600 344 856"
" 216 728 472 984 56 568 312 824 184 696 440 952 120 632 376 888 248 760 504 1"
"016 4 516 260 772 132 644 388 900 68 580 324 836 196 708 452 964 36 548 292 8"
"04 164 676 420 932 100 612 356 868 228 740 484 996 20 532 276 788 148 660 404"
" 916 84 596 340 852 212 724 468 980 52 564 308 820 180 692 436 948 116 628 37"
"2 884 244 756 500 1012 12 524 268 780 140 652 396 908 76 588 332 844 204 716 "
"460 972 44 556 300 812 172 684 428 940 108 620 364 876 236 748 492 1004 28 54"
"0 284 796 156 668 412 924 92 604 348 860 220 732 476 988 60 572 316 828 188 7"
"00 444 956 124 636 380 892 252 764 508 1020 2 514 258 770 130 642 386 898 66 "
"578 322 834 194 706 450 962 34 546 290 802 162 674 418 930 98 610 354 866 226"
" 738 482 994 18 530 274 786 146 658 402 914 82 594 338 850 210 722 466 978 50"
" 562 306 818 178 690 434 946 114 626 370 882 242 754 498 1010 10 522 266 778 "
"138 650 394 906 74 586 330 842 202 714 458 970 42 554 298 810 170 682 426 938"
" 106 618 362 874 234 746 490 1002 26 538 282 794 154 666 410 922 90 602 346 8"
"58 218 730 474 986 58 570 314 826 186 698 442 954 122 634 378 890 250 762 506"
" 1018 6 518 262 774 134 646 390 902 70 582 326 838 198 710 454 966 38 550 294"
" 806 166 678 422 934 102 614 358 870 230 742 486 998 22 534 278 790 150 662 4"
"06 918 86 598 342 854 214 726 470 982 54 566 310 822 182 694 438 950 118 630 "
"374 886 246 758 502 1014 14 526 270 782 142 654 398 910 78 590 334 846 206 71"
"8 462 974 46 558 302 814 174 686 430 942 110 622 366 878 238 750 494 1006 30 "
"542 286 798 158 670 414 926 94 606 350 862 222 734 478 990 62 574 318 830 190"
" 702 446 958 126 638 382 894 254 766 510 1022 1 513 257 769 129 641 385 897 6"
"5 577 321 833 193 705 449 961 33 545 289 801 161 673 417 929 97 609 353 865 2"
"25 737 481 993 17 529 273 785 145 657 401 913 81 593 337 849 209 721 465 977 "
"49 561 305 817 177 689 433 945 113 625 369 881 241 753 497 1009 9 521 265 777"
" 137 649 393 905 73 585 329 841 201 713 457 969 41 553 297 809 169 681 425 93"
"7 105 617 361 873 233 745 489 1001 25 537 281 793 153 665 409 921 89 601 345 "
"857 217 729 473 985 57 569 313 825 185 697 441 953 121 633 377 889 249 761 50"
"5 1017 5 517 261 773 133 645 389 901 69 581 325 837 197 709 453 965 37 549 29"
"3 805 165 677 421 933 101 613 357 869 229 741 485 997 21 533 277 789 149 661 "
"405 917 85 597 341 853 213 725 469 981 53 565 309 821 181 693 437 949 117 629"
" 373 885 245 757 501 1013 13 525 269 781 141 653 397 909 77 589 333 845 205 7"
"17 461 973 45 557 301 813 173 685 429 941 109 621 365 877 237 749 493 1005 29"
" 541 285 797 157 669 413 925 93 605 349 861 221 733 477 989 61 573 317 829 18"
"9 701 445 957 125 637 381 893 253 765 509 1021 3 515 259 771 131 643 387 899 "
"67 579 323 835 195 707 451 963 35 547 291 803 163 675 419 931 99 611 355 867 "
"227 739 483 995 19 531 275 787 147 659 403 915 83 595 339 851 211 723 467 979"
" 51 563 307 819 179 691 435 947 115 627 371 883 243 755 499 1011 11 523 267 7"
"79 139 651 395 907 75 587 331 843 203 715 459 971 43 555 299 811 171 683 427 "
"939 107 619 363 875 235 747 491 1003 27 539 283 795 155 667 411 923 91 603 34"
"7 859 219 731 475 987 59 571 315 827 187 699 443 955 123 635 379 891 251 763 "
"507 1019 7 519 263 775 135 647 391 903 71 583 327 839 199 711 455 967 39 551 "
"295 807 167 679 423 935 103 615 359 871 231 743 487 999 23 535 279 791 151 66"
"3 407 919 87 599 343 855 215 727 471 983 55 567 311 823 183 695 439 951 119 6"
"31 375 887 247 759 503 1015 15 527 271 783 143 655 399 911 79 591 335 847 207"
" 719 463 975 47 559 303 815 175 687 431 943 111 623 367 879 239 751 495 1007 "
"31 543 287 799 159 671 415 927 95 607 351 863 223 735 479 991 63 575 319 831 "
"191 703 447 959 127 639 383 895 255 767 511 1023]|0|18|4|6|4|1|Truncate|Wrap"
	      MaskTabNameString	      ",,,,,,,,,"
	      System {
		Name			"butterfly1_0"
		Location		[0, 82, 996, 736]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [20, 153, 50, 167]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [40, 178, 70, 192]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 203, 45, 217]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "shift"
		  Position		  [245, 18, 275, 32]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [2, 1]
		  Position		  [315, 83, 360, 127]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [2, 1]
		  Position		  [315, 148, 360, 192]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [2, 1]
		  Position		  [315, 208, 360, 252]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub3"
		  Ports			  [2, 1]
		  Position		  [315, 268, 360, 312]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [680, 25, 720, 65]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert1"
		  Ports			  [1, 1]
		  Position		  [675, 265, 715, 305]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert2"
		  Ports			  [1, 1]
		  Position		  [665, 505, 705, 545]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert3"
		  Ports			  [1, 1]
		  Position		  [660, 745, 700, 785]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [230, 332, 275, 378]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2 * add_latency + 1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay3"
		  Ports			  [1, 1]
		  Position		  [330, 12, 350, 38]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [745, 703, 795, 737]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [4, 1]
		  Position		  [845, 814, 890, 856]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [2, 1]
		  Position		  [780, 108, 825, 152]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical10"
		  Ports			  [2, 1]
		  Position		  [760, 828, 805, 872]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical11"
		  Ports			  [4, 1]
		  Position		  [685, 918, 730, 962]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "NOR"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical12"
		  Ports			  [4, 1]
		  Position		  [685, 818, 730, 862]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical13"
		  Ports			  [2, 1]
		  Position		  [910, 803, 955, 847]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical2"
		  Ports			  [4, 1]
		  Position		  [705, 198, 750, 242]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "NOR"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical3"
		  Ports			  [4, 1]
		  Position		  [705, 98, 750, 142]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  Ports			  [2, 1]
		  Position		  [775, 348, 820, 392]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical5"
		  Ports			  [4, 1]
		  Position		  [700, 438, 745, 482]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "NOR"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical6"
		  Ports			  [4, 1]
		  Position		  [700, 338, 745, 382]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical7"
		  Ports			  [2, 1]
		  Position		  [765, 588, 810, 632]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical8"
		  Ports			  [4, 1]
		  Position		  [690, 648, 735, 692]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "NOR"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical9"
		  Ports			  [4, 1]
		  Position		  [690, 578, 735, 622]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [560, 12, 585, 78]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [555, 252, 580, 318]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux2"
		  Ports			  [3, 1]
		  Position		  [545, 492, 570, 558]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux3"
		  Ports			  [3, 1]
		  Position		  [540, 732, 565, 798]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Scale"
		  Ports			  [1, 1]
		  Position		  [470, 57, 525, 113]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "-1"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Scale1"
		  Ports			  [1, 1]
		  Position		  [475, 297, 530, 353]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "-1"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Scale2"
		  Ports			  [1, 1]
		  Position		  [465, 537, 520, 593]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "-1"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Scale3"
		  Ports			  [1, 1]
		  Position		  [460, 777, 515, 833]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "-1"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [620, 68, 655, 82]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice10"
		  Ports			  [1, 1]
		  Position		  [605, 578, 640, 592]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-1"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice11"
		  Ports			  [1, 1]
		  Position		  [605, 608, 640, 622]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-2"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice12"
		  Ports			  [1, 1]
		  Position		  [605, 638, 640, 652]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-3"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice13"
		  Ports			  [1, 1]
		  Position		  [600, 788, 635, 802]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice14"
		  Ports			  [1, 1]
		  Position		  [600, 818, 635, 832]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-1"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice15"
		  Ports			  [1, 1]
		  Position		  [600, 848, 635, 862]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-2"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice16"
		  Ports			  [1, 1]
		  Position		  [600, 878, 635, 892]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-3"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  Ports			  [1, 1]
		  Position		  [620, 98, 655, 112]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-1"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3"
		  Ports			  [1, 1]
		  Position		  [620, 128, 655, 142]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-2"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice4"
		  Ports			  [1, 1]
		  Position		  [620, 158, 655, 172]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-3"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice5"
		  Ports			  [1, 1]
		  Position		  [615, 308, 650, 322]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice6"
		  Ports			  [1, 1]
		  Position		  [615, 338, 650, 352]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-1"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice7"
		  Ports			  [1, 1]
		  Position		  [615, 368, 650, 382]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-2"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice8"
		  Ports			  [1, 1]
		  Position		  [615, 398, 650, 412]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-3"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice9"
		  Ports			  [1, 1]
		  Position		  [605, 548, 640, 562]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [875, 34, 915, 76]
		  UserDataPersistent	  on
		  UserData		  "DataTag55"
		  SourceBlock		  "casper_library/Misc/ri_to_c"
		  SourceType		  "ri_to_c"
		  ShowPortLabels	  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "ri_to_c1"
		  Ports			  [2, 1]
		  Position		  [860, 514, 900, 556]
		  UserDataPersistent	  on
		  UserData		  "DataTag56"
		  SourceBlock		  "casper_library/Misc/ri_to_c"
		  SourceType		  "ri_to_c"
		  ShowPortLabels	  on
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "twiddle"
		  Ports			  [3, 5]
		  Position		  [115, 145, 205, 225]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i                     1-0.003"
"068i        0.99998-0.0061359i       0.99996-0.0092038i       0.99992-0.01227"
"2i        0.99988-0.015339i        0.99983-0.018407i        0.99977-0.021474i"
"         0.9997-0.024541i        0.99962-0.027608i        0.99953-0.030675i  "
"      0.99943-0.033741i        0.99932-0.036807i         0.9992-0.039873i    "
"    0.99908-0.042938i        0.99894-0.046003i         0.9988-0.049068i      "
"  0.99864-0.052132i        0.99848-0.055195i         0.9983-0.058258i        "
"0.99812-0.061321i        0.99793-0.064383i        0.99772-0.067444i        0."
"99751-0.070505i        0.99729-0.073565i        0.99706-0.076624i        0.99"
"682-0.079682i        0.99657-0.08274i         0.99631-0.085797i        0.9960"
"4-0.088854i        0.99577-0.091909i        0.99548-0.094963i        0.99518-"
"0.098017i        0.99488-0.10107i         0.99456-0.10412i         0.99424-0."
"10717i         0.99391-0.11022i         0.99356-0.11327i         0.99321-0.11"
"632i         0.99285-0.11937i         0.99248-0.12241i          0.9921-0.1254"
"5i         0.99171-0.1285i          0.99131-0.13154i          0.9909-0.13458i"
"         0.99049-0.13762i         0.99006-0.14066i         0.98962-0.1437i   "
"       0.98918-0.14673i         0.98872-0.14976i         0.98826-0.1528i     "
"     0.98778-0.15583i          0.9873-0.15886i         0.98681-0.16189i      "
"   0.98631-0.16491i          0.9858-0.16794i         0.98528-0.17096i        "
" 0.98475-0.17398i         0.98421-0.177i           0.98366-0.18002i         0"
".98311-0.18304i         0.98254-0.18606i         0.98196-0.18907i         0.9"
"8138-0.19208i         0.98079-0.19509i         0.98018-0.1981i          0.979"
"57-0.2011i          0.97895-0.20411i         0.97832-0.20711i         0.97768"
"-0.21011i         0.97703-0.21311i         0.97637-0.21611i          0.9757-0"
".2191i          0.97503-0.22209i         0.97434-0.22508i         0.97364-0.2"
"2807i         0.97294-0.23106i         0.97223-0.23404i          0.9715-0.237"
"02i         0.97077-0.24i            0.97003-0.24298i         0.96928-0.24596"
"i         0.96852-0.24893i         0.96775-0.2519i          0.96698-0.25487i "
"        0.96619-0.25783i         0.96539-0.26079i         0.96459-0.26375i   "
"      0.96378-0.26671i         0.96295-0.26967i         0.96212-0.27262i     "
"    0.96128-0.27557i         0.96043-0.27852i         0.95957-0.28146i       "
"   0.9587-0.28441i         0.95783-0.28735i         0.95694-0.29028i         "
"0.95605-0.29322i         0.95514-0.29615i         0.95423-0.29908i         0."
"95331-0.30201i         0.95238-0.30493i         0.95144-0.30785i         0.95"
"049-0.31077i         0.94953-0.31368i         0.94856-0.31659i         0.9475"
"9-0.3195i           0.9466-0.32241i         0.94561-0.32531i          0.9446-"
"0.32821i         0.94359-0.33111i         0.94257-0.334i           0.94154-0."
"33689i         0.94051-0.33978i         0.93946-0.34266i          0.9384-0.34"
"554i         0.93734-0.34842i         0.93627-0.35129i         0.93518-0.3541"
"6i         0.93409-0.35703i         0.93299-0.3599i          0.93188-0.36276i"
"         0.93077-0.36561i         0.92964-0.36847i         0.92851-0.37132i  "
"       0.92736-0.37416i         0.92621-0.37701i         0.92505-0.37985i    "
"     0.92388-0.38268i          0.9227-0.38552i         0.92151-0.38835i      "
"   0.92032-0.39117i         0.91911-0.39399i          0.9179-0.39681i        "
" 0.91668-0.39962i         0.91545-0.40243i         0.91421-0.40524i         0"
".91296-0.40804i         0.91171-0.41084i         0.91044-0.41364i         0.9"
"0917-0.41643i         0.90789-0.41922i          0.9066-0.422i            0.90"
"53-0.42478i         0.90399-0.42756i         0.90267-0.43033i         0.90135"
"-0.43309i         0.90002-0.43586i         0.89867-0.43862i         0.89732-0"
".44137i         0.89597-0.44412i          0.8946-0.44687i         0.89322-0.4"
"4961i         0.89184-0.45235i         0.89045-0.45508i         0.88905-0.457"
"81i         0.88764-0.46054i         0.88622-0.46326i          0.8848-0.46598"
"i         0.88336-0.46869i         0.88192-0.4714i          0.88047-0.4741i  "
"        0.87901-0.4768i          0.87755-0.47949i         0.87607-0.48218i   "
"      0.87459-0.48487i         0.87309-0.48755i          0.8716-0.49023i     "
"    0.87009-0.4929i          0.86857-0.49557i         0.86705-0.49823i       "
"  0.86551-0.50089i         0.86397-0.50354i         0.86242-0.50619i         "
"0.86087-0.50883i          0.8593-0.51147i         0.85773-0.5141i          0."
"85615-0.51673i         0.85456-0.51936i         0.85296-0.52198i         0.85"
"136-0.52459i         0.84974-0.5272i          0.84812-0.5298i          0.8464"
"9-0.5324i          0.84485-0.535i           0.84321-0.53759i         0.84155-"
"0.54017i         0.83989-0.54275i         0.83822-0.54532i         0.83655-0."
"54789i         0.83486-0.55046i         0.83317-0.55302i         0.83147-0.55"
"557i         0.82976-0.55812i         0.82805-0.56066i         0.82632-0.5632"
"i          0.82459-0.56573i         0.82285-0.56826i          0.8211-0.57078i"
"         0.81935-0.5733i          0.81758-0.57581i         0.81581-0.57831i  "
"       0.81404-0.58081i         0.81225-0.58331i         0.81046-0.5858i     "
"     0.80866-0.58828i         0.80685-0.59076i         0.80503-0.59323i      "
"   0.80321-0.5957i          0.80138-0.59816i         0.79954-0.60062i        "
" 0.79769-0.60307i         0.79584-0.60551i         0.79398-0.60795i         0"
".79211-0.61038i         0.79023-0.61281i         0.78835-0.61523i         0.7"
"8646-0.61765i         0.78456-0.62006i         0.78265-0.62246i         0.780"
"74-0.62486i         0.77882-0.62725i         0.77689-0.62964i         0.77495"
"-0.63202i         0.77301-0.63439i         0.77106-0.63676i          0.7691-0"
".63912i         0.76714-0.64148i         0.76517-0.64383i         0.76319-0.6"
"4618i          0.7612-0.64851i         0.75921-0.65085i         0.75721-0.653"
"17i          0.7552-0.65549i         0.75319-0.65781i         0.75117-0.66011"
"i         0.74914-0.66242i          0.7471-0.66471i         0.74506-0.667i   "
"        0.74301-0.66928i         0.74095-0.67156i         0.73889-0.67383i   "
"      0.73682-0.67609i         0.73474-0.67835i         0.73265-0.6806i      "
"    0.73056-0.68285i         0.72846-0.68508i         0.72636-0.68732i       "
"  0.72425-0.68954i         0.72213-0.69176i            0.72-0.69397i         "
"0.71787-0.69618i         0.71573-0.69838i         0.71358-0.70057i         0."
"71143-0.70275i         0.70927-0.70493i         0.70711-0.70711i         0.70"
"493-0.70927i         0.70275-0.71143i         0.70057-0.71358i         0.6983"
"8-0.71573i         0.69618-0.71787i         0.69397-0.72i            0.69176-"
"0.72213i         0.68954-0.72425i         0.68732-0.72636i         0.68508-0."
"72846i         0.68285-0.73056i          0.6806-0.73265i         0.67835-0.73"
"474i         0.67609-0.73682i         0.67383-0.73889i         0.67156-0.7409"
"5i         0.66928-0.74301i           0.667-0.74506i         0.66471-0.7471i "
"         0.66242-0.74914i         0.66011-0.75117i         0.65781-0.75319i  "
"       0.65549-0.7552i          0.65317-0.75721i         0.65085-0.75921i    "
"     0.64851-0.7612i          0.64618-0.76319i         0.64383-0.76517i      "
"   0.64148-0.76714i         0.63912-0.7691i          0.63676-0.77106i        "
" 0.63439-0.77301i         0.63202-0.77495i         0.62964-0.77689i         0"
".62725-0.77882i         0.62486-0.78074i         0.62246-0.78265i         0.6"
"2006-0.78456i         0.61765-0.78646i         0.61523-0.78835i         0.612"
"81-0.79023i         0.61038-0.79211i         0.60795-0.79398i         0.60551"
"-0.79584i         0.60307-0.79769i         0.60062-0.79954i         0.59816-0"
".80138i          0.5957-0.80321i         0.59323-0.80503i         0.59076-0.8"
"0685i         0.58828-0.80866i          0.5858-0.81046i         0.58331-0.812"
"25i         0.58081-0.81404i         0.57831-0.81581i         0.57581-0.81758"
"i          0.5733-0.81935i         0.57078-0.8211i          0.56826-0.82285i "
"        0.56573-0.82459i          0.5632-0.82632i         0.56066-0.82805i   "
"      0.55812-0.82976i         0.55557-0.83147i         0.55302-0.83317i     "
"    0.55046-0.83486i         0.54789-0.83655i         0.54532-0.83822i       "
"  0.54275-0.83989i         0.54017-0.84155i         0.53759-0.84321i         "
"  0.535-0.84485i          0.5324-0.84649i          0.5298-0.84812i          0"
".5272-0.84974i         0.52459-0.85136i         0.52198-0.85296i         0.51"
"936-0.85456i         0.51673-0.85615i          0.5141-0.85773i         0.5114"
"7-0.8593i          0.50883-0.86087i         0.50619-0.86242i         0.50354-"
"0.86397i         0.50089-0.86551i         0.49823-0.86705i         0.49557-0."
"86857i          0.4929-0.87009i         0.49023-0.8716i          0.48755-0.87"
"309i         0.48487-0.87459i         0.48218-0.87607i         0.47949-0.8775"
"5i          0.4768-0.87901i          0.4741-0.88047i          0.4714-0.88192i"
"         0.46869-0.88336i         0.46598-0.8848i          0.46326-0.88622i  "
"       0.46054-0.88764i         0.45781-0.88905i         0.45508-0.89045i    "
"     0.45235-0.89184i         0.44961-0.89322i         0.44687-0.8946i       "
"   0.44412-0.89597i         0.44137-0.89732i         0.43862-0.89867i        "
" 0.43586-0.90002i         0.43309-0.90135i         0.43033-0.90267i         0"
".42756-0.90399i         0.42478-0.9053i            0.422-0.9066i          0.4"
"1922-0.90789i         0.41643-0.90917i         0.41364-0.91044i         0.410"
"84-0.91171i         0.40804-0.91296i         0.40524-0.91421i         0.40243"
"-0.91545i         0.39962-0.91668i         0.39681-0.9179i          0.39399-0"
".91911i         0.39117-0.92032i         0.38835-0.92151i         0.38552-0.9"
"227i          0.38268-0.92388i         0.37985-0.92505i         0.37701-0.926"
"21i         0.37416-0.92736i         0.37132-0.92851i         0.36847-0.92964"
"i         0.36561-0.93077i         0.36276-0.93188i          0.3599-0.93299i "
"        0.35703-0.93409i         0.35416-0.93518i         0.35129-0.93627i   "
"      0.34842-0.93734i         0.34554-0.9384i          0.34266-0.93946i     "
"    0.33978-0.94051i         0.33689-0.94154i           0.334-0.94257i       "
"  0.33111-0.94359i         0.32821-0.9446i          0.32531-0.94561i         "
"0.32241-0.9466i           0.3195-0.94759i         0.31659-0.94856i         0."
"31368-0.94953i         0.31077-0.95049i         0.30785-0.95144i         0.30"
"493-0.95238i         0.30201-0.95331i         0.29908-0.95423i         0.2961"
"5-0.95514i         0.29322-0.95605i         0.29028-0.95694i         0.28735-"
"0.95783i         0.28441-0.9587i          0.28146-0.95957i         0.27852-0."
"96043i         0.27557-0.96128i         0.27262-0.96212i         0.26967-0.96"
"295i         0.26671-0.96378i         0.26375-0.96459i         0.26079-0.9653"
"9i         0.25783-0.96619i         0.25487-0.96698i          0.2519-0.96775i"
"         0.24893-0.96852i         0.24596-0.96928i         0.24298-0.97003i  "
"          0.24-0.97077i         0.23702-0.9715i          0.23404-0.97223i    "
"     0.23106-0.97294i         0.22807-0.97364i         0.22508-0.97434i      "
"   0.22209-0.97503i          0.2191-0.9757i          0.21611-0.97637i        "
" 0.21311-0.97703i         0.21011-0.97768i         0.20711-0.97832i         0"
".20411-0.97895i          0.2011-0.97957i          0.1981-0.98018i         0.1"
"9509-0.98079i         0.19208-0.98138i         0.18907-0.98196i         0.186"
"06-0.98254i         0.18304-0.98311i         0.18002-0.98366i           0.177"
"-0.98421i         0.17398-0.98475i         0.17096-0.98528i         0.16794-0"
".9858i          0.16491-0.98631i         0.16189-0.98681i         0.15886-0.9"
"873i          0.15583-0.98778i          0.1528-0.98826i         0.14976-0.988"
"72i         0.14673-0.98918i          0.1437-0.98962i         0.14066-0.99006"
"i         0.13762-0.99049i         0.13458-0.9909i          0.13154-0.99131i "
"         0.1285-0.99171i         0.12545-0.9921i          0.12241-0.99248i   "
"      0.11937-0.99285i         0.11632-0.99321i         0.11327-0.99356i     "
"    0.11022-0.99391i         0.10717-0.99424i         0.10412-0.99456i       "
"  0.10107-0.99488i        0.098017-0.99518i        0.094963-0.99548i        0"
".091909-0.99577i        0.088854-0.99604i        0.085797-0.99631i         0."
"08274-0.99657i        0.079682-0.99682i        0.076624-0.99706i        0.073"
"565-0.99729i        0.070505-0.99751i        0.067444-0.99772i        0.06438"
"3-0.99793i        0.061321-0.99812i        0.058258-0.9983i         0.055195-"
"0.99848i        0.052132-0.99864i        0.049068-0.9988i         0.046003-0."
"99894i        0.042938-0.99908i        0.039873-0.9992i         0.036807-0.99"
"932i        0.033741-0.99943i        0.030675-0.99953i        0.027608-0.9996"
"2i        0.024541-0.9997i         0.021474-0.99977i        0.018407-0.99983i"
"        0.015339-0.99988i        0.012272-0.99992i       0.0092038-0.99996i  "
"     0.0061359-0.99998i        0.003068-1i           6.1232e-017-1i          "
"   -0.003068-1i            -0.0061359-0.99998i      -0.0092038-0.99996i      "
" -0.012272-0.99992i       -0.015339-0.99988i       -0.018407-0.99983i       -"
"0.021474-0.99977i       -0.024541-0.9997i        -0.027608-0.99962i       -0."
"030675-0.99953i       -0.033741-0.99943i       -0.036807-0.99932i       -0.03"
"9873-0.9992i        -0.042938-0.99908i       -0.046003-0.99894i       -0.0490"
"68-0.9988i        -0.052132-0.99864i       -0.055195-0.99848i       -0.058258"
"-0.9983i        -0.061321-0.99812i       -0.064383-0.99793i       -0.067444-0"
".99772i       -0.070505-0.99751i       -0.073565-0.99729i       -0.076624-0.9"
"9706i       -0.079682-0.99682i        -0.08274-0.99657i       -0.085797-0.996"
"31i       -0.088854-0.99604i       -0.091909-0.99577i       -0.094963-0.99548"
"i       -0.098017-0.99518i        -0.10107-0.99488i        -0.10412-0.99456i "
"       -0.10717-0.99424i        -0.11022-0.99391i        -0.11327-0.99356i   "
"     -0.11632-0.99321i        -0.11937-0.99285i        -0.12241-0.99248i     "
"   -0.12545-0.9921i          -0.1285-0.99171i        -0.13154-0.99131i       "
" -0.13458-0.9909i         -0.13762-0.99049i        -0.14066-0.99006i         "
"-0.1437-0.98962i        -0.14673-0.98918i        -0.14976-0.98872i         -0"
".1528-0.98826i        -0.15583-0.98778i        -0.15886-0.9873i         -0.16"
"189-0.98681i        -0.16491-0.98631i        -0.16794-0.9858i         -0.1709"
"6-0.98528i        -0.17398-0.98475i          -0.177-0.98421i        -0.18002-"
"0.98366i        -0.18304-0.98311i        -0.18606-0.98254i        -0.18907-0."
"98196i        -0.19208-0.98138i        -0.19509-0.98079i         -0.1981-0.98"
"018i         -0.2011-0.97957i        -0.20411-0.97895i        -0.20711-0.9783"
"2i        -0.21011-0.97768i        -0.21311-0.97703i        -0.21611-0.97637i"
"         -0.2191-0.9757i         -0.22209-0.97503i        -0.22508-0.97434i  "
"      -0.22807-0.97364i        -0.23106-0.97294i        -0.23404-0.97223i    "
"    -0.23702-0.9715i            -0.24-0.97077i        -0.24298-0.97003i      "
"  -0.24596-0.96928i        -0.24893-0.96852i         -0.2519-0.96775i        "
"-0.25487-0.96698i        -0.25783-0.96619i        -0.26079-0.96539i        -0"
".26375-0.96459i        -0.26671-0.96378i        -0.26967-0.96295i        -0.2"
"7262-0.96212i        -0.27557-0.96128i        -0.27852-0.96043i        -0.281"
"46-0.95957i        -0.28441-0.9587i         -0.28735-0.95783i        -0.29028"
"-0.95694i        -0.29322-0.95605i        -0.29615-0.95514i        -0.29908-0"
".95423i        -0.30201-0.95331i        -0.30493-0.95238i        -0.30785-0.9"
"5144i        -0.31077-0.95049i        -0.31368-0.94953i        -0.31659-0.948"
"56i         -0.3195-0.94759i        -0.32241-0.9466i         -0.32531-0.94561"
"i        -0.32821-0.9446i         -0.33111-0.94359i          -0.334-0.94257i "
"       -0.33689-0.94154i        -0.33978-0.94051i        -0.34266-0.93946i   "
"     -0.34554-0.9384i         -0.34842-0.93734i        -0.35129-0.93627i     "
"   -0.35416-0.93518i        -0.35703-0.93409i         -0.3599-0.93299i       "
" -0.36276-0.93188i        -0.36561-0.93077i        -0.36847-0.92964i        -"
"0.37132-0.92851i        -0.37416-0.92736i        -0.37701-0.92621i        -0."
"37985-0.92505i        -0.38268-0.92388i        -0.38552-0.9227i         -0.38"
"835-0.92151i        -0.39117-0.92032i        -0.39399-0.91911i        -0.3968"
"1-0.9179i         -0.39962-0.91668i        -0.40243-0.91545i        -0.40524-"
"0.91421i        -0.40804-0.91296i        -0.41084-0.91171i        -0.41364-0."
"91044i        -0.41643-0.90917i        -0.41922-0.90789i          -0.422-0.90"
"66i         -0.42478-0.9053i         -0.42756-0.90399i        -0.43033-0.9026"
"7i        -0.43309-0.90135i        -0.43586-0.90002i        -0.43862-0.89867i"
"        -0.44137-0.89732i        -0.44412-0.89597i        -0.44687-0.8946i   "
"      -0.44961-0.89322i        -0.45235-0.89184i        -0.45508-0.89045i    "
"    -0.45781-0.88905i        -0.46054-0.88764i        -0.46326-0.88622i      "
"  -0.46598-0.8848i         -0.46869-0.88336i         -0.4714-0.88192i        "
" -0.4741-0.88047i         -0.4768-0.87901i        -0.47949-0.87755i        -0"
".48218-0.87607i        -0.48487-0.87459i        -0.48755-0.87309i        -0.4"
"9023-0.8716i          -0.4929-0.87009i        -0.49557-0.86857i        -0.498"
"23-0.86705i        -0.50089-0.86551i        -0.50354-0.86397i        -0.50619"
"-0.86242i        -0.50883-0.86087i        -0.51147-0.8593i          -0.5141-0"
".85773i        -0.51673-0.85615i        -0.51936-0.85456i        -0.52198-0.8"
"5296i        -0.52459-0.85136i         -0.5272-0.84974i         -0.5298-0.848"
"12i         -0.5324-0.84649i          -0.535-0.84485i        -0.53759-0.84321"
"i        -0.54017-0.84155i        -0.54275-0.83989i        -0.54532-0.83822i "
"       -0.54789-0.83655i        -0.55046-0.83486i        -0.55302-0.83317i   "
"     -0.55557-0.83147i        -0.55812-0.82976i        -0.56066-0.82805i     "
"    -0.5632-0.82632i        -0.56573-0.82459i        -0.56826-0.82285i       "
" -0.57078-0.8211i          -0.5733-0.81935i        -0.57581-0.81758i        -"
"0.57831-0.81581i        -0.58081-0.81404i        -0.58331-0.81225i         -0"
".5858-0.81046i        -0.58828-0.80866i        -0.59076-0.80685i        -0.59"
"323-0.80503i         -0.5957-0.80321i        -0.59816-0.80138i        -0.6006"
"2-0.79954i        -0.60307-0.79769i        -0.60551-0.79584i        -0.60795-"
"0.79398i        -0.61038-0.79211i        -0.61281-0.79023i        -0.61523-0."
"78835i        -0.61765-0.78646i        -0.62006-0.78456i        -0.62246-0.78"
"265i        -0.62486-0.78074i        -0.62725-0.77882i        -0.62964-0.7768"
"9i        -0.63202-0.77495i        -0.63439-0.77301i        -0.63676-0.77106i"
"        -0.63912-0.7691i         -0.64148-0.76714i        -0.64383-0.76517i  "
"      -0.64618-0.76319i        -0.64851-0.7612i         -0.65085-0.75921i    "
"    -0.65317-0.75721i        -0.65549-0.7552i         -0.65781-0.75319i      "
"  -0.66011-0.75117i        -0.66242-0.74914i        -0.66471-0.7471i         "
"  -0.667-0.74506i        -0.66928-0.74301i        -0.67156-0.74095i        -0"
".67383-0.73889i        -0.67609-0.73682i        -0.67835-0.73474i         -0."
"6806-0.73265i        -0.68285-0.73056i        -0.68508-0.72846i        -0.687"
"32-0.72636i        -0.68954-0.72425i        -0.69176-0.72213i        -0.69397"
"-0.72i           -0.69618-0.71787i        -0.69838-0.71573i        -0.70057-0"
".71358i        -0.70275-0.71143i        -0.70493-0.70927i        -0.70711-0.7"
"0711i        -0.70927-0.70493i        -0.71143-0.70275i        -0.71358-0.700"
"57i        -0.71573-0.69838i        -0.71787-0.69618i           -0.72-0.69397"
"i        -0.72213-0.69176i        -0.72425-0.68954i        -0.72636-0.68732i "
"       -0.72846-0.68508i        -0.73056-0.68285i        -0.73265-0.6806i    "
"     -0.73474-0.67835i        -0.73682-0.67609i        -0.73889-0.67383i     "
"   -0.74095-0.67156i        -0.74301-0.66928i        -0.74506-0.667i         "
"  -0.7471-0.66471i        -0.74914-0.66242i        -0.75117-0.66011i        -"
"0.75319-0.65781i         -0.7552-0.65549i        -0.75721-0.65317i        -0."
"75921-0.65085i         -0.7612-0.64851i        -0.76319-0.64618i        -0.76"
"517-0.64383i        -0.76714-0.64148i         -0.7691-0.63912i        -0.7710"
"6-0.63676i        -0.77301-0.63439i        -0.77495-0.63202i        -0.77689-"
"0.62964i        -0.77882-0.62725i        -0.78074-0.62486i        -0.78265-0."
"62246i        -0.78456-0.62006i        -0.78646-0.61765i        -0.78835-0.61"
"523i        -0.79023-0.61281i        -0.79211-0.61038i        -0.79398-0.6079"
"5i        -0.79584-0.60551i        -0.79769-0.60307i        -0.79954-0.60062i"
"        -0.80138-0.59816i        -0.80321-0.5957i         -0.80503-0.59323i  "
"      -0.80685-0.59076i        -0.80866-0.58828i        -0.81046-0.5858i     "
"    -0.81225-0.58331i        -0.81404-0.58081i        -0.81581-0.57831i      "
"  -0.81758-0.57581i        -0.81935-0.5733i          -0.8211-0.57078i        "
"-0.82285-0.56826i        -0.82459-0.56573i        -0.82632-0.5632i         -0"
".82805-0.56066i        -0.82976-0.55812i        -0.83147-0.55557i        -0.8"
"3317-0.55302i        -0.83486-0.55046i        -0.83655-0.54789i        -0.838"
"22-0.54532i        -0.83989-0.54275i        -0.84155-0.54017i        -0.84321"
"-0.53759i        -0.84485-0.535i          -0.84649-0.5324i         -0.84812-0"
".5298i         -0.84974-0.5272i         -0.85136-0.52459i        -0.85296-0.5"
"2198i        -0.85456-0.51936i        -0.85615-0.51673i        -0.85773-0.514"
"1i          -0.8593-0.51147i        -0.86087-0.50883i        -0.86242-0.50619"
"i        -0.86397-0.50354i        -0.86551-0.50089i        -0.86705-0.49823i "
"       -0.86857-0.49557i        -0.87009-0.4929i          -0.8716-0.49023i   "
"     -0.87309-0.48755i        -0.87459-0.48487i        -0.87607-0.48218i     "
"   -0.87755-0.47949i        -0.87901-0.4768i         -0.88047-0.4741i        "
" -0.88192-0.4714i         -0.88336-0.46869i         -0.8848-0.46598i        -"
"0.88622-0.46326i        -0.88764-0.46054i        -0.88905-0.45781i        -0."
"89045-0.45508i        -0.89184-0.45235i        -0.89322-0.44961i         -0.8"
"946-0.44687i        -0.89597-0.44412i        -0.89732-0.44137i        -0.8986"
"7-0.43862i        -0.90002-0.43586i        -0.90135-0.43309i        -0.90267-"
"0.43033i        -0.90399-0.42756i         -0.9053-0.42478i         -0.9066-0."
"422i          -0.90789-0.41922i        -0.90917-0.41643i        -0.91044-0.41"
"364i        -0.91171-0.41084i        -0.91296-0.40804i        -0.91421-0.4052"
"4i        -0.91545-0.40243i        -0.91668-0.39962i         -0.9179-0.39681i"
"        -0.91911-0.39399i        -0.92032-0.39117i        -0.92151-0.38835i  "
"       -0.9227-0.38552i        -0.92388-0.38268i        -0.92505-0.37985i    "
"    -0.92621-0.37701i        -0.92736-0.37416i        -0.92851-0.37132i      "
"  -0.92964-0.36847i        -0.93077-0.36561i        -0.93188-0.36276i        "
"-0.93299-0.3599i         -0.93409-0.35703i        -0.93518-0.35416i        -0"
".93627-0.35129i        -0.93734-0.34842i         -0.9384-0.34554i        -0.9"
"3946-0.34266i        -0.94051-0.33978i        -0.94154-0.33689i        -0.942"
"57-0.334i          -0.94359-0.33111i         -0.9446-0.32821i        -0.94561"
"-0.32531i         -0.9466-0.32241i        -0.94759-0.3195i         -0.94856-0"
".31659i        -0.94953-0.31368i        -0.95049-0.31077i        -0.95144-0.3"
"0785i        -0.95238-0.30493i        -0.95331-0.30201i        -0.95423-0.299"
"08i        -0.95514-0.29615i        -0.95605-0.29322i        -0.95694-0.29028"
"i        -0.95783-0.28735i         -0.9587-0.28441i        -0.95957-0.28146i "
"       -0.96043-0.27852i        -0.96128-0.27557i        -0.96212-0.27262i   "
"     -0.96295-0.26967i        -0.96378-0.26671i        -0.96459-0.26375i     "
"   -0.96539-0.26079i        -0.96619-0.25783i        -0.96698-0.25487i       "
" -0.96775-0.2519i         -0.96852-0.24893i        -0.96928-0.24596i        -"
"0.97003-0.24298i        -0.97077-0.24i            -0.9715-0.23702i        -0."
"97223-0.23404i        -0.97294-0.23106i        -0.97364-0.22807i        -0.97"
"434-0.22508i        -0.97503-0.22209i         -0.9757-0.2191i         -0.9763"
"7-0.21611i        -0.97703-0.21311i        -0.97768-0.21011i        -0.97832-"
"0.20711i        -0.97895-0.20411i        -0.97957-0.2011i         -0.98018-0."
"1981i         -0.98079-0.19509i        -0.98138-0.19208i        -0.98196-0.18"
"907i        -0.98254-0.18606i        -0.98311-0.18304i        -0.98366-0.1800"
"2i        -0.98421-0.177i          -0.98475-0.17398i        -0.98528-0.17096i"
"         -0.9858-0.16794i        -0.98631-0.16491i        -0.98681-0.16189i  "
"       -0.9873-0.15886i        -0.98778-0.15583i        -0.98826-0.1528i     "
"    -0.98872-0.14976i        -0.98918-0.14673i        -0.98962-0.1437i       "
"  -0.99006-0.14066i        -0.99049-0.13762i         -0.9909-0.13458i        "
"-0.99131-0.13154i        -0.99171-0.1285i          -0.9921-0.12545i        -0"
".99248-0.12241i        -0.99285-0.11937i        -0.99321-0.11632i        -0.9"
"9356-0.11327i        -0.99391-0.11022i        -0.99424-0.10717i        -0.994"
"56-0.10412i        -0.99488-0.10107i        -0.99518-0.098017i       -0.99548"
"-0.094963i       -0.99577-0.091909i       -0.99604-0.088854i       -0.99631-0"
".085797i       -0.99657-0.08274i        -0.99682-0.079682i       -0.99706-0.0"
"76624i       -0.99729-0.073565i       -0.99751-0.070505i       -0.99772-0.067"
"444i       -0.99793-0.064383i       -0.99812-0.061321i        -0.9983-0.05825"
"8i       -0.99848-0.055195i       -0.99864-0.052132i        -0.9988-0.049068i"
"       -0.99894-0.046003i       -0.99908-0.042938i        -0.9992-0.039873i  "
"     -0.99932-0.036807i       -0.99943-0.033741i       -0.99953-0.030675i    "
"   -0.99962-0.027608i        -0.9997-0.024541i       -0.99977-0.021474i      "
" -0.99983-0.018407i       -0.99988-0.015339i       -0.99992-0.012272i       -"
"0.99996-0.0092038i      -0.99998-0.0061359i            -1-0.003068i   ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "4"
		    mult_latency	    "6"
		    bram_latency	    "4"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  BlockChoice		  "twiddle_general_3mult"
		  TemplateBlock		  "casper_library/FFTs/Twiddle/twiddle"
		  MemberBlocks		  "twiddle_coeff_0,twiddle_coeff_1,twi"
"ddle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_general_3mult"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_general_3mult"
		    SourceType		    ""
		    ShowPortLabels	    on
		    Coeffs		    "[1+0i                     1-0.003"
"068i        0.99998-0.0061359i       0.99996-0.0092038i       0.99992-0.01227"
"2i        0.99988-0.015339i        0.99983-0.018407i        0.99977-0.021474i"
"         0.9997-0.024541i        0.99962-0.027608i        0.99953-0.030675i  "
"      0.99943-0.033741i        0.99932-0.036807i         0.9992-0.039873i    "
"    0.99908-0.042938i        0.99894-0.046003i         0.9988-0.049068i      "
"  0.99864-0.052132i        0.99848-0.055195i         0.9983-0.058258i        "
"0.99812-0.061321i        0.99793-0.064383i        0.99772-0.067444i        0."
"99751-0.070505i        0.99729-0.073565i        0.99706-0.076624i        0.99"
"682-0.079682i        0.99657-0.08274i         0.99631-0.085797i        0.9960"
"4-0.088854i        0.99577-0.091909i        0.99548-0.094963i        0.99518-"
"0.098017i        0.99488-0.10107i         0.99456-0.10412i         0.99424-0."
"10717i         0.99391-0.11022i         0.99356-0.11327i         0.99321-0.11"
"632i         0.99285-0.11937i         0.99248-0.12241i          0.9921-0.1254"
"5i         0.99171-0.1285i          0.99131-0.13154i          0.9909-0.13458i"
"         0.99049-0.13762i         0.99006-0.14066i         0.98962-0.1437i   "
"       0.98918-0.14673i         0.98872-0.14976i         0.98826-0.1528i     "
"     0.98778-0.15583i          0.9873-0.15886i         0.98681-0.16189i      "
"   0.98631-0.16491i          0.9858-0.16794i         0.98528-0.17096i        "
" 0.98475-0.17398i         0.98421-0.177i           0.98366-0.18002i         0"
".98311-0.18304i         0.98254-0.18606i         0.98196-0.18907i         0.9"
"8138-0.19208i         0.98079-0.19509i         0.98018-0.1981i          0.979"
"57-0.2011i          0.97895-0.20411i         0.97832-0.20711i         0.97768"
"-0.21011i         0.97703-0.21311i         0.97637-0.21611i          0.9757-0"
".2191i          0.97503-0.22209i         0.97434-0.22508i         0.97364-0.2"
"2807i         0.97294-0.23106i         0.97223-0.23404i          0.9715-0.237"
"02i         0.97077-0.24i            0.97003-0.24298i         0.96928-0.24596"
"i         0.96852-0.24893i         0.96775-0.2519i          0.96698-0.25487i "
"        0.96619-0.25783i         0.96539-0.26079i         0.96459-0.26375i   "
"      0.96378-0.26671i         0.96295-0.26967i         0.96212-0.27262i     "
"    0.96128-0.27557i         0.96043-0.27852i         0.95957-0.28146i       "
"   0.9587-0.28441i         0.95783-0.28735i         0.95694-0.29028i         "
"0.95605-0.29322i         0.95514-0.29615i         0.95423-0.29908i         0."
"95331-0.30201i         0.95238-0.30493i         0.95144-0.30785i         0.95"
"049-0.31077i         0.94953-0.31368i         0.94856-0.31659i         0.9475"
"9-0.3195i           0.9466-0.32241i         0.94561-0.32531i          0.9446-"
"0.32821i         0.94359-0.33111i         0.94257-0.334i           0.94154-0."
"33689i         0.94051-0.33978i         0.93946-0.34266i          0.9384-0.34"
"554i         0.93734-0.34842i         0.93627-0.35129i         0.93518-0.3541"
"6i         0.93409-0.35703i         0.93299-0.3599i          0.93188-0.36276i"
"         0.93077-0.36561i         0.92964-0.36847i         0.92851-0.37132i  "
"       0.92736-0.37416i         0.92621-0.37701i         0.92505-0.37985i    "
"     0.92388-0.38268i          0.9227-0.38552i         0.92151-0.38835i      "
"   0.92032-0.39117i         0.91911-0.39399i          0.9179-0.39681i        "
" 0.91668-0.39962i         0.91545-0.40243i         0.91421-0.40524i         0"
".91296-0.40804i         0.91171-0.41084i         0.91044-0.41364i         0.9"
"0917-0.41643i         0.90789-0.41922i          0.9066-0.422i            0.90"
"53-0.42478i         0.90399-0.42756i         0.90267-0.43033i         0.90135"
"-0.43309i         0.90002-0.43586i         0.89867-0.43862i         0.89732-0"
".44137i         0.89597-0.44412i          0.8946-0.44687i         0.89322-0.4"
"4961i         0.89184-0.45235i         0.89045-0.45508i         0.88905-0.457"
"81i         0.88764-0.46054i         0.88622-0.46326i          0.8848-0.46598"
"i         0.88336-0.46869i         0.88192-0.4714i          0.88047-0.4741i  "
"        0.87901-0.4768i          0.87755-0.47949i         0.87607-0.48218i   "
"      0.87459-0.48487i         0.87309-0.48755i          0.8716-0.49023i     "
"    0.87009-0.4929i          0.86857-0.49557i         0.86705-0.49823i       "
"  0.86551-0.50089i         0.86397-0.50354i         0.86242-0.50619i         "
"0.86087-0.50883i          0.8593-0.51147i         0.85773-0.5141i          0."
"85615-0.51673i         0.85456-0.51936i         0.85296-0.52198i         0.85"
"136-0.52459i         0.84974-0.5272i          0.84812-0.5298i          0.8464"
"9-0.5324i          0.84485-0.535i           0.84321-0.53759i         0.84155-"
"0.54017i         0.83989-0.54275i         0.83822-0.54532i         0.83655-0."
"54789i         0.83486-0.55046i         0.83317-0.55302i         0.83147-0.55"
"557i         0.82976-0.55812i         0.82805-0.56066i         0.82632-0.5632"
"i          0.82459-0.56573i         0.82285-0.56826i          0.8211-0.57078i"
"         0.81935-0.5733i          0.81758-0.57581i         0.81581-0.57831i  "
"       0.81404-0.58081i         0.81225-0.58331i         0.81046-0.5858i     "
"     0.80866-0.58828i         0.80685-0.59076i         0.80503-0.59323i      "
"   0.80321-0.5957i          0.80138-0.59816i         0.79954-0.60062i        "
" 0.79769-0.60307i         0.79584-0.60551i         0.79398-0.60795i         0"
".79211-0.61038i         0.79023-0.61281i         0.78835-0.61523i         0.7"
"8646-0.61765i         0.78456-0.62006i         0.78265-0.62246i         0.780"
"74-0.62486i         0.77882-0.62725i         0.77689-0.62964i         0.77495"
"-0.63202i         0.77301-0.63439i         0.77106-0.63676i          0.7691-0"
".63912i         0.76714-0.64148i         0.76517-0.64383i         0.76319-0.6"
"4618i          0.7612-0.64851i         0.75921-0.65085i         0.75721-0.653"
"17i          0.7552-0.65549i         0.75319-0.65781i         0.75117-0.66011"
"i         0.74914-0.66242i          0.7471-0.66471i         0.74506-0.667i   "
"        0.74301-0.66928i         0.74095-0.67156i         0.73889-0.67383i   "
"      0.73682-0.67609i         0.73474-0.67835i         0.73265-0.6806i      "
"    0.73056-0.68285i         0.72846-0.68508i         0.72636-0.68732i       "
"  0.72425-0.68954i         0.72213-0.69176i            0.72-0.69397i         "
"0.71787-0.69618i         0.71573-0.69838i         0.71358-0.70057i         0."
"71143-0.70275i         0.70927-0.70493i         0.70711-0.70711i         0.70"
"493-0.70927i         0.70275-0.71143i         0.70057-0.71358i         0.6983"
"8-0.71573i         0.69618-0.71787i         0.69397-0.72i            0.69176-"
"0.72213i         0.68954-0.72425i         0.68732-0.72636i         0.68508-0."
"72846i         0.68285-0.73056i          0.6806-0.73265i         0.67835-0.73"
"474i         0.67609-0.73682i         0.67383-0.73889i         0.67156-0.7409"
"5i         0.66928-0.74301i           0.667-0.74506i         0.66471-0.7471i "
"         0.66242-0.74914i         0.66011-0.75117i         0.65781-0.75319i  "
"       0.65549-0.7552i          0.65317-0.75721i         0.65085-0.75921i    "
"     0.64851-0.7612i          0.64618-0.76319i         0.64383-0.76517i      "
"   0.64148-0.76714i         0.63912-0.7691i          0.63676-0.77106i        "
" 0.63439-0.77301i         0.63202-0.77495i         0.62964-0.77689i         0"
".62725-0.77882i         0.62486-0.78074i         0.62246-0.78265i         0.6"
"2006-0.78456i         0.61765-0.78646i         0.61523-0.78835i         0.612"
"81-0.79023i         0.61038-0.79211i         0.60795-0.79398i         0.60551"
"-0.79584i         0.60307-0.79769i         0.60062-0.79954i         0.59816-0"
".80138i          0.5957-0.80321i         0.59323-0.80503i         0.59076-0.8"
"0685i         0.58828-0.80866i          0.5858-0.81046i         0.58331-0.812"
"25i         0.58081-0.81404i         0.57831-0.81581i         0.57581-0.81758"
"i          0.5733-0.81935i         0.57078-0.8211i          0.56826-0.82285i "
"        0.56573-0.82459i          0.5632-0.82632i         0.56066-0.82805i   "
"      0.55812-0.82976i         0.55557-0.83147i         0.55302-0.83317i     "
"    0.55046-0.83486i         0.54789-0.83655i         0.54532-0.83822i       "
"  0.54275-0.83989i         0.54017-0.84155i         0.53759-0.84321i         "
"  0.535-0.84485i          0.5324-0.84649i          0.5298-0.84812i          0"
".5272-0.84974i         0.52459-0.85136i         0.52198-0.85296i         0.51"
"936-0.85456i         0.51673-0.85615i          0.5141-0.85773i         0.5114"
"7-0.8593i          0.50883-0.86087i         0.50619-0.86242i         0.50354-"
"0.86397i         0.50089-0.86551i         0.49823-0.86705i         0.49557-0."
"86857i          0.4929-0.87009i         0.49023-0.8716i          0.48755-0.87"
"309i         0.48487-0.87459i         0.48218-0.87607i         0.47949-0.8775"
"5i          0.4768-0.87901i          0.4741-0.88047i          0.4714-0.88192i"
"         0.46869-0.88336i         0.46598-0.8848i          0.46326-0.88622i  "
"       0.46054-0.88764i         0.45781-0.88905i         0.45508-0.89045i    "
"     0.45235-0.89184i         0.44961-0.89322i         0.44687-0.8946i       "
"   0.44412-0.89597i         0.44137-0.89732i         0.43862-0.89867i        "
" 0.43586-0.90002i         0.43309-0.90135i         0.43033-0.90267i         0"
".42756-0.90399i         0.42478-0.9053i            0.422-0.9066i          0.4"
"1922-0.90789i         0.41643-0.90917i         0.41364-0.91044i         0.410"
"84-0.91171i         0.40804-0.91296i         0.40524-0.91421i         0.40243"
"-0.91545i         0.39962-0.91668i         0.39681-0.9179i          0.39399-0"
".91911i         0.39117-0.92032i         0.38835-0.92151i         0.38552-0.9"
"227i          0.38268-0.92388i         0.37985-0.92505i         0.37701-0.926"
"21i         0.37416-0.92736i         0.37132-0.92851i         0.36847-0.92964"
"i         0.36561-0.93077i         0.36276-0.93188i          0.3599-0.93299i "
"        0.35703-0.93409i         0.35416-0.93518i         0.35129-0.93627i   "
"      0.34842-0.93734i         0.34554-0.9384i          0.34266-0.93946i     "
"    0.33978-0.94051i         0.33689-0.94154i           0.334-0.94257i       "
"  0.33111-0.94359i         0.32821-0.9446i          0.32531-0.94561i         "
"0.32241-0.9466i           0.3195-0.94759i         0.31659-0.94856i         0."
"31368-0.94953i         0.31077-0.95049i         0.30785-0.95144i         0.30"
"493-0.95238i         0.30201-0.95331i         0.29908-0.95423i         0.2961"
"5-0.95514i         0.29322-0.95605i         0.29028-0.95694i         0.28735-"
"0.95783i         0.28441-0.9587i          0.28146-0.95957i         0.27852-0."
"96043i         0.27557-0.96128i         0.27262-0.96212i         0.26967-0.96"
"295i         0.26671-0.96378i         0.26375-0.96459i         0.26079-0.9653"
"9i         0.25783-0.96619i         0.25487-0.96698i          0.2519-0.96775i"
"         0.24893-0.96852i         0.24596-0.96928i         0.24298-0.97003i  "
"          0.24-0.97077i         0.23702-0.9715i          0.23404-0.97223i    "
"     0.23106-0.97294i         0.22807-0.97364i         0.22508-0.97434i      "
"   0.22209-0.97503i          0.2191-0.9757i          0.21611-0.97637i        "
" 0.21311-0.97703i         0.21011-0.97768i         0.20711-0.97832i         0"
".20411-0.97895i          0.2011-0.97957i          0.1981-0.98018i         0.1"
"9509-0.98079i         0.19208-0.98138i         0.18907-0.98196i         0.186"
"06-0.98254i         0.18304-0.98311i         0.18002-0.98366i           0.177"
"-0.98421i         0.17398-0.98475i         0.17096-0.98528i         0.16794-0"
".9858i          0.16491-0.98631i         0.16189-0.98681i         0.15886-0.9"
"873i          0.15583-0.98778i          0.1528-0.98826i         0.14976-0.988"
"72i         0.14673-0.98918i          0.1437-0.98962i         0.14066-0.99006"
"i         0.13762-0.99049i         0.13458-0.9909i          0.13154-0.99131i "
"         0.1285-0.99171i         0.12545-0.9921i          0.12241-0.99248i   "
"      0.11937-0.99285i         0.11632-0.99321i         0.11327-0.99356i     "
"    0.11022-0.99391i         0.10717-0.99424i         0.10412-0.99456i       "
"  0.10107-0.99488i        0.098017-0.99518i        0.094963-0.99548i        0"
".091909-0.99577i        0.088854-0.99604i        0.085797-0.99631i         0."
"08274-0.99657i        0.079682-0.99682i        0.076624-0.99706i        0.073"
"565-0.99729i        0.070505-0.99751i        0.067444-0.99772i        0.06438"
"3-0.99793i        0.061321-0.99812i        0.058258-0.9983i         0.055195-"
"0.99848i        0.052132-0.99864i        0.049068-0.9988i         0.046003-0."
"99894i        0.042938-0.99908i        0.039873-0.9992i         0.036807-0.99"
"932i        0.033741-0.99943i        0.030675-0.99953i        0.027608-0.9996"
"2i        0.024541-0.9997i         0.021474-0.99977i        0.018407-0.99983i"
"        0.015339-0.99988i        0.012272-0.99992i       0.0092038-0.99996i  "
"     0.0061359-0.99998i        0.003068-1i           6.1232e-017-1i          "
"   -0.003068-1i            -0.0061359-0.99998i      -0.0092038-0.99996i      "
" -0.012272-0.99992i       -0.015339-0.99988i       -0.018407-0.99983i       -"
"0.021474-0.99977i       -0.024541-0.9997i        -0.027608-0.99962i       -0."
"030675-0.99953i       -0.033741-0.99943i       -0.036807-0.99932i       -0.03"
"9873-0.9992i        -0.042938-0.99908i       -0.046003-0.99894i       -0.0490"
"68-0.9988i        -0.052132-0.99864i       -0.055195-0.99848i       -0.058258"
"-0.9983i        -0.061321-0.99812i       -0.064383-0.99793i       -0.067444-0"
".99772i       -0.070505-0.99751i       -0.073565-0.99729i       -0.076624-0.9"
"9706i       -0.079682-0.99682i        -0.08274-0.99657i       -0.085797-0.996"
"31i       -0.088854-0.99604i       -0.091909-0.99577i       -0.094963-0.99548"
"i       -0.098017-0.99518i        -0.10107-0.99488i        -0.10412-0.99456i "
"       -0.10717-0.99424i        -0.11022-0.99391i        -0.11327-0.99356i   "
"     -0.11632-0.99321i        -0.11937-0.99285i        -0.12241-0.99248i     "
"   -0.12545-0.9921i          -0.1285-0.99171i        -0.13154-0.99131i       "
" -0.13458-0.9909i         -0.13762-0.99049i        -0.14066-0.99006i         "
"-0.1437-0.98962i        -0.14673-0.98918i        -0.14976-0.98872i         -0"
".1528-0.98826i        -0.15583-0.98778i        -0.15886-0.9873i         -0.16"
"189-0.98681i        -0.16491-0.98631i        -0.16794-0.9858i         -0.1709"
"6-0.98528i        -0.17398-0.98475i          -0.177-0.98421i        -0.18002-"
"0.98366i        -0.18304-0.98311i        -0.18606-0.98254i        -0.18907-0."
"98196i        -0.19208-0.98138i        -0.19509-0.98079i         -0.1981-0.98"
"018i         -0.2011-0.97957i        -0.20411-0.97895i        -0.20711-0.9783"
"2i        -0.21011-0.97768i        -0.21311-0.97703i        -0.21611-0.97637i"
"         -0.2191-0.9757i         -0.22209-0.97503i        -0.22508-0.97434i  "
"      -0.22807-0.97364i        -0.23106-0.97294i        -0.23404-0.97223i    "
"    -0.23702-0.9715i            -0.24-0.97077i        -0.24298-0.97003i      "
"  -0.24596-0.96928i        -0.24893-0.96852i         -0.2519-0.96775i        "
"-0.25487-0.96698i        -0.25783-0.96619i        -0.26079-0.96539i        -0"
".26375-0.96459i        -0.26671-0.96378i        -0.26967-0.96295i        -0.2"
"7262-0.96212i        -0.27557-0.96128i        -0.27852-0.96043i        -0.281"
"46-0.95957i        -0.28441-0.9587i         -0.28735-0.95783i        -0.29028"
"-0.95694i        -0.29322-0.95605i        -0.29615-0.95514i        -0.29908-0"
".95423i        -0.30201-0.95331i        -0.30493-0.95238i        -0.30785-0.9"
"5144i        -0.31077-0.95049i        -0.31368-0.94953i        -0.31659-0.948"
"56i         -0.3195-0.94759i        -0.32241-0.9466i         -0.32531-0.94561"
"i        -0.32821-0.9446i         -0.33111-0.94359i          -0.334-0.94257i "
"       -0.33689-0.94154i        -0.33978-0.94051i        -0.34266-0.93946i   "
"     -0.34554-0.9384i         -0.34842-0.93734i        -0.35129-0.93627i     "
"   -0.35416-0.93518i        -0.35703-0.93409i         -0.3599-0.93299i       "
" -0.36276-0.93188i        -0.36561-0.93077i        -0.36847-0.92964i        -"
"0.37132-0.92851i        -0.37416-0.92736i        -0.37701-0.92621i        -0."
"37985-0.92505i        -0.38268-0.92388i        -0.38552-0.9227i         -0.38"
"835-0.92151i        -0.39117-0.92032i        -0.39399-0.91911i        -0.3968"
"1-0.9179i         -0.39962-0.91668i        -0.40243-0.91545i        -0.40524-"
"0.91421i        -0.40804-0.91296i        -0.41084-0.91171i        -0.41364-0."
"91044i        -0.41643-0.90917i        -0.41922-0.90789i          -0.422-0.90"
"66i         -0.42478-0.9053i         -0.42756-0.90399i        -0.43033-0.9026"
"7i        -0.43309-0.90135i        -0.43586-0.90002i        -0.43862-0.89867i"
"        -0.44137-0.89732i        -0.44412-0.89597i        -0.44687-0.8946i   "
"      -0.44961-0.89322i        -0.45235-0.89184i        -0.45508-0.89045i    "
"    -0.45781-0.88905i        -0.46054-0.88764i        -0.46326-0.88622i      "
"  -0.46598-0.8848i         -0.46869-0.88336i         -0.4714-0.88192i        "
" -0.4741-0.88047i         -0.4768-0.87901i        -0.47949-0.87755i        -0"
".48218-0.87607i        -0.48487-0.87459i        -0.48755-0.87309i        -0.4"
"9023-0.8716i          -0.4929-0.87009i        -0.49557-0.86857i        -0.498"
"23-0.86705i        -0.50089-0.86551i        -0.50354-0.86397i        -0.50619"
"-0.86242i        -0.50883-0.86087i        -0.51147-0.8593i          -0.5141-0"
".85773i        -0.51673-0.85615i        -0.51936-0.85456i        -0.52198-0.8"
"5296i        -0.52459-0.85136i         -0.5272-0.84974i         -0.5298-0.848"
"12i         -0.5324-0.84649i          -0.535-0.84485i        -0.53759-0.84321"
"i        -0.54017-0.84155i        -0.54275-0.83989i        -0.54532-0.83822i "
"       -0.54789-0.83655i        -0.55046-0.83486i        -0.55302-0.83317i   "
"     -0.55557-0.83147i        -0.55812-0.82976i        -0.56066-0.82805i     "
"    -0.5632-0.82632i        -0.56573-0.82459i        -0.56826-0.82285i       "
" -0.57078-0.8211i          -0.5733-0.81935i        -0.57581-0.81758i        -"
"0.57831-0.81581i        -0.58081-0.81404i        -0.58331-0.81225i         -0"
".5858-0.81046i        -0.58828-0.80866i        -0.59076-0.80685i        -0.59"
"323-0.80503i         -0.5957-0.80321i        -0.59816-0.80138i        -0.6006"
"2-0.79954i        -0.60307-0.79769i        -0.60551-0.79584i        -0.60795-"
"0.79398i        -0.61038-0.79211i        -0.61281-0.79023i        -0.61523-0."
"78835i        -0.61765-0.78646i        -0.62006-0.78456i        -0.62246-0.78"
"265i        -0.62486-0.78074i        -0.62725-0.77882i        -0.62964-0.7768"
"9i        -0.63202-0.77495i        -0.63439-0.77301i        -0.63676-0.77106i"
"        -0.63912-0.7691i         -0.64148-0.76714i        -0.64383-0.76517i  "
"      -0.64618-0.76319i        -0.64851-0.7612i         -0.65085-0.75921i    "
"    -0.65317-0.75721i        -0.65549-0.7552i         -0.65781-0.75319i      "
"  -0.66011-0.75117i        -0.66242-0.74914i        -0.66471-0.7471i         "
"  -0.667-0.74506i        -0.66928-0.74301i        -0.67156-0.74095i        -0"
".67383-0.73889i        -0.67609-0.73682i        -0.67835-0.73474i         -0."
"6806-0.73265i        -0.68285-0.73056i        -0.68508-0.72846i        -0.687"
"32-0.72636i        -0.68954-0.72425i        -0.69176-0.72213i        -0.69397"
"-0.72i           -0.69618-0.71787i        -0.69838-0.71573i        -0.70057-0"
".71358i        -0.70275-0.71143i        -0.70493-0.70927i        -0.70711-0.7"
"0711i        -0.70927-0.70493i        -0.71143-0.70275i        -0.71358-0.700"
"57i        -0.71573-0.69838i        -0.71787-0.69618i           -0.72-0.69397"
"i        -0.72213-0.69176i        -0.72425-0.68954i        -0.72636-0.68732i "
"       -0.72846-0.68508i        -0.73056-0.68285i        -0.73265-0.6806i    "
"     -0.73474-0.67835i        -0.73682-0.67609i        -0.73889-0.67383i     "
"   -0.74095-0.67156i        -0.74301-0.66928i        -0.74506-0.667i         "
"  -0.7471-0.66471i        -0.74914-0.66242i        -0.75117-0.66011i        -"
"0.75319-0.65781i         -0.7552-0.65549i        -0.75721-0.65317i        -0."
"75921-0.65085i         -0.7612-0.64851i        -0.76319-0.64618i        -0.76"
"517-0.64383i        -0.76714-0.64148i         -0.7691-0.63912i        -0.7710"
"6-0.63676i        -0.77301-0.63439i        -0.77495-0.63202i        -0.77689-"
"0.62964i        -0.77882-0.62725i        -0.78074-0.62486i        -0.78265-0."
"62246i        -0.78456-0.62006i        -0.78646-0.61765i        -0.78835-0.61"
"523i        -0.79023-0.61281i        -0.79211-0.61038i        -0.79398-0.6079"
"5i        -0.79584-0.60551i        -0.79769-0.60307i        -0.79954-0.60062i"
"        -0.80138-0.59816i        -0.80321-0.5957i         -0.80503-0.59323i  "
"      -0.80685-0.59076i        -0.80866-0.58828i        -0.81046-0.5858i     "
"    -0.81225-0.58331i        -0.81404-0.58081i        -0.81581-0.57831i      "
"  -0.81758-0.57581i        -0.81935-0.5733i          -0.8211-0.57078i        "
"-0.82285-0.56826i        -0.82459-0.56573i        -0.82632-0.5632i         -0"
".82805-0.56066i        -0.82976-0.55812i        -0.83147-0.55557i        -0.8"
"3317-0.55302i        -0.83486-0.55046i        -0.83655-0.54789i        -0.838"
"22-0.54532i        -0.83989-0.54275i        -0.84155-0.54017i        -0.84321"
"-0.53759i        -0.84485-0.535i          -0.84649-0.5324i         -0.84812-0"
".5298i         -0.84974-0.5272i         -0.85136-0.52459i        -0.85296-0.5"
"2198i        -0.85456-0.51936i        -0.85615-0.51673i        -0.85773-0.514"
"1i          -0.8593-0.51147i        -0.86087-0.50883i        -0.86242-0.50619"
"i        -0.86397-0.50354i        -0.86551-0.50089i        -0.86705-0.49823i "
"       -0.86857-0.49557i        -0.87009-0.4929i          -0.8716-0.49023i   "
"     -0.87309-0.48755i        -0.87459-0.48487i        -0.87607-0.48218i     "
"   -0.87755-0.47949i        -0.87901-0.4768i         -0.88047-0.4741i        "
" -0.88192-0.4714i         -0.88336-0.46869i         -0.8848-0.46598i        -"
"0.88622-0.46326i        -0.88764-0.46054i        -0.88905-0.45781i        -0."
"89045-0.45508i        -0.89184-0.45235i        -0.89322-0.44961i         -0.8"
"946-0.44687i        -0.89597-0.44412i        -0.89732-0.44137i        -0.8986"
"7-0.43862i        -0.90002-0.43586i        -0.90135-0.43309i        -0.90267-"
"0.43033i        -0.90399-0.42756i         -0.9053-0.42478i         -0.9066-0."
"422i          -0.90789-0.41922i        -0.90917-0.41643i        -0.91044-0.41"
"364i        -0.91171-0.41084i        -0.91296-0.40804i        -0.91421-0.4052"
"4i        -0.91545-0.40243i        -0.91668-0.39962i         -0.9179-0.39681i"
"        -0.91911-0.39399i        -0.92032-0.39117i        -0.92151-0.38835i  "
"       -0.9227-0.38552i        -0.92388-0.38268i        -0.92505-0.37985i    "
"    -0.92621-0.37701i        -0.92736-0.37416i        -0.92851-0.37132i      "
"  -0.92964-0.36847i        -0.93077-0.36561i        -0.93188-0.36276i        "
"-0.93299-0.3599i         -0.93409-0.35703i        -0.93518-0.35416i        -0"
".93627-0.35129i        -0.93734-0.34842i         -0.9384-0.34554i        -0.9"
"3946-0.34266i        -0.94051-0.33978i        -0.94154-0.33689i        -0.942"
"57-0.334i          -0.94359-0.33111i         -0.9446-0.32821i        -0.94561"
"-0.32531i         -0.9466-0.32241i        -0.94759-0.3195i         -0.94856-0"
".31659i        -0.94953-0.31368i        -0.95049-0.31077i        -0.95144-0.3"
"0785i        -0.95238-0.30493i        -0.95331-0.30201i        -0.95423-0.299"
"08i        -0.95514-0.29615i        -0.95605-0.29322i        -0.95694-0.29028"
"i        -0.95783-0.28735i         -0.9587-0.28441i        -0.95957-0.28146i "
"       -0.96043-0.27852i        -0.96128-0.27557i        -0.96212-0.27262i   "
"     -0.96295-0.26967i        -0.96378-0.26671i        -0.96459-0.26375i     "
"   -0.96539-0.26079i        -0.96619-0.25783i        -0.96698-0.25487i       "
" -0.96775-0.2519i         -0.96852-0.24893i        -0.96928-0.24596i        -"
"0.97003-0.24298i        -0.97077-0.24i            -0.9715-0.23702i        -0."
"97223-0.23404i        -0.97294-0.23106i        -0.97364-0.22807i        -0.97"
"434-0.22508i        -0.97503-0.22209i         -0.9757-0.2191i         -0.9763"
"7-0.21611i        -0.97703-0.21311i        -0.97768-0.21011i        -0.97832-"
"0.20711i        -0.97895-0.20411i        -0.97957-0.2011i         -0.98018-0."
"1981i         -0.98079-0.19509i        -0.98138-0.19208i        -0.98196-0.18"
"907i        -0.98254-0.18606i        -0.98311-0.18304i        -0.98366-0.1800"
"2i        -0.98421-0.177i          -0.98475-0.17398i        -0.98528-0.17096i"
"         -0.9858-0.16794i        -0.98631-0.16491i        -0.98681-0.16189i  "
"       -0.9873-0.15886i        -0.98778-0.15583i        -0.98826-0.1528i     "
"    -0.98872-0.14976i        -0.98918-0.14673i        -0.98962-0.1437i       "
"  -0.99006-0.14066i        -0.99049-0.13762i         -0.9909-0.13458i        "
"-0.99131-0.13154i        -0.99171-0.1285i          -0.9921-0.12545i        -0"
".99248-0.12241i        -0.99285-0.11937i        -0.99321-0.11632i        -0.9"
"9356-0.11327i        -0.99391-0.11022i        -0.99424-0.10717i        -0.994"
"56-0.10412i        -0.99488-0.10107i        -0.99518-0.098017i       -0.99548"
"-0.094963i       -0.99577-0.091909i       -0.99604-0.088854i       -0.99631-0"
".085797i       -0.99657-0.08274i        -0.99682-0.079682i       -0.99706-0.0"
"76624i       -0.99729-0.073565i       -0.99751-0.070505i       -0.99772-0.067"
"444i       -0.99793-0.064383i       -0.99812-0.061321i        -0.9983-0.05825"
"8i       -0.99848-0.055195i       -0.99864-0.052132i        -0.9988-0.049068i"
"       -0.99894-0.046003i       -0.99908-0.042938i        -0.9992-0.039873i  "
"     -0.99932-0.036807i       -0.99943-0.033741i       -0.99953-0.030675i    "
"   -0.99962-0.027608i        -0.9997-0.024541i       -0.99977-0.021474i      "
" -0.99983-0.018407i       -0.99988-0.015339i       -0.99992-0.012272i       -"
"0.99996-0.0092038i      -0.99998-0.0061359i            -1-0.003068i   ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "4"
		    mult_latency	    "6"
		    bram_latency	    "4"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "a+bw"
		  Position		  [935, 48, 965, 62]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a-bw"
		  Position		  [920, 528, 950, 542]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "of"
		  Position		  [975, 818, 1005, 832]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [305, 348, 335, 362]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [95, 0]
		  DstBlock		  "Logical13"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical13"
		  SrcPort		  1
		  DstBlock		  "of"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Logical13"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay3"
		  SrcPort		  1
		  Points		  [170, 0]
		  Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical7"
		  SrcPort		  1
		  Points		  [0, 230]
		  DstBlock		  "Logical"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "AddSub3"
		  SrcPort		  1
		  Points		  [25, 0; 0, 475; 30, 0]
		  Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical10"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Logical11"
		  SrcPort		  1
		  Points		  [5, 0; 0, -80]
		  DstBlock		  "Logical10"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical12"
		  SrcPort		  1
		  DstBlock		  "Logical10"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice16"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		  }
		}
		Line {
		  SrcBlock		  "Slice15"
		  SrcPort		  1
		  Points		  [30, 0]
		  DstBlock		  "Logical12"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice14"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Slice13"
		  SrcPort		  1
		  Points		  [5, 0; 0, 20]
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert3"
		  SrcPort		  1
		  Points		  [140, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Scale3"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Mux3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux3"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  Points		  [55, 0; 0, 295; 30, 0]
		  Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical8"
		  SrcPort		  1
		  Points		  [0, -50]
		  DstBlock		  "Logical7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical9"
		  SrcPort		  1
		  DstBlock		  "Logical7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice12"
		  SrcPort		  1
		  Points		  [0, 0; 20, 0]
		  Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		  }
		  Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "Slice11"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Slice10"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Slice9"
		  SrcPort		  1
		  Points		  [5, 0; 0, 20]
		  Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert2"
		  SrcPort		  1
		  DstBlock		  "ri_to_c1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Scale2"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Mux2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux2"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  Points		  [0, 460]
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical5"
		  SrcPort		  1
		  Points		  [5, 0; 0, -80]
		  DstBlock		  "Logical4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical6"
		  SrcPort		  1
		  DstBlock		  "Logical4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice8"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		  }
		}
		Line {
		  SrcBlock		  "Slice7"
		  SrcPort		  1
		  Points		  [30, 0]
		  DstBlock		  "Logical6"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice6"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Slice5"
		  SrcPort		  1
		  Points		  [5, 0; 0, 20]
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert1"
		  SrcPort		  1
		  Points		  [140, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Scale1"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical2"
		  SrcPort		  1
		  Points		  [5, 0; 0, -80]
		  DstBlock		  "Logical1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical3"
		  SrcPort		  1
		  DstBlock		  "Logical1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice4"
		  SrcPort		  1
		  Points		  [0, 0; 20, 0]
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		  }
		  Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "Slice3"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [5, 0; 0, 20]
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Scale"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "shift"
		  SrcPort		  1
		  DstBlock		  "Delay3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  Points		  [95, 0; 0, 115]
		  Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  Points		  [25, 0; 0, -60; 65, 0]
		  Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c1"
		  SrcPort		  1
		  DstBlock		  "a-bw"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "a+bw"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "twiddle"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "twiddle"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "twiddle"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "twiddle"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "twiddle"
		  SrcPort		  2
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "twiddle"
		  SrcPort		  3
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "twiddle"
		  SrcPort		  4
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "twiddle"
		  SrcPort		  5
		  Points		  [5, 0]
		  DstBlock		  "Delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "butterfly1_1"
	      Ports		      [4, 4]
	      Position		      [220, 302, 300, 378]
	      AttributesFormatString  "FFTSize=12, Coeffs=[0   512   256   768"
"   128   640   384   896    64   576   320   832   192   704   448   960    3"
"2   544   288   800   160   672   416   928    96   608   352   864   224   7"
"36   480   992    16   528   272   784   144   656   400   912    80   592   "
"336   848   208   720   464   976    48   560   304   816   176   688   432  "
" 944   112   624   368   880   240   752   496  1008     8   520   264   776 "
"  136   648   392   904    72   584   328   840   200   712   456   968    40"
"   552   296   808   168   680   424   936   104   616   360   872   232   74"
"4   488  1000    24   536   280   792   152   664   408   920    88   600   3"
"44   856   216   728   472   984    56   568   312   824   184   696   440   "
"952   120   632   376   888   248   760   504  1016     4   516   260   772  "
" 132   644   388   900    68   580   324   836   196   708   452   964    36 "
"  548   292   804   164   676   420   932   100   612   356   868   228   740"
"   484   996    20   532   276   788   148   660   404   916    84   596   34"
"0   852   212   724   468   980    52   564   308   820   180   692   436   9"
"48   116   628   372   884   244   756   500  1012    12   524   268   780   "
"140   652   396   908    76   588   332   844   204   716   460   972    44  "
" 556   300   812   172   684   428   940   108   620   364   876   236   748 "
"  492  1004    28   540   284   796   156   668   412   924    92   604   348"
"   860   220   732   476   988    60   572   316   828   188   700   444   95"
"6   124   636   380   892   252   764   508  1020     2   514   258   770   1"
"30   642   386   898    66   578   322   834   194   706   450   962    34   "
"546   290   802   162   674   418   930    98   610   354   866   226   738  "
" 482   994    18   530   274   786   146   658   402   914    82   594   338 "
"  850   210   722   466   978    50   562   306   818   178   690   434   946"
"   114   626   370   882   242   754   498  1010    10   522   266   778   13"
"8   650   394   906    74   586   330   842   202   714   458   970    42   5"
"54   298   810   170   682   426   938   106   618   362   874   234   746   "
"490  1002    26   538   282   794   154   666   410   922    90   602   346  "
" 858   218   730   474   986    58   570   314   826   186   698   442   954 "
"  122   634   378   890   250   762   506  1018     6   518   262   774   134"
"   646   390   902    70   582   326   838   198   710   454   966    38   55"
"0   294   806   166   678   422   934   102   614   358   870   230   742   4"
"86   998    22   534   278   790   150   662   406   918    86   598   342   "
"854   214   726   470   982    54   566   310   822   182   694   438   950  "
" 118   630   374   886   246   758   502  1014    14   526   270   782   142 "
"  654   398   910    78   590   334   846   206   718   462   974    46   558"
"   302   814   174   686   430   942   110   622   366   878   238   750   49"
"4  1006    30   542   286   798   158   670   414   926    94   606   350   8"
"62   222   734   478   990    62   574   318   830   190   702   446   958   "
"126   638   382   894   254   766   510  1022     1   513   257   769   129  "
" 641   385   897    65   577   321   833   193   705   449   961    33   545 "
"  289   801   161   673   417   929    97   609   353   865   225   737   481"
"   993    17   529   273   785   145   657   401   913    81   593   337   84"
"9   209   721   465   977    49   561   305   817   177   689   433   945   1"
"13   625   369   881   241   753   497  1009     9   521   265   777   137   "
"649   393   905    73   585   329   841   201   713   457   969    41   553  "
" 297   809   169   681   425   937   105   617   361   873   233   745   489 "
" 1001    25   537   281   793   153   665   409   921    89   601   345   857"
"   217   729   473   985    57   569   313   825   185   697   441   953   12"
"1   633   377   889   249   761   505  1017     5   517   261   773   133   6"
"45   389   901    69   581   325   837   197   709   453   965    37   549   "
"293   805   165   677   421   933   101   613   357   869   229   741   485  "
" 997    21   533   277   789   149   661   405   917    85   597   341   853 "
"  213   725   469   981    53   565   309   821   181   693   437   949   117"
"   629   373   885   245   757   501  1013    13   525   269   781   141   65"
"3   397   909    77   589   333   845   205   717   461   973    45   557   3"
"01   813   173   685   429   941   109   621   365   877   237   749   493  1"
"005    29   541   285   797   157   669   413   925    93   605   349   861  "
" 221   733   477   989    61   573   317   829   189   701   445   957   125 "
"  637   381   893   253   765   509  1021     3   515   259   771   131   643"
"   387   899    67   579   323   835   195   707   451   963    35   547   29"
"1   803   163   675   419   931    99   611   355   867   227   739   483   9"
"95    19   531   275   787   147   659   403   915    83   595   339   851   "
"211   723   467   979    51   563   307   819   179   691   435   947   115  "
" 627   371   883   243   755   499  1011    11   523   267   779   139   651 "
"  395   907    75   587   331   843   203   715   459   971    43   555   299"
"   811   171   683   427   939   107   619   363   875   235   747   491  100"
"3    27   539   283   795   155   667   411   923    91   603   347   859   2"
"19   731   475   987    59   571   315   827   187   699   443   955   123   "
"635   379   891   251   763   507  1019     7   519   263   775   135   647  "
" 391   903    71   583   327   839   199   711   455   967    39   551   295 "
"  807   167   679   423   935   103   615   359   871   231   743   487   999"
"    23   535   279   791   151   663   407   919    87   599   343   855   21"
"5   727   471   983    55   567   311   823   183   695   439   951   119   6"
"31   375   887   247   759   503  1015    15   527   271   783   143   655   "
"399   911    79   591   335   847   207   719   463   975    47   559   303  "
" 815   175   687   431   943   111   623   367   879   239   751   495  1007 "
"   31   543   287   799   159   671   415   927    95   607   351   863   223"
"   735   479   991    63   575   319   831   191   703   447   959   127   63"
"9   383   895   255   767   511  1023],\n StepPeriod=0, BitWidth=18"
	      AncestorBlock	      "casper_library/FFTs/butterfly_direct"
	      UserDataPersistent      on
	      UserData		      "DataTag57"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "butterfly_direct"
	      MaskPromptString	      "Size of FFT: (2^?)|Coefficients: (0 to "
"2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add Latency|"
"Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behavior|Ov"
"erflow Behavior"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,edit"
",popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),po"
"pup(Wrap|Saturate|Error)"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,"
	      MaskVariables	      "FFTSize=@1;Coeffs=@2;StepPeriod=@3;BitW"
"idth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quantizati"
"on=&9;overflow=&10;"
	      MaskInitialization      "butterfly_direct_init(gcb,...\n        "
"      'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n           "
"   'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,...\n    "
"          'add_latency', add_latency,...\n              'mult_latency', mult_"
"latency,...\n              'bram_latency', bram_latency,...\n              'u"
"se_bram',use_bram,...\n              'quantization',quantization,...\n       "
"       'overflow',overflow);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "12|[ 0 512 256 768 128 640 384 896 64 5"
"76 320 832 192 704 448 960 32 544 288 800 160 672 416 928 96 608 352 864 224 "
"736 480 992 16 528 272 784 144 656 400 912 80 592 336 848 208 720 464 976 48 "
"560 304 816 176 688 432 944 112 624 368 880 240 752 496 1008 8 520 264 776 13"
"6 648 392 904 72 584 328 840 200 712 456 968 40 552 296 808 168 680 424 936 1"
"04 616 360 872 232 744 488 1000 24 536 280 792 152 664 408 920 88 600 344 856"
" 216 728 472 984 56 568 312 824 184 696 440 952 120 632 376 888 248 760 504 1"
"016 4 516 260 772 132 644 388 900 68 580 324 836 196 708 452 964 36 548 292 8"
"04 164 676 420 932 100 612 356 868 228 740 484 996 20 532 276 788 148 660 404"
" 916 84 596 340 852 212 724 468 980 52 564 308 820 180 692 436 948 116 628 37"
"2 884 244 756 500 1012 12 524 268 780 140 652 396 908 76 588 332 844 204 716 "
"460 972 44 556 300 812 172 684 428 940 108 620 364 876 236 748 492 1004 28 54"
"0 284 796 156 668 412 924 92 604 348 860 220 732 476 988 60 572 316 828 188 7"
"00 444 956 124 636 380 892 252 764 508 1020 2 514 258 770 130 642 386 898 66 "
"578 322 834 194 706 450 962 34 546 290 802 162 674 418 930 98 610 354 866 226"
" 738 482 994 18 530 274 786 146 658 402 914 82 594 338 850 210 722 466 978 50"
" 562 306 818 178 690 434 946 114 626 370 882 242 754 498 1010 10 522 266 778 "
"138 650 394 906 74 586 330 842 202 714 458 970 42 554 298 810 170 682 426 938"
" 106 618 362 874 234 746 490 1002 26 538 282 794 154 666 410 922 90 602 346 8"
"58 218 730 474 986 58 570 314 826 186 698 442 954 122 634 378 890 250 762 506"
" 1018 6 518 262 774 134 646 390 902 70 582 326 838 198 710 454 966 38 550 294"
" 806 166 678 422 934 102 614 358 870 230 742 486 998 22 534 278 790 150 662 4"
"06 918 86 598 342 854 214 726 470 982 54 566 310 822 182 694 438 950 118 630 "
"374 886 246 758 502 1014 14 526 270 782 142 654 398 910 78 590 334 846 206 71"
"8 462 974 46 558 302 814 174 686 430 942 110 622 366 878 238 750 494 1006 30 "
"542 286 798 158 670 414 926 94 606 350 862 222 734 478 990 62 574 318 830 190"
" 702 446 958 126 638 382 894 254 766 510 1022 1 513 257 769 129 641 385 897 6"
"5 577 321 833 193 705 449 961 33 545 289 801 161 673 417 929 97 609 353 865 2"
"25 737 481 993 17 529 273 785 145 657 401 913 81 593 337 849 209 721 465 977 "
"49 561 305 817 177 689 433 945 113 625 369 881 241 753 497 1009 9 521 265 777"
" 137 649 393 905 73 585 329 841 201 713 457 969 41 553 297 809 169 681 425 93"
"7 105 617 361 873 233 745 489 1001 25 537 281 793 153 665 409 921 89 601 345 "
"857 217 729 473 985 57 569 313 825 185 697 441 953 121 633 377 889 249 761 50"
"5 1017 5 517 261 773 133 645 389 901 69 581 325 837 197 709 453 965 37 549 29"
"3 805 165 677 421 933 101 613 357 869 229 741 485 997 21 533 277 789 149 661 "
"405 917 85 597 341 853 213 725 469 981 53 565 309 821 181 693 437 949 117 629"
" 373 885 245 757 501 1013 13 525 269 781 141 653 397 909 77 589 333 845 205 7"
"17 461 973 45 557 301 813 173 685 429 941 109 621 365 877 237 749 493 1005 29"
" 541 285 797 157 669 413 925 93 605 349 861 221 733 477 989 61 573 317 829 18"
"9 701 445 957 125 637 381 893 253 765 509 1021 3 515 259 771 131 643 387 899 "
"67 579 323 835 195 707 451 963 35 547 291 803 163 675 419 931 99 611 355 867 "
"227 739 483 995 19 531 275 787 147 659 403 915 83 595 339 851 211 723 467 979"
" 51 563 307 819 179 691 435 947 115 627 371 883 243 755 499 1011 11 523 267 7"
"79 139 651 395 907 75 587 331 843 203 715 459 971 43 555 299 811 171 683 427 "
"939 107 619 363 875 235 747 491 1003 27 539 283 795 155 667 411 923 91 603 34"
"7 859 219 731 475 987 59 571 315 827 187 699 443 955 123 635 379 891 251 763 "
"507 1019 7 519 263 775 135 647 391 903 71 583 327 839 199 711 455 967 39 551 "
"295 807 167 679 423 935 103 615 359 871 231 743 487 999 23 535 279 791 151 66"
"3 407 919 87 599 343 855 215 727 471 983 55 567 311 823 183 695 439 951 119 6"
"31 375 887 247 759 503 1015 15 527 271 783 143 655 399 911 79 591 335 847 207"
" 719 463 975 47 559 303 815 175 687 431 943 111 623 367 879 239 751 495 1007 "
"31 543 287 799 159 671 415 927 95 607 351 863 223 735 479 991 63 575 319 831 "
"191 703 447 959 127 639 383 895 255 767 511 1023]|0|18|4|6|4|1|Truncate|Wrap"
	      MaskTabNameString	      ",,,,,,,,,"
	      System {
		Name			"butterfly1_1"
		Location		[0, 74, 996, 728]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [20, 153, 50, 167]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [40, 178, 70, 192]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 203, 45, 217]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "shift"
		  Position		  [245, 18, 275, 32]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [2, 1]
		  Position		  [315, 83, 360, 127]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [2, 1]
		  Position		  [315, 148, 360, 192]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [2, 1]
		  Position		  [315, 208, 360, 252]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub3"
		  Ports			  [2, 1]
		  Position		  [315, 268, 360, 312]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [680, 25, 720, 65]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert1"
		  Ports			  [1, 1]
		  Position		  [675, 265, 715, 305]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert2"
		  Ports			  [1, 1]
		  Position		  [665, 505, 705, 545]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert3"
		  Ports			  [1, 1]
		  Position		  [660, 745, 700, 785]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [230, 332, 275, 378]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2 * add_latency + 1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay3"
		  Ports			  [1, 1]
		  Position		  [330, 12, 350, 38]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [745, 703, 795, 737]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [4, 1]
		  Position		  [845, 814, 890, 856]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [2, 1]
		  Position		  [780, 108, 825, 152]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical10"
		  Ports			  [2, 1]
		  Position		  [760, 828, 805, 872]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical11"
		  Ports			  [4, 1]
		  Position		  [685, 918, 730, 962]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "NOR"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical12"
		  Ports			  [4, 1]
		  Position		  [685, 818, 730, 862]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical13"
		  Ports			  [2, 1]
		  Position		  [910, 803, 955, 847]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical2"
		  Ports			  [4, 1]
		  Position		  [705, 198, 750, 242]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "NOR"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical3"
		  Ports			  [4, 1]
		  Position		  [705, 98, 750, 142]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  Ports			  [2, 1]
		  Position		  [775, 348, 820, 392]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical5"
		  Ports			  [4, 1]
		  Position		  [700, 438, 745, 482]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "NOR"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical6"
		  Ports			  [4, 1]
		  Position		  [700, 338, 745, 382]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical7"
		  Ports			  [2, 1]
		  Position		  [765, 588, 810, 632]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical8"
		  Ports			  [4, 1]
		  Position		  [690, 648, 735, 692]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "NOR"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical9"
		  Ports			  [4, 1]
		  Position		  [690, 578, 735, 622]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [560, 12, 585, 78]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [555, 252, 580, 318]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux2"
		  Ports			  [3, 1]
		  Position		  [545, 492, 570, 558]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux3"
		  Ports			  [3, 1]
		  Position		  [540, 732, 565, 798]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Scale"
		  Ports			  [1, 1]
		  Position		  [470, 57, 525, 113]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "-1"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Scale1"
		  Ports			  [1, 1]
		  Position		  [475, 297, 530, 353]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "-1"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Scale2"
		  Ports			  [1, 1]
		  Position		  [465, 537, 520, 593]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "-1"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Scale3"
		  Ports			  [1, 1]
		  Position		  [460, 777, 515, 833]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "-1"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [620, 68, 655, 82]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice10"
		  Ports			  [1, 1]
		  Position		  [605, 578, 640, 592]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-1"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice11"
		  Ports			  [1, 1]
		  Position		  [605, 608, 640, 622]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-2"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice12"
		  Ports			  [1, 1]
		  Position		  [605, 638, 640, 652]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-3"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice13"
		  Ports			  [1, 1]
		  Position		  [600, 788, 635, 802]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice14"
		  Ports			  [1, 1]
		  Position		  [600, 818, 635, 832]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-1"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice15"
		  Ports			  [1, 1]
		  Position		  [600, 848, 635, 862]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-2"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice16"
		  Ports			  [1, 1]
		  Position		  [600, 878, 635, 892]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-3"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  Ports			  [1, 1]
		  Position		  [620, 98, 655, 112]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-1"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3"
		  Ports			  [1, 1]
		  Position		  [620, 128, 655, 142]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-2"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice4"
		  Ports			  [1, 1]
		  Position		  [620, 158, 655, 172]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-3"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice5"
		  Ports			  [1, 1]
		  Position		  [615, 308, 650, 322]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice6"
		  Ports			  [1, 1]
		  Position		  [615, 338, 650, 352]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-1"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice7"
		  Ports			  [1, 1]
		  Position		  [615, 368, 650, 382]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-2"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice8"
		  Ports			  [1, 1]
		  Position		  [615, 398, 650, 412]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-3"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice9"
		  Ports			  [1, 1]
		  Position		  [605, 548, 640, 562]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [875, 34, 915, 76]
		  UserDataPersistent	  on
		  UserData		  "DataTag58"
		  SourceBlock		  "casper_library/Misc/ri_to_c"
		  SourceType		  "ri_to_c"
		  ShowPortLabels	  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "ri_to_c1"
		  Ports			  [2, 1]
		  Position		  [860, 514, 900, 556]
		  UserDataPersistent	  on
		  UserData		  "DataTag59"
		  SourceBlock		  "casper_library/Misc/ri_to_c"
		  SourceType		  "ri_to_c"
		  ShowPortLabels	  on
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "twiddle"
		  Ports			  [3, 5]
		  Position		  [115, 145, 205, 225]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i                     1-0.003"
"068i        0.99998-0.0061359i       0.99996-0.0092038i       0.99992-0.01227"
"2i        0.99988-0.015339i        0.99983-0.018407i        0.99977-0.021474i"
"         0.9997-0.024541i        0.99962-0.027608i        0.99953-0.030675i  "
"      0.99943-0.033741i        0.99932-0.036807i         0.9992-0.039873i    "
"    0.99908-0.042938i        0.99894-0.046003i         0.9988-0.049068i      "
"  0.99864-0.052132i        0.99848-0.055195i         0.9983-0.058258i        "
"0.99812-0.061321i        0.99793-0.064383i        0.99772-0.067444i        0."
"99751-0.070505i        0.99729-0.073565i        0.99706-0.076624i        0.99"
"682-0.079682i        0.99657-0.08274i         0.99631-0.085797i        0.9960"
"4-0.088854i        0.99577-0.091909i        0.99548-0.094963i        0.99518-"
"0.098017i        0.99488-0.10107i         0.99456-0.10412i         0.99424-0."
"10717i         0.99391-0.11022i         0.99356-0.11327i         0.99321-0.11"
"632i         0.99285-0.11937i         0.99248-0.12241i          0.9921-0.1254"
"5i         0.99171-0.1285i          0.99131-0.13154i          0.9909-0.13458i"
"         0.99049-0.13762i         0.99006-0.14066i         0.98962-0.1437i   "
"       0.98918-0.14673i         0.98872-0.14976i         0.98826-0.1528i     "
"     0.98778-0.15583i          0.9873-0.15886i         0.98681-0.16189i      "
"   0.98631-0.16491i          0.9858-0.16794i         0.98528-0.17096i        "
" 0.98475-0.17398i         0.98421-0.177i           0.98366-0.18002i         0"
".98311-0.18304i         0.98254-0.18606i         0.98196-0.18907i         0.9"
"8138-0.19208i         0.98079-0.19509i         0.98018-0.1981i          0.979"
"57-0.2011i          0.97895-0.20411i         0.97832-0.20711i         0.97768"
"-0.21011i         0.97703-0.21311i         0.97637-0.21611i          0.9757-0"
".2191i          0.97503-0.22209i         0.97434-0.22508i         0.97364-0.2"
"2807i         0.97294-0.23106i         0.97223-0.23404i          0.9715-0.237"
"02i         0.97077-0.24i            0.97003-0.24298i         0.96928-0.24596"
"i         0.96852-0.24893i         0.96775-0.2519i          0.96698-0.25487i "
"        0.96619-0.25783i         0.96539-0.26079i         0.96459-0.26375i   "
"      0.96378-0.26671i         0.96295-0.26967i         0.96212-0.27262i     "
"    0.96128-0.27557i         0.96043-0.27852i         0.95957-0.28146i       "
"   0.9587-0.28441i         0.95783-0.28735i         0.95694-0.29028i         "
"0.95605-0.29322i         0.95514-0.29615i         0.95423-0.29908i         0."
"95331-0.30201i         0.95238-0.30493i         0.95144-0.30785i         0.95"
"049-0.31077i         0.94953-0.31368i         0.94856-0.31659i         0.9475"
"9-0.3195i           0.9466-0.32241i         0.94561-0.32531i          0.9446-"
"0.32821i         0.94359-0.33111i         0.94257-0.334i           0.94154-0."
"33689i         0.94051-0.33978i         0.93946-0.34266i          0.9384-0.34"
"554i         0.93734-0.34842i         0.93627-0.35129i         0.93518-0.3541"
"6i         0.93409-0.35703i         0.93299-0.3599i          0.93188-0.36276i"
"         0.93077-0.36561i         0.92964-0.36847i         0.92851-0.37132i  "
"       0.92736-0.37416i         0.92621-0.37701i         0.92505-0.37985i    "
"     0.92388-0.38268i          0.9227-0.38552i         0.92151-0.38835i      "
"   0.92032-0.39117i         0.91911-0.39399i          0.9179-0.39681i        "
" 0.91668-0.39962i         0.91545-0.40243i         0.91421-0.40524i         0"
".91296-0.40804i         0.91171-0.41084i         0.91044-0.41364i         0.9"
"0917-0.41643i         0.90789-0.41922i          0.9066-0.422i            0.90"
"53-0.42478i         0.90399-0.42756i         0.90267-0.43033i         0.90135"
"-0.43309i         0.90002-0.43586i         0.89867-0.43862i         0.89732-0"
".44137i         0.89597-0.44412i          0.8946-0.44687i         0.89322-0.4"
"4961i         0.89184-0.45235i         0.89045-0.45508i         0.88905-0.457"
"81i         0.88764-0.46054i         0.88622-0.46326i          0.8848-0.46598"
"i         0.88336-0.46869i         0.88192-0.4714i          0.88047-0.4741i  "
"        0.87901-0.4768i          0.87755-0.47949i         0.87607-0.48218i   "
"      0.87459-0.48487i         0.87309-0.48755i          0.8716-0.49023i     "
"    0.87009-0.4929i          0.86857-0.49557i         0.86705-0.49823i       "
"  0.86551-0.50089i         0.86397-0.50354i         0.86242-0.50619i         "
"0.86087-0.50883i          0.8593-0.51147i         0.85773-0.5141i          0."
"85615-0.51673i         0.85456-0.51936i         0.85296-0.52198i         0.85"
"136-0.52459i         0.84974-0.5272i          0.84812-0.5298i          0.8464"
"9-0.5324i          0.84485-0.535i           0.84321-0.53759i         0.84155-"
"0.54017i         0.83989-0.54275i         0.83822-0.54532i         0.83655-0."
"54789i         0.83486-0.55046i         0.83317-0.55302i         0.83147-0.55"
"557i         0.82976-0.55812i         0.82805-0.56066i         0.82632-0.5632"
"i          0.82459-0.56573i         0.82285-0.56826i          0.8211-0.57078i"
"         0.81935-0.5733i          0.81758-0.57581i         0.81581-0.57831i  "
"       0.81404-0.58081i         0.81225-0.58331i         0.81046-0.5858i     "
"     0.80866-0.58828i         0.80685-0.59076i         0.80503-0.59323i      "
"   0.80321-0.5957i          0.80138-0.59816i         0.79954-0.60062i        "
" 0.79769-0.60307i         0.79584-0.60551i         0.79398-0.60795i         0"
".79211-0.61038i         0.79023-0.61281i         0.78835-0.61523i         0.7"
"8646-0.61765i         0.78456-0.62006i         0.78265-0.62246i         0.780"
"74-0.62486i         0.77882-0.62725i         0.77689-0.62964i         0.77495"
"-0.63202i         0.77301-0.63439i         0.77106-0.63676i          0.7691-0"
".63912i         0.76714-0.64148i         0.76517-0.64383i         0.76319-0.6"
"4618i          0.7612-0.64851i         0.75921-0.65085i         0.75721-0.653"
"17i          0.7552-0.65549i         0.75319-0.65781i         0.75117-0.66011"
"i         0.74914-0.66242i          0.7471-0.66471i         0.74506-0.667i   "
"        0.74301-0.66928i         0.74095-0.67156i         0.73889-0.67383i   "
"      0.73682-0.67609i         0.73474-0.67835i         0.73265-0.6806i      "
"    0.73056-0.68285i         0.72846-0.68508i         0.72636-0.68732i       "
"  0.72425-0.68954i         0.72213-0.69176i            0.72-0.69397i         "
"0.71787-0.69618i         0.71573-0.69838i         0.71358-0.70057i         0."
"71143-0.70275i         0.70927-0.70493i         0.70711-0.70711i         0.70"
"493-0.70927i         0.70275-0.71143i         0.70057-0.71358i         0.6983"
"8-0.71573i         0.69618-0.71787i         0.69397-0.72i            0.69176-"
"0.72213i         0.68954-0.72425i         0.68732-0.72636i         0.68508-0."
"72846i         0.68285-0.73056i          0.6806-0.73265i         0.67835-0.73"
"474i         0.67609-0.73682i         0.67383-0.73889i         0.67156-0.7409"
"5i         0.66928-0.74301i           0.667-0.74506i         0.66471-0.7471i "
"         0.66242-0.74914i         0.66011-0.75117i         0.65781-0.75319i  "
"       0.65549-0.7552i          0.65317-0.75721i         0.65085-0.75921i    "
"     0.64851-0.7612i          0.64618-0.76319i         0.64383-0.76517i      "
"   0.64148-0.76714i         0.63912-0.7691i          0.63676-0.77106i        "
" 0.63439-0.77301i         0.63202-0.77495i         0.62964-0.77689i         0"
".62725-0.77882i         0.62486-0.78074i         0.62246-0.78265i         0.6"
"2006-0.78456i         0.61765-0.78646i         0.61523-0.78835i         0.612"
"81-0.79023i         0.61038-0.79211i         0.60795-0.79398i         0.60551"
"-0.79584i         0.60307-0.79769i         0.60062-0.79954i         0.59816-0"
".80138i          0.5957-0.80321i         0.59323-0.80503i         0.59076-0.8"
"0685i         0.58828-0.80866i          0.5858-0.81046i         0.58331-0.812"
"25i         0.58081-0.81404i         0.57831-0.81581i         0.57581-0.81758"
"i          0.5733-0.81935i         0.57078-0.8211i          0.56826-0.82285i "
"        0.56573-0.82459i          0.5632-0.82632i         0.56066-0.82805i   "
"      0.55812-0.82976i         0.55557-0.83147i         0.55302-0.83317i     "
"    0.55046-0.83486i         0.54789-0.83655i         0.54532-0.83822i       "
"  0.54275-0.83989i         0.54017-0.84155i         0.53759-0.84321i         "
"  0.535-0.84485i          0.5324-0.84649i          0.5298-0.84812i          0"
".5272-0.84974i         0.52459-0.85136i         0.52198-0.85296i         0.51"
"936-0.85456i         0.51673-0.85615i          0.5141-0.85773i         0.5114"
"7-0.8593i          0.50883-0.86087i         0.50619-0.86242i         0.50354-"
"0.86397i         0.50089-0.86551i         0.49823-0.86705i         0.49557-0."
"86857i          0.4929-0.87009i         0.49023-0.8716i          0.48755-0.87"
"309i         0.48487-0.87459i         0.48218-0.87607i         0.47949-0.8775"
"5i          0.4768-0.87901i          0.4741-0.88047i          0.4714-0.88192i"
"         0.46869-0.88336i         0.46598-0.8848i          0.46326-0.88622i  "
"       0.46054-0.88764i         0.45781-0.88905i         0.45508-0.89045i    "
"     0.45235-0.89184i         0.44961-0.89322i         0.44687-0.8946i       "
"   0.44412-0.89597i         0.44137-0.89732i         0.43862-0.89867i        "
" 0.43586-0.90002i         0.43309-0.90135i         0.43033-0.90267i         0"
".42756-0.90399i         0.42478-0.9053i            0.422-0.9066i          0.4"
"1922-0.90789i         0.41643-0.90917i         0.41364-0.91044i         0.410"
"84-0.91171i         0.40804-0.91296i         0.40524-0.91421i         0.40243"
"-0.91545i         0.39962-0.91668i         0.39681-0.9179i          0.39399-0"
".91911i         0.39117-0.92032i         0.38835-0.92151i         0.38552-0.9"
"227i          0.38268-0.92388i         0.37985-0.92505i         0.37701-0.926"
"21i         0.37416-0.92736i         0.37132-0.92851i         0.36847-0.92964"
"i         0.36561-0.93077i         0.36276-0.93188i          0.3599-0.93299i "
"        0.35703-0.93409i         0.35416-0.93518i         0.35129-0.93627i   "
"      0.34842-0.93734i         0.34554-0.9384i          0.34266-0.93946i     "
"    0.33978-0.94051i         0.33689-0.94154i           0.334-0.94257i       "
"  0.33111-0.94359i         0.32821-0.9446i          0.32531-0.94561i         "
"0.32241-0.9466i           0.3195-0.94759i         0.31659-0.94856i         0."
"31368-0.94953i         0.31077-0.95049i         0.30785-0.95144i         0.30"
"493-0.95238i         0.30201-0.95331i         0.29908-0.95423i         0.2961"
"5-0.95514i         0.29322-0.95605i         0.29028-0.95694i         0.28735-"
"0.95783i         0.28441-0.9587i          0.28146-0.95957i         0.27852-0."
"96043i         0.27557-0.96128i         0.27262-0.96212i         0.26967-0.96"
"295i         0.26671-0.96378i         0.26375-0.96459i         0.26079-0.9653"
"9i         0.25783-0.96619i         0.25487-0.96698i          0.2519-0.96775i"
"         0.24893-0.96852i         0.24596-0.96928i         0.24298-0.97003i  "
"          0.24-0.97077i         0.23702-0.9715i          0.23404-0.97223i    "
"     0.23106-0.97294i         0.22807-0.97364i         0.22508-0.97434i      "
"   0.22209-0.97503i          0.2191-0.9757i          0.21611-0.97637i        "
" 0.21311-0.97703i         0.21011-0.97768i         0.20711-0.97832i         0"
".20411-0.97895i          0.2011-0.97957i          0.1981-0.98018i         0.1"
"9509-0.98079i         0.19208-0.98138i         0.18907-0.98196i         0.186"
"06-0.98254i         0.18304-0.98311i         0.18002-0.98366i           0.177"
"-0.98421i         0.17398-0.98475i         0.17096-0.98528i         0.16794-0"
".9858i          0.16491-0.98631i         0.16189-0.98681i         0.15886-0.9"
"873i          0.15583-0.98778i          0.1528-0.98826i         0.14976-0.988"
"72i         0.14673-0.98918i          0.1437-0.98962i         0.14066-0.99006"
"i         0.13762-0.99049i         0.13458-0.9909i          0.13154-0.99131i "
"         0.1285-0.99171i         0.12545-0.9921i          0.12241-0.99248i   "
"      0.11937-0.99285i         0.11632-0.99321i         0.11327-0.99356i     "
"    0.11022-0.99391i         0.10717-0.99424i         0.10412-0.99456i       "
"  0.10107-0.99488i        0.098017-0.99518i        0.094963-0.99548i        0"
".091909-0.99577i        0.088854-0.99604i        0.085797-0.99631i         0."
"08274-0.99657i        0.079682-0.99682i        0.076624-0.99706i        0.073"
"565-0.99729i        0.070505-0.99751i        0.067444-0.99772i        0.06438"
"3-0.99793i        0.061321-0.99812i        0.058258-0.9983i         0.055195-"
"0.99848i        0.052132-0.99864i        0.049068-0.9988i         0.046003-0."
"99894i        0.042938-0.99908i        0.039873-0.9992i         0.036807-0.99"
"932i        0.033741-0.99943i        0.030675-0.99953i        0.027608-0.9996"
"2i        0.024541-0.9997i         0.021474-0.99977i        0.018407-0.99983i"
"        0.015339-0.99988i        0.012272-0.99992i       0.0092038-0.99996i  "
"     0.0061359-0.99998i        0.003068-1i           6.1232e-017-1i          "
"   -0.003068-1i            -0.0061359-0.99998i      -0.0092038-0.99996i      "
" -0.012272-0.99992i       -0.015339-0.99988i       -0.018407-0.99983i       -"
"0.021474-0.99977i       -0.024541-0.9997i        -0.027608-0.99962i       -0."
"030675-0.99953i       -0.033741-0.99943i       -0.036807-0.99932i       -0.03"
"9873-0.9992i        -0.042938-0.99908i       -0.046003-0.99894i       -0.0490"
"68-0.9988i        -0.052132-0.99864i       -0.055195-0.99848i       -0.058258"
"-0.9983i        -0.061321-0.99812i       -0.064383-0.99793i       -0.067444-0"
".99772i       -0.070505-0.99751i       -0.073565-0.99729i       -0.076624-0.9"
"9706i       -0.079682-0.99682i        -0.08274-0.99657i       -0.085797-0.996"
"31i       -0.088854-0.99604i       -0.091909-0.99577i       -0.094963-0.99548"
"i       -0.098017-0.99518i        -0.10107-0.99488i        -0.10412-0.99456i "
"       -0.10717-0.99424i        -0.11022-0.99391i        -0.11327-0.99356i   "
"     -0.11632-0.99321i        -0.11937-0.99285i        -0.12241-0.99248i     "
"   -0.12545-0.9921i          -0.1285-0.99171i        -0.13154-0.99131i       "
" -0.13458-0.9909i         -0.13762-0.99049i        -0.14066-0.99006i         "
"-0.1437-0.98962i        -0.14673-0.98918i        -0.14976-0.98872i         -0"
".1528-0.98826i        -0.15583-0.98778i        -0.15886-0.9873i         -0.16"
"189-0.98681i        -0.16491-0.98631i        -0.16794-0.9858i         -0.1709"
"6-0.98528i        -0.17398-0.98475i          -0.177-0.98421i        -0.18002-"
"0.98366i        -0.18304-0.98311i        -0.18606-0.98254i        -0.18907-0."
"98196i        -0.19208-0.98138i        -0.19509-0.98079i         -0.1981-0.98"
"018i         -0.2011-0.97957i        -0.20411-0.97895i        -0.20711-0.9783"
"2i        -0.21011-0.97768i        -0.21311-0.97703i        -0.21611-0.97637i"
"         -0.2191-0.9757i         -0.22209-0.97503i        -0.22508-0.97434i  "
"      -0.22807-0.97364i        -0.23106-0.97294i        -0.23404-0.97223i    "
"    -0.23702-0.9715i            -0.24-0.97077i        -0.24298-0.97003i      "
"  -0.24596-0.96928i        -0.24893-0.96852i         -0.2519-0.96775i        "
"-0.25487-0.96698i        -0.25783-0.96619i        -0.26079-0.96539i        -0"
".26375-0.96459i        -0.26671-0.96378i        -0.26967-0.96295i        -0.2"
"7262-0.96212i        -0.27557-0.96128i        -0.27852-0.96043i        -0.281"
"46-0.95957i        -0.28441-0.9587i         -0.28735-0.95783i        -0.29028"
"-0.95694i        -0.29322-0.95605i        -0.29615-0.95514i        -0.29908-0"
".95423i        -0.30201-0.95331i        -0.30493-0.95238i        -0.30785-0.9"
"5144i        -0.31077-0.95049i        -0.31368-0.94953i        -0.31659-0.948"
"56i         -0.3195-0.94759i        -0.32241-0.9466i         -0.32531-0.94561"
"i        -0.32821-0.9446i         -0.33111-0.94359i          -0.334-0.94257i "
"       -0.33689-0.94154i        -0.33978-0.94051i        -0.34266-0.93946i   "
"     -0.34554-0.9384i         -0.34842-0.93734i        -0.35129-0.93627i     "
"   -0.35416-0.93518i        -0.35703-0.93409i         -0.3599-0.93299i       "
" -0.36276-0.93188i        -0.36561-0.93077i        -0.36847-0.92964i        -"
"0.37132-0.92851i        -0.37416-0.92736i        -0.37701-0.92621i        -0."
"37985-0.92505i        -0.38268-0.92388i        -0.38552-0.9227i         -0.38"
"835-0.92151i        -0.39117-0.92032i        -0.39399-0.91911i        -0.3968"
"1-0.9179i         -0.39962-0.91668i        -0.40243-0.91545i        -0.40524-"
"0.91421i        -0.40804-0.91296i        -0.41084-0.91171i        -0.41364-0."
"91044i        -0.41643-0.90917i        -0.41922-0.90789i          -0.422-0.90"
"66i         -0.42478-0.9053i         -0.42756-0.90399i        -0.43033-0.9026"
"7i        -0.43309-0.90135i        -0.43586-0.90002i        -0.43862-0.89867i"
"        -0.44137-0.89732i        -0.44412-0.89597i        -0.44687-0.8946i   "
"      -0.44961-0.89322i        -0.45235-0.89184i        -0.45508-0.89045i    "
"    -0.45781-0.88905i        -0.46054-0.88764i        -0.46326-0.88622i      "
"  -0.46598-0.8848i         -0.46869-0.88336i         -0.4714-0.88192i        "
" -0.4741-0.88047i         -0.4768-0.87901i        -0.47949-0.87755i        -0"
".48218-0.87607i        -0.48487-0.87459i        -0.48755-0.87309i        -0.4"
"9023-0.8716i          -0.4929-0.87009i        -0.49557-0.86857i        -0.498"
"23-0.86705i        -0.50089-0.86551i        -0.50354-0.86397i        -0.50619"
"-0.86242i        -0.50883-0.86087i        -0.51147-0.8593i          -0.5141-0"
".85773i        -0.51673-0.85615i        -0.51936-0.85456i        -0.52198-0.8"
"5296i        -0.52459-0.85136i         -0.5272-0.84974i         -0.5298-0.848"
"12i         -0.5324-0.84649i          -0.535-0.84485i        -0.53759-0.84321"
"i        -0.54017-0.84155i        -0.54275-0.83989i        -0.54532-0.83822i "
"       -0.54789-0.83655i        -0.55046-0.83486i        -0.55302-0.83317i   "
"     -0.55557-0.83147i        -0.55812-0.82976i        -0.56066-0.82805i     "
"    -0.5632-0.82632i        -0.56573-0.82459i        -0.56826-0.82285i       "
" -0.57078-0.8211i          -0.5733-0.81935i        -0.57581-0.81758i        -"
"0.57831-0.81581i        -0.58081-0.81404i        -0.58331-0.81225i         -0"
".5858-0.81046i        -0.58828-0.80866i        -0.59076-0.80685i        -0.59"
"323-0.80503i         -0.5957-0.80321i        -0.59816-0.80138i        -0.6006"
"2-0.79954i        -0.60307-0.79769i        -0.60551-0.79584i        -0.60795-"
"0.79398i        -0.61038-0.79211i        -0.61281-0.79023i        -0.61523-0."
"78835i        -0.61765-0.78646i        -0.62006-0.78456i        -0.62246-0.78"
"265i        -0.62486-0.78074i        -0.62725-0.77882i        -0.62964-0.7768"
"9i        -0.63202-0.77495i        -0.63439-0.77301i        -0.63676-0.77106i"
"        -0.63912-0.7691i         -0.64148-0.76714i        -0.64383-0.76517i  "
"      -0.64618-0.76319i        -0.64851-0.7612i         -0.65085-0.75921i    "
"    -0.65317-0.75721i        -0.65549-0.7552i         -0.65781-0.75319i      "
"  -0.66011-0.75117i        -0.66242-0.74914i        -0.66471-0.7471i         "
"  -0.667-0.74506i        -0.66928-0.74301i        -0.67156-0.74095i        -0"
".67383-0.73889i        -0.67609-0.73682i        -0.67835-0.73474i         -0."
"6806-0.73265i        -0.68285-0.73056i        -0.68508-0.72846i        -0.687"
"32-0.72636i        -0.68954-0.72425i        -0.69176-0.72213i        -0.69397"
"-0.72i           -0.69618-0.71787i        -0.69838-0.71573i        -0.70057-0"
".71358i        -0.70275-0.71143i        -0.70493-0.70927i        -0.70711-0.7"
"0711i        -0.70927-0.70493i        -0.71143-0.70275i        -0.71358-0.700"
"57i        -0.71573-0.69838i        -0.71787-0.69618i           -0.72-0.69397"
"i        -0.72213-0.69176i        -0.72425-0.68954i        -0.72636-0.68732i "
"       -0.72846-0.68508i        -0.73056-0.68285i        -0.73265-0.6806i    "
"     -0.73474-0.67835i        -0.73682-0.67609i        -0.73889-0.67383i     "
"   -0.74095-0.67156i        -0.74301-0.66928i        -0.74506-0.667i         "
"  -0.7471-0.66471i        -0.74914-0.66242i        -0.75117-0.66011i        -"
"0.75319-0.65781i         -0.7552-0.65549i        -0.75721-0.65317i        -0."
"75921-0.65085i         -0.7612-0.64851i        -0.76319-0.64618i        -0.76"
"517-0.64383i        -0.76714-0.64148i         -0.7691-0.63912i        -0.7710"
"6-0.63676i        -0.77301-0.63439i        -0.77495-0.63202i        -0.77689-"
"0.62964i        -0.77882-0.62725i        -0.78074-0.62486i        -0.78265-0."
"62246i        -0.78456-0.62006i        -0.78646-0.61765i        -0.78835-0.61"
"523i        -0.79023-0.61281i        -0.79211-0.61038i        -0.79398-0.6079"
"5i        -0.79584-0.60551i        -0.79769-0.60307i        -0.79954-0.60062i"
"        -0.80138-0.59816i        -0.80321-0.5957i         -0.80503-0.59323i  "
"      -0.80685-0.59076i        -0.80866-0.58828i        -0.81046-0.5858i     "
"    -0.81225-0.58331i        -0.81404-0.58081i        -0.81581-0.57831i      "
"  -0.81758-0.57581i        -0.81935-0.5733i          -0.8211-0.57078i        "
"-0.82285-0.56826i        -0.82459-0.56573i        -0.82632-0.5632i         -0"
".82805-0.56066i        -0.82976-0.55812i        -0.83147-0.55557i        -0.8"
"3317-0.55302i        -0.83486-0.55046i        -0.83655-0.54789i        -0.838"
"22-0.54532i        -0.83989-0.54275i        -0.84155-0.54017i        -0.84321"
"-0.53759i        -0.84485-0.535i          -0.84649-0.5324i         -0.84812-0"
".5298i         -0.84974-0.5272i         -0.85136-0.52459i        -0.85296-0.5"
"2198i        -0.85456-0.51936i        -0.85615-0.51673i        -0.85773-0.514"
"1i          -0.8593-0.51147i        -0.86087-0.50883i        -0.86242-0.50619"
"i        -0.86397-0.50354i        -0.86551-0.50089i        -0.86705-0.49823i "
"       -0.86857-0.49557i        -0.87009-0.4929i          -0.8716-0.49023i   "
"     -0.87309-0.48755i        -0.87459-0.48487i        -0.87607-0.48218i     "
"   -0.87755-0.47949i        -0.87901-0.4768i         -0.88047-0.4741i        "
" -0.88192-0.4714i         -0.88336-0.46869i         -0.8848-0.46598i        -"
"0.88622-0.46326i        -0.88764-0.46054i        -0.88905-0.45781i        -0."
"89045-0.45508i        -0.89184-0.45235i        -0.89322-0.44961i         -0.8"
"946-0.44687i        -0.89597-0.44412i        -0.89732-0.44137i        -0.8986"
"7-0.43862i        -0.90002-0.43586i        -0.90135-0.43309i        -0.90267-"
"0.43033i        -0.90399-0.42756i         -0.9053-0.42478i         -0.9066-0."
"422i          -0.90789-0.41922i        -0.90917-0.41643i        -0.91044-0.41"
"364i        -0.91171-0.41084i        -0.91296-0.40804i        -0.91421-0.4052"
"4i        -0.91545-0.40243i        -0.91668-0.39962i         -0.9179-0.39681i"
"        -0.91911-0.39399i        -0.92032-0.39117i        -0.92151-0.38835i  "
"       -0.9227-0.38552i        -0.92388-0.38268i        -0.92505-0.37985i    "
"    -0.92621-0.37701i        -0.92736-0.37416i        -0.92851-0.37132i      "
"  -0.92964-0.36847i        -0.93077-0.36561i        -0.93188-0.36276i        "
"-0.93299-0.3599i         -0.93409-0.35703i        -0.93518-0.35416i        -0"
".93627-0.35129i        -0.93734-0.34842i         -0.9384-0.34554i        -0.9"
"3946-0.34266i        -0.94051-0.33978i        -0.94154-0.33689i        -0.942"
"57-0.334i          -0.94359-0.33111i         -0.9446-0.32821i        -0.94561"
"-0.32531i         -0.9466-0.32241i        -0.94759-0.3195i         -0.94856-0"
".31659i        -0.94953-0.31368i        -0.95049-0.31077i        -0.95144-0.3"
"0785i        -0.95238-0.30493i        -0.95331-0.30201i        -0.95423-0.299"
"08i        -0.95514-0.29615i        -0.95605-0.29322i        -0.95694-0.29028"
"i        -0.95783-0.28735i         -0.9587-0.28441i        -0.95957-0.28146i "
"       -0.96043-0.27852i        -0.96128-0.27557i        -0.96212-0.27262i   "
"     -0.96295-0.26967i        -0.96378-0.26671i        -0.96459-0.26375i     "
"   -0.96539-0.26079i        -0.96619-0.25783i        -0.96698-0.25487i       "
" -0.96775-0.2519i         -0.96852-0.24893i        -0.96928-0.24596i        -"
"0.97003-0.24298i        -0.97077-0.24i            -0.9715-0.23702i        -0."
"97223-0.23404i        -0.97294-0.23106i        -0.97364-0.22807i        -0.97"
"434-0.22508i        -0.97503-0.22209i         -0.9757-0.2191i         -0.9763"
"7-0.21611i        -0.97703-0.21311i        -0.97768-0.21011i        -0.97832-"
"0.20711i        -0.97895-0.20411i        -0.97957-0.2011i         -0.98018-0."
"1981i         -0.98079-0.19509i        -0.98138-0.19208i        -0.98196-0.18"
"907i        -0.98254-0.18606i        -0.98311-0.18304i        -0.98366-0.1800"
"2i        -0.98421-0.177i          -0.98475-0.17398i        -0.98528-0.17096i"
"         -0.9858-0.16794i        -0.98631-0.16491i        -0.98681-0.16189i  "
"       -0.9873-0.15886i        -0.98778-0.15583i        -0.98826-0.1528i     "
"    -0.98872-0.14976i        -0.98918-0.14673i        -0.98962-0.1437i       "
"  -0.99006-0.14066i        -0.99049-0.13762i         -0.9909-0.13458i        "
"-0.99131-0.13154i        -0.99171-0.1285i          -0.9921-0.12545i        -0"
".99248-0.12241i        -0.99285-0.11937i        -0.99321-0.11632i        -0.9"
"9356-0.11327i        -0.99391-0.11022i        -0.99424-0.10717i        -0.994"
"56-0.10412i        -0.99488-0.10107i        -0.99518-0.098017i       -0.99548"
"-0.094963i       -0.99577-0.091909i       -0.99604-0.088854i       -0.99631-0"
".085797i       -0.99657-0.08274i        -0.99682-0.079682i       -0.99706-0.0"
"76624i       -0.99729-0.073565i       -0.99751-0.070505i       -0.99772-0.067"
"444i       -0.99793-0.064383i       -0.99812-0.061321i        -0.9983-0.05825"
"8i       -0.99848-0.055195i       -0.99864-0.052132i        -0.9988-0.049068i"
"       -0.99894-0.046003i       -0.99908-0.042938i        -0.9992-0.039873i  "
"     -0.99932-0.036807i       -0.99943-0.033741i       -0.99953-0.030675i    "
"   -0.99962-0.027608i        -0.9997-0.024541i       -0.99977-0.021474i      "
" -0.99983-0.018407i       -0.99988-0.015339i       -0.99992-0.012272i       -"
"0.99996-0.0092038i      -0.99998-0.0061359i            -1-0.003068i   ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "4"
		    mult_latency	    "6"
		    bram_latency	    "4"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  BlockChoice		  "twiddle_general_3mult"
		  TemplateBlock		  "casper_library/FFTs/Twiddle/twiddle"
		  MemberBlocks		  "twiddle_coeff_0,twiddle_coeff_1,twi"
"ddle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_general_3mult"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_general_3mult"
		    SourceType		    ""
		    ShowPortLabels	    on
		    Coeffs		    "[1+0i                     1-0.003"
"068i        0.99998-0.0061359i       0.99996-0.0092038i       0.99992-0.01227"
"2i        0.99988-0.015339i        0.99983-0.018407i        0.99977-0.021474i"
"         0.9997-0.024541i        0.99962-0.027608i        0.99953-0.030675i  "
"      0.99943-0.033741i        0.99932-0.036807i         0.9992-0.039873i    "
"    0.99908-0.042938i        0.99894-0.046003i         0.9988-0.049068i      "
"  0.99864-0.052132i        0.99848-0.055195i         0.9983-0.058258i        "
"0.99812-0.061321i        0.99793-0.064383i        0.99772-0.067444i        0."
"99751-0.070505i        0.99729-0.073565i        0.99706-0.076624i        0.99"
"682-0.079682i        0.99657-0.08274i         0.99631-0.085797i        0.9960"
"4-0.088854i        0.99577-0.091909i        0.99548-0.094963i        0.99518-"
"0.098017i        0.99488-0.10107i         0.99456-0.10412i         0.99424-0."
"10717i         0.99391-0.11022i         0.99356-0.11327i         0.99321-0.11"
"632i         0.99285-0.11937i         0.99248-0.12241i          0.9921-0.1254"
"5i         0.99171-0.1285i          0.99131-0.13154i          0.9909-0.13458i"
"         0.99049-0.13762i         0.99006-0.14066i         0.98962-0.1437i   "
"       0.98918-0.14673i         0.98872-0.14976i         0.98826-0.1528i     "
"     0.98778-0.15583i          0.9873-0.15886i         0.98681-0.16189i      "
"   0.98631-0.16491i          0.9858-0.16794i         0.98528-0.17096i        "
" 0.98475-0.17398i         0.98421-0.177i           0.98366-0.18002i         0"
".98311-0.18304i         0.98254-0.18606i         0.98196-0.18907i         0.9"
"8138-0.19208i         0.98079-0.19509i         0.98018-0.1981i          0.979"
"57-0.2011i          0.97895-0.20411i         0.97832-0.20711i         0.97768"
"-0.21011i         0.97703-0.21311i         0.97637-0.21611i          0.9757-0"
".2191i          0.97503-0.22209i         0.97434-0.22508i         0.97364-0.2"
"2807i         0.97294-0.23106i         0.97223-0.23404i          0.9715-0.237"
"02i         0.97077-0.24i            0.97003-0.24298i         0.96928-0.24596"
"i         0.96852-0.24893i         0.96775-0.2519i          0.96698-0.25487i "
"        0.96619-0.25783i         0.96539-0.26079i         0.96459-0.26375i   "
"      0.96378-0.26671i         0.96295-0.26967i         0.96212-0.27262i     "
"    0.96128-0.27557i         0.96043-0.27852i         0.95957-0.28146i       "
"   0.9587-0.28441i         0.95783-0.28735i         0.95694-0.29028i         "
"0.95605-0.29322i         0.95514-0.29615i         0.95423-0.29908i         0."
"95331-0.30201i         0.95238-0.30493i         0.95144-0.30785i         0.95"
"049-0.31077i         0.94953-0.31368i         0.94856-0.31659i         0.9475"
"9-0.3195i           0.9466-0.32241i         0.94561-0.32531i          0.9446-"
"0.32821i         0.94359-0.33111i         0.94257-0.334i           0.94154-0."
"33689i         0.94051-0.33978i         0.93946-0.34266i          0.9384-0.34"
"554i         0.93734-0.34842i         0.93627-0.35129i         0.93518-0.3541"
"6i         0.93409-0.35703i         0.93299-0.3599i          0.93188-0.36276i"
"         0.93077-0.36561i         0.92964-0.36847i         0.92851-0.37132i  "
"       0.92736-0.37416i         0.92621-0.37701i         0.92505-0.37985i    "
"     0.92388-0.38268i          0.9227-0.38552i         0.92151-0.38835i      "
"   0.92032-0.39117i         0.91911-0.39399i          0.9179-0.39681i        "
" 0.91668-0.39962i         0.91545-0.40243i         0.91421-0.40524i         0"
".91296-0.40804i         0.91171-0.41084i         0.91044-0.41364i         0.9"
"0917-0.41643i         0.90789-0.41922i          0.9066-0.422i            0.90"
"53-0.42478i         0.90399-0.42756i         0.90267-0.43033i         0.90135"
"-0.43309i         0.90002-0.43586i         0.89867-0.43862i         0.89732-0"
".44137i         0.89597-0.44412i          0.8946-0.44687i         0.89322-0.4"
"4961i         0.89184-0.45235i         0.89045-0.45508i         0.88905-0.457"
"81i         0.88764-0.46054i         0.88622-0.46326i          0.8848-0.46598"
"i         0.88336-0.46869i         0.88192-0.4714i          0.88047-0.4741i  "
"        0.87901-0.4768i          0.87755-0.47949i         0.87607-0.48218i   "
"      0.87459-0.48487i         0.87309-0.48755i          0.8716-0.49023i     "
"    0.87009-0.4929i          0.86857-0.49557i         0.86705-0.49823i       "
"  0.86551-0.50089i         0.86397-0.50354i         0.86242-0.50619i         "
"0.86087-0.50883i          0.8593-0.51147i         0.85773-0.5141i          0."
"85615-0.51673i         0.85456-0.51936i         0.85296-0.52198i         0.85"
"136-0.52459i         0.84974-0.5272i          0.84812-0.5298i          0.8464"
"9-0.5324i          0.84485-0.535i           0.84321-0.53759i         0.84155-"
"0.54017i         0.83989-0.54275i         0.83822-0.54532i         0.83655-0."
"54789i         0.83486-0.55046i         0.83317-0.55302i         0.83147-0.55"
"557i         0.82976-0.55812i         0.82805-0.56066i         0.82632-0.5632"
"i          0.82459-0.56573i         0.82285-0.56826i          0.8211-0.57078i"
"         0.81935-0.5733i          0.81758-0.57581i         0.81581-0.57831i  "
"       0.81404-0.58081i         0.81225-0.58331i         0.81046-0.5858i     "
"     0.80866-0.58828i         0.80685-0.59076i         0.80503-0.59323i      "
"   0.80321-0.5957i          0.80138-0.59816i         0.79954-0.60062i        "
" 0.79769-0.60307i         0.79584-0.60551i         0.79398-0.60795i         0"
".79211-0.61038i         0.79023-0.61281i         0.78835-0.61523i         0.7"
"8646-0.61765i         0.78456-0.62006i         0.78265-0.62246i         0.780"
"74-0.62486i         0.77882-0.62725i         0.77689-0.62964i         0.77495"
"-0.63202i         0.77301-0.63439i         0.77106-0.63676i          0.7691-0"
".63912i         0.76714-0.64148i         0.76517-0.64383i         0.76319-0.6"
"4618i          0.7612-0.64851i         0.75921-0.65085i         0.75721-0.653"
"17i          0.7552-0.65549i         0.75319-0.65781i         0.75117-0.66011"
"i         0.74914-0.66242i          0.7471-0.66471i         0.74506-0.667i   "
"        0.74301-0.66928i         0.74095-0.67156i         0.73889-0.67383i   "
"      0.73682-0.67609i         0.73474-0.67835i         0.73265-0.6806i      "
"    0.73056-0.68285i         0.72846-0.68508i         0.72636-0.68732i       "
"  0.72425-0.68954i         0.72213-0.69176i            0.72-0.69397i         "
"0.71787-0.69618i         0.71573-0.69838i         0.71358-0.70057i         0."
"71143-0.70275i         0.70927-0.70493i         0.70711-0.70711i         0.70"
"493-0.70927i         0.70275-0.71143i         0.70057-0.71358i         0.6983"
"8-0.71573i         0.69618-0.71787i         0.69397-0.72i            0.69176-"
"0.72213i         0.68954-0.72425i         0.68732-0.72636i         0.68508-0."
"72846i         0.68285-0.73056i          0.6806-0.73265i         0.67835-0.73"
"474i         0.67609-0.73682i         0.67383-0.73889i         0.67156-0.7409"
"5i         0.66928-0.74301i           0.667-0.74506i         0.66471-0.7471i "
"         0.66242-0.74914i         0.66011-0.75117i         0.65781-0.75319i  "
"       0.65549-0.7552i          0.65317-0.75721i         0.65085-0.75921i    "
"     0.64851-0.7612i          0.64618-0.76319i         0.64383-0.76517i      "
"   0.64148-0.76714i         0.63912-0.7691i          0.63676-0.77106i        "
" 0.63439-0.77301i         0.63202-0.77495i         0.62964-0.77689i         0"
".62725-0.77882i         0.62486-0.78074i         0.62246-0.78265i         0.6"
"2006-0.78456i         0.61765-0.78646i         0.61523-0.78835i         0.612"
"81-0.79023i         0.61038-0.79211i         0.60795-0.79398i         0.60551"
"-0.79584i         0.60307-0.79769i         0.60062-0.79954i         0.59816-0"
".80138i          0.5957-0.80321i         0.59323-0.80503i         0.59076-0.8"
"0685i         0.58828-0.80866i          0.5858-0.81046i         0.58331-0.812"
"25i         0.58081-0.81404i         0.57831-0.81581i         0.57581-0.81758"
"i          0.5733-0.81935i         0.57078-0.8211i          0.56826-0.82285i "
"        0.56573-0.82459i          0.5632-0.82632i         0.56066-0.82805i   "
"      0.55812-0.82976i         0.55557-0.83147i         0.55302-0.83317i     "
"    0.55046-0.83486i         0.54789-0.83655i         0.54532-0.83822i       "
"  0.54275-0.83989i         0.54017-0.84155i         0.53759-0.84321i         "
"  0.535-0.84485i          0.5324-0.84649i          0.5298-0.84812i          0"
".5272-0.84974i         0.52459-0.85136i         0.52198-0.85296i         0.51"
"936-0.85456i         0.51673-0.85615i          0.5141-0.85773i         0.5114"
"7-0.8593i          0.50883-0.86087i         0.50619-0.86242i         0.50354-"
"0.86397i         0.50089-0.86551i         0.49823-0.86705i         0.49557-0."
"86857i          0.4929-0.87009i         0.49023-0.8716i          0.48755-0.87"
"309i         0.48487-0.87459i         0.48218-0.87607i         0.47949-0.8775"
"5i          0.4768-0.87901i          0.4741-0.88047i          0.4714-0.88192i"
"         0.46869-0.88336i         0.46598-0.8848i          0.46326-0.88622i  "
"       0.46054-0.88764i         0.45781-0.88905i         0.45508-0.89045i    "
"     0.45235-0.89184i         0.44961-0.89322i         0.44687-0.8946i       "
"   0.44412-0.89597i         0.44137-0.89732i         0.43862-0.89867i        "
" 0.43586-0.90002i         0.43309-0.90135i         0.43033-0.90267i         0"
".42756-0.90399i         0.42478-0.9053i            0.422-0.9066i          0.4"
"1922-0.90789i         0.41643-0.90917i         0.41364-0.91044i         0.410"
"84-0.91171i         0.40804-0.91296i         0.40524-0.91421i         0.40243"
"-0.91545i         0.39962-0.91668i         0.39681-0.9179i          0.39399-0"
".91911i         0.39117-0.92032i         0.38835-0.92151i         0.38552-0.9"
"227i          0.38268-0.92388i         0.37985-0.92505i         0.37701-0.926"
"21i         0.37416-0.92736i         0.37132-0.92851i         0.36847-0.92964"
"i         0.36561-0.93077i         0.36276-0.93188i          0.3599-0.93299i "
"        0.35703-0.93409i         0.35416-0.93518i         0.35129-0.93627i   "
"      0.34842-0.93734i         0.34554-0.9384i          0.34266-0.93946i     "
"    0.33978-0.94051i         0.33689-0.94154i           0.334-0.94257i       "
"  0.33111-0.94359i         0.32821-0.9446i          0.32531-0.94561i         "
"0.32241-0.9466i           0.3195-0.94759i         0.31659-0.94856i         0."
"31368-0.94953i         0.31077-0.95049i         0.30785-0.95144i         0.30"
"493-0.95238i         0.30201-0.95331i         0.29908-0.95423i         0.2961"
"5-0.95514i         0.29322-0.95605i         0.29028-0.95694i         0.28735-"
"0.95783i         0.28441-0.9587i          0.28146-0.95957i         0.27852-0."
"96043i         0.27557-0.96128i         0.27262-0.96212i         0.26967-0.96"
"295i         0.26671-0.96378i         0.26375-0.96459i         0.26079-0.9653"
"9i         0.25783-0.96619i         0.25487-0.96698i          0.2519-0.96775i"
"         0.24893-0.96852i         0.24596-0.96928i         0.24298-0.97003i  "
"          0.24-0.97077i         0.23702-0.9715i          0.23404-0.97223i    "
"     0.23106-0.97294i         0.22807-0.97364i         0.22508-0.97434i      "
"   0.22209-0.97503i          0.2191-0.9757i          0.21611-0.97637i        "
" 0.21311-0.97703i         0.21011-0.97768i         0.20711-0.97832i         0"
".20411-0.97895i          0.2011-0.97957i          0.1981-0.98018i         0.1"
"9509-0.98079i         0.19208-0.98138i         0.18907-0.98196i         0.186"
"06-0.98254i         0.18304-0.98311i         0.18002-0.98366i           0.177"
"-0.98421i         0.17398-0.98475i         0.17096-0.98528i         0.16794-0"
".9858i          0.16491-0.98631i         0.16189-0.98681i         0.15886-0.9"
"873i          0.15583-0.98778i          0.1528-0.98826i         0.14976-0.988"
"72i         0.14673-0.98918i          0.1437-0.98962i         0.14066-0.99006"
"i         0.13762-0.99049i         0.13458-0.9909i          0.13154-0.99131i "
"         0.1285-0.99171i         0.12545-0.9921i          0.12241-0.99248i   "
"      0.11937-0.99285i         0.11632-0.99321i         0.11327-0.99356i     "
"    0.11022-0.99391i         0.10717-0.99424i         0.10412-0.99456i       "
"  0.10107-0.99488i        0.098017-0.99518i        0.094963-0.99548i        0"
".091909-0.99577i        0.088854-0.99604i        0.085797-0.99631i         0."
"08274-0.99657i        0.079682-0.99682i        0.076624-0.99706i        0.073"
"565-0.99729i        0.070505-0.99751i        0.067444-0.99772i        0.06438"
"3-0.99793i        0.061321-0.99812i        0.058258-0.9983i         0.055195-"
"0.99848i        0.052132-0.99864i        0.049068-0.9988i         0.046003-0."
"99894i        0.042938-0.99908i        0.039873-0.9992i         0.036807-0.99"
"932i        0.033741-0.99943i        0.030675-0.99953i        0.027608-0.9996"
"2i        0.024541-0.9997i         0.021474-0.99977i        0.018407-0.99983i"
"        0.015339-0.99988i        0.012272-0.99992i       0.0092038-0.99996i  "
"     0.0061359-0.99998i        0.003068-1i           6.1232e-017-1i          "
"   -0.003068-1i            -0.0061359-0.99998i      -0.0092038-0.99996i      "
" -0.012272-0.99992i       -0.015339-0.99988i       -0.018407-0.99983i       -"
"0.021474-0.99977i       -0.024541-0.9997i        -0.027608-0.99962i       -0."
"030675-0.99953i       -0.033741-0.99943i       -0.036807-0.99932i       -0.03"
"9873-0.9992i        -0.042938-0.99908i       -0.046003-0.99894i       -0.0490"
"68-0.9988i        -0.052132-0.99864i       -0.055195-0.99848i       -0.058258"
"-0.9983i        -0.061321-0.99812i       -0.064383-0.99793i       -0.067444-0"
".99772i       -0.070505-0.99751i       -0.073565-0.99729i       -0.076624-0.9"
"9706i       -0.079682-0.99682i        -0.08274-0.99657i       -0.085797-0.996"
"31i       -0.088854-0.99604i       -0.091909-0.99577i       -0.094963-0.99548"
"i       -0.098017-0.99518i        -0.10107-0.99488i        -0.10412-0.99456i "
"       -0.10717-0.99424i        -0.11022-0.99391i        -0.11327-0.99356i   "
"     -0.11632-0.99321i        -0.11937-0.99285i        -0.12241-0.99248i     "
"   -0.12545-0.9921i          -0.1285-0.99171i        -0.13154-0.99131i       "
" -0.13458-0.9909i         -0.13762-0.99049i        -0.14066-0.99006i         "
"-0.1437-0.98962i        -0.14673-0.98918i        -0.14976-0.98872i         -0"
".1528-0.98826i        -0.15583-0.98778i        -0.15886-0.9873i         -0.16"
"189-0.98681i        -0.16491-0.98631i        -0.16794-0.9858i         -0.1709"
"6-0.98528i        -0.17398-0.98475i          -0.177-0.98421i        -0.18002-"
"0.98366i        -0.18304-0.98311i        -0.18606-0.98254i        -0.18907-0."
"98196i        -0.19208-0.98138i        -0.19509-0.98079i         -0.1981-0.98"
"018i         -0.2011-0.97957i        -0.20411-0.97895i        -0.20711-0.9783"
"2i        -0.21011-0.97768i        -0.21311-0.97703i        -0.21611-0.97637i"
"         -0.2191-0.9757i         -0.22209-0.97503i        -0.22508-0.97434i  "
"      -0.22807-0.97364i        -0.23106-0.97294i        -0.23404-0.97223i    "
"    -0.23702-0.9715i            -0.24-0.97077i        -0.24298-0.97003i      "
"  -0.24596-0.96928i        -0.24893-0.96852i         -0.2519-0.96775i        "
"-0.25487-0.96698i        -0.25783-0.96619i        -0.26079-0.96539i        -0"
".26375-0.96459i        -0.26671-0.96378i        -0.26967-0.96295i        -0.2"
"7262-0.96212i        -0.27557-0.96128i        -0.27852-0.96043i        -0.281"
"46-0.95957i        -0.28441-0.9587i         -0.28735-0.95783i        -0.29028"
"-0.95694i        -0.29322-0.95605i        -0.29615-0.95514i        -0.29908-0"
".95423i        -0.30201-0.95331i        -0.30493-0.95238i        -0.30785-0.9"
"5144i        -0.31077-0.95049i        -0.31368-0.94953i        -0.31659-0.948"
"56i         -0.3195-0.94759i        -0.32241-0.9466i         -0.32531-0.94561"
"i        -0.32821-0.9446i         -0.33111-0.94359i          -0.334-0.94257i "
"       -0.33689-0.94154i        -0.33978-0.94051i        -0.34266-0.93946i   "
"     -0.34554-0.9384i         -0.34842-0.93734i        -0.35129-0.93627i     "
"   -0.35416-0.93518i        -0.35703-0.93409i         -0.3599-0.93299i       "
" -0.36276-0.93188i        -0.36561-0.93077i        -0.36847-0.92964i        -"
"0.37132-0.92851i        -0.37416-0.92736i        -0.37701-0.92621i        -0."
"37985-0.92505i        -0.38268-0.92388i        -0.38552-0.9227i         -0.38"
"835-0.92151i        -0.39117-0.92032i        -0.39399-0.91911i        -0.3968"
"1-0.9179i         -0.39962-0.91668i        -0.40243-0.91545i        -0.40524-"
"0.91421i        -0.40804-0.91296i        -0.41084-0.91171i        -0.41364-0."
"91044i        -0.41643-0.90917i        -0.41922-0.90789i          -0.422-0.90"
"66i         -0.42478-0.9053i         -0.42756-0.90399i        -0.43033-0.9026"
"7i        -0.43309-0.90135i        -0.43586-0.90002i        -0.43862-0.89867i"
"        -0.44137-0.89732i        -0.44412-0.89597i        -0.44687-0.8946i   "
"      -0.44961-0.89322i        -0.45235-0.89184i        -0.45508-0.89045i    "
"    -0.45781-0.88905i        -0.46054-0.88764i        -0.46326-0.88622i      "
"  -0.46598-0.8848i         -0.46869-0.88336i         -0.4714-0.88192i        "
" -0.4741-0.88047i         -0.4768-0.87901i        -0.47949-0.87755i        -0"
".48218-0.87607i        -0.48487-0.87459i        -0.48755-0.87309i        -0.4"
"9023-0.8716i          -0.4929-0.87009i        -0.49557-0.86857i        -0.498"
"23-0.86705i        -0.50089-0.86551i        -0.50354-0.86397i        -0.50619"
"-0.86242i        -0.50883-0.86087i        -0.51147-0.8593i          -0.5141-0"
".85773i        -0.51673-0.85615i        -0.51936-0.85456i        -0.52198-0.8"
"5296i        -0.52459-0.85136i         -0.5272-0.84974i         -0.5298-0.848"
"12i         -0.5324-0.84649i          -0.535-0.84485i        -0.53759-0.84321"
"i        -0.54017-0.84155i        -0.54275-0.83989i        -0.54532-0.83822i "
"       -0.54789-0.83655i        -0.55046-0.83486i        -0.55302-0.83317i   "
"     -0.55557-0.83147i        -0.55812-0.82976i        -0.56066-0.82805i     "
"    -0.5632-0.82632i        -0.56573-0.82459i        -0.56826-0.82285i       "
" -0.57078-0.8211i          -0.5733-0.81935i        -0.57581-0.81758i        -"
"0.57831-0.81581i        -0.58081-0.81404i        -0.58331-0.81225i         -0"
".5858-0.81046i        -0.58828-0.80866i        -0.59076-0.80685i        -0.59"
"323-0.80503i         -0.5957-0.80321i        -0.59816-0.80138i        -0.6006"
"2-0.79954i        -0.60307-0.79769i        -0.60551-0.79584i        -0.60795-"
"0.79398i        -0.61038-0.79211i        -0.61281-0.79023i        -0.61523-0."
"78835i        -0.61765-0.78646i        -0.62006-0.78456i        -0.62246-0.78"
"265i        -0.62486-0.78074i        -0.62725-0.77882i        -0.62964-0.7768"
"9i        -0.63202-0.77495i        -0.63439-0.77301i        -0.63676-0.77106i"
"        -0.63912-0.7691i         -0.64148-0.76714i        -0.64383-0.76517i  "
"      -0.64618-0.76319i        -0.64851-0.7612i         -0.65085-0.75921i    "
"    -0.65317-0.75721i        -0.65549-0.7552i         -0.65781-0.75319i      "
"  -0.66011-0.75117i        -0.66242-0.74914i        -0.66471-0.7471i         "
"  -0.667-0.74506i        -0.66928-0.74301i        -0.67156-0.74095i        -0"
".67383-0.73889i        -0.67609-0.73682i        -0.67835-0.73474i         -0."
"6806-0.73265i        -0.68285-0.73056i        -0.68508-0.72846i        -0.687"
"32-0.72636i        -0.68954-0.72425i        -0.69176-0.72213i        -0.69397"
"-0.72i           -0.69618-0.71787i        -0.69838-0.71573i        -0.70057-0"
".71358i        -0.70275-0.71143i        -0.70493-0.70927i        -0.70711-0.7"
"0711i        -0.70927-0.70493i        -0.71143-0.70275i        -0.71358-0.700"
"57i        -0.71573-0.69838i        -0.71787-0.69618i           -0.72-0.69397"
"i        -0.72213-0.69176i        -0.72425-0.68954i        -0.72636-0.68732i "
"       -0.72846-0.68508i        -0.73056-0.68285i        -0.73265-0.6806i    "
"     -0.73474-0.67835i        -0.73682-0.67609i        -0.73889-0.67383i     "
"   -0.74095-0.67156i        -0.74301-0.66928i        -0.74506-0.667i         "
"  -0.7471-0.66471i        -0.74914-0.66242i        -0.75117-0.66011i        -"
"0.75319-0.65781i         -0.7552-0.65549i        -0.75721-0.65317i        -0."
"75921-0.65085i         -0.7612-0.64851i        -0.76319-0.64618i        -0.76"
"517-0.64383i        -0.76714-0.64148i         -0.7691-0.63912i        -0.7710"
"6-0.63676i        -0.77301-0.63439i        -0.77495-0.63202i        -0.77689-"
"0.62964i        -0.77882-0.62725i        -0.78074-0.62486i        -0.78265-0."
"62246i        -0.78456-0.62006i        -0.78646-0.61765i        -0.78835-0.61"
"523i        -0.79023-0.61281i        -0.79211-0.61038i        -0.79398-0.6079"
"5i        -0.79584-0.60551i        -0.79769-0.60307i        -0.79954-0.60062i"
"        -0.80138-0.59816i        -0.80321-0.5957i         -0.80503-0.59323i  "
"      -0.80685-0.59076i        -0.80866-0.58828i        -0.81046-0.5858i     "
"    -0.81225-0.58331i        -0.81404-0.58081i        -0.81581-0.57831i      "
"  -0.81758-0.57581i        -0.81935-0.5733i          -0.8211-0.57078i        "
"-0.82285-0.56826i        -0.82459-0.56573i        -0.82632-0.5632i         -0"
".82805-0.56066i        -0.82976-0.55812i        -0.83147-0.55557i        -0.8"
"3317-0.55302i        -0.83486-0.55046i        -0.83655-0.54789i        -0.838"
"22-0.54532i        -0.83989-0.54275i        -0.84155-0.54017i        -0.84321"
"-0.53759i        -0.84485-0.535i          -0.84649-0.5324i         -0.84812-0"
".5298i         -0.84974-0.5272i         -0.85136-0.52459i        -0.85296-0.5"
"2198i        -0.85456-0.51936i        -0.85615-0.51673i        -0.85773-0.514"
"1i          -0.8593-0.51147i        -0.86087-0.50883i        -0.86242-0.50619"
"i        -0.86397-0.50354i        -0.86551-0.50089i        -0.86705-0.49823i "
"       -0.86857-0.49557i        -0.87009-0.4929i          -0.8716-0.49023i   "
"     -0.87309-0.48755i        -0.87459-0.48487i        -0.87607-0.48218i     "
"   -0.87755-0.47949i        -0.87901-0.4768i         -0.88047-0.4741i        "
" -0.88192-0.4714i         -0.88336-0.46869i         -0.8848-0.46598i        -"
"0.88622-0.46326i        -0.88764-0.46054i        -0.88905-0.45781i        -0."
"89045-0.45508i        -0.89184-0.45235i        -0.89322-0.44961i         -0.8"
"946-0.44687i        -0.89597-0.44412i        -0.89732-0.44137i        -0.8986"
"7-0.43862i        -0.90002-0.43586i        -0.90135-0.43309i        -0.90267-"
"0.43033i        -0.90399-0.42756i         -0.9053-0.42478i         -0.9066-0."
"422i          -0.90789-0.41922i        -0.90917-0.41643i        -0.91044-0.41"
"364i        -0.91171-0.41084i        -0.91296-0.40804i        -0.91421-0.4052"
"4i        -0.91545-0.40243i        -0.91668-0.39962i         -0.9179-0.39681i"
"        -0.91911-0.39399i        -0.92032-0.39117i        -0.92151-0.38835i  "
"       -0.9227-0.38552i        -0.92388-0.38268i        -0.92505-0.37985i    "
"    -0.92621-0.37701i        -0.92736-0.37416i        -0.92851-0.37132i      "
"  -0.92964-0.36847i        -0.93077-0.36561i        -0.93188-0.36276i        "
"-0.93299-0.3599i         -0.93409-0.35703i        -0.93518-0.35416i        -0"
".93627-0.35129i        -0.93734-0.34842i         -0.9384-0.34554i        -0.9"
"3946-0.34266i        -0.94051-0.33978i        -0.94154-0.33689i        -0.942"
"57-0.334i          -0.94359-0.33111i         -0.9446-0.32821i        -0.94561"
"-0.32531i         -0.9466-0.32241i        -0.94759-0.3195i         -0.94856-0"
".31659i        -0.94953-0.31368i        -0.95049-0.31077i        -0.95144-0.3"
"0785i        -0.95238-0.30493i        -0.95331-0.30201i        -0.95423-0.299"
"08i        -0.95514-0.29615i        -0.95605-0.29322i        -0.95694-0.29028"
"i        -0.95783-0.28735i         -0.9587-0.28441i        -0.95957-0.28146i "
"       -0.96043-0.27852i        -0.96128-0.27557i        -0.96212-0.27262i   "
"     -0.96295-0.26967i        -0.96378-0.26671i        -0.96459-0.26375i     "
"   -0.96539-0.26079i        -0.96619-0.25783i        -0.96698-0.25487i       "
" -0.96775-0.2519i         -0.96852-0.24893i        -0.96928-0.24596i        -"
"0.97003-0.24298i        -0.97077-0.24i            -0.9715-0.23702i        -0."
"97223-0.23404i        -0.97294-0.23106i        -0.97364-0.22807i        -0.97"
"434-0.22508i        -0.97503-0.22209i         -0.9757-0.2191i         -0.9763"
"7-0.21611i        -0.97703-0.21311i        -0.97768-0.21011i        -0.97832-"
"0.20711i        -0.97895-0.20411i        -0.97957-0.2011i         -0.98018-0."
"1981i         -0.98079-0.19509i        -0.98138-0.19208i        -0.98196-0.18"
"907i        -0.98254-0.18606i        -0.98311-0.18304i        -0.98366-0.1800"
"2i        -0.98421-0.177i          -0.98475-0.17398i        -0.98528-0.17096i"
"         -0.9858-0.16794i        -0.98631-0.16491i        -0.98681-0.16189i  "
"       -0.9873-0.15886i        -0.98778-0.15583i        -0.98826-0.1528i     "
"    -0.98872-0.14976i        -0.98918-0.14673i        -0.98962-0.1437i       "
"  -0.99006-0.14066i        -0.99049-0.13762i         -0.9909-0.13458i        "
"-0.99131-0.13154i        -0.99171-0.1285i          -0.9921-0.12545i        -0"
".99248-0.12241i        -0.99285-0.11937i        -0.99321-0.11632i        -0.9"
"9356-0.11327i        -0.99391-0.11022i        -0.99424-0.10717i        -0.994"
"56-0.10412i        -0.99488-0.10107i        -0.99518-0.098017i       -0.99548"
"-0.094963i       -0.99577-0.091909i       -0.99604-0.088854i       -0.99631-0"
".085797i       -0.99657-0.08274i        -0.99682-0.079682i       -0.99706-0.0"
"76624i       -0.99729-0.073565i       -0.99751-0.070505i       -0.99772-0.067"
"444i       -0.99793-0.064383i       -0.99812-0.061321i        -0.9983-0.05825"
"8i       -0.99848-0.055195i       -0.99864-0.052132i        -0.9988-0.049068i"
"       -0.99894-0.046003i       -0.99908-0.042938i        -0.9992-0.039873i  "
"     -0.99932-0.036807i       -0.99943-0.033741i       -0.99953-0.030675i    "
"   -0.99962-0.027608i        -0.9997-0.024541i       -0.99977-0.021474i      "
" -0.99983-0.018407i       -0.99988-0.015339i       -0.99992-0.012272i       -"
"0.99996-0.0092038i      -0.99998-0.0061359i            -1-0.003068i   ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "4"
		    mult_latency	    "6"
		    bram_latency	    "4"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "a+bw"
		  Position		  [935, 48, 965, 62]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a-bw"
		  Position		  [920, 528, 950, 542]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "of"
		  Position		  [975, 818, 1005, 832]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [305, 348, 335, 362]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [95, 0]
		  DstBlock		  "Logical13"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical13"
		  SrcPort		  1
		  DstBlock		  "of"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Logical13"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay3"
		  SrcPort		  1
		  Points		  [170, 0]
		  Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical7"
		  SrcPort		  1
		  Points		  [0, 230]
		  DstBlock		  "Logical"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "AddSub3"
		  SrcPort		  1
		  Points		  [25, 0; 0, 475; 30, 0]
		  Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical10"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Logical11"
		  SrcPort		  1
		  Points		  [5, 0; 0, -80]
		  DstBlock		  "Logical10"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical12"
		  SrcPort		  1
		  DstBlock		  "Logical10"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice16"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		  }
		}
		Line {
		  SrcBlock		  "Slice15"
		  SrcPort		  1
		  Points		  [30, 0]
		  DstBlock		  "Logical12"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice14"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Slice13"
		  SrcPort		  1
		  Points		  [5, 0; 0, 20]
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert3"
		  SrcPort		  1
		  Points		  [140, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Scale3"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Mux3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux3"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  Points		  [55, 0; 0, 295; 30, 0]
		  Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical8"
		  SrcPort		  1
		  Points		  [0, -50]
		  DstBlock		  "Logical7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical9"
		  SrcPort		  1
		  DstBlock		  "Logical7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice12"
		  SrcPort		  1
		  Points		  [0, 0; 20, 0]
		  Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		  }
		  Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "Slice11"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Slice10"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Slice9"
		  SrcPort		  1
		  Points		  [5, 0; 0, 20]
		  Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert2"
		  SrcPort		  1
		  DstBlock		  "ri_to_c1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Scale2"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Mux2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux2"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  Points		  [0, 460]
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical5"
		  SrcPort		  1
		  Points		  [5, 0; 0, -80]
		  DstBlock		  "Logical4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical6"
		  SrcPort		  1
		  DstBlock		  "Logical4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice8"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		  }
		}
		Line {
		  SrcBlock		  "Slice7"
		  SrcPort		  1
		  Points		  [30, 0]
		  DstBlock		  "Logical6"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice6"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Slice5"
		  SrcPort		  1
		  Points		  [5, 0; 0, 20]
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert1"
		  SrcPort		  1
		  Points		  [140, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Scale1"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical2"
		  SrcPort		  1
		  Points		  [5, 0; 0, -80]
		  DstBlock		  "Logical1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical3"
		  SrcPort		  1
		  DstBlock		  "Logical1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice4"
		  SrcPort		  1
		  Points		  [0, 0; 20, 0]
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		  }
		  Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "Slice3"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [5, 0; 0, 20]
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Scale"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "shift"
		  SrcPort		  1
		  DstBlock		  "Delay3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  Points		  [95, 0; 0, 115]
		  Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  Points		  [25, 0; 0, -60; 65, 0]
		  Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c1"
		  SrcPort		  1
		  DstBlock		  "a-bw"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "a+bw"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "twiddle"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "twiddle"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "twiddle"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "twiddle"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "twiddle"
		  SrcPort		  2
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "twiddle"
		  SrcPort		  3
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "twiddle"
		  SrcPort		  4
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "twiddle"
		  SrcPort		  5
		  Points		  [5, 0]
		  DstBlock		  "Delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "butterfly2_0"
	      Ports		      [4, 4]
	      Position		      [520, 102, 600, 178]
	      AttributesFormatString  "FFTSize=12, Coeffs=[0  1024   512  1536"
"   256  1280   768  1792   128  1152   640  1664   384  1408   896  1920    6"
"4  1088   576  1600   320  1344   832  1856   192  1216   704  1728   448  14"
"72   960  1984    32  1056   544  1568   288  1312   800  1824   160  1184   "
"672  1696   416  1440   928  1952    96  1120   608  1632   352  1376   864  "
"1888   224  1248   736  1760   480  1504   992  2016    16  1040   528  1552 "
"  272  1296   784  1808   144  1168   656  1680   400  1424   912  1936    80"
"  1104   592  1616   336  1360   848  1872   208  1232   720  1744   464  148"
"8   976  2000    48  1072   560  1584   304  1328   816  1840   176  1200   6"
"88  1712   432  1456   944  1968   112  1136   624  1648   368  1392   880  1"
"904   240  1264   752  1776   496  1520  1008  2032     8  1032   520  1544  "
" 264  1288   776  1800   136  1160   648  1672   392  1416   904  1928    72 "
" 1096   584  1608   328  1352   840  1864   200  1224   712  1736   456  1480"
"   968  1992    40  1064   552  1576   296  1320   808  1832   168  1192   68"
"0  1704   424  1448   936  1960   104  1128   616  1640   360  1384   872  18"
"96   232  1256   744  1768   488  1512  1000  2024    24  1048   536  1560   "
"280  1304   792  1816   152  1176   664  1688   408  1432   920  1944    88  "
"1112   600  1624   344  1368   856  1880   216  1240   728  1752   472  1496 "
"  984  2008    56  1080   568  1592   312  1336   824  1848   184  1208   696"
"  1720   440  1464   952  1976   120  1144   632  1656   376  1400   888  191"
"2   248  1272   760  1784   504  1528  1016  2040     4  1028   516  1540   2"
"60  1284   772  1796   132  1156   644  1668   388  1412   900  1924    68  1"
"092   580  1604   324  1348   836  1860   196  1220   708  1732   452  1476  "
" 964  1988    36  1060   548  1572   292  1316   804  1828   164  1188   676 "
" 1700   420  1444   932  1956   100  1124   612  1636   356  1380   868  1892"
"   228  1252   740  1764   484  1508   996  2020    20  1044   532  1556   27"
"6  1300   788  1812   148  1172   660  1684   404  1428   916  1940    84  11"
"08   596  1620   340  1364   852  1876   212  1236   724  1748   468  1492   "
"980  2004    52  1076   564  1588   308  1332   820  1844   180  1204   692  "
"1716   436  1460   948  1972   116  1140   628  1652   372  1396   884  1908 "
"  244  1268   756  1780   500  1524  1012  2036    12  1036   524  1548   268"
"  1292   780  1804   140  1164   652  1676   396  1420   908  1932    76  110"
"0   588  1612   332  1356   844  1868   204  1228   716  1740   460  1484   9"
"72  1996    44  1068   556  1580   300  1324   812  1836   172  1196   684  1"
"708   428  1452   940  1964   108  1132   620  1644   364  1388   876  1900  "
" 236  1260   748  1772   492  1516  1004  2028    28  1052   540  1564   284 "
" 1308   796  1820   156  1180   668  1692   412  1436   924  1948    92  1116"
"   604  1628   348  1372   860  1884   220  1244   732  1756   476  1500   98"
"8  2012    60  1084   572  1596   316  1340   828  1852   188  1212   700  17"
"24   444  1468   956  1980   124  1148   636  1660   380  1404   892  1916   "
"252  1276   764  1788   508  1532  1020  2044     2  1026   514  1538   258  "
"1282   770  1794   130  1154   642  1666   386  1410   898  1922    66  1090 "
"  578  1602   322  1346   834  1858   194  1218   706  1730   450  1474   962"
"  1986    34  1058   546  1570   290  1314   802  1826   162  1186   674  169"
"8   418  1442   930  1954    98  1122   610  1634   354  1378   866  1890   2"
"26  1250   738  1762   482  1506   994  2018    18  1042   530  1554   274  1"
"298   786  1810   146  1170   658  1682   402  1426   914  1938    82  1106  "
" 594  1618   338  1362   850  1874   210  1234   722  1746   466  1490   978 "
" 2002    50  1074   562  1586   306  1330   818  1842   178  1202   690  1714"
"   434  1458   946  1970   114  1138   626  1650   370  1394   882  1906   24"
"2  1266   754  1778   498  1522  1010  2034    10  1034   522  1546   266  12"
"90   778  1802   138  1162   650  1674   394  1418   906  1930    74  1098   "
"586  1610   330  1354   842  1866   202  1226   714  1738   458  1482   970  "
"1994    42  1066   554  1578   298  1322   810  1834   170  1194   682  1706 "
"  426  1450   938  1962   106  1130   618  1642   362  1386   874  1898   234"
"  1258   746  1770   490  1514  1002  2026    26  1050   538  1562   282  130"
"6   794  1818   154  1178   666  1690   410  1434   922  1946    90  1114   6"
"02  1626   346  1370   858  1882   218  1242   730  1754   474  1498   986  2"
"010    58  1082   570  1594   314  1338   826  1850   186  1210   698  1722  "
" 442  1466   954  1978   122  1146   634  1658   378  1402   890  1914   250 "
" 1274   762  1786   506  1530  1018  2042     6  1030   518  1542   262  1286"
"   774  1798   134  1158   646  1670   390  1414   902  1926    70  1094   58"
"2  1606   326  1350   838  1862   198  1222   710  1734   454  1478   966  19"
"90    38  1062   550  1574   294  1318   806  1830   166  1190   678  1702   "
"422  1446   934  1958   102  1126   614  1638   358  1382   870  1894   230  "
"1254   742  1766   486  1510   998  2022    22  1046   534  1558   278  1302 "
"  790  1814   150  1174   662  1686   406  1430   918  1942    86  1110   598"
"  1622   342  1366   854  1878   214  1238   726  1750   470  1494   982  200"
"6    54  1078   566  1590   310  1334   822  1846   182  1206   694  1718   4"
"38  1462   950  1974   118  1142   630  1654   374  1398   886  1910   246  1"
"270   758  1782   502  1526  1014  2038    14  1038   526  1550   270  1294  "
" 782  1806   142  1166   654  1678   398  1422   910  1934    78  1102   590 "
" 1614   334  1358   846  1870   206  1230   718  1742   462  1486   974  1998"
"    46  1070   558  1582   302  1326   814  1838   174  1198   686  1710   43"
"0  1454   942  1966   110  1134   622  1646   366  1390   878  1902   238  12"
"62   750  1774   494  1518  1006  2030    30  1054   542  1566   286  1310   "
"798  1822   158  1182   670  1694   414  1438   926  1950    94  1118   606  "
"1630   350  1374   862  1886   222  1246   734  1758   478  1502   990  2014 "
"   62  1086   574  1598   318  1342   830  1854   190  1214   702  1726   446"
"  1470   958  1982   126  1150   638  1662   382  1406   894  1918   254  127"
"8   766  1790   510  1534  1022  2046],\n StepPeriod=0, BitWidth=18"
	      AncestorBlock	      "casper_library/FFTs/butterfly_direct"
	      UserDataPersistent      on
	      UserData		      "DataTag60"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "butterfly_direct"
	      MaskPromptString	      "Size of FFT: (2^?)|Coefficients: (0 to "
"2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add Latency|"
"Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behavior|Ov"
"erflow Behavior"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,edit"
",popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),po"
"pup(Wrap|Saturate|Error)"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,"
	      MaskVariables	      "FFTSize=@1;Coeffs=@2;StepPeriod=@3;BitW"
"idth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quantizati"
"on=&9;overflow=&10;"
	      MaskInitialization      "butterfly_direct_init(gcb,...\n        "
"      'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n           "
"   'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,...\n    "
"          'add_latency', add_latency,...\n              'mult_latency', mult_"
"latency,...\n              'bram_latency', bram_latency,...\n              'u"
"se_bram',use_bram,...\n              'quantization',quantization,...\n       "
"       'overflow',overflow);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "12|[ 0 1024 512 1536 256 1280 768 1792 "
"128 1152 640 1664 384 1408 896 1920 64 1088 576 1600 320 1344 832 1856 192 12"
"16 704 1728 448 1472 960 1984 32 1056 544 1568 288 1312 800 1824 160 1184 672"
" 1696 416 1440 928 1952 96 1120 608 1632 352 1376 864 1888 224 1248 736 1760 "
"480 1504 992 2016 16 1040 528 1552 272 1296 784 1808 144 1168 656 1680 400 14"
"24 912 1936 80 1104 592 1616 336 1360 848 1872 208 1232 720 1744 464 1488 976"
" 2000 48 1072 560 1584 304 1328 816 1840 176 1200 688 1712 432 1456 944 1968 "
"112 1136 624 1648 368 1392 880 1904 240 1264 752 1776 496 1520 1008 2032 8 10"
"32 520 1544 264 1288 776 1800 136 1160 648 1672 392 1416 904 1928 72 1096 584"
" 1608 328 1352 840 1864 200 1224 712 1736 456 1480 968 1992 40 1064 552 1576 "
"296 1320 808 1832 168 1192 680 1704 424 1448 936 1960 104 1128 616 1640 360 1"
"384 872 1896 232 1256 744 1768 488 1512 1000 2024 24 1048 536 1560 280 1304 7"
"92 1816 152 1176 664 1688 408 1432 920 1944 88 1112 600 1624 344 1368 856 188"
"0 216 1240 728 1752 472 1496 984 2008 56 1080 568 1592 312 1336 824 1848 184 "
"1208 696 1720 440 1464 952 1976 120 1144 632 1656 376 1400 888 1912 248 1272 "
"760 1784 504 1528 1016 2040 4 1028 516 1540 260 1284 772 1796 132 1156 644 16"
"68 388 1412 900 1924 68 1092 580 1604 324 1348 836 1860 196 1220 708 1732 452"
" 1476 964 1988 36 1060 548 1572 292 1316 804 1828 164 1188 676 1700 420 1444 "
"932 1956 100 1124 612 1636 356 1380 868 1892 228 1252 740 1764 484 1508 996 2"
"020 20 1044 532 1556 276 1300 788 1812 148 1172 660 1684 404 1428 916 1940 84"
" 1108 596 1620 340 1364 852 1876 212 1236 724 1748 468 1492 980 2004 52 1076 "
"564 1588 308 1332 820 1844 180 1204 692 1716 436 1460 948 1972 116 1140 628 1"
"652 372 1396 884 1908 244 1268 756 1780 500 1524 1012 2036 12 1036 524 1548 2"
"68 1292 780 1804 140 1164 652 1676 396 1420 908 1932 76 1100 588 1612 332 135"
"6 844 1868 204 1228 716 1740 460 1484 972 1996 44 1068 556 1580 300 1324 812 "
"1836 172 1196 684 1708 428 1452 940 1964 108 1132 620 1644 364 1388 876 1900 "
"236 1260 748 1772 492 1516 1004 2028 28 1052 540 1564 284 1308 796 1820 156 1"
"180 668 1692 412 1436 924 1948 92 1116 604 1628 348 1372 860 1884 220 1244 73"
"2 1756 476 1500 988 2012 60 1084 572 1596 316 1340 828 1852 188 1212 700 1724"
" 444 1468 956 1980 124 1148 636 1660 380 1404 892 1916 252 1276 764 1788 508 "
"1532 1020 2044 2 1026 514 1538 258 1282 770 1794 130 1154 642 1666 386 1410 8"
"98 1922 66 1090 578 1602 322 1346 834 1858 194 1218 706 1730 450 1474 962 198"
"6 34 1058 546 1570 290 1314 802 1826 162 1186 674 1698 418 1442 930 1954 98 1"
"122 610 1634 354 1378 866 1890 226 1250 738 1762 482 1506 994 2018 18 1042 53"
"0 1554 274 1298 786 1810 146 1170 658 1682 402 1426 914 1938 82 1106 594 1618"
" 338 1362 850 1874 210 1234 722 1746 466 1490 978 2002 50 1074 562 1586 306 1"
"330 818 1842 178 1202 690 1714 434 1458 946 1970 114 1138 626 1650 370 1394 8"
"82 1906 242 1266 754 1778 498 1522 1010 2034 10 1034 522 1546 266 1290 778 18"
"02 138 1162 650 1674 394 1418 906 1930 74 1098 586 1610 330 1354 842 1866 202"
" 1226 714 1738 458 1482 970 1994 42 1066 554 1578 298 1322 810 1834 170 1194 "
"682 1706 426 1450 938 1962 106 1130 618 1642 362 1386 874 1898 234 1258 746 1"
"770 490 1514 1002 2026 26 1050 538 1562 282 1306 794 1818 154 1178 666 1690 4"
"10 1434 922 1946 90 1114 602 1626 346 1370 858 1882 218 1242 730 1754 474 149"
"8 986 2010 58 1082 570 1594 314 1338 826 1850 186 1210 698 1722 442 1466 954 "
"1978 122 1146 634 1658 378 1402 890 1914 250 1274 762 1786 506 1530 1018 2042"
" 6 1030 518 1542 262 1286 774 1798 134 1158 646 1670 390 1414 902 1926 70 109"
"4 582 1606 326 1350 838 1862 198 1222 710 1734 454 1478 966 1990 38 1062 550 "
"1574 294 1318 806 1830 166 1190 678 1702 422 1446 934 1958 102 1126 614 1638 "
"358 1382 870 1894 230 1254 742 1766 486 1510 998 2022 22 1046 534 1558 278 13"
"02 790 1814 150 1174 662 1686 406 1430 918 1942 86 1110 598 1622 342 1366 854"
" 1878 214 1238 726 1750 470 1494 982 2006 54 1078 566 1590 310 1334 822 1846 "
"182 1206 694 1718 438 1462 950 1974 118 1142 630 1654 374 1398 886 1910 246 1"
"270 758 1782 502 1526 1014 2038 14 1038 526 1550 270 1294 782 1806 142 1166 6"
"54 1678 398 1422 910 1934 78 1102 590 1614 334 1358 846 1870 206 1230 718 174"
"2 462 1486 974 1998 46 1070 558 1582 302 1326 814 1838 174 1198 686 1710 430 "
"1454 942 1966 110 1134 622 1646 366 1390 878 1902 238 1262 750 1774 494 1518 "
"1006 2030 30 1054 542 1566 286 1310 798 1822 158 1182 670 1694 414 1438 926 1"
"950 94 1118 606 1630 350 1374 862 1886 222 1246 734 1758 478 1502 990 2014 62"
" 1086 574 1598 318 1342 830 1854 190 1214 702 1726 446 1470 958 1982 126 1150"
" 638 1662 382 1406 894 1918 254 1278 766 1790 510 1534 1022 2046]|0|18|4|6|4|"
"1|Truncate|Wrap"
	      MaskTabNameString	      ",,,,,,,,,"
	      System {
		Name			"butterfly2_0"
		Location		[0, 74, 996, 728]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [20, 153, 50, 167]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [40, 178, 70, 192]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 203, 45, 217]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "shift"
		  Position		  [245, 18, 275, 32]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [2, 1]
		  Position		  [315, 83, 360, 127]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [2, 1]
		  Position		  [315, 148, 360, 192]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [2, 1]
		  Position		  [315, 208, 360, 252]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub3"
		  Ports			  [2, 1]
		  Position		  [315, 268, 360, 312]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [680, 25, 720, 65]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert1"
		  Ports			  [1, 1]
		  Position		  [675, 265, 715, 305]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert2"
		  Ports			  [1, 1]
		  Position		  [665, 505, 705, 545]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert3"
		  Ports			  [1, 1]
		  Position		  [660, 745, 700, 785]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [230, 332, 275, 378]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2 * add_latency + 1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay3"
		  Ports			  [1, 1]
		  Position		  [330, 12, 350, 38]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [745, 703, 795, 737]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [4, 1]
		  Position		  [845, 814, 890, 856]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [2, 1]
		  Position		  [780, 108, 825, 152]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical10"
		  Ports			  [2, 1]
		  Position		  [760, 828, 805, 872]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical11"
		  Ports			  [4, 1]
		  Position		  [685, 918, 730, 962]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "NOR"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical12"
		  Ports			  [4, 1]
		  Position		  [685, 818, 730, 862]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical13"
		  Ports			  [2, 1]
		  Position		  [910, 803, 955, 847]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical2"
		  Ports			  [4, 1]
		  Position		  [705, 198, 750, 242]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "NOR"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical3"
		  Ports			  [4, 1]
		  Position		  [705, 98, 750, 142]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  Ports			  [2, 1]
		  Position		  [775, 348, 820, 392]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical5"
		  Ports			  [4, 1]
		  Position		  [700, 438, 745, 482]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "NOR"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical6"
		  Ports			  [4, 1]
		  Position		  [700, 338, 745, 382]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical7"
		  Ports			  [2, 1]
		  Position		  [765, 588, 810, 632]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical8"
		  Ports			  [4, 1]
		  Position		  [690, 648, 735, 692]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "NOR"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical9"
		  Ports			  [4, 1]
		  Position		  [690, 578, 735, 622]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [560, 12, 585, 78]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [555, 252, 580, 318]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux2"
		  Ports			  [3, 1]
		  Position		  [545, 492, 570, 558]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux3"
		  Ports			  [3, 1]
		  Position		  [540, 732, 565, 798]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Scale"
		  Ports			  [1, 1]
		  Position		  [470, 57, 525, 113]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "-1"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Scale1"
		  Ports			  [1, 1]
		  Position		  [475, 297, 530, 353]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "-1"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Scale2"
		  Ports			  [1, 1]
		  Position		  [465, 537, 520, 593]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "-1"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Scale3"
		  Ports			  [1, 1]
		  Position		  [460, 777, 515, 833]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "-1"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [620, 68, 655, 82]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice10"
		  Ports			  [1, 1]
		  Position		  [605, 578, 640, 592]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-1"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice11"
		  Ports			  [1, 1]
		  Position		  [605, 608, 640, 622]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-2"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice12"
		  Ports			  [1, 1]
		  Position		  [605, 638, 640, 652]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-3"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice13"
		  Ports			  [1, 1]
		  Position		  [600, 788, 635, 802]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice14"
		  Ports			  [1, 1]
		  Position		  [600, 818, 635, 832]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-1"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice15"
		  Ports			  [1, 1]
		  Position		  [600, 848, 635, 862]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-2"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice16"
		  Ports			  [1, 1]
		  Position		  [600, 878, 635, 892]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-3"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  Ports			  [1, 1]
		  Position		  [620, 98, 655, 112]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-1"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3"
		  Ports			  [1, 1]
		  Position		  [620, 128, 655, 142]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-2"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice4"
		  Ports			  [1, 1]
		  Position		  [620, 158, 655, 172]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-3"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice5"
		  Ports			  [1, 1]
		  Position		  [615, 308, 650, 322]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice6"
		  Ports			  [1, 1]
		  Position		  [615, 338, 650, 352]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-1"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice7"
		  Ports			  [1, 1]
		  Position		  [615, 368, 650, 382]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-2"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice8"
		  Ports			  [1, 1]
		  Position		  [615, 398, 650, 412]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-3"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice9"
		  Ports			  [1, 1]
		  Position		  [605, 548, 640, 562]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [875, 34, 915, 76]
		  UserDataPersistent	  on
		  UserData		  "DataTag61"
		  SourceBlock		  "casper_library/Misc/ri_to_c"
		  SourceType		  "ri_to_c"
		  ShowPortLabels	  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "ri_to_c1"
		  Ports			  [2, 1]
		  Position		  [860, 514, 900, 556]
		  UserDataPersistent	  on
		  UserData		  "DataTag62"
		  SourceBlock		  "casper_library/Misc/ri_to_c"
		  SourceType		  "ri_to_c"
		  ShowPortLabels	  on
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "twiddle"
		  Ports			  [3, 5]
		  Position		  [115, 145, 205, 225]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i                     1-0.001"
"534i              1-0.003068i        0.99999-0.0046019i       0.99998-0.00613"
"59i       0.99997-0.0076698i       0.99996-0.0092038i       0.99994-0.010738i"
"        0.99992-0.012272i         0.9999-0.013805i        0.99988-0.015339i  "
"      0.99986-0.016873i        0.99983-0.018407i         0.9998-0.01994i     "
"    0.99977-0.021474i        0.99974-0.023008i         0.9997-0.024541i      "
"  0.99966-0.026075i        0.99962-0.027608i        0.99958-0.029142i        "
"0.99953-0.030675i        0.99948-0.032208i        0.99943-0.033741i        0."
"99938-0.035274i        0.99932-0.036807i        0.99926-0.03834i          0.9"
"992-0.039873i        0.99914-0.041406i        0.99908-0.042938i        0.9990"
"1-0.044471i        0.99894-0.046003i        0.99887-0.047535i         0.9988-"
"0.049068i        0.99872-0.0506i          0.99864-0.052132i        0.99856-0."
"053664i        0.99848-0.055195i        0.99839-0.056727i         0.9983-0.05"
"8258i        0.99821-0.05979i         0.99812-0.061321i        0.99802-0.0628"
"52i        0.99793-0.064383i        0.99783-0.065913i        0.99772-0.067444"
"i        0.99762-0.068974i        0.99751-0.070505i         0.9974-0.072035i "
"       0.99729-0.073565i        0.99718-0.075094i        0.99706-0.076624i   "
"     0.99694-0.078153i        0.99682-0.079682i         0.9967-0.081211i     "
"   0.99657-0.08274i         0.99644-0.084269i        0.99631-0.085797i       "
" 0.99618-0.087326i        0.99604-0.088854i        0.99591-0.090381i        0"
".99577-0.091909i        0.99563-0.093436i        0.99548-0.094963i        0.9"
"9533-0.09649i         0.99518-0.098017i        0.99503-0.099544i        0.994"
"88-0.10107i         0.99472-0.1026i          0.99456-0.10412i          0.9944"
"-0.10565i         0.99424-0.10717i         0.99407-0.1087i          0.99391-0"
".11022i         0.99374-0.11175i         0.99356-0.11327i         0.99339-0.1"
"1479i         0.99321-0.11632i         0.99303-0.11784i         0.99285-0.119"
"37i         0.99267-0.12089i         0.99248-0.12241i         0.99229-0.12393"
"i          0.9921-0.12545i         0.99191-0.12698i         0.99171-0.1285i  "
"        0.99151-0.13002i         0.99131-0.13154i         0.99111-0.13306i   "
"       0.9909-0.13458i          0.9907-0.1361i          0.99049-0.13762i     "
"    0.99027-0.13914i         0.99006-0.14066i         0.98984-0.14218i       "
"  0.98962-0.1437i           0.9894-0.14521i         0.98918-0.14673i         "
"0.98895-0.14825i         0.98872-0.14976i         0.98849-0.15128i         0."
"98826-0.1528i          0.98802-0.15431i         0.98778-0.15583i         0.98"
"754-0.15734i          0.9873-0.15886i         0.98706-0.16037i         0.9868"
"1-0.16189i         0.98656-0.1634i          0.98631-0.16491i         0.98605-"
"0.16643i          0.9858-0.16794i         0.98554-0.16945i         0.98528-0."
"17096i         0.98501-0.17247i         0.98475-0.17398i         0.98448-0.17"
"549i         0.98421-0.177i           0.98394-0.17851i         0.98366-0.1800"
"2i         0.98339-0.18153i         0.98311-0.18304i         0.98282-0.18455i"
"         0.98254-0.18606i         0.98225-0.18756i         0.98196-0.18907i  "
"       0.98167-0.19057i         0.98138-0.19208i         0.98108-0.19359i    "
"     0.98079-0.19509i         0.98048-0.19659i         0.98018-0.1981i       "
"   0.97988-0.1996i          0.97957-0.2011i          0.97926-0.20261i        "
" 0.97895-0.20411i         0.97863-0.20561i         0.97832-0.20711i          "
" 0.978-0.20861i         0.97768-0.21011i         0.97735-0.21161i         0.9"
"7703-0.21311i          0.9767-0.21461i         0.97637-0.21611i         0.976"
"04-0.2176i           0.9757-0.2191i          0.97536-0.2206i          0.97503"
"-0.22209i         0.97468-0.22359i         0.97434-0.22508i         0.97399-0"
".22658i         0.97364-0.22807i         0.97329-0.22957i         0.97294-0.2"
"3106i         0.97258-0.23255i         0.97223-0.23404i         0.97187-0.235"
"53i          0.9715-0.23702i         0.97114-0.23851i         0.97077-0.24i  "
"           0.9704-0.24149i         0.97003-0.24298i         0.96966-0.24447i "
"        0.96928-0.24596i          0.9689-0.24744i         0.96852-0.24893i   "
"      0.96814-0.25041i         0.96775-0.2519i          0.96737-0.25338i     "
"    0.96698-0.25487i         0.96658-0.25635i         0.96619-0.25783i       "
"  0.96579-0.25931i         0.96539-0.26079i         0.96499-0.26227i         "
"0.96459-0.26375i         0.96418-0.26523i         0.96378-0.26671i         0."
"96337-0.26819i         0.96295-0.26967i         0.96254-0.27115i         0.96"
"212-0.27262i          0.9617-0.2741i          0.96128-0.27557i         0.9608"
"6-0.27705i         0.96043-0.27852i            0.96-0.27999i         0.95957-"
"0.28146i         0.95914-0.28294i          0.9587-0.28441i         0.95827-0."
"28588i         0.95783-0.28735i         0.95738-0.28882i         0.95694-0.29"
"028i         0.95649-0.29175i         0.95605-0.29322i         0.95559-0.2946"
"9i         0.95514-0.29615i         0.95469-0.29762i         0.95423-0.29908i"
"         0.95377-0.30054i         0.95331-0.30201i         0.95284-0.30347i  "
"       0.95238-0.30493i         0.95191-0.30639i         0.95144-0.30785i    "
"     0.95096-0.30931i         0.95049-0.31077i         0.95001-0.31222i      "
"   0.94953-0.31368i         0.94905-0.31514i         0.94856-0.31659i        "
" 0.94807-0.31805i         0.94759-0.3195i          0.94709-0.32096i          "
"0.9466-0.32241i         0.94611-0.32386i         0.94561-0.32531i         0.9"
"4511-0.32676i          0.9446-0.32821i          0.9441-0.32966i         0.943"
"59-0.33111i         0.94308-0.33255i         0.94257-0.334i           0.94206"
"-0.33545i         0.94154-0.33689i         0.94103-0.33833i         0.94051-0"
".33978i         0.93998-0.34122i         0.93946-0.34266i         0.93893-0.3"
"441i           0.9384-0.34554i         0.93787-0.34698i         0.93734-0.348"
"42i          0.9368-0.34986i         0.93627-0.35129i         0.93573-0.35273"
"i         0.93518-0.35416i         0.93464-0.3556i          0.93409-0.35703i "
"        0.93354-0.35846i         0.93299-0.3599i          0.93244-0.36133i   "
"      0.93188-0.36276i         0.93133-0.36418i         0.93077-0.36561i     "
"    0.93021-0.36704i         0.92964-0.36847i         0.92907-0.36989i       "
"  0.92851-0.37132i         0.92794-0.37274i         0.92736-0.37416i         "
"0.92679-0.37559i         0.92621-0.37701i         0.92563-0.37843i         0."
"92505-0.37985i         0.92447-0.38127i         0.92388-0.38268i         0.92"
"329-0.3841i           0.9227-0.38552i         0.92211-0.38693i         0.9215"
"1-0.38835i         0.92092-0.38976i         0.92032-0.39117i         0.91972-"
"0.39258i         0.91911-0.39399i         0.91851-0.3954i           0.9179-0."
"39681i         0.91729-0.39822i         0.91668-0.39962i         0.91606-0.40"
"103i         0.91545-0.40243i         0.91483-0.40384i         0.91421-0.4052"
"4i         0.91359-0.40664i         0.91296-0.40804i         0.91234-0.40944i"
"         0.91171-0.41084i         0.91107-0.41224i         0.91044-0.41364i  "
"       0.90981-0.41503i         0.90917-0.41643i         0.90853-0.41782i    "
"     0.90789-0.41922i         0.90724-0.42061i          0.9066-0.422i        "
"   0.90595-0.42339i          0.9053-0.42478i         0.90464-0.42617i        "
" 0.90399-0.42756i         0.90333-0.42894i         0.90267-0.43033i         0"
".90201-0.43171i         0.90135-0.43309i         0.90068-0.43448i         0.9"
"0002-0.43586i         0.89935-0.43724i         0.89867-0.43862i           0.8"
"98-0.43999i         0.89732-0.44137i         0.89665-0.44275i         0.89597"
"-0.44412i         0.89528-0.4455i           0.8946-0.44687i         0.89391-0"
".44824i         0.89322-0.44961i         0.89253-0.45098i         0.89184-0.4"
"5235i         0.89115-0.45372i         0.89045-0.45508i         0.88975-0.456"
"45i         0.88905-0.45781i         0.88835-0.45918i         0.88764-0.46054"
"i         0.88693-0.4619i          0.88622-0.46326i         0.88551-0.46462i "
"         0.8848-0.46598i         0.88408-0.46733i         0.88336-0.46869i   "
"      0.88264-0.47004i         0.88192-0.4714i           0.8812-0.47275i     "
"    0.88047-0.4741i          0.87974-0.47545i         0.87901-0.4768i        "
"  0.87828-0.47815i         0.87755-0.47949i         0.87681-0.48084i         "
"0.87607-0.48218i         0.87533-0.48353i         0.87459-0.48487i         0."
"87384-0.48621i         0.87309-0.48755i         0.87235-0.48889i          0.8"
"716-0.49023i         0.87084-0.49156i         0.87009-0.4929i          0.8693"
"3-0.49423i         0.86857-0.49557i         0.86781-0.4969i          0.86705-"
"0.49823i         0.86628-0.49956i         0.86551-0.50089i         0.86474-0."
"50221i         0.86397-0.50354i          0.8632-0.50486i         0.86242-0.50"
"619i         0.86165-0.50751i         0.86087-0.50883i         0.86009-0.5101"
"5i          0.8593-0.51147i         0.85852-0.51279i         0.85773-0.5141i "
"         0.85694-0.51542i         0.85615-0.51673i         0.85535-0.51804i  "
"       0.85456-0.51936i         0.85376-0.52067i         0.85296-0.52198i    "
"     0.85216-0.52328i         0.85136-0.52459i         0.85055-0.5259i       "
"   0.84974-0.5272i          0.84893-0.5285i          0.84812-0.5298i         "
" 0.84731-0.5311i          0.84649-0.5324i          0.84567-0.5337i          0"
".84485-0.535i           0.84403-0.53629i         0.84321-0.53759i         0.8"
"4238-0.53888i         0.84155-0.54017i         0.84073-0.54146i         0.839"
"89-0.54275i         0.83906-0.54404i         0.83822-0.54532i         0.83739"
"-0.54661i         0.83655-0.54789i         0.83571-0.54918i         0.83486-0"
".55046i         0.83402-0.55174i         0.83317-0.55302i         0.83232-0.5"
"5429i         0.83147-0.55557i         0.83062-0.55685i         0.82976-0.558"
"12i          0.8289-0.55939i         0.82805-0.56066i         0.82718-0.56193"
"i         0.82632-0.5632i          0.82546-0.56447i         0.82459-0.56573i "
"        0.82372-0.567i           0.82285-0.56826i         0.82198-0.56952i   "
"       0.8211-0.57078i         0.82023-0.57204i         0.81935-0.5733i      "
"    0.81847-0.57455i         0.81758-0.57581i          0.8167-0.57706i       "
"  0.81581-0.57831i         0.81493-0.57956i         0.81404-0.58081i         "
"0.81314-0.58206i         0.81225-0.58331i         0.81135-0.58455i         0."
"81046-0.5858i          0.80956-0.58704i         0.80866-0.58828i         0.80"
"775-0.58952i         0.80685-0.59076i         0.80594-0.592i           0.8050"
"3-0.59323i         0.80412-0.59447i         0.80321-0.5957i          0.80229-"
"0.59693i         0.80138-0.59816i         0.80046-0.59939i         0.79954-0."
"60062i         0.79861-0.60184i         0.79769-0.60307i         0.79676-0.60"
"429i         0.79584-0.60551i         0.79491-0.60673i         0.79398-0.6079"
"5i         0.79304-0.60917i         0.79211-0.61038i         0.79117-0.6116i "
"         0.79023-0.61281i         0.78929-0.61402i         0.78835-0.61523i  "
"        0.7874-0.61644i         0.78646-0.61765i         0.78551-0.61885i    "
"     0.78456-0.62006i          0.7836-0.62126i         0.78265-0.62246i      "
"   0.78169-0.62366i         0.78074-0.62486i         0.77978-0.62606i        "
" 0.77882-0.62725i         0.77785-0.62845i         0.77689-0.62964i         0"
".77592-0.63083i         0.77495-0.63202i         0.77398-0.63321i         0.7"
"7301-0.63439i         0.77204-0.63558i         0.77106-0.63676i         0.770"
"08-0.63794i          0.7691-0.63912i         0.76812-0.6403i          0.76714"
"-0.64148i         0.76615-0.64266i         0.76517-0.64383i         0.76418-0"
".645i           0.76319-0.64618i          0.7622-0.64735i          0.7612-0.6"
"4851i         0.76021-0.64968i         0.75921-0.65085i         0.75821-0.652"
"01i         0.75721-0.65317i         0.75621-0.65433i          0.7552-0.65549"
"i         0.75419-0.65665i         0.75319-0.65781i         0.75218-0.65896i "
"        0.75117-0.66011i         0.75015-0.66127i         0.74914-0.66242i   "
"      0.74812-0.66356i          0.7471-0.66471i         0.74608-0.66586i     "
"    0.74506-0.667i           0.74403-0.66814i         0.74301-0.66928i       "
"  0.74198-0.67042i         0.74095-0.67156i         0.73992-0.67269i         "
"0.73889-0.67383i         0.73785-0.67496i         0.73682-0.67609i         0."
"73578-0.67722i         0.73474-0.67835i          0.7337-0.67948i         0.73"
"265-0.6806i          0.73161-0.68172i         0.73056-0.68285i         0.7295"
"1-0.68397i         0.72846-0.68508i         0.72741-0.6862i          0.72636-"
"0.68732i          0.7253-0.68843i         0.72425-0.68954i         0.72319-0."
"69065i         0.72213-0.69176i         0.72107-0.69287i            0.72-0.69"
"397i         0.71894-0.69508i         0.71787-0.69618i          0.7168-0.6972"
"8i         0.71573-0.69838i         0.71466-0.69947i         0.71358-0.70057i"
"         0.71251-0.70166i         0.71143-0.70275i         0.71035-0.70385i  "
"       0.70927-0.70493i         0.70819-0.70602i         0.70711-0.70711i    "
"     0.70602-0.70819i         0.70493-0.70927i         0.70385-0.71035i      "
"   0.70275-0.71143i         0.70166-0.71251i         0.70057-0.71358i        "
" 0.69947-0.71466i         0.69838-0.71573i         0.69728-0.7168i          0"
".69618-0.71787i         0.69508-0.71894i         0.69397-0.72i            0.6"
"9287-0.72107i         0.69176-0.72213i         0.69065-0.72319i         0.689"
"54-0.72425i         0.68843-0.7253i          0.68732-0.72636i          0.6862"
"-0.72741i         0.68508-0.72846i         0.68397-0.72951i         0.68285-0"
".73056i         0.68172-0.73161i          0.6806-0.73265i         0.67948-0.7"
"337i          0.67835-0.73474i         0.67722-0.73578i         0.67609-0.736"
"82i         0.67496-0.73785i         0.67383-0.73889i         0.67269-0.73992"
"i         0.67156-0.74095i         0.67042-0.74198i         0.66928-0.74301i "
"        0.66814-0.74403i           0.667-0.74506i         0.66586-0.74608i   "
"      0.66471-0.7471i          0.66356-0.74812i         0.66242-0.74914i     "
"    0.66127-0.75015i         0.66011-0.75117i         0.65896-0.75218i       "
"  0.65781-0.75319i         0.65665-0.75419i         0.65549-0.7552i          "
"0.65433-0.75621i         0.65317-0.75721i         0.65201-0.75821i         0."
"65085-0.75921i         0.64968-0.76021i         0.64851-0.7612i          0.64"
"735-0.7622i          0.64618-0.76319i           0.645-0.76418i         0.6438"
"3-0.76517i         0.64266-0.76615i         0.64148-0.76714i          0.6403-"
"0.76812i         0.63912-0.7691i          0.63794-0.77008i         0.63676-0."
"77106i         0.63558-0.77204i         0.63439-0.77301i         0.63321-0.77"
"398i         0.63202-0.77495i         0.63083-0.77592i         0.62964-0.7768"
"9i         0.62845-0.77785i         0.62725-0.77882i         0.62606-0.77978i"
"         0.62486-0.78074i         0.62366-0.78169i         0.62246-0.78265i  "
"       0.62126-0.7836i          0.62006-0.78456i         0.61885-0.78551i    "
"     0.61765-0.78646i         0.61644-0.7874i          0.61523-0.78835i      "
"   0.61402-0.78929i         0.61281-0.79023i          0.6116-0.79117i        "
" 0.61038-0.79211i         0.60917-0.79304i         0.60795-0.79398i         0"
".60673-0.79491i         0.60551-0.79584i         0.60429-0.79676i         0.6"
"0307-0.79769i         0.60184-0.79861i         0.60062-0.79954i         0.599"
"39-0.80046i         0.59816-0.80138i         0.59693-0.80229i          0.5957"
"-0.80321i         0.59447-0.80412i         0.59323-0.80503i           0.592-0"
".80594i         0.59076-0.80685i         0.58952-0.80775i         0.58828-0.8"
"0866i         0.58704-0.80956i          0.5858-0.81046i         0.58455-0.811"
"35i         0.58331-0.81225i         0.58206-0.81314i         0.58081-0.81404"
"i         0.57956-0.81493i         0.57831-0.81581i         0.57706-0.8167i  "
"        0.57581-0.81758i         0.57455-0.81847i          0.5733-0.81935i   "
"      0.57204-0.82023i         0.57078-0.8211i          0.56952-0.82198i     "
"    0.56826-0.82285i           0.567-0.82372i         0.56573-0.82459i       "
"  0.56447-0.82546i          0.5632-0.82632i         0.56193-0.82718i         "
"0.56066-0.82805i         0.55939-0.8289i          0.55812-0.82976i         0."
"55685-0.83062i         0.55557-0.83147i         0.55429-0.83232i         0.55"
"302-0.83317i         0.55174-0.83402i         0.55046-0.83486i         0.5491"
"8-0.83571i         0.54789-0.83655i         0.54661-0.83739i         0.54532-"
"0.83822i         0.54404-0.83906i         0.54275-0.83989i         0.54146-0."
"84073i         0.54017-0.84155i         0.53888-0.84238i         0.53759-0.84"
"321i         0.53629-0.84403i           0.535-0.84485i          0.5337-0.8456"
"7i          0.5324-0.84649i          0.5311-0.84731i          0.5298-0.84812i"
"          0.5285-0.84893i          0.5272-0.84974i          0.5259-0.85055i  "
"       0.52459-0.85136i         0.52328-0.85216i         0.52198-0.85296i    "
"     0.52067-0.85376i         0.51936-0.85456i         0.51804-0.85535i      "
"   0.51673-0.85615i         0.51542-0.85694i          0.5141-0.85773i        "
" 0.51279-0.85852i         0.51147-0.8593i          0.51015-0.86009i         0"
".50883-0.86087i         0.50751-0.86165i         0.50619-0.86242i         0.5"
"0486-0.8632i          0.50354-0.86397i         0.50221-0.86474i         0.500"
"89-0.86551i         0.49956-0.86628i         0.49823-0.86705i          0.4969"
"-0.86781i         0.49557-0.86857i         0.49423-0.86933i          0.4929-0"
".87009i         0.49156-0.87084i         0.49023-0.8716i          0.48889-0.8"
"7235i         0.48755-0.87309i         0.48621-0.87384i         0.48487-0.874"
"59i         0.48353-0.87533i         0.48218-0.87607i         0.48084-0.87681"
"i         0.47949-0.87755i         0.47815-0.87828i          0.4768-0.87901i "
"        0.47545-0.87974i          0.4741-0.88047i         0.47275-0.8812i    "
"       0.4714-0.88192i         0.47004-0.88264i         0.46869-0.88336i     "
"    0.46733-0.88408i         0.46598-0.8848i          0.46462-0.88551i       "
"  0.46326-0.88622i          0.4619-0.88693i         0.46054-0.88764i         "
"0.45918-0.88835i         0.45781-0.88905i         0.45645-0.88975i         0."
"45508-0.89045i         0.45372-0.89115i         0.45235-0.89184i         0.45"
"098-0.89253i         0.44961-0.89322i         0.44824-0.89391i         0.4468"
"7-0.8946i           0.4455-0.89528i         0.44412-0.89597i         0.44275-"
"0.89665i         0.44137-0.89732i         0.43999-0.898i           0.43862-0."
"89867i         0.43724-0.89935i         0.43586-0.90002i         0.43448-0.90"
"068i         0.43309-0.90135i         0.43171-0.90201i         0.43033-0.9026"
"7i         0.42894-0.90333i         0.42756-0.90399i         0.42617-0.90464i"
"         0.42478-0.9053i          0.42339-0.90595i           0.422-0.9066i   "
"       0.42061-0.90724i         0.41922-0.90789i         0.41782-0.90853i    "
"     0.41643-0.90917i         0.41503-0.90981i         0.41364-0.91044i      "
"   0.41224-0.91107i         0.41084-0.91171i         0.40944-0.91234i        "
" 0.40804-0.91296i         0.40664-0.91359i         0.40524-0.91421i         0"
".40384-0.91483i         0.40243-0.91545i         0.40103-0.91606i         0.3"
"9962-0.91668i         0.39822-0.91729i         0.39681-0.9179i           0.39"
"54-0.91851i         0.39399-0.91911i         0.39258-0.91972i         0.39117"
"-0.92032i         0.38976-0.92092i         0.38835-0.92151i         0.38693-0"
".92211i         0.38552-0.9227i           0.3841-0.92329i         0.38268-0.9"
"2388i         0.38127-0.92447i         0.37985-0.92505i         0.37843-0.925"
"63i         0.37701-0.92621i         0.37559-0.92679i         0.37416-0.92736"
"i         0.37274-0.92794i         0.37132-0.92851i         0.36989-0.92907i "
"        0.36847-0.92964i         0.36704-0.93021i         0.36561-0.93077i   "
"      0.36418-0.93133i         0.36276-0.93188i         0.36133-0.93244i     "
"     0.3599-0.93299i         0.35846-0.93354i         0.35703-0.93409i       "
"   0.3556-0.93464i         0.35416-0.93518i         0.35273-0.93573i         "
"0.35129-0.93627i         0.34986-0.9368i          0.34842-0.93734i         0."
"34698-0.93787i         0.34554-0.9384i           0.3441-0.93893i         0.34"
"266-0.93946i         0.34122-0.93998i         0.33978-0.94051i         0.3383"
"3-0.94103i         0.33689-0.94154i         0.33545-0.94206i           0.334-"
"0.94257i         0.33255-0.94308i         0.33111-0.94359i         0.32966-0."
"9441i          0.32821-0.9446i          0.32676-0.94511i         0.32531-0.94"
"561i         0.32386-0.94611i         0.32241-0.9466i          0.32096-0.9470"
"9i          0.3195-0.94759i         0.31805-0.94807i         0.31659-0.94856i"
"         0.31514-0.94905i         0.31368-0.94953i         0.31222-0.95001i  "
"       0.31077-0.95049i         0.30931-0.95096i         0.30785-0.95144i    "
"     0.30639-0.95191i         0.30493-0.95238i         0.30347-0.95284i      "
"   0.30201-0.95331i         0.30054-0.95377i         0.29908-0.95423i        "
" 0.29762-0.95469i         0.29615-0.95514i         0.29469-0.95559i         0"
".29322-0.95605i         0.29175-0.95649i         0.29028-0.95694i         0.2"
"8882-0.95738i         0.28735-0.95783i         0.28588-0.95827i         0.284"
"41-0.9587i          0.28294-0.95914i         0.28146-0.95957i         0.27999"
"-0.96i            0.27852-0.96043i         0.27705-0.96086i         0.27557-0"
".96128i          0.2741-0.9617i          0.27262-0.96212i         0.27115-0.9"
"6254i         0.26967-0.96295i         0.26819-0.96337i         0.26671-0.963"
"78i         0.26523-0.96418i         0.26375-0.96459i         0.26227-0.96499"
"i         0.26079-0.96539i         0.25931-0.96579i         0.25783-0.96619i "
"        0.25635-0.96658i         0.25487-0.96698i         0.25338-0.96737i   "
"       0.2519-0.96775i         0.25041-0.96814i         0.24893-0.96852i     "
"    0.24744-0.9689i          0.24596-0.96928i         0.24447-0.96966i       "
"  0.24298-0.97003i         0.24149-0.9704i             0.24-0.97077i         "
"0.23851-0.97114i         0.23702-0.9715i          0.23553-0.97187i         0."
"23404-0.97223i         0.23255-0.97258i         0.23106-0.97294i         0.22"
"957-0.97329i         0.22807-0.97364i         0.22658-0.97399i         0.2250"
"8-0.97434i         0.22359-0.97468i         0.22209-0.97503i          0.2206-"
"0.97536i          0.2191-0.9757i           0.2176-0.97604i         0.21611-0."
"97637i         0.21461-0.9767i          0.21311-0.97703i         0.21161-0.97"
"735i         0.21011-0.97768i         0.20861-0.978i           0.20711-0.9783"
"2i         0.20561-0.97863i         0.20411-0.97895i         0.20261-0.97926i"
"          0.2011-0.97957i          0.1996-0.97988i          0.1981-0.98018i  "
"       0.19659-0.98048i         0.19509-0.98079i         0.19359-0.98108i    "
"     0.19208-0.98138i         0.19057-0.98167i         0.18907-0.98196i      "
"   0.18756-0.98225i         0.18606-0.98254i         0.18455-0.98282i        "
" 0.18304-0.98311i         0.18153-0.98339i         0.18002-0.98366i         0"
".17851-0.98394i           0.177-0.98421i         0.17549-0.98448i         0.1"
"7398-0.98475i         0.17247-0.98501i         0.17096-0.98528i         0.169"
"45-0.98554i         0.16794-0.9858i          0.16643-0.98605i         0.16491"
"-0.98631i          0.1634-0.98656i         0.16189-0.98681i         0.16037-0"
".98706i         0.15886-0.9873i          0.15734-0.98754i         0.15583-0.9"
"8778i         0.15431-0.98802i          0.1528-0.98826i         0.15128-0.988"
"49i         0.14976-0.98872i         0.14825-0.98895i         0.14673-0.98918"
"i         0.14521-0.9894i           0.1437-0.98962i         0.14218-0.98984i "
"        0.14066-0.99006i         0.13914-0.99027i         0.13762-0.99049i   "
"       0.1361-0.9907i          0.13458-0.9909i          0.13306-0.99111i     "
"    0.13154-0.99131i         0.13002-0.99151i          0.1285-0.99171i       "
"  0.12698-0.99191i         0.12545-0.9921i          0.12393-0.99229i         "
"0.12241-0.99248i         0.12089-0.99267i         0.11937-0.99285i         0."
"11784-0.99303i         0.11632-0.99321i         0.11479-0.99339i         0.11"
"327-0.99356i         0.11175-0.99374i         0.11022-0.99391i          0.108"
"7-0.99407i         0.10717-0.99424i         0.10565-0.9944i          0.10412-"
"0.99456i          0.1026-0.99472i         0.10107-0.99488i        0.099544-0."
"99503i        0.098017-0.99518i         0.09649-0.99533i        0.094963-0.99"
"548i        0.093436-0.99563i        0.091909-0.99577i        0.090381-0.9959"
"1i        0.088854-0.99604i        0.087326-0.99618i        0.085797-0.99631i"
"        0.084269-0.99644i         0.08274-0.99657i        0.081211-0.9967i   "
"      0.079682-0.99682i        0.078153-0.99694i        0.076624-0.99706i    "
"    0.075094-0.99718i        0.073565-0.99729i        0.072035-0.9974i       "
"  0.070505-0.99751i        0.068974-0.99762i        0.067444-0.99772i        "
"0.065913-0.99783i        0.064383-0.99793i        0.062852-0.99802i        0."
"061321-0.99812i         0.05979-0.99821i        0.058258-0.9983i         0.05"
"6727-0.99839i        0.055195-0.99848i        0.053664-0.99856i        0.0521"
"32-0.99864i          0.0506-0.99872i        0.049068-0.9988i         0.047535"
"-0.99887i        0.046003-0.99894i        0.044471-0.99901i        0.042938-0"
".99908i        0.041406-0.99914i        0.039873-0.9992i          0.03834-0.9"
"9926i        0.036807-0.99932i        0.035274-0.99938i        0.033741-0.999"
"43i        0.032208-0.99948i        0.030675-0.99953i        0.029142-0.99958"
"i        0.027608-0.99962i        0.026075-0.99966i        0.024541-0.9997i  "
"       0.023008-0.99974i        0.021474-0.99977i         0.01994-0.9998i    "
"     0.018407-0.99983i        0.016873-0.99986i        0.015339-0.99988i     "
"   0.013805-0.9999i         0.012272-0.99992i        0.010738-0.99994i       "
"0.0092038-0.99996i       0.0076698-0.99997i       0.0061359-0.99998i       0."
"0046019-0.99999i        0.003068-1i              0.001534-1i          ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "4"
		    mult_latency	    "6"
		    bram_latency	    "4"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  BlockChoice		  "twiddle_general_3mult"
		  TemplateBlock		  "casper_library/FFTs/Twiddle/twiddle"
		  MemberBlocks		  "twiddle_coeff_0,twiddle_coeff_1,twi"
"ddle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_general_3mult"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_general_3mult"
		    SourceType		    ""
		    ShowPortLabels	    on
		    Coeffs		    "[1+0i                     1-0.001"
"534i              1-0.003068i        0.99999-0.0046019i       0.99998-0.00613"
"59i       0.99997-0.0076698i       0.99996-0.0092038i       0.99994-0.010738i"
"        0.99992-0.012272i         0.9999-0.013805i        0.99988-0.015339i  "
"      0.99986-0.016873i        0.99983-0.018407i         0.9998-0.01994i     "
"    0.99977-0.021474i        0.99974-0.023008i         0.9997-0.024541i      "
"  0.99966-0.026075i        0.99962-0.027608i        0.99958-0.029142i        "
"0.99953-0.030675i        0.99948-0.032208i        0.99943-0.033741i        0."
"99938-0.035274i        0.99932-0.036807i        0.99926-0.03834i          0.9"
"992-0.039873i        0.99914-0.041406i        0.99908-0.042938i        0.9990"
"1-0.044471i        0.99894-0.046003i        0.99887-0.047535i         0.9988-"
"0.049068i        0.99872-0.0506i          0.99864-0.052132i        0.99856-0."
"053664i        0.99848-0.055195i        0.99839-0.056727i         0.9983-0.05"
"8258i        0.99821-0.05979i         0.99812-0.061321i        0.99802-0.0628"
"52i        0.99793-0.064383i        0.99783-0.065913i        0.99772-0.067444"
"i        0.99762-0.068974i        0.99751-0.070505i         0.9974-0.072035i "
"       0.99729-0.073565i        0.99718-0.075094i        0.99706-0.076624i   "
"     0.99694-0.078153i        0.99682-0.079682i         0.9967-0.081211i     "
"   0.99657-0.08274i         0.99644-0.084269i        0.99631-0.085797i       "
" 0.99618-0.087326i        0.99604-0.088854i        0.99591-0.090381i        0"
".99577-0.091909i        0.99563-0.093436i        0.99548-0.094963i        0.9"
"9533-0.09649i         0.99518-0.098017i        0.99503-0.099544i        0.994"
"88-0.10107i         0.99472-0.1026i          0.99456-0.10412i          0.9944"
"-0.10565i         0.99424-0.10717i         0.99407-0.1087i          0.99391-0"
".11022i         0.99374-0.11175i         0.99356-0.11327i         0.99339-0.1"
"1479i         0.99321-0.11632i         0.99303-0.11784i         0.99285-0.119"
"37i         0.99267-0.12089i         0.99248-0.12241i         0.99229-0.12393"
"i          0.9921-0.12545i         0.99191-0.12698i         0.99171-0.1285i  "
"        0.99151-0.13002i         0.99131-0.13154i         0.99111-0.13306i   "
"       0.9909-0.13458i          0.9907-0.1361i          0.99049-0.13762i     "
"    0.99027-0.13914i         0.99006-0.14066i         0.98984-0.14218i       "
"  0.98962-0.1437i           0.9894-0.14521i         0.98918-0.14673i         "
"0.98895-0.14825i         0.98872-0.14976i         0.98849-0.15128i         0."
"98826-0.1528i          0.98802-0.15431i         0.98778-0.15583i         0.98"
"754-0.15734i          0.9873-0.15886i         0.98706-0.16037i         0.9868"
"1-0.16189i         0.98656-0.1634i          0.98631-0.16491i         0.98605-"
"0.16643i          0.9858-0.16794i         0.98554-0.16945i         0.98528-0."
"17096i         0.98501-0.17247i         0.98475-0.17398i         0.98448-0.17"
"549i         0.98421-0.177i           0.98394-0.17851i         0.98366-0.1800"
"2i         0.98339-0.18153i         0.98311-0.18304i         0.98282-0.18455i"
"         0.98254-0.18606i         0.98225-0.18756i         0.98196-0.18907i  "
"       0.98167-0.19057i         0.98138-0.19208i         0.98108-0.19359i    "
"     0.98079-0.19509i         0.98048-0.19659i         0.98018-0.1981i       "
"   0.97988-0.1996i          0.97957-0.2011i          0.97926-0.20261i        "
" 0.97895-0.20411i         0.97863-0.20561i         0.97832-0.20711i          "
" 0.978-0.20861i         0.97768-0.21011i         0.97735-0.21161i         0.9"
"7703-0.21311i          0.9767-0.21461i         0.97637-0.21611i         0.976"
"04-0.2176i           0.9757-0.2191i          0.97536-0.2206i          0.97503"
"-0.22209i         0.97468-0.22359i         0.97434-0.22508i         0.97399-0"
".22658i         0.97364-0.22807i         0.97329-0.22957i         0.97294-0.2"
"3106i         0.97258-0.23255i         0.97223-0.23404i         0.97187-0.235"
"53i          0.9715-0.23702i         0.97114-0.23851i         0.97077-0.24i  "
"           0.9704-0.24149i         0.97003-0.24298i         0.96966-0.24447i "
"        0.96928-0.24596i          0.9689-0.24744i         0.96852-0.24893i   "
"      0.96814-0.25041i         0.96775-0.2519i          0.96737-0.25338i     "
"    0.96698-0.25487i         0.96658-0.25635i         0.96619-0.25783i       "
"  0.96579-0.25931i         0.96539-0.26079i         0.96499-0.26227i         "
"0.96459-0.26375i         0.96418-0.26523i         0.96378-0.26671i         0."
"96337-0.26819i         0.96295-0.26967i         0.96254-0.27115i         0.96"
"212-0.27262i          0.9617-0.2741i          0.96128-0.27557i         0.9608"
"6-0.27705i         0.96043-0.27852i            0.96-0.27999i         0.95957-"
"0.28146i         0.95914-0.28294i          0.9587-0.28441i         0.95827-0."
"28588i         0.95783-0.28735i         0.95738-0.28882i         0.95694-0.29"
"028i         0.95649-0.29175i         0.95605-0.29322i         0.95559-0.2946"
"9i         0.95514-0.29615i         0.95469-0.29762i         0.95423-0.29908i"
"         0.95377-0.30054i         0.95331-0.30201i         0.95284-0.30347i  "
"       0.95238-0.30493i         0.95191-0.30639i         0.95144-0.30785i    "
"     0.95096-0.30931i         0.95049-0.31077i         0.95001-0.31222i      "
"   0.94953-0.31368i         0.94905-0.31514i         0.94856-0.31659i        "
" 0.94807-0.31805i         0.94759-0.3195i          0.94709-0.32096i          "
"0.9466-0.32241i         0.94611-0.32386i         0.94561-0.32531i         0.9"
"4511-0.32676i          0.9446-0.32821i          0.9441-0.32966i         0.943"
"59-0.33111i         0.94308-0.33255i         0.94257-0.334i           0.94206"
"-0.33545i         0.94154-0.33689i         0.94103-0.33833i         0.94051-0"
".33978i         0.93998-0.34122i         0.93946-0.34266i         0.93893-0.3"
"441i           0.9384-0.34554i         0.93787-0.34698i         0.93734-0.348"
"42i          0.9368-0.34986i         0.93627-0.35129i         0.93573-0.35273"
"i         0.93518-0.35416i         0.93464-0.3556i          0.93409-0.35703i "
"        0.93354-0.35846i         0.93299-0.3599i          0.93244-0.36133i   "
"      0.93188-0.36276i         0.93133-0.36418i         0.93077-0.36561i     "
"    0.93021-0.36704i         0.92964-0.36847i         0.92907-0.36989i       "
"  0.92851-0.37132i         0.92794-0.37274i         0.92736-0.37416i         "
"0.92679-0.37559i         0.92621-0.37701i         0.92563-0.37843i         0."
"92505-0.37985i         0.92447-0.38127i         0.92388-0.38268i         0.92"
"329-0.3841i           0.9227-0.38552i         0.92211-0.38693i         0.9215"
"1-0.38835i         0.92092-0.38976i         0.92032-0.39117i         0.91972-"
"0.39258i         0.91911-0.39399i         0.91851-0.3954i           0.9179-0."
"39681i         0.91729-0.39822i         0.91668-0.39962i         0.91606-0.40"
"103i         0.91545-0.40243i         0.91483-0.40384i         0.91421-0.4052"
"4i         0.91359-0.40664i         0.91296-0.40804i         0.91234-0.40944i"
"         0.91171-0.41084i         0.91107-0.41224i         0.91044-0.41364i  "
"       0.90981-0.41503i         0.90917-0.41643i         0.90853-0.41782i    "
"     0.90789-0.41922i         0.90724-0.42061i          0.9066-0.422i        "
"   0.90595-0.42339i          0.9053-0.42478i         0.90464-0.42617i        "
" 0.90399-0.42756i         0.90333-0.42894i         0.90267-0.43033i         0"
".90201-0.43171i         0.90135-0.43309i         0.90068-0.43448i         0.9"
"0002-0.43586i         0.89935-0.43724i         0.89867-0.43862i           0.8"
"98-0.43999i         0.89732-0.44137i         0.89665-0.44275i         0.89597"
"-0.44412i         0.89528-0.4455i           0.8946-0.44687i         0.89391-0"
".44824i         0.89322-0.44961i         0.89253-0.45098i         0.89184-0.4"
"5235i         0.89115-0.45372i         0.89045-0.45508i         0.88975-0.456"
"45i         0.88905-0.45781i         0.88835-0.45918i         0.88764-0.46054"
"i         0.88693-0.4619i          0.88622-0.46326i         0.88551-0.46462i "
"         0.8848-0.46598i         0.88408-0.46733i         0.88336-0.46869i   "
"      0.88264-0.47004i         0.88192-0.4714i           0.8812-0.47275i     "
"    0.88047-0.4741i          0.87974-0.47545i         0.87901-0.4768i        "
"  0.87828-0.47815i         0.87755-0.47949i         0.87681-0.48084i         "
"0.87607-0.48218i         0.87533-0.48353i         0.87459-0.48487i         0."
"87384-0.48621i         0.87309-0.48755i         0.87235-0.48889i          0.8"
"716-0.49023i         0.87084-0.49156i         0.87009-0.4929i          0.8693"
"3-0.49423i         0.86857-0.49557i         0.86781-0.4969i          0.86705-"
"0.49823i         0.86628-0.49956i         0.86551-0.50089i         0.86474-0."
"50221i         0.86397-0.50354i          0.8632-0.50486i         0.86242-0.50"
"619i         0.86165-0.50751i         0.86087-0.50883i         0.86009-0.5101"
"5i          0.8593-0.51147i         0.85852-0.51279i         0.85773-0.5141i "
"         0.85694-0.51542i         0.85615-0.51673i         0.85535-0.51804i  "
"       0.85456-0.51936i         0.85376-0.52067i         0.85296-0.52198i    "
"     0.85216-0.52328i         0.85136-0.52459i         0.85055-0.5259i       "
"   0.84974-0.5272i          0.84893-0.5285i          0.84812-0.5298i         "
" 0.84731-0.5311i          0.84649-0.5324i          0.84567-0.5337i          0"
".84485-0.535i           0.84403-0.53629i         0.84321-0.53759i         0.8"
"4238-0.53888i         0.84155-0.54017i         0.84073-0.54146i         0.839"
"89-0.54275i         0.83906-0.54404i         0.83822-0.54532i         0.83739"
"-0.54661i         0.83655-0.54789i         0.83571-0.54918i         0.83486-0"
".55046i         0.83402-0.55174i         0.83317-0.55302i         0.83232-0.5"
"5429i         0.83147-0.55557i         0.83062-0.55685i         0.82976-0.558"
"12i          0.8289-0.55939i         0.82805-0.56066i         0.82718-0.56193"
"i         0.82632-0.5632i          0.82546-0.56447i         0.82459-0.56573i "
"        0.82372-0.567i           0.82285-0.56826i         0.82198-0.56952i   "
"       0.8211-0.57078i         0.82023-0.57204i         0.81935-0.5733i      "
"    0.81847-0.57455i         0.81758-0.57581i          0.8167-0.57706i       "
"  0.81581-0.57831i         0.81493-0.57956i         0.81404-0.58081i         "
"0.81314-0.58206i         0.81225-0.58331i         0.81135-0.58455i         0."
"81046-0.5858i          0.80956-0.58704i         0.80866-0.58828i         0.80"
"775-0.58952i         0.80685-0.59076i         0.80594-0.592i           0.8050"
"3-0.59323i         0.80412-0.59447i         0.80321-0.5957i          0.80229-"
"0.59693i         0.80138-0.59816i         0.80046-0.59939i         0.79954-0."
"60062i         0.79861-0.60184i         0.79769-0.60307i         0.79676-0.60"
"429i         0.79584-0.60551i         0.79491-0.60673i         0.79398-0.6079"
"5i         0.79304-0.60917i         0.79211-0.61038i         0.79117-0.6116i "
"         0.79023-0.61281i         0.78929-0.61402i         0.78835-0.61523i  "
"        0.7874-0.61644i         0.78646-0.61765i         0.78551-0.61885i    "
"     0.78456-0.62006i          0.7836-0.62126i         0.78265-0.62246i      "
"   0.78169-0.62366i         0.78074-0.62486i         0.77978-0.62606i        "
" 0.77882-0.62725i         0.77785-0.62845i         0.77689-0.62964i         0"
".77592-0.63083i         0.77495-0.63202i         0.77398-0.63321i         0.7"
"7301-0.63439i         0.77204-0.63558i         0.77106-0.63676i         0.770"
"08-0.63794i          0.7691-0.63912i         0.76812-0.6403i          0.76714"
"-0.64148i         0.76615-0.64266i         0.76517-0.64383i         0.76418-0"
".645i           0.76319-0.64618i          0.7622-0.64735i          0.7612-0.6"
"4851i         0.76021-0.64968i         0.75921-0.65085i         0.75821-0.652"
"01i         0.75721-0.65317i         0.75621-0.65433i          0.7552-0.65549"
"i         0.75419-0.65665i         0.75319-0.65781i         0.75218-0.65896i "
"        0.75117-0.66011i         0.75015-0.66127i         0.74914-0.66242i   "
"      0.74812-0.66356i          0.7471-0.66471i         0.74608-0.66586i     "
"    0.74506-0.667i           0.74403-0.66814i         0.74301-0.66928i       "
"  0.74198-0.67042i         0.74095-0.67156i         0.73992-0.67269i         "
"0.73889-0.67383i         0.73785-0.67496i         0.73682-0.67609i         0."
"73578-0.67722i         0.73474-0.67835i          0.7337-0.67948i         0.73"
"265-0.6806i          0.73161-0.68172i         0.73056-0.68285i         0.7295"
"1-0.68397i         0.72846-0.68508i         0.72741-0.6862i          0.72636-"
"0.68732i          0.7253-0.68843i         0.72425-0.68954i         0.72319-0."
"69065i         0.72213-0.69176i         0.72107-0.69287i            0.72-0.69"
"397i         0.71894-0.69508i         0.71787-0.69618i          0.7168-0.6972"
"8i         0.71573-0.69838i         0.71466-0.69947i         0.71358-0.70057i"
"         0.71251-0.70166i         0.71143-0.70275i         0.71035-0.70385i  "
"       0.70927-0.70493i         0.70819-0.70602i         0.70711-0.70711i    "
"     0.70602-0.70819i         0.70493-0.70927i         0.70385-0.71035i      "
"   0.70275-0.71143i         0.70166-0.71251i         0.70057-0.71358i        "
" 0.69947-0.71466i         0.69838-0.71573i         0.69728-0.7168i          0"
".69618-0.71787i         0.69508-0.71894i         0.69397-0.72i            0.6"
"9287-0.72107i         0.69176-0.72213i         0.69065-0.72319i         0.689"
"54-0.72425i         0.68843-0.7253i          0.68732-0.72636i          0.6862"
"-0.72741i         0.68508-0.72846i         0.68397-0.72951i         0.68285-0"
".73056i         0.68172-0.73161i          0.6806-0.73265i         0.67948-0.7"
"337i          0.67835-0.73474i         0.67722-0.73578i         0.67609-0.736"
"82i         0.67496-0.73785i         0.67383-0.73889i         0.67269-0.73992"
"i         0.67156-0.74095i         0.67042-0.74198i         0.66928-0.74301i "
"        0.66814-0.74403i           0.667-0.74506i         0.66586-0.74608i   "
"      0.66471-0.7471i          0.66356-0.74812i         0.66242-0.74914i     "
"    0.66127-0.75015i         0.66011-0.75117i         0.65896-0.75218i       "
"  0.65781-0.75319i         0.65665-0.75419i         0.65549-0.7552i          "
"0.65433-0.75621i         0.65317-0.75721i         0.65201-0.75821i         0."
"65085-0.75921i         0.64968-0.76021i         0.64851-0.7612i          0.64"
"735-0.7622i          0.64618-0.76319i           0.645-0.76418i         0.6438"
"3-0.76517i         0.64266-0.76615i         0.64148-0.76714i          0.6403-"
"0.76812i         0.63912-0.7691i          0.63794-0.77008i         0.63676-0."
"77106i         0.63558-0.77204i         0.63439-0.77301i         0.63321-0.77"
"398i         0.63202-0.77495i         0.63083-0.77592i         0.62964-0.7768"
"9i         0.62845-0.77785i         0.62725-0.77882i         0.62606-0.77978i"
"         0.62486-0.78074i         0.62366-0.78169i         0.62246-0.78265i  "
"       0.62126-0.7836i          0.62006-0.78456i         0.61885-0.78551i    "
"     0.61765-0.78646i         0.61644-0.7874i          0.61523-0.78835i      "
"   0.61402-0.78929i         0.61281-0.79023i          0.6116-0.79117i        "
" 0.61038-0.79211i         0.60917-0.79304i         0.60795-0.79398i         0"
".60673-0.79491i         0.60551-0.79584i         0.60429-0.79676i         0.6"
"0307-0.79769i         0.60184-0.79861i         0.60062-0.79954i         0.599"
"39-0.80046i         0.59816-0.80138i         0.59693-0.80229i          0.5957"
"-0.80321i         0.59447-0.80412i         0.59323-0.80503i           0.592-0"
".80594i         0.59076-0.80685i         0.58952-0.80775i         0.58828-0.8"
"0866i         0.58704-0.80956i          0.5858-0.81046i         0.58455-0.811"
"35i         0.58331-0.81225i         0.58206-0.81314i         0.58081-0.81404"
"i         0.57956-0.81493i         0.57831-0.81581i         0.57706-0.8167i  "
"        0.57581-0.81758i         0.57455-0.81847i          0.5733-0.81935i   "
"      0.57204-0.82023i         0.57078-0.8211i          0.56952-0.82198i     "
"    0.56826-0.82285i           0.567-0.82372i         0.56573-0.82459i       "
"  0.56447-0.82546i          0.5632-0.82632i         0.56193-0.82718i         "
"0.56066-0.82805i         0.55939-0.8289i          0.55812-0.82976i         0."
"55685-0.83062i         0.55557-0.83147i         0.55429-0.83232i         0.55"
"302-0.83317i         0.55174-0.83402i         0.55046-0.83486i         0.5491"
"8-0.83571i         0.54789-0.83655i         0.54661-0.83739i         0.54532-"
"0.83822i         0.54404-0.83906i         0.54275-0.83989i         0.54146-0."
"84073i         0.54017-0.84155i         0.53888-0.84238i         0.53759-0.84"
"321i         0.53629-0.84403i           0.535-0.84485i          0.5337-0.8456"
"7i          0.5324-0.84649i          0.5311-0.84731i          0.5298-0.84812i"
"          0.5285-0.84893i          0.5272-0.84974i          0.5259-0.85055i  "
"       0.52459-0.85136i         0.52328-0.85216i         0.52198-0.85296i    "
"     0.52067-0.85376i         0.51936-0.85456i         0.51804-0.85535i      "
"   0.51673-0.85615i         0.51542-0.85694i          0.5141-0.85773i        "
" 0.51279-0.85852i         0.51147-0.8593i          0.51015-0.86009i         0"
".50883-0.86087i         0.50751-0.86165i         0.50619-0.86242i         0.5"
"0486-0.8632i          0.50354-0.86397i         0.50221-0.86474i         0.500"
"89-0.86551i         0.49956-0.86628i         0.49823-0.86705i          0.4969"
"-0.86781i         0.49557-0.86857i         0.49423-0.86933i          0.4929-0"
".87009i         0.49156-0.87084i         0.49023-0.8716i          0.48889-0.8"
"7235i         0.48755-0.87309i         0.48621-0.87384i         0.48487-0.874"
"59i         0.48353-0.87533i         0.48218-0.87607i         0.48084-0.87681"
"i         0.47949-0.87755i         0.47815-0.87828i          0.4768-0.87901i "
"        0.47545-0.87974i          0.4741-0.88047i         0.47275-0.8812i    "
"       0.4714-0.88192i         0.47004-0.88264i         0.46869-0.88336i     "
"    0.46733-0.88408i         0.46598-0.8848i          0.46462-0.88551i       "
"  0.46326-0.88622i          0.4619-0.88693i         0.46054-0.88764i         "
"0.45918-0.88835i         0.45781-0.88905i         0.45645-0.88975i         0."
"45508-0.89045i         0.45372-0.89115i         0.45235-0.89184i         0.45"
"098-0.89253i         0.44961-0.89322i         0.44824-0.89391i         0.4468"
"7-0.8946i           0.4455-0.89528i         0.44412-0.89597i         0.44275-"
"0.89665i         0.44137-0.89732i         0.43999-0.898i           0.43862-0."
"89867i         0.43724-0.89935i         0.43586-0.90002i         0.43448-0.90"
"068i         0.43309-0.90135i         0.43171-0.90201i         0.43033-0.9026"
"7i         0.42894-0.90333i         0.42756-0.90399i         0.42617-0.90464i"
"         0.42478-0.9053i          0.42339-0.90595i           0.422-0.9066i   "
"       0.42061-0.90724i         0.41922-0.90789i         0.41782-0.90853i    "
"     0.41643-0.90917i         0.41503-0.90981i         0.41364-0.91044i      "
"   0.41224-0.91107i         0.41084-0.91171i         0.40944-0.91234i        "
" 0.40804-0.91296i         0.40664-0.91359i         0.40524-0.91421i         0"
".40384-0.91483i         0.40243-0.91545i         0.40103-0.91606i         0.3"
"9962-0.91668i         0.39822-0.91729i         0.39681-0.9179i           0.39"
"54-0.91851i         0.39399-0.91911i         0.39258-0.91972i         0.39117"
"-0.92032i         0.38976-0.92092i         0.38835-0.92151i         0.38693-0"
".92211i         0.38552-0.9227i           0.3841-0.92329i         0.38268-0.9"
"2388i         0.38127-0.92447i         0.37985-0.92505i         0.37843-0.925"
"63i         0.37701-0.92621i         0.37559-0.92679i         0.37416-0.92736"
"i         0.37274-0.92794i         0.37132-0.92851i         0.36989-0.92907i "
"        0.36847-0.92964i         0.36704-0.93021i         0.36561-0.93077i   "
"      0.36418-0.93133i         0.36276-0.93188i         0.36133-0.93244i     "
"     0.3599-0.93299i         0.35846-0.93354i         0.35703-0.93409i       "
"   0.3556-0.93464i         0.35416-0.93518i         0.35273-0.93573i         "
"0.35129-0.93627i         0.34986-0.9368i          0.34842-0.93734i         0."
"34698-0.93787i         0.34554-0.9384i           0.3441-0.93893i         0.34"
"266-0.93946i         0.34122-0.93998i         0.33978-0.94051i         0.3383"
"3-0.94103i         0.33689-0.94154i         0.33545-0.94206i           0.334-"
"0.94257i         0.33255-0.94308i         0.33111-0.94359i         0.32966-0."
"9441i          0.32821-0.9446i          0.32676-0.94511i         0.32531-0.94"
"561i         0.32386-0.94611i         0.32241-0.9466i          0.32096-0.9470"
"9i          0.3195-0.94759i         0.31805-0.94807i         0.31659-0.94856i"
"         0.31514-0.94905i         0.31368-0.94953i         0.31222-0.95001i  "
"       0.31077-0.95049i         0.30931-0.95096i         0.30785-0.95144i    "
"     0.30639-0.95191i         0.30493-0.95238i         0.30347-0.95284i      "
"   0.30201-0.95331i         0.30054-0.95377i         0.29908-0.95423i        "
" 0.29762-0.95469i         0.29615-0.95514i         0.29469-0.95559i         0"
".29322-0.95605i         0.29175-0.95649i         0.29028-0.95694i         0.2"
"8882-0.95738i         0.28735-0.95783i         0.28588-0.95827i         0.284"
"41-0.9587i          0.28294-0.95914i         0.28146-0.95957i         0.27999"
"-0.96i            0.27852-0.96043i         0.27705-0.96086i         0.27557-0"
".96128i          0.2741-0.9617i          0.27262-0.96212i         0.27115-0.9"
"6254i         0.26967-0.96295i         0.26819-0.96337i         0.26671-0.963"
"78i         0.26523-0.96418i         0.26375-0.96459i         0.26227-0.96499"
"i         0.26079-0.96539i         0.25931-0.96579i         0.25783-0.96619i "
"        0.25635-0.96658i         0.25487-0.96698i         0.25338-0.96737i   "
"       0.2519-0.96775i         0.25041-0.96814i         0.24893-0.96852i     "
"    0.24744-0.9689i          0.24596-0.96928i         0.24447-0.96966i       "
"  0.24298-0.97003i         0.24149-0.9704i             0.24-0.97077i         "
"0.23851-0.97114i         0.23702-0.9715i          0.23553-0.97187i         0."
"23404-0.97223i         0.23255-0.97258i         0.23106-0.97294i         0.22"
"957-0.97329i         0.22807-0.97364i         0.22658-0.97399i         0.2250"
"8-0.97434i         0.22359-0.97468i         0.22209-0.97503i          0.2206-"
"0.97536i          0.2191-0.9757i           0.2176-0.97604i         0.21611-0."
"97637i         0.21461-0.9767i          0.21311-0.97703i         0.21161-0.97"
"735i         0.21011-0.97768i         0.20861-0.978i           0.20711-0.9783"
"2i         0.20561-0.97863i         0.20411-0.97895i         0.20261-0.97926i"
"          0.2011-0.97957i          0.1996-0.97988i          0.1981-0.98018i  "
"       0.19659-0.98048i         0.19509-0.98079i         0.19359-0.98108i    "
"     0.19208-0.98138i         0.19057-0.98167i         0.18907-0.98196i      "
"   0.18756-0.98225i         0.18606-0.98254i         0.18455-0.98282i        "
" 0.18304-0.98311i         0.18153-0.98339i         0.18002-0.98366i         0"
".17851-0.98394i           0.177-0.98421i         0.17549-0.98448i         0.1"
"7398-0.98475i         0.17247-0.98501i         0.17096-0.98528i         0.169"
"45-0.98554i         0.16794-0.9858i          0.16643-0.98605i         0.16491"
"-0.98631i          0.1634-0.98656i         0.16189-0.98681i         0.16037-0"
".98706i         0.15886-0.9873i          0.15734-0.98754i         0.15583-0.9"
"8778i         0.15431-0.98802i          0.1528-0.98826i         0.15128-0.988"
"49i         0.14976-0.98872i         0.14825-0.98895i         0.14673-0.98918"
"i         0.14521-0.9894i           0.1437-0.98962i         0.14218-0.98984i "
"        0.14066-0.99006i         0.13914-0.99027i         0.13762-0.99049i   "
"       0.1361-0.9907i          0.13458-0.9909i          0.13306-0.99111i     "
"    0.13154-0.99131i         0.13002-0.99151i          0.1285-0.99171i       "
"  0.12698-0.99191i         0.12545-0.9921i          0.12393-0.99229i         "
"0.12241-0.99248i         0.12089-0.99267i         0.11937-0.99285i         0."
"11784-0.99303i         0.11632-0.99321i         0.11479-0.99339i         0.11"
"327-0.99356i         0.11175-0.99374i         0.11022-0.99391i          0.108"
"7-0.99407i         0.10717-0.99424i         0.10565-0.9944i          0.10412-"
"0.99456i          0.1026-0.99472i         0.10107-0.99488i        0.099544-0."
"99503i        0.098017-0.99518i         0.09649-0.99533i        0.094963-0.99"
"548i        0.093436-0.99563i        0.091909-0.99577i        0.090381-0.9959"
"1i        0.088854-0.99604i        0.087326-0.99618i        0.085797-0.99631i"
"        0.084269-0.99644i         0.08274-0.99657i        0.081211-0.9967i   "
"      0.079682-0.99682i        0.078153-0.99694i        0.076624-0.99706i    "
"    0.075094-0.99718i        0.073565-0.99729i        0.072035-0.9974i       "
"  0.070505-0.99751i        0.068974-0.99762i        0.067444-0.99772i        "
"0.065913-0.99783i        0.064383-0.99793i        0.062852-0.99802i        0."
"061321-0.99812i         0.05979-0.99821i        0.058258-0.9983i         0.05"
"6727-0.99839i        0.055195-0.99848i        0.053664-0.99856i        0.0521"
"32-0.99864i          0.0506-0.99872i        0.049068-0.9988i         0.047535"
"-0.99887i        0.046003-0.99894i        0.044471-0.99901i        0.042938-0"
".99908i        0.041406-0.99914i        0.039873-0.9992i          0.03834-0.9"
"9926i        0.036807-0.99932i        0.035274-0.99938i        0.033741-0.999"
"43i        0.032208-0.99948i        0.030675-0.99953i        0.029142-0.99958"
"i        0.027608-0.99962i        0.026075-0.99966i        0.024541-0.9997i  "
"       0.023008-0.99974i        0.021474-0.99977i         0.01994-0.9998i    "
"     0.018407-0.99983i        0.016873-0.99986i        0.015339-0.99988i     "
"   0.013805-0.9999i         0.012272-0.99992i        0.010738-0.99994i       "
"0.0092038-0.99996i       0.0076698-0.99997i       0.0061359-0.99998i       0."
"0046019-0.99999i        0.003068-1i              0.001534-1i          ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "4"
		    mult_latency	    "6"
		    bram_latency	    "4"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "a+bw"
		  Position		  [935, 48, 965, 62]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a-bw"
		  Position		  [920, 528, 950, 542]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "of"
		  Position		  [975, 818, 1005, 832]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [305, 348, 335, 362]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [95, 0]
		  DstBlock		  "Logical13"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical13"
		  SrcPort		  1
		  DstBlock		  "of"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Logical13"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay3"
		  SrcPort		  1
		  Points		  [170, 0]
		  Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical7"
		  SrcPort		  1
		  Points		  [0, 230]
		  DstBlock		  "Logical"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "AddSub3"
		  SrcPort		  1
		  Points		  [25, 0; 0, 475; 30, 0]
		  Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical10"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Logical11"
		  SrcPort		  1
		  Points		  [5, 0; 0, -80]
		  DstBlock		  "Logical10"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical12"
		  SrcPort		  1
		  DstBlock		  "Logical10"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice16"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		  }
		}
		Line {
		  SrcBlock		  "Slice15"
		  SrcPort		  1
		  Points		  [30, 0]
		  DstBlock		  "Logical12"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice14"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Slice13"
		  SrcPort		  1
		  Points		  [5, 0; 0, 20]
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert3"
		  SrcPort		  1
		  Points		  [140, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Scale3"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Mux3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux3"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  Points		  [55, 0; 0, 295; 30, 0]
		  Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical8"
		  SrcPort		  1
		  Points		  [0, -50]
		  DstBlock		  "Logical7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical9"
		  SrcPort		  1
		  DstBlock		  "Logical7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice12"
		  SrcPort		  1
		  Points		  [0, 0; 20, 0]
		  Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		  }
		  Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "Slice11"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Slice10"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Slice9"
		  SrcPort		  1
		  Points		  [5, 0; 0, 20]
		  Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert2"
		  SrcPort		  1
		  DstBlock		  "ri_to_c1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Scale2"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Mux2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux2"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  Points		  [0, 460]
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical5"
		  SrcPort		  1
		  Points		  [5, 0; 0, -80]
		  DstBlock		  "Logical4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical6"
		  SrcPort		  1
		  DstBlock		  "Logical4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice8"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		  }
		}
		Line {
		  SrcBlock		  "Slice7"
		  SrcPort		  1
		  Points		  [30, 0]
		  DstBlock		  "Logical6"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice6"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Slice5"
		  SrcPort		  1
		  Points		  [5, 0; 0, 20]
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert1"
		  SrcPort		  1
		  Points		  [140, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Scale1"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical2"
		  SrcPort		  1
		  Points		  [5, 0; 0, -80]
		  DstBlock		  "Logical1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical3"
		  SrcPort		  1
		  DstBlock		  "Logical1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice4"
		  SrcPort		  1
		  Points		  [0, 0; 20, 0]
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		  }
		  Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "Slice3"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [5, 0; 0, 20]
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Scale"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "shift"
		  SrcPort		  1
		  DstBlock		  "Delay3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  Points		  [95, 0; 0, 115]
		  Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  Points		  [25, 0; 0, -60; 65, 0]
		  Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c1"
		  SrcPort		  1
		  DstBlock		  "a-bw"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "a+bw"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "twiddle"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "twiddle"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "twiddle"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "twiddle"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "twiddle"
		  SrcPort		  2
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "twiddle"
		  SrcPort		  3
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "twiddle"
		  SrcPort		  4
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "twiddle"
		  SrcPort		  5
		  Points		  [5, 0]
		  DstBlock		  "Delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "butterfly2_1"
	      Ports		      [4, 4]
	      Position		      [520, 302, 600, 378]
	      AttributesFormatString  "FFTSize=12, Coeffs=[1  1025   513  1537"
"   257  1281   769  1793   129  1153   641  1665   385  1409   897  1921    6"
"5  1089   577  1601   321  1345   833  1857   193  1217   705  1729   449  14"
"73   961  1985    33  1057   545  1569   289  1313   801  1825   161  1185   "
"673  1697   417  1441   929  1953    97  1121   609  1633   353  1377   865  "
"1889   225  1249   737  1761   481  1505   993  2017    17  1041   529  1553 "
"  273  1297   785  1809   145  1169   657  1681   401  1425   913  1937    81"
"  1105   593  1617   337  1361   849  1873   209  1233   721  1745   465  148"
"9   977  2001    49  1073   561  1585   305  1329   817  1841   177  1201   6"
"89  1713   433  1457   945  1969   113  1137   625  1649   369  1393   881  1"
"905   241  1265   753  1777   497  1521  1009  2033     9  1033   521  1545  "
" 265  1289   777  1801   137  1161   649  1673   393  1417   905  1929    73 "
" 1097   585  1609   329  1353   841  1865   201  1225   713  1737   457  1481"
"   969  1993    41  1065   553  1577   297  1321   809  1833   169  1193   68"
"1  1705   425  1449   937  1961   105  1129   617  1641   361  1385   873  18"
"97   233  1257   745  1769   489  1513  1001  2025    25  1049   537  1561   "
"281  1305   793  1817   153  1177   665  1689   409  1433   921  1945    89  "
"1113   601  1625   345  1369   857  1881   217  1241   729  1753   473  1497 "
"  985  2009    57  1081   569  1593   313  1337   825  1849   185  1209   697"
"  1721   441  1465   953  1977   121  1145   633  1657   377  1401   889  191"
"3   249  1273   761  1785   505  1529  1017  2041     5  1029   517  1541   2"
"61  1285   773  1797   133  1157   645  1669   389  1413   901  1925    69  1"
"093   581  1605   325  1349   837  1861   197  1221   709  1733   453  1477  "
" 965  1989    37  1061   549  1573   293  1317   805  1829   165  1189   677 "
" 1701   421  1445   933  1957   101  1125   613  1637   357  1381   869  1893"
"   229  1253   741  1765   485  1509   997  2021    21  1045   533  1557   27"
"7  1301   789  1813   149  1173   661  1685   405  1429   917  1941    85  11"
"09   597  1621   341  1365   853  1877   213  1237   725  1749   469  1493   "
"981  2005    53  1077   565  1589   309  1333   821  1845   181  1205   693  "
"1717   437  1461   949  1973   117  1141   629  1653   373  1397   885  1909 "
"  245  1269   757  1781   501  1525  1013  2037    13  1037   525  1549   269"
"  1293   781  1805   141  1165   653  1677   397  1421   909  1933    77  110"
"1   589  1613   333  1357   845  1869   205  1229   717  1741   461  1485   9"
"73  1997    45  1069   557  1581   301  1325   813  1837   173  1197   685  1"
"709   429  1453   941  1965   109  1133   621  1645   365  1389   877  1901  "
" 237  1261   749  1773   493  1517  1005  2029    29  1053   541  1565   285 "
" 1309   797  1821   157  1181   669  1693   413  1437   925  1949    93  1117"
"   605  1629   349  1373   861  1885   221  1245   733  1757   477  1501   98"
"9  2013    61  1085   573  1597   317  1341   829  1853   189  1213   701  17"
"25   445  1469   957  1981   125  1149   637  1661   381  1405   893  1917   "
"253  1277   765  1789   509  1533  1021  2045     3  1027   515  1539   259  "
"1283   771  1795   131  1155   643  1667   387  1411   899  1923    67  1091 "
"  579  1603   323  1347   835  1859   195  1219   707  1731   451  1475   963"
"  1987    35  1059   547  1571   291  1315   803  1827   163  1187   675  169"
"9   419  1443   931  1955    99  1123   611  1635   355  1379   867  1891   2"
"27  1251   739  1763   483  1507   995  2019    19  1043   531  1555   275  1"
"299   787  1811   147  1171   659  1683   403  1427   915  1939    83  1107  "
" 595  1619   339  1363   851  1875   211  1235   723  1747   467  1491   979 "
" 2003    51  1075   563  1587   307  1331   819  1843   179  1203   691  1715"
"   435  1459   947  1971   115  1139   627  1651   371  1395   883  1907   24"
"3  1267   755  1779   499  1523  1011  2035    11  1035   523  1547   267  12"
"91   779  1803   139  1163   651  1675   395  1419   907  1931    75  1099   "
"587  1611   331  1355   843  1867   203  1227   715  1739   459  1483   971  "
"1995    43  1067   555  1579   299  1323   811  1835   171  1195   683  1707 "
"  427  1451   939  1963   107  1131   619  1643   363  1387   875  1899   235"
"  1259   747  1771   491  1515  1003  2027    27  1051   539  1563   283  130"
"7   795  1819   155  1179   667  1691   411  1435   923  1947    91  1115   6"
"03  1627   347  1371   859  1883   219  1243   731  1755   475  1499   987  2"
"011    59  1083   571  1595   315  1339   827  1851   187  1211   699  1723  "
" 443  1467   955  1979   123  1147   635  1659   379  1403   891  1915   251 "
" 1275   763  1787   507  1531  1019  2043     7  1031   519  1543   263  1287"
"   775  1799   135  1159   647  1671   391  1415   903  1927    71  1095   58"
"3  1607   327  1351   839  1863   199  1223   711  1735   455  1479   967  19"
"91    39  1063   551  1575   295  1319   807  1831   167  1191   679  1703   "
"423  1447   935  1959   103  1127   615  1639   359  1383   871  1895   231  "
"1255   743  1767   487  1511   999  2023    23  1047   535  1559   279  1303 "
"  791  1815   151  1175   663  1687   407  1431   919  1943    87  1111   599"
"  1623   343  1367   855  1879   215  1239   727  1751   471  1495   983  200"
"7    55  1079   567  1591   311  1335   823  1847   183  1207   695  1719   4"
"39  1463   951  1975   119  1143   631  1655   375  1399   887  1911   247  1"
"271   759  1783   503  1527  1015  2039    15  1039   527  1551   271  1295  "
" 783  1807   143  1167   655  1679   399  1423   911  1935    79  1103   591 "
" 1615   335  1359   847  1871   207  1231   719  1743   463  1487   975  1999"
"    47  1071   559  1583   303  1327   815  1839   175  1199   687  1711   43"
"1  1455   943  1967   111  1135   623  1647   367  1391   879  1903   239  12"
"63   751  1775   495  1519  1007  2031    31  1055   543  1567   287  1311   "
"799  1823   159  1183   671  1695   415  1439   927  1951    95  1119   607  "
"1631   351  1375   863  1887   223  1247   735  1759   479  1503   991  2015 "
"   63  1087   575  1599   319  1343   831  1855   191  1215   703  1727   447"
"  1471   959  1983   127  1151   639  1663   383  1407   895  1919   255  127"
"9   767  1791   511  1535  1023  2047],\n StepPeriod=0, BitWidth=18"
	      AncestorBlock	      "casper_library/FFTs/butterfly_direct"
	      UserDataPersistent      on
	      UserData		      "DataTag63"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "butterfly_direct"
	      MaskPromptString	      "Size of FFT: (2^?)|Coefficients: (0 to "
"2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add Latency|"
"Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behavior|Ov"
"erflow Behavior"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,edit"
",popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),po"
"pup(Wrap|Saturate|Error)"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,"
	      MaskVariables	      "FFTSize=@1;Coeffs=@2;StepPeriod=@3;BitW"
"idth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quantizati"
"on=&9;overflow=&10;"
	      MaskInitialization      "butterfly_direct_init(gcb,...\n        "
"      'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n           "
"   'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,...\n    "
"          'add_latency', add_latency,...\n              'mult_latency', mult_"
"latency,...\n              'bram_latency', bram_latency,...\n              'u"
"se_bram',use_bram,...\n              'quantization',quantization,...\n       "
"       'overflow',overflow);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "12|[ 1 1025 513 1537 257 1281 769 1793 "
"129 1153 641 1665 385 1409 897 1921 65 1089 577 1601 321 1345 833 1857 193 12"
"17 705 1729 449 1473 961 1985 33 1057 545 1569 289 1313 801 1825 161 1185 673"
" 1697 417 1441 929 1953 97 1121 609 1633 353 1377 865 1889 225 1249 737 1761 "
"481 1505 993 2017 17 1041 529 1553 273 1297 785 1809 145 1169 657 1681 401 14"
"25 913 1937 81 1105 593 1617 337 1361 849 1873 209 1233 721 1745 465 1489 977"
" 2001 49 1073 561 1585 305 1329 817 1841 177 1201 689 1713 433 1457 945 1969 "
"113 1137 625 1649 369 1393 881 1905 241 1265 753 1777 497 1521 1009 2033 9 10"
"33 521 1545 265 1289 777 1801 137 1161 649 1673 393 1417 905 1929 73 1097 585"
" 1609 329 1353 841 1865 201 1225 713 1737 457 1481 969 1993 41 1065 553 1577 "
"297 1321 809 1833 169 1193 681 1705 425 1449 937 1961 105 1129 617 1641 361 1"
"385 873 1897 233 1257 745 1769 489 1513 1001 2025 25 1049 537 1561 281 1305 7"
"93 1817 153 1177 665 1689 409 1433 921 1945 89 1113 601 1625 345 1369 857 188"
"1 217 1241 729 1753 473 1497 985 2009 57 1081 569 1593 313 1337 825 1849 185 "
"1209 697 1721 441 1465 953 1977 121 1145 633 1657 377 1401 889 1913 249 1273 "
"761 1785 505 1529 1017 2041 5 1029 517 1541 261 1285 773 1797 133 1157 645 16"
"69 389 1413 901 1925 69 1093 581 1605 325 1349 837 1861 197 1221 709 1733 453"
" 1477 965 1989 37 1061 549 1573 293 1317 805 1829 165 1189 677 1701 421 1445 "
"933 1957 101 1125 613 1637 357 1381 869 1893 229 1253 741 1765 485 1509 997 2"
"021 21 1045 533 1557 277 1301 789 1813 149 1173 661 1685 405 1429 917 1941 85"
" 1109 597 1621 341 1365 853 1877 213 1237 725 1749 469 1493 981 2005 53 1077 "
"565 1589 309 1333 821 1845 181 1205 693 1717 437 1461 949 1973 117 1141 629 1"
"653 373 1397 885 1909 245 1269 757 1781 501 1525 1013 2037 13 1037 525 1549 2"
"69 1293 781 1805 141 1165 653 1677 397 1421 909 1933 77 1101 589 1613 333 135"
"7 845 1869 205 1229 717 1741 461 1485 973 1997 45 1069 557 1581 301 1325 813 "
"1837 173 1197 685 1709 429 1453 941 1965 109 1133 621 1645 365 1389 877 1901 "
"237 1261 749 1773 493 1517 1005 2029 29 1053 541 1565 285 1309 797 1821 157 1"
"181 669 1693 413 1437 925 1949 93 1117 605 1629 349 1373 861 1885 221 1245 73"
"3 1757 477 1501 989 2013 61 1085 573 1597 317 1341 829 1853 189 1213 701 1725"
" 445 1469 957 1981 125 1149 637 1661 381 1405 893 1917 253 1277 765 1789 509 "
"1533 1021 2045 3 1027 515 1539 259 1283 771 1795 131 1155 643 1667 387 1411 8"
"99 1923 67 1091 579 1603 323 1347 835 1859 195 1219 707 1731 451 1475 963 198"
"7 35 1059 547 1571 291 1315 803 1827 163 1187 675 1699 419 1443 931 1955 99 1"
"123 611 1635 355 1379 867 1891 227 1251 739 1763 483 1507 995 2019 19 1043 53"
"1 1555 275 1299 787 1811 147 1171 659 1683 403 1427 915 1939 83 1107 595 1619"
" 339 1363 851 1875 211 1235 723 1747 467 1491 979 2003 51 1075 563 1587 307 1"
"331 819 1843 179 1203 691 1715 435 1459 947 1971 115 1139 627 1651 371 1395 8"
"83 1907 243 1267 755 1779 499 1523 1011 2035 11 1035 523 1547 267 1291 779 18"
"03 139 1163 651 1675 395 1419 907 1931 75 1099 587 1611 331 1355 843 1867 203"
" 1227 715 1739 459 1483 971 1995 43 1067 555 1579 299 1323 811 1835 171 1195 "
"683 1707 427 1451 939 1963 107 1131 619 1643 363 1387 875 1899 235 1259 747 1"
"771 491 1515 1003 2027 27 1051 539 1563 283 1307 795 1819 155 1179 667 1691 4"
"11 1435 923 1947 91 1115 603 1627 347 1371 859 1883 219 1243 731 1755 475 149"
"9 987 2011 59 1083 571 1595 315 1339 827 1851 187 1211 699 1723 443 1467 955 "
"1979 123 1147 635 1659 379 1403 891 1915 251 1275 763 1787 507 1531 1019 2043"
" 7 1031 519 1543 263 1287 775 1799 135 1159 647 1671 391 1415 903 1927 71 109"
"5 583 1607 327 1351 839 1863 199 1223 711 1735 455 1479 967 1991 39 1063 551 "
"1575 295 1319 807 1831 167 1191 679 1703 423 1447 935 1959 103 1127 615 1639 "
"359 1383 871 1895 231 1255 743 1767 487 1511 999 2023 23 1047 535 1559 279 13"
"03 791 1815 151 1175 663 1687 407 1431 919 1943 87 1111 599 1623 343 1367 855"
" 1879 215 1239 727 1751 471 1495 983 2007 55 1079 567 1591 311 1335 823 1847 "
"183 1207 695 1719 439 1463 951 1975 119 1143 631 1655 375 1399 887 1911 247 1"
"271 759 1783 503 1527 1015 2039 15 1039 527 1551 271 1295 783 1807 143 1167 6"
"55 1679 399 1423 911 1935 79 1103 591 1615 335 1359 847 1871 207 1231 719 174"
"3 463 1487 975 1999 47 1071 559 1583 303 1327 815 1839 175 1199 687 1711 431 "
"1455 943 1967 111 1135 623 1647 367 1391 879 1903 239 1263 751 1775 495 1519 "
"1007 2031 31 1055 543 1567 287 1311 799 1823 159 1183 671 1695 415 1439 927 1"
"951 95 1119 607 1631 351 1375 863 1887 223 1247 735 1759 479 1503 991 2015 63"
" 1087 575 1599 319 1343 831 1855 191 1215 703 1727 447 1471 959 1983 127 1151"
" 639 1663 383 1407 895 1919 255 1279 767 1791 511 1535 1023 2047]|0|18|4|6|4|"
"1|Truncate|Wrap"
	      MaskTabNameString	      ",,,,,,,,,"
	      System {
		Name			"butterfly2_1"
		Location		[0, 74, 996, 728]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [20, 153, 50, 167]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [40, 178, 70, 192]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 203, 45, 217]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "shift"
		  Position		  [245, 18, 275, 32]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [2, 1]
		  Position		  [315, 83, 360, 127]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [2, 1]
		  Position		  [315, 148, 360, 192]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [2, 1]
		  Position		  [315, 208, 360, 252]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub3"
		  Ports			  [2, 1]
		  Position		  [315, 268, 360, 312]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [680, 25, 720, 65]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert1"
		  Ports			  [1, 1]
		  Position		  [675, 265, 715, 305]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert2"
		  Ports			  [1, 1]
		  Position		  [665, 505, 705, 545]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert3"
		  Ports			  [1, 1]
		  Position		  [660, 745, 700, 785]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [230, 332, 275, 378]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2 * add_latency + 1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay3"
		  Ports			  [1, 1]
		  Position		  [330, 12, 350, 38]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [745, 703, 795, 737]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [4, 1]
		  Position		  [845, 814, 890, 856]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [2, 1]
		  Position		  [780, 108, 825, 152]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical10"
		  Ports			  [2, 1]
		  Position		  [760, 828, 805, 872]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical11"
		  Ports			  [4, 1]
		  Position		  [685, 918, 730, 962]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "NOR"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical12"
		  Ports			  [4, 1]
		  Position		  [685, 818, 730, 862]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical13"
		  Ports			  [2, 1]
		  Position		  [910, 803, 955, 847]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical2"
		  Ports			  [4, 1]
		  Position		  [705, 198, 750, 242]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "NOR"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical3"
		  Ports			  [4, 1]
		  Position		  [705, 98, 750, 142]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  Ports			  [2, 1]
		  Position		  [775, 348, 820, 392]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical5"
		  Ports			  [4, 1]
		  Position		  [700, 438, 745, 482]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "NOR"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical6"
		  Ports			  [4, 1]
		  Position		  [700, 338, 745, 382]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical7"
		  Ports			  [2, 1]
		  Position		  [765, 588, 810, 632]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical8"
		  Ports			  [4, 1]
		  Position		  [690, 648, 735, 692]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "NOR"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical9"
		  Ports			  [4, 1]
		  Position		  [690, 578, 735, 622]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  off
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [560, 12, 585, 78]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [555, 252, 580, 318]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux2"
		  Ports			  [3, 1]
		  Position		  [545, 492, 570, 558]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux3"
		  Ports			  [3, 1]
		  Position		  [540, 732, 565, 798]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Scale"
		  Ports			  [1, 1]
		  Position		  [470, 57, 525, 113]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "-1"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Scale1"
		  Ports			  [1, 1]
		  Position		  [475, 297, 530, 353]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "-1"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Scale2"
		  Ports			  [1, 1]
		  Position		  [465, 537, 520, 593]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "-1"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Scale3"
		  Ports			  [1, 1]
		  Position		  [460, 777, 515, 833]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "-1"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [620, 68, 655, 82]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice10"
		  Ports			  [1, 1]
		  Position		  [605, 578, 640, 592]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-1"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice11"
		  Ports			  [1, 1]
		  Position		  [605, 608, 640, 622]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-2"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice12"
		  Ports			  [1, 1]
		  Position		  [605, 638, 640, 652]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-3"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice13"
		  Ports			  [1, 1]
		  Position		  [600, 788, 635, 802]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice14"
		  Ports			  [1, 1]
		  Position		  [600, 818, 635, 832]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-1"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice15"
		  Ports			  [1, 1]
		  Position		  [600, 848, 635, 862]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-2"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice16"
		  Ports			  [1, 1]
		  Position		  [600, 878, 635, 892]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-3"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  Ports			  [1, 1]
		  Position		  [620, 98, 655, 112]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-1"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3"
		  Ports			  [1, 1]
		  Position		  [620, 128, 655, 142]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-2"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice4"
		  Ports			  [1, 1]
		  Position		  [620, 158, 655, 172]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-3"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice5"
		  Ports			  [1, 1]
		  Position		  [615, 308, 650, 322]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice6"
		  Ports			  [1, 1]
		  Position		  [615, 338, 650, 352]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-1"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice7"
		  Ports			  [1, 1]
		  Position		  [615, 368, 650, 382]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-2"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice8"
		  Ports			  [1, 1]
		  Position		  [615, 398, 650, 412]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-3"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice9"
		  Ports			  [1, 1]
		  Position		  [605, 548, 640, 562]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [875, 34, 915, 76]
		  UserDataPersistent	  on
		  UserData		  "DataTag64"
		  SourceBlock		  "casper_library/Misc/ri_to_c"
		  SourceType		  "ri_to_c"
		  ShowPortLabels	  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "ri_to_c1"
		  Ports			  [2, 1]
		  Position		  [860, 514, 900, 556]
		  UserDataPersistent	  on
		  UserData		  "DataTag65"
		  SourceBlock		  "casper_library/Misc/ri_to_c"
		  SourceType		  "ri_to_c"
		  ShowPortLabels	  on
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "twiddle"
		  Ports			  [3, 5]
		  Position		  [115, 145, 205, 225]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[6.1232e-017-1i             -0.00"
"1534-1i             -0.003068-1i            -0.0046019-0.99999i      -0.00613"
"59-0.99998i      -0.0076698-0.99997i      -0.0092038-0.99996i       -0.010738"
"-0.99994i       -0.012272-0.99992i       -0.013805-0.9999i        -0.015339-0"
".99988i       -0.016873-0.99986i       -0.018407-0.99983i        -0.01994-0.9"
"998i        -0.021474-0.99977i       -0.023008-0.99974i       -0.024541-0.999"
"7i        -0.026075-0.99966i       -0.027608-0.99962i       -0.029142-0.99958"
"i       -0.030675-0.99953i       -0.032208-0.99948i       -0.033741-0.99943i "
"      -0.035274-0.99938i       -0.036807-0.99932i        -0.03834-0.99926i   "
"    -0.039873-0.9992i        -0.041406-0.99914i       -0.042938-0.99908i     "
"  -0.044471-0.99901i       -0.046003-0.99894i       -0.047535-0.99887i       "
"-0.049068-0.9988i          -0.0506-0.99872i       -0.052132-0.99864i       -0"
".053664-0.99856i       -0.055195-0.99848i       -0.056727-0.99839i       -0.0"
"58258-0.9983i         -0.05979-0.99821i       -0.061321-0.99812i       -0.062"
"852-0.99802i       -0.064383-0.99793i       -0.065913-0.99783i       -0.06744"
"4-0.99772i       -0.068974-0.99762i       -0.070505-0.99751i       -0.072035-"
"0.9974i        -0.073565-0.99729i       -0.075094-0.99718i       -0.076624-0."
"99706i       -0.078153-0.99694i       -0.079682-0.99682i       -0.081211-0.99"
"67i         -0.08274-0.99657i       -0.084269-0.99644i       -0.085797-0.9963"
"1i       -0.087326-0.99618i       -0.088854-0.99604i       -0.090381-0.99591i"
"       -0.091909-0.99577i       -0.093436-0.99563i       -0.094963-0.99548i  "
"      -0.09649-0.99533i       -0.098017-0.99518i       -0.099544-0.99503i    "
"    -0.10107-0.99488i         -0.1026-0.99472i        -0.10412-0.99456i      "
"  -0.10565-0.9944i         -0.10717-0.99424i         -0.1087-0.99407i        "
"-0.11022-0.99391i        -0.11175-0.99374i        -0.11327-0.99356i        -0"
".11479-0.99339i        -0.11632-0.99321i        -0.11784-0.99303i        -0.1"
"1937-0.99285i        -0.12089-0.99267i        -0.12241-0.99248i        -0.123"
"93-0.99229i        -0.12545-0.9921i         -0.12698-0.99191i         -0.1285"
"-0.99171i        -0.13002-0.99151i        -0.13154-0.99131i        -0.13306-0"
".99111i        -0.13458-0.9909i          -0.1361-0.9907i         -0.13762-0.9"
"9049i        -0.13914-0.99027i        -0.14066-0.99006i        -0.14218-0.989"
"84i         -0.1437-0.98962i        -0.14521-0.9894i         -0.14673-0.98918"
"i        -0.14825-0.98895i        -0.14976-0.98872i        -0.15128-0.98849i "
"        -0.1528-0.98826i        -0.15431-0.98802i        -0.15583-0.98778i   "
"     -0.15734-0.98754i        -0.15886-0.9873i         -0.16037-0.98706i     "
"   -0.16189-0.98681i         -0.1634-0.98656i        -0.16491-0.98631i       "
" -0.16643-0.98605i        -0.16794-0.9858i         -0.16945-0.98554i        -"
"0.17096-0.98528i        -0.17247-0.98501i        -0.17398-0.98475i        -0."
"17549-0.98448i          -0.177-0.98421i        -0.17851-0.98394i        -0.18"
"002-0.98366i        -0.18153-0.98339i        -0.18304-0.98311i        -0.1845"
"5-0.98282i        -0.18606-0.98254i        -0.18756-0.98225i        -0.18907-"
"0.98196i        -0.19057-0.98167i        -0.19208-0.98138i        -0.19359-0."
"98108i        -0.19509-0.98079i        -0.19659-0.98048i         -0.1981-0.98"
"018i         -0.1996-0.97988i         -0.2011-0.97957i        -0.20261-0.9792"
"6i        -0.20411-0.97895i        -0.20561-0.97863i        -0.20711-0.97832i"
"        -0.20861-0.978i          -0.21011-0.97768i        -0.21161-0.97735i  "
"      -0.21311-0.97703i        -0.21461-0.9767i         -0.21611-0.97637i    "
"     -0.2176-0.97604i         -0.2191-0.9757i          -0.2206-0.97536i      "
"  -0.22209-0.97503i        -0.22359-0.97468i        -0.22508-0.97434i        "
"-0.22658-0.97399i        -0.22807-0.97364i        -0.22957-0.97329i        -0"
".23106-0.97294i        -0.23255-0.97258i        -0.23404-0.97223i        -0.2"
"3553-0.97187i        -0.23702-0.9715i         -0.23851-0.97114i           -0."
"24-0.97077i        -0.24149-0.9704i         -0.24298-0.97003i        -0.24447"
"-0.96966i        -0.24596-0.96928i        -0.24744-0.9689i         -0.24893-0"
".96852i        -0.25041-0.96814i         -0.2519-0.96775i        -0.25338-0.9"
"6737i        -0.25487-0.96698i        -0.25635-0.96658i        -0.25783-0.966"
"19i        -0.25931-0.96579i        -0.26079-0.96539i        -0.26227-0.96499"
"i        -0.26375-0.96459i        -0.26523-0.96418i        -0.26671-0.96378i "
"       -0.26819-0.96337i        -0.26967-0.96295i        -0.27115-0.96254i   "
"     -0.27262-0.96212i         -0.2741-0.9617i         -0.27557-0.96128i     "
"   -0.27705-0.96086i        -0.27852-0.96043i        -0.27999-0.96i          "
" -0.28146-0.95957i        -0.28294-0.95914i        -0.28441-0.9587i         -"
"0.28588-0.95827i        -0.28735-0.95783i        -0.28882-0.95738i        -0."
"29028-0.95694i        -0.29175-0.95649i        -0.29322-0.95605i        -0.29"
"469-0.95559i        -0.29615-0.95514i        -0.29762-0.95469i        -0.2990"
"8-0.95423i        -0.30054-0.95377i        -0.30201-0.95331i        -0.30347-"
"0.95284i        -0.30493-0.95238i        -0.30639-0.95191i        -0.30785-0."
"95144i        -0.30931-0.95096i        -0.31077-0.95049i        -0.31222-0.95"
"001i        -0.31368-0.94953i        -0.31514-0.94905i        -0.31659-0.9485"
"6i        -0.31805-0.94807i         -0.3195-0.94759i        -0.32096-0.94709i"
"        -0.32241-0.9466i         -0.32386-0.94611i        -0.32531-0.94561i  "
"      -0.32676-0.94511i        -0.32821-0.9446i         -0.32966-0.9441i     "
"    -0.33111-0.94359i        -0.33255-0.94308i          -0.334-0.94257i      "
"  -0.33545-0.94206i        -0.33689-0.94154i        -0.33833-0.94103i        "
"-0.33978-0.94051i        -0.34122-0.93998i        -0.34266-0.93946i         -"
"0.3441-0.93893i        -0.34554-0.9384i         -0.34698-0.93787i        -0.3"
"4842-0.93734i        -0.34986-0.9368i         -0.35129-0.93627i        -0.352"
"73-0.93573i        -0.35416-0.93518i         -0.3556-0.93464i        -0.35703"
"-0.93409i        -0.35846-0.93354i         -0.3599-0.93299i        -0.36133-0"
".93244i        -0.36276-0.93188i        -0.36418-0.93133i        -0.36561-0.9"
"3077i        -0.36704-0.93021i        -0.36847-0.92964i        -0.36989-0.929"
"07i        -0.37132-0.92851i        -0.37274-0.92794i        -0.37416-0.92736"
"i        -0.37559-0.92679i        -0.37701-0.92621i        -0.37843-0.92563i "
"       -0.37985-0.92505i        -0.38127-0.92447i        -0.38268-0.92388i   "
"      -0.3841-0.92329i        -0.38552-0.9227i         -0.38693-0.92211i     "
"   -0.38835-0.92151i        -0.38976-0.92092i        -0.39117-0.92032i       "
" -0.39258-0.91972i        -0.39399-0.91911i         -0.3954-0.91851i        -"
"0.39681-0.9179i         -0.39822-0.91729i        -0.39962-0.91668i        -0."
"40103-0.91606i        -0.40243-0.91545i        -0.40384-0.91483i        -0.40"
"524-0.91421i        -0.40664-0.91359i        -0.40804-0.91296i        -0.4094"
"4-0.91234i        -0.41084-0.91171i        -0.41224-0.91107i        -0.41364-"
"0.91044i        -0.41503-0.90981i        -0.41643-0.90917i        -0.41782-0."
"90853i        -0.41922-0.90789i        -0.42061-0.90724i          -0.422-0.90"
"66i         -0.42339-0.90595i        -0.42478-0.9053i         -0.42617-0.9046"
"4i        -0.42756-0.90399i        -0.42894-0.90333i        -0.43033-0.90267i"
"        -0.43171-0.90201i        -0.43309-0.90135i        -0.43448-0.90068i  "
"      -0.43586-0.90002i        -0.43724-0.89935i        -0.43862-0.89867i    "
"    -0.43999-0.898i          -0.44137-0.89732i        -0.44275-0.89665i      "
"  -0.44412-0.89597i         -0.4455-0.89528i        -0.44687-0.8946i         "
"-0.44824-0.89391i        -0.44961-0.89322i        -0.45098-0.89253i        -0"
".45235-0.89184i        -0.45372-0.89115i        -0.45508-0.89045i        -0.4"
"5645-0.88975i        -0.45781-0.88905i        -0.45918-0.88835i        -0.460"
"54-0.88764i         -0.4619-0.88693i        -0.46326-0.88622i        -0.46462"
"-0.88551i        -0.46598-0.8848i         -0.46733-0.88408i        -0.46869-0"
".88336i        -0.47004-0.88264i         -0.4714-0.88192i        -0.47275-0.8"
"812i          -0.4741-0.88047i        -0.47545-0.87974i         -0.4768-0.879"
"01i        -0.47815-0.87828i        -0.47949-0.87755i        -0.48084-0.87681"
"i        -0.48218-0.87607i        -0.48353-0.87533i        -0.48487-0.87459i "
"       -0.48621-0.87384i        -0.48755-0.87309i        -0.48889-0.87235i   "
"     -0.49023-0.8716i         -0.49156-0.87084i         -0.4929-0.87009i     "
"   -0.49423-0.86933i        -0.49557-0.86857i         -0.4969-0.86781i       "
" -0.49823-0.86705i        -0.49956-0.86628i        -0.50089-0.86551i        -"
"0.50221-0.86474i        -0.50354-0.86397i        -0.50486-0.8632i         -0."
"50619-0.86242i        -0.50751-0.86165i        -0.50883-0.86087i        -0.51"
"015-0.86009i        -0.51147-0.8593i         -0.51279-0.85852i         -0.514"
"1-0.85773i        -0.51542-0.85694i        -0.51673-0.85615i        -0.51804-"
"0.85535i        -0.51936-0.85456i        -0.52067-0.85376i        -0.52198-0."
"85296i        -0.52328-0.85216i        -0.52459-0.85136i         -0.5259-0.85"
"055i         -0.5272-0.84974i         -0.5285-0.84893i         -0.5298-0.8481"
"2i         -0.5311-0.84731i         -0.5324-0.84649i         -0.5337-0.84567i"
"          -0.535-0.84485i        -0.53629-0.84403i        -0.53759-0.84321i  "
"      -0.53888-0.84238i        -0.54017-0.84155i        -0.54146-0.84073i    "
"    -0.54275-0.83989i        -0.54404-0.83906i        -0.54532-0.83822i      "
"  -0.54661-0.83739i        -0.54789-0.83655i        -0.54918-0.83571i        "
"-0.55046-0.83486i        -0.55174-0.83402i        -0.55302-0.83317i        -0"
".55429-0.83232i        -0.55557-0.83147i        -0.55685-0.83062i        -0.5"
"5812-0.82976i        -0.55939-0.8289i         -0.56066-0.82805i        -0.561"
"93-0.82718i         -0.5632-0.82632i        -0.56447-0.82546i        -0.56573"
"-0.82459i          -0.567-0.82372i        -0.56826-0.82285i        -0.56952-0"
".82198i        -0.57078-0.8211i         -0.57204-0.82023i         -0.5733-0.8"
"1935i        -0.57455-0.81847i        -0.57581-0.81758i        -0.57706-0.816"
"7i         -0.57831-0.81581i        -0.57956-0.81493i        -0.58081-0.81404"
"i        -0.58206-0.81314i        -0.58331-0.81225i        -0.58455-0.81135i "
"        -0.5858-0.81046i        -0.58704-0.80956i        -0.58828-0.80866i   "
"     -0.58952-0.80775i        -0.59076-0.80685i          -0.592-0.80594i     "
"   -0.59323-0.80503i        -0.59447-0.80412i         -0.5957-0.80321i       "
" -0.59693-0.80229i        -0.59816-0.80138i        -0.59939-0.80046i        -"
"0.60062-0.79954i        -0.60184-0.79861i        -0.60307-0.79769i        -0."
"60429-0.79676i        -0.60551-0.79584i        -0.60673-0.79491i        -0.60"
"795-0.79398i        -0.60917-0.79304i        -0.61038-0.79211i         -0.611"
"6-0.79117i        -0.61281-0.79023i        -0.61402-0.78929i        -0.61523-"
"0.78835i        -0.61644-0.7874i         -0.61765-0.78646i        -0.61885-0."
"78551i        -0.62006-0.78456i        -0.62126-0.7836i         -0.62246-0.78"
"265i        -0.62366-0.78169i        -0.62486-0.78074i        -0.62606-0.7797"
"8i        -0.62725-0.77882i        -0.62845-0.77785i        -0.62964-0.77689i"
"        -0.63083-0.77592i        -0.63202-0.77495i        -0.63321-0.77398i  "
"      -0.63439-0.77301i        -0.63558-0.77204i        -0.63676-0.77106i    "
"    -0.63794-0.77008i        -0.63912-0.7691i          -0.6403-0.76812i      "
"  -0.64148-0.76714i        -0.64266-0.76615i        -0.64383-0.76517i        "
"  -0.645-0.76418i        -0.64618-0.76319i        -0.64735-0.7622i         -0"
".64851-0.7612i         -0.64968-0.76021i        -0.65085-0.75921i        -0.6"
"5201-0.75821i        -0.65317-0.75721i        -0.65433-0.75621i        -0.655"
"49-0.7552i         -0.65665-0.75419i        -0.65781-0.75319i        -0.65896"
"-0.75218i        -0.66011-0.75117i        -0.66127-0.75015i        -0.66242-0"
".74914i        -0.66356-0.74812i        -0.66471-0.7471i         -0.66586-0.7"
"4608i          -0.667-0.74506i        -0.66814-0.74403i        -0.66928-0.743"
"01i        -0.67042-0.74198i        -0.67156-0.74095i        -0.67269-0.73992"
"i        -0.67383-0.73889i        -0.67496-0.73785i        -0.67609-0.73682i "
"       -0.67722-0.73578i        -0.67835-0.73474i        -0.67948-0.7337i    "
"      -0.6806-0.73265i        -0.68172-0.73161i        -0.68285-0.73056i     "
"   -0.68397-0.72951i        -0.68508-0.72846i         -0.6862-0.72741i       "
" -0.68732-0.72636i        -0.68843-0.7253i         -0.68954-0.72425i        -"
"0.69065-0.72319i        -0.69176-0.72213i        -0.69287-0.72107i        -0."
"69397-0.72i           -0.69508-0.71894i        -0.69618-0.71787i        -0.69"
"728-0.7168i         -0.69838-0.71573i        -0.69947-0.71466i        -0.7005"
"7-0.71358i        -0.70166-0.71251i        -0.70275-0.71143i        -0.70385-"
"0.71035i        -0.70493-0.70927i        -0.70602-0.70819i        -0.70711-0."
"70711i        -0.70819-0.70602i        -0.70927-0.70493i        -0.71035-0.70"
"385i        -0.71143-0.70275i        -0.71251-0.70166i        -0.71358-0.7005"
"7i        -0.71466-0.69947i        -0.71573-0.69838i         -0.7168-0.69728i"
"        -0.71787-0.69618i        -0.71894-0.69508i           -0.72-0.69397i  "
"      -0.72107-0.69287i        -0.72213-0.69176i        -0.72319-0.69065i    "
"    -0.72425-0.68954i         -0.7253-0.68843i        -0.72636-0.68732i      "
"  -0.72741-0.6862i         -0.72846-0.68508i        -0.72951-0.68397i        "
"-0.73056-0.68285i        -0.73161-0.68172i        -0.73265-0.6806i          -"
"0.7337-0.67948i        -0.73474-0.67835i        -0.73578-0.67722i        -0.7"
"3682-0.67609i        -0.73785-0.67496i        -0.73889-0.67383i        -0.739"
"92-0.67269i        -0.74095-0.67156i        -0.74198-0.67042i        -0.74301"
"-0.66928i        -0.74403-0.66814i        -0.74506-0.667i          -0.74608-0"
".66586i         -0.7471-0.66471i        -0.74812-0.66356i        -0.74914-0.6"
"6242i        -0.75015-0.66127i        -0.75117-0.66011i        -0.75218-0.658"
"96i        -0.75319-0.65781i        -0.75419-0.65665i         -0.7552-0.65549"
"i        -0.75621-0.65433i        -0.75721-0.65317i        -0.75821-0.65201i "
"       -0.75921-0.65085i        -0.76021-0.64968i         -0.7612-0.64851i   "
"      -0.7622-0.64735i        -0.76319-0.64618i        -0.76418-0.645i       "
"   -0.76517-0.64383i        -0.76615-0.64266i        -0.76714-0.64148i       "
" -0.76812-0.6403i          -0.7691-0.63912i        -0.77008-0.63794i        -"
"0.77106-0.63676i        -0.77204-0.63558i        -0.77301-0.63439i        -0."
"77398-0.63321i        -0.77495-0.63202i        -0.77592-0.63083i        -0.77"
"689-0.62964i        -0.77785-0.62845i        -0.77882-0.62725i        -0.7797"
"8-0.62606i        -0.78074-0.62486i        -0.78169-0.62366i        -0.78265-"
"0.62246i         -0.7836-0.62126i        -0.78456-0.62006i        -0.78551-0."
"61885i        -0.78646-0.61765i         -0.7874-0.61644i        -0.78835-0.61"
"523i        -0.78929-0.61402i        -0.79023-0.61281i        -0.79117-0.6116"
"i         -0.79211-0.61038i        -0.79304-0.60917i        -0.79398-0.60795i"
"        -0.79491-0.60673i        -0.79584-0.60551i        -0.79676-0.60429i  "
"      -0.79769-0.60307i        -0.79861-0.60184i        -0.79954-0.60062i    "
"    -0.80046-0.59939i        -0.80138-0.59816i        -0.80229-0.59693i      "
"  -0.80321-0.5957i         -0.80412-0.59447i        -0.80503-0.59323i        "
"-0.80594-0.592i          -0.80685-0.59076i        -0.80775-0.58952i        -0"
".80866-0.58828i        -0.80956-0.58704i        -0.81046-0.5858i         -0.8"
"1135-0.58455i        -0.81225-0.58331i        -0.81314-0.58206i        -0.814"
"04-0.58081i        -0.81493-0.57956i        -0.81581-0.57831i         -0.8167"
"-0.57706i        -0.81758-0.57581i        -0.81847-0.57455i        -0.81935-0"
".5733i         -0.82023-0.57204i         -0.8211-0.57078i        -0.82198-0.5"
"6952i        -0.82285-0.56826i        -0.82372-0.567i          -0.82459-0.565"
"73i        -0.82546-0.56447i        -0.82632-0.5632i         -0.82718-0.56193"
"i        -0.82805-0.56066i         -0.8289-0.55939i        -0.82976-0.55812i "
"       -0.83062-0.55685i        -0.83147-0.55557i        -0.83232-0.55429i   "
"     -0.83317-0.55302i        -0.83402-0.55174i        -0.83486-0.55046i     "
"   -0.83571-0.54918i        -0.83655-0.54789i        -0.83739-0.54661i       "
" -0.83822-0.54532i        -0.83906-0.54404i        -0.83989-0.54275i        -"
"0.84073-0.54146i        -0.84155-0.54017i        -0.84238-0.53888i        -0."
"84321-0.53759i        -0.84403-0.53629i        -0.84485-0.535i          -0.84"
"567-0.5337i         -0.84649-0.5324i         -0.84731-0.5311i         -0.8481"
"2-0.5298i         -0.84893-0.5285i         -0.84974-0.5272i         -0.85055-"
"0.5259i         -0.85136-0.52459i        -0.85216-0.52328i        -0.85296-0."
"52198i        -0.85376-0.52067i        -0.85456-0.51936i        -0.85535-0.51"
"804i        -0.85615-0.51673i        -0.85694-0.51542i        -0.85773-0.5141"
"i         -0.85852-0.51279i         -0.8593-0.51147i        -0.86009-0.51015i"
"        -0.86087-0.50883i        -0.86165-0.50751i        -0.86242-0.50619i  "
"       -0.8632-0.50486i        -0.86397-0.50354i        -0.86474-0.50221i    "
"    -0.86551-0.50089i        -0.86628-0.49956i        -0.86705-0.49823i      "
"  -0.86781-0.4969i         -0.86857-0.49557i        -0.86933-0.49423i        "
"-0.87009-0.4929i         -0.87084-0.49156i         -0.8716-0.49023i        -0"
".87235-0.48889i        -0.87309-0.48755i        -0.87384-0.48621i        -0.8"
"7459-0.48487i        -0.87533-0.48353i        -0.87607-0.48218i        -0.876"
"81-0.48084i        -0.87755-0.47949i        -0.87828-0.47815i        -0.87901"
"-0.4768i         -0.87974-0.47545i        -0.88047-0.4741i          -0.8812-0"
".47275i        -0.88192-0.4714i         -0.88264-0.47004i        -0.88336-0.4"
"6869i        -0.88408-0.46733i         -0.8848-0.46598i        -0.88551-0.464"
"62i        -0.88622-0.46326i        -0.88693-0.4619i         -0.88764-0.46054"
"i        -0.88835-0.45918i        -0.88905-0.45781i        -0.88975-0.45645i "
"       -0.89045-0.45508i        -0.89115-0.45372i        -0.89184-0.45235i   "
"     -0.89253-0.45098i        -0.89322-0.44961i        -0.89391-0.44824i     "
"    -0.8946-0.44687i        -0.89528-0.4455i         -0.89597-0.44412i       "
" -0.89665-0.44275i        -0.89732-0.44137i          -0.898-0.43999i        -"
"0.89867-0.43862i        -0.89935-0.43724i        -0.90002-0.43586i        -0."
"90068-0.43448i        -0.90135-0.43309i        -0.90201-0.43171i        -0.90"
"267-0.43033i        -0.90333-0.42894i        -0.90399-0.42756i        -0.9046"
"4-0.42617i         -0.9053-0.42478i        -0.90595-0.42339i         -0.9066-"
"0.422i          -0.90724-0.42061i        -0.90789-0.41922i        -0.90853-0."
"41782i        -0.90917-0.41643i        -0.90981-0.41503i        -0.91044-0.41"
"364i        -0.91107-0.41224i        -0.91171-0.41084i        -0.91234-0.4094"
"4i        -0.91296-0.40804i        -0.91359-0.40664i        -0.91421-0.40524i"
"        -0.91483-0.40384i        -0.91545-0.40243i        -0.91606-0.40103i  "
"      -0.91668-0.39962i        -0.91729-0.39822i         -0.9179-0.39681i    "
"    -0.91851-0.3954i         -0.91911-0.39399i        -0.91972-0.39258i      "
"  -0.92032-0.39117i        -0.92092-0.38976i        -0.92151-0.38835i        "
"-0.92211-0.38693i         -0.9227-0.38552i        -0.92329-0.3841i         -0"
".92388-0.38268i        -0.92447-0.38127i        -0.92505-0.37985i        -0.9"
"2563-0.37843i        -0.92621-0.37701i        -0.92679-0.37559i        -0.927"
"36-0.37416i        -0.92794-0.37274i        -0.92851-0.37132i        -0.92907"
"-0.36989i        -0.92964-0.36847i        -0.93021-0.36704i        -0.93077-0"
".36561i        -0.93133-0.36418i        -0.93188-0.36276i        -0.93244-0.3"
"6133i        -0.93299-0.3599i         -0.93354-0.35846i        -0.93409-0.357"
"03i        -0.93464-0.3556i         -0.93518-0.35416i        -0.93573-0.35273"
"i        -0.93627-0.35129i         -0.9368-0.34986i        -0.93734-0.34842i "
"       -0.93787-0.34698i         -0.9384-0.34554i        -0.93893-0.3441i    "
"     -0.93946-0.34266i        -0.93998-0.34122i        -0.94051-0.33978i     "
"   -0.94103-0.33833i        -0.94154-0.33689i        -0.94206-0.33545i       "
" -0.94257-0.334i          -0.94308-0.33255i        -0.94359-0.33111i         "
"-0.9441-0.32966i         -0.9446-0.32821i        -0.94511-0.32676i        -0."
"94561-0.32531i        -0.94611-0.32386i         -0.9466-0.32241i        -0.94"
"709-0.32096i        -0.94759-0.3195i         -0.94807-0.31805i        -0.9485"
"6-0.31659i        -0.94905-0.31514i        -0.94953-0.31368i        -0.95001-"
"0.31222i        -0.95049-0.31077i        -0.95096-0.30931i        -0.95144-0."
"30785i        -0.95191-0.30639i        -0.95238-0.30493i        -0.95284-0.30"
"347i        -0.95331-0.30201i        -0.95377-0.30054i        -0.95423-0.2990"
"8i        -0.95469-0.29762i        -0.95514-0.29615i        -0.95559-0.29469i"
"        -0.95605-0.29322i        -0.95649-0.29175i        -0.95694-0.29028i  "
"      -0.95738-0.28882i        -0.95783-0.28735i        -0.95827-0.28588i    "
"     -0.9587-0.28441i        -0.95914-0.28294i        -0.95957-0.28146i      "
"     -0.96-0.27999i        -0.96043-0.27852i        -0.96086-0.27705i        "
"-0.96128-0.27557i         -0.9617-0.2741i         -0.96212-0.27262i        -0"
".96254-0.27115i        -0.96295-0.26967i        -0.96337-0.26819i        -0.9"
"6378-0.26671i        -0.96418-0.26523i        -0.96459-0.26375i        -0.964"
"99-0.26227i        -0.96539-0.26079i        -0.96579-0.25931i        -0.96619"
"-0.25783i        -0.96658-0.25635i        -0.96698-0.25487i        -0.96737-0"
".25338i        -0.96775-0.2519i         -0.96814-0.25041i        -0.96852-0.2"
"4893i         -0.9689-0.24744i        -0.96928-0.24596i        -0.96966-0.244"
"47i        -0.97003-0.24298i         -0.9704-0.24149i        -0.97077-0.24i  "
"         -0.97114-0.23851i         -0.9715-0.23702i        -0.97187-0.23553i "
"       -0.97223-0.23404i        -0.97258-0.23255i        -0.97294-0.23106i   "
"     -0.97329-0.22957i        -0.97364-0.22807i        -0.97399-0.22658i     "
"   -0.97434-0.22508i        -0.97468-0.22359i        -0.97503-0.22209i       "
" -0.97536-0.2206i          -0.9757-0.2191i         -0.97604-0.2176i         -"
"0.97637-0.21611i         -0.9767-0.21461i        -0.97703-0.21311i        -0."
"97735-0.21161i        -0.97768-0.21011i          -0.978-0.20861i        -0.97"
"832-0.20711i        -0.97863-0.20561i        -0.97895-0.20411i        -0.9792"
"6-0.20261i        -0.97957-0.2011i         -0.97988-0.1996i         -0.98018-"
"0.1981i         -0.98048-0.19659i        -0.98079-0.19509i        -0.98108-0."
"19359i        -0.98138-0.19208i        -0.98167-0.19057i        -0.98196-0.18"
"907i        -0.98225-0.18756i        -0.98254-0.18606i        -0.98282-0.1845"
"5i        -0.98311-0.18304i        -0.98339-0.18153i        -0.98366-0.18002i"
"        -0.98394-0.17851i        -0.98421-0.177i          -0.98448-0.17549i  "
"      -0.98475-0.17398i        -0.98501-0.17247i        -0.98528-0.17096i    "
"    -0.98554-0.16945i         -0.9858-0.16794i        -0.98605-0.16643i      "
"  -0.98631-0.16491i        -0.98656-0.1634i         -0.98681-0.16189i        "
"-0.98706-0.16037i         -0.9873-0.15886i        -0.98754-0.15734i        -0"
".98778-0.15583i        -0.98802-0.15431i        -0.98826-0.1528i         -0.9"
"8849-0.15128i        -0.98872-0.14976i        -0.98895-0.14825i        -0.989"
"18-0.14673i         -0.9894-0.14521i        -0.98962-0.1437i         -0.98984"
"-0.14218i        -0.99006-0.14066i        -0.99027-0.13914i        -0.99049-0"
".13762i         -0.9907-0.1361i          -0.9909-0.13458i        -0.99111-0.1"
"3306i        -0.99131-0.13154i        -0.99151-0.13002i        -0.99171-0.128"
"5i         -0.99191-0.12698i         -0.9921-0.12545i        -0.99229-0.12393"
"i        -0.99248-0.12241i        -0.99267-0.12089i        -0.99285-0.11937i "
"       -0.99303-0.11784i        -0.99321-0.11632i        -0.99339-0.11479i   "
"     -0.99356-0.11327i        -0.99374-0.11175i        -0.99391-0.11022i     "
"   -0.99407-0.1087i         -0.99424-0.10717i         -0.9944-0.10565i       "
" -0.99456-0.10412i        -0.99472-0.1026i         -0.99488-0.10107i        -"
"0.99503-0.099544i       -0.99518-0.098017i       -0.99533-0.09649i        -0."
"99548-0.094963i       -0.99563-0.093436i       -0.99577-0.091909i       -0.99"
"591-0.090381i       -0.99604-0.088854i       -0.99618-0.087326i       -0.9963"
"1-0.085797i       -0.99644-0.084269i       -0.99657-0.08274i         -0.9967-"
"0.081211i       -0.99682-0.079682i       -0.99694-0.078153i       -0.99706-0."
"076624i       -0.99718-0.075094i       -0.99729-0.073565i        -0.9974-0.07"
"2035i       -0.99751-0.070505i       -0.99762-0.068974i       -0.99772-0.0674"
"44i       -0.99783-0.065913i       -0.99793-0.064383i       -0.99802-0.062852"
"i       -0.99812-0.061321i       -0.99821-0.05979i         -0.9983-0.058258i "
"      -0.99839-0.056727i       -0.99848-0.055195i       -0.99856-0.053664i   "
"    -0.99864-0.052132i       -0.99872-0.0506i          -0.9988-0.049068i     "
"  -0.99887-0.047535i       -0.99894-0.046003i       -0.99901-0.044471i       "
"-0.99908-0.042938i       -0.99914-0.041406i        -0.9992-0.039873i       -0"
".99926-0.03834i        -0.99932-0.036807i       -0.99938-0.035274i       -0.9"
"9943-0.033741i       -0.99948-0.032208i       -0.99953-0.030675i       -0.999"
"58-0.029142i       -0.99962-0.027608i       -0.99966-0.026075i        -0.9997"
"-0.024541i       -0.99974-0.023008i       -0.99977-0.021474i        -0.9998-0"
".01994i        -0.99983-0.018407i       -0.99986-0.016873i       -0.99988-0.0"
"15339i        -0.9999-0.013805i       -0.99992-0.012272i       -0.99994-0.010"
"738i       -0.99996-0.0092038i      -0.99997-0.0076698i      -0.99998-0.00613"
"59i      -0.99999-0.0046019i            -1-0.003068i             -1-0.001534i"
"   ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "4"
		    mult_latency	    "6"
		    bram_latency	    "4"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  BlockChoice		  "twiddle_general_3mult"
		  TemplateBlock		  "casper_library/FFTs/Twiddle/twiddle"
		  MemberBlocks		  "twiddle_coeff_0,twiddle_coeff_1,twi"
"ddle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_general_3mult"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_general_3mult"
		    SourceType		    ""
		    ShowPortLabels	    on
		    Coeffs		    "[6.1232e-017-1i             -0.00"
"1534-1i             -0.003068-1i            -0.0046019-0.99999i      -0.00613"
"59-0.99998i      -0.0076698-0.99997i      -0.0092038-0.99996i       -0.010738"
"-0.99994i       -0.012272-0.99992i       -0.013805-0.9999i        -0.015339-0"
".99988i       -0.016873-0.99986i       -0.018407-0.99983i        -0.01994-0.9"
"998i        -0.021474-0.99977i       -0.023008-0.99974i       -0.024541-0.999"
"7i        -0.026075-0.99966i       -0.027608-0.99962i       -0.029142-0.99958"
"i       -0.030675-0.99953i       -0.032208-0.99948i       -0.033741-0.99943i "
"      -0.035274-0.99938i       -0.036807-0.99932i        -0.03834-0.99926i   "
"    -0.039873-0.9992i        -0.041406-0.99914i       -0.042938-0.99908i     "
"  -0.044471-0.99901i       -0.046003-0.99894i       -0.047535-0.99887i       "
"-0.049068-0.9988i          -0.0506-0.99872i       -0.052132-0.99864i       -0"
".053664-0.99856i       -0.055195-0.99848i       -0.056727-0.99839i       -0.0"
"58258-0.9983i         -0.05979-0.99821i       -0.061321-0.99812i       -0.062"
"852-0.99802i       -0.064383-0.99793i       -0.065913-0.99783i       -0.06744"
"4-0.99772i       -0.068974-0.99762i       -0.070505-0.99751i       -0.072035-"
"0.9974i        -0.073565-0.99729i       -0.075094-0.99718i       -0.076624-0."
"99706i       -0.078153-0.99694i       -0.079682-0.99682i       -0.081211-0.99"
"67i         -0.08274-0.99657i       -0.084269-0.99644i       -0.085797-0.9963"
"1i       -0.087326-0.99618i       -0.088854-0.99604i       -0.090381-0.99591i"
"       -0.091909-0.99577i       -0.093436-0.99563i       -0.094963-0.99548i  "
"      -0.09649-0.99533i       -0.098017-0.99518i       -0.099544-0.99503i    "
"    -0.10107-0.99488i         -0.1026-0.99472i        -0.10412-0.99456i      "
"  -0.10565-0.9944i         -0.10717-0.99424i         -0.1087-0.99407i        "
"-0.11022-0.99391i        -0.11175-0.99374i        -0.11327-0.99356i        -0"
".11479-0.99339i        -0.11632-0.99321i        -0.11784-0.99303i        -0.1"
"1937-0.99285i        -0.12089-0.99267i        -0.12241-0.99248i        -0.123"
"93-0.99229i        -0.12545-0.9921i         -0.12698-0.99191i         -0.1285"
"-0.99171i        -0.13002-0.99151i        -0.13154-0.99131i        -0.13306-0"
".99111i        -0.13458-0.9909i          -0.1361-0.9907i         -0.13762-0.9"
"9049i        -0.13914-0.99027i        -0.14066-0.99006i        -0.14218-0.989"
"84i         -0.1437-0.98962i        -0.14521-0.9894i         -0.14673-0.98918"
"i        -0.14825-0.98895i        -0.14976-0.98872i        -0.15128-0.98849i "
"        -0.1528-0.98826i        -0.15431-0.98802i        -0.15583-0.98778i   "
"     -0.15734-0.98754i        -0.15886-0.9873i         -0.16037-0.98706i     "
"   -0.16189-0.98681i         -0.1634-0.98656i        -0.16491-0.98631i       "
" -0.16643-0.98605i        -0.16794-0.9858i         -0.16945-0.98554i        -"
"0.17096-0.98528i        -0.17247-0.98501i        -0.17398-0.98475i        -0."
"17549-0.98448i          -0.177-0.98421i        -0.17851-0.98394i        -0.18"
"002-0.98366i        -0.18153-0.98339i        -0.18304-0.98311i        -0.1845"
"5-0.98282i        -0.18606-0.98254i        -0.18756-0.98225i        -0.18907-"
"0.98196i        -0.19057-0.98167i        -0.19208-0.98138i        -0.19359-0."
"98108i        -0.19509-0.98079i        -0.19659-0.98048i         -0.1981-0.98"
"018i         -0.1996-0.97988i         -0.2011-0.97957i        -0.20261-0.9792"
"6i        -0.20411-0.97895i        -0.20561-0.97863i        -0.20711-0.97832i"
"        -0.20861-0.978i          -0.21011-0.97768i        -0.21161-0.97735i  "
"      -0.21311-0.97703i        -0.21461-0.9767i         -0.21611-0.97637i    "
"     -0.2176-0.97604i         -0.2191-0.9757i          -0.2206-0.97536i      "
"  -0.22209-0.97503i        -0.22359-0.97468i        -0.22508-0.97434i        "
"-0.22658-0.97399i        -0.22807-0.97364i        -0.22957-0.97329i        -0"
".23106-0.97294i        -0.23255-0.97258i        -0.23404-0.97223i        -0.2"
"3553-0.97187i        -0.23702-0.9715i         -0.23851-0.97114i           -0."
"24-0.97077i        -0.24149-0.9704i         -0.24298-0.97003i        -0.24447"
"-0.96966i        -0.24596-0.96928i        -0.24744-0.9689i         -0.24893-0"
".96852i        -0.25041-0.96814i         -0.2519-0.96775i        -0.25338-0.9"
"6737i        -0.25487-0.96698i        -0.25635-0.96658i        -0.25783-0.966"
"19i        -0.25931-0.96579i        -0.26079-0.96539i        -0.26227-0.96499"
"i        -0.26375-0.96459i        -0.26523-0.96418i        -0.26671-0.96378i "
"       -0.26819-0.96337i        -0.26967-0.96295i        -0.27115-0.96254i   "
"     -0.27262-0.96212i         -0.2741-0.9617i         -0.27557-0.96128i     "
"   -0.27705-0.96086i        -0.27852-0.96043i        -0.27999-0.96i          "
" -0.28146-0.95957i        -0.28294-0.95914i        -0.28441-0.9587i         -"
"0.28588-0.95827i        -0.28735-0.95783i        -0.28882-0.95738i        -0."
"29028-0.95694i        -0.29175-0.95649i        -0.29322-0.95605i        -0.29"
"469-0.95559i        -0.29615-0.95514i        -0.29762-0.95469i        -0.2990"
"8-0.95423i        -0.30054-0.95377i        -0.30201-0.95331i        -0.30347-"
"0.95284i        -0.30493-0.95238i        -0.30639-0.95191i        -0.30785-0."
"95144i        -0.30931-0.95096i        -0.31077-0.95049i        -0.31222-0.95"
"001i        -0.31368-0.94953i        -0.31514-0.94905i        -0.31659-0.9485"
"6i        -0.31805-0.94807i         -0.3195-0.94759i        -0.32096-0.94709i"
"        -0.32241-0.9466i         -0.32386-0.94611i        -0.32531-0.94561i  "
"      -0.32676-0.94511i        -0.32821-0.9446i         -0.32966-0.9441i     "
"    -0.33111-0.94359i        -0.33255-0.94308i          -0.334-0.94257i      "
"  -0.33545-0.94206i        -0.33689-0.94154i        -0.33833-0.94103i        "
"-0.33978-0.94051i        -0.34122-0.93998i        -0.34266-0.93946i         -"
"0.3441-0.93893i        -0.34554-0.9384i         -0.34698-0.93787i        -0.3"
"4842-0.93734i        -0.34986-0.9368i         -0.35129-0.93627i        -0.352"
"73-0.93573i        -0.35416-0.93518i         -0.3556-0.93464i        -0.35703"
"-0.93409i        -0.35846-0.93354i         -0.3599-0.93299i        -0.36133-0"
".93244i        -0.36276-0.93188i        -0.36418-0.93133i        -0.36561-0.9"
"3077i        -0.36704-0.93021i        -0.36847-0.92964i        -0.36989-0.929"
"07i        -0.37132-0.92851i        -0.37274-0.92794i        -0.37416-0.92736"
"i        -0.37559-0.92679i        -0.37701-0.92621i        -0.37843-0.92563i "
"       -0.37985-0.92505i        -0.38127-0.92447i        -0.38268-0.92388i   "
"      -0.3841-0.92329i        -0.38552-0.9227i         -0.38693-0.92211i     "
"   -0.38835-0.92151i        -0.38976-0.92092i        -0.39117-0.92032i       "
" -0.39258-0.91972i        -0.39399-0.91911i         -0.3954-0.91851i        -"
"0.39681-0.9179i         -0.39822-0.91729i        -0.39962-0.91668i        -0."
"40103-0.91606i        -0.40243-0.91545i        -0.40384-0.91483i        -0.40"
"524-0.91421i        -0.40664-0.91359i        -0.40804-0.91296i        -0.4094"
"4-0.91234i        -0.41084-0.91171i        -0.41224-0.91107i        -0.41364-"
"0.91044i        -0.41503-0.90981i        -0.41643-0.90917i        -0.41782-0."
"90853i        -0.41922-0.90789i        -0.42061-0.90724i          -0.422-0.90"
"66i         -0.42339-0.90595i        -0.42478-0.9053i         -0.42617-0.9046"
"4i        -0.42756-0.90399i        -0.42894-0.90333i        -0.43033-0.90267i"
"        -0.43171-0.90201i        -0.43309-0.90135i        -0.43448-0.90068i  "
"      -0.43586-0.90002i        -0.43724-0.89935i        -0.43862-0.89867i    "
"    -0.43999-0.898i          -0.44137-0.89732i        -0.44275-0.89665i      "
"  -0.44412-0.89597i         -0.4455-0.89528i        -0.44687-0.8946i         "
"-0.44824-0.89391i        -0.44961-0.89322i        -0.45098-0.89253i        -0"
".45235-0.89184i        -0.45372-0.89115i        -0.45508-0.89045i        -0.4"
"5645-0.88975i        -0.45781-0.88905i        -0.45918-0.88835i        -0.460"
"54-0.88764i         -0.4619-0.88693i        -0.46326-0.88622i        -0.46462"
"-0.88551i        -0.46598-0.8848i         -0.46733-0.88408i        -0.46869-0"
".88336i        -0.47004-0.88264i         -0.4714-0.88192i        -0.47275-0.8"
"812i          -0.4741-0.88047i        -0.47545-0.87974i         -0.4768-0.879"
"01i        -0.47815-0.87828i        -0.47949-0.87755i        -0.48084-0.87681"
"i        -0.48218-0.87607i        -0.48353-0.87533i        -0.48487-0.87459i "
"       -0.48621-0.87384i        -0.48755-0.87309i        -0.48889-0.87235i   "
"     -0.49023-0.8716i         -0.49156-0.87084i         -0.4929-0.87009i     "
"   -0.49423-0.86933i        -0.49557-0.86857i         -0.4969-0.86781i       "
" -0.49823-0.86705i        -0.49956-0.86628i        -0.50089-0.86551i        -"
"0.50221-0.86474i        -0.50354-0.86397i        -0.50486-0.8632i         -0."
"50619-0.86242i        -0.50751-0.86165i        -0.50883-0.86087i        -0.51"
"015-0.86009i        -0.51147-0.8593i         -0.51279-0.85852i         -0.514"
"1-0.85773i        -0.51542-0.85694i        -0.51673-0.85615i        -0.51804-"
"0.85535i        -0.51936-0.85456i        -0.52067-0.85376i        -0.52198-0."
"85296i        -0.52328-0.85216i        -0.52459-0.85136i         -0.5259-0.85"
"055i         -0.5272-0.84974i         -0.5285-0.84893i         -0.5298-0.8481"
"2i         -0.5311-0.84731i         -0.5324-0.84649i         -0.5337-0.84567i"
"          -0.535-0.84485i        -0.53629-0.84403i        -0.53759-0.84321i  "
"      -0.53888-0.84238i        -0.54017-0.84155i        -0.54146-0.84073i    "
"    -0.54275-0.83989i        -0.54404-0.83906i        -0.54532-0.83822i      "
"  -0.54661-0.83739i        -0.54789-0.83655i        -0.54918-0.83571i        "
"-0.55046-0.83486i        -0.55174-0.83402i        -0.55302-0.83317i        -0"
".55429-0.83232i        -0.55557-0.83147i        -0.55685-0.83062i        -0.5"
"5812-0.82976i        -0.55939-0.8289i         -0.56066-0.82805i        -0.561"
"93-0.82718i         -0.5632-0.82632i        -0.56447-0.82546i        -0.56573"
"-0.82459i          -0.567-0.82372i        -0.56826-0.82285i        -0.56952-0"
".82198i        -0.57078-0.8211i         -0.57204-0.82023i         -0.5733-0.8"
"1935i        -0.57455-0.81847i        -0.57581-0.81758i        -0.57706-0.816"
"7i         -0.57831-0.81581i        -0.57956-0.81493i        -0.58081-0.81404"
"i        -0.58206-0.81314i        -0.58331-0.81225i        -0.58455-0.81135i "
"        -0.5858-0.81046i        -0.58704-0.80956i        -0.58828-0.80866i   "
"     -0.58952-0.80775i        -0.59076-0.80685i          -0.592-0.80594i     "
"   -0.59323-0.80503i        -0.59447-0.80412i         -0.5957-0.80321i       "
" -0.59693-0.80229i        -0.59816-0.80138i        -0.59939-0.80046i        -"
"0.60062-0.79954i        -0.60184-0.79861i        -0.60307-0.79769i        -0."
"60429-0.79676i        -0.60551-0.79584i        -0.60673-0.79491i        -0.60"
"795-0.79398i        -0.60917-0.79304i        -0.61038-0.79211i         -0.611"
"6-0.79117i        -0.61281-0.79023i        -0.61402-0.78929i        -0.61523-"
"0.78835i        -0.61644-0.7874i         -0.61765-0.78646i        -0.61885-0."
"78551i        -0.62006-0.78456i        -0.62126-0.7836i         -0.62246-0.78"
"265i        -0.62366-0.78169i        -0.62486-0.78074i        -0.62606-0.7797"
"8i        -0.62725-0.77882i        -0.62845-0.77785i        -0.62964-0.77689i"
"        -0.63083-0.77592i        -0.63202-0.77495i        -0.63321-0.77398i  "
"      -0.63439-0.77301i        -0.63558-0.77204i        -0.63676-0.77106i    "
"    -0.63794-0.77008i        -0.63912-0.7691i          -0.6403-0.76812i      "
"  -0.64148-0.76714i        -0.64266-0.76615i        -0.64383-0.76517i        "
"  -0.645-0.76418i        -0.64618-0.76319i        -0.64735-0.7622i         -0"
".64851-0.7612i         -0.64968-0.76021i        -0.65085-0.75921i        -0.6"
"5201-0.75821i        -0.65317-0.75721i        -0.65433-0.75621i        -0.655"
"49-0.7552i         -0.65665-0.75419i        -0.65781-0.75319i        -0.65896"
"-0.75218i        -0.66011-0.75117i        -0.66127-0.75015i        -0.66242-0"
".74914i        -0.66356-0.74812i        -0.66471-0.7471i         -0.66586-0.7"
"4608i          -0.667-0.74506i        -0.66814-0.74403i        -0.66928-0.743"
"01i        -0.67042-0.74198i        -0.67156-0.74095i        -0.67269-0.73992"
"i        -0.67383-0.73889i        -0.67496-0.73785i        -0.67609-0.73682i "
"       -0.67722-0.73578i        -0.67835-0.73474i        -0.67948-0.7337i    "
"      -0.6806-0.73265i        -0.68172-0.73161i        -0.68285-0.73056i     "
"   -0.68397-0.72951i        -0.68508-0.72846i         -0.6862-0.72741i       "
" -0.68732-0.72636i        -0.68843-0.7253i         -0.68954-0.72425i        -"
"0.69065-0.72319i        -0.69176-0.72213i        -0.69287-0.72107i        -0."
"69397-0.72i           -0.69508-0.71894i        -0.69618-0.71787i        -0.69"
"728-0.7168i         -0.69838-0.71573i        -0.69947-0.71466i        -0.7005"
"7-0.71358i        -0.70166-0.71251i        -0.70275-0.71143i        -0.70385-"
"0.71035i        -0.70493-0.70927i        -0.70602-0.70819i        -0.70711-0."
"70711i        -0.70819-0.70602i        -0.70927-0.70493i        -0.71035-0.70"
"385i        -0.71143-0.70275i        -0.71251-0.70166i        -0.71358-0.7005"
"7i        -0.71466-0.69947i        -0.71573-0.69838i         -0.7168-0.69728i"
"        -0.71787-0.69618i        -0.71894-0.69508i           -0.72-0.69397i  "
"      -0.72107-0.69287i        -0.72213-0.69176i        -0.72319-0.69065i    "
"    -0.72425-0.68954i         -0.7253-0.68843i        -0.72636-0.68732i      "
"  -0.72741-0.6862i         -0.72846-0.68508i        -0.72951-0.68397i        "
"-0.73056-0.68285i        -0.73161-0.68172i        -0.73265-0.6806i          -"
"0.7337-0.67948i        -0.73474-0.67835i        -0.73578-0.67722i        -0.7"
"3682-0.67609i        -0.73785-0.67496i        -0.73889-0.67383i        -0.739"
"92-0.67269i        -0.74095-0.67156i        -0.74198-0.67042i        -0.74301"
"-0.66928i        -0.74403-0.66814i        -0.74506-0.667i          -0.74608-0"
".66586i         -0.7471-0.66471i        -0.74812-0.66356i        -0.74914-0.6"
"6242i        -0.75015-0.66127i        -0.75117-0.66011i        -0.75218-0.658"
"96i        -0.75319-0.65781i        -0.75419-0.65665i         -0.7552-0.65549"
"i        -0.75621-0.65433i        -0.75721-0.65317i        -0.75821-0.65201i "
"       -0.75921-0.65085i        -0.76021-0.64968i         -0.7612-0.64851i   "
"      -0.7622-0.64735i        -0.76319-0.64618i        -0.76418-0.645i       "
"   -0.76517-0.64383i        -0.76615-0.64266i        -0.76714-0.64148i       "
" -0.76812-0.6403i          -0.7691-0.63912i        -0.77008-0.63794i        -"
"0.77106-0.63676i        -0.77204-0.63558i        -0.77301-0.63439i        -0."
"77398-0.63321i        -0.77495-0.63202i        -0.77592-0.63083i        -0.77"
"689-0.62964i        -0.77785-0.62845i        -0.77882-0.62725i        -0.7797"
"8-0.62606i        -0.78074-0.62486i        -0.78169-0.62366i        -0.78265-"
"0.62246i         -0.7836-0.62126i        -0.78456-0.62006i        -0.78551-0."
"61885i        -0.78646-0.61765i         -0.7874-0.61644i        -0.78835-0.61"
"523i        -0.78929-0.61402i        -0.79023-0.61281i        -0.79117-0.6116"
"i         -0.79211-0.61038i        -0.79304-0.60917i        -0.79398-0.60795i"
"        -0.79491-0.60673i        -0.79584-0.60551i        -0.79676-0.60429i  "
"      -0.79769-0.60307i        -0.79861-0.60184i        -0.79954-0.60062i    "
"    -0.80046-0.59939i        -0.80138-0.59816i        -0.80229-0.59693i      "
"  -0.80321-0.5957i         -0.80412-0.59447i        -0.80503-0.59323i        "
"-0.80594-0.592i          -0.80685-0.59076i        -0.80775-0.58952i        -0"
".80866-0.58828i        -0.80956-0.58704i        -0.81046-0.5858i         -0.8"
"1135-0.58455i        -0.81225-0.58331i        -0.81314-0.58206i        -0.814"
"04-0.58081i        -0.81493-0.57956i        -0.81581-0.57831i         -0.8167"
"-0.57706i        -0.81758-0.57581i        -0.81847-0.57455i        -0.81935-0"
".5733i         -0.82023-0.57204i         -0.8211-0.57078i        -0.82198-0.5"
"6952i        -0.82285-0.56826i        -0.82372-0.567i          -0.82459-0.565"
"73i        -0.82546-0.56447i        -0.82632-0.5632i         -0.82718-0.56193"
"i        -0.82805-0.56066i         -0.8289-0.55939i        -0.82976-0.55812i "
"       -0.83062-0.55685i        -0.83147-0.55557i        -0.83232-0.55429i   "
"     -0.83317-0.55302i        -0.83402-0.55174i        -0.83486-0.55046i     "
"   -0.83571-0.54918i        -0.83655-0.54789i        -0.83739-0.54661i       "
" -0.83822-0.54532i        -0.83906-0.54404i        -0.83989-0.54275i        -"
"0.84073-0.54146i        -0.84155-0.54017i        -0.84238-0.53888i        -0."
"84321-0.53759i        -0.84403-0.53629i        -0.84485-0.535i          -0.84"
"567-0.5337i         -0.84649-0.5324i         -0.84731-0.5311i         -0.8481"
"2-0.5298i         -0.84893-0.5285i         -0.84974-0.5272i         -0.85055-"
"0.5259i         -0.85136-0.52459i        -0.85216-0.52328i        -0.85296-0."
"52198i        -0.85376-0.52067i        -0.85456-0.51936i        -0.85535-0.51"
"804i        -0.85615-0.51673i        -0.85694-0.51542i        -0.85773-0.5141"
"i         -0.85852-0.51279i         -0.8593-0.51147i        -0.86009-0.51015i"
"        -0.86087-0.50883i        -0.86165-0.50751i        -0.86242-0.50619i  "
"       -0.8632-0.50486i        -0.86397-0.50354i        -0.86474-0.50221i    "
"    -0.86551-0.50089i        -0.86628-0.49956i        -0.86705-0.49823i      "
"  -0.86781-0.4969i         -0.86857-0.49557i        -0.86933-0.49423i        "
"-0.87009-0.4929i         -0.87084-0.49156i         -0.8716-0.49023i        -0"
".87235-0.48889i        -0.87309-0.48755i        -0.87384-0.48621i        -0.8"
"7459-0.48487i        -0.87533-0.48353i        -0.87607-0.48218i        -0.876"
"81-0.48084i        -0.87755-0.47949i        -0.87828-0.47815i        -0.87901"
"-0.4768i         -0.87974-0.47545i        -0.88047-0.4741i          -0.8812-0"
".47275i        -0.88192-0.4714i         -0.88264-0.47004i        -0.88336-0.4"
"6869i        -0.88408-0.46733i         -0.8848-0.46598i        -0.88551-0.464"
"62i        -0.88622-0.46326i        -0.88693-0.4619i         -0.88764-0.46054"
"i        -0.88835-0.45918i        -0.88905-0.45781i        -0.88975-0.45645i "
"       -0.89045-0.45508i        -0.89115-0.45372i        -0.89184-0.45235i   "
"     -0.89253-0.45098i        -0.89322-0.44961i        -0.89391-0.44824i     "
"    -0.8946-0.44687i        -0.89528-0.4455i         -0.89597-0.44412i       "
" -0.89665-0.44275i        -0.89732-0.44137i          -0.898-0.43999i        -"
"0.89867-0.43862i        -0.89935-0.43724i        -0.90002-0.43586i        -0."
"90068-0.43448i        -0.90135-0.43309i        -0.90201-0.43171i        -0.90"
"267-0.43033i        -0.90333-0.42894i        -0.90399-0.42756i        -0.9046"
"4-0.42617i         -0.9053-0.42478i        -0.90595-0.42339i         -0.9066-"
"0.422i          -0.90724-0.42061i        -0.90789-0.41922i        -0.90853-0."
"41782i        -0.90917-0.41643i        -0.90981-0.41503i        -0.91044-0.41"
"364i        -0.91107-0.41224i        -0.91171-0.41084i        -0.91234-0.4094"
"4i        -0.91296-0.40804i        -0.91359-0.40664i        -0.91421-0.40524i"
"        -0.91483-0.40384i        -0.91545-0.40243i        -0.91606-0.40103i  "
"      -0.91668-0.39962i        -0.91729-0.39822i         -0.9179-0.39681i    "
"    -0.91851-0.3954i         -0.91911-0.39399i        -0.91972-0.39258i      "
"  -0.92032-0.39117i        -0.92092-0.38976i        -0.92151-0.38835i        "
"-0.92211-0.38693i         -0.9227-0.38552i        -0.92329-0.3841i         -0"
".92388-0.38268i        -0.92447-0.38127i        -0.92505-0.37985i        -0.9"
"2563-0.37843i        -0.92621-0.37701i        -0.92679-0.37559i        -0.927"
"36-0.37416i        -0.92794-0.37274i        -0.92851-0.37132i        -0.92907"
"-0.36989i        -0.92964-0.36847i        -0.93021-0.36704i        -0.93077-0"
".36561i        -0.93133-0.36418i        -0.93188-0.36276i        -0.93244-0.3"
"6133i        -0.93299-0.3599i         -0.93354-0.35846i        -0.93409-0.357"
"03i        -0.93464-0.3556i         -0.93518-0.35416i        -0.93573-0.35273"
"i        -0.93627-0.35129i         -0.9368-0.34986i        -0.93734-0.34842i "
"       -0.93787-0.34698i         -0.9384-0.34554i        -0.93893-0.3441i    "
"     -0.93946-0.34266i        -0.93998-0.34122i        -0.94051-0.33978i     "
"   -0.94103-0.33833i        -0.94154-0.33689i        -0.94206-0.33545i       "
" -0.94257-0.334i          -0.94308-0.33255i        -0.94359-0.33111i         "
"-0.9441-0.32966i         -0.9446-0.32821i        -0.94511-0.32676i        -0."
"94561-0.32531i        -0.94611-0.32386i         -0.9466-0.32241i        -0.94"
"709-0.32096i        -0.94759-0.3195i         -0.94807-0.31805i        -0.9485"
"6-0.31659i        -0.94905-0.31514i        -0.94953-0.31368i        -0.95001-"
"0.31222i        -0.95049-0.31077i        -0.95096-0.30931i        -0.95144-0."
"30785i        -0.95191-0.30639i        -0.95238-0.30493i        -0.95284-0.30"
"347i        -0.95331-0.30201i        -0.95377-0.30054i        -0.95423-0.2990"
"8i        -0.95469-0.29762i        -0.95514-0.29615i        -0.95559-0.29469i"
"        -0.95605-0.29322i        -0.95649-0.29175i        -0.95694-0.29028i  "
"      -0.95738-0.28882i        -0.95783-0.28735i        -0.95827-0.28588i    "
"     -0.9587-0.28441i        -0.95914-0.28294i        -0.95957-0.28146i      "
"     -0.96-0.27999i        -0.96043-0.27852i        -0.96086-0.27705i        "
"-0.96128-0.27557i         -0.9617-0.2741i         -0.96212-0.27262i        -0"
".96254-0.27115i        -0.96295-0.26967i        -0.96337-0.26819i        -0.9"
"6378-0.26671i        -0.96418-0.26523i        -0.96459-0.26375i        -0.964"
"99-0.26227i        -0.96539-0.26079i        -0.96579-0.25931i        -0.96619"
"-0.25783i        -0.96658-0.25635i        -0.96698-0.25487i        -0.96737-0"
".25338i        -0.96775-0.2519i         -0.96814-0.25041i        -0.96852-0.2"
"4893i         -0.9689-0.24744i        -0.96928-0.24596i        -0.96966-0.244"
"47i        -0.97003-0.24298i         -0.9704-0.24149i        -0.97077-0.24i  "
"         -0.97114-0.23851i         -0.9715-0.23702i        -0.97187-0.23553i "
"       -0.97223-0.23404i        -0.97258-0.23255i        -0.97294-0.23106i   "
"     -0.97329-0.22957i        -0.97364-0.22807i        -0.97399-0.22658i     "
"   -0.97434-0.22508i        -0.97468-0.22359i        -0.97503-0.22209i       "
" -0.97536-0.2206i          -0.9757-0.2191i         -0.97604-0.2176i         -"
"0.97637-0.21611i         -0.9767-0.21461i        -0.97703-0.21311i        -0."
"97735-0.21161i        -0.97768-0.21011i          -0.978-0.20861i        -0.97"
"832-0.20711i        -0.97863-0.20561i        -0.97895-0.20411i        -0.9792"
"6-0.20261i        -0.97957-0.2011i         -0.97988-0.1996i         -0.98018-"
"0.1981i         -0.98048-0.19659i        -0.98079-0.19509i        -0.98108-0."
"19359i        -0.98138-0.19208i        -0.98167-0.19057i        -0.98196-0.18"
"907i        -0.98225-0.18756i        -0.98254-0.18606i        -0.98282-0.1845"
"5i        -0.98311-0.18304i        -0.98339-0.18153i        -0.98366-0.18002i"
"        -0.98394-0.17851i        -0.98421-0.177i          -0.98448-0.17549i  "
"      -0.98475-0.17398i        -0.98501-0.17247i        -0.98528-0.17096i    "
"    -0.98554-0.16945i         -0.9858-0.16794i        -0.98605-0.16643i      "
"  -0.98631-0.16491i        -0.98656-0.1634i         -0.98681-0.16189i        "
"-0.98706-0.16037i         -0.9873-0.15886i        -0.98754-0.15734i        -0"
".98778-0.15583i        -0.98802-0.15431i        -0.98826-0.1528i         -0.9"
"8849-0.15128i        -0.98872-0.14976i        -0.98895-0.14825i        -0.989"
"18-0.14673i         -0.9894-0.14521i        -0.98962-0.1437i         -0.98984"
"-0.14218i        -0.99006-0.14066i        -0.99027-0.13914i        -0.99049-0"
".13762i         -0.9907-0.1361i          -0.9909-0.13458i        -0.99111-0.1"
"3306i        -0.99131-0.13154i        -0.99151-0.13002i        -0.99171-0.128"
"5i         -0.99191-0.12698i         -0.9921-0.12545i        -0.99229-0.12393"
"i        -0.99248-0.12241i        -0.99267-0.12089i        -0.99285-0.11937i "
"       -0.99303-0.11784i        -0.99321-0.11632i        -0.99339-0.11479i   "
"     -0.99356-0.11327i        -0.99374-0.11175i        -0.99391-0.11022i     "
"   -0.99407-0.1087i         -0.99424-0.10717i         -0.9944-0.10565i       "
" -0.99456-0.10412i        -0.99472-0.1026i         -0.99488-0.10107i        -"
"0.99503-0.099544i       -0.99518-0.098017i       -0.99533-0.09649i        -0."
"99548-0.094963i       -0.99563-0.093436i       -0.99577-0.091909i       -0.99"
"591-0.090381i       -0.99604-0.088854i       -0.99618-0.087326i       -0.9963"
"1-0.085797i       -0.99644-0.084269i       -0.99657-0.08274i         -0.9967-"
"0.081211i       -0.99682-0.079682i       -0.99694-0.078153i       -0.99706-0."
"076624i       -0.99718-0.075094i       -0.99729-0.073565i        -0.9974-0.07"
"2035i       -0.99751-0.070505i       -0.99762-0.068974i       -0.99772-0.0674"
"44i       -0.99783-0.065913i       -0.99793-0.064383i       -0.99802-0.062852"
"i       -0.99812-0.061321i       -0.99821-0.05979i         -0.9983-0.058258i "
"      -0.99839-0.056727i       -0.99848-0.055195i       -0.99856-0.053664i   "
"    -0.99864-0.052132i       -0.99872-0.0506i          -0.9988-0.049068i     "
"  -0.99887-0.047535i       -0.99894-0.046003i       -0.99901-0.044471i       "
"-0.99908-0.042938i       -0.99914-0.041406i        -0.9992-0.039873i       -0"
".99926-0.03834i        -0.99932-0.036807i       -0.99938-0.035274i       -0.9"
"9943-0.033741i       -0.99948-0.032208i       -0.99953-0.030675i       -0.999"
"58-0.029142i       -0.99962-0.027608i       -0.99966-0.026075i        -0.9997"
"-0.024541i       -0.99974-0.023008i       -0.99977-0.021474i        -0.9998-0"
".01994i        -0.99983-0.018407i       -0.99986-0.016873i       -0.99988-0.0"
"15339i        -0.9999-0.013805i       -0.99992-0.012272i       -0.99994-0.010"
"738i       -0.99996-0.0092038i      -0.99997-0.0076698i      -0.99998-0.00613"
"59i      -0.99999-0.0046019i            -1-0.003068i             -1-0.001534i"
"   ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "4"
		    mult_latency	    "6"
		    bram_latency	    "4"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "a+bw"
		  Position		  [935, 48, 965, 62]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a-bw"
		  Position		  [920, 528, 950, 542]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "of"
		  Position		  [975, 818, 1005, 832]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [305, 348, 335, 362]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [95, 0]
		  DstBlock		  "Logical13"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical13"
		  SrcPort		  1
		  DstBlock		  "of"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Logical13"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay3"
		  SrcPort		  1
		  Points		  [170, 0]
		  Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical7"
		  SrcPort		  1
		  Points		  [0, 230]
		  DstBlock		  "Logical"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "AddSub3"
		  SrcPort		  1
		  Points		  [25, 0; 0, 475; 30, 0]
		  Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical10"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Logical11"
		  SrcPort		  1
		  Points		  [5, 0; 0, -80]
		  DstBlock		  "Logical10"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical12"
		  SrcPort		  1
		  DstBlock		  "Logical10"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice16"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		  }
		}
		Line {
		  SrcBlock		  "Slice15"
		  SrcPort		  1
		  Points		  [30, 0]
		  DstBlock		  "Logical12"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice14"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Slice13"
		  SrcPort		  1
		  Points		  [5, 0; 0, 20]
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert3"
		  SrcPort		  1
		  Points		  [140, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Scale3"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Mux3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux3"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  Points		  [55, 0; 0, 295; 30, 0]
		  Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical8"
		  SrcPort		  1
		  Points		  [0, -50]
		  DstBlock		  "Logical7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical9"
		  SrcPort		  1
		  DstBlock		  "Logical7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice12"
		  SrcPort		  1
		  Points		  [0, 0; 20, 0]
		  Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		  }
		  Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "Slice11"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Slice10"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Slice9"
		  SrcPort		  1
		  Points		  [5, 0; 0, 20]
		  Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert2"
		  SrcPort		  1
		  DstBlock		  "ri_to_c1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Scale2"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Mux2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux2"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  Points		  [0, 460]
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical5"
		  SrcPort		  1
		  Points		  [5, 0; 0, -80]
		  DstBlock		  "Logical4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical6"
		  SrcPort		  1
		  DstBlock		  "Logical4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice8"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		  }
		}
		Line {
		  SrcBlock		  "Slice7"
		  SrcPort		  1
		  Points		  [30, 0]
		  DstBlock		  "Logical6"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice6"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Slice5"
		  SrcPort		  1
		  Points		  [5, 0; 0, 20]
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert1"
		  SrcPort		  1
		  Points		  [140, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Scale1"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical2"
		  SrcPort		  1
		  Points		  [5, 0; 0, -80]
		  DstBlock		  "Logical1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical3"
		  SrcPort		  1
		  DstBlock		  "Logical1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice4"
		  SrcPort		  1
		  Points		  [0, 0; 20, 0]
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		  }
		  Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "Slice3"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [5, 0; 0, 20]
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Scale"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "shift"
		  SrcPort		  1
		  DstBlock		  "Delay3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  Points		  [95, 0; 0, 115]
		  Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  Points		  [25, 0; 0, -60; 65, 0]
		  Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c1"
		  SrcPort		  1
		  DstBlock		  "a-bw"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "a+bw"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "twiddle"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "twiddle"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "twiddle"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "twiddle"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "twiddle"
		  SrcPort		  2
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "twiddle"
		  SrcPort		  3
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "twiddle"
		  SrcPort		  4
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "twiddle"
		  SrcPort		  5
		  Points		  [5, 0]
		  DstBlock		  "Delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node0_0"
	      Ports		      [1, 1]
	      Position		      [90, 100, 120, 130]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node0_1"
	      Ports		      [1, 1]
	      Position		      [90, 200, 120, 230]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node0_2"
	      Ports		      [1, 1]
	      Position		      [90, 300, 120, 330]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node0_3"
	      Ports		      [1, 1]
	      Position		      [90, 400, 120, 430]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node1_0"
	      Ports		      [1, 1]
	      Position		      [390, 100, 420, 130]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node1_1"
	      Ports		      [1, 1]
	      Position		      [390, 200, 420, 230]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node1_2"
	      Ports		      [1, 1]
	      Position		      [390, 300, 420, 330]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node1_3"
	      Ports		      [1, 1]
	      Position		      [390, 400, 420, 430]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node2_0"
	      Ports		      [1, 1]
	      Position		      [690, 100, 720, 130]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node2_1"
	      Ports		      [1, 1]
	      Position		      [690, 200, 720, 230]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node2_2"
	      Ports		      [1, 1]
	      Position		      [690, 300, 720, 330]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node2_3"
	      Ports		      [1, 1]
	      Position		      [690, 400, 720, 430]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice0"
	      Ports		      [1, 1]
	      Position		      [90, 72, 120, 88]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice1"
	      Ports		      [1, 1]
	      Position		      [390, 72, 420, 88]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "1"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [750, 17, 780, 33]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out0"
	      Position		      [750, 102, 780, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out1"
	      Position		      [750, 202, 780, 218]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out2"
	      Position		      [750, 302, 780, 318]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out3"
	      Position		      [750, 402, 780, 418]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "in0"
	      SrcPort		      1
	      DstBlock		      "node0_0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in1"
	      SrcPort		      1
	      DstBlock		      "node0_1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in2"
	      SrcPort		      1
	      DstBlock		      "node0_2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in3"
	      SrcPort		      1
	      DstBlock		      "node0_3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"slice0"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "node2_0"
	      SrcPort		      1
	      DstBlock		      "out0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "node2_1"
	      SrcPort		      1
	      DstBlock		      "out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "node2_2"
	      SrcPort		      1
	      DstBlock		      "out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "node2_3"
	      SrcPort		      1
	      DstBlock		      "out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "node0_0"
	      SrcPort		      1
	      DstBlock		      "butterfly1_0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "node0_2"
	      SrcPort		      1
	      DstBlock		      "butterfly1_0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "butterfly1_0"
	      SrcPort		      1
	      DstBlock		      "node1_0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly1_0"
	      SrcPort		      2
	      DstBlock		      "node1_2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"butterfly1_0"
		DstPort			3
	      }
	      Branch {
		DstBlock		"butterfly1_1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "slice0"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"butterfly1_0"
		DstPort			4
	      }
	      Branch {
		DstBlock		"butterfly1_1"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "node0_1"
	      SrcPort		      1
	      DstBlock		      "butterfly1_1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "node0_3"
	      SrcPort		      1
	      DstBlock		      "butterfly1_1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "butterfly1_1"
	      SrcPort		      1
	      DstBlock		      "node1_1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly1_1"
	      SrcPort		      2
	      DstBlock		      "node1_3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "node1_0"
	      SrcPort		      1
	      DstBlock		      "butterfly2_0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "node1_1"
	      SrcPort		      1
	      DstBlock		      "butterfly2_0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "butterfly2_0"
	      SrcPort		      1
	      DstBlock		      "node2_0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly2_0"
	      SrcPort		      2
	      DstBlock		      "node2_1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly1_0"
	      SrcPort		      4
	      DstBlock		      "butterfly2_0"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "butterfly2_0"
	      SrcPort		      4
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"butterfly2_0"
		DstPort			4
	      }
	      Branch {
		DstBlock		"butterfly2_1"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "node1_2"
	      SrcPort		      1
	      DstBlock		      "butterfly2_1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "node1_3"
	      SrcPort		      1
	      DstBlock		      "butterfly2_1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "butterfly2_1"
	      SrcPort		      1
	      DstBlock		      "node2_2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly2_1"
	      SrcPort		      2
	      DstBlock		      "node2_3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly1_1"
	      SrcPort		      4
	      DstBlock		      "butterfly2_1"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fft_unscrambler"
	  Ports			  [3, 3]
	  Position		  [550, 15, 670, 135]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "FFTSize=11, n_inputs=1"
	  AncestorBlock		  "casper_library/FFTs/fft_unscrambler"
	  UserDataPersistent	  on
	  UserData		  "DataTag66"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "fft_unscrambler"
	  MaskPromptString	  "Size of FFT: (2^?)|Number of Simultaneous I"
"nputs: (2^?)|BRAM Latency"
	  MaskStyleString	  "edit,edit,edit"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskVarAliasString	  ",,"
	  MaskVariables		  "FFTSize=@1;n_inputs=@2;bram_latency=@3;"
	  MaskInitialization	  "fft_unscrambler_init(gcb,...\n    'FFTSize'"
",FFTSize,... \n    'n_inputs', n_inputs,...\n    'bram_latency', bram_latency"
");"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "11|1|4"
	  MaskTabNameString	  ",,"
	  System {
	    Name		    "fft_unscrambler"
	    Location		    [388, 319, 933, 736]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [30, 58, 60, 72]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [30, 78, 60, 92]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      Position		      [30, 98, 60, 112]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "const"
	      Ports		      [0, 1]
	      Position		      [225, 57, 250, 73]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "reorder"
	      Ports		      [4, 4]
	      Position		      [265, 39, 360, 96]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "order=2"
	      AncestorBlock	      "casper_library/Reorder/reorder"
	      UserDataPersistent      on
	      UserData		      "DataTag67"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "reorder"
	      MaskPromptString	      "Output Order:|Number of inputs|BRAM Lat"
"ency|Map Latency|Double Buffer"
	      MaskStyleString	      "edit,edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on"
	      MaskCallbackString      "||||"
	      MaskEnableString	      "on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on"
	      MaskVarAliasString      ",,,,"
	      MaskVariables	      "map=@1;n_inputs=@2;bram_latency=@3;map_"
"latency=@4;double_buffer=@5;"
	      MaskInitialization      "reorder_init(gcb, ...\n    'map', map, "
"...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ...\n  "
"  'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "[0 2 4 6 8 10 12 14 16 18 20 22 24 26 2"
"8 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72 74 76 78 "
"80 82 84 86 88 90 92 94 96 98 100 102 104 106 108 110 112 114 116 118 120 122"
" 124 126 128 130 132 134 136 138 140 142 144 146 148 150 152 154 156 158 160 "
"162 164 166 168 170 172 174 176 178 180 182 184 186 188 190 192 194 196 198 2"
"00 202 204 206 208 210 212 214 216 218 220 222 224 226 228 230 232 234 236 23"
"8 240 242 244 246 248 250 252 254 256 258 260 262 264 266 268 270 272 274 276"
" 278 280 282 284 286 288 290 292 294 296 298 300 302 304 306 308 310 312 314 "
"316 318 320 322 324 326 328 330 332 334 336 338 340 342 344 346 348 350 352 3"
"54 356 358 360 362 364 366 368 370 372 374 376 378 380 382 384 386 388 390 39"
"2 394 396 398 400 402 404 406 408 410 412 414 416 418 420 422 424 426 428 430"
" 432 434 436 438 440 442 444 446 448 450 452 454 456 458 460 462 464 466 468 "
"470 472 474 476 478 480 482 484 486 488 490 492 494 496 498 500 502 504 506 5"
"08 510 512 514 516 518 520 522 524 526 528 530 532 534 536 538 540 542 544 54"
"6 548 550 552 554 556 558 560 562 564 566 568 570 572 574 576 578 580 582 584"
" 586 588 590 592 594 596 598 600 602 604 606 608 610 612 614 616 618 620 622 "
"624 626 628 630 632 634 636 638 640 642 644 646 648 650 652 654 656 658 660 6"
"62 664 666 668 670 672 674 676 678 680 682 684 686 688 690 692 694 696 698 70"
"0 702 704 706 708 710 712 714 716 718 720 722 724 726 728 730 732 734 736 738"
" 740 742 744 746 748 750 752 754 756 758 760 762 764 766 768 770 772 774 776 "
"778 780 782 784 786 788 790 792 794 796 798 800 802 804 806 808 810 812 814 8"
"16 818 820 822 824 826 828 830 832 834 836 838 840 842 844 846 848 850 852 85"
"4 856 858 860 862 864 866 868 870 872 874 876 878 880 882 884 886 888 890 892"
" 894 896 898 900 902 904 906 908 910 912 914 916 918 920 922 924 926 928 930 "
"932 934 936 938 940 942 944 946 948 950 952 954 956 958 960 962 964 966 968 9"
"70 972 974 976 978 980 982 984 986 988 990 992 994 996 998 1000 1002 1004 100"
"6 1008 1010 1012 1014 1016 1018 1020 1022 1 3 5 7 9 11 13 15 17 19 21 23 25 2"
"7 29 31 33 35 37 39 41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 73 75 77 "
"79 81 83 85 87 89 91 93 95 97 99 101 103 105 107 109 111 113 115 117 119 121 "
"123 125 127 129 131 133 135 137 139 141 143 145 147 149 151 153 155 157 159 1"
"61 163 165 167 169 171 173 175 177 179 181 183 185 187 189 191 193 195 197 19"
"9 201 203 205 207 209 211 213 215 217 219 221 223 225 227 229 231 233 235 237"
" 239 241 243 245 247 249 251 253 255 257 259 261 263 265 267 269 271 273 275 "
"277 279 281 283 285 287 289 291 293 295 297 299 301 303 305 307 309 311 313 3"
"15 317 319 321 323 325 327 329 331 333 335 337 339 341 343 345 347 349 351 35"
"3 355 357 359 361 363 365 367 369 371 373 375 377 379 381 383 385 387 389 391"
" 393 395 397 399 401 403 405 407 409 411 413 415 417 419 421 423 425 427 429 "
"431 433 435 437 439 441 443 445 447 449 451 453 455 457 459 461 463 465 467 4"
"69 471 473 475 477 479 481 483 485 487 489 491 493 495 497 499 501 503 505 50"
"7 509 511 513 515 517 519 521 523 525 527 529 531 533 535 537 539 541 543 545"
" 547 549 551 553 555 557 559 561 563 565 567 569 571 573 575 577 579 581 583 "
"585 587 589 591 593 595 597 599 601 603 605 607 609 611 613 615 617 619 621 6"
"23 625 627 629 631 633 635 637 639 641 643 645 647 649 651 653 655 657 659 66"
"1 663 665 667 669 671 673 675 677 679 681 683 685 687 689 691 693 695 697 699"
" 701 703 705 707 709 711 713 715 717 719 721 723 725 727 729 731 733 735 737 "
"739 741 743 745 747 749 751 753 755 757 759 761 763 765 767 769 771 773 775 7"
"77 779 781 783 785 787 789 791 793 795 797 799 801 803 805 807 809 811 813 81"
"5 817 819 821 823 825 827 829 831 833 835 837 839 841 843 845 847 849 851 853"
" 855 857 859 861 863 865 867 869 871 873 875 877 879 881 883 885 887 889 891 "
"893 895 897 899 901 903 905 907 909 911 913 915 917 919 921 923 925 927 929 9"
"31 933 935 937 939 941 943 945 947 949 951 953 955 957 959 961 963 965 967 96"
"9 971 973 975 977 979 981 983 985 987 989 991 993 995 997 999 1001 1003 1005 "
"1007 1009 1011 1013 1015 1017 1019 1021 1023]|2|4|1|1"
	      MaskTabNameString	      ",,,,"
	      System {
		Name			"reorder"
		Location		[142, 158, 899, 463]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [40, 63, 70, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [25, 118, 55, 132]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "din0"
		  Position		  [495, 83, 525, 97]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  Position		  [495, 163, 525, 177]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [2, 1]
		  Position		  [95, 56, 145, 109]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Count Limited"
		  n_bits		  "11"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "2047"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  off
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [170, 37, 200, 53]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  Ports			  [1, 1]
		  Position		  [170, 77, 200, 93]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "10"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "dbl_buffer0"
		  Ports			  [5, 1]
		  Position		  [615, 63, 680, 117]
		  BackgroundColor	  "gray"
		  SourceBlock		  "casper_library/Reorder/dbl_buffer"
		  SourceType		  "dbl_buffer"
		  ShowPortLabels	  on
		  depth			  "1024"
		  latency		  "4"
		}
		Block {
		  BlockType		  Reference
		  Name			  "dbl_buffer1"
		  Ports			  [5, 1]
		  Position		  [615, 143, 680, 197]
		  BackgroundColor	  "gray"
		  SourceBlock		  "casper_library/Reorder/dbl_buffer"
		  SourceType		  "dbl_buffer"
		  ShowPortLabels	  on
		  depth			  "1024"
		  latency		  "4"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_d0"
		  Ports			  [1, 1]
		  Position		  [305, 77, 345, 93]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_din0"
		  Ports			  [1, 1]
		  Position		  [550, 80, 590, 100]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_din1"
		  Ports			  [1, 1]
		  Position		  [550, 160, 590, 180]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_sel"
		  Ports			  [1, 1]
		  Position		  [305, 37, 345, 53]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_valid"
		  Ports			  [1, 1]
		  Position		  [495, 13, 525, 27]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "6"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_we"
		  Ports			  [1, 1]
		  Position		  [305, 115, 345, 135]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "map1"
		  Ports			  [1, 1]
		  Position		  [230, 175, 270, 195]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "1024"
		  initVector		  "[0 2 4 6 8 10 12 14 16 18 20 22 24 "
"26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72 74 76"
" 78 80 82 84 86 88 90 92 94 96 98 100 102 104 106 108 110 112 114 116 118 120"
" 122 124 126 128 130 132 134 136 138 140 142 144 146 148 150 152 154 156 158 "
"160 162 164 166 168 170 172 174 176 178 180 182 184 186 188 190 192 194 196 1"
"98 200 202 204 206 208 210 212 214 216 218 220 222 224 226 228 230 232 234 23"
"6 238 240 242 244 246 248 250 252 254 256 258 260 262 264 266 268 270 272 274"
" 276 278 280 282 284 286 288 290 292 294 296 298 300 302 304 306 308 310 312 "
"314 316 318 320 322 324 326 328 330 332 334 336 338 340 342 344 346 348 350 3"
"52 354 356 358 360 362 364 366 368 370 372 374 376 378 380 382 384 386 388 39"
"0 392 394 396 398 400 402 404 406 408 410 412 414 416 418 420 422 424 426 428"
" 430 432 434 436 438 440 442 444 446 448 450 452 454 456 458 460 462 464 466 "
"468 470 472 474 476 478 480 482 484 486 488 490 492 494 496 498 500 502 504 5"
"06 508 510 512 514 516 518 520 522 524 526 528 530 532 534 536 538 540 542 54"
"4 546 548 550 552 554 556 558 560 562 564 566 568 570 572 574 576 578 580 582"
" 584 586 588 590 592 594 596 598 600 602 604 606 608 610 612 614 616 618 620 "
"622 624 626 628 630 632 634 636 638 640 642 644 646 648 650 652 654 656 658 6"
"60 662 664 666 668 670 672 674 676 678 680 682 684 686 688 690 692 694 696 69"
"8 700 702 704 706 708 710 712 714 716 718 720 722 724 726 728 730 732 734 736"
" 738 740 742 744 746 748 750 752 754 756 758 760 762 764 766 768 770 772 774 "
"776 778 780 782 784 786 788 790 792 794 796 798 800 802 804 806 808 810 812 8"
"14 816 818 820 822 824 826 828 830 832 834 836 838 840 842 844 846 848 850 85"
"2 854 856 858 860 862 864 866 868 870 872 874 876 878 880 882 884 886 888 890"
" 892 894 896 898 900 902 904 906 908 910 912 914 916 918 920 922 924 926 928 "
"930 932 934 936 938 940 942 944 946 948 950 952 954 956 958 960 962 964 966 9"
"68 970 972 974 976 978 980 982 984 986 988 990 992 994 996 998 1000 1002 1004"
" 1006 1008 1010 1012 1014 1016 1018 1020 1022 1 3 5 7 9 11 13 15 17 19 21 23 "
"25 27 29 31 33 35 37 39 41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 73 75"
" 77 79 81 83 85 87 89 91 93 95 97 99 101 103 105 107 109 111 113 115 117 119 "
"121 123 125 127 129 131 133 135 137 139 141 143 145 147 149 151 153 155 157 1"
"59 161 163 165 167 169 171 173 175 177 179 181 183 185 187 189 191 193 195 19"
"7 199 201 203 205 207 209 211 213 215 217 219 221 223 225 227 229 231 233 235"
" 237 239 241 243 245 247 249 251 253 255 257 259 261 263 265 267 269 271 273 "
"275 277 279 281 283 285 287 289 291 293 295 297 299 301 303 305 307 309 311 3"
"13 315 317 319 321 323 325 327 329 331 333 335 337 339 341 343 345 347 349 35"
"1 353 355 357 359 361 363 365 367 369 371 373 375 377 379 381 383 385 387 389"
" 391 393 395 397 399 401 403 405 407 409 411 413 415 417 419 421 423 425 427 "
"429 431 433 435 437 439 441 443 445 447 449 451 453 455 457 459 461 463 465 4"
"67 469 471 473 475 477 479 481 483 485 487 489 491 493 495 497 499 501 503 50"
"5 507 509 511 513 515 517 519 521 523 525 527 529 531 533 535 537 539 541 543"
" 545 547 549 551 553 555 557 559 561 563 565 567 569 571 573 575 577 579 581 "
"583 585 587 589 591 593 595 597 599 601 603 605 607 609 611 613 615 617 619 6"
"21 623 625 627 629 631 633 635 637 639 641 643 645 647 649 651 653 655 657 65"
"9 661 663 665 667 669 671 673 675 677 679 681 683 685 687 689 691 693 695 697"
" 699 701 703 705 707 709 711 713 715 717 719 721 723 725 727 729 731 733 735 "
"737 739 741 743 745 747 749 751 753 755 757 759 761 763 765 767 769 771 773 7"
"75 777 779 781 783 785 787 789 791 793 795 797 799 801 803 805 807 809 811 81"
"3 815 817 819 821 823 825 827 829 831 833 835 837 839 841 843 845 847 849 851"
" 853 855 857 859 861 863 865 867 869 871 873 875 877 879 881 883 885 887 889 "
"891 893 895 897 899 901 903 905 907 909 911 913 915 917 919 921 923 925 927 9"
"29 931 933 935 937 939 941 943 945 947 949 951 953 955 957 959 961 963 965 96"
"7 969 971 973 975 977 979 981 983 985 987 989 991 993 995 997 999 1001 1003 1"
"005 1007 1009 1011 1013 1015 1017 1019 1021 1023]"
		  arith_type		  "Unsigned"
		  n_bits		  "10"
		  bin_pt		  "0"
		  latency		  "1"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  distributed_mem	  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "post_sync_delay"
		  Ports			  [1, 1]
		  Position		  [135, 159, 155, 201]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "6"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "pre_sync_delay"
		  Ports			  [1, 1]
		  Position		  [55, 159, 75, 201]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay_en"
		  Ports			  [2, 1]
		  Position		  [85, 159, 125, 201]
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  SourceBlock		  "casper_library/Delays/sync_delay_en"
		  SourceType		  "sync_delay_en"
		  ShowPortLabels	  on
		  DelayLen		  "1024"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [165, 173, 195, 187]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid"
		  Position		  [705, 13, 735, 27]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout0"
		  Position		  [705, 83, 735, 97]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout1"
		  Position		  [705, 163, 735, 177]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "delay_sel"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "pre_sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_delay_en"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay_en"
		  SrcPort		  1
		  DstBlock		  "post_sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "post_sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_we"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "dbl_buffer0"
		    DstPort		    5
		  }
		  Branch {
		    DstBlock		    "dbl_buffer1"
		    DstPort		    5
		  }
		}
		Line {
		  SrcBlock		  "delay_valid"
		  SrcPort		  1
		  DstBlock		  "valid"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_d0"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "dbl_buffer0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "dbl_buffer1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "map1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "dbl_buffer0"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "dbl_buffer1"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "delay_sel"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "dbl_buffer0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "dbl_buffer1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "din0"
		  SrcPort		  1
		  DstBlock		  "delay_din0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_din0"
		  SrcPort		  1
		  DstBlock		  "dbl_buffer0"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "dbl_buffer0"
		  SrcPort		  1
		  DstBlock		  "dout0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "delay_din1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_din1"
		  SrcPort		  1
		  DstBlock		  "dbl_buffer1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "dbl_buffer1"
		  SrcPort		  1
		  DstBlock		  "dout1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "square_transposer"
	      Ports		      [3, 3]
	      Position		      [85, 30, 170, 120]
	      AttributesFormatString  "n_inputs=1"
	      AncestorBlock	      "casper_library/Reorder/square_transpose"
"r"
	      UserDataPersistent      on
	      UserData		      "DataTag68"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "square_transposer"
	      MaskPromptString	      "Number of inputs (2^?):"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "n_inputs=@1;"
	      MaskInitialization      "square_transposer_init(gcb,...\n    'n_"
"inputs', n_inputs);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1"
	      System {
		Name			"square_transposer"
		Location		[11, 180, 1007, 828]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 13, 45, 27]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [15, 173, 45, 187]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "In2"
		  Position		  [15, 253, 45, 267]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delayb1"
		  Ports			  [1, 1]
		  Position		  [270, 175, 300, 205]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delayb2"
		  Ports			  [1, 1]
		  Position		  [270, 255, 300, 285]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delayf1"
		  Ports			  [1, 1]
		  Position		  [60, 175, 90, 205]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delayf2"
		  Ports			  [1, 1]
		  Position		  [60, 255, 90, 285]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "barrel_switcher"
		  Ports			  [4, 3]
		  Position		  [120, 154, 240, 306]
		  AttributesFormatString  "n_inputs=1"
		  AncestorBlock		  "casper_library/Reorder/barrel_switc"
"her"
		  UserDataPersistent	  on
		  UserData		  "DataTag69"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "barrel_switcher"
		  MaskPromptString	  "Number of Inputs: (2^?)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "n_inputs=@1;"
		  MaskInitialization	  "barrel_switcher_init(gcb,...\n    '"
"n_inputs', n_inputs);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "1"
		  System {
		    Name		    "barrel_switcher"
		    Location		    [403, 74, 946, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sel"
		    Position		    [15, 23, 45, 37]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync_in"
		    Position		    [15, 333, 45, 347]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [15, 173, 45, 187]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [15, 253, 45, 267]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay_sync"
		    Ports		    [1, 1]
		    Position		    [55, 333, 85, 347]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux11"
		    Ports		    [3, 1]
		    Position		    [165, 147, 190, 213]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux21"
		    Ports		    [3, 1]
		    Position		    [165, 227, 190, 293]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [85, 91, 130, 119]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [95, 333, 125, 347]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [315, 173, 345, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [315, 253, 345, 267]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync_in"
		    SrcPort		    1
		    DstBlock		    "Delay_sync"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay_sync"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sel"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux11"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux21"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux11"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux21"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux11"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux21"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux11"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux21"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "counter"
		  Ports			  [1, 1]
		  Position		  [95, 87, 125, 123]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "n_inputs"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Down"
		  explicit_period	  off
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay0"
		  Ports			  [1, 1]
		  Position		  [270, 15, 300, 45]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [315, 13, 345, 27]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [315, 173, 345, 187]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out2"
		  Position		  [315, 253, 345, 267]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "counter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "barrel_switcher"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "counter"
		  SrcPort		  1
		  DstBlock		  "barrel_switcher"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "barrel_switcher"
		  SrcPort		  1
		  DstBlock		  "delay0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay0"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Delayf1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delayf1"
		  SrcPort		  1
		  DstBlock		  "barrel_switcher"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "barrel_switcher"
		  SrcPort		  2
		  DstBlock		  "Delayb1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delayb1"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In2"
		  SrcPort		  1
		  DstBlock		  "Delayf2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delayf2"
		  SrcPort		  1
		  DstBlock		  "barrel_switcher"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "barrel_switcher"
		  SrcPort		  3
		  DstBlock		  "Delayb2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delayb2"
		  SrcPort		  1
		  DstBlock		  "Out2"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [500, 38, 530, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [500, 93, 530, 107]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2"
	      Position		      [500, 148, 530, 162]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "square_transposer"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "square_transposer"
	      SrcPort		      1
	      DstBlock		      "reorder"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reorder"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "const"
	      SrcPort		      1
	      DstBlock		      "reorder"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "square_transposer"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "square_transposer"
	      SrcPort		      2
	      DstBlock		      "reorder"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "reorder"
	      SrcPort		      3
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      DstBlock		      "square_transposer"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "square_transposer"
	      SrcPort		      3
	      DstBlock		      "reorder"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "reorder"
	      SrcPort		      4
	      DstBlock		      "Out2"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice"
	  Ports			  [1, 1]
	  Position		  [100, 17, 130, 33]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "2"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "10"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [700, 17, 730, 33]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out0"
	  Position		  [700, 102, 730, 118]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out1"
	  Position		  [700, 202, 730, 218]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "in0"
	  SrcPort		  1
	  DstBlock		  "fft_biplex_real_4x0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in1"
	  SrcPort		  1
	  DstBlock		  "fft_biplex_real_4x0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "in2"
	  SrcPort		  1
	  DstBlock		  "fft_biplex_real_4x0"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "in3"
	  SrcPort		  1
	  DstBlock		  "fft_biplex_real_4x0"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "shift"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "fft_biplex_real_4x0"
	    DstPort		    6
	  }
	  Branch {
	    DstBlock		    "slice"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "fft_biplex_real_4x0"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "slice"
	  SrcPort		  1
	  DstBlock		  "fft_direct"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fft_biplex_real_4x0"
	  SrcPort		  6
	  DstBlock		  "fft_direct"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft_biplex_real_4x0"
	  SrcPort		  1
	  DstBlock		  "fft_direct"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "fft_biplex_real_4x0"
	  SrcPort		  2
	  DstBlock		  "fft_direct"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "fft_biplex_real_4x0"
	  SrcPort		  3
	  DstBlock		  "fft_direct"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "fft_biplex_real_4x0"
	  SrcPort		  4
	  DstBlock		  "fft_direct"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "fft_direct"
	  SrcPort		  1
	  DstBlock		  "fft_unscrambler"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft_unscrambler"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft_direct"
	  SrcPort		  2
	  DstBlock		  "fft_unscrambler"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fft_unscrambler"
	  SrcPort		  2
	  DstBlock		  "out0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft_direct"
	  SrcPort		  3
	  DstBlock		  "fft_unscrambler"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "fft_unscrambler"
	  SrcPort		  3
	  DstBlock		  "out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "freeze_cntr"
      Ports		      [2, 3]
      Position		      [2895, 117, 2935, 153]
      SourceBlock	      "casper_library/Misc/freeze_cntr"
      SourceType	      "freeze_cntr"
      ShowPortLabels	      on
      CounterBits	      "10"
    }
    Block {
      BlockType		      Reference
      Name		      "freeze_cntr1"
      Ports		      [2, 3]
      Position		      [2895, 287, 2935, 323]
      SourceBlock	      "casper_library/Misc/freeze_cntr"
      SourceType	      "freeze_cntr"
      ShowPortLabels	      on
      CounterBits	      "10"
    }
    Block {
      BlockType		      Reference
      Name		      "freeze_cntr2"
      Ports		      [2, 3]
      Position		      [2895, 457, 2935, 493]
      SourceBlock	      "casper_library/Misc/freeze_cntr"
      SourceType	      "freeze_cntr"
      ShowPortLabels	      on
      CounterBits	      "10"
    }
    Block {
      BlockType		      Reference
      Name		      "freeze_cntr3"
      Ports		      [2, 3]
      Position		      [2895, 627, 2935, 663]
      SourceBlock	      "casper_library/Misc/freeze_cntr"
      SourceType	      "freeze_cntr"
      ShowPortLabels	      on
      CounterBits	      "10"
    }
    Block {
      BlockType		      Reference
      Name		      "freeze_cntr4"
      Ports		      [2, 3]
      Position		      [880, 872, 920, 908]
      SourceBlock	      "casper_library/Misc/freeze_cntr"
      SourceType	      "freeze_cntr"
      ShowPortLabels	      on
      CounterBits	      "9"
    }
    Block {
      BlockType		      Reference
      Name		      "gpio"
      Tag		      "xps:gpio"
      Ports		      [1, 1]
      Position		      [140, 405, 240, 435]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/gpio"
      SourceType	      "gpio"
      ShowPortLabels	      on
      io_group		      "iBOB:sma"
      io_dir		      "in"
      arith_type	      "Boolean"
      bitwidth		      "1"
      bin_pt		      "0"
      bit_index		      "0"
      sample_period	      "1"
      use_single_ended	      off
      use_ddr		      off
      reg_iob		      on
      reg_clk_phase	      "0"
      termination	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "gpio1"
      Tag		      "xps:gpio"
      Ports		      [1, 1]
      Position		      [3290, 130, 3390, 160]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/gpio"
      SourceType	      "gpio"
      ShowPortLabels	      on
      io_group		      "iBOB:sma"
      io_dir		      "out"
      arith_type	      "Boolean"
      bitwidth		      "1"
      bin_pt		      "0"
      bit_index		      "1"
      sample_period	      "1"
      use_single_ended	      off
      use_ddr		      off
      reg_iob		      on
      reg_clk_phase	      "0"
      termination	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "ibob_lwip"
      Ports		      []
      Position		      [109, 94, 156, 137]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/ibob_lwip"
      SourceType	      "ibobethlite"
      ShowPortLabels	      on
    }
    Block {
      BlockType		      SubSystem
      Name		      "pfb_fir_real"
      Ports		      [5, 5]
      Position		      [785, 403, 875, 557]
      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
      AttributesFormatString  "taps=4, add_latency=4"
      AncestorBlock	      "casper_library/PFBs/pfb_fir_real"
      UserDataPersistent      on
      UserData		      "DataTag70"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "pfb_fir_real"
      MaskPromptString	      "Size of PFB: (2^? pnts)|Total Number of Taps:|W"
"indowing Function: |Number of Simultaneous Inputs: (2^?)|Make Biplex|Input Bi"
"twidth:|Output Bitwidth:|Coefficient Bitwidth:|Use Distributed Memory for Coe"
"ffs|Add Latency|Mult Latency|BRAM Latency|Quantization Behavior|Bin Width Sca"
"ling (normal=1)"
      MaskStyleString	      "edit,edit,popup(bartlett|barthannwin|blackman|b"
"lackmanharris|bohamwin|chebwin|flattopwin|gausswin|hamming|hann|kaiser|nuttal"
"lwin|parzenwin|rectwin|tukeywin|triang),edit,edit,edit,edit,edit,edit,edit,ed"
"it,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Valu"
"es)),edit"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "|||||||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,,,,,,,"
      MaskVariables	      "PFBSize=@1;TotalTaps=@2;WindowType=&3;n_inputs="
"@4;MakeBiplex=@5;BitWidthIn=@6;BitWidthOut=@7;CoeffBitWidth=@8;CoeffDistMem=@"
"9;add_latency=@10;mult_latency=@11;bram_latency=@12;quantization=&13;fwidth=@"
"14;"
      MaskInitialization      "pfb_fir_real_init(gcb,...\n    'PFBSize', PFBSi"
"ze,...\n    'TotalTaps', TotalTaps,...\n    'WindowType', WindowType,...\n   "
" 'n_inputs', n_inputs,...\n    'MakeBiplex', MakeBiplex,...\n    'BitWidthIn'"
", BitWidthIn,...\n    'BitWidthOut', BitWidthOut,...\n    'CoeffBitWidth', Co"
"effBitWidth,...\n    'CoeffDistMem', CoeffDistMem,...\n    'add_latency', add"
"_latency,...\n    'mult_latency', mult_latency,...\n    'bram_latency', bram_"
"latency,...\n    'quantization', quantization,...\n    'fwidth', fwidth);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "12|4|hamming|2|0|8|18|8|0|4|6|4|Truncate|1"
      MaskTabNameString	      ",,,,,,,,,,,,,"
      System {
	Name			"pfb_fir_real"
	Location		[241, 141, 972, 595]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [15, 52, 45, 68]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pol1_in1"
	  Position		  [15, 102, 45, 118]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pol1_in2"
	  Position		  [15, 152, 45, 168]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pol1_in3"
	  Position		  [15, 202, 45, 218]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "pol1_in4"
	  Position		  [15, 252, 45, 268]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pol1_in1_first_tap"
	  Ports			  [2, 4]
	  Position		  [150, 52, 250, 83]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "input=0, taps=4"
	  AncestorBlock		  "casper_library/PFBs/first_tap_real"
	  UserDataPersistent	  on
	  UserData		  "DataTag71"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "first_tap_real"
	  MaskPromptString	  "This is input number:|Size of PFB: (2^? pnt"
"s)|Bitwidth of Coefficients:|Total Number of Taps:|Input Bitwidth:|Implement "
"Coeff Gen in Distributed Memory:|Windowing Function:|Mult Latency|BRAM Latenc"
"y|Number of Simultaneous Inputs: (2^?)|Bit Width (normal=1)"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup(bartlet"
"t|barthannwin|blackman|blackmanharris|bohamwin|chebwin|flattopwin|gausswin|ha"
"mming|hann|kaiser|nuttallwin|parzenwin|rectwin|tukeywin|triang),edit,edit,edi"
"t,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,"
	  MaskVariables		  "nput=@1;PFBSize=@2;CoeffBitWidth=@3;TotalTa"
"ps=@4;BitWidthIn=@5;CoeffDistMem=@6;WindowType=&7;mult_latency=@8;bram_latenc"
"y=@9;n_inputs=@10;fwidth=@11;"
	  MaskInitialization	  "first_tap_real_init(gcb,...\n    'nput', np"
"ut,...\n    'PFBSize', PFBSize,...\n    'CoeffBitWidth', CoeffBitWidth,...\n "
"   'TotalTaps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'CoeffDi"
"stMem', CoeffDistMem,...\n    'WindowType', WindowType,...\n    'mult_latency"
"', mult_latency,...\n    'bram_latency', bram_latency,...\n    'n_inputs', n_"
"inputs,...\n    'fwidth', fwidth);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "0|12|8|4|8|0|hamming|6|4|2|1"
	  MaskTabNameString	  ",,,,,,,,,,"
	  System {
	    Name		    "pol1_in1_first_tap"
	    Location		    [351, 272, 885, 853]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [35, 33, 65, 47]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [35, 73, 65, 87]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [365, 172, 415, 223]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [290, 194, 330, 226]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "CoeffBitWidth - 1"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [440, 184, 480, 216]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [290, 134, 330, 166]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "BitWidthIn - 1"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [230, 196, 275, 224]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "CoeffBitWidth"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [235, 246, 280, 274]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "CoeffBitWidth * (TotalTaps - 1)"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "CoeffBitWidth"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay"
	      Ports		      [1, 1]
	      Position		      [350, 15, 395, 55]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"delay_bram"
		DialogParameters {
		  DelayLen		  "2^(PFBSize-n_inputs)"
		  bram_latency		  "bram_latency"
		}
		BlockName		"delay_bram/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      BlockChoice	      "delay_bram"
	      TemplateBlock	      "casper_library/Delays/delay"
	      MemberBlocks	      "delay_bram,delay_slr"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"delay"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_bram"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Delays/delay_bram"
		  SourceType		  "delay_bram"
		  ShowPortLabels	  on
		  DelayLen		  "2^(PFBSize-n_inputs)"
		  bram_latency		  "bram_latency"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "delay_bram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_bram"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pfb_coeff_gen"
	      Ports		      [2, 3]
	      Position		      [65, 75, 115, 125]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "PFBSize=12, n_inputs=2, taps=4"
	      AncestorBlock	      "casper_library/PFBs/pfb_coeff_gen"
	      UserDataPersistent      on
	      UserData		      "DataTag72"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "pfb_coeff_gen"
	      MaskPromptString	      "Size of PFB: (2^? pnts)|Bitwidth of Coe"
"fficients:|Total Number of Taps:|Implement Coeff Gen in Distributed Memory|Wi"
"ndowing Function: |BRAM Latency|Number of Simultaneous Inputs: (2^?)|This is "
"input number:|Bin Width (normal=1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,edit"
",edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,"
	      MaskVariables	      "PFBSize=@1;CoeffBitWidth=@2;TotalTaps=@"
"3;CoeffDistMem=@4;WindowType=&5;bram_latency=@6;n_inputs=@7;nput=@8;fwidth=@9"
";"
	      MaskInitialization      "pfb_coeff_gen_init(gcb, ...\n    'PFBSi"
"ze', PFBSize, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'TotalTaps', "
"TotalTaps, ...\n    'CoeffDistMem', CoeffDistMem, ...\n    'WindowType', Wind"
"owType, ...\n    'bram_latency', bram_latency, ...\n    'n_inputs', n_inputs,"
" ...\n    'nput', nput, ...\n    'fwidth', fwidth);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "12|8|4|0|hamming|4|2|0|1"
	      MaskTabNameString	      ",,,,,,,,"
	      System {
		Name			"pfb_coeff_gen"
		Location		[410, 101, 923, 771]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [235, 28, 265, 42]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 93, 45, 107]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [4, 1]
		  Position		  [310, 99, 365, 646]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "4"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [65, 75, 115, 125]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "10"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  on
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [65, 17, 110, 63]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "bram_latency+1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [290, 17, 335, 63]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "5"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM1"
		  Ports			  [1, 1]
		  Position		  [150, 74, 200, 126]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "1024"
		  initVector		  "[-3.1185374660155e-018 -3.908178592"
"03733e-005 -7.82029942377348e-005 -0.000117364902610826 -0.000156568791093434"
" -0.000195815942087653 -0.000235107640297013 -0.000274445172679356 -0.0003138"
"2982839976 -0.000353262898783155 -0.000392745677266923 -0.000432279459353376 "
"-0.000471865542561998 -0.000511505226381663 -0.000551199812222732 -0.00059095"
"0603368917 -0.000630758904929125 -0.000670626023789185 -0.000710553268563328 "
"-0.00075054194954573 -0.000790593378661751 -0.000830708869419183 -0.000870889"
"736859361 -0.00091113729750808 -0.000951452869326473 -0.00099183777166179 -0."
"00103229332519796 -0.00107282085190612 -0.00111342167499508 -0.00115409711886"
"151 -0.00119484850904021 -0.00123567717215412 -0.00127658443586429 -0.0013175"
"7162881981 -0.00135864008060744 -0.00139979112170133 -0.00144102608341258 -0."
"0014823462978386 -0.00152375309781249 -0.00156524781685233 -0.001606831789110"
"18 -0.00164850634932128 -0.00169027283275283 -0.00173213257515293 -0.00177408"
"691269934 -0.00181613718194805 -0.00185828471978188 -0.00190053086335898 -0.0"
"0194287695006116 -0.00198532431744216 -0.00202787430317591 -0.002070528245004"
"55 -0.00211328748068654 -0.00215615334794452 -0.00219912718441318 -0.00224221"
"032758705 -0.00228540411476815 -0.00232870988301357 -0.00237212896908308 -0.0"
"0241566270938644 -0.00245931243993086 -0.00250307949626824 -0.002546965213442"
"37 -0.00259097092593612 -0.0026350979676184 -0.00267934767169121 -0.002723721"
"37063657 -0.00276822039616328 -0.00281284607915377 -0.00285759974961077 -0.00"
"290248273660395 -0.00294749636821646 -0.0029926419714915 -0.00303792087237869"
" -0.00308333439568051 -0.00312888386499854 -0.00317457060267975 -0.0032203959"
"2976276 -0.00326636116592387 -0.00331246762942315 -0.00335871663705057 -0.003"
"40510950407184 -0.00345164754417438 -0.00349833206941318 -0.00354516439015661"
" -0.00359214581503217 -0.00363927765087218 -0.00368656120265948 -0.0037339977"
"7347301 -0.00378158866443341 -0.00382933517464849 -0.00387723860115878 -0.003"
"92530023888291 -0.003973521380563 -0.00402190331671011 -0.0040704473355494 -0"
".00411915472296558 -0.004168026762448 -0.00421706473503593 -0.004266269919263"
"79 -0.00431564359110616 -0.00436518702392296 -0.00441490148840456 -0.00446478"
"825251676 -0.00451484858144581 -0.0045650837375435 -0.00461549498027197 -0.00"
"466608356614881 -0.00471685074869185 -0.00476779777836413 -0.0048189259025187"
"5 -0.00487023636534373 -0.0049217304078068 -0.00497340926760033 -0.0050252741"
"79086 -0.00507732637323965 -0.00512956707759609 -0.00518199751619374 -0.00523"
"461890951954 -0.00528743247445352 -0.00534043942421364 -0.00539364096830049 -"
"0.00544703831244197 -0.00550063265853799 -0.00555442520460526 -0.005608417144"
"72187 -0.00566260966897206 -0.00571700396339093 -0.00577160120990909 -0.00582"
"640258629735 -0.00588140926611151 -0.00593662241863694 -0.00599204320883343 -"
"0.00604767279727977 -0.00610351234011856 -0.00615956298900096 -0.006215825891"
"03136 -0.00627230218871218 -0.00632899301988868 -0.00638589951769364 -0.00644"
"302281049225 -0.00650036402182689 -0.00655792427036195 -0.00661570466982872 -"
"0.00667370632897022 -0.00673193035148608 -0.00679037783597755 -0.006849049875"
"89229 -0.00690794755946946 -0.00696707196968468 -0.00702642418419498 -0.00708"
"600527528392 -0.00714581630980666 -0.00720585834913499 -0.00726613244910261 -"
"0.00732663965995014 -0.00738738102627043 -0.00744835758695382 -0.007509570375"
"13333 -0.00757102041813002 -0.00763270873739842 -0.00769463634847182 -0.00775"
"680426090774 -0.00781921347823351 -0.00788186499789164 -0.00794475981118556 -"
"0.00800789890322511 -0.00807128325287227 -0.00813491383268693 -0.008198791608"
"87258 -0.00826291754122212 -0.00832729258306389 -0.0083919176812074 -0.008456"
"79377588946 -0.00852192180072018 -0.00858730268262907 -0.00865293734181122 -0"
".00871882669167352 -0.00878497163878088 -0.00885137308280274 -0.0089180319164"
"5931 -0.00898494902546814 -0.00905212528849068 -0.00911956157707884 -0.009187"
"2587556217 -0.00925521768129231 -0.00932343920399441 -0.00939192416630946 -0."
"00946067340344352 -0.00952968774317432 -0.00959896800579844 -0.00966851500407"
"846 -0.00973832954319022 -0.00980841242067031 -0.00987876442636337 -0.0099493"
"863423697 -0.0100202789429929 -0.0100914429946875 -0.0101628792560067 -0.0102"
"345884775505 -0.0103065714019134 -0.0103788287636326 -0.0104513612891359 -0.0"
"105241696966903 -0.0105972546963502 -0.0106706169899057 -0.0107442572708312 -"
"0.0108181762242342 -0.0108923745268037 -0.0109668528467594 -0.0110416118438 -"
"0.0111166521690532 -0.0111919744650238 -0.0112675793655436 -0.011343467495720"
"7 -0.0114196394718886 -0.011496095901556 -0.0115728373833564 -0.0116498645069"
"98 -0.0117271778532135 -0.0118047779937101 -0.0118826654911196 -0.01196084089"
"89486 -0.0120393047615291 -0.0121180576139686 -0.0121970999821011 -0.01227643"
"23824375 -0.0123560553221165 -0.0124359692988556 -0.0125161748009022 -0.01259"
"66723069849 -0.0126774622862647 -0.0127585451982862 -0.0128399214929299 -0.01"
"29215916103634 -0.013003555980993 -0.0130858150254166 -0.013168369154375 -0.0"
"132512187687043 -0.0133343642592888 -0.0134178060070128 -0.0135015443827138 -"
"0.0135855797471353 -0.0136699124508792 -0.0137545428343595 -0.013839471227755"
"6 -0.0139246979509649 -0.0140102233135571 -0.0140960476147277 -0.014182171143"
"2516 -0.0142685941774372 -0.0143553169850806 -0.0144423398234198 -0.014529662"
"939089 -0.0146172865680736 -0.0147052109356643 -0.0147934362564127 -0.0148819"
"627340857 -0.0149707905616212 -0.0150599199210832 -0.0151493509836174 -0.0152"
"390839094068 -0.0153291188476279 -0.0154194559364063 -0.0155100953027731 -0.0"
"156010370626212 -0.0156922813206618 -0.0157838281703811 -0.0158756776939973 -"
"0.0159678299624173 -0.0160602850351944 -0.016153042960485 -0.0162461037750069"
" -0.0163394675039964 -0.0164331341611665 -0.0165271037486651 -0.0166213762570"
"329 -0.016715951665162 -0.0168108299402548 -0.0169060110377824 -0.01700149490"
"14436 -0.0170972814631244 -0.0171933706428572 -0.0172897623487801 -0.01738645"
"6477097 -0.0174834529120373 -0.017580751525816 -0.0176783521785943 -0.0177762"
"547184394 -0.0178744589812861 -0.0179729647908969 -0.0180717719588235 -0.0181"
"708802843681 -0.0182702895545444 -0.0183699995440398 -0.0184700100151771 -0.0"
"185703207178764 -0.0186709313896176 -0.0187718417554025 -0.0188730515277181 -"
"0.0189745604064988 -0.01907636807909 -0.019178474220211 -0.0192808784919188 -"
"0.0193835805435718 -0.0194865800117934 -0.0195898765204365 -0.019693469680547"
"4 -0.0197973590903311 -0.0199015443351151 -0.0200060249873152 -0.020110800606"
"4004 -0.020215870738858 -0.0203212349181597 -0.0204268926647275 -0.0205328434"
"858993 -0.0206390868758953 -0.0207456223157851 -0.0208524492734536 -0.0209595"
"672035685 -0.0210669755475476 -0.0211746737335255 -0.021282661176322 -0.02139"
"09372774097 -0.0214995014248818 -0.021608352993421 -0.0217174913442677 -0.021"
"8269158251885 -0.0219366257704461 -0.0220466205007676 -0.0221568993233145 -0."
"0222674615316524 -0.0223783064057209 -0.0224894332118038 -0.0226008412024993 "
"-0.0227125296166912 -0.0228244976795194 -0.0229367446023511 -0.02304926958275"
"24 -0.0231620718044597 -0.0232751504373518 -0.0233885046374218 -0.02350213354"
"67497 -0.023616036293475 -0.0237302119917693 -0.0238446597418097 -0.023959378"
"6297521 -0.0240743677277049 -0.0241896260937025 -0.0243051527716798 -0.024420"
"9467914465 -0.0245370071686617 -0.0246533329048087 -0.02476992298717 -0.02488"
"67763888032 -0.0250038920685161 -0.0251212689708429 -0.0252389060260202 -0.02"
"53568021499637 -0.0254749562442446 -0.0255933671960664 -0.0257120338782427 -0"
".0258309551491741 -0.0259501298528262 -0.0260695568187074 -0.0261892348618474"
" -0.0263091627827757 -0.0264293393675001 -0.0265497633874861 -0.0266704335996"
"359 -0.0267913487462685 -0.026912507555099 -0.0270339087392191 -0.02715555099"
"70772 -0.0272774330124597 -0.0273995534544709 -0.0275219109775154 -0.02764450"
"42212788 -0.0277673318107097 -0.0278903923560019 -0.0280136844525764 -0.02813"
"72066810645 -0.02826095760729 -0.0283849357822531 -0.0285091397421133 -0.0286"
"335680081733 -0.028758219086863 -0.0288830914697238 -0.0290081836333932 -0.02"
"91334940395896 -0.0292590211350972 -0.029384763351752 -0.0295107191064268 -0."
"0296368868010176 -0.02976326482243 -0.0298898515425653 -0.0300166453183076 -0"
".0301436444915112 -0.0302708473889873 -0.0303982523224926 -0.0305258575887165"
" -0.03065366146927 -0.0307816622306738 -0.0309098581243477 -0.031038247386599"
"2 -0.0311668282386134 -0.0312955988864425 -0.0314245575209959 -0.031553702318"
"0308 -0.0316830314381423 -0.0318125430267549 -0.0319422352141135 -0.032072106"
"1152746 -0.0322021538300989 -0.0323323764432426 -0.0324627720241504 -0.032593"
"3386270479 -0.0327240742909348 -0.0328549770395782 -0.0329860448815061 -0.033"
"1172758100015 -0.0332486678030965 -0.0333802188235669 -0.033511926818927 -0.0"
"336437897214249 -0.0337758054480377 -0.0339079719004672 -0.0340402869651363 -"
"0.0341727485131851 -0.0343053544004677 -0.034438102467549 -0.0345709905397022"
" -0.0347040164269061 -0.0348371779238434 -0.0349704728098984 -0.0351038988491"
"561 -0.0352374537904004 -0.0353711353671138 -0.0355049412974764 -0.0356388692"
"84366 -0.0357729170153578 -0.0359070821627252 -0.0360413623834401 -0.03617575"
"53191742 -0.0363102585963001 -0.0364448698258931 -0.0365795866037329 -0.03671"
"44065103063 -0.0368493271108091 -0.0369843459551497 -0.0371194605779518 -0.03"
"72546684985581 -0.0373899672210342 -0.0375253542341725 -0.037660827011497 -0."
"0377963830112678 -0.0379320196764863 -0.0380677344349006 -0.0382035246990115 "
"-0.0383393878660779 -0.0384753213181239 -0.038611322421945 -0.038747388529115"
"4 -0.0388835169759952 -0.0390197050837378 -0.0391559501582984 -0.039292249490"
"442 -0.0394286003557518 -0.0395650000146386 -0.0397014457123497 -0.0398379346"
"789784 -0.0399744641294743 -0.0401110312636533 -0.0402476332662078 -0.0403842"
"673067183 -0.0405209305396638 -0.040657620104434 -0.0407943331253403 -0.04093"
"10667116291 -0.041067817957493 -0.0412045839420847 -0.0413413617295293 -0.041"
"4781483689383 -0.041614940894423 -0.0417517363251089 -0.0418885316651498 -0.0"
"42025323903743 -0.0421621100151438 -0.0422988869586812 -0.0424356516787737 -0"
".0425724011049453 -0.0427091321518417 -0.042845841719247 -0.0429825266921011 "
"-0.0431191839405164 -0.0432558103197963 -0.0433924026704523 -0.04352895781822"
"3 -0.0436654725740924 -0.0438019437343092 -0.0439383680804055 -0.044074742379"
"2172 -0.0442110633829033 -0.0443473278289667 -0.0444835324402743 -0.044619673"
"9250783 -0.0447557489770374 -0.0448917542752382 -0.0450276864842176 -0.045163"
"5422539841 -0.0452993182200416 -0.0454350110034112 -0.045570617210655 -0.0457"
"061334338996 -0.0458415562508599 -0.045976882224863 -0.0461121079048735 -0.04"
"62472298255176 -0.0463822445071084 -0.0465171484556718 -0.0466519381629721 -0"
".046786610106538 -0.0469211607496893 -0.0470555865415637 -0.0471898839171438 "
"-0.0473240492972847 -0.0474580790887418 -0.0475919696841987 -0.04772571746229"
"59 -0.0478593187876595 -0.04799277001093 -0.0481260674687925 -0.0482592074840"
"053 -0.048392186365431 -0.0485250004080664 -0.0486576458930732 -0.04879011908"
"78093 -0.0489224162458599 -0.0490545336070693 -0.049186467397573 -0.049318213"
"8298299 -0.0494497691026552 -0.049581129401253 -0.0497122908972499 -0.0498432"
"497487288 -0.0499740021002622 -0.0501045440829474 -0.0502348718144403 -0.0503"
"649813989907 -0.0504948689274776 -0.0506245304774447 -0.0507539621131361 -0.0"
"508831598855329 -0.0510121198323894 -0.0511408379782701 -0.0512693103345868 -"
"0.0513975328996364 -0.0515255016586383 -0.0516532125837728 -0.051780661634219"
"4 -0.0519078447561958 -0.0520347578829967 -0.0521613969350337 -0.052287757819"
"8744 -0.052413836432283 -0.0525396286542603 -0.0526651303550846 -0.0527903373"
"913528 -0.0529152456070214 -0.0530398508334483 -0.053164148889435 -0.05328813"
"55812685 -0.0534118067027639 -0.0535351580353078 -0.0536581853479008 -0.05378"
"08843972016 -0.0539032509275707 -0.0540252806711142 -0.054146969347729 -0.054"
"2683126651469 -0.0543893063189799 -0.0545099459927659 -0.0546302273580139 -0."
"0547501460742507 -0.0548696977890665 -0.0549888781381621 -0.0551076827453958 "
"-0.0552261072228303 -0.0553441471707807 -0.0554617981778621 -0.05557905582103"
"8 -0.0556959156656689 -0.0558123732655606 -0.0559284241630138 -0.056044063888"
"8734 -0.0561592879625782 -0.056274091892211 -0.0563884711745486 -0.0565024212"
"95113 -0.0566159377282219 -0.0567290159370402 -0.0568416513736313 -0.05695383"
"94790092 -0.0570655756831906 -0.0571768554052471 -0.0572876740533584 -0.05739"
"80270248649 -0.0575079097063212 -0.0576173174735501 -0.0577262456916958 -0.05"
"78346897152789 -0.0579426448882506 -0.0580501065440473 -0.0581570700056462 -0"
".0582635305856203 -0.0583694835861946 -0.0584749242993015 -0.0585798480066375"
" -0.0586842499797198 -0.0587881254799431 -0.0588914697586366 -0.0589942780571"
"218 -0.05909654560677 -0.0591982676290604 -0.0592994393356385 -0.059400055928"
"3746 -0.0595001125994228 -0.0595996045312803 -0.0596985268968466 -0.059796874"
"8594833 -0.0598946435730744 -0.0599918281820864 -0.0600884238216288 -0.060184"
"4256175155 -0.0602798286863253 -0.0603746281354637 -0.0604688190632247 -0.060"
"5623965588527 -0.0606553557026047 -0.0607476915658129 -0.0608393992109477 -0."
"0609304736916806 -0.0610209100529476 -0.0611107033310131 -0.0611998485535334 "
"-0.0612883407396214 -0.0613761748999107 -0.0614633460366205 -0.06154984914362"
"07 -0.0616356792064969 -0.0617208312026162 -0.0618053001011929 -0.06188908086"
"33547 -0.061972168442209 -0.0620545577829093 -0.0621362438227225 -0.062217221"
"4910956 -0.0622974857097235 -0.0623770313926163 -0.0624558534461675 -0.062533"
"946769222 -0.0626113062531448 -0.0626879267818892 -0.0627638032320664 -0.0628"
"389304730141 -0.0629133033668664 -0.0629869167686233 -0.0630597655262207 -0.0"
"631318444806009 -0.0632031484657824 -0.0632736723089315 -0.0633434108304324 -"
"0.0634123588439592 -0.0634805111565468 -0.063547862568663 -0.0636144078742801"
" -0.0636801418609473 -0.0637450593098634 -0.0638091549959488 -0.0638724236879"
"193 -0.0639348601483584 -0.0639964591337915 -0.064057215394759 -0.06411712367"
"58903 -0.0641761787159782 -0.0642343752480528 -0.0642917079994565 -0.06434817"
"16919187 -0.0644037610416305 -0.0644584707593206 -0.0645122955503306 -0.06456"
"52301146901 -0.064617269147194 -0.0646684073374773 -0.0647186393700923 -0.064"
"7679599245854 -0.0648163636755733 -0.0648638452928207 -0.0649103994413173 -0."
"0649560207813553 -0.0650007039686076 -0.0650444436542051 -0.0650872344848155 "
"-0.0651290711027212 -0.0651699481458985 -0.0652098602480958 -0.06524880203891"
"31 -0.065286768143881 -0.0653237531845403 -0.0653597517785219 -0.065394758539"
"6261 -0.0654287680779031 -0.0654617749997334 -0.0654937739079079 -0.065524759"
"4017091 -0.0655547260769914 -0.0655836685262629 -0.0656115813387659 -0.065638"
"4591005594 -0.0656642963945999 -0.0656890878008237 -0.0657128278962289 -0.065"
"735511254958 -0.0657571324483798 -0.0657776860451726 -0.0657971666114067 -0.0"
"658155687106277 -0.0658328869039396 -0.0658491157500881 -0.0658642498055447 -"
"0.0658782836245898 -0.0658912117593972 -0.0659030287601181 -0.065913729174965"
"3 -0.0659233075502979 -0.065931758430706 -0.0659390763590952 -0.0659452558767"
"723 -0.0659502915235299 -0.0659541778377321 -0.0659569093564001 -0.0659584806"
"152975 -0.065958886149017 -0.0659581204910656 -0.0659561781739514 -0.06595305"
"37292696 -0.0659487416877897 -0.0659432365795413 -0.0659365329339017 -0.06592"
"86252796828 -0.0659195081452182 -0.0659091760584503 -0.0658976235470183 -0.06"
"58848451383457 -0.065870835359728 -0.0658555887384205 -0.065839099801727 -0.0"
"658213630770876 -0.0658023730921671 -0.0657821243749438 -0.0657606114537981 -"
"0.0657378288576013 -0.0657137711158047 -0.0656884327585284 -0.065661808316651"
"3 -0.0656338923218996 -0.065604679306937 -0.0655741638054541 -0.0655423403522"
"583 -0.0655092034833637 -0.065474747736081 -0.0654389676491083 -0.06540185776"
"26205 -0.0653634126183607 -0.0653236267597302 -0.0652824947318792 -0.06524001"
"10817982 -0.065196170358408 -0.0651509671126516 -0.0651043958975852 -0.065056"
"4512684691 -0.0650071277828597 -0.0649564200007004 -0.0649043224844139 -0.064"
"8508297989935 -0.0647959365120949 -0.0647396371941287 -0.064681926418352 -0.0"
"646227987609605 -0.0645622488011813 -0.0645002711213648 -0.0644368603070776 -"
"0.0643720109471944 -0.0643057176339917 -0.0642379749632396 -0.064168777534295"
"2 -0.0640981199501954 -0.0640259968177503 -0.0639524027476356 -0.063877332354"
"4866 -0.0638007802569911 -0.063722741077983 -0.0636432094445355 -0.0635621799"
"880551 -0.063479647344375 -0.0633956061538486 -0.0633100510614441 -0.06322297"
"67168373 -0.0631343777745065 -0.063044248893826 -0.0629525847391605 -0.062859"
"379979959 -0.0627646292908493 -0.0626683273517322 -0.0625704688478758 -0.0624"
"710484700101 -0.0623700609144215 -0.0622675008830472 -0.06216336308357 -0.062"
"0576422295128 -0.0619503330403337 -0.0618414302415203 -0.0617309285646848 -0."
"0616188227476592 -0.0615051075345896 -0.0613897776760317 -0.0612728279290458 "
"-0.0611542530572915 -0.0610340478311235 -0.060912207027686 -0.060788725431008"
"7 -0.0606635978321013 -0.0605368190290494 -0.0604083838271096 -0.060278287038"
"8048 -0.0601465234840197 -0.0600130879900961 -0.0598779753919286 -0.059741180"
"5320597 -0.0596026982607758 -0.0594625234362023 -0.0593206509243996 -0.059177"
"075599458 -0.0590317923435942 -0.0588847960472461 -0.0587360816091689 -0.0585"
"856439365308 -0.0584334779450082 -0.058279578558882 -0.0581239407111328 -0.05"
"79665593435368 -0.0578074294067615 -0.0576465458604613 -0.0574839036733735 -0"
".0573194978234136 -0.0571533232977714 -0.0569853750930064 -0.0568156482151439"
" -0.0566441376797702 -0.0564708385121288 -0.0562957457472158 -0.0561188544298"
"756 -0.0559401596148966 -0.0557596563671073 -0.055577339761471 -0.05539320488"
"31823 -0.0552072468277625 -0.0550194607011548 -0.0548298416198205 -0.05463838"
"47108339 -0.0544450851119786 -0.0542499379718422 -0.0540529384499124 -0.05385"
"4081716672 -0.0536533629536949 -0.0534507773537407 -0.0532463201208506 -0.053"
"0399864704429 -0.0528317716294076 -0.0526216708362023 -0.0524096793409468 -0."
"052195792405519 -0.0519800053036494 -0.0517623133210163 -0.0515427117553412 -"
"0.0513211959164832 -0.0510977611265345 -0.0508724027199146 -0.050645116043466"
"1 -0.0504158964565485 -0.0501847393311333 -0.0499516400518988 -0.049716594016"
"3245 -0.0494795966347859 -0.0492406433306484 -0.0489997295403622 -0.048756850"
"7135567 -0.0485120023131343 -0.0482651798153651 -0.0480163787099806 -0.047765"
"5945002681 -0.0475128227031646 -0.0472580588493502 -0.0470012984833431 -0.046"
"7425371635919 -0.0464817704625705 -0.0462189939668708 -0.0459542032772968 -0."
"0456873940089577 -0.045418561791361 -0.0451477022685067 -0.044874811098979 -0"
".0445998839560406 -0.0443229165277248 -0.0440439045169293 -0.0437628436415078"
" -0.0434797296343634 -0.0431945582435411 -0.0429073252323202 -0.0426180263793"
"063 -0.0423266574785242 -0.0420332143395096 -0.041737692787401 -0.04144008866"
"3032 -0.0411403978230228 -0.0408386161398724 -0.0405347395020493 -0.040228763"
"8140837 -0.0399206849966585 -0.0396104989867008 -0.0392982017374724 -0.038983"
"7892186614 -0.0386672574164729 -0.0383486023337195 -0.0380278199899117 -0.037"
"7049064213491 -0.0373798576812102 -0.0370526698396423 -0.0367233389838522 -0."
"0363918612181957 -0.0360582326642677 -0.0357224494609914 -0.0353845077647079 "
"-0.0350444037492661 -0.0347021336061111 -0.0343576935443737 -0.03401107979095"
"92 -0.0336622885906363 -0.0333113162061256 -0.0329581589181877 -0.03260281302"
"57122 -0.0322452748458053 -0.0318855407138779 -0.0315236069837335 -0.03115947"
"00276559 -0.0307931262364965 -0.0304245720197616 -0.0300538038056999 -0.02968"
"08180413893 -0.0293056111928236 -0.0289281797449992 -0.0285485202020016 -0.02"
"81666290870921 -0.0277825029427931 -0.0273961383309747 -0.0270075318329403 -0"
".0266166800495122 -0.0262235796011168 -0.0258282271278701 -0.0254306192896628"
" -0.0250307527662446 -0.0246286242573094 -0.0242242304825797 -0.0238175681818"
"907 -0.0234086341152744 -0.0229974250630435 -0.0225839378258753 -0.0221681692"
"248949 -0.0217501161017585 -0.0213297753187367 -0.0209071437587974 -0.0204822"
"183256882 -0.0200549959440189 -0.0196254735593443 -0.0191936481382454 -0.0187"
"595166684119 -0.0183230761587237 -0.0178843236393322 -0.0174432561617413 -0.0"
"169998707988891 -0.0165541646452276 -0.0161061348168044 -0.0156557784513421 -"
"0.0152030927083188 -0.0147480747690482 -0.0142907218367587 -0.013831031136673"
"1 -0.0133689999160879 -0.0129046254444521 -0.0124379050134461 -0.011968835937"
"0599 -0.0114974155516715 -0.011023641216125 -0.0105475103118085 -0.0100690202"
"42731 -0.0095881684356007 -0.00910495233990113 -0.00861936942796847 -0.008131"
"41719506788 -0.00764109315947014 -0.0071483948625273 -0.00665331986874871 -0."
"00615586576587653 -0.00565603016496127 -0.00515381070043642 -0.00464920503019"
"35 -0.00414221083565674 -0.00363282582185701 -0.00312104771750606 -0.00260687"
"42750702 -0.00209030327084399 -0.00157133250502313 -0.00104995980177764 -0.00"
"0526183009324415]"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "4"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  distributed_mem	  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM2"
		  Ports			  [1, 1]
		  Position		  [150, 139, 200, 191]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "1024"
		  initVector		  "[2.10518471702391e-017 0.0005285913"
"29667851 0.00105959305888785 0.00159300724253355 0.00212883591107237 0.002667"
"08107049428 0.00320774470224115 0.00375082876313597 0.00429633518531311 0.004"
"84426587614807 0.00539462271818799 0.00594740756908197 0.0065026222615125 0.0"
"0706026860312642 0.00762034837646618 0.00818286333890216 0.00874781522256437 "
"0.00931520573427505 0.009885036555481 0.0104573093421871 0.0110320257248891 0"
".0116091873085076 0.0121887956723214 0.0127708523699021 0.0133553589290488 0."
"013942316851722 0.0145317276139797 0.015123592665912 0.0157179134315774 0.016"
"3146913089384 0.016913927669798 0.0175156238597365 0.0181197811980482 0.01872"
"64009776786 0.0193354844651624 0.0199470329005612 0.0205610474974011 0.021177"
"5294426126 0.0217964798964683 0.0224178999925225 0.0230417908375507 0.0236681"
"535114895 0.0242969890673768 0.0249282985312921 0.0255620829022974 0.02619834"
"31523784 0.0268370802263863 0.0274782950419788 0.0281219884895631 0.028768161"
"432238 0.029416814705737 0.0300679491183708 0.0307215654509716 0.031377664456"
"8366 0.0320362468616724 0.0326973133635389 0.033360864632795 0.03402690131204"
"34 0.0346954240160762 0.0353664333318208 0.0360399298182863 0.036715914006510"
"4 0.0373943863995053 0.0380753474722063 0.0387587976714189 0.0394447374157666"
" 0.0401331670956398 0.0408240870731443 0.0415174976820505 0.0422133992277424 "
"0.0429117919871683 0.0436126762087903 0.0443160521125352 0.0450219198897449 0"
".0457302797031285 0.0464411316867136 0.0471544759457977 0.0478703125569017 0."
"0485886415677217 0.049309462997083 0.0500327768348925 0.0507585830420937 0.05"
"14868815506202 0.0522176722633509 0.0529509550540641 0.0536867297673939 0.054"
"4249962187857 0.0551657541944515 0.0559090034513275 0.0566547437170307 0.0574"
"029746898158 0.0581536960385331 0.0589069074025866 0.0596626083918926 0.06042"
"07985868383 0.0611814775382407 0.0619446447673069 0.0627102997655937 0.063478"
"4419949678 0.0642490708875669 0.065022185845761 0.0657977862421134 0.06657587"
"1419343 0.0673564406902867 0.0681394933378623 0.068925028615031 0.06971304574"
"47615 0.070503543919994 0.0712965223036042 0.0720919800283679 0.0728899161969"
"27 0.0736903298817541 0.074493220125119 0.0752985859390548 0.0761064263053248"
" 0.0769167401753897 0.0777295264703751 0.0785447840810393 0.0793625118677423 "
"0.080182708660414 0.0810053732585234 0.0818305044310489 0.0826581009164475 0."
"0834881614226262 0.0843206846269117 0.0851556691760228 0.0859931136860413 0.0"
"868330167423848 0.0876753768997786 0.088520192682229 0.0893674625829969 0.090"
"2171850645708 0.091069358558642 0.0919239814660785 0.0927810521569007 0.09364"
"0568970256 0.0945025302143957 0.0953669341666506 0.0962337790734082 0.0971030"
"631500895 0.0979747845811271 0.0988489415199428 0.0997255320889262 0.10060455"
"4379414 0.101486006451668 0.102369886334857 0.103256192027036 0.1041449214951"
"24 0.105036072674892 0.105929643470936 0.106825631756666 0.107724035374284 0."
"108624852134769 0.109528079817859 0.110433716172034 0.111341758914505 0.11225"
"220573119 0.113165054276707 0.114080302174356 0.114997947016103 0.11591798636"
"257 0.11684041774302 0.117765238655343 0.118692446566047 0.119622038910243 0."
"120554013091632 0.121488366482501 0.122425096423704 0.123364200224658 0.12430"
"5675163328 0.125249518486225 0.126195727408388 0.127144299113384 0.1280952307"
"53296 0.129048519448714 0.130004162288731 0.130962156330938 0.13192249860141 "
"0.132885186094711 0.13385021577388 0.134817584570431 0.135787289384346 0.1367"
"59327084073 0.137733694506524 0.138710388457066 0.139689405709526 0.140670743"
"006182 0.141654397057769 0.142640364543469 0.143628642110919 0.14461922637620"
"3 0.145612113923859 0.146607301306874 0.14760478504669 0.1486045616332 0.1496"
"06627524756 0.150610979148169 0.151617612898708 0.152626525140111 0.153637712"
"204582 0.154651170392802 0.155666895973925 0.156684885185591 0.15770513423393"
"1 0.158727639293566 0.159752396507623 0.160779401987735 0.161808651814054 0.1"
"62840142035253 0.163873868668541 0.164909827699666 0.16594801508293 0.1669884"
"26741192 0.168031058565885 0.169075906417024 0.170122966123215 0.171172233481"
"672 0.172223704258223 0.173277374187327 0.174333238972086 0.175391294284258 0"
".17645153576427 0.177513959021237 0.178578559632969 0.179645333145996 0.18071"
"4275075574 0.18178538090571 0.182858646089174 0.183934066047517 0.18501163617"
"1088 0.186091351819055 0.18717320831942 0.188257200969042 0.189343325033653 0"
".190431575747879 0.191521948315263 0.192614437908283 0.193709039668374 0.1948"
"05748705951 0.19590456010043 0.197005468900252 0.198108470122907 0.1992135587"
"54953 0.200320729752049 0.20142997803897 0.202541298509639 0.20365468602715 0"
".204770135423794 0.205887641501085 0.207007199029789 0.208128802749951 0.2092"
"52447370922 0.210378127571387 0.211505837999395 0.212635573272388 0.213767327"
"97723 0.21490109667024 0.21603687387722 0.217174654093485 0.218314431783899 0"
".219456201382904 0.220599957294553 0.221745693892544 0.222893405520252 0.2240"
"43086490765 0.225194731086917 0.226348333561322 0.227503888136411 0.228661389"
"00447 0.22982083032767 0.230982206238109 0.232145510837848 0.233310738198948 "
"0.23447788236351 0.235646937343708 0.236817897121836 0.237990755650343 0.2391"
"65506851872 0.240342144619303 0.241520662815794 0.242701055274819 0.243883315"
"800214 0.245067438166218 0.246253416117512 0.247441243369269 0.24863091360719"
"3 0.249822420487561 0.251015757637276 0.252210918653902 0.253407897105718 0.2"
"54606686531757 0.255807280441857 0.257009672316706 0.25821385560789 0.2594198"
"23737941 0.260627570100384 0.261837088059786 0.263048370951805 0.264261412083"
"242 0.265476204732088 0.266692742147575 0.267911017550227 0.269131024131914 0"
".2703527550559 0.271576203456897 0.272801362441119 0.274028225086333 0.275256"
"784441913 0.276487033528896 0.277718965340033 0.278952572839848 0.28018784896"
"4692 0.281424786622796 0.282663378694333 0.283903618031468 0.285145497458421 "
"0.286389009771522 0.287634147739269 0.288880904102387 0.290129271573888 0.291"
"379242839129 0.292630810555871 0.293883967354342 0.295138705837295 0.29639501"
"8580074 0.297652898130667 0.298912337009777 0.300173327710879 0.3014358627002"
"86 0.30269993441721 0.303965535273827 0.305232657655342 0.30650129392005 0.30"
"7771436399409 0.309043077398095 0.310316209194077 0.311590824038678 0.3128669"
"14156644 0.314144471746213 0.315423488979179 0.31670395800096 0.3179858709306"
"71 0.319269219861191 0.320553996859229 0.321840193965399 0.323127803194285 0."
"324416816534519 0.325707225948843 0.326999023374189 0.328292200721745 0.32958"
"6749877031 0.330882662699968 0.332179931024956 0.333478546660945 0.3347785013"
"91509 0.336079786974918 0.337382395144222 0.338686317607313 0.339991546047012"
" 0.34129807212114 0.342605887462594 0.343914983679428 0.345225352354925 0.346"
"536985047679 0.347849873291671 0.349164008596349 0.350479382446705 0.35179598"
"6303357 0.353113811602628 0.354432849756623 0.355753092153315 0.3570745301566"
"23 0.358397155106493 0.359720958318981 0.361045931086335 0.362372064677077 0."
"363699350336087 0.365027779284686 0.366357342720721 0.367688031818645 0.36901"
"9837729607 0.370352751581534 0.371686764479217 0.373021867504396 0.3743580517"
"15849 0.375695308149475 0.377033627818383 0.378373001712977 0.379713420801049"
" 0.38105487602786 0.382397358316236 0.38374085856665 0.385085367657315 0.3864"
"30876444273 0.387777375761486 0.389124856420924 0.390473309212657 0.391822724"
"904947 0.393173094244339 0.394524407955751 0.39587665674257 0.397229831286742"
" 0.398583922248864 0.39993892026828 0.401294815963175 0.402651599930665 0.404"
"009262746896 0.405367794967138 0.406727187125877 0.408087429736914 0.40944851"
"329346 0.410810428268232 0.412173165113548 0.413536714261429 0.41490106612369"
"1 0.416266211092043 0.417632139538191 0.418998841813929 0.420366308251242 0.4"
"21734529162403 0.423103494840077 0.424473195557412 0.42584362156815 0.4272147"
"63106718 0.428586610388334 0.429959153609109 0.431332382946143 0.432706288557"
"634 0.434080860582973 0.435456089142853 0.436831964339368 0.438208476256118 0"
".439585614958309 0.440963370492863 0.442341732888516 0.443720692155929 0.4451"
"00238287785 0.4464803612589 0.447861051026328 0.449242297529465 0.45062409069"
"0154 0.452006420412796 0.453389276584453 0.454772649074956 0.456156527737011 "
"0.457540902406312 0.458925762901642 0.460311099024987 0.461696900561641 0.463"
"083157280316 0.464469858933252 0.465856995256328 0.467244555969168 0.46863253"
"0775254 0.470020909362035 0.47140968140104 0.472798836547987 0.47418836444289"
"5 0.475578254710194 0.476968496958843 0.478359080782435 0.479749995759311 0.4"
"81141231452679 0.482532777410719 0.4839246231667 0.485316758239096 0.48670917"
"2131696 0.48810185433372 0.489494794319934 0.490887981550764 0.49228140547241"
"2 0.49367505551697 0.495068921102537 0.496462991633334 0.497857256499822 0.49"
"9251705078816 0.500646326733602 0.502041110814057 0.503436046656763 0.5048311"
"23585125 0.50622633090949 0.507621657927266 0.509017093923037 0.5104126281686"
"83 0.511808249923502 0.513203948434323 0.514599712935631 0.515995532649684 0."
"517391396786631 0.518787294544637 0.520183215109998 0.521579147657266 0.52297"
"5081349366 0.524371005337722 0.525766908762371 0.527162780752091 0.5285586104"
"2452 0.52995438688628 0.531350099233096 0.532745736549919 0.534141287911052 0"
".535536742380271 0.536932089010945 0.538327316846164 0.539722414918862 0.5411"
"17372251938 0.542512177858381 0.543906820741396 0.545301289894527 0.546695574"
"301782 0.548089662937758 0.549483544767765 0.550877208747953 0.55227064382543"
"5 0.553663838938418 0.555056783016322 0.55644946497991 0.557841873741413 0.55"
"9233998204661 0.5606258272652 0.56201734981043 0.563408554719724 0.5647994308"
"64557 0.566189967108638 0.567580152308033 0.568969975311291 0.570359424959579"
" 0.571748490086805 0.573137159519747 0.574525422078181 0.575913266575015 0.57"
"7300681816409 0.578687656601911 0.580074179724585 0.581460239971139 0.5828458"
"26122053 0.584230926951713 0.585615531228539 0.586999627715113 0.588383205168"
"313 0.58976625233944 0.59114875797435 0.592530710813585 0.593912099592503 0.5"
"95292913041412 0.596673139885695 0.598052768845947 0.599431788638104 0.600810"
"187973574 0.602187955559371 0.603565080098246 0.604941550288815 0.60631735482"
"57 0.607692482399651 0.609066921697686 0.61044066140322 0.611813690196199 0.6"
"13185996753231 0.614557569747721 0.615928397850004 0.617298469727476 0.618667"
"774044729 0.620036299463683 0.621404034643723 0.622770968241827 0.62413708891"
"2704 0.625502385308929 0.62686684608107 0.62823045987783 0.629593215346176 0."
"630955101131475 0.63231610587763 0.63367621822721 0.635035426821589 0.6363937"
"20301079 0.637751087305064 0.639107516472135 0.640462996440226 0.641817515846"
"747 0.643171063328722 0.644523627522922 0.645875197065999 0.647225760594625 0"
".648575306745626 0.649923824156113 0.651271301463625 0.652617727306259 0.6539"
"63090322808 0.655307379152898 0.656650582437119 0.657992688817165 0.659333686"
"935971 0.660673565437844 0.662012312968603 0.663349918175713 0.66468636970842"
"4 0.666021656217903 0.667355766357375 0.668688688782253 0.670020412150282 0.6"
"7135092512167 0.672680216359223 0.674008274528489 0.675335088297887 0.6766606"
"46338846 0.677984937325943 0.679307949937037 0.680629672853409 0.681950094759"
"895 0.683269204345024 0.684586990301157 0.685903441324618 0.687218546115838 0"
".688532293379486 0.689844671824609 0.691155670164767 0.69246527711817 0.69377"
"3481407814 0.695080271761624 0.696385636912579 0.697689565598859 0.6989920465"
"63979 0.700293068556924 0.701592620332285 0.702890690650401 0.704187268277491"
" 0.705482341985792 0.706775900553695 0.708067932765884 0.709358427413472 0.71"
"0647373294136 0.711934759212254 0.713220573979045 0.714504806412701 0.7157874"
"45338526 0.717068479589074 0.718347898004281 0.719625689431606 0.720901842726"
"168 0.722176346750876 0.723449190376573 0.724720362482168 0.725989851954775 0"
".727257647689844 0.728523738591306 0.729788113571702 0.73105076155232 0.73231"
"1671463334 0.733570832243939 0.734828232842487 0.73608386221662 0.73733770933"
"3411 0.738589763169495 0.739840012711209 0.741088446954726 0.742335054906187 "
"0.743579825581843 0.744822748008185 0.746063811222085 0.747303004270925 0.748"
"540316212735 0.749775736116332 0.751009253061447 0.752240856138868 0.75347053"
"445057 0.754698277109851 0.755924073241469 0.757147911981771 0.75836978247883"
"6 0.759589673892602 0.760807575395001 0.762023476170101 0.763237365414229 0.7"
"64449232336114 0.765659066157016 0.766866856110861 0.768072591444377 0.769276"
"261417224 0.770477855302131 0.771677362385026 0.772874771965171 0.77407007335"
"5296 0.775263255881731 0.776454308884539 0.777643221717649 0.778829983748987 "
"0.780014584360612 0.781197012948847 0.782377258924407 0.78355531171254 0.7847"
"31160753149 0.785904795500933 0.78707620542551 0.788245380011558 0.7894123087"
"58938 0.790576981182828 0.791739386813859 0.792899515198238 0.794057355897884"
" 0.795212898490557 0.79636613256999 0.797517047746018 0.798665633644706 0.799"
"811879908485 0.800955776196277 0.802097312183624 0.803236477562823 0.80437326"
"204305 0.805507655350491 0.806639647228472 0.807769227437586 0.80889638575582"
"5 0.810021111978703 0.81114339591939 0.812263227408835 0.8133805962959 0.8144"
"95492447483 0.815607905748644 0.816717826102739 0.817825243431541 0.818930147"
"675371 0.820032528793223 0.821132376762889 0.822229681581088 0.82332443326359"
"3 0.824416621845353 0.825506237380621 0.826593269943083 0.827677709625974 0.8"
"28759546542216 0.829838770824529 0.830915372625569 0.831989342118041 0.833060"
"669494833 0.834129344969132 0.835195358774553 0.836258701165261 0.83731936241"
"6094 0.838377332822684 0.839432602701588 0.8404851623904 0.841535002247881 0."
"842582112654076 0.843626484010443 0.844668106739967 0.845706971287285 0.84674"
"306811881 0.847776387722844 0.848806920609709 0.84983465731186 0.850859588384"
"007 0.851881704403238 0.852900995969133 0.85391745370389 0.854931068252438 0."
"855941830282563 0.856949730485019 0.857954759573653 0.858956908285517 0.85995"
"6167380992 0.860952527643903 0.861945979881634 0.862936514925251 0.8639241236"
"29611 0.864908796873485 0.865890525559673 0.866869300615116 0.867845112991018"
" 0.868817953662956 0.869787813630997 0.870754683919816 0.871718555578803 0.87"
"2679419682187 0.873637267329142 0.874592089643903 0.875543877775882 0.8764926"
"22899779 0.877438316215693 0.87838094894924 0.879320512351657 0.8802569976999"
"22 0.88119039629686 0.882120699471259 0.883047898577976 0.88397198499805 0.88"
"4892950138814 0.885810785434002 0.886725482343862 0.88763703235526 0.88854542"
"6981797 0.889450657763909 0.890352716268984 0.891251594091462 0.8921472828529"
"51 0.893039774202326 0.893929059815842 0.894815131397241 0.895697980677854 0."
"89657759941671 0.897453979400644 0.898327112444397 0.899196990390725 0.900063"
"605110504 0.900926948502834 0.901787012495139 0.902643789043278 0.90349727013"
"1644 0.904347447773265 0.905194314009913 0.906037860912201 0.906878080579687 "
"0.907714965140976 0.90854850675382 0.909378697605221 0.910205529911529 0.9110"
"28995918544 0.911849087901617 0.912665798165747 0.913479119045678 0.914289042"
"906007 0.915095562141271 0.915898669176053 0.916698356465076 0.91749461649330"
"2 0.918287441776027 0.91907682485898 0.919862758318418 0.920645234761221 0.92"
"1424246824988 0.922199787178132 0.922971848519976 0.923740423580846 0.9245055"
"05122162 0.925267085936539 0.926025158847872 0.926779716711434 0.927530752413"
"967 0.92827825887377 0.929022229040799 0.929762655896751 0.930499532455155 0."
"931232851761467 0.931962606893156 0.932688790959796 0.933411397103153 0.93413"
"0418497273 0.934845848348576 0.935557679895935 0.936265906410773 0.9369705211"
"97143 0.937671517591819 0.938368888964377 0.93906262871729 0.939752730286002 "
"0.940439187139024 0.941121992778011 0.941801140737849 0.942476624586738 0.943"
"148437926279 0.94381657439155 0.944481027651194 0.945141791407502 0.945798859"
"396489 0.94645222538798 0.947101883185688 0.947747826627299 0.948390049584544"
" 0.949028545963288 0.949663309703601 0.950294334779841 0.950921615200733 0.95"
"1545145009442 0.952164918283655 0.952780929135658 0.953393171712407 0.9540016"
"40195611 0.954606328801803 0.955207231782417 0.955804343423863 0.956397658047"
"6 0.95698717001021 0.957572873703471 0.958154763554433 0.958732834025486 0.95"
"9307079614437 0.959877494854574 0.960444074314747 0.961006812599429 0.9615657"
"04348795 0.962120744238783 0.962671926981172 0.963219247323643 0.963762700049"
"852 0.964302279979499 0.96483798196839 0.965369800908509 0.965897731728082 0."
"966421769391645 0.966941908900107 0.967458145290818 0.967970473637629 0.96847"
"8889050964 0.968983386677875 0.969483961702111 0.969980609344179 0.9704733248"
"61406 0.970962103548001 0.971446940735117 0.971927831790911 0.972404772120606"
" 0.972877757166546 0.973346782408263 0.97381184336253 0.974272935583423 0.974"
"730054662375 0.975183196228239 0.975632355947339 0.976077529523533 0.97651871"
"2698262 0.976955901250611 0.977389090997364 0.977818277793053 0.9782434575300"
"2 0.978664626138462 0.979081779586494 0.979494913880192 0.979904025063652 0.9"
"80309109219038 0.980710162466635 0.981107180964899 0.981500160910507 0.981889"
"098538406 0.982273990121865 0.982654831972519 0.983031620440422 0.98340435191"
"4092 0.983773022820559 0.98413762962541 0.984498168832839 0.984854636985689 0"
".985207030665499 0.985555346492547 0.985899581125896 0.986239731263438 0.9865"
"75793641935 0.986907765037063 0.987235642263456 0.987559422174742 0.987879101"
"66359 0.98819467766175 0.988506147140088 0.988813507108632 0.989116754616607 "
"0.989415886752475 0.989710900643974 0.990001793458153 0.990288562401412 0.990"
"571204719536 0.990849717697732 0.991124098660667 0.991394344972499 0.99166045"
"4036912 0.991922423297153 0.992180250236064 0.992433932376113 0.9926834672794"
"29 0.992928852547832 0.993170085822868 0.993407164785832 0.993640087157809 0."
"993868850699696 0.994093453212233 0.994313892536033 0.99453016655161 0.994742"
"273179407 0.994950210379821 0.995153976153234 0.995353568540034 0.99554898562"
"0644 0.995740225515548 0.995927286385312 0.996110166430611 0.996288863892252 "
"0.996463377051196 0.996633704228581 0.996799843785745 0.996961794124247 0.997"
"119553685886 0.997273120952724 0.997422494447105 0.997567672731675 0.99770865"
"4409397 0.997845438123578 0.997978022557874 0.998106406436321 0.9982305885233"
"41 0.998350567623764 0.998466342582841 0.998577912286262 0.998685275660165 0."
"998788431671158 0.998887379326326 0.998982117673246 0.999072645800002 0.99915"
"8962835191 0.999241067947943 0.999318960347922 0.999392639285346 0.9994621040"
"50988 0.999527353976193 0.999588388432882 0.99964520683356 0.999697808631328 "
"0.999746193319885 0.999790360433539 0.999830309547208 0.999866040276433 0.999"
"897552277376 0.999924845246827 0.999947918922208 0.99996677308158 0.999981407"
"543638 0.99999182216772 0.999998016853808]"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "4"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  distributed_mem	  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM3"
		  Ports			  [1, 1]
		  Position		  [150, 204, 200, 256]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "1024"
		  initVector		  "[0.999999991542525 0.99999774621514"
"2 0.999991280893574 0.999980595640379 0.999965690558761 0.999946565792566 0.9"
"99923221526282 0.999895657985032 0.999863875434578 0.999827874181312 0.999787"
"654572254 0.999743216995048 0.999694561877954 0.999641689689849 0.99958460094"
"0211 0.999523296179123 0.999457775997257 0.99938804102587 0.999314091936799 0"
".999235929442443 0.999153554295766 0.999066967290274 0.998976169260017 0.9988"
"81161079569 0.998781943664019 0.998678517968961 0.998570884990482 0.998459045"
"765144 0.998343001369976 0.998222752922455 0.998098301580497 0.99796964854243"
"5 0.997836795047011 0.997699742373352 0.997558491840959 0.997413044809688 0.9"
"9726340267973 0.997109566891595 0.996951538926095 0.99678932030432 0.99662291"
"258762 0.996452317377585 0.996277536316026 0.996098571084948 0.99591542340653"
"5 0.99572809504312 0.995536587797169 0.995340903511252 0.99514104406802 0.994"
"937011390186 0.994728807440489 0.994516434221678 0.994299893776482 0.99407918"
"8187582 0.993854319577588 0.993625290109003 0.993392101984206 0.9931547574454"
"13 0.992913258774655 0.992667608293741 0.992417808364236 0.992163861387422 0."
"991905769804272 0.991643536095417 0.991377162781111 0.991106652421201 0.99083"
"2007615091 0.990553231001712 0.99027032525948 0.989983293106271 0.98969213729"
"9378 0.989396860635475 0.989097465950585 0.98879395612004 0.988486334058444 0"
".988174602719633 0.987858765096639 0.987538824221651 0.987214783165971 0.9868"
"86645039981 0.986554412993095 0.986218090213723 0.985877679929228 0.985533185"
"40588 0.98518460994882 0.984831956902013 0.984475229648201 0.984114431608868 "
"0.983749566244185 0.983380637052971 0.983007647572648 0.982630601379188 0.982"
"249502087074 0.981864353349249 0.981475158857069 0.981081922340253 0.98068464"
"7566838 0.980283338343126 0.979877998513636 0.979468631961054 0.9790552426061"
"84 0.978637834407891 0.978216411363056 0.97779097750652 0.977361536911031 0.9"
"76928093687194 0.976490651983415 0.976049215985846 0.975603789918334 0.975154"
"378042359 0.974700984656988 0.974243614098811 0.973782270741888 0.97331695899"
"769 0.972847683315044 0.972374448180072 0.971897258116136 0.971416117683776 0"
".97093103148065 0.970442004141479 0.969949040337981 0.969452144778811 0.96895"
"1322209504 0.968446577412408 0.967937915206624 0.967425340447943 0.9669088580"
"28783 0.966388472878124 0.965864189961445 0.96533601428066 0.96480395087405 0"
".964268004816201 0.963728181217935 0.963184485226244 0.962636922024225 0.9620"
"8549683101 0.961530214901699 0.960971081527293 0.960408102034622 0.9598412817"
"86279 0.959270626180548 0.958696140651335 0.958117830668096 0.957535701735767"
" 0.956949759394692 0.956360009220551 0.955766456824289 0.955169107852038 0.95"
"4567967985051 0.953963042939622 0.953354338467014 0.952741860353385 0.9521256"
"14419711 0.951505606521714 0.95088184254978 0.950254328428887 0.9496230701185"
"29 0.948988073612632 0.948349344939485 0.947706890161655 0.947060715375912 0."
"946410826713146 0.945757230338293 0.94509993245025 0.944438939281797 0.943774"
"257099516 0.943105892203709 0.942433850928316 0.941758139640834 0.94107876474"
"2236 0.940395732666881 0.939709049882441 0.939018722889808 0.938324758223014 "
"0.937627162449148 0.936925942168265 0.936221104013307 0.935512654650013 0.934"
"800600776835 0.934084949124849 0.93336570645767 0.932642879571361 0.931916475"
"294352 0.931186500487344 0.930452962043223 0.929715866886972 0.92897522197558"
"2 0.928231034297958 0.927483310874834 0.926732058758677 0.9259772850336 0.925"
"218996815267 0.924457201250805 0.923691905518707 0.922923116828743 0.92215084"
"2421867 0.921375089570118 0.920595865576533 0.91981317777505 0.91902703353041"
"1 0.918237440238071 0.9174444053241 0.916647936245088 0.915848040488046 0.915"
"044725570316 0.914237999039468 0.913427868473204 0.912614341479263 0.91179742"
"5695319 0.910977128788886 0.910153458457217 0.909326422427204 0.9084960284552"
"83 0.90766228432733 0.90682519785856 0.905984776893432 0.905141029305539 0.90"
"4293962997516 0.903443585900934 0.902589905976196 0.901732931212439 0.9008726"
"69627427 0.900009129267451 0.899142318207225 0.89827224454978 0.8973989164263"
"63 0.896522341996331 0.895642529447046 0.894759486993769 0.893873222879558 0."
"892983745375156 0.892091062778894 0.891195183416574 0.890296115641369 0.88939"
"3867833716 0.888488448401203 0.887579865778468 0.886668128427086 0.8857532448"
"35462 0.884835223518724 0.88391407301861 0.882989801903362 0.882062418767616 "
"0.881131932232289 0.880198350944472 0.879261683577318 0.87832193882993 0.8773"
"79125427251 0.876433252119954 0.875484327684324 0.874532360922154 0.873577360"
"660627 0.872619335752203 0.871658295074509 0.870694247530225 0.86972720204696"
"6 0.868757167577174 0.867784153098 0.866808167611192 0.865829220142975 0.8648"
"47319743944 0.863862475488939 0.862874696476939 0.861883991830936 0.860890370"
"697829 0.8598938422483 0.858894415676698 0.857892100200925 0.856886905062318 "
"0.855878839525527 0.854867912878404 0.853854134431879 0.852837513519843 0.851"
"818059499034 0.850795781748908 0.849770689671531 0.848742792691452 0.84771210"
"0255584 0.846678621833088 0.845642366915249 0.844603345015357 0.8435615656685"
"85 0.84251703843187 0.841469772883791 0.840419778624444 0.839367065275328 0.8"
"38311642479214 0.83725351990003 0.836192707222734 0.835129214153194 0.8340630"
"50418064 0.832994225764661 0.83192274996084 0.830848632794873 0.8297718840753"
"24 0.828692513630925 0.827610531310452 0.8265259469826 0.825438770535857 0.82"
"4349011878382 0.823256680937879 0.822161787661468 0.821064342015567 0.8199643"
"53985757 0.818861833576665 0.817756790811828 0.816649235733578 0.815539178402"
"905 0.814426628899337 0.813311597320809 0.81219409378354 0.8110741284219 0.80"
"9951711388287 0.808826852852999 0.807699563004102 0.806569852047307 0.8054377"
"30205839 0.804303207720307 0.803166294848578 0.80202700186565 0.8008853390635"
"17 0.799741316751043 0.798594945253834 0.797446234914109 0.796295196090563 0."
"795141839158248 0.793986174508435 0.792828212548485 0.791667963701722 0.79050"
"5438407301 0.789340647120073 0.788173600310461 0.787004308464326 0.7858327820"
"82833 0.784659031682325 0.783483067794188 0.782304900964719 0.781124541754997"
" 0.779942000740751 0.778757288512224 0.777570415674046 0.776381392845097 0.77"
"5190230658379 0.77399693976088 0.772801530813443 0.771604014490634 0.77040440"
"1480605 0.769202702484968 0.767998928218655 0.766793089409788 0.7655851967995"
"44 0.764375261142025 0.76316329320412 0.761949303765373 0.760733303617851 0.7"
"59515303566006 0.758295314426545 0.757073347028293 0.75584941221206 0.7546235"
"20830508 0.753395683748013 0.752165911840532 0.750934215995471 0.749700607111"
"547 0.748465096098652 0.747227693877723 0.745988411380604 0.744747259549909 0"
".743504249338891 0.742259391711304 0.741012697641267 0.739764178113133 0.7385"
"13844121348 0.737261706670318 0.736007776774273 0.734752065457134 0.733494583"
"752372 0.732235342702877 0.730974353360818 0.72971162678751 0.72844717405328 "
"0.727181006237323 0.725913134427575 0.724643569720572 0.723372323221312 0.722"
"099406043126 0.720824829307532 0.719548604144109 0.718270741690351 0.71699125"
"3091537 0.715710149500593 0.714427442077952 0.713143141991425 0.7118572604160"
"55 0.710569808533989 0.709280797534337 0.707990238613034 0.706698142972707 0."
"705404521822537 0.704109386378121 0.702812747861336 0.701514617500204 0.70021"
"5006528752 0.698913926186879 0.697611387720215 0.696307402379987 0.6950019814"
"22884 0.693695136110913 0.692386877711273 0.691077217496207 0.689766166742874"
" 0.688453736733206 0.687139938753776 0.685824784095659 0.684508284054294 0.68"
"319044992935 0.681871293024588 0.680550824647722 0.679229056110286 0.67790599"
"8727498 0.676581663818117 0.675256062704314 0.67392920671153 0.67260110716834"
"2 0.671271775406326 0.66994122275992 0.668609460566288 0.667276500165184 0.66"
"5942352898814 0.664607030111701 0.663270543150549 0.661932903364105 0.6605941"
"22103025 0.659254210719736 0.657913180568301 0.656571043004282 0.655227809384"
"604 0.653883491067421 0.652538099411977 0.651191645778474 0.649844141527931 0"
".648495598022053 0.647146026623093 0.645795438693719 0.644443845596873 0.6430"
"91258695643 0.641737689353119 0.640383148932268 0.639027648795788 0.637671200"
"305981 0.636313814824615 0.634955503712788 0.633596278330794 0.63223615003799"
" 0.630875130192657 0.629513230151871 0.628150461271364 0.626786834905391 0.62"
"5422362406596 0.624057055125878 0.622690924412255 0.621323981612733 0.6199562"
"3807217 0.618587705133142 0.617218394135811 0.61584831641779 0.61447748331401"
" 0.613105906156584 0.611733596274682 0.610360564994386 0.608986823638566 0.60"
"7612383526746 0.606237255974965 0.604861452295653 0.603484983797492 0.6021078"
"61785286 0.60073009755983 0.599351702417776 0.597972687651502 0.5965930645489"
"77 0.595212844393637 0.593832038464243 0.59245065803476 0.591068714374217 0.5"
"89686218746583 0.588303182410629 0.586919616619803 0.585535532622098 0.584150"
"941659918 0.582765854969954 0.581380283783046 0.579994239324059 0.57860773281"
"1752 0.577220775458645 0.575833378470895 0.57444555304816 0.573057310383475 0"
".571668661663122 0.570279618066499 0.568890190765992 0.567500390926849 0.5661"
"10229707048 0.56471971825717 0.563328867720274 0.561937689231764 0.5605461939"
"19267 0.559154392902498 0.557762297293143 0.556369918194722 0.554977266702469"
" 0.553584353903201 0.552191190875194 0.550797788688056 0.549404158402601 0.54"
"8010311070723 0.54661625773527 0.54522200942992 0.543827577179053 0.542432971"
"997629 0.54103820489106 0.53964328685509 0.538248228875663 0.536853041928809 "
"0.535457736980509 0.534062324986582 0.532666816892551 0.531271223633527 0.529"
"875556134086 0.528479825308139 0.527084042058818 0.525688217278348 0.52429236"
"1847926 0.522896486637601 0.52150060250615 0.520104720300956 0.51870885085789"
"1 0.517313005001188 0.515917193543329 0.514521427284914 0.513125717014552 0.5"
"11730073508731 0.510334507531705 0.508939029835371 0.50754365115915 0.5061483"
"8222987 0.504753233761644 0.503358216455755 0.501963341000536 0.5005686180712"
"49 0.499174058329974 0.497779672425484 0.496385470993134 0.494991464654741 0."
"493597664018466 0.492204079678702 0.490810722215952 0.489417602196717 0.48802"
"4730173381 0.486632116684094 0.485239772252654 0.483847707388399 0.4824559325"
"86086 0.481064458325781 0.479673295072742 0.47828245327731 0.476891943374789 "
"0.475501775785336 0.474111960913852 0.472722509149863 0.471333430867411 0.469"
"944736424943 0.468556436165197 0.467168540415093 0.465781059485617 0.46439400"
"3671719 0.463007383252194 0.461621208489577 0.460235489630029 0.4588502369032"
"33 0.457465460522278 0.456081170683557 0.454697377566654 0.453314091334235 0."
"451931322131943 0.450549080088289 0.449167375314545 0.447786217904636 0.44640"
"5617935032 0.445025585464647 0.443646130534725 0.442267263168742 0.4408889933"
"72295 0.439511331133 0.438134286420383 0.436757869185783 0.43538208936224 0.4"
"34006956864394 0.432632481588386 0.431258673411747 0.4298855421933 0.42851309"
"7773056 0.427141349972113 0.425770308592555 0.424399983417345 0.4230303842102"
"31 0.421661520715642 0.420293402658585 0.41892603974455 0.417559441659407 0.4"
"16193618069306 0.414828578620581 0.413464332939647 0.412100890632908 0.410738"
"26128665 0.409376454466952 0.408015479719585 0.406655346569911 0.405296064522"
"796 0.403937643062505 0.402580091652609 0.401223419735891 0.39986763673425 0."
"398512752048604 0.397158775058798 0.395805715123511 0.394453581580159 0.39310"
"2383744802 0.391752130912056 0.390402832354993 0.389054497325053 0.3877071350"
"51955 0.386360754743597 0.385015365585973 0.38367097674308 0.382327597356825 "
"0.380985236546936 0.379643903410877 0.378303607023751 0.376964356438218 0.375"
"626160684404 0.374289028769809 0.372952969679228 0.371617992374656 0.37028410"
"5795203 0.36895131885701 0.367619640453161 0.366289079453597 0.36495964470503"
"1 0.363631345030863 0.362304189231095 0.360978186082248 0.359653344337279 0.3"
"58329672725492 0.357007179952463 0.355685874699953 0.354365765625824 0.353046"
"861363963 0.351729170524193 0.350412701692201 0.349097463429448 0.34778346427"
"3096 0.346470712735926 0.345159217306256 0.343848986447866 0.342540028599918 "
"0.341232352176876 0.339925965568432 0.338620877139423 0.337317095229761 0.336"
"014628154352 0.334713484203019 0.333413671640432 0.332115198706026 0.33081807"
"361393 0.329522304552892 0.328227899686204 0.32693486715163 0.325643215061332"
" 0.324352951501795 0.323064084533759 0.321776622192144 0.320490572485981 0.31"
"9205943398336 0.317922742886246 0.316640978880643 0.315360659286287 0.3140817"
"91981698 0.312804384819083 0.311528445624272 0.310253982196644 0.308981002309"
"068 0.307709513707827 0.306439524112556 0.305171041216175 0.303904072684821 0"
".302638626157788 0.301374709247453 0.300112329539219 0.29885149459145 0.29759"
"2211935401 0.296334489075163 0.295078333487594 0.293823752622259 0.2925707539"
"01369 0.291319344719717 0.290069532444617 0.288821324415846 0.287574727945582"
" 0.286329750318342 0.285086398790927 0.283844680592359 0.282604602923827 0.28"
"1366172958623 0.28012939784209 0.278894284691561 0.277660840596305 0.27642907"
"2617468 0.275198987788021 0.273970593112699 0.272743895567951 0.2715189021018"
"85 0.270295619634211 0.26907405505619 0.267854215230579 0.266636106991581 0.2"
"6541973714479 0.26420511246714 0.262992239706855 0.261781125583397 0.26057177"
"6787414 0.259364199980693 0.25815840179611 0.256954388837578 0.25575216768000"
"1 0.254551744869226 0.253353126921993 0.252156320325892 0.250961331539309 0.2"
"49768166991389 0.248576833081983 0.247387336181602 0.24619968263138 0.2450138"
"7874302 0.243829930798755 0.242647845051306 0.241467627723834 0.2402892850098"
"99 0.239112823073421 0.237938248048634 0.236765566040046 0.2355947831224 0.23"
"4425905340631 0.233258938709827 0.23209388921519 0.230930762811998 0.22976956"
"5425562 0.228610302951194 0.227452981254164 0.226297606169668 0.2251441835027"
"85 0.223992719028447 0.2228432184914 0.221695687606167 0.220550132057019 0.21"
"9406557497933 0.218264969552564 0.21712537381421 0.215987775845777 0.21485218"
"1179748 0.213718595318152 0.212587023732531 0.211457471863907 0.2103299451227"
"56 0.209204448888973 0.208080988511847 0.206959569310026 0.205840196571494 0."
"204722875553538 0.203607611482723 0.202494409554862 0.201383274934994 0.20027"
"4212757349 0.199167228125332 0.198062326111489 0.196959511757487 0.1958587900"
"74087 0.194760166041122 0.193663644607469 0.19256923069103 0.191476929178708 "
"0.190386744926386 0.189298682758899 0.188212747470022 0.187128943822441 0.186"
"047276547737 0.184967750346365 0.183890369887634 0.182815139809688 0.18174206"
"4719487 0.180671149192792 0.17960239777414 0.178535814976837 0.17747140528293"
"1 0.176409173143205 0.175349122977152 0.174291259172969 0.173235586087533 0.1"
"72182108046395 0.171130829343759 0.170081754242473 0.169034886974015 0.167990"
"231738478 0.166947792704563 0.165907574009561 0.164869579759346 0.16383381402"
"8365 0.162800280859623 0.161768984264679 0.160739928223633 0.159713116685116 "
"0.158688553566287 0.157666242752818 0.156646188098894 0.1556283934272 0.15461"
"2862528916 0.153599599163712 0.152588607059742 0.15157988991364 0.15057345139"
"051 0.149569295123929 0.148567424715939 0.147567843737043 0.146570555726205 0"
".145575564190846 0.144582872606841 0.14359248441852 0.142604403038663 0.14161"
"8631848504 0.140635174197729 0.139654033404474 0.138675212755328 0.1376987155"
"05336 0.136724544877997 0.135752704065266 0.134783196227563 0.133816024493765"
" 0.132851191961222 0.131888701695749 0.130928556731641 0.129970760071669 0.12"
"9015314687091 0.128062223517655 0.127111489471607 0.126163115425696 0.1252171"
"04225181 0.124273458683841 0.123332181583979 0.122393275676434 0.121456743680"
"589 0.120522588284378 0.1195908121443 0.118661417885423 0.117734408101402 0.1"
"16809785354485 0.115887552175525 0.114967711063996 0.114050264487998 0.113135"
"214884279 0.112222564658239 0.111312316183952 0.110404471804174 0.10949903383"
"0362 0.108596004542685 0.107695386190044 0.106797180990084 0.105901391129212 "
"0.105008018762614 0.104117066014273 0.103228534976984 0.102342427712376 0.101"
"458746250925 0.100577492591981 0.0996986687037782 0.098822276523462 0.0979483"
"179571059 0.0970767948797336 0.0962077091353388 0.0953410625369077 0.09447685"
"68664413 0.0936150938749769 0.0927557752826112 0.091898902778524 0.0910444780"
"210019 0.0901925026374619 0.0893429782244761 0.0884959063477971 0.08765128854"
"23831 0.0868091263124235 0.0859694211313655 0.0851321744419409 0.084297387656"
"1923 0.0834650621555018 0.0826351992906179 0.0818078003816846 0.0809828667182"
"696 0.0801603995593936 0.07934040013356 0.078522869638785 0.0777078092426277 "
"0.076895220082221 0.0760851032643032 0.0752774598652488 0.0744722909311016 0."
"073669597477606 0.0728693804902413 0.0720716409242536 0.07127637970469 0.0704"
"83597726433 0.0696932958542346 0.0689054749227511 0.0681201357365789 0.067337"
"2790702898 0.0665569056684669 0.0657790162457416 0.06500361148683 0.064230692"
"0465708 0.0634602585499624 0.0626923115922011 0.0619268517387198 0.0611638795"
"252267 0.0604033954577446 0.0596454000126505 0.0588898936367158 0.05813687674"
"71465 0.0573863497316242 0.0566383129483473 0.0558927667260724 0.055149711364"
"1567 0.0544091471325999 0.0536710742720869 0.0529354929940319 0.0522024034806"
"205 0.0514718058848545 0.0507437003305963 0.0500180869126128 0.04929496569662"
"1 0.0485743367193332 0.047856199988503 0.0471405554829713 0.0464274031527125 "
"0.0457167429188821 0.0450085746738635 0.0443028982813157 0.0435997135762214 0"
".0428990203649353 0.042200818425233 0.0415051075063598 0.0408118873290805 0.0"
"401211575857292 0.0394329179402593 0.0387471680282941 0.038063907457178 0.037"
"3831358060274 0.0367048526257827 0.0360290574392598 0.0353557497412032 0.0346"
"84928998338 0.0340165946494231 0.033350746105305 0.0326873827489712 0.0320265"
"039356044 0.0313681089926368 0.0307121972198053 0.0300587678892062 0.02940782"
"02453511 0.0287593535052222 0.0281133668583293 0.0274698594667655 0.026828830"
"4652643 0.026190278961257 0.0255542040349304 0.024920604739284 0.024289480100"
"1887 0.0236608291164454 0.0230346507598434 0.0224109439752202 0.0217897076805"
"205 0.0211709407668565 0.0205546420985678 0.0199408105132818 0.01932944482197"
"49 0.0187205438090337 0.0181141062323158 0.0175101308232123 0.016908616286709"
"8 0.0163095613014526 0.0157129645198056 0.0151188245679172 0.0145271400457832"
" 0.0139379095273097 0.013351131560378 0.0127668046669079 0.0121849273429235 0"
".0116054980586172 0.0110285152584151 0.0104539773610431 0.00988188275959217 0"
".00931222982158467 0.00874501688904077 0.0081802422785455 0.00761790428131533"
" 0.00705800116326579 0.00650053116507901 0.00594549250227193 0.00539288336526"
"406 0.00484270191944625 0.0042949463052497 0.00374961463821465 0.003206705009"
"05999 0.00266621548375284 0.00212814410357876 0.00159248888521158 0.001059247"
"82078417 0.000528418877959098]"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "4"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  distributed_mem	  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM4"
		  Ports			  [1, 1]
		  Position		  [150, 269, 200, 321]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "1024"
		  initVector		  "[2.10449700717643e-017 -0.000526010"
"894157433 -0.00104961590983381 -0.00157081717653369 -0.00208961684787401 -0.0"
"0260601710151125 -0.00312002013906894 -0.00363162818606433 -0.004140843491835"
"62 -0.00464766832946811 -0.00515210499572064 -0.00565415581095117 -0.00615382"
"311904299 -0.0066511092873299 -0.00714601670652118 -0.00763854779062697 -0.00"
"812870497688262 -0.00861649072567327 -0.00910190752045772 -0.0095849578676928"
" -0.0100656442967567 -0.0105439693598725 -0.0110199356320313 -0.0114935457109"
"151 -0.0119648022168198 -0.0124337077925771 -0.0129002651034771 -0.0133644768"
"371902 -0.0138263457036888 -0.0142858744351686 -0.0147430657859702 -0.0151979"
"225325 -0.0156504474731507 -0.0161006434282222 -0.016548513239842 -0.01699405"
"9771885 -0.0174372859098934 -0.0178781945609966 -0.0183167886538307 -0.018753"
"0711384574 -0.0191870449862829 -0.0196187131899773 -0.0200480787633926 -0.020"
"4751447414813 -0.0208999141802143 -0.0213223901564992 -0.0217425757680977 -0."
"0221604741335434 -0.0225760883920587 -0.0229894217034722 -0.0234004772481359 "
"-0.0238092582268408 -0.0242157678607347 -0.0246200093912377 -0.02502198607995"
"87 -0.0254217012086108 -0.0258191580789274 -0.0262143600125781 -0.02660731035"
"10828 -0.0269980124557283 -0.0273864697074822 -0.0277726855069081 -0.02815666"
"32740801 -0.0285384064484972 -0.0289179184889977 -0.0292952028736727 -0.02967"
"02630997806 -0.0300431026836605 -0.0304137251606456 -0.0307821340849767 -0.03"
"11483330297152 -0.0315123255866565 -0.0318741153662423 -0.0322337059974734 -0"
".0325911011278226 -0.0329463044231465 -0.033299319567598 -0.0336501502635381 "
"-0.033998800231448 -0.0343452732098405 -0.0346895729551718 -0.035031703241752"
"7 -0.0353716678616599 -0.0357094706246472 -0.0360451153580562 -0.036378605906"
"7274 -0.0367099461329104 -0.0370391399161748 -0.0373661911533205 -0.037691103"
"7582876 -0.038013881662067 -0.0383345288126096 -0.038653049174737 -0.03896944"
"67300506 -0.0392837254768411 -0.0395958894299981 -0.0399059426209194 -0.04021"
"38890974202 -0.0405197329236417 -0.0408234781799606 -0.0411251289628975 -0.04"
"14246893850255 -0.0417221635748791 -0.0420175556768622 -0.0423108698511568 -0"
".042602110273631 -0.0428912811357467 -0.0431783866444683 -0.0434634310221702 "
"-0.0437464185065442 -0.0440273533505079 -0.0443062398221116 -0.04458308220444"
"59 -0.0448578847955492 -0.0451306519083147 -0.0454013878703979 -0.04567009702"
"41231 -0.0459367837263909 -0.0462014523485845 -0.0464641072764771 -0.04672475"
"29101379 -0.0469833936638393 -0.047240033965963 -0.0474946782589065 -0.047747"
"3309989893 -0.0479979966563597 -0.0482466797149003 -0.0484933846721344 -0.048"
"7381160391319 -0.0489808783404156 -0.0492216761138665 -0.0494605139106299 -0."
"0496973962950215 -0.0499323278444321 -0.0501653131492341 -0.0503963568126868 "
"-0.0506254634508413 -0.0508526376924469 -0.0510778841788556 -0.05130120756392"
"76 -0.0515226125139367 -0.0517421037074757 -0.0519596858353606 -0.05217536360"
"05368 -0.0523891417179833 -0.0526010249146181 -0.052811017929203 -0.053019125"
"5122482 -0.0532253524259179 -0.0534297034439341 -0.0536321833514821 -0.053832"
"7969451149 -0.054031549032658 -0.0542284444331139 -0.054423487976567 -0.05461"
"66845040876 -0.0548080388676372 -0.0549975559299724 -0.0551852405645498 -0.05"
"53710976554303 -0.0555551320971833 -0.0557373487947917 -0.0559177526635558 -0"
".0560963486289979 -0.0562731416267665 -0.0564481366025409 -0.0566213385119356"
" -0.056792752320404 -0.0569623830031435 -0.0571302355449993 -0.05729631494036"
"88 -0.0574606261931062 -0.0576231743164263 -0.057783964332809 -0.057943001273"
"9038 -0.0581002901804337 -0.0582558361020998 -0.0584096440974854 -0.058561719"
"2339605 -0.0587120665875858 -0.0588606912430172 -0.0590075982934104 -0.059152"
"7928403246 -0.0592962799936273 -0.0594380648713987 -0.0595781525998359 -0.059"
"7165483131572 -0.0598532571535069 -0.0599882842708593 -0.0601216348229238 -0."
"0602533139750483 -0.0603833269001251 -0.0605116787784943 -0.060638374797849 -"
"0.0607634201531396 -0.0608868200464788 -0.0610085796870458 -0.061128704290991"
"5 -0.0612471990813427 -0.0613640692879075 -0.0614793201471796 -0.061592956902"
"2435 -0.0617049848026794 -0.0618154091044679 -0.0619242350698952 -0.062031467"
"9674583 -0.0621371130717698 -0.0622411756634632 -0.0623436610290982 -0.062444"
"5744610658 -0.0625439212574938 -0.0626417067221519 -0.0627379361643576 -0.062"
"8326148988813 -0.0629257482458519 -0.0630173415306626 -0.0631074000838767 -0."
"0631959292411328 -0.0632829343430514 -0.0633684207351402 -0.0634523937677004 "
"-0.0635348587957324 -0.0636158211788425 -0.0636952862811486 -0.06377325947118"
"65 -0.0638497461218167 -0.0639247516101301 -0.0639982813173553 -0.06407034062"
"87648 -0.0641409349335816 -0.0642100696248861 -0.0642777500995232 -0.06434398"
"17580089 -0.0644087700044373 -0.0644721202463882 -0.064534037894834 -0.064594"
"5283640469 -0.0646535970715066 -0.0647112494378079 -0.0647674908865679 -0.064"
"8223268443342 -0.0648757627404924 -0.0649278040071741 -0.0649784560791652 -0."
"0650277243938138 -0.0650756143909383 -0.0651221315127362 -0.0651672812036924 "
"-0.0652110689104876 -0.0652535000819072 -0.0652945801687502 -0.06533431462373"
"81 -0.0653727089014236 -0.0654097684581006 -0.0654454987517124 -0.06547990524"
"17624 -0.0655129933892225 -0.0655447686564435 -0.0655752365070647 -0.06560440"
"24059237 -0.0656322718189667 -0.0656588502131588 -0.0656841430563938 -0.06570"
"81558174052 -0.0657308939656768 -0.0657523629713529 -0.0657725683051498 -0.06"
"57915154382667 -0.0658092098422964 -0.0658256569891374 -0.0658408623509046 -0"
".0658548313998414 -0.0658675696082312 -0.0658790824483094 -0.0658893753921753"
" -0.0658984539117047 -0.0659063234784617 -0.0659129895636117 -0.0659184576378"
"336 -0.0659227331712331 -0.0659258216332552 -0.0659277284925979 -0.0659284592"
"171248 -0.065928019273779 -0.065926414128497 -0.0659236492461217 -0.065919730"
"0903171 -0.0659146621234819 -0.065908450806664 -0.0659011015994751 -0.0658926"
"199600052 -0.0658830113447372 -0.0658722812084622 -0.0658604350041945 -0.0658"
"474781830869 -0.0658334161943463 -0.0658182544851493 -0.0658019985005581 -0.0"
"657846536834367 -0.0657662254743666 -0.065746719311564 -0.0657261406307956 -0"
".0657044948652961 -0.0656817874456846 -0.0656580237998821 -0.0656332093530288"
" -0.0656073495274013 -0.065580449742331 -0.0655525154141215 -0.06552355195596"
"67 -0.0654935647778695 -0.06546255928656 -0.0654305408854144 -0.0653975149743"
"737 -0.0653634869498631 -0.0653284622047111 -0.065292446128069 -0.06525544410"
"53308 -0.0652174615180531 -0.065178503743875 -0.0651385761564387 -0.065097684"
"12531 -0.065055833015899 -0.0650130281893813 -0.0649692750026186 -0.064924578"
"8080809 -0.0648789449537675 -0.0648323787831291 -0.0647848856349898 -0.064736"
"4708434694 -0.0646871397379057 -0.0646368976427777 -0.0645857498776278 -0.064"
"5337017569855 -0.0644807585902908 -0.0644269256818171 -0.0643722083305962 -0."
"0643166118303411 -0.0642601414693712 -0.0642028025305364 -0.0641446002911419 "
"-0.064085540022873 -0.0640256269917209 -0.0639648664579072 -0.063903263675810"
"5 -0.0638408238938917 -0.0637775523546204 -0.063713454294401 -0.0636485349434"
"999 -0.0635827995259715 -0.0635162532595861 -0.0634489013557569 -0.0633807490"
"194675 -0.0633118014491997 -0.0632420638368618 -0.0631715413677167 -0.0631002"
"392203107 -0.063028162566402 -0.0629553165708899 -0.0628817063917441 -0.06280"
"73371799343 -0.0627322140793599 -0.0626563422267802 -0.0625797267517445 -0.06"
"25023727765227 -0.0624242854160365 -0.0623454697777898 -0.0622659309618008 -0"
".0621856740605326 -0.0621047041588263 -0.0620230263338318 -0.0619406456549413"
" -0.0618575671837211 -0.0617737959738448 -0.0616893370710267 -0.0616041955129"
"547 -0.0615183763292244 -0.0614318845412727 -0.0613447251623125 -0.0612569031"
"972665 -0.0611684236427026 -0.0610792914867684 -0.060989511709127 -0.06089908"
"9280892 -0.0608080291645637 -0.0607163363139651 -0.0606240156741781 -0.060531"
"0721814805 -0.0604375107632826 -0.0603433363380645 -0.0602485538153136 -0.060"
"1531680954624 -0.0600571840698262 -0.059960606620542 -0.0598634406205064 -0.0"
"597656909333149 -0.0596673624132011 -0.0595684599049756 -0.0594689882439664 -"
"0.0593689522559583 -0.0592683567571336 -0.0591672065540122 -0.059065506443393"
"1 -0.0589632612122947 -0.058860475637897 -0.0587571544874829 -0.0586533025183"
"799 -0.0585489244779031 -0.0584440251032973 -0.0583386091216797 -0.0582326812"
"499837 -0.0581262461949014 -0.0580193086528282 -0.0579118733098064 -0.0578039"
"448414695 -0.0576955279129869 -0.057586627179009 -0.0574772472836118 -0.05736"
"73928602431 -0.0572570685316678 -0.0571462789099143 -0.0570350285962205 -0.05"
"6923322180981 -0.0568111642436936 -0.056698559352907 -0.0565855120661678 -0.0"
"564720269299691 -0.0563581084796981 -0.056243761239585 -0.0561289897226514 -0"
".0560137984306596 -0.055898191854062 -0.0557821744719509 -0.0556657507520081 "
"-0.0555489251504557 -0.0554317021120063 -0.0553140860698142 -0.05519608144542"
"64 -0.0550776926487343 -0.0549589240779254 -0.0548397801194357 -0.05472026514"
"79016 -0.0546003835261134 -0.0544801396049678 -0.0543595377234214 -0.05423858"
"22084445 -0.0541172773749752 -0.0539956275258734 -0.0538736369518757 -0.05375"
"130993155 -0.0536286507312511 -0.0535056636050762 -0.0533823527948205 -0.0532"
"587225299338 -0.0531347770274766 -0.053010520492077 -0.0528859571158883 -0.05"
"27610910785455 -0.0526359265471241 -0.0525104676760974 -0.0523847186072953 -0"
".0522586834698628 -0.0521323663802192 -0.0520057714420173 -0.0518789027461031"
" -0.0517517643704759 -0.0516243603802482 -0.0514966948276068 -0.0513687717517"
"735 -0.0512405951789663 -0.0511121691223612 -0.0509834975820538 -0.0508545845"
"450216 -0.0507254339850867 -0.0505960498628785 -0.0504664361257969 -0.0503365"
"967079757 -0.0502065355302466 -0.0500762565001033 -0.0499457635116658 -0.0498"
"150604456452 -0.0496841511693092 -0.0495530395364469 -0.049421729387335 -0.04"
"92902245487038 -0.0491585288337034 -0.0490266460418705 -0.0488945799590958 -0"
".0487623343575907 -0.0486299129958556 -0.0484973196186475 -0.0483645579569486"
" -0.0482316317279347 -0.0480985446349447 -0.0479653003674491 -0.0478319026010"
"205 -0.047698354997303 -0.0475646612039827 -0.047430824854758 -0.047296849569"
"3114 -0.0471627389532795 -0.0470284965982257 -0.0468941260816115 -0.046759630"
"9667691 -0.0466250148028734 -0.0464902811249158 -0.0463554334536766 -0.046220"
"4752956988 -0.0460854101432621 -0.0459502414743572 -0.0458149727526598 -0.045"
"6796074275062 -0.0455441489338677 -0.0454086006923268 -0.0452729661090526 -0."
"0451372485757769 -0.0450014514697711 -0.0448655781538228 -0.0447296319762127 "
"-0.0445936162706925 -0.0444575343564623 -0.0443213895381491 -0.04418518510578"
"47 -0.0440489243347851 -0.0439126104859293 -0.0437762468053386 -0.04363983652"
"44565 -0.0435033828600289 -0.0433668890140842 -0.0432303581739142 -0.04309379"
"35120553 -0.0429571981862696 -0.0428205753395269 -0.0426839280999864 -0.04254"
"72595809793 -0.0424105728809915 -0.0422738710836464 -0.0421371572576886 -0.04"
"20004344569671 -0.0418637057204196 -0.0417269740720569 -0.0415902425209471 -0"
".0414535140612011 -0.0413167916719576 -0.0411800783173685 -0.0410433769465853"
" -0.0409066904937452 -0.0407700218779575 -0.0406333740032907 -0.0404967497587"
"596 -0.040360152018313 -0.0402235836408215 -0.0400870474700657 -0.03995054633"
"47248 -0.0398140830483653 -0.0396776604094304 -0.0395412812012291 -0.03940494"
"81919266 -0.0392686641345339 -0.0391324317668985 -0.0389962538116951 -0.03886"
"01329764171 -0.0387240719533671 -0.0385880734196496 -0.0384521400371627 -0.03"
"83162744525904 -0.0381804792973952 -0.0380447571878116 -0.0379091107248388 -0"
".037773542494235 -0.0376380550665109 -0.0375026509969243 -0.0373673328254744 "
"-0.0372321030768971 -0.03709696426066 -0.0369619188709579 -0.0368269693867092"
" -0.0366921182715513 -0.0365573679738378 -0.0364227209266349 -0.0362881795477"
"19 -0.0361537462395735 -0.0360194233893871 -0.035885213369052 -0.035751118535"
"1616 -0.0356171412290101 -0.0354832837765906 -0.0353495484885954 -0.035215937"
"660415 -0.0350824535721381 -0.0349490984885522 -0.0348158746591441 -0.0346827"
"843181006 -0.0345498296843096 -0.0344170129613623 -0.0342843363375542 -0.0341"
"518019858877 -0.0340194120640745 -0.0338871687145382 -0.0337550740644175 -0.0"
"336231302255696 -0.0334913392945736 -0.0333597033527348 -0.0332282244660887 -"
"0.0330969046854059 -0.0329657460461966 -0.0328347505687164 -0.032703920257970"
"9 -0.0325732571037224 -0.0324427630804953 -0.0323124401475832 -0.032182290249"
"0548 -0.0320523153137616 -0.0319225172553449 -0.0317928979722433 -0.031663459"
"3477008 -0.0315342032497751 -0.0314051315313456 -0.0312762460301229 -0.031147"
"5485686573 -0.0310190409543486 -0.0308907249794553 -0.0307626024211052 -0.030"
"6346750413052 -0.0305069445869521 -0.0303794127898434 -0.0302520813666883 -0."
"0301249520191195 -0.0299980264337046 -0.0298713062819583 -0.0297447932203546 "
"-0.0296184888903396 -0.0294923949183442 -0.0293665129157973 -0.02924084447913"
"96 -0.0291153911898366 -0.0289901546143937 -0.0288651363043696 -0.02874033779"
"63913 -0.0286157606121691 -0.0284914062585115 -0.0283672762273411 -0.02824337"
"19957098 -0.0281196950258152 -0.0279962467650167 -0.0278730286458523 -0.02775"
"00420860555 -0.0276272884885719 -0.0275047692415775 -0.0273824857184956 -0.02"
"72604392780152 -0.0271386312641091 -0.0270170630060528 -0.0268957358184425 -0"
".0267746510012152 -0.026653809839667 -0.0265332136044735 -0.0264128635517095 "
"-0.0262927609228688 -0.0261729069448853 -0.0260533028301531 -0.02593394977654"
"76 -0.0258148489674469 -0.0256960015717534 -0.025577408743915 -0.025459071623"
"9479 -0.0253409913374584 -0.0252231689956654 -0.0251056056954236 -0.024988302"
"5192463 -0.0248712605353289 -0.0247544807975723 -0.024637964345607 -0.0245217"
"12204817 -0.0244057253863645 -0.024290004887214 -0.024174551690158 -0.0240593"
"667638411 -0.0239444510627863 -0.0238298055274205 -0.0237154310840998 -0.0236"
"013286451363 -0.0234874991088244 -0.0233739433594671 -0.0232606622674034 -0.0"
"231476566890351 -0.0230349274668544 -0.0229224754294713 -0.0228103013916419 -"
"0.0226984061542962 -0.0225867905045664 -0.0224754552158161 -0.022364401047668"
"4 -0.0222536287460357 -0.0221431390431484 -0.0220329326575852 -0.021923010294"
"3023 -0.0218133726446637 -0.0217040203864716 -0.0215949541839969 -0.021486174"
"6880098 -0.0213776825358109 -0.0212694783512625 -0.02116156274482 -0.02105393"
"63135637 -0.0209465996412305 -0.0208395532982462 -0.020732797841758 -0.020626"
"3338156668 -0.0205201617506604 -0.0204142821642463 -0.020308695560785 -0.0202"
"034024315237 -0.0200984032546297 -0.0199936984952248 -0.019889288605419 -0.01"
"97851740243452 -0.0196813551781937 -0.0195778324802471 -0.0194746063309152 -0"
".0193716771177703 -0.0192690452155826 -0.0191667109863563 -0.0190646747793648"
" -0.0189629369311875 -0.0188614977657455 -0.0187603575943385 -0.0186595167156"
"815 -0.0185589754159417 -0.0184587339687755 -0.0183587926353658 -0.0182591516"
"644602 -0.0181598112924079 -0.0180607717431979 -0.0179620332284977 -0.0178635"
"959476908 -0.017765460087916 -0.0176676258241055 -0.0175700933190246 -0.01747"
"28627233099 -0.0173759341755097 -0.0172793078021225 -0.0171829837176374 -0.01"
"70869620245739 -0.0169912428135218 -0.0168958261631815 -0.0168007121404048 -0"
".0167059008002352 -0.0166113921859489 -0.0165171863290957 -0.0164232832495407"
" -0.0163296829555049 -0.0162363854436076 -0.0161433906989074 -0.0160506986949"
"448 -0.015958309393784 -0.015866222746055 -0.0157744386909965 -0.015682957156"
"4983 -0.0155917780591441 -0.0155009013042547 -0.0154103267859306 -0.015320054"
"3870961 -0.0152300839795423 -0.015140415423971 -0.015051048570038 -0.01496198"
"32563981 -0.0148732193107483 -0.0147847565498726 -0.0146965947796863 -0.01460"
"87337952809 -0.0145211733809685 -0.0144339133103274 -0.0143469533462465 -0.01"
"42602932409708 -0.0141739327361474 -0.0140878715628702 -0.0140021094417262 -0"
".0139166460828414 -0.0138314811859265 -0.0137466144403234 -0.0136620455250515"
" -0.0135777741088538 -0.0134937998502444 -0.0134101223975541 -0.0133267413889"
"785 -0.0132436564526242 -0.0131608672065563 -0.0130783732588459 -0.0129961742"
"076174 -0.0129142696410961 -0.012832659137656 -0.012751342265868 -0.012670318"
"5845471 -0.0125895876428016 -0.0125091489800805 -0.0124290021262225 -0.012349"
"1466015044 -0.0122695819166894 -0.0121903075730767 -0.0121113230625494 -0.012"
"0326278676247 -0.0119542214615019 -0.0118761033081128 -0.0117982728621703 -0."
"0117207295692183 -0.0116434728656812 -0.0115665021789141 -0.0114898169272519 "
"-0.0114134165200602 -0.0113373003577847 -0.0112614678320018 -0.01118591832546"
"89 -0.0111106512121748 -0.0110356658573903 -0.0109609616177186 -0.01088653784"
"11467 -0.0108123938670956 -0.0107385290264717 -0.0106649426417178 -0.01059163"
"40268641 -0.0105186024875798 -0.0104458473212242 -0.0103733678168983 -0.01030"
"11632554966 -0.0102292329097583 -0.0101575760443194 -0.0100861919157647 -0.01"
"00150797726792 -0.00994423885570079 -0.00987366839757198 -0.00980336762319217"
" -0.00973333574967011 -0.00966357198637618 -0.00959407553499483 -0.0095248455"
"8957725 -0.00945588133659398 -0.00938718195498756 -0.00931874661622543 -0.009"
"25057448435273 -0.00918266471604532 -0.00911501646066278 -0.0090476288603015 "
"-0.00898050104984791 -0.00891363215703172 -0.00884702130247916 -0.00878066759"
"976649 -0.00871457015547342 -0.00864872806923657 -0.00858314043380315 -0.0085"
"1780633508459 -0.00845272485221023 -0.00838789505758116 -0.00832331601692397 "
"-0.00825898678934476 -0.00819490642738305 -0.00813107397706576 -0.00806748847"
"796133 -0.0080041489632339 -0.00794105445969733 -0.00787820398786958 -0.00781"
"559656202698 -0.00775323119025845 -0.00769110687452004 -0.0076292226106892 -0"
".00756757738861939 -0.00750617019219454 -0.00744499999938356 -0.0073840657822"
"9505 -0.00732336650723191 -0.00726290113474592 -0.00720266861969264 -0.007142"
"66791128607 -0.0070828979531534 -0.00702335768338997 -0.00696404603461402 -0."
"00690496193402165 -0.00684610430344174 -0.00678747205939086 -0.00672906411312"
"834 -0.00667087937071123 -0.00661291673304929 -0.00655517509596019 -0.0064976"
"5335022448 -0.00644035038164073 -0.0063832650710807 -0.00632639629454443 -0.0"
"0626974292321546 -0.00621330382351604 -0.00615707785716221 -0.006101063881219"
"17 -0.00604526074815644 -0.00598966730590305 -0.00593428239790295 -0.00587910"
"486317012 -0.00582413353634391 -0.00576936724774436 -0.00571480482342742 -0.0"
"0566044508524029 -0.00560628685087671 -0.00555232893393223 -0.005498570143959"
"57 -0.00544500928652391 -0.0053916451632581 -0.00533847657191812 -0.005285502"
"30643826 -0.00523272115698642 -0.00518013191001948 -0.00512773334833848 -0.00"
"507552425114395 -0.00502350339409116 -0.00497166954934536 -0.0049200214856370"
"4 -0.00486855796831716 -0.00481727775941232 -0.00476617961768 -0.004715262298"
"66377 -0.00466452455474833 -0.00461396513521482 -0.00456358278629583 -0.00451"
"337625123051 -0.00446334427031974 -0.00441348558098106 -0.00436379891780379 -"
"0.00431428301260403 -0.00426493659447959 -0.00421575838986498 -0.004166747122"
"58633 -0.00411790151391626 -0.00406922028262874 -0.00402070214505396 -0.00397"
"234581513303 -0.00392415000447283 -0.00387611342240065 -0.00382823477601894 -"
"0.0037805127702599 -0.00373294610794008 -0.00368553348981499 -0.0036382736146"
"3357 -0.00359116517919265 -0.00354420687839144 -0.00349739740528588 -0.003450"
"73545114294 -0.00340421970549497 -0.00335784885619388 -0.00331162158946537 -0"
".00326553658996306 -0.00321959254082253 -0.0031737881237154 -0.00312812201890"
"328 -0.00308259290529168 -0.00303719946048387 -0.00299194036083473 -0.0029468"
"1428150437 -0.00290181989651197 -0.00285695587878925 -0.00281222090023413 -0."
"00276761363176418 -0.00272313274337 -0.00267877690416867 -0.00263454478245699"
" -0.00259043504576469 -0.00254644636090759 -0.00250257739404073 -0.0024588268"
"1071129 -0.00241519327591162 -0.00237167545413201 -0.00232827200941357 -0.002"
"28498160540088 -0.00224180290539461 -0.00219873457240412 -0.00215577526919994"
" -0.00211292365836608 -0.00207017840235244 -0.002027538163527 -0.001985001604"
"22793 -0.0019425673868157 -0.00190023417372503 -0.00185800062751678 -0.001815"
"86541092975 -0.00177382718693237 -0.00173188461877433 -0.00169003637003814 -0"
".00164828110469047 -0.00160661748713361 -0.00156504418225662 -0.0015235598554"
"865 -0.00148216317283929 -0.00144085280097097 -0.00139962740722832 -0.0013584"
"8565969972 -0.00131742622726575 -0.00127644777964976 -0.00123554898746837 -0."
"0011947285222817 -0.00115398505664374 -0.0011133172641524 -0.0010727238194995"
"6 -0.001032203398521 -0.000991754678246175 -0.000951376336947972 -0.000911067"
"05419226 -0.000870825510887338 -0.000830650389333369 -0.000790540373271586 -0"
".0007504941479334 -0.00071051040008948 -0.000670587818098625 -0.0006307250919"
"56504 -0.000590920913344405 -0.000551173975677687 -0.000511482974154276 -0.00"
"0471846605802939 -0.000432263569531421 -0.000392732566174567 -0.0003532522985"
"42218 -0.000313821471466977 -0.000274438791851957 -0.000235102968718289 -0.00"
"019581271325251 -0.000156566738853932 -0.000117363761181711 -7.82024982019494"
"e-005 -3.90816702345629e-005]"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "4"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  distributed_mem	  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [1, 1]
		  Position		  [385, 325, 430, 375]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  en			  off
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [220, 84, 260, 116]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [220, 149, 260, 181]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret3"
		  Ports			  [1, 1]
		  Position		  [220, 214, 260, 246]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret4"
		  Ports			  [1, 1]
		  Position		  [220, 279, 260, 311]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [360, 28, 390, 42]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [130, 28, 160, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coeff"
		  Position		  [450, 343, 480, 357]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Register"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  DstBlock		  "coeff"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM4"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "ROM1"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ROM2"
		  SrcPort		  1
		  DstBlock		  "Reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ROM3"
		  SrcPort		  1
		  DstBlock		  "Reinterpret3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret3"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "ROM4"
		  SrcPort		  1
		  DstBlock		  "Reinterpret4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret4"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  4
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay"
	      Ports		      [1, 1]
	      Position		      [350, 74, 390, 116]
	      LinkData {
		BlockName		"Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      SourceBlock	      "casper_library/Delays/sync_delay"
	      SourceType	      "sync_delay"
	      ShowPortLabels	      on
	      DelayLen		      "2^(PFBSize-n_inputs)"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [415, 28, 445, 42]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [415, 88, 445, 102]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "coeff_out"
	      Position		      [300, 253, 330, 267]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "taps_out"
	      Position		      [505, 193, 535, 207]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      Points		      [10, 0; 0, 35]
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "taps_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Mult"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "coeff_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_coeff_gen"
	      SrcPort		      1
	      Points		      [0, -50; 125, 0]
	      Branch {
		DstBlock		"delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, 115]
		DstBlock		"Reinterpret2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "pfb_coeff_gen"
	      SrcPort		      2
	      Points		      [145, 0; 0, -5]
	      DstBlock		      "sync_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_coeff_gen"
	      SrcPort		      3
	      Points		      [90, 0; 0, 95]
	      Branch {
		Points			[0, 0]
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 50]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [-20, 0]
	      DstBlock		      "pfb_coeff_gen"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [-20, 0]
	      DstBlock		      "pfb_coeff_gen"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pol1_in1_last_tap"
	  Ports			  [4, 2]
	  Position		  [600, 52, 700, 83]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "taps=4"
	  AncestorBlock		  "casper_library/PFBs/last_tap_real"
	  UserDataPersistent	  on
	  UserData		  "DataTag73"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "last_tap_real"
	  MaskPromptString	  "Total Number of Taps:|Input Bitwidth:|Outpu"
"t Bitwidth:|Coeff Bitwidth:|Add Latency|Mult Latency|Quantization Behavior"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup(Truncat"
"e|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values))"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,"
	  MaskVariables		  "TotalTaps=@1;BitWidthIn=@2;BitWidthOut=@3;C"
"oeffBitWidth=@4;add_latency=@5;mult_latency=@6;quantization=&7;"
	  MaskInitialization	  "last_tap_real_init(gcb,...\n    'TotalTaps'"
", TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'BitWidthOut', BitWidt"
"hOut,...\n    'CoeffBitWidth', CoeffBitWidth,...\n    'add_latency', add_late"
"ncy,...\n    'mult_latency', mult_latency,...\n    'quantization', quantizati"
"on);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|8|18|8|4|6|Truncate"
	  MaskTabNameString	  ",,,,,,"
	  System {
	    Name		    "pol1_in1_last_tap"
	    Location		    [517, 336, 1195, 850]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [30, 133, 60, 147]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [275, 243, 305, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "coeff"
	      Position		      [50, 188, 80, 202]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "taps"
	      Position		      [250, 188, 280, 202]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [310, 155, 360, 210]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [320, 227, 365, 273]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "mult_latency"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [175, 142, 225, 193]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [100, 179, 140, 211]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "CoeffBitWidth - 1"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [100, 124, 140, 156]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "BitWidthIn - 1"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [245, 154, 285, 186]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pfb_real_add_tree"
	      Ports		      [2, 2]
	      Position		      [390, 174, 485, 216]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=4, add_latency=4"
	      UserDataPersistent      on
	      UserData		      "DataTag74"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "pfb_real_add_tree"
	      MaskPromptString	      "Total Number of Taps:|Input Bitwidth:|O"
"utput Bitwidth:|Coeff Bitwidth:|Add Latency|Quantization Behavior"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "TotalTaps=@1;BitWidthIn=@2;BitWidthOut="
"@3;CoeffBitWidth=@4;add_latency=@5;quantization=&6;"
	      MaskInitialization      "pfb_real_add_tree_init(gcb, ...\n    'T"
"otalTaps', TotalTaps, ...\n    'BitWidthIn', BitWidthIn, ...\n    'BitWidthOu"
"t', BitWidthOut, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'add_laten"
"cy', add_latency, ...\n    'quantization', quantization);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|8|18|8|4|Truncate"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"pfb_real_add_tree"
		Location		[594, 266, 1132, 846]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [15, 123, 45, 137]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 28, 45, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint0"
		  Ports			  [1, 1]
		  Position		  [130, 114, 160, 126]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth + BitWidthIn - 2"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint1"
		  Ports			  [1, 1]
		  Position		  [130, 164, 160, 176]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth + BitWidthIn - 2"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint2"
		  Ports			  [1, 1]
		  Position		  [130, 214, 160, 226]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth + BitWidthIn - 2"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint3"
		  Ports			  [1, 1]
		  Position		  [130, 264, 160, 276]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth + BitWidthIn - 2"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice0"
		  Ports			  [1, 1]
		  Position		  [70, 114, 115, 126]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "CoeffBitWidth + BitWidthIn"
		  bit1			  "-0*(CoeffBitWidth + BitWidthIn)"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [70, 164, 115, 176]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "CoeffBitWidth + BitWidthIn"
		  bit1			  "-1*(CoeffBitWidth + BitWidthIn)"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  Ports			  [1, 1]
		  Position		  [70, 214, 115, 226]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "CoeffBitWidth + BitWidthIn"
		  bit1			  "-2*(CoeffBitWidth + BitWidthIn)"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3"
		  Ports			  [1, 1]
		  Position		  [70, 264, 115, 276]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "CoeffBitWidth + BitWidthIn"
		  bit1			  "-3*(CoeffBitWidth + BitWidthIn)"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree1"
		  Ports			  [5, 2]
		  Position		  [200, 115, 350, 315]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "latency 8"
		  AncestorBlock		  "casper_library/Misc/adder_tree"
		  UserDataPersistent	  on
		  UserData		  "DataTag75"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "adder_tree"
		  MaskDescription	  "Sums all inputs using a tree of add"
"s and delays."
		  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''),"
" ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		  MaskPromptString	  "Number of Inputs|Add Latency"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_inputs=@1;latency=@2;"
		  MaskInitialization	  "adder_tree_init(gcb, ...\n    'n_in"
"puts', n_inputs, ...\n    'latency', latency);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|4"
		  MaskTabNameString	  ","
		  System {
		    Name		    "adder_tree1"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [30, 142, 60, 158]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din4"
		    Position		    [30, 182, 60, 198]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "4"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr2"
		    Ports		    [2, 1]
		    Position		    [130, 120, 170, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "4"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr3"
		    Ports		    [2, 1]
		    Position		    [230, 40, 270, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "4"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "8"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [330, 17, 360, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [330, 42, 360, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din4"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr2"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr3"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert1"
		  Ports			  [1, 1]
		  Position		  [500, 213, 530, 227]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidthOut"
		  bin_pt		  "BitWidthOut-1"
		  quantization		  "Truncate"
		  overflow		  "Saturate"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay1"
		  Ports			  [1, 1]
		  Position		  [400, 150, 430, 180]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "4"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "scale1"
		  Ports			  [1, 1]
		  Position		  [400, 213, 430, 227]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "-3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [600, 202, 630, 218]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [600, 28, 630, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "adder_tree1"
		  SrcPort		  2
		  DstBlock		  "scale1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "scale1"
		  SrcPort		  1
		  DstBlock		  "convert1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree1"
		  SrcPort		  1
		  DstBlock		  "delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay1"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Slice0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice0"
		  SrcPort		  1
		  DstBlock		  "Reint0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint0"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "Reint1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint1"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  DstBlock		  "Reint2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint2"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Slice3"
		  SrcPort		  1
		  DstBlock		  "Reint3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint3"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  5
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [505, 168, 535, 182]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [510, 198, 540, 212]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "pfb_real_add_tree"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      Points		      [0, 15]
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Reinterpret2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "Mult"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "coeff"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "pfb_real_add_tree"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "taps"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_real_add_tree"
	      SrcPort		      2
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "pfb_real_add_tree"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "pol1_in1_tap2"
	  Ports			  [4, 4]
	  Position		  [300, 52, 400, 83]
	  BackgroundColor	  "gray"
	  LinkData {
	    BlockName		    "delay/delay_bram/Constant2"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant1"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant2"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant3"
	    DialogParameters {
	      equ		      "P=C"
	    }
	  }
	  SourceBlock		  "casper_library/PFBs/tap_real"
	  SourceType		  "pfb_tap_real"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "pol1_in1_tap3"
	  Ports			  [4, 4]
	  Position		  [450, 52, 550, 83]
	  BackgroundColor	  "gray"
	  LinkData {
	    BlockName		    "delay/delay_bram/Constant2"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant1"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant2"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant3"
	    DialogParameters {
	      equ		      "P=C"
	    }
	  }
	  SourceBlock		  "casper_library/PFBs/tap_real"
	  SourceType		  "pfb_tap_real"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pol1_in2_first_tap"
	  Ports			  [2, 4]
	  Position		  [150, 102, 250, 133]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "input=1, taps=4"
	  AncestorBlock		  "casper_library/PFBs/first_tap_real"
	  UserDataPersistent	  on
	  UserData		  "DataTag76"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "first_tap_real"
	  MaskPromptString	  "This is input number:|Size of PFB: (2^? pnt"
"s)|Bitwidth of Coefficients:|Total Number of Taps:|Input Bitwidth:|Implement "
"Coeff Gen in Distributed Memory:|Windowing Function:|Mult Latency|BRAM Latenc"
"y|Number of Simultaneous Inputs: (2^?)|Bit Width (normal=1)"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup(bartlet"
"t|barthannwin|blackman|blackmanharris|bohamwin|chebwin|flattopwin|gausswin|ha"
"mming|hann|kaiser|nuttallwin|parzenwin|rectwin|tukeywin|triang),edit,edit,edi"
"t,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,"
	  MaskVariables		  "nput=@1;PFBSize=@2;CoeffBitWidth=@3;TotalTa"
"ps=@4;BitWidthIn=@5;CoeffDistMem=@6;WindowType=&7;mult_latency=@8;bram_latenc"
"y=@9;n_inputs=@10;fwidth=@11;"
	  MaskInitialization	  "first_tap_real_init(gcb,...\n    'nput', np"
"ut,...\n    'PFBSize', PFBSize,...\n    'CoeffBitWidth', CoeffBitWidth,...\n "
"   'TotalTaps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'CoeffDi"
"stMem', CoeffDistMem,...\n    'WindowType', WindowType,...\n    'mult_latency"
"', mult_latency,...\n    'bram_latency', bram_latency,...\n    'n_inputs', n_"
"inputs,...\n    'fwidth', fwidth);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|12|8|4|8|0|hamming|6|4|2|1"
	  MaskTabNameString	  ",,,,,,,,,,"
	  System {
	    Name		    "pol1_in2_first_tap"
	    Location		    [351, 272, 885, 853]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [35, 33, 65, 47]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [35, 73, 65, 87]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [365, 172, 415, 223]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [290, 194, 330, 226]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "CoeffBitWidth - 1"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [440, 184, 480, 216]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [290, 134, 330, 166]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "BitWidthIn - 1"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [230, 196, 275, 224]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "CoeffBitWidth"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [235, 246, 280, 274]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "CoeffBitWidth * (TotalTaps - 1)"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "CoeffBitWidth"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay"
	      Ports		      [1, 1]
	      Position		      [350, 15, 395, 55]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"delay_bram"
		DialogParameters {
		  DelayLen		  "2^(PFBSize-n_inputs)"
		  bram_latency		  "bram_latency"
		}
		BlockName		"delay_bram/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      BlockChoice	      "delay_bram"
	      TemplateBlock	      "casper_library/Delays/delay"
	      MemberBlocks	      "delay_bram,delay_slr"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"delay"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_bram"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Delays/delay_bram"
		  SourceType		  "delay_bram"
		  ShowPortLabels	  on
		  DelayLen		  "2^(PFBSize-n_inputs)"
		  bram_latency		  "bram_latency"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "delay_bram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_bram"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pfb_coeff_gen"
	      Ports		      [2, 3]
	      Position		      [65, 75, 115, 125]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "PFBSize=12, n_inputs=2, taps=4"
	      AncestorBlock	      "casper_library/PFBs/pfb_coeff_gen"
	      UserDataPersistent      on
	      UserData		      "DataTag77"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "pfb_coeff_gen"
	      MaskPromptString	      "Size of PFB: (2^? pnts)|Bitwidth of Coe"
"fficients:|Total Number of Taps:|Implement Coeff Gen in Distributed Memory|Wi"
"ndowing Function: |BRAM Latency|Number of Simultaneous Inputs: (2^?)|This is "
"input number:|Bin Width (normal=1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,edit"
",edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,"
	      MaskVariables	      "PFBSize=@1;CoeffBitWidth=@2;TotalTaps=@"
"3;CoeffDistMem=@4;WindowType=&5;bram_latency=@6;n_inputs=@7;nput=@8;fwidth=@9"
";"
	      MaskInitialization      "pfb_coeff_gen_init(gcb, ...\n    'PFBSi"
"ze', PFBSize, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'TotalTaps', "
"TotalTaps, ...\n    'CoeffDistMem', CoeffDistMem, ...\n    'WindowType', Wind"
"owType, ...\n    'bram_latency', bram_latency, ...\n    'n_inputs', n_inputs,"
" ...\n    'nput', nput, ...\n    'fwidth', fwidth);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "12|8|4|0|hamming|4|2|1|1"
	      MaskTabNameString	      ",,,,,,,,"
	      System {
		Name			"pfb_coeff_gen"
		Location		[410, 101, 923, 771]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [235, 28, 265, 42]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 93, 45, 107]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [4, 1]
		  Position		  [310, 99, 365, 646]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "4"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [65, 75, 115, 125]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "10"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  on
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [65, 17, 110, 63]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "bram_latency+1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [290, 17, 335, 63]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "5"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM1"
		  Ports			  [1, 1]
		  Position		  [150, 74, 200, 126]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "1024"
		  initVector		  "[-9.76682041096655e-006 -4.88583422"
"828188e-005 -8.79896057392605e-005 -0.000127161889042145 -0.00016637647283676"
" -0.000205634640104953 -0.000244937676118224 -0.000284286868390688 -0.0003236"
"83506631797 -0.000363128882699047 -0.000402624290550542 -0.000442171026197326"
" -0.000481770387655752 -0.000521423674899556 -0.000561132189811922 -0.0006008"
"97236137418 -0.000640720119433707 -0.000680602147023241 -0.000720544627944829"
" -0.000760548872904983 -0.000800616194229252 -0.000840747905813429 -0.0008809"
"45323074528 -0.000921209762901825 -0.000961542543607595 -0.00100194498487787 "
"-0.00104241840772305 -0.00108296413442834 -0.00112358348850416 -0.00116427779"
"463642 -0.00120504837863661 -0.0012458965673919 -0.00128682368881508 -0.00132"
"783107179433 -0.00136892004614302 -0.00141009194254927 -0.00145134809252546 -"
"0.00149268982835772 -0.00153411848305515 -0.00157563539029908 -0.001617241884"
"39217 -0.00165893930020741 -0.00170072897313705 -0.00174261223904142 -0.00178"
"459043419762 -0.00182666489524821 -0.00186883695914968 -0.00191110796312089 -"
"0.00195347924459153 -0.00199595214115024 -0.00203852799049285 -0.002081208130"
"3705 -0.00212399389853753 -0.0021668866326995 -0.00220988767046099 -0.0022529"
"9834927326 -0.00229622000638206 -0.00233955397877506 -0.00238300160312942 -0."
"00242656421575926 -0.00247024315256288 -0.00251403974897009 -0.00255795533988"
"945 -0.00260199125965526 -0.0026461488419747 -0.00269042941987476 -0.00273483"
"432564911 -0.002779364890805 -0.0028240224460099 -0.00286880832103828 -0.0029"
"137238447182 -0.00295877034487785 -0.00300394914829205 -0.00304926158062866 -"
"0.00309470896639497 -0.00314029262888394 -0.00318601389012054 -0.003231874070"
"80781 -0.00327787449027308 -0.00332401646641397 -0.00337030131564441 -0.00341"
"673035284064 -0.00346330489128705 -0.00351002624262205 -0.00355689571678388 -"
"0.00360391462195635 -0.00365108426451447 -0.00369840594897025 -0.003745880977"
"91812 -0.00379351065198066 -0.00384129626975395 -0.00388923912775315 -0.00393"
"734052035792 -0.00398560173975772 -0.00403402407589725 -0.00408260881642171 -"
"0.00413135724662209 -0.00418027064938035 -0.00422935030511474 -0.004278597491"
"72478 -0.00432801348453662 -0.00437759955624789 -0.00442735697687297 -0.00447"
"728701368796 -0.00452739093117563 -0.00457766999097051 -0.0046281254518038 -0"
".00467875856944828 -0.00472957059666325 -0.00478056278313946 -0.0048317363754"
"4388 -0.00488309261696466 -0.00493463274785586 -0.00498635800498232 -0.005038"
"26962186448 -0.00509036882862308 -0.00514265685192399 -0.00519513491492299 -0"
".00524780423721044 -0.00530066603475603 -0.00535372151985359 -0.0054069719010"
"6568 -0.00546041838316842 -0.0055140621670961 -0.00556790444988593 -0.0056219"
"4642462277 -0.00567618928038374 -0.00573063420218297 -0.00578528237091635 -0."
"00584013496330611 -0.00589519315184559 -0.00595045810474401 -0.00600593098587"
"103 -0.00606161295470161 -0.00611750516626069 -0.00617360877106786 -0.0062299"
"2491508224 -0.00628645473964713 -0.00634319938143482 -0.00640015997239141 -0."
"00645733763968154 -0.00651473350563325 -0.00657234868768286 -0.00663018429831"
"97 -0.00668824144503117 -0.00674652123024745 -0.00680502475128651 -0.00686375"
"310029912 -0.00692270736421366 -0.00698188862468126 -0.00704129795802075 -0.0"
"0710093643516373 -0.00716080512159964 -0.00722090507732094 -0.007281237356768"
"14 -0.00734180300877511 -0.00740260307651418 -0.00746363859744146 -0.00752491"
"060324215 -0.00758642011977578 -0.00764816816702166 -0.00771015575902429 -0.0"
"0777238390383876 -0.00783485360347625 -0.00789756585384965 -0.007960521644719"
"04 -0.00802372195963744 -0.00808716777589637 -0.00815086006447168 -0.00821479"
"978996931 -0.00827898791057111 -0.00834342537798073 -0.00840811313736961 -0.0"
"0847305212732294 -0.00853824327978569 -0.00860368752000887 -0.008669385766495"
"5 -0.00873533893094703 -0.00880154791820957 -0.00886801362622019 -0.008934736"
"94595353 -0.00900171876136809 -0.00906895994935291 -0.00913646137967425 -0.00"
"920422391492213 -0.00927224841045724 -0.00934053571435778 -0.0094090866673662"
"7 -0.00947790210283668 -0.00954698284668141 -0.00961632971731846 -0.009685943"
"52561868 -0.00975582507485306 -0.00982597516064005 -0.0098963945708932 -0.009"
"96708408576851 -0.0100380444776122 -0.0101092765109083 -0.0101807809422268 -0"
".010252558520171 -0.010324609985326 -0.0103969360702065 -0.0104695374992049 -"
"0.0105424149885401 -0.010615569246205 -0.0106890009719157 -0.0107627108570598"
" -0.0108366995846448 -0.0109109678292472 -0.0109855162569613 -0.0110603455253"
"478 -0.0111354562833834 -0.0112108491714095 -0.0112865248210817 -0.0113624838"
"553191 -0.0114387268882537 -0.0115152545251802 -0.0115920673625055 -0.0116691"
"659876987 -0.0117465509792405 -0.0118242229065742 -0.0119021823300548 -0.0119"
"804298009001 -0.0120589658611404 -0.0121377910435696 -0.0122169058716955 -0.0"
"122963108596904 -0.0123760065123425 -0.0124559933250063 -0.012536271783554 -0"
".012616842364327 -0.0126977055340865 -0.0127788617499659 -0.0128603114594218 "
"-0.012942055100186 -0.0130240931002174 -0.0131064258776538 -0.013189053840764"
"4 -0.013271977387902 -0.0133551969074551 -0.0134387127778008 -0.0135225253672"
"576 -0.0136066350340378 -0.0136910421262011 -0.0137757469816069 -0.0138607499"
"278685 -0.0139460512823058 -0.0140316513518993 -0.0141175504332437 -0.0142037"
"488125014 -0.0142902467653572 -0.0143770445569719 -0.0144641424419369 -0.0145"
"515406642283 -0.0146392394571621 -0.0147272390433486 -0.0148155396346472 -0.0"
"14904141432122 -0.0149930446259963 -0.0150822493956089 -0.0151717559093689 -0"
".0152615643247119 -0.0153516747880557 -0.0154420874347564 -0.0155328023890646"
" -0.0156238197640818 -0.0157151396617172 -0.0158067621726439 -0.0158986873762"
"563 -0.0159909153406269 -0.0160834461224638 -0.0161762797670677 -0.0162694163"
"0829 -0.0163628557684901 -0.0164565981584937 -0.0165506434775507 -0.016644991"
"7132936 -0.016739642841696 -0.0168345968270312 -0.0169298536218311 -0.0170254"
"131668453 -0.017121275391 -0.0172174402113578 -0.0173139075330772 -0.01741067"
"72493721 -0.017507749241472 -0.0176051233785823 -0.0177027995178442 -0.017800"
"7775042956 -0.0178990571708319 -0.0179976383381665 -0.0180965208147925 -0.018"
"1957043969432 -0.0182951888685547 -0.0183949740012267 -0.0184950595541848 -0."
"0185954452742427 -0.018696130895764 -0.0187971161406257 -0.0188984007181798 -"
"0.0189999843252171 -0.0191018666459297 -0.0192040473518751 -0.019306526101938"
"7 -0.0194093025422987 -0.0195123763063891 -0.0196157470148645 -0.019719414275"
"5644 -0.0198233776834774 -0.0199276368207066 -0.0200321912564343 -0.020137040"
"5468871 -0.020242184235302 -0.0203476218518913 -0.0204533529138089 -0.0205593"
"769251167 -0.0206656933767504 -0.0207723017464863 -0.0208792014989084 -0.0209"
"863920853748 -0.0210938729439855 -0.0212016434995495 -0.0213097031635528 -0.0"
"214180513341262 -0.0215266873960132 -0.0216356107205387 -0.0217448206655778 -"
"0.0218543165755239 -0.0219640977812587 -0.0220741636001207 -0.022184513335875"
"3 -0.0222951462786845 -0.0224060617050766 -0.0225172588779167 -0.022628737046"
"3774 -0.022740495445909 -0.022852533298211 -0.022964849811203 -0.023077444178"
"9964 -0.0231903155818656 -0.0233034631862208 -0.0234168861445794 -0.023530583"
"5955388 -0.0236445546637489 -0.0237587984598854 -0.0238733140806225 -0.023988"
"1006086067 -0.0241031571124302 -0.0242184826466052 -0.0243340762515375 -0.024"
"4499369535016 -0.024566063764615 -0.024682455682813 -0.0247991116918244 -0.02"
"49160307611464 -0.0250332118460208 -0.0251506538874096 -0.0252683558119713 -0"
".0253863165320377 -0.0255045349455902 -0.025623009936237 -0.0257417403731905 "
"-0.0258607251112447 -0.0259799629907528 -0.0260994528376057 -0.02621919346321"
"01 -0.0263391836644669 -0.0264594222237503 -0.0265799079088869 -0.02670063947"
"31352 -0.0268216156551649 -0.0269428351790371 -0.0270642967541846 -0.02718599"
"9075392 -0.027307940822777 -0.0274301206617708 -0.0275525372430998 -0.0276751"
"892027672 -0.0277980751620345 -0.027921193727404 -0.0280445434906009 -0.02816"
"81230285561 -0.0282919309033892 -0.0284159656623917 -0.0285402258380103 -0.02"
"86647099478313 -0.0287894164945637 -0.0289143439660244 -0.0290394908351226 -0"
".0291648555598444 -0.0292904365832385 -0.0294162323334012 -0.0295422412234626"
" -0.0296684616515723 -0.029794892000886 -0.0299215306395521 -0.03004837592069"
"83 -0.0301754261824193 -0.0303026797477639 -0.030430134924723 -0.030557790006"
"2175 -0.030685643270087 -0.0308136929790779 -0.0309419373808329 -0.0310703747"
"078799 -0.0311990031776217 -0.0313278209923259 -0.0314568263391146 -0.0315860"
"173899552 -0.0317153923016513 -0.0318449492158331 -0.0319746862589492 -0.0321"
"04601542258 -0.0322346931618197 -0.0323649591984884 -0.0324953977179046 -0.03"
"26260067704881 -0.0327567843914311 -0.0328877286006915 -0.0330188374029867 -0"
".0331501087877873 -0.033281540729312 -0.0334131311865216 -0.0335448781031144 "
"-0.033676779407521 -0.0338088330129002 -0.0339410368171344 -0.034073388702826"
"1 -0.0342058865372942 -0.0343385281725708 -0.0344713114453981 -0.034604234177"
"2259 -0.0347372941742093 -0.0348704892272063 -0.0350038171117767 -0.035137275"
"5881803 -0.0352708624013756 -0.0354045752810197 -0.035538411941467 -0.0356723"
"700817697 -0.0358064473856775 -0.0359406415216383 -0.0360749501427989 -0.0362"
"093708870061 -0.036343901376808 -0.0364785392194558 -0.0366132820069057 -0.03"
"67481273158215 -0.036883072707577 -0.037018115728259 -0.0371532539086706 -0.0"
"372884847643349 -0.0374238057954988 -0.0375592144871371 -0.0376947083089574 -"
"0.0378302847154046 -0.0379659411456664 -0.0381016750236784 -0.038237483758130"
"4 -0.0383733647424719 -0.0385093153549193 -0.0386453329584621 -0.038781414900"
"8703 -0.0389175585147014 -0.0390537611173087 -0.0391900200108491 -0.039326332"
"4822911 -0.0394626958034242 -0.0395991072308672 -0.0397355640060781 -0.039872"
"0633553635 -0.0400086024898884 -0.0401451786056868 -0.0402817888836723 -0.040"
"4184304896487 -0.0405551005743218 -0.0406917962733105 -0.0408285147071589 -0."
"0409652529813486 -0.0411020081863111 -0.041238777397441 -0.0413755576751087 -"
"0.0415123460646743 -0.0416491395965013 -0.0417859352859711 -0.041922730133496"
"8 -0.0420595211245387 -0.0421963052296192 -0.0423330794043383 -0.042469840589"
"3892 -0.0426065857105748 -0.0427433116788238 -0.0428800153902077 -0.043016693"
"7259578 -0.0431533435524827 -0.043289961721386 -0.0434265450694844 -0.0435630"
"904188259 -0.0436995945767091 -0.0438360543357015 -0.0439724664736595 -0.0441"
"088277537477 -0.0442451349244593 -0.0443813847196362 -0.0445175738584897 -0.0"
"446536990456216 -0.0447897569710455 -0.0449257443102085 -0.0450616577240133 -"
"0.0451974938588403 -0.0453332493465702 -0.0454689208046075 -0.045604504835903"
" -0.0457399980289782 -0.0458753969579487 -0.0460106981825488 -0.0461458982481"
"56 -0.0462809936858159 -0.0464159810122675 -0.0465508567299687 -0.04668561732"
"71226 -0.0468202592777031 -0.0469547790414819 -0.0470891730640554 -0.04722343"
"77768718 -0.0473575695972587 -0.0474915649284507 -0.047625420159618 -0.047759"
"1316658949 -0.0478926958084083 -0.0480261089343072 -0.0481593673767919 -0.048"
"2924674551442 -0.0484254054747574 -0.0485581777271664 -0.0486907804900793 -0."
"0488232100274077 -0.0489554625892986 -0.0490875344121662 -0.0492194217187237 "
"-0.0493511207180161 -0.0494826276054525 -0.0496139385628397 -0.04974504975841"
"52 -0.049875957346881 -0.0500066574694377 -0.0501371462538188 -0.050267419814"
"3256 -0.0503974742518617 -0.0505273056539691 -0.0506569100948631 -0.050786283"
"6354687 -0.0509154223234568 -0.0510443221932808 -0.0511729792662136 -0.051301"
"3895503847 -0.0514295490408181 -0.0515574537194697 -0.0516850995552661 -0.051"
"8124825041427 -0.0519395985090828 -0.0520664435001566 -0.0521930133945608 -0."
"0523193040966586 -0.0524453114980194 -0.0525710314774597 -0.0526964599010836 "
"-0.0528215926223238 -0.0529464254819833 -0.0530709543082772 -0.05319517491687"
"41 -0.0533190831109391 -0.0534426746811762 -0.0535659454058714 -0.05368889105"
"09357 -0.0538115073699493 -0.0539337901042047 -0.0540557349827517 -0.05417733"
"77224416 -0.054298594027972 -0.0544194995919323 -0.0545400500948486 -0.054660"
"2412052303 -0.0547800685796155 -0.0548995278626177 -0.0550186146869727 -0.055"
"1373246735854 -0.0552556534315772 -0.0553735965583336 -0.0554911496395524 -0."
"0556083082492917 -0.0557250679500188 -0.0558414242926585 -0.055957372816643 -"
"0.056072909049961 -0.0561880285092075 -0.0563027266996342 -0.0564169991151993"
" -0.0565308412386191 -0.0566442485414182 -0.0567572164839812 -0.0568697405156"
"045 -0.0569818160745476 -0.0570934385880862 -0.0572046034725639 -0.0573153061"
"334455 -0.0574255419653701 -0.0575353063522043 -0.0576445946670959 -0.0577534"
"022725285 -0.057861724520375 -0.0579695567519528 -0.0580768942980783 -0.05818"
"37324791224 -0.0582900666050661 -0.0583958919755556 -0.0585012038799593 -0.05"
"86059975974236 -0.0587102683969296 -0.0588140115373502 -0.0589172222675074 -0"
".0590198958262297 -0.0591220274424099 -0.0592236123350633 -0.0593246457133861"
" -0.059425122776814 -0.0595250387150814 -0.0596243887082803 -0.05972316792692"
"03 -0.0598213715319879 -0.059918994675007 -0.0600160324980993 -0.060112480134"
"0445 -0.0602083327063421 -0.0603035853292717 -0.0603982331079553 -0.060492271"
"1384186 -0.0605856945076531 -0.0606784982936791 -0.0607706775656071 -0.060862"
"227383702 -0.0609531427994455 -0.0610434188555997 -0.0611330505862709 -0.0612"
"220330169736 -0.0613103611646949 -0.0613980300379585 -0.0614850346368904 -0.0"
"61571369953283 -0.0616570309706614 -0.0617420126643483 -0.0618263100015299 -0"
".0619099179413229 -0.0619928314348397 -0.0620750454252561 -0.0621565548478776"
" -0.0622373546302068 -0.0623174396920112 -0.0623968049453902 -0.0624754452948"
"439 -0.0625533556373408 -0.0626305308623863 -0.0627069658520919 -0.0627826554"
"812439 -0.0628575946173725 -0.0629317781208218 -0.0630052008448193 -0.0630778"
"576355458 -0.0631497433322059 -0.0632208527670986 -0.0632911807656879 -0.0633"
"60722146674 -0.0634294717220642 -0.0634974242972451 -0.0635645746710537 -0.06"
"36309176358499 -0.0636964479775885 -0.0637611604758917 -0.063825049904122 -0."
"0638881110294554 -0.0639503386129538 -0.0640117274096395 -0.0640722721685682 "
"-0.0641319676329032 -0.0641908085399896 -0.0642487896214287 -0.06430590560315"
"25 -0.0643621512054988 -0.0644175211432862 -0.0644720101258893 -0.06452561285"
"73146 -0.0645783240362762 -0.0646301383562714 -0.0646810505056577 -0.06473105"
"51677287 -0.064780147020791 -0.0648283207382412 -0.0648755709886429 -0.064921"
"8924358042 -0.0649672797388553 -0.065011727552326 -0.0650552305262243 -0.0650"
"977833061141 -0.0651393805331939 -0.0651800168443757 -0.0652196868723633 -0.0"
"652583852457319 -0.0652961065890073 -0.0653328455227454 -0.0653685966636116 -"
"0.0654033546244615 -0.0654371140144203 -0.0654698694389634 -0.065501615499997"
"2 -0.0655323467959394 -0.0655620579218003 -0.065590743469264 -0.0656183980267"
"692 -0.0656450161795916 -0.0656705925099251 -0.0656951215969636 -0.0657185980"
"169837 -0.0657410163434267 -0.0657623711469809 -0.065782656995665 -0.06580186"
"84549102 -0.065820000087644 -0.0658370464543729 -0.0658530021132663 -0.065867"
"8616202399 -0.0658816195290398 -0.065894270391326 -0.0659058087567574 -0.0659"
"162291730753 -0.0659255261861887 -0.0659336943402586 -0.0659407281777828 -0.0"
"659466222396818 -0.0659513710653828 -0.0659549691929063 -0.065957411158951 -0"
".0659586914989798 -0.0659588047473058 -0.0659577454371782 -0.0659555081008688"
" -0.0659520872697582 -0.0659474774744228 -0.0659416732447211 -0.0659346691098"
"808 -0.065926459598586 -0.0659170392390642 -0.0659064025591741 -0.06589454408"
"64925 -0.0658814583484027 -0.065867139872182 -0.0658515831850895 -0.065834782"
"8144547 -0.0658167332877657 -0.0657974291327574 -0.0657768648775002 -0.065755"
"0350504889 -0.0657319341807314 -0.065707556797838 -0.0656818974321101 -0.0656"
"549506146299 -0.0656267108773497 -0.0655971727531814 -0.0655663307760865 -0.0"
"655341794811656 -0.0655007134047484 -0.0654659270844842 -0.0654298150594315 -"
"0.0653923718701491 -0.065353592058786 -0.0653134701691722 -0.0652720007469095"
" -0.0652291783394624 -0.0651849974962487 -0.0651394527687313 -0.0650925387105"
"087 -0.0650442498774067 -0.0649945808275699 -0.0649435261215528 -0.0648910803"
"224123 -0.0648372379957985 -0.0647819937100475 -0.0647253420362726 -0.0646672"
"775484569 -0.0646077948235456 -0.0645468884415376 -0.064484552985579 -0.06442"
"07830420544 -0.0643555732006806 -0.0642889180545985 -0.0642208122004664 -0.06"
"41512502385527 -0.0640802267728288 -0.0640077364110623 -0.0639337737649103 -0"
".0638583334500124 -0.063781410086084 -0.0637029982970103 -0.0636230927109389 "
"-0.0635416879603743 -0.0634587786822707 -0.0633743595181268 -0.06328842511407"
"86 -0.0632009701209938 -0.0631119891945659 -0.063021476995408 -0.062929428189"
"147 -0.0628358374465177 -0.0627406994434574 -0.0626440088611998 -0.0625457603"
"863697 -0.0624459487110773 -0.0623445685330129 -0.0622416145555411 -0.0621370"
"814877959 -0.0620309640447751 -0.0619232569474353 -0.0618139549227864 -0.0617"
"030527039867 -0.0615905450304376 -0.0614764266478789 -0.0613606923084834 -0.0"
"612433367709524 -0.0611243548006104 -0.0610037411695004 -0.0608814906564792 -"
"0.0607575980473123 -0.0606320581347698 -0.060504865718721 -0.0603760156062299"
" -0.0602455026116512 -0.0601133215567248 -0.0599794672706718 -0.0598439345902"
"896 -0.0597067183600481 -0.0595678134321842 -0.0594272146667982 -0.0592849169"
"31949 -0.0591409151037496 -0.0589952040664628 -0.0588477787125971 -0.05869863"
"3943002 -0.0585477646669636 -0.0583951658023007 -0.0582408322754598 -0.058084"
"7590216117 -0.0579269409847464 -0.0577673731177691 -0.057606050382596 -0.0574"
"429677502499 -0.057278120200956 -0.0571115027242375 -0.0569431103190115 -0.05"
"67729379936844 -0.0566009807662479 -0.0564272336643746 -0.0562516917255138 -0"
".0560743499969869 -0.0558952035360835 -0.0557142474101565 -0.0555314766967184"
" -0.0553468864835364 -0.0551604718687282 -0.0549722279608576 -0.0547821498790"
"303 -0.054590232752989 -0.0543964717232091 -0.0542008619409945 -0.05400339856"
"85727 -0.0538040767791903 -0.0536028917572086 -0.0533998386981988 -0.05319491"
"28090374 -0.0529881093080016 -0.0527794234248645 -0.0525688504009902 -0.05235"
"63854894293 -0.0521420239550136 -0.051925761074452 -0.0517075921364245 -0.051"
"4875124416782 -0.0512655173031214 -0.0510416020459194 -0.0508157620075887 -0."
"0505879925380918 -0.0503582889999327 -0.0501266467682507 -0.0498930612309154 "
"-0.0496575277886215 -0.0494200418549831 -0.0491805988566281 -0.04893919423329"
"24 -0.048695823437915 -0.0484504819367314 -0.0482031652093681 -0.047953868748"
"9369 -0.0477025880621285 -0.0474493186693071 -0.0471940561046034 -0.046936795"
"9160094 -0.0466775336654714 -0.0464162649289839 -0.046152985296683 -0.0458876"
"903729404 -0.045620375776456 -0.0453510371403519 -0.0450796701122651 -0.04480"
"6270354441 -0.0445308335438261 -0.0442533553721612 -0.043973831546074 -0.0436"
"922577871722 -0.0434086298321356 -0.0431229434328091 -0.0428351943562949 -0.0"
"425453783850449 -0.0422534913169528 -0.0419595289654463 -0.0416634871595794 -"
"0.0413653617441235 -0.0410651485796601 -0.0407628435426717 -0.040458442525633"
"8 -0.0401519414371064 -0.0398433362018246 -0.0395326227607908 -0.039219797071"
"3649 -0.0389048551073557 -0.0385877928591115 -0.038268606333611 -0.0379472915"
"545537 -0.0376238445624503 -0.0372982614147129 -0.0369705381857454 -0.0366406"
"709670335 -0.0363086558672343 -0.0359744890122663 -0.0356381665453988 -0.0352"
"996846273417 -0.0349590394363342 -0.0346162271682348 -0.0342712440366095 -0.0"
"339240862728211 -0.033574750126118 -0.0332232318637225 -0.0328695277709193 -0"
".0325136341511436 -0.0321555473260699 -0.0317952636356988 -0.0314327794384457"
" -0.0310680911112281 -0.0307011950495529 -0.0303320876676041 -0.0299607653983"
"292 -0.0295872246935271 -0.0292114620239341 -0.0288334738793108 -0.0284532567"
"685286 -0.0280708072196559 -0.027686121780044 -0.0272991970164135 -0.02691002"
"95149392 -0.0265186158813366 -0.0261249527409466 -0.0257290367388207 -0.02533"
"08645398064 -0.0249304328286318 -0.0245277383099898 -0.0241227777086232 -0.02"
"37155477694086 -0.0233060452574403 -0.0228942669581143 -0.0224802096772119 -0"
".0220638702409834 -0.0216452454962307 -0.021224332310391 -0.0208011275716194 "
"-0.0203756281888712 -0.019947831091985 -0.019517733231764 -0.0190853315800593"
" -0.0186506231298501 -0.0182136048953267 -0.0177742739119709 -0.0173326272366"
"378 -0.0168886619476361 -0.0164423751448094 -0.0159937639496165 -0.0155428255"
"052113 -0.0150895569765234 -0.0146339555503375 -0.0141760184353735 -0.0137157"
"42862365 -0.0132531260841392 -0.0127881653756957 -0.0123208580342849 -0.01185"
"12013794864 -0.0113791927532876 -0.0109048295201611 -0.0104281090671432 -0.00"
"994902880391031 -0.00946758616285716 -0.00898377859917345 -0.0084976035909203"
"6 -0.00800905863910734 -0.00751814126776821 -0.00702484902403743 -0.006529179"
"47822544 -0.00603113022389437 -0.00553069887793351 -0.00502788308063387 -0.00"
"452268049576315 -0.00401508881064016 -0.00350510573620924 -0.0029927290071138"
"3 -0.00247795638177044 -0.00196078564244189 -0.00144121459531084 -0.000919241"
"070552163 -0.000394862922405833]"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "4"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  distributed_mem	  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM2"
		  Ports			  [1, 1]
		  Position		  [150, 139, 200, 191]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "1024"
		  initVector		  "[0.000131921970750505 0.00066111570"
"6329907 0.00119272035746402 0.0017267379729317 0.00226317057708744 0.00280202"
"016979086 0.0033432887263357 0.00388697819737954 0.00443309050887336 0.004981"
"62756199214 0.00553259123306506 0.00608598337350598 0.00664180580974492 0.007"
"200060343159 0.00776074875000423 0.00832387278134701 0.00888943416299681 0.00"
"945743459543828 0.0100278757537642 0.0106007592876082 0.0111760868210785 0.01"
"17538599526915 0.0123340802553053 0.0129167492760546 0.0135018685362848 0.014"
"089439531487 0.0146794637312331 0.0152719425791115 0.0158668774926625 0.01646"
"42698633149 0.0170641210563218 0.017666432410698 0.0182712052391564 0.0188784"
"408280456 0.0194881404372878 0.0201003053003165 0.020714936624015 0.021332035"
"5886546 0.0219516033478342 0.022573641028419 0.0231981497304806 0.02382513052"
"72363 0.0244545844649899 0.0250865125630724 0.0257209158137819 0.026357795182"
"3261 0.0269971516067631 0.0276389859979437 0.0282832992394532 0.0289300921875"
"543 0.0295793656711302 0.0302311204916274 0.0308853574229995 0.03154207721165"
"12 0.0322012805763827 0.0328629682083337 0.0335271407709293 0.034193798899824"
"5 0.0348629432028505 0.03553457425996 0.0362086926231742 0.0368852988165293 0"
".0375643933360236 0.0382459766495644 0.0389300491969168 0.0396166113896508 0."
"0403056636110905 0.0409972062162624 0.0416912395318451 0.0423877638561186 0.0"
"430867794589141 0.0437882865815643 0.0444922854368548 0.0451987762089736 0.04"
"59077590534639 0.0466192340971753 0.0473332014382158 0.0480496611459042 0.048"
"7686132607235 0.0494900577942736 0.0502139947292251 0.050940424019273 0.05166"
"93455890916 0.0524007593342889 0.0531346651213613 0.0538710627876498 0.054609"
"9521412954 0.0553513329611956 0.0560952049969606 0.0568415679688707 0.0575904"
"215678336 0.0583417654553421 0.0590955992634319 0.0598519225946409 0.06061073"
"50219676 0.0613720360888303 0.0621358253090273 0.0629021021666965 0.063670866"
"1162761 0.0644421165824655 0.0652158529601864 0.0659920746145448 0.0667707808"
"807927 0.0675519710642904 0.06833564444047 0.0691218002547983 0.0699104377227"
"4 0.0707015560297224 0.0714951543310997 0.0722912317521176 0.0730897873878786"
" 0.0738908203033078 0.0746943295331192 0.0755003140817814 0.0763087729234851 "
"0.0771197050021103 0.0779331092311937 0.0787489844938971 0.0795673296429756 0"
".0803881435007469 0.0812114248590605 0.0820371724792668 0.0828653850921882 0."
"0836960613980893 0.0845292000666476 0.0853647997369252 0.0862028590173405 0.0"
"870433764856407 0.0878863506888735 0.0887317801433617 0.0895796633346752 0.09"
"04299987176061 0.0912827847161418 0.0921380197234409 0.0929957021018077 0.093"
"8558301826681 0.0947184022665451 0.0955834166230361 0.096450871490789 0.09732"
"07650774799 0.0981930955597905 0.0990678610833867 0.0999450597628969 0.100824"
"689681891 0.101706748892859 0.102591235417194 0.103478147245168 0.10436748233"
"5915 0.105259238617414 0.106153413986466 0.107050006308681 0.107949013418457 "
"0.108850433118963 0.109754263182125 0.110660501348608 0.1115691453278 0.11248"
"0192797796 0.113393641405385 0.114309488766036 0.115227732463879 0.1161483700"
"51699 0.117071399050915 0.117996816951575 0.118924621212337 0.119854809260461"
" 0.120787378491797 0.121722326270772 0.122659649930383 0.123599346772185 0.12"
"4541414066281 0.125485849051313 0.126432648934455 0.127381810891403 0.1283333"
"32066366 0.129287209572061 0.130243440489708 0.131202021869017 0.132162950728"
"188 0.133126224053902 0.134091838801319 0.135059791894069 0.136030080224252 0"
".137002700652432 0.137977650007634 0.138954925087342 0.139934522657494 0.1409"
"16439452484 0.141900672175158 0.142887217496813 0.143876072057195 0.144867232"
"464505 0.14586069529539 0.146856457094953 0.147854514376746 0.14885486362278 "
"0.149857501283519 0.150862423777888 0.151869627493274 0.152879108785532 0.153"
"890863978983 0.154904889366426 0.155921181209138 0.156939735736879 0.15796054"
"9147901 0.158983617608954 0.160008937255289 0.161036504190669 0.1620663144873"
"73 0.163098364186211 0.164132649296523 0.165169165796195 0.166207909631668 0."
"167248876717944 0.168292062938599 0.169337464145795 0.170385076160291 0.17143"
"489477145 0.172486915737259 0.173541134784335 0.174597547607944 0.17565614987"
"201 0.176716937209129 0.17777990522059 0.178845049476381 0.17991236551521 0.1"
"80981848844523 0.182053494940514 0.183127299248147 0.184203257181169 0.185281"
"364122135 0.186361615422418 0.187444006402234 0.188528532350656 0.18961518852"
"5639 0.190703970154036 0.191794872431622 0.192887890523113 0.193983019562185 "
"0.195080254651502 0.196179590862735 0.197281023236584 0.198384546782804 0.199"
"490156480227 0.200597847276787 0.201707614089545 0.202819451804713 0.20393335"
"5277682 0.205049319333047 0.206167338764633 0.207287408335522 0.2084095227780"
"83 0.209533676793998 0.21065986505429 0.211788082199354 0.212918322838984 0.2"
"14050581552407 0.215184852888307 0.216321131364862 0.217459411469772 0.218599"
"687660293 0.219741954363265 0.22088620597515 0.222032436862063 0.223180641359"
"803 0.224330813773891 0.225482948379602 0.226637039422004 0.227793081115986 0"
".228951067646301 0.230110993167601 0.231272851804469 0.232436637651464 0.2336"
"02344773153 0.234769967204149 0.235939498949157 0.237110933983003 0.238284266"
"25068 0.239459489667389 0.240636598118574 0.241815585459969 0.242996445517634"
" 0.244179172088002 0.245363758937917 0.246550199804682 0.247738488396096 0.24"
"8928618390503 0.250120583436833 0.251314377154648 0.252509993134189 0.2537074"
"24936418 0.254906666093064 0.256107710106674 0.257310550450657 0.258515180569"
"329 0.259721593877967 0.260929783762852 0.262139743581318 0.263351466661806 0"
".264564946303907 0.26578017577842 0.266997148327394 0.268215857164186 0.26943"
"6295473508 0.270658456411481 0.27188233310569 0.273107918655229 0.27433520613"
"0763 0.275564188574578 0.276794859000632 0.278027210394616 0.279261235714005 "
"0.280496927888114 0.281734279818155 0.282973284377293 0.284213934410703 0.285"
"456222735625 0.286700142141427 0.287945685389657 0.289192845214108 0.29044161"
"432087 0.291691985388398 0.292943951067562 0.294197503981717 0.29545263672675"
"8 0.296709341871183 0.297967611956155 0.299227439495561 0.300488816976083 0.3"
"0175173685725 0.303016191571511 0.304282173524291 0.305549675094064 0.3068186"
"88632408 0.308089206464079 0.309361220887072 0.310634724172686 0.311909708565"
"595 0.313186166283912 0.314464089519256 0.315743470436821 0.317024301175444 0"
".318306573847673 0.319590280539839 0.32087541331212 0.322161964198617 0.32344"
"9925207418 0.324739288320677 0.326030045494676 0.327322188659905 0.3286157097"
"21127 0.329910600557456 0.331206853022426 0.332504458944068 0.33380341012498 "
"0.335103698342404 0.336405315348298 0.337708252869414 0.33901250260737 0.3403"
"18056238731 0.341624905415078 0.342933041763091 0.344242456884624 0.345553142"
"35678 0.346865089731992 0.348178290538101 0.349492736278434 0.350808418431882"
" 0.352125328452981 0.353443457771992 0.35476279779498 0.356083339903896 0.357"
"40507545666 0.358727995787235 0.360052092205719 0.361377355998421 0.362703778"
"427944 0.364031350733271 0.365360064129847 0.36668990980966 0.368020878941332"
" 0.369352962670198 0.370686152118391 0.372020438384934 0.373355812545816 0.37"
"4692265654089 0.376029788739944 0.377368372810808 0.378708008851423 0.3800486"
"87823939 0.381390400668002 0.382733138300838 0.38407689161735 0.3854216514901"
"99 0.386767408769897 0.388114154284901 0.389461878841697 0.390810573224895 0."
"392160228197318 0.393510834500096 0.394862382852757 0.396214863953318 0.39756"
"8268478378 0.398922587083213 0.400277810401868 0.401633929047253 0.4029909336"
"11232 0.404348814664723 0.40570756275779 0.407067168419741 0.408427622159219 "
"0.409788914464303 0.4111510358026 0.412513976621347 0.413877727347502 0.41524"
"2278387847 0.41660762012908 0.417973742937921 0.4193406371612 0.4207082931259"
"67 0.422076701139584 0.423445851489824 0.424815734444979 0.426186340253948 0."
"42755765914635 0.428929681332615 0.430302397004091 0.431675796333145 0.433049"
"869473262 0.43442460655915 0.435799997706842 0.437176033013798 0.438552702559"
"011 0.439929996403106 0.441307904588448 0.442686417139246 0.444065524061655 0"
".445445215343883 0.446825480956294 0.448206310851518 0.449587694964554 0.4509"
"69623212873 0.452352085496532 0.453735071698274 0.45511857168364 0.4565025753"
"01073 0.457887072382028 0.45927205274108 0.46065750617603 0.462043422468017 0"
".463429791381626 0.464816602664996 0.466203846049931 0.467591511252009 0.4689"
"79587970694 0.470368065889445 0.471756934675827 0.473146183981623 0.474535803"
"442944 0.475925782680344 0.477316111298926 0.478706778888463 0.48009777502350"
"1 0.481489089263479 0.48288071115284 0.484272630221144 0.485664835983181 0.48"
"7057317939089 0.488450065574464 0.489843068360474 0.49123631575398 0.49262979"
"7197646 0.494023502120053 0.495417419935822 0.496811540045721 0.4982058518367"
"89 0.499600344682449 0.500995007942623 0.502389830963853 0.503784803079415 0."
"505179913609441 0.50657515186103 0.507970507128373 0.509365968692867 0.510761"
"525823237 0.51215716777565 0.51355288379384 0.514948663109222 0.5163444949410"
"17 0.517740368496367 0.519136272970457 0.520532197546636 0.52192813139654 0.5"
"23324063680205 0.524719983546197 0.526115880131728 0.527511742562779 0.528907"
"559954224 0.530303321409946 0.531699016022967 0.533094632875566 0.53449016103"
"94 0.535885589575632 0.537280907535052 0.538676103958198 0.540071167875482 0."
"541466088307316 0.542860854264231 0.544255454747005 0.545649878746787 0.54704"
"4115245218 0.548438153214564 0.549831981617832 0.551225589408902 0.5526189655"
"32648 0.554012098925069 0.555404978513407 0.556797593216283 0.558189931943814"
" 0.559581983597747 0.560973737071581 0.562365181250696 0.56375630501248 0.565"
"147097226453 0.566537546754402 0.567927642450502 0.569317373161444 0.57070672"
"7726569 0.572095694977989 0.57348426374072 0.57487242283281 0.576260161065466"
" 0.577647467243185 0.579034330163882 0.580420738619017 0.581806681393731 0.58"
"3192147266968 0.584577125011611 0.585961603394607 0.5873455711771 0.588729017"
"114562 0.59011192995692 0.59149429844869 0.592876111329106 0.594257357332251 "
"0.595638025187187 0.597018103618091 0.598397581344379 0.599776447080844 0.601"
"154689537782 0.602532297421129 0.603909259432591 0.605285564269772 0.60666120"
"0626313 0.60803615719202 0.609410422652998 0.610783985691781 0.61215683498746"
"8 0.613528959215856 0.614900347049567 0.616270987158191 0.617640868208409 0.6"
"19009978864133 0.620378307786638 0.621745843634693 0.623112575064697 0.624478"
"490730813 0.625843579285101 0.627207829377651 0.628571229656719 0.62993376876"
"886 0.631295435359061 0.63265621807088 0.634016105546576 0.635375086427242 0."
"636733149352947 0.638090282962863 0.639446475895405 0.640801716788364 0.64215"
"599427904 0.643509297004381 0.644861613601115 0.646212932705888 0.64756324295"
"5397 0.648912532986525 0.65026079143648 0.651608006942926 0.652954168144121 0"
".654299263679056 0.655643282187582 0.656986212310554 0.658328042689964 0.6596"
"68761969076 0.661008358792563 0.662346821806642 0.663684139659213 0.665020300"
"999991 0.666355294480645 0.667689108754935 0.669021732478844 0.67035315431071"
"9 0.671683362911405 0.673012346944382 0.674340095075901 0.675666595975122 0.6"
"76991838314248 0.678315810768664 0.679638502017071 0.680959900741626 0.682279"
"995628076 0.683598775365895 0.68491622864842 0.686232344172993 0.687547110641"
"088 0.688860516758458 0.690172551235264 0.691483202786216 0.692792460130709 0"
".694100311992957 0.695406747102135 0.696711754192511 0.698015322003586 0.6993"
"17439280227 0.700618094772811 0.701917277237352 0.703214975435646 0.704511178"
"135403 0.705805874110387 0.707099052140548 0.708390701012167 0.70968080951798"
"2 0.710969366457334 0.712256360636299 0.713541780867825 0.71482561597187 0.71"
"6107854775538 0.717388486113214 0.718667498826705 0.71994488176537 0.72122062"
"3786263 0.722494713754264 0.72376714054222 0.725037893031077 0.72630696011002"
"2 0.727574330676613 0.728839993636918 0.730103937905653 0.731366152406317 0.7"
"32626626071324 0.733885347842146 0.735142306669445 0.736397491513208 0.737650"
"891342886 0.738902495137527 0.740152291885914 0.741400270586698 0.74264642024"
"8536 0.743890729890227 0.745133188540844 0.746373785239873 0.747612509037346 "
"0.748849348993978 0.750084294181299 0.751317333681795 0.752548456589036 0.753"
"777652007815 0.755004909054284 0.756230216856085 0.757453564552485 0.75867494"
"1294515 0.759894336245098 0.76111173857919 0.762327137483908 0.76354052215867"
" 0.764751881815324 0.765961205678283 0.767168482984662 0.76837370298441 0.769"
"576854940441 0.77077792812877 0.771976911838647 0.77317379537269 0.7743685680"
"47015 0.775561219191373 0.776751738149281 0.777940114278155 0.779126336949442"
" 0.780310395548755 0.781492279476001 0.782671978145517 0.783849480986202 0.78"
"5024777441646 0.786197856970266 0.787368709045432 0.788537323155604 0.7897036"
"88804462 0.790867795511035 0.792029632809834 0.793189190250983 0.794346457400"
"35 0.795501423839674 0.796654079166702 0.797804412995314 0.798952414955655 0."
"800098074694266 0.801241381874212 0.802382326175213 0.803520897293771 0.80465"
"7084943304 0.805790878854271 0.806922268774302 0.808051244468329 0.8091777957"
"1871 0.810301912325363 0.811423584105891 0.812542800895708 0.813659552548174 "
"0.814773828934714 0.815885619944951 0.816994915486835 0.818101705486762 0.819"
"205979889709 0.820307728659359 0.821406941778224 0.822503609247774 0.82359772"
"1088564 0.824689267340358 0.825778238062256 0.826864623332817 0.8279484132501"
"88 0.829029597932228 0.830108167516631 0.831184112161051 0.83225742204323 0.8"
"33328087361116 0.834396098332994 0.835461445197603 0.836524118214266 0.837584"
"107663007 0.838641403844679 0.839695997081086 0.840747877715102 0.84179703611"
"0797 0.842843462653561 0.843887147750218 0.844928081829157 0.845966255340448 "
"0.847001658755963 0.8480342825695 0.849064117296902 0.850091153476175 0.85111"
"5381667615 0.852136792453919 0.853155376440313 0.854171124254665 0.8551840265"
"47608 0.856194073992657 0.85720125728633 0.858205567148263 0.85920699432133 0"
".860205529571763 0.861201163689263 0.862193887487127 0.863183691802354 0.8641"
"70567495771 0.865154505452145 0.8661354965803 0.867113531813233 0.86808860210"
"8228 0.869060698446976 0.870029811835685 0.870995933305197 0.871959053911103 "
"0.872919164733855 0.873876256878882 0.874830321476705 0.875781349683045 0.876"
"729332678942 0.877674261670864 0.878616127890821 0.879554922596476 0.88049063"
"7071257 0.88142326262447 0.88235279059141 0.883279212333468 0.884202519238248"
" 0.885122702719672 0.886039754218092 0.8869536652004 0.887864427160136 0.8887"
"720316176 0.889676470119955 0.890577734241343 0.891475815582985 0.89237070577"
"3295 0.893262396467985 0.89415087935017 0.89503614613048 0.89591818854716 0.8"
"96796998366182 0.897672567381346 0.898544887414388 0.899413950315083 0.900279"
"747961355 0.901142272259373 0.902001515143663 0.902857468577205 0.90371012455"
"1542 0.904559475086879 0.905405512232188 0.906248228065309 0.907087614693052 "
"0.907923664251299 0.908756368905106 0.909585720848802 0.910411712306091 0.911"
"234335530151 0.912053582803734 0.912869446439267 0.913681918778949 0.91449099"
"2194852 0.915296659089015 0.916098911893547 0.916897743070722 0.9176931451130"
"77 0.918485110543506 0.919273631915362 0.920058701812548 0.920840312849615 0."
"921618457671857 0.922393128955405 0.923164319407324 0.923932021765705 0.92469"
"6228799759 0.925456933309911 0.926214128127891 0.926967806116833 0.9277179601"
"71357 0.928464583217671 0.929207668213654 0.929947208148955 0.930683196045076"
" 0.931415624955467 0.932144487965616 0.932869778193135 0.933591488787852 0.93"
"43096129319 0.935024143839802 0.935735074758562 0.936442398967752 0.937146109"
"779596 0.93784620053906 0.938542664623939 0.939235495444939 0.939924686445763"
" 0.940610231103199 0.941292122927203 0.941970355460981 0.942644922281077 0.94"
"3315816997452 0.943983033253568 0.944646564726473 0.94530640512688 0.94596254"
"8199249 0.94661498772187 0.947263717506943 0.947908731400655 0.94855002328326"
"6 0.949187587069182 0.94982141670704 0.950451506179781 0.951077849504733 0.95"
"1700440733685 0.952319273952966 0.952934343283521 0.95354564288099 0.95415316"
"6935779 0.95475690967314 0.955356865353243 0.955953028271255 0.95654539275740"
"6 0.957133953177073 0.957718703930844 0.958299639454598 0.958876754219572 0.9"
"59450042732435 0.960019499535361 0.960585119206098 0.96114689635804 0.9617048"
"25640293 0.962258901737751 0.96280911937116 0.963355473297191 0.9638979583085"
"04 0.964436569233818 0.964971300937978 0.965502148322022 0.966029106323248 0."
"966552169915278 0.967071334108126 0.967586593948261 0.968097944518671 0.96860"
"5380938931 0.969108898365262 0.969608491990597 0.97010415704464 0.97059588879"
"3935 0.97108368254192 0.971567533628994 0.972047437432575 0.972523389367159 0"
".972995384884384 0.973463419473085 0.973927488659356 0.974387588006606 0.9748"
"43713115618 0.975295859624608 0.975744023209278 0.976188199582876 0.976628384"
"496249 0.977064573737902 0.97749676313405 0.977924948548674 0.978349125883573"
" 0.97876929107842 0.979185440110815 0.979597568996333 0.980005673788584 0.980"
"409750579256 0.980809795498172 0.98120580471334 0.981597774430998 0.981985700"
"89567 0.982369580390211 0.982749409235859 0.983125183792276 0.983496900457606"
" 0.983864555668513 0.984228145900232 0.984587667666614 0.984943117520172 0.98"
"5294492052126 0.985641787892446 0.985985001709898 0.986324130212088 0.9866591"
"70145502 0.986990118295552 0.987316971486616 0.987639726582079 0.987958380484"
"376 0.988272930135033 0.988583372514702 0.988889704643207 0.989191923579578 0"
".989490026422094 0.989784010308315 0.990073872415126 0.99035960995877 0.99064"
"1220194883 0.990918700418534 0.991192047964261 0.991461260206097 0.9917263345"
"57617 0.991987268471962 0.992244059441877 0.992496704999743 0.992745202717609"
" 0.992989550207223 0.993229745120066 0.993465785147377 0.993697668020192 0.99"
"3925391509364 0.994148953425601 0.994368351619488 0.994583583981518 0.9947946"
"48442121 0.995001542971687 0.995204265580596 0.995402814319245 0.995597187278"
"068 0.995787382587567 0.995973398418335 0.996155232981076 0.996332884526633 0"
".996506351346011 0.996675631770395 0.996840724171175 0.99700162695997 0.99715"
"8338588642 0.997310857549322 0.997459182374428 0.997603311636683 0.9977432439"
"49134 0.997878977965173 0.998010512378552 0.9981378459234 0.998260977374239 0"
".998379905546004 0.998494629294053 0.998605147514188 0.998711459142664 0.9988"
"13563156205 0.998911458572018 0.999005144447807 0.999094619881782 0.999179884"
"012673 0.999260936019741 0.99933777512279 0.999410400582173 0.999478811698808"
" 0.999543007814181 0.999602988310359 0.999658752609996 0.999710300176341 0.99"
"9757630513245 0.999800743165167 0.999839637717182 0.999874313794984 0.9999047"
"71064892 0.999931009233855 0.999953028049454 0.999970827299907 0.999984406814"
"07 0.999993766461443 0.999998906152167]"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "4"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  distributed_mem	  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM3"
		  Ports			  [1, 1]
		  Position		  [150, 204, 200, 256]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "1024"
		  initVector		  "[0.999999825837027 0.99999652550745"
"6 0.999989005195528 0.999977264973965 0.99996130495613 0.999941125296029 0.99"
"9916726188311 0.999888107868258 0.999855270611789 0.999818214735455 0.9997769"
"40596432 0.999731448592517 0.999681739162128 0.999627812784289 0.999569669978"
"633 0.999507311305389 0.999440737365378 0.9993699488 0.999294946291236 0.9992"
"15730561625 0.999132302374269 0.999044662532811 0.998952811881432 0.998856751"
"304836 0.99875648172824 0.998652004117363 0.99854331947841 0.998430428858063 "
"0.998313333343463 0.998192034062199 0.998066532182293 0.997936828912181 0.997"
"802925500702 0.99766482323708 0.997522523450905 0.997376027512119 0.997225336"
"830994 0.997070452858119 0.996911377084375 0.996748111040919 0.99658065629916"
"5 0.996409014470759 0.996233187207562 0.996053176201627 0.995868983185177 0.9"
"9568060993058 0.99548805825033 0.99529132999702 0.99509042706332 0.9948853513"
"81949 0.994676104925654 0.99446268970718 0.994245107779247 0.99402336123452 0"
".993797452205585 0.993567382864918 0.993333155424858 0.993094772137579 0.9928"
"52235295059 0.992605547229049 0.992354710311045 0.992099726952256 0.991840599"
"603573 0.991577330755534 0.991309922938296 0.991038378721597 0.99076270071472"
"7 0.990482891566491 0.990198953965174 0.989910890638509 0.989618704353637 0.9"
"89322397917074 0.989021974174674 0.988717436011588 0.988408786352235 0.988096"
"028160251 0.987779164438462 0.987458198228839 0.987133132612458 0.98680397070"
"9462 0.986470715679019 0.986133370719281 0.98579193906734 0.98544642399919 0."
"985096828829681 0.984743156912476 0.984385411640009 0.984023596443436 0.98365"
"7714792597 0.983287770195967 0.982913766200606 0.982535706392122 0.9821535943"
"94616 0.981767433870638 0.98137722852114 0.980982982085426 0.980584698341101 "
"0.980182381104029 0.979776034228275 0.979365661606058 0.978951267167703 0.978"
"532854881583 0.978110428754075 0.9776839928295 0.977253551190078 0.9768191079"
"55867 0.976380667284716 0.975938233372204 0.975491810451593 0.975041402793765"
" 0.974587014707173 0.974128650537779 0.973666314669001 0.973200011521655 0.97"
"2729745553898 0.972255521261167 0.971777343176124 0.971295215868593 0.9708091"
"43945505 0.970319132050834 0.96982518486554 0.969327307107503 0.9688255035314"
"67 0.968319778928974 0.967810138128303 0.967296585994409 0.966779127428855 0."
"966257767369753 0.965732510791697 0.965203362705698 0.964670328159119 0.96413"
"3412235612 0.963592620055047 0.963047956773451 0.962499427582933 0.9619470377"
"11624 0.961390792423608 0.960830697018847 0.96026675683312 0.959698977237948 "
"0.959127363640528 0.958551921483659 0.957972656245676 0.957389573440371 0.956"
"802678616931 0.956211977359858 0.955617475288901 0.955019178058979 0.95441709"
"1360111 0.953811220917342 0.953201572490665 0.95258815187495 0.95197096489986"
"6 0.951350017429808 0.950725315363818 0.95009686463551 0.949464671212993 0.94"
"8828741098791 0.948189080329771 0.947545694977056 0.946898591145955 0.9462477"
"74975876 0.945593252640254 0.944935030346464 0.944273114335743 0.943607510883"
"112 0.942938226297289 0.942265266920612 0.941588639128955 0.940908349331643 0"
".940224403971374 0.939536809524131 0.9388455724991 0.938150699438584 0.937452"
"196917922 0.936750071545399 0.936044329962165 0.935334978842145 0.93462202489"
"1954 0.933905474850811 0.933185335490453 0.932461613615042 0.931734316061084 "
"0.931003449697333 0.930269021424711 0.92953103817621 0.928789506916806 0.9280"
"44434643373 0.927295828384584 0.926543695200827 0.925788042184112 0.925028876"
"457976 0.924266205177398 0.923500035528698 0.922730374729451 0.92195723002839"
" 0.921180608705314 0.920400518070993 0.919616965467075 0.91882995826599 0.918"
"039503870855 0.917245609715377 0.916448283263764 0.915647532010617 0.91484336"
"3480844 0.914035785229557 0.913224804841978 0.912410429933337 0.9115926681487"
"78 0.910771527163259 0.909947014681451 0.909119138437644 0.908287906195642 0."
"907453325748664 0.906615404919247 0.905774151559141 0.904929573549212 0.90408"
"1678799337 0.903230475248304 0.90237597086371 0.901518173641857 0.90065709160"
"7652 0.899792732814501 0.898925105344207 0.898054217306865 0.897180076840759 "
"0.896302692112257 0.895422071315706 0.894538222673325 0.893651154435105 0.892"
"760874878695 0.891867392309303 0.890970715059585 0.89007085148954 0.889167809"
"986401 0.888261598964532 0.887352226865313 0.886439702157037 0.8855240333348 "
"0.884605228920392 0.883683297462189 0.882758247535041 0.881830087740164 0.880"
"89882670503 0.879964473083255 0.87902703555449 0.878086522824309 0.8771429436"
"24098 0.876196306710942 0.875246620867516 0.87429389490197 0.873338137647815 "
"0.872379357963815 0.871417564733871 0.870452766866907 0.869484973296756 0.868"
"514192982048 0.867540434906094 0.866563708076771 0.865584021526409 0.86460138"
"4311673 0.86361580551345 0.862627294236733 0.861635859610501 0.86064151078761"
"1 0.859644256944671 0.85864410728193 0.857641071023161 0.856635157415538 0.85"
"5626375729525 0.854614735258753 0.853600245319903 0.852582915252591 0.8515627"
"54419243 0.850539772204981 0.849513978017501 0.848485381286955 0.847453991465"
"83 0.846419818028829 0.845382870472749 0.844343158316362 0.843300691100294 0."
"842255478386904 0.84120752976016 0.840156854825523 0.839103463209819 0.838047"
"364561121 0.836988568548624 0.835927084862529 0.834862923213909 0.83379609333"
"4595 0.832726604977051 0.831654467914248 0.830579691939543 0.829502286866553 "
"0.828422262529033 0.827339628780749 0.826254395495358 0.825166572566276 0.824"
"076169906561 0.822983197448783 0.821887665144898 0.820789582966125 0.81968896"
"090282 0.818585808964348 0.817480137178959 0.816371955593659 0.81526127427408"
"5 0.814148103304379 0.813032452787059 0.811914332842894 0.810793753610772 0.8"
"09670725247579 0.808545257928066 0.807417361844723 0.806287047207651 0.805154"
"324244433 0.804019203200005 0.80288169433653 0.801741807933264 0.800599554286"
"434 0.7994549437091 0.798307986531033 0.797158693098584 0.796007073774549 0.7"
"94853138938047 0.793696898984383 0.792538364324923 0.79137754538696 0.7902144"
"52613583 0.789049096463552 0.787881487411161 0.786711635946106 0.785539552573"
"363 0.784365247813045 0.78318873220028 0.782010016285072 0.780829110632176 0."
"77964602582096 0.778460772445277 0.777273361113332 0.776083802447548 0.774892"
"107084436 0.77369828567446 0.772502348881907 0.771304307384751 0.770104171874"
"522 0.768901953056173 0.767697661647948 0.766491308381244 0.765282904000482 0"
".764072459262975 0.762859984938785 0.761645491810602 0.760428990673601 0.7592"
"1049233531 0.757990007615478 0.75676754734594 0.755543122370481 0.75431674354"
"4703 0.753088421735891 0.751858167822876 0.750625992695906 0.749391907256502 "
"0.748155922417333 0.746918049102073 0.745678298245272 0.744436680792216 0.743"
"193207698797 0.741947889931372 0.740700738466631 0.739451764291464 0.73820097"
"8402818 0.736948391807569 0.735694015522383 0.73443786057358 0.73317993799699"
"9 0.731920258837862 0.730658834150639 0.729395674998909 0.728130792455228 0.7"
"26864197600992 0.725595901526296 0.724325915329807 0.723054250118619 0.721780"
"917008122 0.720505927121861 0.719229291591408 0.717951021556215 0.71667112816"
"3486 0.715389622568036 0.714106515932157 0.712821819425479 0.711535544224835 "
"0.710247701514124 0.708958302484177 0.707667358332613 0.706374880263712 0.705"
"08087948827 0.703785367223469 0.702488354692733 0.701189853125599 0.699889873"
"757576 0.698588427830006 0.697285526589932 0.695981181289961 0.69467540318812"
"3 0.693368203547736 0.692059593637271 0.690749584730216 0.689438188104934 0.6"
"88125415044532 0.686811276836719 0.685495784773675 0.68417895015191 0.6828607"
"84272127 0.681541298439088 0.680220503961477 0.678898412151762 0.677575034326"
"055 0.676250381803986 0.674924465908552 0.673597297965994 0.672268889305649 0"
".670939251259823 0.669608395163648 0.668276332354949 0.666943074174103 0.6656"
"08631963911 0.664273017069453 0.662936240837956 0.661598314618657 0.660259249"
"762669 0.658919057622839 0.657577749553618 0.656235336910923 0.65489183105199"
"7 0.653547243335279 0.652201585120268 0.65085486776738 0.649507102637819 0.64"
"8158301093441 0.646808474496615 0.645457634210089 0.644105791596855 0.6427529"
"58020014 0.641399144842639 0.64004436342764 0.638688625137632 0.6373319413347"
"93 0.635974323380738 0.634615782636376 0.633256330461779 0.631895978216049 0."
"630534737257177 0.629172618941917 0.627809634625642 0.626445795662219 0.62508"
"1113403868 0.623715599201029 0.622349264402231 0.620982120353955 0.6196141784"
"00502 0.618245449883855 0.616875946143553 0.61550567851655 0.614134658337085 "
"0.61276289693655 0.611390405643352 0.610017195782784 0.608643278676893 0.6072"
"68665644342 0.605893368000282 0.604517397056218 0.603140764119875 0.601763480"
"495067 0.600385557481565 0.599007006374966 0.597627838466556 0.59624806504318"
"6 0.594867697387134 0.593486746775974 0.59210522448245 0.590723141774338 0.58"
"9340509914319 0.587957340159847 0.586573643763019 0.58518943197044 0.58380471"
"6023101 0.582419507156241 0.581033816599218 0.579647655575384 0.5782610353019"
"5 0.576873966989857 0.575486461843648 0.574098531061341 0.572710185834292 0.5"
"71321437347075 0.569932296777346 0.56854277529572 0.567152884065638 0.5657626"
"34243243 0.564372036977245 0.562981103408803 0.561589844671389 0.560198271890"
"661 0.558806396184343 0.557414228662088 0.556021780425357 0.554629062567293 0"
".553236086172587 0.551842862317363 0.550449402069041 0.549055716486217 0.5476"
"61816618534 0.546267713506561 0.544873418181661 0.543478941665874 0.542084294"
"971782 0.540689489102392 0.53929453505101 0.537899443801115 0.536504226326233"
" 0.535108893589819 0.533713456545127 0.532317926135091 0.530922313292198 0.52"
"952662893837 0.528130883984836 0.52673508933201 0.525339255869373 0.523943394"
"475346 0.522547516017172 0.521151631350791 0.519755751320719 0.51835988675992"
"9 0.51696404848973 0.515568247319641 0.514172494047279 0.512776799458233 0.51"
"1381174325942 0.509985629411584 0.508590175463947 0.507194823219316 0.5057995"
"83401351 0.504404466720968 0.503009483876224 0.501614645552194 0.500219962420"
"858 0.498825445140979 0.497431104357986 0.496036950703862 0.494642994797019 0"
".493249247242188 0.4918557186303 0.490462419538369 0.489069360529377 0.487676"
"552152161 0.486284004941291 0.484891729416965 0.483499736084884 0.48210803543"
"6143 0.480716637947118 0.479325554079347 0.477934794279422 0.476544368978872 "
"0.475154288594051 0.473764563526025 0.472375204160462 0.470986220867513 0.469"
"59762400171 0.468209423901846 0.466821630890868 0.465434255275765 0.464047307"
"347457 0.462660797380684 0.461274735633898 0.459889132349151 0.45850399775198"
"8 0.457119342051335 0.455735175439392 0.454351508091523 0.452968350166149 0.4"
"5158571180464 0.450203603131208 0.448822034252797 0.447441015258979 0.4460605"
"56221845 0.444680667195901 0.44330135821796 0.441922639307037 0.4405445204642"
"44 0.439167011672684 0.437790122897346 0.436413864085005 0.435038245164109 0."
"433663276044685 0.43228896661823 0.430915326757607 0.429542366316946 0.428170"
"095131541 0.426798523017744 0.425427659772869 0.424057515175085 0.42268809898"
"3319 0.421319420937154 0.419951490756728 0.418584318142634 0.417217912775822 "
"0.415852284317498 0.414487442409024 0.413123396671823 0.411760156707277 0.410"
"397732096631 0.409036132400896 0.407675367160748 0.406315445896436 0.40495637"
"8107684 0.403598173273592 0.402240840852544 0.40088439028211 0.39952883097895"
"3 0.398174172338731 0.396820423736008 0.395467594524155 0.394115694035257 0.3"
"92764731580023 0.39141471644769 0.390065657905932 0.388717565200768 0.3873704"
"47556468 0.386024314175464 0.38467917423826 0.383335036903337 0.3819919113070"
"67 0.380649806563621 0.379308731764879 0.377968695980344 0.376629708257048 0."
"375291777619471 0.373954913069445 0.372619123586071 0.371284418125633 0.36995"
"0805621506 0.368618294984075 0.367286895100647 0.365956614835362 0.3646274630"
"29114 0.363299448499461 0.361972580040544 0.360646866422999 0.359322316393878"
" 0.357998938676562 0.35667674197068 0.355355734952026 0.354035926272476 0.352"
"717324559908 0.351399938418119 0.350083776426747 0.348768847141187 0.34745515"
"9092512 0.346142720787394 0.344831540708025 0.343521627312038 0.3422129890324"
"27 0.34090563427747 0.339599571430653 0.33829480885059 0.336991354870947 0.33"
"5689217800367 0.334388405922393 0.333088927495391 0.331790790752478 0.3304940"
"03901445 0.329198575124682 0.327904512579106 0.326611824396087 0.325320518681"
"375 0.324030603515027 0.322742086951333 0.321454977018747 0.320169281719817 0"
".318885009031107 0.317602166903134 0.316320763260296 0.315040806000797 0.3137"
"62302996586 0.312485262093283 0.31120969111011 0.309935597839827 0.3086629900"
"4866 0.307391875476238 0.306122261835523 0.304854156812746 0.303587568067339 "
"0.302322503231872 0.301058969911986 0.29979697568633 0.298536528106495 0.2972"
"77634696953 0.296020302954992 0.294764540350652 0.293510354326667 0.292257752"
"298397 0.291006741653771 0.289757329753227 0.288509523929645 0.28726333148829"
"5 0.28601875970677 0.284775815834933 0.283534507094852 0.282294840680746 0.28"
"1056823758927 0.27982046346774 0.278585766917508 0.277352741190474 0.27612139"
"3340746 0.27489173039424 0.273663759348625 0.272437487173271 0.27121292080919"
"1 0.269990067168987 0.268768933136799 0.267549525568252 0.2663318512904 0.265"
"115917101677 0.263901729771845 0.262689296041942 0.261478622624231 0.26026971"
"6202149 0.259062583430262 0.257857230934206 0.25665366531065 0.25545189312723"
"6 0.25425192092254 0.253053755206019 0.251857402457965 0.25066286912946 0.249"
"470161642327 0.248279286389088 0.247090249732915 0.245903058007586 0.24471771"
"7517443 0.243534234537344 0.242352615312623 0.241172866059046 0.2399949929627"
"67 0.238819002180288 0.237644899838415 0.236472692034219 0.235302384834995 0."
"234133984278219 0.232967496371513 0.231802927092599 0.230640282389269 0.22947"
"9568179338 0.228320790350609 0.227163954760839 0.226009067237697 0.2248561335"
"78729 0.223705159551324 0.222556150892675 0.221409113309746 0.220264052479237"
" 0.219120974047548 0.217979883630748 0.216840786814539 0.215703689154226 0.21"
"456859617468 0.213435513370313 0.212304446205037 0.211175400112243 0.21004838"
"0494764 0.208923392724847 0.207800442144121 0.206679534063572 0.2055606737635"
"13 0.204443866493553 0.20332911747257 0.202216431888688 0.201105814899245 0.1"
"99997271630768 0.198890807178949 0.197786426608617 0.196684134953715 0.195583"
"937217273 0.194485838371388 0.193389843357195 0.19229595708485 0.191204184433"
"502 0.190114530251273 0.189026999355236 0.187941596531396 0.186858326534664 0"
".185777194088842 0.1846982038866 0.183621360589457 0.182546668827763 0.181474"
"13320068 0.180403758276165 0.179335548590949 0.178269508650524 0.177205642929"
"124 0.176143955869711 0.175084451883955 0.174027135352225 0.172972010623567 0"
".171919082015698 0.170868353814982 0.169819830276428 0.168773515623668 0.1677"
"29414048948 0.166687529713117 0.165647866745613 0.164610429244456 0.163575221"
"276231 0.162542246876084 0.161511510047709 0.160483014763339 0.15945676496374"
"1 0.1584327645582 0.157411017424518 0.156391527409005 0.155374298326471 0.154"
"359333960219 0.15334663806204 0.15233621435221 0.151328066519478 0.1503221982"
"21069 0.149318613082677 0.148317314698457 0.14731830663103 0.146321592411474 "
"0.145327175539322 0.144335059482565 0.143345247677644 0.142357743529453 0.141"
"37255041134 0.140389671665101 0.139409110600988 0.138430870497703 0.137454954"
"602403 0.136481366130702 0.135510108266671 0.134541184162843 0.13357459694021"
"5 0.13261034968825 0.131648445464885 0.130688887296532 0.129731678178084 0.12"
"8776821072921 0.127824318912914 0.126874174598435 0.12592639099836 0.12498097"
"0950077 0.124037917259494 0.12309723270105 0.122158920017716 0.12122298192101"
"4 0.120289421091017 0.119358240176366 0.118429441794276 0.117503028530546 0.1"
"16579002939577 0.115657367544375 0.114738124836569 0.113821277276421 0.112906"
"827292839 0.111994777283392 0.111085129614321 0.110177886620558 0.10927305060"
"5736 0.108370623842205 0.10747060857105 0.106573007002106 0.105677821313973 0"
".104785053654034 0.103894706138475 0.103006780852296 0.102121279849336 0.1012"
"38205152289 0.100357558752722 0.0994793426110979 0.0986035586567906 0.0977302"
"087881095 0.0968592948723187 0.0959908187456581 0.0951247822133657 0.09426118"
"70496989 0.0934000349979581 0.0925413277705087 0.0916850670488048 0.090831254"
"483413 0.0899798916940372 0.0891309802695422 0.0882845217679795 0.08744051771"
"66126 0.0865989696119431 0.0857598789197367 0.0849232470750501 0.084089075482"
"2586 0.0832573655150831 0.0824281185166183 0.0816013357993612 0.0807770186452"
"403 0.0799551683056441 0.0791357860014514 0.0783188729230613 0.07750443023042"
"33 0.0766924590530688 0.0758829604901419 0.0750759356104319 0.074271385452404"
"3 0.0734693110242345 0.0726697133038398 0.0718725932389138 0.0710779517469592"
" 0.0702857897153225 0.0694961080012286 0.0687089074318156 0.0679241888041702 "
"0.0671419528853635 0.0663622004124875 0.0655849320926912 0.0648101486032179 0"
".0640378505914426 0.0632680386749096 0.0625007134413708 0.0617358754488241 0."
"0609735252255528 0.0602136632701645 0.0594562900516311 0.0587014060093286 0.0"
"579490115530783 0.0571991070631871 0.0564516928904889 0.0557067693563865 0.05"
"49643367528939 0.054224395342678 0.0534869453591019 0.0527519870062686 0.0520"
"195204590637 0.0512895458632 0.0505620633352615 0.0498370729627487 0.04911457"
"48041231 0.0483945688888531 0.0476770552174595 0.0469620337615624 0.046249504"
"4639272 0.0455394672385116 0.0448319219705137 0.0441268685164188 0.0434243067"
"04048 0.0427242363326066 0.0420266571727332 0.0413315689665483 0.040638971427"
"7042 0.039948864241435 0.0392612470646071 0.0385761195257693 0.03789348122520"
"38 0.0372133317349785 0.0365356705989977 0.0358604973330546 0.035187811424883"
"6 0.0345176123342136 0.0338498994928203 0.0331846723045802 0.0325219301455247"
" 0.0318616723638937 0.0312038982801905 0.0305486071872365 0.0298957983502268 "
"0.0292454710067852 0.0285976243670208 0.0279522576135836 0.0273093699017216 0"
".0266689603593374 0.0260310280870458 0.0253955721582313 0.0247625916191057 0."
"024132085488767 0.0235040527592575 0.0228784923956233 0.0222554033359728 0.02"
"16347844915372 0.0210166347467295 0.020400952959206 0.0197877379599255 0.0191"
"769885532111 0.0185687035168114 0.0179628816019617 0.0173595215334461 0.01675"
"86220096596 0.0161601817026709 0.0155641992582848 0.0149706732961057 0.014379"
"6024096007 0.0137909851661641 0.0132048201071804 0.0126211057480897 0.0120398"
"405784518 0.0114610230620117 0.0108846516367641 0.01031072471502 0.0097392406"
"8347197 0.0091701979032607 0.00860359471004129 0.00803942941405014 0.00747770"
"030017238 0.00691840562800878 0.00636154363194374 0.00580711252121348 0.00525"
"511047997391 0.00470553566736954 0.00415838621760216 0.00361366024000037 0.00"
"307135581908851 0.00253147101465677 0.001994003861831 0.00145895237114339 0.0"
"00926314528602515 0.000396088295764495]"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "4"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  distributed_mem	  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM4"
		  Ports			  [1, 1]
		  Position		  [150, 269, 200, 321]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "1024"
		  initVector		  "[-0.000131728390195665 -0.000657137"
"616413107 -0.00118014149426112 -0.00170074215927932 -0.00221894177110112 -0.0"
"0273474251338165 -0.0032481465937247 -0.00375915624360981 -0.0042677737183186"
"4 -0.00477400129686187 -0.00527784128190513 -0.00577929599969462 -0.006278367"
"79998326 -0.00677505905595573 -0.00726937216415374 -0.0077613095444006 -0.008"
"25087363972626 -0.00873806691629138 -0.00922289186331156 -0.00970535099298095"
" -0.0101854468403962 -0.0106631819634797 -0.0111385589429024 -0.0116115803820"
"07 -0.0120822489067307 -0.0125505671655272 -0.0130165378292889 -0.01348016359"
"1269 -0.0139414471670031 -0.0144003912942307 -0.0148569987328161 -0.015311272"
"2646696 -0.0157632146936685 -0.0162128288455767 -0.0166601175679663 -0.017105"
"0837301363 -0.0175477302230336 -0.0179880599591717 -0.0184260758725504 -0.018"
"8617809185754 -0.0192951780739766 -0.019726270336727 -0.0201550607259614 -0.0"
"205815522818946 -0.0210057480657395 -0.0214276511596248 -0.021847264666513 -0"
".0222645917101176 -0.0226796354348205 -0.0230923990055887 -0.0235028856078918"
" -0.0239110984476181 -0.0243170407509911 -0.024720715764486 -0.02512212675474"
"57 -0.0255212770084962 -0.025918169832463 -0.026312808553286 -0.0267051965174"
"352 -0.0270953370911251 -0.0274832336602305 -0.0278688896302007 -0.0282523084"
"259741 -0.0286334934918925 -0.0290124482916153 -0.0293891763080338 -0.0297636"
"810431845 -0.0301359660181631 -0.0305060347730379 -0.0308738908667631 -0.0312"
"395378770917 -0.0316029794004887 -0.0319642190520439 -0.0323232604653844 -0.0"
"32680107292587 -0.0330347632040907 -0.0333872318886087 -0.0337375170530403 -0"
".0340856224223828 -0.0344315517396432 -0.0347753087657498 -0.035116897279463 "
"-0.0354563210772873 -0.0357935839733817 -0.0361286897994709 -0.03646164240475"
"6 -0.0367924456558251 -0.0371211034365639 -0.0374476196480654 -0.037771998208"
"5411 -0.0380942430532303 -0.0384143581343102 -0.0387323474208055 -0.039048214"
"8984986 -0.0393619645698384 -0.0396736004538501 -0.0399831265860443 -0.040290"
"5470183263 -0.0405958658189047 -0.0408990870722006 -0.0412002148787565 -0.041"
"4992533551443 -0.0417962066338746 -0.0420910788633042 -0.0423838742075453 -0."
"0426745968463732 -0.0429632509751339 -0.0432498408046531 -0.043534370561143 -"
"0.0438168444861108 -0.0440972668362657 -0.0443756418834268 -0.044651973914430"
"4 -0.0449262672310373 -0.04519852614984 -0.0454687550021697 -0.04573695813400"
"39 -0.0460031399058722 -0.0462673046927643 -0.046529456884036 -0.046789600883"
"3162 -0.0470477411084133 -0.0473038819912217 -0.0475580279776282 -0.047810183"
"5274186 -0.048060353114183 -0.0483085412252234 -0.0485547523614585 -0.0487989"
"910373301 -0.0490412617807094 -0.0492815691328025 -0.0495199176480561 -0.0497"
"563118940633 -0.0499907564514693 -0.0502232559138771 -0.0504538148877529 -0.0"
"506824379923311 -0.0509091298595204 -0.051133895133809 -0.0513567384721693 -0"
".0515776645439637 -0.0517966780308497 -0.0520137836266847 -0.0522289860374311"
" -0.0524422899810619 -0.0526537001874647 -0.0528632213983475 -0.0530708583671"
"429 -0.0532766158589133 -0.0534804986502556 -0.053682511529206 -0.05388265929"
"51445 -0.0540809467586999 -0.0542773787416539 -0.0544719600768464 -0.05466469"
"56080796 -0.0548555901900226 -0.0550446486881159 -0.0552318759784763 -0.05541"
"72769478006 -0.0556008564932707 -0.0557826195224576 -0.0559625709532263 -0.05"
"61407157136394 -0.0563170587418624 -0.0564916049860671 -0.0566643594043367 -0"
".0568353269645696 -0.0570045126443842 -0.0571719214310226 -0.0573375583212555"
" -0.0575014283212861 -0.0576635364466545 -0.057823887722142 -0.05798248718167"
"54 -0.0581393398682313 -0.0582944508337403 -0.0584478251389912 -0.05859946785"
"35357 -0.0587493840555924 -0.0588975788319511 -0.0590440572778771 -0.05918882"
"4497016 -0.0593318856012971 -0.059473245710839 -0.059612909953853 -0.05975088"
"34665479 -0.0598871713930344 -0.0600217788852296 -0.0601547111027613 -0.06028"
"59732128728 -0.0604155703903269 -0.0605435078173111 -0.0606697906833418 -0.06"
"07944241851688 -0.0609174135266805 -0.0610387639188078 -0.0611584805794295 -0"
".0612765687332768 -0.0613930336118381 -0.0615078804532636 -0.0616211145022708"
" -0.0617327410100487 -0.0618427652341633 -0.0619511924384625 -0.0620580278929"
"809 -0.0621632768738454 -0.0622669446631798 -0.0623690365490106 -0.0624695578"
"251718 -0.0625685137912106 -0.0626659097522925 -0.062761751019107 -0.06285604"
"29077731 -0.0629487907397446 -0.063039999841716 -0.0631296755455282 -0.063217"
"8231880743 -0.0633044481112052 -0.063389555661636 -0.0634731511908513 -0.0635"
"552400550119 -0.0636358276148608 -0.0637149192356291 -0.0637925202869425 -0.0"
"638686361427279 -0.0639432721811196 -0.0640164337843657 -0.064088126338735 -0"
".0641583552344238 -0.0642271258654624 -0.0642944436296218 -0.0643603139283216"
" -0.064424742166536 -0.0644877337527014 -0.0645492940986241 -0.06460942861938"
"67 -0.0646681427332564 -0.0647254418615922 -0.0647813314287526 -0.06483581686"
"20031 -0.0648889035914246 -0.0649405970498208 -0.0649909026726268 -0.06503982"
"58978169 -0.0650873721658129 -0.0651335469193926 -0.0651783556035984 -0.06522"
"18036656458 -0.0652638965548323 -0.0653046397224457 -0.0653440386216741 -0.06"
"5382098707514 -0.06541882543668 -0.065454224267514 -0.065488300659895 -0.0655"
"210600751481 -0.0655525079759546 -0.0655826498262618 -0.0656114910911931 -0.0"
"656390372369576 -0.065665293730761 -0.0656902660407155 -0.0657139596357506 -0"
".0657363799855233 -0.0657575325603296 -0.0657774228310147 -0.0657960562688845"
" -0.0658134383456166 -0.0658295745331719 -0.0658444703037056 -0.0658581311294"
"795 -0.0658705624827731 -0.0658817698357961 -0.0658917586606003 -0.0659005344"
"289915 -0.0659081026124425 -0.0659144686820052 -0.0659196381082235 -0.0659236"
"163610458 -0.0659264089097388 -0.0659280212227997 -0.0659284587678703 -0.0659"
"277270116503 -0.0659258314198105 -0.0659227774569073 -0.0659185705862965 -0.0"
"65913216270047 -0.0659067199688557 -0.065899087141962 -0.0658903232470619 -0."
"0658804337402234 -0.0658694240758014 -0.0658572997063527 -0.0658440660825516 "
"-0.0658297286531053 -0.0658142928646696 -0.0657977641617652 -0.06578014798669"
"3 -0.0657614497794513 -0.0657416749776515 -0.0657208290164354 -0.065698917328"
"3913 -0.0656759453434717 -0.0656519184889101 -0.0656268421891384 -0.065600721"
"8657048 -0.0655735629371913 -0.0655453708191317 -0.06551615092393 -0.06548590"
"86607784 -0.0654546494355762 -0.0654223786508483 -0.0653891017056644 -0.06535"
"48239955581 -0.065319550912446 -0.0652832878445477 -0.0652460401763054 -0.065"
"2078132883036 -0.0651686125571899 -0.0651284433555947 -0.0650873110520523 -0."
"0650452210109216 -0.065002178592307 -0.0649581891519799 -0.0649132580412996 -"
"0.0648673906071359 -0.0648205921917899 -0.0647728681329171 -0.064724223763448"
"9 -0.0646746644115158 -0.0646241954003697 -0.0645728220483071 -0.064520549668"
"5922 -0.0644673835693805 -0.0644133290536423 -0.0643583914190866 -0.064302575"
"9580853 -0.0642458879575973 -0.0641883326990934 -0.0641299154584809 -0.064070"
"6415060287 -0.0640105161062924 -0.0639495445180398 -0.0638877319941772 -0.063"
"8250837816744 -0.0637616051214917 -0.0636973012485058 -0.0636321773914369 -0."
"0635662387727755 -0.0634994906087091 -0.0634319381090504 -0.0633635864771642 "
"-0.0632944409098958 -0.0632245065974989 -0.0631537887235638 -0.06308229246494"
"65 -0.0630100229916972 -0.0629369854669892 -0.062863185047049 -0.062788626881"
"0852 -0.0627133161112187 -0.0626372578724129 -0.0625604572924037 -0.062482919"
"4916305 -0.0624046495831669 -0.0623256526726519 -0.0622459338582212 -0.062165"
"498230439 -0.0620843508722297 -0.0620024968588103 -0.0619199412576226 -0.0618"
"366891282663 -0.0617527455224313 -0.0616681154838314 -0.0615828040481378 -0.0"
"614968162429125 -0.0614101570875427 -0.0613228315931748 -0.0612348447626489 -"
"0.0611462015904339 -0.0610569070625624 -0.0609669661565661 -0.060876383841411"
"2 -0.0607851650774348 -0.0606933148162805 -0.0606008380008351 -0.060507739565"
"1654 -0.0604140244344552 -0.0603196975249421 -0.0602247637438557 -0.060129227"
"9893549 -0.0600330951504662 -0.0599363701070224 -0.0598390577296004 -0.059741"
"162879461 -0.0596426904084876 -0.059543645159126 -0.0594440319643238 -0.05934"
"38556474709 -0.0592431210223395 -0.0591418328930248 -0.0590399960538862 -0.05"
"8937615289488 -0.0588346953745413 -0.0587312410738456 -0.0586272571422308 -0."
"0585227483244997 -0.0584177193553706 -0.05831217495942 -0.0582061198510262 -0"
".0580995587343126 -0.0579924963030914 -0.057884937240808 -0.057776886220485 -"
"0.0576683479046673 -0.0575593269453666 -0.0574498279840072 -0.057339855651371"
"1 -0.0572294145675442 -0.0571185093418622 -0.0570071445728573 -0.056895324848"
"2047 -0.0567830547446699 -0.056670338828056 -0.0565571816531512 -0.0564435877"
"636768 -0.0563295616922357 -0.0562151079602606 -0.0561002310779631 -0.0559849"
"355442829 -0.0558692258468369 -0.0557531064618695 -0.0556365818542023 -0.0555"
"196564771845 -0.0554023347726438 -0.0552846211708372 -0.0551665200904023 -0.0"
"550480359383092 -0.0549291731098118 -0.0548099359884007 -0.0546903289457554 -"
"0.0545703563416968 -0.0544500225241412 -0.054329331829053 -0.0542082885803986"
" -0.0540868970901009 -0.0539651616579931 -0.0538430865717739 -0.0537206761069"
"622 -0.0535979345268525 -0.0534748660824706 -0.0533514750125295 -0.0532277655"
"433857 -0.0531037418889955 -0.0529794082508726 -0.0528547688180444 -0.0527298"
"277670102 -0.0526045892616987 -0.0524790574534264 -0.0523532364808558 -0.0522"
"271304699542 -0.0521007435339532 -0.0519740797733076 -0.0518471432756554 -0.0"
"51719938115778 -0.0515924683555601 -0.051464738043951 -0.0513367512169251 -0."
"0512085118974435 -0.0510800240954157 -0.0509512918076611 -0.0508223190178722 "
"-0.0506931096965761 -0.0505636678010984 -0.0504339972755258 -0.05030410205067"
"01 -0.0501739860440317 -0.0500436531597643 -0.0499131072886389 -0.04978235230"
"8009 -0.0496513920817759 -0.0495202304603539 -0.0493888712806361 -0.049257318"
"365961 -0.0491255755260784 -0.0489936465571166 -0.0488615352415495 -0.0487292"
"453481638 -0.048596780632027 -0.0484641448344554 -0.0483313416829825 -0.04819"
"83748913278 -0.0480652481593659 -0.0479319651730957 -0.0477985296046105 -0.04"
"76649451120676 -0.0475312153396589 -0.0473973439175818 -0.0472633344620096 -0"
".0471291905750635 -0.0469949158447841 -0.046860513845103 -0.0467259881358157 "
"-0.0465913422625538 -0.0464565797567583 -0.0463217041356527 -0.04618671890221"
"67 -0.0460516275451601 -0.0459164335388972 -0.0457811403435212 -0.04564575140"
"47795 -0.0455102701540484 -0.0453747000083093 -0.0452390443701243 -0.04510330"
"66276123 -0.0449674901544258 -0.0448315983097279 -0.0446956344381691 -0.04455"
"96018698653 -0.0444235039203753 -0.0442873438906794 -0.0441511250671574 -0.04"
"40148507215679 -0.0438785241110275 -0.0437421484779899 -0.0436057270502261 -0"
".0434692630408044 -0.0433327596480708 -0.0431962200556301 -0.0430596474323268"
" -0.0429230449322267 -0.0427864156945985 -0.0426497628438962 -0.0425130894897"
"412 -0.0423763987269053 -0.0422396936352938 -0.0421029772799289 -0.0419662527"
"109333 -0.0418295229635144 -0.0416927910579488 -0.0415560599995667 -0.0414193"
"327787372 -0.0412826123708537 -0.0411459017363194 -0.0410092038205335 -0.0408"
"725215538773 -0.0407358578517012 -0.0405992156143115 -0.0404625977269576 -0.0"
"403260070598199 -0.0401894464679976 -0.040052918791497 -0.0399164268552202 -0"
".0397799734689538 -0.0396435614273584 -0.0395071935099582 -0.0393708724811305"
" -0.0392346010900964 -0.0390983820709112 -0.0389622181424549 -0.0388261120084"
"24 -0.0386900663573225 -0.0385540838624539 -0.0384181671819135 -0.03828231895"
"85805 -0.0381465418201113 -0.0380108383789319 -0.0378752112322321 -0.03773966"
"29619585 -0.0376041961348094 -0.0374688133022281 -0.0373335170003987 -0.03719"
"83097502404 -0.0370631940574029 -0.0369281724122625 -0.0367932472899174 -0.03"
"66584211501845 -0.036523696437596 -0.0363890755813956 -0.0362545609955369 -0."
"0361201550786797 -0.0359858602141889 -0.0358516787701319 -0.0357176130992776 "
"-0.0355836655390949 -0.0354498384117518 -0.0353161340241152 -0.03518255466775"
" -0.0350491026189198 -0.0349157801385867 -0.0347825894724123 -0.0346495328507"
"587 -0.0345166124886895 -0.0343838305859717 -0.0342511893270773 -0.0341186908"
"811859 -0.0339863374021869 -0.0338541310286823 -0.03372207388399 -0.033590168"
"0761475 -0.033458415697915 -0.0333268188267798 -0.0331953795249611 -0.0330640"
"998394135 -0.0329329818018334 -0.0328020274286631 -0.0326712387210969 -0.0325"
"406176650872 -0.0324101662313499 -0.0322798863753718 -0.0321497800374167 -0.0"
"320198491425327 -0.0318900956005598 -0.0317605213061373 -0.0316311281387116 -"
"0.0315019179625452 -0.0313728926267244 -0.0312440539651689 -0.031115403796640"
"4 -0.0309869439247525 -0.0308586761379801 -0.0307306022096698 -0.030602723898"
"05 -0.0304750429462415 -0.0303475610822689 -0.030220280019071 -0.030093201454"
"5131 -0.0299663270713986 -0.0298396585374808 -0.0297131975054754 -0.029586945"
"6130737 -0.0294609044829547 -0.029335075722799 -0.0292094609253021 -0.0290840"
"616681885 -0.0289588795142251 -0.0288339160112366 -0.0287091726921193 -0.0285"
"846510748568 -0.0284603526625344 -0.0283362789433557 -0.0282124313906574 -0.0"
"280888114629261 -0.0279654206038143 -0.0278422602421573 -0.0277193317919898 -"
"0.0275966366525636 -0.0274741762083648 -0.0273519518291313 -0.027229964869871"
"5 -0.027108216670882 -0.0269867085577667 -0.0268654418414554 -0.0267444178182"
"227 -0.026623637769708 -0.0265031029629348 -0.0263828146503307 -0.02626277406"
"97477 -0.0261429824444825 -0.0260234409832978 -0.0259041508804426 -0.02578511"
"33156741 -0.025666329454279 -0.0255478004470952 -0.0254295274305343 -0.025311"
"5115266036 -0.0251937538429289 -0.0250762554727773 -0.0249590174950805 -0.024"
"8420409744579 -0.0247253269612407 -0.0246088764914954 -0.0244926905870484 -0."
"0243767702555099 -0.0242611164902994 -0.0241457302706697 -0.0240306125617329 "
"-0.0239157643144855 -0.0238011864658341 -0.0236868799386214 -0.02357284564165"
"27 -0.023459084469722 -0.0233455973036387 -0.023232385010255 -0.0231194484424"
"927 -0.0230067884393709 -0.0228944058260334 -0.0227823014137772 -0.0226704760"
"000801 -0.0225589303686296 -0.0224476652893514 -0.0223366815184381 -0.0222259"
"797983789 -0.0221155608579886 -0.0220054254124372 -0.0218955741632803 -0.0217"
"860077984885 -0.0216767269924782 -0.0215677324061424 -0.0214590246868809 -0.0"
"213506044686317 -0.0212424723719027 -0.0211346290038022 -0.0210270749580719 -"
"0.0209198108151177 -0.0208128371420429 -0.0207061544926799 -0.020599763407623"
"4 -0.0204936644142629 -0.020387858026816 -0.0202823447463617 -0.0201771250608"
"742 -0.0200721994452562 -0.0199675683613733 -0.0198632322580879 -0.0197591915"
"712942 -0.0196554467239522 -0.0195519981261229 -0.0194488461750035 -0.0193459"
"912549624 -0.0192434337375751 -0.0191411739816596 -0.0190392123333125 -0.0189"
"37549125945 -0.0188361846803196 -0.0187351193045864 -0.0186343532943199 -0.01"
"8533886932556 -0.0184337204898294 -0.0183338542242107 -0.0182342883813441 -0."
"0181350231944854 -0.0180360588845396 -0.0179373956600994 -0.0178390337174838 "
"-0.0177409732407761 -0.0176432144018632 -0.0175457573604745 -0.01744860226422"
"09 -0.0173517492486345 -0.0172551984372077 -0.0171589499414335 -0.01706300386"
"08452 -0.0169673602830564 -0.0168720192838016 -0.0167769809269768 -0.01668224"
"52646796 -0.0165878123372509 -0.0164936821733155 -0.0163998547898234 -0.01630"
"63301920915 -0.0162131083738449 -0.0161201893172587 -0.0160275729930004 -0.01"
"59352593602716 -0.0158432483668507 -0.015751539949135 -0.0156601340321838 -0."
"015569030529761 -0.0154782293443782 -0.0153877303673381 -0.0152975334787773 -"
"0.0152076385477105 -0.015118045432074 -0.0150287539787693 -0.0149397640237073"
" -0.0148510753918528 -0.0147626878972685 -0.0146746013431594 -0.0145868155219"
"18 -0.0144993302151689 -0.0144121451938135 -0.0143252602180757 -0.01423867503"
"75467 -0.014152389391231 -0.0140664030075915 -0.0139807156045956 -0.013895326"
"8897612 -0.0138102365602025 -0.0137254443026764 -0.0136409497936287 -0.013556"
"752699241 -0.013472852675477 -0.0133892493681295 -0.0133059424128673 -0.01322"
"29314352821 -0.0131402160509363 -0.0130577958654097 -0.0129756704743475 -0.01"
"28938394635077 -0.0128123024088091 -0.0127310588763789 -0.0126501084226011 -0"
".0125694505941646 -0.0124890849281113 -0.0124090109518847 -0.0123292281833789"
" -0.0122497361309863 -0.0121705342936476 -0.0120916221608998 -0.0120129992129"
"26 -0.011934664920604 -0.0118566187455562 -0.0117788601401987 -0.011701388547"
"7907 -0.0116242034024848 -0.0115473041293762 -0.0114706901445529 -0.011394360"
"8551458 -0.0113183156593785 -0.011242553946618 -0.0111670750974248 -0.0110918"
"784836034 -0.0110169634682529 -0.0109423294058179 -0.0108679756421389 -0.0107"
"939015145037 -0.0107201063516978 -0.010646589474056 -0.0105733501935137 -0.01"
"05003878136576 -0.0104277016297776 -0.0103552909289184 -0.0102831549899306 -0"
".0102112930835229 -0.0101397044723137 -0.0100683884108827 -0.0099973441458235"
"2 -0.00992657091579517 -0.00985606795157449 -0.00978583447610836 -0.009715869"
"704566 -0.00964617284439135 -0.00957674309535568 -0.00950757964961004 -0.0094"
"38681691738 -0.00937004839880843 -0.00930167894042819 -0.00923357247879514 -0"
".00916572816875112 -0.0090981451578349 -0.00903082258633541 -0.00896375958734"
"491 -0.00889695528681221 -0.00883040880359609 -0.00876411924951859 -0.0086980"
"8572941867 -0.00863230734120558 -0.00856678317591251 -0.00850151231775037 -0."
"00843649384416138 -0.00837172682587293 -0.00830721032695147 -0.00824294340485"
"639 -0.00817892511049395 -0.00811515448827145 -0.00805163057615112 -0.0079883"
"5240570444 -0.00792531900216628 -0.00786252938448903 -0.0077999825653971 -0.0"
"077376775514411 -0.00767561334305231 -0.00761378893459708 -0.0075522033144313"
"9 -0.00749085546495526 -0.00742974436266746 -0.00736886897821997 -0.007308228"
"27647282 -0.00724782121654863 -0.00718764675188738 -0.00712770383030125 -0.00"
"706799139402935 -0.00700850837979256 -0.00694925371884847 -0.0068902263370462"
"1 -0.00683142515488142 -0.00677284908755125 -0.00671449704500923 -0.006656367"
"93202046 -0.00659846064821655 -0.00654077408815066 -0.00648330714135271 -0.00"
"642605869238441 -0.0063690276208944 -0.00631221280167343 -0.00625561310470955"
" -0.00619922739524326 -0.00614305453382274 -0.00608709337635906 -0.0060313427"
"7418145 -0.00597580157409253 -0.0059204686184235 -0.00586534274508954 -0.0058"
"1042278764502 -0.00575570757533872 -0.00570119593316924 -0.00564688668194025 "
"-0.00559277863831572 -0.00553887061487536 -0.00548516142016976 -0.00543164985"
"877585 -0.00537833473135212 -0.00532521483469389 -0.0052722889617887 -0.00521"
"955590187152 -0.00516701444048005 -0.00511466335951004 -0.00506250143727054 -"
"0.00501052744853911 -0.00495874016461717 -0.00490713835338511 -0.004855720779"
"35763 -0.0048044862037389 -0.00475343338447773 -0.00470256107632279 -0.004651"
"86803087777 -0.00460135299665645 -0.00455101471913791 -0.00450085194082161 -0"
".00445086340128238 -0.00440104783722558 -0.00435140398254205 -0.0043019305683"
"6316 -0.00425262632311578 -0.00420348997257714 -0.00415452023992987 -0.004105"
"71584581678 -0.00405707550839575 -0.00400859794339456 -0.00396028186416566 -0"
".00391212598174086 -0.00386412900488617 -0.0038162896401563 -0.00376860659194"
"945 -0.00372107856256181 -0.0036737042522421 -0.00362648235924615 -0.00357941"
"15798913 -0.00353249060861082 -0.00348571813800831 -0.00343909285891203 -0.00"
"339261346042911 -0.00334627862999985 -0.00330008705345183 -0.0032540374150541"
" -0.00320812839757122 -0.00316235868231721 -0.00311672694920961 -0.0030712318"
"7682334 -0.00302587214244452 -0.00298064642212429 -0.00293555339073253 -0.002"
"89059172201149 -0.00284576008862946 -0.00280105716223422 -0.00275648161350662"
" -0.00271203211221389 -0.00266770732726302 -0.00262350592675406 -0.0025794265"
"780333 -0.00253546794774637 -0.00249162870189139 -0.00244790750587188 -0.0024"
"043030245497 -0.00236081392229793 -0.00231743886305358 -0.00227417651037032 -"
"0.00223102552747111 -0.00218798457730064 -0.00214505232257791 -0.002102227425"
"84853 -0.002059508549537 -0.00201689435599895 -0.00197438350757329 -0.0019319"
"7466663415 -0.00188966649564295 -0.00184745765720015 -0.00180534681409713 -0."
"00176333262936782 -0.00172141376634025 -0.00167958888868816 -0.00163785666048"
"236 -0.00159621574624197 -0.00155466481098577 -0.00151320252028326 -0.0014718"
"2754030565 -0.00143053853787689 -0.00138933418052439 -0.00134821313652982 -0."
"00130717407497976 -0.00126621566581612 -0.00122533657988667 -0.00118453548899"
"533 -0.00114381106595234 -0.00110316198462442 -0.00106258691998478 -0.0010220"
"8454816291 -0.000981653546494509 -0.000941292593571031 -0.000901000369289326 "
"-0.000860775554901065 -0.000820616833062027 -0.000780522887881398 -0.00074049"
"240497084 -0.000700524071493438 -0.000660616576212649 -0.000620768609541014 -"
"0.000580978863588756 -0.000541246032212378 -0.000501568811062962 -0.000461945"
"897634512 -0.000422375991312075 -0.000382857793419723 -0.00034339000726852 -0"
".000303971338204257 -0.000264600493655063 -0.000225276183178991 -0.0001859971"
"18511366 -0.000146762013612009 -0.000107569584712448 -6.84185503628125e-005 -"
"2.93076314787818e-005]"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "4"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  distributed_mem	  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [1, 1]
		  Position		  [385, 325, 430, 375]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  en			  off
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [220, 84, 260, 116]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [220, 149, 260, 181]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret3"
		  Ports			  [1, 1]
		  Position		  [220, 214, 260, 246]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret4"
		  Ports			  [1, 1]
		  Position		  [220, 279, 260, 311]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [360, 28, 390, 42]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [130, 28, 160, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coeff"
		  Position		  [450, 343, 480, 357]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Register"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  DstBlock		  "coeff"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM4"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "ROM1"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ROM2"
		  SrcPort		  1
		  DstBlock		  "Reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ROM3"
		  SrcPort		  1
		  DstBlock		  "Reinterpret3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret3"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "ROM4"
		  SrcPort		  1
		  DstBlock		  "Reinterpret4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret4"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  4
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay"
	      Ports		      [1, 1]
	      Position		      [350, 74, 390, 116]
	      LinkData {
		BlockName		"Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      SourceBlock	      "casper_library/Delays/sync_delay"
	      SourceType	      "sync_delay"
	      ShowPortLabels	      on
	      DelayLen		      "2^(PFBSize-n_inputs)"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [415, 28, 445, 42]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [415, 88, 445, 102]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "coeff_out"
	      Position		      [300, 253, 330, 267]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "taps_out"
	      Position		      [505, 193, 535, 207]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      Points		      [10, 0; 0, 35]
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "taps_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Mult"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "coeff_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_coeff_gen"
	      SrcPort		      1
	      Points		      [0, -50; 125, 0]
	      Branch {
		DstBlock		"delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, 115]
		DstBlock		"Reinterpret2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "pfb_coeff_gen"
	      SrcPort		      2
	      Points		      [145, 0; 0, -5]
	      DstBlock		      "sync_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_coeff_gen"
	      SrcPort		      3
	      Points		      [90, 0; 0, 95]
	      Branch {
		Points			[0, 0]
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 50]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [-20, 0]
	      DstBlock		      "pfb_coeff_gen"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [-20, 0]
	      DstBlock		      "pfb_coeff_gen"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pol1_in2_last_tap"
	  Ports			  [4, 2]
	  Position		  [600, 102, 700, 133]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "taps=4"
	  AncestorBlock		  "casper_library/PFBs/last_tap_real"
	  UserDataPersistent	  on
	  UserData		  "DataTag78"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "last_tap_real"
	  MaskPromptString	  "Total Number of Taps:|Input Bitwidth:|Outpu"
"t Bitwidth:|Coeff Bitwidth:|Add Latency|Mult Latency|Quantization Behavior"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup(Truncat"
"e|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values))"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,"
	  MaskVariables		  "TotalTaps=@1;BitWidthIn=@2;BitWidthOut=@3;C"
"oeffBitWidth=@4;add_latency=@5;mult_latency=@6;quantization=&7;"
	  MaskInitialization	  "last_tap_real_init(gcb,...\n    'TotalTaps'"
", TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'BitWidthOut', BitWidt"
"hOut,...\n    'CoeffBitWidth', CoeffBitWidth,...\n    'add_latency', add_late"
"ncy,...\n    'mult_latency', mult_latency,...\n    'quantization', quantizati"
"on);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|8|18|8|4|6|Truncate"
	  MaskTabNameString	  ",,,,,,"
	  System {
	    Name		    "pol1_in2_last_tap"
	    Location		    [517, 336, 1195, 850]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [30, 133, 60, 147]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [275, 243, 305, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "coeff"
	      Position		      [50, 188, 80, 202]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "taps"
	      Position		      [250, 188, 280, 202]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [310, 155, 360, 210]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [320, 227, 365, 273]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "mult_latency"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [175, 142, 225, 193]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [100, 179, 140, 211]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "CoeffBitWidth - 1"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [100, 124, 140, 156]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "BitWidthIn - 1"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [245, 154, 285, 186]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pfb_real_add_tree"
	      Ports		      [2, 2]
	      Position		      [390, 174, 485, 216]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=4, add_latency=4"
	      UserDataPersistent      on
	      UserData		      "DataTag79"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "pfb_real_add_tree"
	      MaskPromptString	      "Total Number of Taps:|Input Bitwidth:|O"
"utput Bitwidth:|Coeff Bitwidth:|Add Latency|Quantization Behavior"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "TotalTaps=@1;BitWidthIn=@2;BitWidthOut="
"@3;CoeffBitWidth=@4;add_latency=@5;quantization=&6;"
	      MaskInitialization      "pfb_real_add_tree_init(gcb, ...\n    'T"
"otalTaps', TotalTaps, ...\n    'BitWidthIn', BitWidthIn, ...\n    'BitWidthOu"
"t', BitWidthOut, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'add_laten"
"cy', add_latency, ...\n    'quantization', quantization);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|8|18|8|4|Truncate"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"pfb_real_add_tree"
		Location		[594, 266, 1132, 846]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [15, 123, 45, 137]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 28, 45, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint0"
		  Ports			  [1, 1]
		  Position		  [130, 114, 160, 126]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth + BitWidthIn - 2"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint1"
		  Ports			  [1, 1]
		  Position		  [130, 164, 160, 176]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth + BitWidthIn - 2"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint2"
		  Ports			  [1, 1]
		  Position		  [130, 214, 160, 226]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth + BitWidthIn - 2"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint3"
		  Ports			  [1, 1]
		  Position		  [130, 264, 160, 276]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth + BitWidthIn - 2"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice0"
		  Ports			  [1, 1]
		  Position		  [70, 114, 115, 126]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "CoeffBitWidth + BitWidthIn"
		  bit1			  "-0*(CoeffBitWidth + BitWidthIn)"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [70, 164, 115, 176]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "CoeffBitWidth + BitWidthIn"
		  bit1			  "-1*(CoeffBitWidth + BitWidthIn)"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  Ports			  [1, 1]
		  Position		  [70, 214, 115, 226]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "CoeffBitWidth + BitWidthIn"
		  bit1			  "-2*(CoeffBitWidth + BitWidthIn)"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3"
		  Ports			  [1, 1]
		  Position		  [70, 264, 115, 276]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "CoeffBitWidth + BitWidthIn"
		  bit1			  "-3*(CoeffBitWidth + BitWidthIn)"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree1"
		  Ports			  [5, 2]
		  Position		  [200, 115, 350, 315]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "latency 8"
		  AncestorBlock		  "casper_library/Misc/adder_tree"
		  UserDataPersistent	  on
		  UserData		  "DataTag80"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "adder_tree"
		  MaskDescription	  "Sums all inputs using a tree of add"
"s and delays."
		  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''),"
" ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		  MaskPromptString	  "Number of Inputs|Add Latency"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_inputs=@1;latency=@2;"
		  MaskInitialization	  "adder_tree_init(gcb, ...\n    'n_in"
"puts', n_inputs, ...\n    'latency', latency);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|4"
		  MaskTabNameString	  ","
		  System {
		    Name		    "adder_tree1"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [30, 142, 60, 158]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din4"
		    Position		    [30, 182, 60, 198]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "4"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr2"
		    Ports		    [2, 1]
		    Position		    [130, 120, 170, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "4"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr3"
		    Ports		    [2, 1]
		    Position		    [230, 40, 270, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "4"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "8"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [330, 17, 360, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [330, 42, 360, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din4"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr2"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr3"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert1"
		  Ports			  [1, 1]
		  Position		  [500, 213, 530, 227]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidthOut"
		  bin_pt		  "BitWidthOut-1"
		  quantization		  "Truncate"
		  overflow		  "Saturate"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay1"
		  Ports			  [1, 1]
		  Position		  [400, 150, 430, 180]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "4"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "scale1"
		  Ports			  [1, 1]
		  Position		  [400, 213, 430, 227]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "-3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [600, 202, 630, 218]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [600, 28, 630, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "adder_tree1"
		  SrcPort		  2
		  DstBlock		  "scale1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "scale1"
		  SrcPort		  1
		  DstBlock		  "convert1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree1"
		  SrcPort		  1
		  DstBlock		  "delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay1"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Slice0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice0"
		  SrcPort		  1
		  DstBlock		  "Reint0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint0"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "Reint1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint1"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  DstBlock		  "Reint2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint2"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Slice3"
		  SrcPort		  1
		  DstBlock		  "Reint3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint3"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  5
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [505, 168, 535, 182]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [510, 198, 540, 212]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "pfb_real_add_tree"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      Points		      [0, 15]
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Reinterpret2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "Mult"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "coeff"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "pfb_real_add_tree"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "taps"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_real_add_tree"
	      SrcPort		      2
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "pfb_real_add_tree"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "pol1_in2_tap2"
	  Ports			  [4, 4]
	  Position		  [300, 102, 400, 133]
	  BackgroundColor	  "gray"
	  LinkData {
	    BlockName		    "delay/delay_bram/Constant2"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant1"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant2"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant3"
	    DialogParameters {
	      equ		      "P=C"
	    }
	  }
	  SourceBlock		  "casper_library/PFBs/tap_real"
	  SourceType		  "pfb_tap_real"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "pol1_in2_tap3"
	  Ports			  [4, 4]
	  Position		  [450, 102, 550, 133]
	  BackgroundColor	  "gray"
	  LinkData {
	    BlockName		    "delay/delay_bram/Constant2"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant1"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant2"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant3"
	    DialogParameters {
	      equ		      "P=C"
	    }
	  }
	  SourceBlock		  "casper_library/PFBs/tap_real"
	  SourceType		  "pfb_tap_real"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pol1_in3_first_tap"
	  Ports			  [2, 4]
	  Position		  [150, 152, 250, 183]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "input=2, taps=4"
	  AncestorBlock		  "casper_library/PFBs/first_tap_real"
	  UserDataPersistent	  on
	  UserData		  "DataTag81"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "first_tap_real"
	  MaskPromptString	  "This is input number:|Size of PFB: (2^? pnt"
"s)|Bitwidth of Coefficients:|Total Number of Taps:|Input Bitwidth:|Implement "
"Coeff Gen in Distributed Memory:|Windowing Function:|Mult Latency|BRAM Latenc"
"y|Number of Simultaneous Inputs: (2^?)|Bit Width (normal=1)"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup(bartlet"
"t|barthannwin|blackman|blackmanharris|bohamwin|chebwin|flattopwin|gausswin|ha"
"mming|hann|kaiser|nuttallwin|parzenwin|rectwin|tukeywin|triang),edit,edit,edi"
"t,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,"
	  MaskVariables		  "nput=@1;PFBSize=@2;CoeffBitWidth=@3;TotalTa"
"ps=@4;BitWidthIn=@5;CoeffDistMem=@6;WindowType=&7;mult_latency=@8;bram_latenc"
"y=@9;n_inputs=@10;fwidth=@11;"
	  MaskInitialization	  "first_tap_real_init(gcb,...\n    'nput', np"
"ut,...\n    'PFBSize', PFBSize,...\n    'CoeffBitWidth', CoeffBitWidth,...\n "
"   'TotalTaps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'CoeffDi"
"stMem', CoeffDistMem,...\n    'WindowType', WindowType,...\n    'mult_latency"
"', mult_latency,...\n    'bram_latency', bram_latency,...\n    'n_inputs', n_"
"inputs,...\n    'fwidth', fwidth);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2|12|8|4|8|0|hamming|6|4|2|1"
	  MaskTabNameString	  ",,,,,,,,,,"
	  System {
	    Name		    "pol1_in3_first_tap"
	    Location		    [40, 134, 830, 731]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [35, 33, 65, 47]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [35, 73, 65, 87]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [365, 172, 415, 223]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [290, 194, 330, 226]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "CoeffBitWidth - 1"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [440, 184, 480, 216]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [290, 134, 330, 166]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "BitWidthIn - 1"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [230, 196, 275, 224]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "CoeffBitWidth"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [235, 246, 280, 274]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "CoeffBitWidth * (TotalTaps - 1)"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "CoeffBitWidth"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay"
	      Ports		      [1, 1]
	      Position		      [350, 15, 395, 55]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"delay_bram"
		DialogParameters {
		  DelayLen		  "2^(PFBSize-n_inputs)"
		  bram_latency		  "bram_latency"
		}
		BlockName		"delay_bram/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      BlockChoice	      "delay_bram"
	      TemplateBlock	      "casper_library/Delays/delay"
	      MemberBlocks	      "delay_bram,delay_slr"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"delay"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_bram"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Delays/delay_bram"
		  SourceType		  "delay_bram"
		  ShowPortLabels	  on
		  DelayLen		  "2^(PFBSize-n_inputs)"
		  bram_latency		  "bram_latency"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "delay_bram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_bram"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pfb_coeff_gen"
	      Ports		      [2, 3]
	      Position		      [65, 75, 115, 125]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "PFBSize=12, n_inputs=2, taps=4"
	      AncestorBlock	      "casper_library/PFBs/pfb_coeff_gen"
	      UserDataPersistent      on
	      UserData		      "DataTag82"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "pfb_coeff_gen"
	      MaskPromptString	      "Size of PFB: (2^? pnts)|Bitwidth of Coe"
"fficients:|Total Number of Taps:|Implement Coeff Gen in Distributed Memory|Wi"
"ndowing Function: |BRAM Latency|Number of Simultaneous Inputs: (2^?)|This is "
"input number:|Bin Width (normal=1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,edit"
",edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,"
	      MaskVariables	      "PFBSize=@1;CoeffBitWidth=@2;TotalTaps=@"
"3;CoeffDistMem=@4;WindowType=&5;bram_latency=@6;n_inputs=@7;nput=@8;fwidth=@9"
";"
	      MaskInitialization      "pfb_coeff_gen_init(gcb, ...\n    'PFBSi"
"ze', PFBSize, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'TotalTaps', "
"TotalTaps, ...\n    'CoeffDistMem', CoeffDistMem, ...\n    'WindowType', Wind"
"owType, ...\n    'bram_latency', bram_latency, ...\n    'n_inputs', n_inputs,"
" ...\n    'nput', nput, ...\n    'fwidth', fwidth);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "12|8|4|0|hamming|4|2|2|1"
	      MaskTabNameString	      ",,,,,,,,"
	      System {
		Name			"pfb_coeff_gen"
		Location		[44, 74, 726, 744]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [235, 28, 265, 42]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 93, 45, 107]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [4, 1]
		  Position		  [310, 99, 365, 646]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "4"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [65, 75, 115, 125]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "10"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  on
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [65, 17, 110, 63]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "bram_latency+1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [290, 17, 335, 63]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "5"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM1"
		  Ports			  [1, 1]
		  Position		  [150, 74, 200, 126]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "1024"
		  initVector		  "[-1.95360449193984e-005 -5.86373824"
"824353e-005 -9.77787809695406e-005 -0.000136961519242798 -0.00017618687853600"
"4 -0.000215456142407859 -0.000254770596694927 -0.000294131529464561 -0.000333"
"540230967701 -0.000372997993591441 -0.000412506111811566 -0.00045206588214495"
"7 -0.000491678603101768 -0.000531345575137634 -0.00057106810060559 -0.0006108"
"47483707977 -0.000650685030448226 -0.000690582048582418 -0.000730539847570823"
" -0.000770559738529316 -0.000810643034180581 -0.000850791048805284 -0.0008910"
"05098193145 -0.000931286499593767 -0.000971636571667522 -0.00101205663443616 "
"-0.00105254800923341 -0.00109311201865547 -0.00113374998651128 -0.00117446323"
"777281 -0.00121525309852519 -0.00125612089591668 -0.0012970679581086 -0.00133"
"809561422518 -0.00137920519430318 -0.00142039802924154 -0.00146167545075082 -"
"0.00150303879130263 -0.00154448938407893 -0.00158602856292113 -0.001627657662"
"27924 -0.00166937801716091 -0.00171119096308017 -0.00175309783600636 -0.00179"
"509997231278 -0.00183719870872528 -0.00187939538227079 -0.00192169133022575 -"
"0.00196408789006439 -0.00200658639940705 -0.00204918819596824 -0.002091894617"
"50476 -0.00213470700176369 -0.00217762668643021 -0.00222065500907546 -0.00226"
"379330710427 -0.00230704291770274 -0.00235040517778589 -0.00239388142394503 -"
"0.00243747299239523 -0.00248118121892266 -0.00252500743883177 -0.002568952986"
"89248 -0.00261301919728732 -0.00265720740355837 -0.00270151893855428 -0.00274"
"595513437711 -0.00279051732232913 -0.00283520683285961 -0.00288002499551139 -"
"0.00292497313886758 -0.00297005259049806 -0.00301526467690592 -0.003060610723"
"4739 -0.00310609205441077 -0.00315170999269754 -0.0031974658600337 -0.0032433"
"6097678347 -0.00328939666192177 -0.00333557423298038 -0.00338189500599389 -0."
"00342836029544561 -0.00347497141421356 -0.00352172967351617 -0.00356863638285"
"814 -0.00361569284997621 -0.00366290038078473 -0.00371026027932139 -0.0037577"
"738476928 -0.00380544238601998 -0.00385326719238395 -0.00390124956277108 -0.0"
"0394939079101858 -0.00399769216875989 -0.00404615498536995 -0.004094780527910"
"51 -0.00414357008107548 -0.00419252492713603 -0.00424164634588582 -0.00429093"
"561458624 -0.00434039400791139 -0.0043900227978933 -0.0044398232538669 -0.004"
"48979664241511 -0.00453994422731382 -0.00459026726947688 -0.00464076702690103"
" -0.00469144475461088 -0.00474230170460374 -0.00479333912579457 -0.0048445582"
"6396084 -0.00489596036168731 -0.00494754665831095 -0.00499931838986565 -0.005"
"0512767890271 -0.00510342308505753 -0.00515575850375045 -0.00520828426737544 "
"-0.00526100159462291 -0.00531391170054876 -0.00536701579651917 -0.00542031509"
"015529 -0.00547381078527795 -0.00552750408185238 -0.00558139617593287 -0.0056"
"3548825960751 -0.0056897815209429 -0.00574427714392879 -0.00579897630842278 -"
"0.00585388019009512 -0.00590898996037331 -0.00596430678638681 -0.006019831830"
"91183 -0.006075566252316 -0.00613151120450307 -0.00618766783685775 -0.0062440"
"3729419033 -0.00630062071668158 -0.00635741923982739 -0.00641443399438365 -0."
"00647166610631106 -0.0065291166967199 -0.00658678688181488 -0.006644677772840"
"05 -0.00670279047602365 -0.00676112609252295 -0.00681968571836934 -0.00687847"
"044441308 -0.00693748135626846 -0.00699671953425864 -0.0070561860533608 -0.00"
"711588198315117 -0.00717580838775008 -0.00723596632576712 -0.0072963568502463"
"2 -0.00735698100861126 -0.00741783984261036 -0.00747893438826213 -0.007540265"
"67580047 -0.00760183472962001 -0.00766364256822145 -0.00772569020415702 -0.00"
"778797864397599 -0.00785050888817004 -0.00791328193111896 -0.0079762987610361"
"8 -0.00803956035991441 -0.00810306770347134 -0.00816682176109544 -0.008230823"
"49579168 -0.00829507386412747 -0.00835957381617844 -0.00842432429547453 -0.00"
"848932623894594 -0.0085545805768692 -0.00862008823281334 -0.00868585012358606"
" -0.00875186715917999 -0.00881814024271899 -0.00888467027040459 -0.0089514581"
"3146234 -0.00901850470808845 -0.00908581087539623 -0.00915337750136286 -0.009"
"22120544677606 -0.00928929556518085 -0.00935764870282646 -0.00942626569861328"
" -0.00949514738403984 -0.00956429458314986 -0.00963370811247954 -0.0097033887"
"8100467 -0.00977333739008804 -0.00984355473342682 -0.00991404159700005 -0.009"
"98479875901621 -0.0100558269898609 -0.0101271270520445 -0.0101986997001502 -0"
".0102705456807816 -0.0103426657325111 -0.0104150605858276 -0.0104877309630852"
" -0.0105606775784509 -0.0106339011378533 -0.0107074023389313 -0.0107811818709"
"821 -0.0108552404149104 -0.0109295786431768 -0.0110041972197471 -0.0110790968"
"000408 -0.0111542780308804 -0.0112297415504407 -0.0113054879881979 -0.0113815"
"179648791 -0.0114578320924116 -0.011534430973873 -0.0116113152034403 -0.01168"
"84853663402 -0.0117659420387989 -0.0118436857879921 -0.0119217171719953 -0.01"
"20000367397339 -0.0120786450309339 -0.0121575425760722 -0.0122367298963274 -0"
".0123162075035304 -0.0123959759001155 -0.0124760355790712 -0.0125563870238917"
" -0.0126370307085277 -0.0127179670973381 -0.0127991966450416 -0.0128807197966"
"682 -0.0129625369875108 -0.0130446486430777 -0.013127055179044 -0.01320975700"
"12042 -0.0132927545054245 -0.013376048077595 -0.0134596380935826 -0.013543524"
"9191836 -0.0136277089100767 -0.0137121904117757 -0.013796969759583 -0.0138820"
"472785428 -0.0139674232833947 -0.0140530980785269 -0.0141390719579304 -0.0142"
"253452051525 -0.0143119180932513 -0.0143987908847495 -0.0144859638315889 -0.0"
"14573437175085 -0.0146612111458815 -0.0147492859639051 -0.0148376618383207 -0"
".0149263389674863 -0.0150153175389084 -0.0151045977291974 -0.0151941797040232"
" -0.0152840636180711 -0.0153742496149975 -0.0154647378273863 -0.0155555283767"
"05 -0.015646621373261 -0.0157380169161584 -0.0158297150932548 -0.015921715981"
"1181 -0.0160140196449838 -0.0161066261387121 -0.0161995355047452 -0.016292747"
"7740656 -0.0163862629661531 -0.0164800810889435 -0.0165742021387861 -0.016668"
"6261004027 -0.0167633529468456 -0.0168583826394567 -0.016953715127826 -0.0170"
"493503497512 -0.0171452882311964 -0.0172415286862519 -0.0173380716170938 -0.0"
"174349169139437 -0.0175320644550288 -0.0176295141065421 -0.0177272657226027 -"
"0.0178253191452166 -0.0179236742042373 -0.0180223307173268 -0.018121288489916"
"7 -0.0182205473151699 -0.0183201069739418 -0.0184199672347421 -0.018520127853"
"6971 -0.0186205885745113 -0.0187213491284304 -0.0188224092342034 -0.018923768"
"5980457 -0.0190254269136018 -0.0191273838619085 -0.0192296391113586 -0.019332"
"1923176643 -0.019435043123821 -0.0195381911600713 -0.0196416360438693 -0.0197"
"45377379845 -0.019849414759769 -0.0199537477625175 -0.020058375954037 -0.0201"
"632988873101 -0.0202685161023207 -0.0203740271260197 -0.0204798314722913 -0.0"
"205859286419188 -0.0206923181225513 -0.0207989993886701 -0.0209059719015557 -"
"0.0210132351092549 -0.021120788446548 -0.0212286313349162 -0.0213367631825097"
" -0.0214451833841153 -0.0215538913211251 -0.0216628863615044 -0.0217721678597"
"605 -0.0218817351569122 -0.0219915875804579 -0.022101724444346 -0.02221214504"
"89436 -0.0223228486810072 -0.0224338346136521 -0.0225451021063229 -0.02265665"
"04047645 -0.0227684787409922 -0.0228805863332631 -0.0229929723860476 -0.02310"
"56360900002 -0.0232185766219323 -0.0233317931447831 -0.0234452848075927 -0.02"
"35590507454743 -0.0236730900795866 -0.0237874019171075 -0.0239019853512068 -0"
".0240168394610199 -0.0241319633116214 -0.0242473559539992 -0.0243630164250288"
" -0.0244789437474478 -0.0245951369298304 -0.0247115949665627 -0.0248283168378"
"178 -0.0249453015095314 -0.0250625479333775 -0.0251800550467445 -0.0252978217"
"727115 -0.0254158470200247 -0.0255341296830745 -0.0256526686418722 -0.0257714"
"627620276 -0.0258905108947267 -0.0260098118767092 -0.0261293645302469 -0.0262"
"491676631219 -0.0263692200686057 -0.0264895205254374 -0.0266100677978035 -0.0"
"267308606353172 -0.0268518977729978 -0.0269731779312514 -0.0270946998158504 -"
"0.0272164621179146 -0.0273384635138916 -0.0274607026655385 -0.027583178219902"
"3 -0.0277058888093027 -0.0278288330513129 -0.0279520095487426 -0.028075416889"
"62 -0.0281990536471749 -0.0283229183798214 -0.0284470096311413 -0.02857132592"
"98677 -0.0286958657898689 -0.0288206277101327 -0.0289456101747502 -0.02907081"
"16529013 -0.0291962305988393 -0.0293218654518758 -0.0294477146363672 -0.02957"
"37765616996 -0.0297000496222755 -0.0298265321974999 -0.0299532226517673 -0.03"
"00801193344483 -0.0302072205798774 -0.0303345247073399 -0.0304620300210605 -0"
".0305897348101907 -0.0307176373487978 -0.0308457358958535 -0.0309740286952226"
" -0.0311025139756529 -0.0312311899507642 -0.0313600548190386 -0.0314891067638"
"105 -0.0316183439532573 -0.0317477645403898 -0.0318773666630439 -0.0320071484"
"438712 -0.0321371079903314 -0.0322672433946839 -0.0323975527339801 -0.0325280"
"34070056 -0.0326586854495252 -0.0327895049037717 -0.032920490448944 -0.033051"
"6400859483 -0.0331829518004429 -0.0333144235628323 -0.0334460533282624 -0.033"
"5778390366148 -0.0337097786125025 -0.0338418699652658 -0.0339741109889673 -0."
"0341064995623891 -0.0342390335490285 -0.0343717107970955 -0.0345045291395095 "
"-0.0346374863938966 -0.034770580362588 -0.0349038088326173 -0.035037169575719"
"3 -0.0351706603483286 -0.0353042788915786 -0.0354380229313005 -0.035571890178"
"0232 -0.0357058783269734 -0.0358399850580752 -0.0359742080359511 -0.036108544"
"9099229 -0.0362429933140124 -0.0363775508669435 -0.0365122151721433 -0.036646"
"9838177448 -0.0367818543765889 -0.0369168244062275 -0.037051891448926 -0.0371"
"870530316673 -0.037322306666155 -0.0374576498488175 -0.0375930800608126 -0.03"
"77285947680315 -0.0378641914211044 -0.0379998674554054 -0.0381356202910582 -0"
".0382714473329417 -0.0384073459706969 -0.0385433135787325 -0.0386793475162326"
" -0.0388154451271632 -0.0389516037402803 -0.0390878206691371 -0.0392240932120"
"927 -0.03936041865232 -0.0394967942578149 -0.0396332172814052 -0.039769684960"
"7602 -0.0399061945183999 -0.0400427431617058 -0.0401793280829308 -0.040315946"
"4592099 -0.0404525954525713 -0.0405892722099481 -0.0407259738631893 -0.040862"
"6975290722 -0.0409994403093148 -0.041136199290588 -0.0412729715445292 -0.0414"
"097541277549 -0.0415465440818747 -0.0416833384335054 -0.0418201341942848 -0.0"
"419569283608864 -0.0420937179150347 -0.04223049982352 -0.0423672710382139 -0."
"0425040284960858 -0.0426407691192183 -0.0427774898148243 -0.0429141874752636 "
"-0.0430508589780602 -0.0431875011859199 -0.0433241109467476 -0.04346068509366"
"62 -0.0435972204450347 -0.0437337138044669 -0.0438701619608509 -0.04400656168"
"83682 -0.0441429097465137 -0.0442792028801159 -0.0444154378193569 -0.04455161"
"12797938 -0.0446877199623792 -0.0448237605534833 -0.0449597297249148 -0.04509"
"56241339438 -0.0452314404233235 -0.0453671752213136 -0.0455028251417028 -0.04"
"56383867838326 -0.0457738567326204 -0.0459092315585845 -0.0460445078178675 -0"
".0461796820522616 -0.0463147507892334 -0.0464497105419493 -0.0465845578093009"
" -0.0467192890759316 -0.0468539008122623 -0.0469883894745182 -0.0471227515047"
"563 -0.0472569833308918 -0.0473910813667266 -0.0475250420119765 -0.0476588616"
"523 -0.0477925366593269 -0.0479260633906868 -0.0480594381900388 -0.0481926573"
"871008 -0.0483257172976796 -0.048458614223701 -0.0485913444532403 -0.04872390"
"42605536 -0.0488562899061083 -0.0489884976366153 -0.0491205236850605 -0.04925"
"2364270737 -0.0493840155992776 -0.049515473862688 -0.0496467352393794 -0.0497"
"777958942021 -0.0499086519784797 -0.0500392996300428 -0.0501697349732635 -0.0"
"502999541190904 -0.0504299531650835 -0.0505597281954496 -0.0506892752810781 -"
"0.0508185904795771 -0.0509476698353097 -0.0510765093794306 -0.051205105129923"
"5 -0.0513334530916378 -0.0514615492563269 -0.051589389602686 -0.0517169700963"
"901 -0.051844286690133 -0.051971335323666 -0.0520981119238372 -0.052224612404"
"6312 -0.052350832667209 -0.0524767685999479 -0.0526024160784825 -0.0527277709"
"657452 -0.0528528291120074 -0.0529775863549212 -0.053102038519561 -0.05322618"
"14184657 -0.053350010851681 -0.0534735226068025 -0.0535967124590182 -0.053719"
"5761711525 -0.0538421094937093 -0.0539643081649165 -0.0540861679107699 -0.054"
"2076844450783 -0.054328853469508 -0.0544496706736281 -0.0545701317349564 -0.0"
"546902323190051 -0.0548099680793268 -0.0549293346575612 -0.0550483276834819 -"
"0.0551669427750435 -0.0552851755384289 -0.0554030215680972 -0.055520476446831"
"8 -0.0556375357457885 -0.0557541950245443 -0.0558704498311463 -0.055986295702"
"1611 -0.0561017281627244 -0.0562167427265907 -0.0563313348961834 -0.056445500"
"1626456 -0.0565592340058908 -0.0566725318946538 -0.0567853892865424 -0.056897"
"8016280887 -0.0570097643548016 -0.0571212728912186 -0.0572323226509587 -0.057"
"3429090367754 -0.0574530274406095 -0.0575626732436429 -0.0576718418163524 -0."
"0577805285185636 -0.0578887286995056 -0.0579964376978652 -0.0581036508418424 "
"-0.0582103634492054 -0.0583165708273461 -0.0584222682733362 -0.05852745107398"
"31 -0.0586321145058866 -0.0587362538354955 -0.0588398643191646 -0.05894294120"
"32121 -0.0590454797239769 -0.0591474751078773 -0.0592489225714681 -0.05934981"
"73215001 -0.059450154554978 -0.05954992945922 -0.0596491372119169 -0.05974777"
"2981192 -0.0598458319256604 -0.0599433091944898 -0.0600401999274608 -0.060136"
"4992550273 -0.0602322022983779 -0.0603273041694972 -0.0604217999712272 -0.060"
"5156847973294 -0.0606089537325465 -0.0607016018526654 -0.0607936242245796 -0."
"0608850159063519 -0.0609757719472783 -0.061065887387951 -0.0611553572603223 -"
"0.0612441765877689 -0.0613323403851557 -0.0614198436589013 -0.061506681407041"
"8 -0.061592848619297 -0.061678340277135 -0.0617631513538381 -0.06184727681456"
"93 -0.0619307116164376 -0.0620134507085651 -0.0620954890321538 -0.06217682152"
"05522 -0.0622574430993227 -0.0623373486863094 -0.0624165331917056 -0.06249499"
"1518122 -0.0625727185606549 -0.0626497092069548 -0.0627259583372954 -0.062801"
"4608246425 -0.0628762115347232 -0.062950205326096 -0.0630234370502199 -0.0630"
"959015515253 -0.0631675936674838 -0.0632385082286789 -0.0633086400588769 -0.0"
"633779839750981 -0.0634465347876881 -0.0635142873003892 -0.0635812363104124 -"
"0.0636473766085095 -0.0637127029790454 -0.0637772102000706 -0.063840893043394"
" -0.0639037462746563 -0.0639657646534025 -0.0640269429331564 -0.0640872758614"
"937 -0.0641467581801161 -0.0642053846249258 -0.0642631499260997 -0.0643200488"
"081644 -0.0643760759900707 -0.0644312261852691 -0.0644854941017852 -0.0645388"
"744422952 -0.0645913619042018 -0.0646429511797104 -0.0646936369559053 -0.0647"
"434139148259 -0.0647922767335444 -0.0648402200842417 -0.0648872386342854 -0.0"
"649333270463067 -0.0649784799782785 -0.0650226920835928 -0.0650659580111392 -"
"0.0651082724053829 -0.0651496299064435 -0.0651900251501734 -0.065229452768236"
"8 -0.0652679073881893 -0.0653053836335566 -0.0653418761239145 -0.065377379474"
"9686 -0.0654118882986341 -0.0654453972031165 -0.0654779007929912 -0.065509393"
"6692849 -0.0655398704295559 -0.0655693256679753 -0.0655977539754081 -0.065625"
"1499394949 -0.0656515081447329 -0.0656768231725586 -0.0657010896014287 -0.065"
"7243020069034 -0.0657464549617278 -0.0657675430359153 -0.0657875607968297 -0."
"0658065028092686 -0.0658243636355464 -0.0658411378355775 -0.0658568199669601 "
"-0.0658714045850595 -0.0658848862430924 -0.0658972594922108 -0.06590851888158"
"6 -0.0659186589584936 -0.0659276742683974 -0.0659355593550347 -0.065942308760"
"5012 -0.0659479170253358 -0.0659523786886061 -0.0659556882879942 -0.065957840"
"3598816 -0.0659588294394359 -0.065958650060696 -0.0659572967566587 -0.0659547"
"64059365 -0.0659510464999863 -0.0659461386089112 -0.0659400349158324 -0.06593"
"27299498337 -0.0659242182394767 -0.0659144943128886 -0.0659035526978493 -0.06"
"58913879218792 -0.0658779945123266 -0.0658633669964561 -0.0658474999015363 -0"
".0658303877549278 -0.0658120250841722 -0.06579240641708 -0.0657715262818194 -"
"0.065749379207005 -0.0657259597217872 -0.0657012623559404 -0.065675281639953 "
"-0.0656480121051163 -0.0656194482836141 -0.0655895847086124 -0.06555841591434"
"88 -0.0655259364362228 -0.0654921408108858 -0.0654570235763306 -0.06542057927"
"19826 -0.0653828024387895 -0.065343687619312 -0.0653032293578146 -0.065261422"
"2003562 -0.0652182606948812 -0.0651737393913101 -0.0651278528416311 -0.065080"
"595599991 -0.0650319622227866 -0.0649819472687565 -0.0649305452990723 -0.0648"
"777508774304 -0.0648235585701439 -0.0647679629462345 -0.0647109585775244 -0.0"
"646525400387285 -0.0645927019075467 -0.0645314387647563 -0.064468745194304 -0"
".064404615783399 -0.0643390451226053 -0.0642720278059346 -0.0642035584309389 "
"-0.0641336315988036 -0.0640622419144405 -0.0639893839865808 -0.06391505242786"
"85 -0.0638392418549534 -0.0637619468885846 -0.0636831621537039 -0.06360288227"
"95397 -0.0635211018997 -0.0634378156522664 -0.0633530181798879 -0.06326670412"
"98747 -0.0631788681542924 -0.0630895049100552 -0.0629986090590211 -0.06290617"
"5268085 -0.0628121982092736 -0.0627166725598393 -0.0626195930023549 -0.062520"
"9542248075 -0.0624207509206936 -0.0623189777891131 -0.0622156295348643 -0.062"
"110700868538 -0.0620041865066129 -0.0618960811715501 -0.0617863795918877 -0.0"
"616750765023358 -0.0615621666438715 -0.061447644763834 -0.0613315056160193 -0"
".0612137439607756 -0.061094354565098 -0.0609733322027241 -0.0608506716542289 "
"-0.0607263677071203 -0.060600415155934 -0.0604728088023293 -0.060343543455183"
"8 -0.0602126139306894 -0.0600800150524475 -0.0599457416515643 -0.059809788566"
"7465 -0.0596721506443966 -0.0595328227387086 -0.0593917997117633 -0.059249076"
"4336242 -0.0591046477824328 -0.0589585086445045 -0.0588106539144239 -0.058661"
"0784951407 -0.0585097772980653 -0.0583567452431643 -0.0582019772590566 -0.058"
"0454682831085 -0.0578872132615299 -0.05772720714947 -0.0575654449111124 -0.05"
"74019215197717 -0.0572366319579886 -0.0570695712176257 -0.0569007342999634 -0"
".0567301162157957 -0.0565577119855254 -0.0563835166392604 -0.056207525216909 "
"-0.0560297327682756 -0.0558501343531568 -0.0556687250414363 -0.05548549991318"
"13 -0.0553004540587378 -0.055113582578826 -0.0549248805846362 -0.054734343197"
"9244 -0.0545419655511075 -0.0543477427873591 -0.0541516700607051 -0.053953742"
"5361187 -0.0537539553896164 -0.0535523038083528 -0.0533487829907167 -0.053143"
"3881464259 -0.0529361144966224 -0.0527269572739682 -0.0525159117227401 -0.052"
"3029730989252 -0.0520881366703157 -0.0518713977166041 -0.0516527515294784 -0."
"0514321934127172 -0.051209718682284 -0.0509853226664231 -0.0507590007057535 -"
"0.0505307481533645 -0.0503005603749096 -0.0500684327487021 -0.049834360665809"
" -0.049598339530146 -0.0493603647585716 -0.049120431780982 -0.048878536040405"
"2 -0.0486346729930951 -0.0483888381086264 -0.0481410268699881 -0.047891234773"
"6778 -0.0476394573297959 -0.0473856900621393 -0.0471299285082953 -0.046872168"
"2197357 -0.04661240476191 -0.0463506337143394 -0.0460868506707102 -0.04582105"
"12389672 -0.0455532310414073 -0.0452833857147725 -0.0450115109103432 -0.04473"
"76022940313 -0.0444616555464732 -0.0441836663631229 -0.0439036304543441 -0.04"
"36215435455041 -0.0433374013770652 -0.0430511997046779 -0.0427629342992733 -0"
".042472600947155 -0.0421801954500916 -0.0418857136254089 -0.0415891513060813 "
"-0.0412905043408245 -0.0409897685941864 -0.0406869399466393 -0.04038201429467"
"13 -0.0400749875508774 -0.0397658556440513 -0.0394546145192759 -0.03914126013"
"80151 -0.0388257884782039 -0.0385081955343399 -0.0381884773175732 -0.03786662"
"98557978 -0.0375426491937413 -0.0372165313930553 -0.0368882725324057 -0.03655"
"78687075627 -0.0362253160314902 -0.035890610634436 -0.0355537486640213 -0.035"
"21472628533 -0.0348735396809976 -0.0345301850513012 -0.0341846586142477 -0.03"
"38369566056631 -0.0334870752792807 -0.0331350109068303 -0.032780759778126 -0."
"0324243182011545 -0.0320656825021635 -0.0317048490257492 -0.0313418141349444 "
"-0.0309765742113055 -0.0306091256550007 -0.0302394648848966 -0.02986758833864"
"55 -0.0294934924727725 -0.0291171737627618 -0.0287386287031437 -0.02835785380"
"75807 -0.0279748456089538 -0.0275896006594488 -0.0272021155306416 -0.02681238"
"68135842 -0.0264204111188906 -0.0260261850768212 -0.0256297053373687 -0.02523"
"09685703426 -0.0248299714654543 -0.0244267107324016 -0.0240211831009525 -0.02"
"36133853210302 -0.0232033141627968 -0.0227909664167366 -0.0223763388937403 -0"
".0219594284251884 -0.0215402318630339 -0.0211187460798856 -0.0206949679690908"
" -0.0202688944448183 -0.0198405224421398 -0.019409848917113 -0.01897687084686"
"31 -0.0185415852296647 -0.0181039890850233 -0.0176640794537563 -0.01722185339"
"80748 -0.0167773080016636 -0.0163304403697625 -0.0158812476292465 -0.01542972"
"69287062 -0.0149758754385272 -0.0145196903509708 -0.0140611688802526 -0.01360"
"03082626225 -0.0131371057564433 -0.0126715586422698 -0.0122036642229275 -0.01"
"17334198235907 -0.0112608227918606 -0.0107858704978435 -0.0103085603342285 -0"
".00982888971636448 -0.0093468560823376 -0.00886245689304812 -0.00837568963228"
"732 -0.00788655180681356 -0.00739504094642862 -0.00690115460405395 -0.0064048"
"9035580582 -0.00590624580107115 -0.00540521856258246 -0.00490180628649312 -0."
"00439600664245161 -0.00388781732367618 -0.00337723604702886 -0.00286426055308"
"966 -0.00234888860622974 -0.00183111799468498 -0.00131094653062932 -0.0007883"
"72050247106 -0.000263392413805985]"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "4"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  distributed_mem	  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM2"
		  Ports			  [1, 1]
		  Position		  [150, 139, 200, 191]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "1024"
		  initVector		  "[0.000263994494270992 0.00079379076"
"5333044 0.00132599846643037 0.00186061964024239 0.00239765630500669 0.0029371"
"1045444783 0.00347898405770716 0.00402327905927222 0.00456999737890649 0.0051"
"1914091157999 0.00567071152739955 0.0062247110715397 0.00678114136417345 0.00"
"73400042004041 0.00790130135019662 0.0084650345583097 0.00903120554422771 0.0"
"0959981600209368 0.0101708676006419 0.0107443619831309 0.0113203007672771 0.0"
"118986855451885 0.0124795178832987 0.0130627993223009 0.0136485313770831 0.01"
"42367155366628 0.014827353264122 0.015420445996543 0.0160159951449443 0.01661"
"40020942168 0.0172144682030597 0.0178173948039183 0.0184227832029204 0.019030"
"6346798139 0.0196409504879044 0.0202537318539937 0.0208689799783179 0.0214866"
"960344859 0.0221068811694188 0.022729536503289 0.0233546631294603 0.023982262"
"1144271 0.0246123344977557 0.0252448812920241 0.0258799034827636 0.0265174020"
"283999 0.0271573778601946 0.0277998318821875 0.0284447649711389 0.02909217797"
"64717 0.0297420717202153 0.0303944469969483 0.0310493045737422 0.031706645190"
"1058 0.0323664695579295 0.0330287783614295 0.0336935722570932 0.0343608518736"
"25 0.0350306178118914 0.0357028706448674 0.0363776109175828 0.037054839147069"
"3 0.0377345558223073 0.0384167614041735 0.0391014563253891 0.0397886409904673"
" 0.0404783157756628 0.0411704810289198 0.0418651370698219 0.0425622841895416 "
"0.0432619226507901 0.043964052687768 0.0446686745061159 0.0453757882828655 0."
"0460853941663909 0.0467974922763607 0.04751208270369 0.0482291655104935 0.048"
"9487407300372 0.0496708083666933 0.0503953683958929 0.0511224207640799 0.0518"
"519653886663 0.0525840021579864 0.0533185309312521 0.0540555515385082 0.05479"
"50637805891 0.0555370674290745 0.0562815622262462 0.0570285478850452 0.057778"
"0240890295 0.0585299904923315 0.0592844467196164 0.0600413923660409 0.0608008"
"269972125 0.0615627501491482 0.0623271613282347 0.0630940600111889 0.06386344"
"56450179 0.0646353176469804 0.0654096754045475 0.0661865182753654 0.066965845"
"5872166 0.067747656637983 0.0685319506956086 0.069318726998063 0.070107984753"
"3053 0.0708997231392475 0.07169394130372 0.072490638364436 0.0732898134089569"
" 0.0740914654946582 0.0748955936486955 0.0757021968679712 0.0765112741191012 "
"0.0773228243383828 0.078136846431762 0.0789533392748019 0.079772301712651 0.0"
"805937325600128 0.0814176306011148 0.0822439945896786 0.0830728232488894 0.08"
"39041152713679 0.0847378693191406 0.085574084023611 0.0864127579855325 0.0872"
"538897749797 0.0880974779313221 0.0889435209631962 0.0897920173484802 0.09064"
"29655342672 0.0914963639368401 0.0923522109416458 0.0932105049032716 0.094071"
"2441454197 0.0949344269608841 0.0958000516115267 0.0966681163282548 0.0975386"
"193109979 0.0984115587286858 0.0992869327192269 0.100164739389487 0.101044976"
"815268 0.101927643041288 0.10281273608116 0.103700253917375 0.10459019450128 "
"0.10548255575306 0.106377335561721 0.107274531785071 0.108174142249702 0.1090"
"76164750975 0.109980597053002 0.110887436888629 0.111796681959423 0.112708329"
"935654 0.113622378456283 0.114538825128943 0.115457667529932 0.11637890320419"
"3 0.117302529665305 0.118228544395467 0.119156944845491 0.120087728434784 0.1"
"21020892551342 0.121956434551735 0.122894351761102 0.123834641473134 0.124777"
"300950071 0.125722327422687 0.126669718090289 0.127619470120701 0.12857158065"
"026 0.12952604678381 0.130482865594692 0.131442034124742 0.132403549384278 0."
"133367408352103 0.134333607975495 0.135302145170201 0.136273016820437 0.13724"
"6219778883 0.13822175086668 0.139199606873424 0.140179784557169 0.14116228064"
"4421 0.142147091830138 0.143134214777731 0.144123646119059 0.145115382454434 "
"0.146109420352617 0.147105756350824 0.148104386954722 0.149105308638433 0.150"
"108517844537 0.151114010984075 0.15212178443655 0.153131834549932 0.154144157"
"640663 0.155158749993659 0.156175607862319 0.157194727468525 0.15821610500265"
"3 0.159239736623576 0.160265618458675 0.161293746603839 0.16232411712348 0.16"
"3356726050539 0.164391569386493 0.165428643101365 0.166467943133735 0.1675094"
"65390747 0.168553205748125 0.169599160050176 0.170647324109811 0.171697693708"
"547 0.172750264596527 0.17380503249253 0.174861993083984 0.175921142026981 0."
"176982474946288 0.178045987435366 0.179111675056384 0.180179533340233 0.18124"
"9557786543 0.182321743863698 0.183396087008858 0.18447258262797 0.18555122609"
"5792 0.186632012755904 0.187714937920737 0.188799996871581 0.189887184858614 "
"0.190976497100919 0.192067928786502 0.193161475072317 0.194257131084287 0.195"
"354891917324 0.196454752635355 0.197556708271341 0.198660753827303 0.19976688"
"4274348 0.200875094552689 0.201985379571671 0.2030977342098 0.204212153314765"
" 0.205328631703465 0.206447164162038 0.207567745445885 0.2086903702797 0.2098"
"15033357497 0.210941729342641 0.212070452867873 0.213201198535342 0.214333960"
"916637 0.215468734552813 0.216605513954424 0.217744293601558 0.21888506794386"
"3 0.220027831400581 0.221172578360585 0.222319303182406 0.223468000194273 0.2"
"2461866369414 0.225771287949729 0.226925867198557 0.228082395647978 0.2292408"
"67475216 0.230401276827402 0.231563617821609 0.232727884544895 0.233894071054"
"335 0.235062171377061 0.236232179510304 0.237404089421429 0.238577895047978 0"
".239753590297706 0.240931169048629 0.242110625149055 0.243291952417637 0.2444"
"75144643405 0.245660195585814 0.246847098974786 0.248035848510754 0.249226437"
"864702 0.250418860678216 0.251613110563522 0.252809181103537 0.25400706585191"
"1 0.255206758333073 0.256408252042282 0.257611540445667 0.258816616980283 0.2"
"6002347505415 0.261232108046309 0.262442509306868 0.263654672157048 0.2648685"
"89889239 0.266084255767046 0.267301663025342 0.268520804870317 0.269741674479"
"532 0.270964265001967 0.272188569558079 0.273414581239852 0.274642293110849 0"
".27587169820627 0.277102789533001 0.278335560069674 0.279570002766719 0.28080"
"6110546419 0.28204387630297 0.283283292902532 0.284524353183293 0.28576704995"
"552 0.287011376001619 0.288257324076194 0.289504886906108 0.290754057190535 0"
".292004827601028 0.293257190781575 0.294511139348658 0.295766665891317 0.2970"
"2376297121 0.298282423122677 0.299542638852798 0.300804402641459 0.3020677069"
"41414 0.30333254417835 0.304598906750949 0.305866787030953 0.307136177363229 "
"0.308407070065838 0.309679457430092 0.310953331720631 0.31222868517548 0.3135"
"05510006123 0.314783798397565 0.316063542508407 0.317344734470906 0.318627366"
"391049 0.319911430348621 0.321196918397277 0.322483822564605 0.32377213485220"
"6 0.325061847235757 0.326352951665087 0.327645440064245 0.328939304331578 0.3"
"30234536339795 0.331531127936051 0.332829070942008 0.334128357153921 0.335428"
"978342702 0.336730926254001 0.338034192608281 0.339338769100888 0.34064464740"
"2133 0.341951819157367 0.343260275987054 0.344570009486854 0.345881011227695 "
"0.347193272755856 0.34850678559304 0.349821541236458 0.351137531158906 0.3524"
"54746808842 0.353773179610472 0.355092820963824 0.356413662244835 0.357735694"
"805426 0.359058909973587 0.360383299053462 0.361708853325424 0.36303556404616"
"5 0.364363422448774 0.365692419742824 0.367022547114455 0.368353795726458 0.3"
"69686156718359 0.371019621206508 0.372354180284159 0.37368982502156 0.3750265"
"46466038 0.376364335642087 0.377703183551453 0.379043081173222 0.380384019463"
"911 0.38172598935755 0.383068981765779 0.38441298757793 0.385757997661118 0.3"
"87104002860335 0.388450993998535 0.389798961876727 0.391147897274065 0.392497"
"790947942 0.393848633634077 0.395200416046612 0.3965531288782 0.3979067628001"
"03 0.399261308462279 0.40061675649348 0.401973097501346 0.403330322072495 0.4"
"04688420772625 0.406047384146599 0.407407202718551 0.408767866991974 0.410129"
"367449821 0.411491694554596 0.412854838748458 0.41421879045331 0.415583540070"
"906 0.41694907798294 0.418315394551149 0.41968248011741 0.421050325003841 0.4"
"22418919512898 0.423788253927474 0.425158318511003 0.426529103507555 0.427900"
"599141942 0.429272795619814 0.430645683127765 0.43201925183343 0.433393491885"
"592 0.43476839341428 0.436143946530874 0.437520141328208 0.438896967880673 0."
"440274416244319 0.441652476456963 0.44303113853829 0.444410392489958 0.445790"
"228295704 0.44717063592145 0.448551605315408 0.449933126408183 0.451315189112"
"885 0.452697783325231 0.454080898923655 0.455464525769411 0.456848653706687 0"
".458233272562707 0.459618372147842 0.461003942255719 0.462389972663326 0.4637"
"76453131127 0.465163373403167 0.466550723207183 0.467938492254715 0.469326670"
"241215 0.470715246846158 0.472104211733153 0.473493554550055 0.47488326492907"
"4 0.476273332486892 0.477663746824769 0.479054497528659 0.480445574169322 0.4"
"81836966302438 0.483228663468717 0.484620655194017 0.486012930989454 0.487405"
"48035152 0.488798292762192 0.490191357689053 0.491584664585401 0.492978202890"
"369 0.494371962029039 0.495765931412557 0.497160100438247 0.498554458489735 0"
".499948994937055 0.501343699136775 0.502738560432108 0.504133568153035 0.5055"
"28711616417 0.506923980126117 0.508319362973113 0.509714849435626 0.511110428"
"779229 0.512506090256969 0.51390182310949 0.515297616565148 0.516693459840131"
" 0.518089342138581 0.519485252652715 0.520881180562939 0.52227711503798 0.523"
"673045234994 0.525068960299698 0.526464849366485 0.527860701558546 0.52925650"
"5987997 0.530652251755996 0.532047927952864 0.533443523658216 0.5348390279410"
"73 0.536234429859993 0.537629718463191 0.539024882788664 0.54041991186431 0.5"
"4181479470806 0.543209520327995 0.544604077722475 0.545998455880258 0.5473926"
"43780632 0.548786630393535 0.550180404679681 0.551573955590687 0.552967272069"
"196 0.554360343049006 0.555753157455192 0.557145704204237 0.558537972204155 0"
".559929950354617 0.561321627547082 0.562712992664918 0.564104034583536 0.5654"
"9474217051 0.566885104285712 0.568275109781434 0.569664747502519 0.5710540062"
"86486 0.572442874963663 0.573831342357311 0.575219397283757 0.576607028552516"
" 0.57799422496643 0.579380975321785 0.580767268408453 0.58215309301001 0.5835"
"38437903875 0.584923291861434 0.586307643648171 0.5876914820238 0.58907479574"
"2394 0.590457573552515 0.591839804197347 0.593221476414823 0.594602578937759 "
"0.595983100493984 0.597363029806471 0.59874235559347 0.600121066568635 0.6014"
"99151441161 0.602876598915915 0.604253397693563 0.605629536470707 0.607005003"
"940018 0.608379788790362 0.60975387970694 0.611127265371414 0.612499934462047"
" 0.613871875653828 0.615243077618609 0.616613529025241 0.617983218539699 0.61"
"9352134825224 0.620720266542451 0.622087602349546 0.623454130902334 0.6248198"
"40854443 0.626184720857424 0.627548759560898 0.628911945612683 0.630274267658"
"93 0.631635714344255 0.632996274311879 0.634355936203757 0.635714688660714 0."
"637072520322581 0.638429419828329 0.639785375816204 0.641140376923861 0.64249"
"44117885 0.643847469047002 0.645199537336061 0.646550605292322 0.647900661552"
"518 0.649249694753599 0.650597693532874 0.651944646528145 0.653290542377839 0"
".654635369721148 0.655979117198163 0.657321773450011 0.658663327118988 0.6600"
"03766848697 0.661343081284186 0.662681259072079 0.664018288860717 0.665354159"
"300291 0.666688859042979 0.668022376743085 0.66935470105717 0.670685820644193"
" 0.672015724165645 0.673344400285685 0.674671837671279 0.675998024992336 0.67"
"732295092184 0.678646604135992 0.679968973314347 0.681290047139943 0.68260981"
"4299448 0.683928263483289 0.685245383385792 0.686561162705317 0.6878755901443"
"97 0.689188654409873 0.690500344213031 0.691810648269739 0.693119555300584 0."
"694427054031008 0.695733133191445 0.69703778151746 0.698340987749883 0.699642"
"740634944 0.700943028924417 0.70224184137575 0.703539166752203 0.704834993822"
"986 0.706129311363399 0.707422108154961 0.708713372985554 0.710003094649554 0"
".711291261947974 0.712577863688594 0.713862888686102 0.71514632576223 0.71642"
"8163745889 0.717708391473307 0.718986997788165 0.720263971541735 0.7215393015"
"93013 0.72281297680886 0.724084986064133 0.725355318241826 0.726623962233206 "
"0.727890906937946 0.729156141264264 0.730419654129057 0.731681434458041 0.732"
"941471185882 0.734199753256337 0.735456269622386 0.736711009246369 0.73796396"
"1100124 0.73921511416512 0.740464457432594 0.741711979903686 0.74295767058957"
"6 0.744201518511619 0.745443512701477 0.746683642201262 0.747921896063662 0.7"
"49158263352085 0.750392733140786 0.751625294515009 0.75285593657112 0.7540846"
"48416736 0.755311419170869 0.756536237964056 0.757759093938492 0.758979976248"
"168 0.760198874059004 0.761415776548982 0.762630672908283 0.763843552339418 0"
".765054404057365 0.766263217289701 0.767469981276736 0.768674685271647 0.7698"
"77318540611 0.77107787036294 0.772276330031214 0.773472686851411 0.7746669301"
"43045 0.775859049239295 0.777049033487141 0.778236872247493 0.77942255489533 "
"0.780606070819822 0.781787409424475 0.782966560127253 0.784143512360714 0.785"
"318255572144 0.786490779223684 0.787661072792467 0.788829125770743 0.78999492"
"7666019 0.79115846800118 0.79231973631463 0.793478722160415 0.79463541510836 "
"0.795789804744193 0.796941880669683 0.798091632502763 0.799239049877665 0.800"
"384122445049 0.801526839872132 0.802667191842816 0.803805168057822 0.80494075"
"8234814 0.806073952108533 0.807204739430922 0.808333109971258 0.8094590535162"
"76 0.810582559870304 0.811703618855385 0.812822220311408 0.813938354096238 0."
"815052010085836 0.816163178174397 0.817271848274468 0.81837801031708 0.819481"
"654251874 0.820582770047229 0.821681347690384 0.822777377187569 0.82387084856"
"4129 0.82496175186465 0.826050077153086 0.82713581451288 0.828218954047097 0."
"829299485878541 0.830377400149886 0.831452687023795 0.832525336683051 0.83359"
"5339330674 0.83466268519005 0.835727364505055 0.836789367540173 0.83784868458"
"0626 0.838905305932492 0.83995922192283 0.841010422899804 0.842058899232801 0"
".843104641312558 0.84414763955128 0.845187884382763 0.846225366262517 0.84726"
"0075667885 0.848292003098164 0.849321139074728 0.850347474141142 0.8513709988"
"63292 0.852391703829496 0.85340957965063 0.854424616960241 0.855436806414671 "
"0.856446138693177 0.857452604498043 0.858456194554705 0.859456899611865 0.860"
"45471044161 0.861449617839531 0.862441612624837 0.863430685640476 0.864416827"
"753248 0.865400029853923 0.866380282857357 0.867357577702609 0.86833190535305"
"3 0.8693032567965 0.870271623045303 0.871236995136482 0.872199364131833 0.873"
"158721118042 0.8741150572068 0.875068363534915 0.876018631264431 0.8769658515"
"82732 0.877910015702662 0.878851114862633 0.879789140326739 0.880724083384867"
" 0.881655935352811 0.882584687572378 0.883510331411502 0.884432858264357 0.88"
"5352259551462 0.886268526719794 0.887181651242896 0.888091624620989 0.8889984"
"38381077 0.889902084077059 0.890802553289835 0.891699837627416 0.892593928725"
"029 0.893484818245228 0.894372497877996 0.895256959340857 0.896138194378977 0"
".897016194765277 0.897890952300528 0.898762458813469 0.899630706160902 0.9004"
"95686227801 0.901357390927416 0.902215812201375 0.903070942019791 0.903922772"
"381362 0.904771295313475 0.905616502872309 0.906458387142938 0.90729694023943"
"1 0.908132154304953 0.908964021511868 0.90979253406184 0.910617684185932 0.91"
"1439464144707 0.912257866228327 0.913072882756651 0.913884506079337 0.9146927"
"28575941 0.915497542656009 0.916298940759184 0.917096915355294 0.917891458944"
"458 0.918682564057176 0.919470223254428 0.92025442912777 0.921035174299431 0."
"921812451422406 0.922586253180549 0.923356572288674 0.924123401492642 0.92488"
"6733569459 0.925646561327368 0.926402877605942 0.927155675276176 0.9279049472"
"4058 0.928650686433271 0.929392885820061 0.930131538398554 0.930866637198232 "
"0.931598175280545 0.932326145739003 0.933050541699265 0.933771356319226 0.934"
"488582789109 0.935202214331548 0.935912244201682 0.936618665687236 0.93732147"
"2108614 0.93802065681898 0.938716213204348 0.939408134683665 0.94009641470889"
"9 0.940781046765122 0.941462024370593 0.942139341076846 0.94281299046877 0.94"
"3482966164695 0.944149261816472 0.944811871109556 0.94547078776309 0.94612600"
"5529984 0.946777518196999 0.947425319584821 0.948069403548151 0.9487097639757"
"77 0.949346394790655 0.949979289949991 0.950608443445316 0.951233849302565 0."
"951855501582155 0.952473394379062 0.953087521822897 0.953697878077986 0.95430"
"4457343438 0.954907253853227 0.955506261876268 0.956101475716483 0.9566928897"
"12885 0.957280498239646 0.957864295706169 0.958444276557166 0.959020435272726"
" 0.959592766368388 0.960161264395212 0.960725923939851 0.96128673962462 0.961"
"843706107566 0.96239681808254 0.962946070279262 0.963491457463394 0.964032974"
"436605 0.964570616036638 0.965104377137382 0.965634252648932 0.96616023751766"
"2 0.966682326726284 0.967200515293922 0.967714798276167 0.96822517076515 0.96"
"8731627889599 0.969234164814908 0.969732776743196 0.970227458913374 0.9707182"
"06601202 0.971205015119352 0.971687879817473 0.972166796082245 0.972641759337"
"446 0.973112765044007 0.973579808700073 0.97404288584106 0.974501992039716 0."
"974957122906177 0.975408274088024 0.975855441270341 0.97629862017577 0.976737"
"80656457 0.977172996234665 0.977604185021707 0.978031368799127 0.978454543478"
"188 0.97887370500804 0.97928884937577 0.979699972606459 0.98010707076323 0.98"
"0510139947302 0.980909176298038 0.981304175992999 0.98169513524799 0.98208205"
"0317113 0.982464917492815 0.982843733105934 0.98321849352575 0.98358919516003"
"1 0.98395583445508 0.984318407895781 0.984676912005648 0.985031343346865 0.98"
"5381698520336 0.985727974165726 0.986070166961507 0.986408273625 0.9867422909"
"12419 0.987072215618914 0.98739804457861 0.987719774664653 0.988037402789244 "
"0.988350925903688 0.988660340998427 0.988965645103082 0.989266835286492 0.989"
"563908656752 0.989856862361251 0.990145693586709 0.990430399559214 0.99071097"
"7544259 0.990987424846773 0.991259738811167 0.991527916821357 0.9917919563008"
"05 0.99205185471255 0.992307609559243 0.992559218383179 0.99280667876633 0.99"
"3049988330372 0.993289144736724 0.993524145686572 0.993754988920902 0.9939816"
"7222053 0.994204193406128 0.994422550338258 0.994636740917393 0.9948467630839"
"5 0.995052614818316 0.995254294140872 0.995451799112021 0.995645127832214 0.9"
"9583427844197 0.99601924912191 0.99620003809277 0.996376643615432 0.996549063"
"990942 0.996717297560537 0.99688134270566 0.997041197847989 0.997196861449453"
" 0.997348332012251 0.997495608078876 0.997638688232131 0.997777571095148 0.99"
"7912255331406 0.99804273964475 0.998169022779405 0.998291103519997 0.99840898"
"0691563 0.998522653159573 0.998632119829939 0.998737379649032 0.9988384316036"
"96 0.998935274721261 0.999027908069557 0.999116330756922 0.999200541932218 0."
"999280540784841 0.999356326544731 0.999427898482382 0.999495255908851 0.99955"
"8398175772 0.999617324675355 0.999672034840403 0.999722528144315 0.9997688041"
"01094 0.999810862265352 0.999848702232318 0.999882323637843 0.999911726158401"
" 0.9999369095111 0.999957873453679 0.999974617784517 0.999987142342629 0.9999"
"95447007677 0.999999531699961]"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "4"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  distributed_mem	  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM3"
		  Ports			  [1, 1]
		  Position		  [150, 204, 200, 256]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "1024"
		  initVector		  "[0.999999396380429 0.99999504105067"
"4 0.999986465752932 0.999973670570085 0.999956655625658 0.999935421083817 0.9"
"9990996714937 0.999880294067759 0.99984640212506 0.999808291647981 0.99976596"
"3003855 0.999719416600634 0.999668652886887 0.999613672351793 0.9995544755251"
"33 0.999491062977285 0.999423435319215 0.999351593202471 0.999275537319172 0."
"999195268402001 0.999110787224194 0.99902209459953 0.998929191382323 0.998832"
"078467406 0.998730756790122 0.998625227326313 0.998515491092304 0.99840154914"
"4894 0.998283402581337 0.998161052539332 0.998034500197004 0.997903746772894 "
"0.997768793525938 0.997629641755452 0.997486292801116 0.997338748042957 0.997"
"187008901328 0.997031076836892 0.996870953350601 0.996706639983679 0.99653813"
"8317598 0.996365449974063 0.996188576614982 0.996007519942454 0.9958222816987"
"39 0.995632863666241 0.995439267667479 0.995241495565069 0.995039549261695 0."
"994833430700085 0.994623141862989 0.994408684773147 0.994190061493268 0.99396"
"7274126 0.993740324813905 0.993509215739426 0.993273949124865 0.9930345272323"
"48 0.992790952363801 0.992543226860913 0.992291353105111 0.992035333517529 0."
"99177517055897 0.991510866729883 0.991242424570321 0.990969846659914 0.990693"
"135617834 0.990412294102759 0.990127324812841 0.989838230485666 0.98954501389"
"8223 0.989247677866866 0.988946225247277 0.988640658934428 0.988330981862544 "
"0.988017197005064 0.987699307374604 0.987377316022914 0.987051226040841 0.986"
"721040558288 0.986386762744172 0.986048395806385 0.98570594299175 0.985359407"
"585976 0.985008792913622 0.984654102338047 0.98429533926137 0.983932507124424"
" 0.98356560940671 0.983194649626353 0.982819631340057 0.982440558143055 0.982"
"057433669066 0.981670261590245 0.981279045617136 0.980883789498623 0.98048449"
"7021881 0.980081172012329 0.979673818333574 0.979262439887368 0.9788470406135"
"51 0.978427624490003 0.978004195532591 0.977576757795118 0.977145315369266 0."
"976709872384547 0.976270433008247 0.975827001445372 0.975379581938593 0.97492"
"817876819 0.974472796251999 0.974013438745352 0.973550110641021 0.97308281636"
"9163 0.97261156039726 0.972136347230062 0.971657181409525 0.971174067514757 0"
".970687010161955 0.970196014004345 0.969701083732123 0.96920222407239 0.96869"
"9439789097 0.968192735682974 0.967682116591477 0.967167587388718 0.9666491529"
"85403 0.96612681832877 0.965600588402525 0.965070468226772 0.964536462857953 "
"0.96399857738878 0.963456816948169 0.962911186701173 0.962361691848915 0.9618"
"08337628519 0.961251129313045 0.960690072211416 0.960125171668353 0.959556433"
"064302 0.958983861815368 0.958407463373241 0.957827243225125 0.95724320689367"
" 0.956655359936896 0.956063707948126 0.955468256555906 0.954869011423939 0.95"
"4265978251006 0.953659162770897 0.953048570752331 0.952434207998884 0.9518160"
"80348916 0.951194193675488 0.950568553886293 0.949939166923577 0.949306038764"
"059 0.948669175418857 0.948028582933408 0.947384267387391 0.946736234894645 0"
".946084491603094 0.945429043694665 0.944769897385204 0.944107058924405 0.9434"
"40534595719 0.942770330716277 0.942096453636809 0.941418909741559 0.940737705"
"448203 0.940052847207769 0.939364341504547 0.938672194856012 0.93797641381273"
"3 0.937277004958294 0.936573974909204 0.935867330314814 0.935157077857231 0.9"
"34443224251229 0.933725776244164 0.933004740615887 0.932280124178656 0.931551"
"933777046 0.930820176287862 0.930084858620051 0.92934598771461 0.928603570544"
"498 0.927857614114547 0.927108125461368 0.926355111653263 0.925598579790131 0"
".92483853700338 0.924074990455831 0.923307947341628 0.922537414886144 0.92176"
"3400345887 0.920985911008407 0.920204954192203 0.919420537246628 0.9186326675"
"51791 0.917841352518467 0.917046599587998 0.916248416232196 0.915446809953251"
" 0.91464178828363 0.913833358785982 0.913021529053039 0.91220630670752 0.9113"
"87699402031 0.910565714818968 0.909740360670417 0.908911644698054 0.908079574"
"673046 0.907244158395953 0.906405403696623 0.905563318434095 0.90471791049649"
"8 0.903869187800945 0.903017158293436 0.902161829948755 0.901303210770364 0.9"
"00441308790305 0.899576132069092 0.898707688695612 0.897835986787016 0.896961"
"034488619 0.896082839973794 0.895201411443866 0.894316757128006 0.89342888528"
"313 0.892537804193788 0.891643522172058 0.890746047557443 0.889845388716759 0"
".888941554044035 0.888034551960395 0.88712439091396 0.886211079379734 0.88529"
"4625859496 0.884375038881694 0.88345232700133 0.882526498799859 0.88159756288"
"5069 0.880665527890979 0.879730402477725 0.878792195331448 0.877850915164186 "
"0.876906570713761 0.875959170743665 0.875008724042952 0.874055239426123 0.873"
"098725733014 0.872139191828683 0.871176646603298 0.87021109897202 0.869242557"
"874892 0.868271032276726 0.867296531166983 0.866319063559667 0.86533863849320"
"1 0.864355265030316 0.863368952257938 0.862379709287065 0.861387545252659 0.8"
"60392469313524 0.85939449065219 0.858393618474797 0.85738986201098 0.85638323"
"0513747 0.855373733259363 0.854361379547235 0.853346178699788 0.8523281400623"
"5 0.851307273003035 0.850283586912618 0.84925709120442 0.848227795314189 0.84"
"7195708699976 0.84616084084202 0.845123201242623 0.844082799426031 0.84303964"
"4938315 0.841993747347248 0.840945116242182 0.839893761233931 0.8388396919546"
"44 0.837782918057687 0.836723449217518 0.835661295129564 0.834596465510104 0."
"833528970096136 0.832458818645263 0.831386020935563 0.830310586765472 0.82923"
"2525953651 0.82815184833887 0.82706856377988 0.825982682155289 0.824894213363"
"436 0.823803167322267 0.822709553969211 0.821613383261053 0.820514665173806 0"
".819413409702592 0.818309626861508 0.817203326683504 0.816094519220257 0.8149"
"83214542042 0.813869422737606 0.812753153914043 0.811634418196662 0.810513225"
"728865 0.809389586672013 0.808263511205307 0.80713500952565 0.806004091847525"
" 0.804870768402867 0.80373504944093 0.802596945228162 0.801456466048074 0.800"
"313622201113 0.79916842400453 0.798020881792253 0.796871005914754 0.795718806"
"738926 0.794564294647944 0.793407480041142 0.792248373333878 0.79108698495740"
"7 0.789923325358749 0.788757405000559 0.787589234360993 0.786418823933582 0.7"
"85246184227095 0.784071325765414 0.782894259087397 0.781714994746748 0.780533"
"543311888 0.779349915365819 0.778164121505994 0.776976172344184 0.77578607850"
"6348 0.774593850632497 0.773399499376563 0.772203035406267 0.771004469402985 "
"0.769803812061615 0.768601074090446 0.767396266211022 0.766189399158008 0.764"
"980483679062 0.763769530534694 0.76255655049814 0.76134155435522 0.7601245529"
"0421 0.758905556955708 0.757684577332496 0.756461624869409 0.755236710413199 "
"0.754009844822401 0.7527810389672 0.751550303729293 0.750317650001759 0.74908"
"3088688919 0.747846630706205 0.746608286980025 0.745368068447622 0.7441259860"
"5695 0.742882050766527 0.741636273545308 0.740388665372545 0.739139237237653 "
"0.737888000140077 0.736634965089153 0.735380143103971 0.734123545213245 0.732"
"865182455171 0.731605065877298 0.730343206536384 0.729079615498267 0.72781430"
"3837724 0.72654728263834 0.725278562992365 0.724008156000584 0.72273607277218"
" 0.721462324424593 0.72018692208339 0.718909876882123 0.717631199962196 0.716"
"350902472728 0.715068995570418 0.713785490419402 0.712500398191126 0.71121373"
"0064202 0.709925497224274 0.708635710863883 0.707344382182327 0.7060515223855"
"26 0.704757142685888 0.703461254302166 0.702163868459326 0.70086499638841 0.6"
"99564649326399 0.698262838516074 0.69695957520588 0.695654870649793 0.6943487"
"36107177 0.693041182842653 0.691732222125959 0.690421865231813 0.689110123439"
"778 0.687797008034123 0.686482530303689 0.685166701541751 0.683849533045879 0"
".682531036117805 0.681211222063284 0.679890102191959 0.67856768781722 0.67724"
"3990256074 0.675919020829003 0.67459279085983 0.673265311675581 0.67193659460"
"635 0.670606650985161 0.669275492147832 0.667943129432838 0.666609574181177 0"
".665274837736231 0.663938931443629 0.662601866651116 0.661263654708408 0.6599"
"24306967065 0.658583834780348 0.657242249503087 0.655899562491543 0.654555785"
"103272 0.65321092869699 0.651865004632437 0.65051802427024 0.649169998971779 "
"0.64782094009905 0.646470859014529 0.645119767081039 0.643767675661612 0.6424"
"14596119353 0.641060539817308 0.639705518118327 0.638349542384926 0.636992623"
"979157 0.63563477426247 0.634276004595579 0.632916326338324 0.631555750849543"
" 0.63019428948693 0.628831953606906 0.627468754564481 0.626104703713123 0.624"
"739812404618 0.623374091988943 0.622007553814126 0.620640209226115 0.61927206"
"9568646 0.617903146183103 0.616533450408389 0.615162993580795 0.6137917870338"
"59 0.612419842098239 0.611047170101577 0.609673782368366 0.60829969021982 0.6"
"06924904973737 0.605549437944368 0.604173300442285 0.602796503774249 0.601419"
"059243075 0.600040978147503 0.598662271782064 0.597282951436948 0.59590302839"
"7875 0.59452251394596 0.593141419357581 0.591759755904253 0.59037753485249 0."
"588994767463679 0.587611464993946 0.586227638694028 0.584843299809139 0.58345"
"8459578843 0.582073129236922 0.580687320011245 0.57930104312364 0.57791430978"
"9763 0.576527131218968 0.575139518614179 0.573751483171759 0.572363036081382 "
"0.570974188525905 0.569584951681234 0.568195336716205 0.566805354792444 0.565"
"415017064249 0.564024334678456 0.56263331877431 0.561241980483345 0.559850330"
"929246 0.558458381227731 0.557066142486418 0.5556736258047 0.554280842273618 "
"0.552887802975734 0.551494518985007 0.550101001366664 0.548707261177073 0.547"
"313309463622 0.545919157264589 0.544524815609019 0.543130295516597 0.54173560"
"7997526 0.540340764052397 0.538945774672073 0.537550650837554 0.5361554035198"
"61 0.534760043679911 0.533364582268389 0.531969030225629 0.530573398481488 0."
"529177697955226 0.527781939555379 0.526386134179642 0.52499029271474 0.523594"
"426036312 0.522198545008786 0.520802660485258 0.519406783307369 0.51801092430"
"5187 0.516615094297086 0.51521930408962 0.513823564477411 0.51242788624302 0."
"511032280156834 0.509636756976944 0.508241327449023 0.506846002306211 0.50545"
"0792268993 0.504055708045082 0.5026607603293 0.501265959803461 0.499871317136"
"248 0.498476842983105 0.497082547986109 0.495688442773861 0.494294537961365 0"
".492900844149912 0.491507371926964 0.490114131866039 0.488721134526593 0.4873"
"28390453906 0.485935910178969 0.484543704218363 0.483151783074149 0.481760157"
"233755 0.480368837169856 0.478977833340265 0.477587156187819 0.47619681614026"
"4 0.474806823610141 0.473417188994679 0.472027922675675 0.470639035019389 0.4"
"69250536376426 0.467862437081628 0.466474747453965 0.465087477796417 0.463700"
"638395869 0.462314239523002 0.460928291432177 0.459542804361329 0.45815778853"
"1858 0.456773254148519 0.455389211399314 0.454005670455381 0.452622641470888 "
"0.451240134582927 0.449858159911401 0.448476727558921 0.447095847610701 0.445"
"715530134444 0.444335785180243 0.442956622780471 0.441578052949678 0.44020008"
"5684483 0.43882273096347 0.437445998747086 0.436069898977532 0.43469444157866"
"1 0.433319636455878 0.431945493496029 0.430572022567306 0.429199233519139 0.4"
"27827136182095 0.426455740367776 0.42508505586872 0.423715092458295 0.4223458"
"59890602 0.42097736790037 0.419609626202862 0.418242644493769 0.4168764324491"
"14 0.415510999725152 0.414146355958269 0.412782510764888 0.411419473741364 0."
"410057254463893 0.408695862488412 0.4073353073505 0.405975598565284 0.4046167"
"45627338 0.403258758010595 0.401901645168244 0.400545416532636 0.399190081515"
"192 0.397835649506306 0.396482129875252 0.395129531970088 0.393777865117564 0"
".39242713862303 0.391077361770341 0.389728543821765 0.388380694017893 0.38703"
"3821577544 0.385687935697677 0.384343045553298 0.382999160297369 0.3816562890"
"6072 0.380314440951959 0.378973625057379 0.377633850440874 0.376295126143846 "
"0.374957461185121 0.373620864560857 0.372285345244459 0.370950912186491 0.369"
"61757431459 0.368285340533378 0.366954219724379 0.36562422074593 0.3642953524"
"33098 0.362967623597595 0.361641043027693 0.360315619488142 0.358991361720082"
" 0.357668278440964 0.356346378344466 0.35502567010041 0.353706162354681 0.352"
"387863729144 0.351070782821565 0.349754928205526 0.34844030843035 0.347126932"
"021019 0.345814807478091 0.344503943277625 0.343194347871103 0.34188602968534"
"7 0.340578997122444 0.339273258559668 0.337968822349405 0.336665696819072 0.3"
"35363890271044 0.334063410982576 0.332764267205729 0.331466467167297 0.330170"
"019068726 0.328874931086045 0.327581211369792 0.326288868044939 0.32499790921"
"0817 0.323708342941051 0.322420177283477 0.32113342026008 0.319848079866918 0"
".318564164074051 0.317281680825472 0.316000638039036 0.314721043606391 0.3134"
"4290539291 0.31216623123762 0.310891028953133 0.309617306325583 0.30834507111"
"4553 0.307074331053011 0.305805093847242 0.304537367176784 0.303271158694359 "
"0.302006476025812 0.300743326770041 0.299481718498937 0.298221658757317 0.296"
"963155062863 0.295706214906056 0.294450845750117 0.29319705503094 0.291944850"
"157036 0.290694238509465 0.289445227441782 0.288197824279969 0.28695203632238"
"3 0.28570787083969 0.28446533507481 0.283224436242853 0.281985181531069 0.280"
"747578098782 0.279511633077337 0.278277353570043 0.277044746652113 0.27581381"
"9370613 0.274584578744402 0.273357031764081 0.272131185391935 0.2709070465618"
"78 0.269684622179403 0.268463919121525 0.267244944236733 0.266027704344929 0."
"264812206237385 0.263598456676686 0.262386462396681 0.261176230102432 0.25996"
"7766470163 0.258761078147211 0.257556171751976 0.256353053873873 0.2551517310"
"73284 0.253952209881508 0.252754496800717 0.251558598303903 0.250364520834839"
" 0.249172270808027 0.247981854608654 0.246793278592549 0.245606549086136 0.24"
"4421672386388 0.243238654760788 0.242057502447281 0.240878221654234 0.2397008"
"18560392 0.238525299314837 0.237351670036946 0.236179936816348 0.235010105712"
"888 0.233842182756582 0.232676173947581 0.231512085256129 0.230349922622525 0"
".229189691957085 0.228031399140107 0.226875050021825 0.225720650422384 0.2245"
"68206131793 0.223417722909896 0.22226920648633 0.221122662560499 0.2199780968"
"01528 0.218835514848241 0.217694922309116 0.21655632476226 0.215419727755371 "
"0.21428513680571 0.213152557400065 0.212021994994723 0.210893455015437 0.2097"
"66942857395 0.208642463885194 0.207520023432805 0.206399626803549 0.205281279"
"270063 0.204164986074279 0.203050752427387 0.201938583509817 0.20082848447120"
"8 0.199720460430379 0.19861451647531 0.197510657663111 0.196408889019997 0.19"
"530921554127 0.194211642191286 0.193116173903439 0.192022815580135 0.19093157"
"2092767 0.189842448281699 0.188755448956238 0.187670578894616 0.1865878428439"
"71 0.185507245520322 0.184428791608555 0.183352485762397 0.182278332604403 0."
"181206336725936 0.180136502687147 0.179068835016959 0.178003338213052 0.17694"
"0016741844 0.175878875038473 0.174819917506788 0.173763148519326 0.1727085724"
"17304 0.171656193510601 0.170606016077744 0.169558044365899 0.168512282590852"
" 0.167468734937001 0.166427405557344 0.165388298573466 0.164351418075527 0.16"
"3316768122255 0.162284352740933 0.161254175927392 0.160226241645998 0.1592005"
"53829648 0.158177116379758 0.157155933166257 0.156137008027581 0.155120344770"
"664 0.15410594717093 0.153093818972295 0.15208396388715 0.151076385596365 0.1"
"50071087749284 0.149068073963714 0.148067347825929 0.147068912890664 0.146072"
"772681109 0.145078930688915 0.144087390374182 0.143098155165467 0.14211122845"
"9777 0.141126613622571 0.14014431398776 0.139164332857708 0.13818667350323 0."
"137211339163598 0.13623833304654 0.135267658328242 0.134299318153352 0.133333"
"315634984 0.13236965385472 0.131408335862613 0.130449364677196 0.129492743285"
"483 0.128538474642977 0.127586561673673 0.126637007270068 0.125689814293165 0"
".124744985572482 0.12380252390606 0.122862432060468 0.121924712770816 0.12098"
"9368740762 0.120056402642519 0.119125817116871 0.118197614773179 0.1172717981"
"89391 0.116348369912058 0.11542733245634 0.114508688306024 0.113592439913532 "
"0.112678589699935 0.11176714005497 0.11085809333705 0.109951451873279 0.10904"
"7217959468 0.10814539386015 0.107245981808596 0.106348984006831 0.10545440262"
"5648 0.104562239804631 0.103672497652165 0.10278517824546 0.101900283630567 0"
".101017815822396 0.100137776804737 0.0992601685302766 0.0983849929206224 0.09"
"75122518663202 0.0966419472268758 0.0957740808307767 0.0949086544755137 0.094"
"0456699276029 0.0931851289226085 0.0923270331651661 0.0914713843290056 0.0906"
"181840569757 0.0897674339610681 0.0889191356224419 0.0880732905914493 0.08722"
"99003876608 0.0863889664998915 0.0855504903862275 0.0847144734740525 0.083880"
"9171600754 0.0830498228103581 0.0822211917603432 0.0813950253148829 0.0805713"
"247482678 0.0797500913042562 0.0789313261961043 0.0781150306065955 0.07730120"
"56880724 0.0764898525624664 0.0756809723213299 0.074874566025868 0.0740706347"
"069709 0.0732691793652463 0.0724702009710524 0.071673700464532 0.070879678755"
"6454 0.0700881367242055 0.069299075219912 0.0685124950623871 0.06772839704121"
"02 0.0669467819159541 0.0661676504162215 0.0653910032416818 0.064616841062107"
"6 0.0638451645174124 0.0630759742176892 0.0623092707432475 0.061545054644653 "
"0.0607833264427663 0.0600240866287824 0.0592673356642704 0.0585130739812139 0"
".0577613019820515 0.0570120200397182 0.0562652284976862 0.0555209276700071 0."
"054779117841354 0.054039799267064 0.0533029721731811 0.0525686367564996 0.051"
"836793184608 0.0511074415959327 0.0503805820997826 0.0496562147763941 0.04893"
"43396769763 0.0482149568237563 0.0474980662100254 0.0467836678001856 0.046071"
"761529796 0.04536234730562 0.0446554250056728 0.0439509944792693 0.0432490555"
"470721 0.0425496080011403 0.041852651604978 0.0411581860935843 0.040466211173"
"5022 0.0397767265228692 0.0390897317914674 0.0384052266007741 0.0377232105440"
"135 0.0370436831862072 0.0363666440642271 0.0356920926868469 0.03502002853479"
"43 0.0343504510608052 0.0336833596896754 0.0330187538183152 0.032356632815802"
"6 0.0316969960234386 0.0310398427548008 0.0303851722957989 0.0297329839047296"
" 0.0290832768123333 0.0284360502218486 0.0277913033090698 0.0271490352224033 "
"0.0265092450829244 0.0258719319844347 0.0252370949935201 0.0246047331496087 0"
".0239748454650289 0.0233474309250684 0.0227224884880333 0.0221000170853072 0."
"0214800156214111 0.0208624829740631 0.0202474179942395 0.0196348195062343 0.0"
"190246863077215 0.0184170171698152 0.0178118108371324 0.017209066027854 0.016"
"6087814337876 0.0160109557204298 0.0154155875270296 0.0148226754666511 0.0142"
"32218126237 0.0136442140666734 0.0130586618228525 0.0124755599037384 0.011894"
"9067924308 0.0113167009462311 0.0107409407967071 0.0101676247497589 0.0095967"
"5118568475 0.00902831845924785 0.00846232489974229 0.00789876881106032 0.0073"
"3764847175969 0.00677896213513074 0.00622270802926442 0.00566888435712032 0.0"
"0511748929659525 0.00456852100059153 0.00402197759708616 0.00347785718919998 "
"0.00293615785526747 0.00239687764890609 0.00186001459908662 0.001325566710203"
"76 0.000793531962146342 0.000263908310368531]"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "4"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  distributed_mem	  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM4"
		  Ports			  [1, 1]
		  Position		  [150, 269, 200, 321]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "1024"
		  initVector		  "[-0.00026330631403908 -0.0007881140"
"04277693 -0.00131051687776899 -0.00183051707608281 -0.00234811676486496 -0.00"
"286331813376437 -0.00337612339636068 -0.0038865347900909 -0.00439455457617581"
" -0.00490018503954674 -0.00540342848877141 -0.00590428725597985 -0.0064027636"
"9678972 -0.00689886019023205 -0.00739257913867597 -0.00788392296775371 -0.008"
"37289412628479 -0.0088594950862008 -0.00934372834246916 -0.00982559641301676 "
"-0.0103051018386539 -0.0107822471829973 -0.0112570350323932 -0.01172946799584"
"02 -0.0121995487049117 -0.0126672798136784 -0.0131326639986305 -0.01359570395"
"8599 -0.0140564024146778 -0.0145147621101451 -0.0149707858103839 -0.015424476"
"302804 -0.0158758363967615 -0.0163248689234802 -0.0167715767359711 -0.0172159"
"627089529 -0.0176580297387715 -0.0180977807433197 -0.0185352186619564 -0.0189"
"703464554258 -0.0194031671057763 -0.019833683616279 -0.0202618990113463 -0.02"
"06878163364502 -0.0211114386580405 -0.0215327690634618 -0.0219518106608722 -0"
".02236856657916 -0.0227830399678613 -0.0231952339970764 -0.0236051518573875 -"
"0.0240127967597745 -0.0244181719355317 -0.0248212806361841 -0.025222126133403"
"2 -0.025620711718923 -0.0260170407044553 -0.0264111164216055 -0.0268029422217"
"878 -0.0271925214761398 -0.0275798575754378 -0.0279649539300114 -0.0283478139"
"696579 -0.0287284411435566 -0.0291068389201829 -0.0294830107872225 -0.0298569"
"602514849 -0.030228690838817 -0.0305982060940166 -0.0309655095807459 -0.03133"
"06048814439 -0.0316934955972402 -0.032054185347867 -0.0324126777715721 -0.032"
"7689765250309 -0.0331230852832595 -0.0334750077395256 -0.0338247476052614 -0."
"0341723086099749 -0.0345176945011618 -0.0348609090442166 -0.0352019560223442 "
"-0.0355408392364709 -0.0358775625051555 -0.0362121296645005 -0.03654454456806"
"17 -0.0368748110867602 -0.0372029331087919 -0.037528914539538 -0.037852759301"
"4753 -0.0381744713340858 -0.0384940545937674 -0.0388115130537425 -0.039126850"
"7039686 -0.0394400715510472 -0.0397511796181335 -0.0400601789448451 -0.040367"
"0735871718 -0.0406718676173837 -0.0409745651239411 -0.0412751702114022 -0.041"
"5736870003322 -0.0418701196272118 -0.0421644722443454 -0.0424567490197695 -0."
"0427469541371606 -0.0430350917957434 -0.0433211662101989 -0.0436051816105716 "
"-0.0438871422421778 -0.044167052365513 -0.0444449162561593 -0.044720738204692"
"7 -0.0449945225165907 -0.0452662735121391 -0.0455359955263395 -0.045803692908"
"8161 -0.0460693700237223 -0.0463330312496481 -0.0465946809795262 -0.046854323"
"6205393 -0.0471119635940259 -0.0473676053353875 -0.0476212532939942 -0.047872"
"9119330917 -0.0481225857297071 -0.0483702791745552 -0.0486159967719442 -0.048"
"8597430396824 -0.0491015225089833 -0.049341339724372 -0.0495791992435906 -0.0"
"498151056375042 -0.0500490634900064 -0.0502810773979246 -0.050511151970926 -0"
".0507392918314226 -0.0509655016144767 -0.0511897859677063 -0.0514121495511906"
" -0.0516325970373744 -0.0518511331109739 -0.052067762468882 -0.05228248982007"
"26 -0.052495319885506 -0.0527062573980341 -0.0529153071023048 -0.053122473754"
"6672 -0.0533277621230761 -0.0535311769869973 -0.0537327231373119 -0.053932405"
"3762208 -0.0541302285171502 -0.0543261973846553 -0.0545203168143254 -0.054712"
"5916526884 -0.0549030267571152 -0.0550916269957245 -0.0552783972472868 -0.055"
"4633424011292 -0.05564646735704 -0.0558277770251726 -0.0560072763259502 -0.05"
"61849701899703 -0.0563608635579088 -0.0565349613804244 -0.056707268618063 -0."
"056877790241162 -0.0570465312297548 -0.0572134965734745 -0.0573786912714589 -"
"0.0575421203322544 -0.0577037887737205 -0.0578637016229337 -0.058021863916092"
"3 -0.0581782806984203 -0.0583329570240718 -0.0584858979560355 -0.058637108566"
"0387 -0.0587865939344516 -0.058934359150192 -0.0590804093106292 -0.0592247495"
"214887 -0.0593673848967562 -0.0595083205585823 -0.0596475616371866 -0.0597851"
"132707625 -0.0599209806053811 -0.0600551687948962 -0.0601876830008484 -0.0603"
"185283923699 -0.0604477101460885 -0.060575233446033 -0.060701103483537 -0.060"
"825325457144 -0.0609479045725117 -0.0610688460423172 -0.0611881550861612 -0.0"
"613058369304731 -0.0614218968084157 -0.0615363399597899 -0.0616491716309401 -"
"0.0617603970746584 -0.0618700215500901 -0.0619780503226387 -0.062084488663870"
"9 -0.0621893418514216 -0.0622926151688991 -0.0623943139057908 -0.062494443357"
"3678 -0.0625930088245906 -0.0626900156140149 -0.0627854690376961 -0.062879374"
"4130959 -0.0629717370629871 -0.0630625623153597 -0.0631518555033264 -0.063239"
"6219650285 -0.063325867043542 -0.0634105960867829 -0.0634938144474139 -0.0635"
"7552748275 -0.063655740554665 -0.0637344590294976 -0.0638116882779575 -0.0638"
"87433675032 -0.0639617005998929 -0.0640344944358021 -0.0641058205700191 -0.06"
"41756843937072 -0.0642440913018408 -0.0643110466931119 -0.0643765559698371 -0"
".0644406245378651 -0.0645032578064835 -0.0645644611883261 -0.0646242400992806"
" -0.0646825999583957 -0.0647395461877889 -0.0647950842125541 -0.0648492194606"
"694 -0.0649019573629048 -0.0649533033527307 -0.0650032628662255 -0.0650518413"
"419839 -0.0650990442210253 -0.0651448769467024 -0.0651893449646093 -0.0652324"
"537224905 -0.0652742086701497 -0.0653146152593584 -0.065353678943765 -0.06539"
"14051788043 -0.0654277994216062 -0.0654628671309053 -0.0654966137669505 -0.06"
"55290447914146 -0.0655601656673037 -0.0655899818588677 -0.0656184988315097 -0"
".0656457220516965 -0.0656716569868687 -0.0656963091053513 -0.0657196838762639"
" -0.0657417867694318 -0.0657626232552966 -0.0657821988048268 -0.0658005188894"
"299 -0.0658175889808624 -0.065833414551142 -0.065848001072459 -0.065861354017"
"0878 -0.0658734788572988 -0.0658843810652704 -0.065894066113001 -0.0659025394"
"722216 -0.0659098066143078 -0.0659158730101926 -0.0659207441302794 -0.0659244"
"254443542 -0.0659269224214995 -0.0659282405300068 -0.0659283852372903 -0.0659"
"273620098007 -0.0659251763129384 -0.0659218336109675 -0.0659173393669301 -0.0"
"659116990425604 -0.0659049180981986 -0.0658970019927064 -0.0658879561833808 -"
"0.0658777861258695 -0.0658664972740857 -0.0658540950801236 -0.065840584994173"
"6 -0.0658259724644379 -0.0658102629370465 -0.0657934618559729 -0.065775574662"
"9503 -0.0657566067973881 -0.065736563696288 -0.0657154507941613 -0.0656932735"
"229451 -0.0656700373119199 -0.0656457475876264 -0.0656204097737836 -0.0655940"
"292912057 -0.0655666115577202 -0.0655381619880863 -0.0655086859939126 -0.0654"
"781889835757 -0.0654466763621389 -0.065414153531271 -0.0653806258891651 -0.06"
"53460988304582 -0.0653105777461502 -0.0652740680235238 -0.0652365750460642 -0"
".0651981041933793 -0.0651586608411197 -0.0651182503608994 -0.0650768781202161"
" -0.0650345494823726 -0.0649912698063973 -0.064947044446966 -0.06490187875432"
"3 -0.064855778074203 -0.0648087477477534 -0.0647607931114556 -0.0647119194970"
"482 -0.0646621322314493 -0.064611436636679 -0.064559838029783 -0.064507341722"
"7556 -0.0644539530224631 -0.0643996772305675 -0.0643445196434506 -0.064288485"
"5521383 -0.0642315802422245 -0.0641738089937962 -0.0641151770813579 -0.064055"
"6897737574 -0.0639953523341102 -0.0639341700197259 -0.0638721480820332 -0.063"
"8092917665068 -0.0637456063125928 -0.0636810969536358 -0.0636157689168053 -0."
"0635496274230228 -0.063482677686889 -0.0634149249166114 -0.0633463743139317 -"
"0.063277031074054 -0.0632069003855728 -0.0631359874304016 -0.0630642973837014"
" -0.06299183541381 -0.0629186066821707 -0.062844616343262 -0.0627698695445271"
" -0.0626943714263041 -0.062618127121756 -0.0625411417568012 -0.06246342045004"
"4 -0.0623849683127058 -0.0623057904485563 -0.0622258919538446 -0.062145277917"
"2313 -0.0620639534197204 -0.0619819235345915 -0.061899193327332 -0.0618157678"
"555705 -0.0617316521690091 -0.0616468513093573 -0.0615613703102651 -0.0614752"
"141972569 -0.061388387987666 -0.0613008966905681 -0.0612127453067169 -0.06112"
"39388284782 -0.0610344822397654 -0.0609443805159748 -0.0608536386239215 -0.06"
"0762261521775 -0.0606702541589957 -0.0605776214762714 -0.060484368405454 -0.0"
"603904998694966 -0.0602960207823907 -0.0602009360491039 -0.060105250565518 -0"
".0600089692183668 -0.0599120968851747 -0.0598146384341954 -0.0597165987243511"
" -0.0596179826051713 -0.0595187949167331 -0.0594190404896001 -0.0593187241447"
"634 -0.0592178506935815 -0.0591164249377213 -0.0590144516690988 -0.0589119356"
"698205 -0.058808881712125 -0.0587052945583249 -0.0586011789607487 -0.05849653"
"96616835 -0.0583913813933173 -0.0582857088776826 -0.0581795268265991 -0.05807"
"28399416177 -0.0579656529139641 -0.0578579704244833 -0.0577497971435836 -0.05"
"76411377311817 -0.0575319968366476 -0.0574223790987501 -0.0573122891456022 -0"
".0572017315946074 -0.0570907110524055 -0.0569792321148193 -0.0568672993668018"
" -0.0567549173823826 -0.056642090724616 -0.0565288239455283 -0.05641512158606"
"62 -0.0563009881760447 -0.0561864282340961 -0.0560714462676188 -0.05595604677"
"27264 -0.0558402342341975 -0.0557240131254254 -0.0556073879083683 -0.05549036"
"30334996 -0.0553729429397588 -0.0552551320545028 -0.0551369347934568 -0.05501"
"83555606662 -0.0548993987484488 -0.0547800687373466 -0.0546603698960789 -0.05"
"45403065814951 -0.0544198831385275 -0.0542991039001456 -0.0541779731873091 -0"
".0540564953089227 -0.0539346745617903 -0.0538125152305699 -0.0536900215877283"
" -0.0535671978934971 -0.053444048395828 -0.0533205773303489 -0.05319678892032"
"04 -0.0530726873765922 -0.0529482768975602 -0.052823561669124 -0.052698545864"
"6442 -0.0525732336449002 -0.0524476291580489 -0.0523217365395829 -0.052195559"
"9122894 -0.0520691033862095 -0.0519423710585978 -0.0518153670138816 -0.051688"
"095323622 -0.0515605600464735 -0.0514327652281453 -0.051304714901362 -0.05117"
"64130858255 -0.0510478637881763 -0.0509190710019556 -0.050790038707568 -0.050"
"6607708722438 -0.0505312714500022 -0.0504015443816146 -0.0502715935945683 -0."
"0501414230030304 -0.0500110365078122 -0.0498804379963336 -0.0497496313425885 "
"-0.0496186204071094 -0.0494874090369336 -0.0493560010655688 -0.04922440031295"
"92 -0.0490926105854526 -0.0489606356757667 -0.0488284793629566 -0.04869614541"
"23821 -0.0485636375756761 -0.0484309595907119 -0.0482981151815727 -0.04816510"
"80585194 -0.0480319419179607 -0.0478986204424219 -0.047765147300515 -0.047631"
"5261469089 -0.0474977606222994 -0.0473638543533806 -0.0472298109528157 -0.047"
"0956340192081 -0.0469613271370739 -0.0468268938768132 -0.0466923377946832 -0."
"0465576624327702 -0.0464228713189635 -0.0462879679669279 -0.0461529558760782 "
"-0.0460178385315527 -0.0458826194041877 -0.0457473019504924 -0.04561188961262"
"37 -0.0454763858183614 -0.0453407939810845 -0.0452051174997462 -0.04506935975"
"88513 -0.044933524128432 -0.0447976139640252 -0.04466163260665 -0.04452558338"
"27852 -0.0443894696043468 -0.0442532945686669 -0.0441170615584723 -0.04398077"
"38418629 -0.0438444346722914 -0.0437080472885427 -0.043571614914714 -0.043435"
"1407601948 -0.0432986280196478 -0.0431620798729892 -0.0430254994853708 -0.042"
"8888900071606 -0.0427522545739255 -0.0426155963064127 -0.042478918310533 -0.0"
"423422236773432 -0.0422055154830293 -0.04206879678889 -0.0419320706413209 -0."
"041795340071798 -0.0416586080968627 -0.0415218777181064 -0.0413851519221556 -"
"0.0412484336806575 -0.0411117259502655 -0.0409750316726257 -0.040838353774362"
"9 -0.0407016951670676 -0.0405650587472831 -0.0404284473964928 -0.040291863981"
"1077 -0.0401553113524551 -0.0400187923467662 -0.0398823097851651 -0.039745866"
"4736581 -0.0396094652031227 -0.0394731087492971 -0.0393367998727706 -0.039200"
"5413189736 -0.0390643358181686 -0.0389281860854404 -0.0387920948206882 -0.038"
"6560647086166 -0.038520098418728 -0.038384198605314 -0.038248367907449 -0.038"
"1126089489824 -0.0379769243385316 -0.0378413166694764 -0.0377057885199519 -0."
"0375703424528428 -0.0374349810157785 -0.037299706741127 -0.0371645221459908 -"
"0.0370294297322016 -0.0368944319863164 -0.0367595313796135 -0.036624730368089"
" -0.0364900313924531 -0.0363554368781274 -0.0362209492352421 -0.0360865708586"
"336 -0.0359523041278425 -0.0358181514071118 -0.0356841150453853 -0.0355501973"
"763069 -0.0354164007182195 -0.0352827273741642 -0.0351491796318807 -0.0350157"
"597638073 -0.0348824700270807 -0.0347493126635377 -0.0346162898997156 -0.0344"
"834039468536 -0.0343506570008948 -0.0342180512424879 -0.0340855888369897 -0.0"
"339532719344673 -0.0338211026697017 -0.0336890831621902 -0.0335572155161506 -"
"0.0334255018205245 -0.0332939441489817 -0.0331625445599249 -0.033031305096493"
"6 -0.0329002277865702 -0.0327693146427845 -0.0326385676625197 -0.032507988827"
"9184 -0.0323775801058888 -0.0322473434481112 -0.0321172807910448 -0.031987394"
"055935 -0.0318576851488209 -0.0317281559605427 -0.0315988083667502 -0.0314696"
"44227911 -0.0313406653893188 -0.031211873681103 -0.0310832709182374 -0.030954"
"85890055 -0.0308266394127326 -0.0306986142243513 -0.0305707850898567 -0.03044"
"31537485944 -0.0303157219248163 -0.0301884913276922 -0.0300614636513205 -0.02"
"99346405747409 -0.0298080237619462 -0.0296816148618948 -0.0295554155085237 -0"
".029429427320761 -0.0293036519025399 -0.0291780908428117 -0.0290527457155601 "
"-0.0289276180798153 -0.0288027094796684 -0.0286780214442861 -0.02855355548792"
"59 -0.0284293131099514 -0.0283052957948478 -0.0281815050122379 -0.02805794221"
"68981 -0.0279346088487751 -0.0278115063330025 -0.0276886360799176 -0.02756599"
"94850791 -0.0274435979292843 -0.0273214327785872 -0.0271995053843164 -0.02707"
"78170830937 -0.0269563691968525 -0.0268351630328571 -0.0267141998837215 -0.02"
"65934810274292 -0.0264730077273529 -0.0263527812322744 -0.0262328027764048 -0"
".0261130735794056 -0.0259935948464089 -0.0258743677680387 -0.0257553935204327"
" -0.0256366732652633 -0.0255182081497597 -0.0253999993067303 -0.0252820478545"
"85 -0.0251643548973576 -0.0250469215247294 -0.0249297488120516 -0.02481283782"
"03694 -0.0246961895964456 -0.0245798051727844 -0.0244636855676558 -0.02434783"
"17851201 -0.0242322448150526 -0.0241169256331687 -0.0240018752010492 -0.02388"
"70944661656 -0.0237725843619061 -0.0236583458076017 -0.0235443797085523 -0.02"
"34306869560532 -0.0233172684274221 -0.0232041249860259 -0.0230912574813081 -0"
".0229786667488165 -0.0228663536102306 -0.0227543188733898 -0.0226425633323217"
" -0.0225310877672707 -0.0224198929447264 -0.022308979617453 -0.02219834852451"
"81 -0.0220880003913226 -0.0219779359296302 -0.0218681558375973 -0.02175866079"
"98031 -0.0216494514872804 -0.0215405285575458 -0.0214318926546308 -0.02132354"
"44091131 -0.0212154844381474 -0.0211077133454977 -0.0210002317215685 -0.02089"
"30401434372 -0.0207861391748862 -0.0206795293664355 -0.0205732112553753 -0.02"
"04671853657991 -0.0203614522086367 -0.0202560122816877 -0.0201508660696553 -0"
".0200460140441797 -0.0199414566638724 -0.0198371943743508 -0.0197332276082719"
" -0.0196295567853679 -0.0195261823124806 -0.0194231045835966 -0.0193203239798"
"827 -0.0192178408697217 -0.0191156556087479 -0.0190137685398831 -0.0189121799"
"933729 -0.0188108902868234 -0.0187098997252372 -0.0186092086010507 -0.0185088"
"17194171 -0.0184087257720133 -0.0183089345895381 -0.0182094438892888 -0.01811"
"02539014301 -0.0180113648437852 -0.0179127769218749 -0.0178144903289555 -0.01"
"77165052460577 -0.0176188218420253 -0.0175214402735543 -0.0174243606852324 -0"
".0173275832095779 -0.0172311079670796 -0.017134935066237 -0.0170390646035995 "
"-0.0169434966638072 -0.0168482313196312 -0.0167532686320141 -0.01665860865011"
"04 -0.0165642514113282 -0.0164701969413697 -0.0163764452542728 -0.01628299635"
"24523 -0.0161898502267421 -0.0160970068564364 -0.0160044662093323 -0.01591222"
"82417716 -0.0158202928986833 -0.0157286601136264 -0.0156373298088322 -0.01554"
"63018952476 -0.0154555762725777 -0.0153651528293298 -0.0152750314428559 -0.01"
"5185211979397 -0.0150956942941264 -0.0150064782311941 -0.0149175636237702 -0."
"0148289502940898 -0.0147406380534969 -0.0146526267024893 -0.0145649160307634 "
"-0.0144775058172585 -0.0143903958302027 -0.0143035858271572 -0.01421707555506"
"24 -0.0141308647502831 -0.014044953138654 -0.0139593404355259 -0.013874026345"
"8114 -0.0137890105640309 -0.0137042927743593 -0.013619872650672 -0.0135357498"
"565918 -0.0134519240455351 -0.0133683948607594 -0.0132851619354098 -0.0132022"
"248925663 -0.013119583345291 -0.0130372368966758 -0.0129551851398896 -0.01287"
"3427658226 -0.0127919640251515 -0.0127107938043529 -0.0126299165497861 -0.012"
"5493318057234 -0.0124690391068028 -0.0123890379780759 -0.0123093279350566 -0."
"01222990848377 -0.0121507791208011 -0.012071939333344 -0.0119933885992507 -0."
"0119151263870807 -0.0118371521561499 -0.0117594653565808 -0.0116820654293512 "
"-0.0116049518063447 -0.0115281239103999 -0.0114515811553609 -0.01137532294612"
"71 -0.0112993486787032 -0.0112236577402499 -0.0111482495091339 -0.01107312335"
"49786 -0.0109982786387148 -0.0109237147126312 -0.0108494309204254 -0.01077542"
"65972548 -0.0107017010697876 -0.0106282536562537 -0.0105550836664967 -0.01048"
"21904020241 -0.0104095731560599 -0.0103372312135952 -0.0102651638514404 -0.01"
"01933703382768 -0.0101218499347081 -0.0100506018933128 -0.00997962545869577 -"
"0.00990891986754076 -0.00983848434866217 -0.00976831812305752 -0.009698420403"
"95982 -0.00962879039688994 -0.0095594272997091 -0.00949033030267161 -0.009421"
"49858847738 -0.0093529313323248 -0.00928462770196357 -0.00921658685774754 -0."
"0091488079526878 -0.00908129013250572 -0.00901403253568603 -0.008947034293530"
"14 -0.00888029453020936 -0.00881381236281826 -0.00874758690142813 -0.00868161"
"724914042 -0.00861590250214038 -0.00855044174975061 -0.00848523407448476 -0.0"
"0842027855210132 -0.00835557425165741 -0.00829112023556263 -0.008226915559633"
"03 -0.00816295927314509 -0.00809925041888971 -0.00803578803322644 -0.00797257"
"114613746 -0.00790959878128193 -0.00784686995605021 -0.0077843836816181 -0.00"
"772213896300131 -0.00766013479910978 -0.00759837018280215 -0.0075368441009402"
"9 -0.00747555553444381 -0.00741450345834464 -0.00735368684184168 -0.007293104"
"64835543 -0.00723275583558273 -0.00717263935555153 -0.00711275415467553 -0.00"
"705309917380916 -0.00699367334830237 -0.00693447560805543 -0.0068755048775739"
"8 -0.00681676007602389 -0.00675824011728621 -0.00669994391001226 -0.006641870"
"35767855 -0.00658401835864194 -0.00652638680619464 -0.0064689745886193 -0.006"
"4117805892442 -0.00635480368649838 -0.00629804275396669 -0.00624149666044515 "
"-0.00618516426999599 -0.00612904444200294 -0.00607313603122644 -0.00601743788"
"785886 -0.00596194885757979 -0.00590666778161129 -0.0058515934967731 -0.00579"
"672483553801 -0.00574206062608712 -0.00568759969236507 -0.00563334085413542 -"
"0.00557928292703593 -0.00552542472263379 -0.00547176504848104 -0.005418302708"
"1698 -0.00536503650138757 -0.00531196522397256 -0.00525908766796895 -0.005206"
"40262168223 -0.00515390886973447 -0.00510160519311951 -0.00504949036925835 -0"
".00499756317205438 -0.00494582237194852 -0.00489426673597461 -0.0048428950278"
"1454 -0.00479170600785344 -0.00474069843323495 -0.00468987105791628 -0.004639"
"22263272349 -0.00458875190540655 -0.00453845762069443 -0.00448833852035028 -0"
".00443839334322641 -0.00438862082531939 -0.00433901969982504 -0.0042895886971"
"9346 -0.00424032654518393 -0.00419123196891992 -0.00414230369094393 -0.004093"
"54043127241 -0.0040449409074506 -0.00399650383460726 -0.00394822792550959 -0."
"00390011189061783 -0.00385215443814 -0.0038043542740866 -0.0037567101023252 -"
"0.003709220624635 -0.00366188454076141 -0.0036147005484705 -0.003567667343603"
"52 -0.00352078362013124 -0.00347404807020829 -0.00342745938422758 -0.00338101"
"625087448 -0.00333471735718099 -0.00328856138858002 -0.00324254702895942 -0.0"
"0319667296071602 -0.00315093786480972 -0.00310534042081732 -0.003059879306986"
"49 -0.0030145532002896 -0.00296936077647739 -0.00292430071013283 -0.002879371"
"67472468 -0.00283457234266105 -0.00278990138534299 -0.00274535747321795 -0.00"
"270093927583308 -0.00265664546188867 -0.00261247469929132 -0.0025684256552071"
"8 -0.00252449699611506 -0.00248068738785942 -0.00243699549570343 -0.002393419"
"98438182 -0.00234995951815368 -0.00230661276085526 -0.00226337837595264 -0.00"
"222025502659425 -0.00217724137566349 -0.00213433608583107 -0.0020915378196074"
"3 -0.00204884523939498 -0.00200625700754027 -0.00196377178638613 -0.001921388"
"23832368 -0.0018791050258442 -0.00183692081159107 -0.00179483425841144 -0.001"
"75284402940793 -0.0017109487879902 -0.0016691471979264 -0.00162743792339463 -"
"0.00158581962903415 -0.0015442909799966 -0.00150285064199712 -0.0014614972813"
"6538 -0.00142022956509638 -0.00137904616090138 -0.00133794573725854 -0.001296"
"92696346349 -0.00125598850967994 -0.00121512904698995 -0.00117434724744432 -0"
".00113364178411273 -0.00109301133113383 -0.00105245456376521 -0.0010119701584"
"3329 -0.000971556792783015 -0.000931213145727573 -0.000890937897497888 -0.000"
"85072972969201 -0.000810587325324498 -0.000770509368875525 -0.000730494546340"
"027 -0.000690541545276632 -0.000650649054856467 -0.000610815765911947 -0.0005"
"71040370985347 -0.000531321564377246 -0.000491658042194962 -0.000452048502400"
"752 -0.000412491644859897 -0.000372986171388766 -0.000333530785802598 -0.0002"
"94124193963317 -0.000254765103827108 -0.00021545222549187 -0.0001761842712446"
"36 -0.000136959955608763 -9.77779953909945e-005 -5.86371097284859e-005 -1.953"
"60201356004e-005]"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "4"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  distributed_mem	  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [1, 1]
		  Position		  [385, 325, 430, 375]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  en			  off
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [220, 84, 260, 116]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [220, 149, 260, 181]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret3"
		  Ports			  [1, 1]
		  Position		  [220, 214, 260, 246]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret4"
		  Ports			  [1, 1]
		  Position		  [220, 279, 260, 311]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [360, 28, 390, 42]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [130, 28, 160, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coeff"
		  Position		  [450, 343, 480, 357]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Register"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  DstBlock		  "coeff"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM4"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "ROM1"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ROM2"
		  SrcPort		  1
		  DstBlock		  "Reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ROM3"
		  SrcPort		  1
		  DstBlock		  "Reinterpret3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret3"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "ROM4"
		  SrcPort		  1
		  DstBlock		  "Reinterpret4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret4"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  4
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay"
	      Ports		      [1, 1]
	      Position		      [350, 74, 390, 116]
	      LinkData {
		BlockName		"Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      SourceBlock	      "casper_library/Delays/sync_delay"
	      SourceType	      "sync_delay"
	      ShowPortLabels	      on
	      DelayLen		      "2^(PFBSize-n_inputs)"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [415, 28, 445, 42]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [415, 88, 445, 102]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "coeff_out"
	      Position		      [300, 253, 330, 267]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "taps_out"
	      Position		      [505, 193, 535, 207]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      Points		      [10, 0; 0, 35]
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "taps_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Mult"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "coeff_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_coeff_gen"
	      SrcPort		      1
	      Points		      [0, -50; 125, 0]
	      Branch {
		DstBlock		"delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, 115]
		DstBlock		"Reinterpret2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "pfb_coeff_gen"
	      SrcPort		      2
	      Points		      [145, 0; 0, -5]
	      DstBlock		      "sync_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_coeff_gen"
	      SrcPort		      3
	      Points		      [90, 0; 0, 95]
	      Branch {
		Points			[0, 0]
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 50]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [-20, 0]
	      DstBlock		      "pfb_coeff_gen"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [-20, 0]
	      DstBlock		      "pfb_coeff_gen"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pol1_in3_last_tap"
	  Ports			  [4, 2]
	  Position		  [600, 152, 700, 183]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "taps=4"
	  AncestorBlock		  "casper_library/PFBs/last_tap_real"
	  UserDataPersistent	  on
	  UserData		  "DataTag83"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "last_tap_real"
	  MaskPromptString	  "Total Number of Taps:|Input Bitwidth:|Outpu"
"t Bitwidth:|Coeff Bitwidth:|Add Latency|Mult Latency|Quantization Behavior"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup(Truncat"
"e|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values))"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,"
	  MaskVariables		  "TotalTaps=@1;BitWidthIn=@2;BitWidthOut=@3;C"
"oeffBitWidth=@4;add_latency=@5;mult_latency=@6;quantization=&7;"
	  MaskInitialization	  "last_tap_real_init(gcb,...\n    'TotalTaps'"
", TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'BitWidthOut', BitWidt"
"hOut,...\n    'CoeffBitWidth', CoeffBitWidth,...\n    'add_latency', add_late"
"ncy,...\n    'mult_latency', mult_latency,...\n    'quantization', quantizati"
"on);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|8|18|8|4|6|Truncate"
	  MaskTabNameString	  ",,,,,,"
	  System {
	    Name		    "pol1_in3_last_tap"
	    Location		    [517, 336, 1195, 850]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [30, 133, 60, 147]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [275, 243, 305, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "coeff"
	      Position		      [50, 188, 80, 202]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "taps"
	      Position		      [250, 188, 280, 202]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [310, 155, 360, 210]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [320, 227, 365, 273]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "mult_latency"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [175, 142, 225, 193]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [100, 179, 140, 211]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "CoeffBitWidth - 1"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [100, 124, 140, 156]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "BitWidthIn - 1"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [245, 154, 285, 186]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pfb_real_add_tree"
	      Ports		      [2, 2]
	      Position		      [390, 174, 485, 216]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=4, add_latency=4"
	      UserDataPersistent      on
	      UserData		      "DataTag84"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "pfb_real_add_tree"
	      MaskPromptString	      "Total Number of Taps:|Input Bitwidth:|O"
"utput Bitwidth:|Coeff Bitwidth:|Add Latency|Quantization Behavior"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "TotalTaps=@1;BitWidthIn=@2;BitWidthOut="
"@3;CoeffBitWidth=@4;add_latency=@5;quantization=&6;"
	      MaskInitialization      "pfb_real_add_tree_init(gcb, ...\n    'T"
"otalTaps', TotalTaps, ...\n    'BitWidthIn', BitWidthIn, ...\n    'BitWidthOu"
"t', BitWidthOut, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'add_laten"
"cy', add_latency, ...\n    'quantization', quantization);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|8|18|8|4|Truncate"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"pfb_real_add_tree"
		Location		[594, 266, 1132, 846]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [15, 123, 45, 137]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 28, 45, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint0"
		  Ports			  [1, 1]
		  Position		  [130, 114, 160, 126]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth + BitWidthIn - 2"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint1"
		  Ports			  [1, 1]
		  Position		  [130, 164, 160, 176]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth + BitWidthIn - 2"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint2"
		  Ports			  [1, 1]
		  Position		  [130, 214, 160, 226]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth + BitWidthIn - 2"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint3"
		  Ports			  [1, 1]
		  Position		  [130, 264, 160, 276]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth + BitWidthIn - 2"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice0"
		  Ports			  [1, 1]
		  Position		  [70, 114, 115, 126]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "CoeffBitWidth + BitWidthIn"
		  bit1			  "-0*(CoeffBitWidth + BitWidthIn)"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [70, 164, 115, 176]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "CoeffBitWidth + BitWidthIn"
		  bit1			  "-1*(CoeffBitWidth + BitWidthIn)"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  Ports			  [1, 1]
		  Position		  [70, 214, 115, 226]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "CoeffBitWidth + BitWidthIn"
		  bit1			  "-2*(CoeffBitWidth + BitWidthIn)"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3"
		  Ports			  [1, 1]
		  Position		  [70, 264, 115, 276]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "CoeffBitWidth + BitWidthIn"
		  bit1			  "-3*(CoeffBitWidth + BitWidthIn)"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree1"
		  Ports			  [5, 2]
		  Position		  [200, 115, 350, 315]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "latency 8"
		  AncestorBlock		  "casper_library/Misc/adder_tree"
		  UserDataPersistent	  on
		  UserData		  "DataTag85"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "adder_tree"
		  MaskDescription	  "Sums all inputs using a tree of add"
"s and delays."
		  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''),"
" ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		  MaskPromptString	  "Number of Inputs|Add Latency"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_inputs=@1;latency=@2;"
		  MaskInitialization	  "adder_tree_init(gcb, ...\n    'n_in"
"puts', n_inputs, ...\n    'latency', latency);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|4"
		  MaskTabNameString	  ","
		  System {
		    Name		    "adder_tree1"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [30, 142, 60, 158]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din4"
		    Position		    [30, 182, 60, 198]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "4"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr2"
		    Ports		    [2, 1]
		    Position		    [130, 120, 170, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "4"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr3"
		    Ports		    [2, 1]
		    Position		    [230, 40, 270, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "4"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "8"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [330, 17, 360, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [330, 42, 360, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din4"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr2"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr3"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert1"
		  Ports			  [1, 1]
		  Position		  [500, 213, 530, 227]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidthOut"
		  bin_pt		  "BitWidthOut-1"
		  quantization		  "Truncate"
		  overflow		  "Saturate"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay1"
		  Ports			  [1, 1]
		  Position		  [400, 150, 430, 180]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "4"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "scale1"
		  Ports			  [1, 1]
		  Position		  [400, 213, 430, 227]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "-3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [600, 202, 630, 218]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [600, 28, 630, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "adder_tree1"
		  SrcPort		  2
		  DstBlock		  "scale1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "scale1"
		  SrcPort		  1
		  DstBlock		  "convert1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree1"
		  SrcPort		  1
		  DstBlock		  "delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay1"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Slice0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice0"
		  SrcPort		  1
		  DstBlock		  "Reint0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint0"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "Reint1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint1"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  DstBlock		  "Reint2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint2"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Slice3"
		  SrcPort		  1
		  DstBlock		  "Reint3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint3"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  5
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [505, 168, 535, 182]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [510, 198, 540, 212]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "pfb_real_add_tree"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      Points		      [0, 15]
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Reinterpret2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "Mult"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "coeff"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "pfb_real_add_tree"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "taps"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_real_add_tree"
	      SrcPort		      2
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "pfb_real_add_tree"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "pol1_in3_tap2"
	  Ports			  [4, 4]
	  Position		  [300, 152, 400, 183]
	  BackgroundColor	  "gray"
	  LinkData {
	    BlockName		    "delay/delay_bram/Constant2"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant1"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant2"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant3"
	    DialogParameters {
	      equ		      "P=C"
	    }
	  }
	  SourceBlock		  "casper_library/PFBs/tap_real"
	  SourceType		  "pfb_tap_real"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "pol1_in3_tap3"
	  Ports			  [4, 4]
	  Position		  [450, 152, 550, 183]
	  BackgroundColor	  "gray"
	  LinkData {
	    BlockName		    "delay/delay_bram/Constant2"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant1"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant2"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant3"
	    DialogParameters {
	      equ		      "P=C"
	    }
	  }
	  SourceBlock		  "casper_library/PFBs/tap_real"
	  SourceType		  "pfb_tap_real"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pol1_in4_first_tap"
	  Ports			  [2, 4]
	  Position		  [150, 202, 250, 233]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "input=3, taps=4"
	  AncestorBlock		  "casper_library/PFBs/first_tap_real"
	  UserDataPersistent	  on
	  UserData		  "DataTag86"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "first_tap_real"
	  MaskPromptString	  "This is input number:|Size of PFB: (2^? pnt"
"s)|Bitwidth of Coefficients:|Total Number of Taps:|Input Bitwidth:|Implement "
"Coeff Gen in Distributed Memory:|Windowing Function:|Mult Latency|BRAM Latenc"
"y|Number of Simultaneous Inputs: (2^?)|Bit Width (normal=1)"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup(bartlet"
"t|barthannwin|blackman|blackmanharris|bohamwin|chebwin|flattopwin|gausswin|ha"
"mming|hann|kaiser|nuttallwin|parzenwin|rectwin|tukeywin|triang),edit,edit,edi"
"t,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,"
	  MaskVariables		  "nput=@1;PFBSize=@2;CoeffBitWidth=@3;TotalTa"
"ps=@4;BitWidthIn=@5;CoeffDistMem=@6;WindowType=&7;mult_latency=@8;bram_latenc"
"y=@9;n_inputs=@10;fwidth=@11;"
	  MaskInitialization	  "first_tap_real_init(gcb,...\n    'nput', np"
"ut,...\n    'PFBSize', PFBSize,...\n    'CoeffBitWidth', CoeffBitWidth,...\n "
"   'TotalTaps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'CoeffDi"
"stMem', CoeffDistMem,...\n    'WindowType', WindowType,...\n    'mult_latency"
"', mult_latency,...\n    'bram_latency', bram_latency,...\n    'n_inputs', n_"
"inputs,...\n    'fwidth', fwidth);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "3|12|8|4|8|0|hamming|6|4|2|1"
	  MaskTabNameString	  ",,,,,,,,,,"
	  System {
	    Name		    "pol1_in4_first_tap"
	    Location		    [351, 272, 885, 853]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [35, 33, 65, 47]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [35, 73, 65, 87]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [365, 172, 415, 223]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [290, 194, 330, 226]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "CoeffBitWidth - 1"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [440, 184, 480, 216]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [290, 134, 330, 166]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "BitWidthIn - 1"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [230, 196, 275, 224]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "CoeffBitWidth"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [235, 246, 280, 274]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "CoeffBitWidth * (TotalTaps - 1)"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "CoeffBitWidth"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay"
	      Ports		      [1, 1]
	      Position		      [350, 15, 395, 55]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"delay_bram"
		DialogParameters {
		  DelayLen		  "2^(PFBSize-n_inputs)"
		  bram_latency		  "bram_latency"
		}
		BlockName		"delay_bram/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      BlockChoice	      "delay_bram"
	      TemplateBlock	      "casper_library/Delays/delay"
	      MemberBlocks	      "delay_bram,delay_slr"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"delay"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_bram"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Delays/delay_bram"
		  SourceType		  "delay_bram"
		  ShowPortLabels	  on
		  DelayLen		  "2^(PFBSize-n_inputs)"
		  bram_latency		  "bram_latency"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "delay_bram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_bram"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pfb_coeff_gen"
	      Ports		      [2, 3]
	      Position		      [65, 75, 115, 125]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "PFBSize=12, n_inputs=2, taps=4"
	      AncestorBlock	      "casper_library/PFBs/pfb_coeff_gen"
	      UserDataPersistent      on
	      UserData		      "DataTag87"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "pfb_coeff_gen"
	      MaskPromptString	      "Size of PFB: (2^? pnts)|Bitwidth of Coe"
"fficients:|Total Number of Taps:|Implement Coeff Gen in Distributed Memory|Wi"
"ndowing Function: |BRAM Latency|Number of Simultaneous Inputs: (2^?)|This is "
"input number:|Bin Width (normal=1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,edit"
",edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,"
	      MaskVariables	      "PFBSize=@1;CoeffBitWidth=@2;TotalTaps=@"
"3;CoeffDistMem=@4;WindowType=&5;bram_latency=@6;n_inputs=@7;nput=@8;fwidth=@9"
";"
	      MaskInitialization      "pfb_coeff_gen_init(gcb, ...\n    'PFBSi"
"ze', PFBSize, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'TotalTaps', "
"TotalTaps, ...\n    'CoeffDistMem', CoeffDistMem, ...\n    'WindowType', Wind"
"owType, ...\n    'bram_latency', bram_latency, ...\n    'n_inputs', n_inputs,"
" ...\n    'nput', nput, ...\n    'fwidth', fwidth);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "12|8|4|0|hamming|4|2|3|1"
	      MaskTabNameString	      ",,,,,,,,"
	      System {
		Name			"pfb_coeff_gen"
		Location		[410, 101, 923, 771]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [235, 28, 265, 42]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 93, 45, 107]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [4, 1]
		  Position		  [310, 99, 365, 646]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "4"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [65, 75, 115, 125]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "10"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  on
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [65, 17, 110, 63]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "bram_latency+1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [290, 17, 335, 63]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "5"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM1"
		  Ports			  [1, 1]
		  Position		  [150, 74, 200, 126]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "1024"
		  initVector		  "[-2.93076934458067e-005 -6.84189264"
"78008e-005 -0.000107570539924886 -0.000146763813245836 -0.000186000028260302 "
"-0.000225280469100824 -0.000264606422166117 -0.000303979176073857 -0.00034340"
"0021613443 -0.000382870251698632 -0.000422391161319945 -0.000461964047497041 "
"-0.000501590209230971 -0.0005412709474562 -0.000581007564992605 -0.0006208013"
"66497355 -0.000660653658416545 -0.000700565748936889 -0.000740538947937113 -0"
".00078057456693934 -0.00082067391906037 -0.000860838318962719 -0.000901069082"
"805661 -0.000941367528196143 -0.000981734974139483 -0.00102217274099007 -0.00"
"106268215040191 -0.00110326452527903 -0.00114392118972581 -0.0011846534689972"
" -0.00122546268944877 -0.00126635017848677 -0.00130731726451796 -0.0013483652"
"768994 -0.00138949554588815 -0.00143070940259078 -0.00147200817891286 -0.0015"
"1339320750837 -0.00155486582172885 -0.00159642735557269 -0.00163807914363408 "
"-0.00167982252105203 -0.00172165882345924 -0.00176358938693085 -0.00180561554"
"793309 -0.00184773864327195 -0.00188996001004155 -0.00193228098557262 -0.0019"
"747029073808 -0.0020172271131148 -0.00205985494050462 -0.00210258772730949 -0"
".00214542681126588 -0.0021883735300354 -0.00223142922115249 -0.00227459522197"
"22 -0.00231787286961781 -0.00236126350092832 -0.0024047684524059 -0.002448389"
"06016338 -0.00249212665987141 -0.00253598258670578 -0.00257995817529453 -0.00"
"262405475966502 -0.00266827367319098 -0.00271261624853939 -0.0027570838176173"
"4 -0.00280167771151886 -0.0028463992604716 -0.00289124979378347 -0.0029362306"
"3978932 -0.00298134312579731 -0.00302658857803552 -0.0030719683215982 -0.0031"
"174836803922 -0.00316313597708324 -0.00320892653304201 -0.00325485666829045 -"
"0.00330092770144779 -0.00334714094967656 -0.00339349772862858 -0.003439999352"
"39096 -0.00348664713343185 -0.00353344238254637 -0.00358038640880232 -0.00362"
"748051948589 -0.00367472602004742 -0.00372212421404691 -0.00376967640309967 -"
"0.00381738388682185 -0.0038652479627759 -0.00391326992641603 -0.0039614510710"
"3364 -0.00400979268770265 -0.00405829606522486 -0.00410696249007518 -0.004155"
"79324634695 -0.00420478961569713 -0.00425395287729147 -0.00430328430774963 -0"
".00435278518109039 -0.00440245676867663 -0.00445230033916044 -0.0045023171584"
"2815 -0.00455250848954527 -0.00460287559270157 -0.00465341972515591 -0.004704"
"14214118121 -0.00475504409200941 -0.00480612682577624 -0.00485739158746616 -0"
".00490883961885717 -0.00496047215846563 -0.00501229044149107 -0.0050642956997"
"6098 -0.00511648916167559 -0.00516887205215263 -0.00522144559257205 -0.005274"
"21100072079 -0.00532716949073756 -0.00538032227305742 -0.00543367055435663 -0"
".00548721553749733 -0.00554095842147217 -0.00559490040134908 -0.0056490426682"
"1598 -0.0057033864091254 -0.00575793280703929 -0.00581268304077358 -0.0058676"
"38284943 -0.00592279970990573 -0.00597816848170811 -0.00603374576202937 -0.00"
"608953270812637 -0.00614553047277829 -0.00620174020423136 -0.0062581630461437"
"3 -0.00631480013753008 -0.00637165261270651 -0.00642872160123528 -0.006486008"
"22786963 -0.00654351361249864 -0.00660123887009204 -0.00665918511064505 -0.00"
"671735343912337 -0.00677574495540796 -0.00683436075424006 -0.0068932019251661"
"2 -0.00695226955248278 -0.00701156471518188 -0.00707108848689551 -0.007130841"
"93584105 -0.00719082612476632 -0.00725104211089464 -0.00731149094587005 -0.00"
"737217367570251 -0.00743309134071308 -0.00749424497547923 -0.0075556356087801"
"8 -0.00761726426354217 -0.00767913195678392 -0.00774123969956206 -0.007803588"
"4969165 -0.00786617934781611 -0.00792901324510418 -0.007992091175444 -0.00805"
"541411926468 -0.00811898305070668 -0.00818279893756764 -0.00824686274124825 -"
"0.00831117541669799 -0.00837573791236119 -0.0084405511701229 -0.0085056161252"
"5492 -0.00857093370636201 -0.00863650483532787 -0.00870233042726147 -0.008768"
"4113904433 -0.00883474862627165 -0.00890134302920905 -0.00896819548672877 -0."
"00903530687926125 -0.00910267808014083 -0.00917030995555227 -0.00923820336447"
"758 -0.00930635915864288 -0.00937477818246512 -0.00944346127299917 -0.0095124"
"0925988486 -0.00958162296529397 -0.0096511032038775 -0.00972085078271298 -0.0"
"0979086650125168 -0.00986115115126618 -0.00993170551679779 -0.010002530374104"
"1 -0.010073626491607 -0.0101449946298397 -0.0102166355413956 -0.0102885499708"
"752 -0.010360738654835 -0.0104332023217351 -0.0105059416918875 -0.01057895747"
"74044 -0.0106522503821471 -0.0107258211016736 -0.0107996703231879 -0.01087379"
"87254885 -0.0109482069789171 -0.0110228957453076 -0.0110978656779351 -0.01117"
"3117421465 -0.011248651611902 -0.0113244688765399 -0.0114005698339106 -0.0114"
"769550937336 -0.0115536252568661 -0.0116305809152523 -0.0117078226518734 -0.0"
"117853510406976 -0.0118631666466303 -0.0119412700254641 -0.0120196617238292 -"
"0.0120983422791439 -0.0121773122195653 -0.0122565720639395 -0.012336122321753"
" -0.0124159634930831 -0.0124960960685494 -0.0125765205292647 -0.0126572373467"
"864 -0.0127382469830678 -0.0128195498904101 -0.0129011465114133 -0.0129830372"
"789289 -0.0130652226160113 -0.0131477029358698 -0.0132304786418215 -0.0133135"
"501272428 -0.0133969177755226 -0.0134805819600146 -0.0135645430439901 -0.0136"
"488013805908 -0.0137333573127821 -0.0138182111733064 -0.013903363284636 -0.01"
"39888139589269 -0.0140745634979724 -0.014160612193157 -0.0142469603254098 -0."
"0143336081651595 -0.0144205559722878 -0.0145078039960842 -0.0145953524752004 "
"-0.0146832016376051 -0.0147713517005389 -0.014859802870469 -0.014948555343044"
"9 -0.0150376093030531 -0.015126964924373 -0.0152166223699327 -0.0153065817916"
"642 -0.01539684333046 -0.0154874071161289 -0.0155782732673524 -0.015669441891"
"6413 -0.0157609130852921 -0.015852686933344 -0.0159447635095357 -0.0160371428"
"762629 -0.0161298250845353 -0.0162228101739343 -0.0163160981725704 -0.0164096"
"890970416 -0.0165035829523907 -0.0165977797320643 -0.0166922794178706 -0.0167"
"870819799381 -0.0168821873766746 -0.016977595554726 -0.0170733064489351 -0.01"
"71693199823016 -0.0172656360659411 -0.0173622545990445 -0.0174591754688388 -0"
".0175563985505463 -0.0176539237073453 -0.0177517507903302 -0.0178498796384726"
" -0.0179483100785817 -0.0180470419252657 -0.0181460749808926 -0.0182454090355"
"518 -0.0183450438670161 -0.0184449792407028 -0.0185452149096363 -0.0186457506"
"1441 -0.0187465860831488 -0.0188477210314719 -0.0189491551624553 -0.019050888"
"1665951 -0.0191529197217706 -0.0192552494932077 -0.0193578771334429 -0.019460"
"8022822867 -0.0195640245667879 -0.019667543601198 -0.0197713589869354 -0.0198"
"754703125503 -0.0199798771536899 -0.0200845790730629 -0.0201895756204054 -0.0"
"202948663324462 -0.0204004507328729 -0.0205063283322975 -0.020612498628223 -0"
".0207189611050095 -0.0208257152338413 -0.0209327604726937 -0.0210400962662996"
" -0.0211477220461178 -0.0212556372302997 -0.0213638412236576 -0.0214723334176"
"328 -0.0215811131902634 -0.0216901799061531 -0.0217995329164403 -0.0219091715"
"587663 -0.0220190951572449 -0.0221293030224321 -0.0222397944512952 -0.0223505"
"68727183 -0.0224616251197961 -0.0225729628851569 -0.0226845812655805 -0.02279"
"64794896454 -0.0229086567721648 -0.0230211123141577 -0.0231338453028206 -0.02"
"32468549114992 -0.0233601402996608 -0.0234737006128662 -0.0235875349827424 -0"
".0237016425269557 -0.0238160223491844 -0.023930673539092 -0.0240455951723012 "
"-0.0241607863103675 -0.024276246000753 -0.0243919732768012 -0.024507967157711"
" -0.0246242266485121 -0.0247407507400396 -0.0248575384089096 -0.0249745886174"
"945 -0.0250919003138992 -0.025209472431937 -0.025327303891106 -0.025445393596"
"5655 -0.0255637404391134 -0.0256823432951626 -0.0258012010267192 -0.025920312"
"4813596 -0.0260396764922085 -0.0261592918779174 -0.0262791574426428 -0.026399"
"2719760249 -0.0265196342531666 -0.0266402430346131 -0.0267610970663309 -0.026"
"882195079688 -0.0270035357914338 -0.0271251179036795 -0.0272469401038784 -0.0"
"273690010648075 -0.0274912994445479 -0.0276138338864667 -0.0277366030191983 -"
"0.0278596054566271 -0.0279828397978689 -0.0281063046272539 -0.028229998514309"
"4 -0.0283539200137432 -0.0284780676654264 -0.0286024399943774 -0.028727035510"
"7457 -0.0288518527097966 -0.0289768900718948 -0.0291021460624897 -0.029227619"
"1321008 -0.0293533077163022 -0.0294792102357089 -0.0296053250959626 -0.029731"
"6506877175 -0.0298581853866273 -0.0299849275533318 -0.0301118755334436 -0.030"
"2390276575361 -0.0303663822411307 -0.0304939375846847 -0.0306216919735799 -0."
"0307496436781105 -0.0308777909534725 -0.0310061320397526 -0.0311346651619174 "
"-0.0312633885298033 -0.0313923003381064 -0.0315213987663727 -0.03165068197898"
"87 -0.0317801481251725 -0.0319097953389646 -0.0320396217392195 -0.03216962542"
"95974 -0.0322998044985565 -0.032430157019345 -0.0325606810499939 -0.032691374"
"6333102 -0.0328222357968695 -0.0329532625530104 -0.0330844528988276 -0.033215"
"8048161664 -0.0333473162716173 -0.0334789852165103 -0.0336108095869106 -0.033"
"7427873036133 -0.0338749162721396 -0.0340071943827324 -0.0341396195103528 -0."
"0342721895146767 -0.0344049022400916 -0.0345377555156938 -0.034670747155286 -"
"0.034803874957375 -0.03493713670517 -0.0350705301665808 -0.0352040530942168 -"
"0.0353377032253857 -0.0354714782820935 -0.0356053759710434 -0.035739393983636"
"3 -0.035873529995971 -0.0360077816688446 -0.0361421466477539 -0.0362766225628"
"96 -0.0364112070291704 -0.0365458976461806 -0.0366806919982362 -0.03681558765"
"43557 -0.0369505821682688 -0.0370856730784203 -0.0372208579079728 -0.03735613"
"41648106 -0.0374914993415441 -0.037626950915514 -0.0377624863487959 -0.037898"
"1030882053 -0.0380337985653033 -0.0381695701964017 -0.0383054153825695 -0.038"
"4413315096387 -0.0385773159482116 -0.0387133660536667 -0.0388494791661671 -0."
"0389856526106671 -0.0391218836969209 -0.0392581697194899 -0.0393945079577521 "
"-0.0395308956759106 -0.0396673301230025 -0.0398038085329089 -0.03994032812436"
"43 -0.040076886100967 -0.0402134796511894 -0.0403501059483888 -0.040486762150"
"8185 -0.0406234454016395 -0.0407601528289317 -0.0408968815457065 -0.041033628"
"6499188 -0.04117039122448 -0.0413071663372709 -0.0414439510411552 -0.04158074"
"23739928 -0.0417175373586544 -0.0418543330030354 -0.0419911263000706 -0.04212"
"79142277496 -0.0422646937491315 -0.0424014618123608 -0.0425382153506837 -0.04"
"26749512824639 -0.0428116665111993 -0.0429483579255392 -0.0430850223993014 -0"
".0432216567914897 -0.0433582579463119 -0.0434948226931981 -0.0436313478468193"
" -0.043767830207106 -0.0439042665592679 -0.0440406536738129 -0.04417698830656"
"73 -0.0443132671986963 -0.0444494870767236 -0.0445856446525533 -0.04472173662"
"34904 -0.0448577596722626 -0.0449937104670418 -0.0451295856614669 -0.04526538"
"18946656 -0.0454010957912775 -0.0455367239614774 -0.0456722630009986 -0.04580"
"77094911564 -0.0459430599988728 -0.0460783110767006 -0.0462134592628482 -0.04"
"63485010812047 -0.0464834330413654 -0.0466182516386575 -0.0467529533541662 -0"
".046887534654761 -0.0470219919931225 -0.0471563218077697 -0.0472905205230868 "
"-0.0474245845493516 -0.0475585102827629 -0.0476922941054694 -0.04782593238559"
"8 -0.0479594214772829 -0.0480927577206953 -0.0482259374420724 -0.048358956953"
"7478 -0.048491812554182 -0.0486245005279924 -0.0487570171459851 -0.0488893586"
"651855 -0.04902152132887 -0.0491535013665984 -0.0492852949942458 -0.049416898"
"414035 -0.0495483078145698 -0.0496795193708682 -0.0498105292443958 -0.0499413"
"335830994 -0.050071928521442 -0.0502023101804364 -0.0503324746676809 -0.05046"
"24180773936 -0.0505921364904489 -0.0507216259744123 -0.0508508825835772 -0.05"
"09799023590013 -0.0511086813285429 -0.0512372155068986 -0.0513655008956405 -0"
".0514935334832537 -0.0516213092451748 -0.0517488241438298 -0.0518760741286732"
" -0.0520030551362269 -0.0521297630901193 -0.0522561939011255 -0.0523823434672"
"067 -0.0525082076735507 -0.0526337823926127 -0.0527590634841559 -0.0528840467"
"952932 -0.0530087281605281 -0.0531331034017974 -0.0532571683285125 -0.0533809"
"187376027 -0.0535043504135576 -0.0536274591284701 -0.0537502406420806 -0.0538"
"726907018197 -0.0539948050428532 -0.0541165793881259 -0.0542380094484067 -0.0"
"543590909223334 -0.054479819496458 -0.0546001908452926 -0.0547202006313552 -0"
".0548398445052156 -0.0549591181055428 -0.0550780170591511 -0.0551965369810478"
" -0.0553146734744803 -0.0554324221309843 -0.0555497785304317 -0.0556667382410"
"79 -0.0557832968196162 -0.0558994498112157 -0.0560151927495817 -0.05613052115"
"69997 -0.0562454305443868 -0.0563599164113418 -0.0564739742461954 -0.05658759"
"95260617 -0.0567007877168889 -0.056813534273511 -0.0569258346396995 -0.057037"
"6842482154 -0.0571490785208618 -0.0572600128685362 -0.0573704826912839 -0.057"
"4804833783511 -0.0575900103082384 -0.0576990588487545 -0.0578076243570709 -0."
"057915702179776 -0.0580232876529297 -0.0581303761021189 -0.0582369628425124 -"
"0.0583430431789168 -0.0584486124058326 -0.05855366580751 -0.0586581986580056 "
"-0.0587622062212393 -0.0588656837510514 -0.05896862649126 -0.0590710296757183"
" -0.0591728885283732 -0.0592741982633232 -0.0593749540848768 -0.0594751511876"
"117 -0.0595747847564337 -0.0596738499666361 -0.0597723419839594 -0.0598702559"
"646513 -0.0599675870555271 -0.0600643303940298 -0.0601604811082914 -0.0602560"
"343171939 -0.0603509851304302 -0.0604453286485665 -0.0605390599631036 -0.0606"
"321741565397 -0.0607246663024322 -0.060816531465461 -0.0609077647014915 -0.06"
"09983610576375 -0.0610883155723254 -0.0611776232753575 -0.0612662791879766 -0"
".06135427832293 -0.0614416156845343 -0.0615282862687408 -0.0616142850631999 -"
"0.0616996070473272 -0.0617842471923691 -0.0618682004614687 -0.061951461809732"
"1 -0.0620340261842952 -0.0621158885243902 -0.0621970437614128 -0.062277486818"
"9895 -0.0623572126130453 -0.0624362160518715 -0.0625144920361937 -0.062592035"
"4592405 -0.0626688412068116 -0.0627449041573472 -0.062820219181997 -0.0628947"
"811446894 -0.0629685849022014 -0.0630416253042284 -0.0631138971934544 -0.0631"
"853954056223 -0.0632561147696047 -0.0633260501074749 -0.0633951962345776 -0.0"
"634635479596009 -0.0635311000846475 -0.0635978474053069 -0.0636637847107274 -"
"0.0637289067836885 -0.0637932084006733 -0.063856684331942 -0.0639193293416044"
" -0.0639811381876933 -0.0640421056222385 -0.0641022263913403 -0.0641614952352"
"437 -0.0642199068884124 -0.0642774560796037 -0.0643341375319433 -0.0643899459"
"629997 -0.0644448760848605 -0.0644989226042064 -0.0645520802223884 -0.0646043"
"436355026 -0.064655707534467 -0.0647061666050975 -0.0647557155281844 -0.06480"
"434897957 -0.0648520616302245 -0.0648988481463242 -0.0649447031893285 -0.0649"
"896214160576 -0.0650335974787707 -0.0650766260252439 -0.0651187016988487 -0.0"
"651598191386304 -0.065199972979387 -0.0652391578517482 -0.0652773683822544 -0"
".0653145991934367 -0.0653508449038957 -0.0653861001283818 -0.0654203594778755"
" -0.065453617559667 -0.0654858689774371 -0.0655171083313377 -0.06554733021807"
"28 -0.0655765292309793 -0.0656046999601085 -0.0656318369923074 -0.06565793491"
"13005 -0.0656829882977715 -0.0657069917294454 -0.0657299397811708 -0.06575182"
"70250021 -0.0657726480302826 -0.0657923973637268 -0.0658110695895036 -0.06582"
"86592693197 -0.0658451609625025 -0.0658605692260841 -0.0658748786148849 -0.06"
"58880836815975 -0.0659001789768708 -0.0659111590493943 -0.0659210184459826 -0"
".06592975171166 -0.0659373533897454 -0.0659438180219373 -0.0659491401483988 -"
"0.0659533143078431 -0.0659563350376191 -0.0659581968737969 -0.065958894351253"
"7 -0.0659584220037598 -0.0659567743640651 -0.0659539459639848 -0.065949931334"
"4867 -0.0659447250057773 -0.0659383215073888 -0.0659307153682663 -0.065921901"
"1168547 -0.065911873281186 -0.0659006263889672 -0.0658881549676673 -0.0658744"
"535446056 -0.0658595166470392 -0.0658433388022517 -0.0658259145376404 -0.0658"
"07238380806 -0.06578730485964 -0.0657661085024139 -0.065743643837868 -0.06571"
"99053953001 -0.0656948877046551 -0.0656685852966135 -0.0656409927026813 -0.06"
"56121044552796 -0.0655819150878338 -0.0655504191348636 -0.0655176111320729 -0"
".0654834856164401 -0.0654480371263077 -0.0654112602014731 -0.0653731493832787"
" -0.0653336992147029 -0.0652929042404502 -0.0652507590070422 -0.0652072580629"
"089 -0.0651623959584792 -0.0651161672462723 -0.065068566480989 -0.06501958821"
"9603 -0.0649692270214525 -0.0649174774483317 -0.0648643340645826 -0.064809791"
"4371868 -0.0647538441358574 -0.0646964867331313 -0.0646377138044609 -0.064577"
"5199283069 -0.0645158996862301 -0.0644528476629843 -0.0643883584466087 -0.064"
"3224266285205 -0.0642550468036077 -0.064186213570322 -0.0641159215307716 -0.0"
"640441652908146 -0.0639709394601515 -0.063896238652419 -0.063820057485283 -0."
"0637423905805321 -0.063663232564171 -0.063582578066514 -0.0635004217222788 -0"
".0634167581706801 -0.0633315820555235 -0.0632448880252991 -0.0631566707332759"
" -0.0630669248375952 -0.0629756450013653 -0.0628828258927553 -0.0627884621850"
"896 -0.0626925485569417 -0.0625950796922291 -0.0624960502803076 -0.0623954550"
"160655 -0.0622932886000184 -0.0621895457384038 -0.0620842211432759 -0.0619773"
"095326 -0.0618688056303473 -0.0617587041665902 -0.0616469998775967 -0.0615336"
"875059255 -0.061418761800521 -0.0613022175168084 -0.0611840494167887 -0.06106"
"42522691336 -0.0609428208492813 -0.0608197499395311 -0.0606950343291387 -0.06"
"05686688144119 -0.0604406481988056 -0.060310967293017 -0.0601796209150816 -0."
"0600466038904679 -0.0599119110521734 -0.0597755372408197 -0.0596374773047481 "
"-0.0594977261001155 -0.0593562784909893 -0.0592131293494438 -0.05906827355565"
"47 -0.0589217059979959 -0.0587734215731342 -0.0586234151861256 -0.05847168175"
"05106 -0.0583182161884099 -0.0581630134306201 -0.0580060684167097 -0.05784737"
"60951143 -0.0576869314232326 -0.0575247293675223 -0.0573607649035953 -0.05719"
"50330163138 -0.0570275286998861 -0.0568582469579618 -0.0566871828037282 -0.05"
"65143312600055 -0.0563396873593425 -0.0561632461441127 -0.0559850026666097 -0"
".0558049519891427 -0.0556230891841324 -0.0554394093342067 -0.0552539075322963"
" -0.0550665788817298 -0.0548774184963301 -0.0546864215005094 -0.0544935830293"
"648 -0.0542988982287741 -0.054102362255491 -0.0539039702772406 -0.05370371747"
"2815 -0.0535015990321685 -0.053297610156513 -0.0530917460584135 -0.0528840019"
"618832 -0.0526743731024788 -0.0524628547273958 -0.0522494420955634 -0.0520341"
"304777403 -0.0518169151566087 -0.0515977914268706 -0.0513767545953417 -0.0511"
"537999810469 -0.0509289229153153 -0.0507021187418745 -0.0504733828169461 -0.0"
"502427105093397 -0.050010097200548 -0.0497755382848413 -0.0495390291693623 -0"
".04930056527422 -0.0490601420325847 -0.048817754890782 -0.0485733993083873 -0"
".0483270707583199 -0.0480787647269372 -0.0478284767141287 -0.04757620223341 -"
"0.047321936812017 -0.0470656759909992 -0.0468074153253141 -0.0465471503839203"
" -0.0462848767498716 -0.0460205900204101 -0.0457542858070599 -0.0454859597357"
"204 -0.0452156074467595 -0.0449432245951067 -0.0446688068503464 -0.0443923498"
"968106 -0.044113849433672 -0.0438333011750368 -0.0435507008500369 -0.04326604"
"42029234 -0.0429793269931581 -0.0426905449955065 -0.04239969400013 -0.0421067"
"698126778 -0.0418117682543792 -0.0415146851621353 -0.0412155163886113 -0.0409"
"142578023277 -0.040610905287752 -0.0403054547453905 -0.0399979020918794 -0.03"
"96882432600762 -0.0393764741991504 -0.0390625908746751 -0.0387465892687176 -0"
".03842846537993 -0.0381082152236401 -0.0377858348319417 -0.0374613202537849 -"
"0.0371346675550665 -0.03680587281872 -0.0364749321448055 -0.0361418416505998 "
"-0.0358065974706855 -0.0354691957570409 -0.0351296326791296 -0.03478790442398"
"92 -0.0344440071963208 -0.0340979372185779 -0.0337496907310548 -0.03339926399"
"19759 -0.0330466532775836 -0.0326918548822269 -0.0323348651184496 -0.03197568"
"03170782 -0.0316142968273098 -0.0312507110168 -0.03088491927175 -0.0305169179"
"969942 -0.0301467036160878 -0.0297742725713929 -0.0293996213241663 -0.0290227"
"463546456 -0.0286436441621362 -0.028262311265097 -0.0278787442012272 -0.02749"
"29395275521 -0.0271048938205086 -0.0267146036760311 -0.0263220657096372 -0.02"
"59272765565126 -0.0255302328715961 -0.0251309313296648 -0.0247293686254187 -0"
".0243255414735652 -0.0239194466089034 -0.0235110807864082 -0.0231004407813144"
" -0.0226875233892002 -0.022272325426071 -0.0218548437284423 -0.02143507515342"
"36 -0.0210130165788005 -0.0205886649031179 -0.0201620170457624 -0.01973306994"
"70449 -0.0193018205682821 -0.0188682658918789 -0.01843240292141 -0.0179942286"
"817013 -0.017553740218911 -0.0171109346006109 -0.0166658089158673 -0.01621836"
"02753211 -0.0157685858112687 -0.0153164826777418 -0.0148620480505878 -0.01440"
"52791275488 -0.0139461731283418 -0.0134847272947373 -0.013020938890639 -0.012"
"5548052021618 -0.012086323537711 -0.0116154912280604 -0.0111423056264303 -0.0"
"106667641085654 -0.0101888640728123 -0.00970860294019707 -0.00922597815450229"
" -0.00874098718234369 -0.00825362751324721 -0.00776389665972494 -0.0072717921"
"5735149 -0.00677731156483975 -0.00628045246411681 -0.00578121246039888 -0.005"
"2795891822667 -0.00477558028174028 -0.00426918343435375 -0.00376039633922933 "
"-0.00324921671915157 -0.00273564232064142 -0.00221967091402937 -0.00170130029"
"352897 -0.00118052827730979 -0.000657352707570419 -0.000131771450610527]"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "4"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  distributed_mem	  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM2"
		  Ports			  [1, 1]
		  Position		  [150, 139, 200, 191]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "1024"
		  initVector		  "[0.000396217603096624 0.00092661653"
"8832383 0.00145942741756073 0.00199465227585736 0.00253229312583828 0.0030723"
"5195508882 0.00361483072659344 0.00415973137866522 0.00470705582487596 0.0052"
"5680595398621 0.00580898362987623 0.00636359069147661 0.00692062895269953 0.0"
"074801002023699 0.00804200620415753 0.00860634869650894 0.00917312939257942 0"
".00974234998016611 0.0103140121216406 0.0108881174538822 0.0114646675882114 0"
".0120436641103237 0.0126251085802237 0.0132090025321597 0.0137953474745579 0."
"014384144889958 0.0149753962349483 0.0155691029401009 0.0161652664099085 0.01"
"67638880227199 0.0173649691306771 0.0179685110596515 0.0185745151091818 0.019"
"1829825524114 0.0197939146360257 0.0204073125801906 0.0210231775784913 0.0216"
"415107978706 0.0222623133785678 0.022885586434059 0.0235113310509961 0.024139"
"5482891474 0.0247702391813372 0.0254034047333876 0.026039045924059 0.02667716"
"37049915 0.0273177590006467 0.0279608327082498 0.0286063856977322 0.029254418"
"8116738 0.0299049328652465 0.0305579286461574 0.0312134069145928 0.0318713684"
"031618 0.0325318138168415 0.033194743832921 0.0338601591009473 0.034528060242"
"6701 0.0351984478519882 0.0358713224948953 0.0365466847094266 0.0372245350056"
"059 0.0379048738653926 0.0385877017426297 0.0392730190629907 0.03996082622392"
"94 0.0406511235946275 0.0413439115159438 0.0420391903003637 0.042736960231949"
"2 0.0434372215662886 0.044139974530447 0.0448452193229172 0.0455529561135711 "
"0.0462631850436111 0.0469759062255217 0.0476911197430224 0.0484088256510201 0"
".0491290239755618 0.0498517147137886 0.0505768978338891 0.0513045732750538 0."
"0520347409474291 0.052767400732073 0.0535025524809098 0.054240196016686 0.054"
"9803311329261 0.0557229575938895 0.0564680751345269 0.0572156834604374 0.0579"
"657822478265 0.0587183711434638 0.0594734497646413 0.0602310176991321 0.06099"
"10745051499 0.0617536197113077 0.062518652816579 0.0632861732902563 0.0640561"
"805719136 0.0648286740713662 0.0656036531686326 0.0663811172138965 0.06716106"
"55274689 0.0679434973997506 0.0687284120911955 0.0695158088322738 0.070305686"
"8234362 0.0710980452350778 0.0718928832075028 0.0726901998508896 0.0734899942"
"452566 0.0742922654404273 0.075097012455997 0.0759042342812997 0.076713929875"
"375 0.0775260981669348 0.0783407380543326 0.0791578484055308 0.07997742805806"
"97 0.0807994758190364 0.0816239904650347 0.0824509707421551 0.083280415365944"
"3 0.084112323021377 0.0849466923628268 0.0857835220140373 0.0866228105680947 "
"0.0874645565873998 0.0883087586036414 0.0891554151177692 0.090004524599967 0."
"0908560854896281 0.0917100961953286 0.0925665550948028 0.093425460534919 0.09"
"42868108316545 0.0951506042700728 0.0960168391042989 0.0968855135574979 0.097"
"7566258218513 0.098630174058536 0.0995061563977013 0.100384570938449 0.101265"
"415748812 0.102148688865734 0.10303438829505 0.103922512011466 0.104813057958"
"54 0.105706024048664 0.106601408163047 0.107499208151694 0.108399421833391 0."
"109302046995688 0.110207081394882 0.111114522756001 0.112024368772789 0.11293"
"661710769 0.113851265391835 0.114768311225024 0.115687752175718 0.11660958578"
"1019 0.117533809546663 0.118460420947004 0.119389417425002 0.120320796392214 "
"0.12125455522878 0.122190691283414 0.123129201873391 0.124070084284544 0.1250"
"13335771244 0.125958953556402 0.126906934831452 0.127857276756349 0.128809976"
"459557 0.129765031038045 0.130722437557279 0.131682193051213 0.13264429452229"
"1 0.133608738941432 0.134575523248032 0.135544644349957 0.136516099123539 0.1"
"37489884413573 0.138465997033314 0.139444433764473 0.140425191357217 0.141408"
"266530165 0.142393655970389 0.143381356333411 0.144371364243204 0.14536367629"
"2192 0.14635828904125 0.147355199019706 0.14835440272534 0.149355896624389 0."
"150359677151549 0.151365740709974 0.152374083671285 0.15338470237557 0.154397"
"593131387 0.155412752215775 0.15643017587425 0.15744986032082 0.1584718017379"
"83 0.159495996276738 0.160522440056593 0.161551129165567 0.162582059660204 0."
"163615227565577 0.1646506288753 0.165688259551532 0.166728115524995 0.1677701"
"92694977 0.168814486929346 0.16986099406456 0.170909709905678 0.1719606302263"
"75 0.17301375076895 0.174069067244344 0.175126575332149 0.176186270680624 0.1"
"77248148906709 0.178312205596042 0.179378436302968 0.180446836550562 0.181517"
"401830642 0.182590127603785 0.183665009299344 0.184742042315468 0.18582122201"
"9119 0.186902543746088 0.187986002801017 0.18907159445742 0.190159313957697 0"
".191249156513158 0.192341117304048 0.193435191479558 0.194531374157857 0.1956"
"2966042611 0.196730045340498 0.197832523926247 0.198937091177646 0.2000437420"
"58076 0.20115247150003 0.202263274405144 0.203376145644214 0.20449108005723 0"
".2056080724534 0.206727117611172 0.20784821027827 0.208971345171715 0.2100965"
"16977855 0.211223720352397 0.212352949920431 0.213484200276463 0.214617465984"
"446 0.215752741577807 0.216890021559481 0.218029300401941 0.219170572547232 0"
".220313832407001 0.221459074362531 0.222606292764775 0.22375548193439 0.22490"
"6636161769 0.226059749707079 0.227214816800294 0.228371831641231 0.2295307883"
"99587 0.230691681214976 0.231854504196963 0.233019251425107 0.234185916948993"
" 0.235354494788275 0.236524978932714 0.237697363342215 0.238871641946869 0.24"
"0047808646993 0.241225857313172 0.242405781786297 0.243587575877609 0.2447712"
"33368743 0.245956748011765 0.247144113529222 0.248333323614178 0.249524371930"
"267 0.250717252111728 0.251911957763458 0.25310848246105 0.254306819750846 0."
"255506963149978 0.256708906146418 0.257912642199022 0.259118164737581 0.26032"
"5467162867 0.261534542846683 0.262745385131909 0.263957987332556 0.2651723427"
"33811 0.266388444592093 0.267606286135097 0.268825860561853 0.270047161042771"
" 0.271270180719696 0.272494912705961 0.27372135008644 0.2749494859176 0.27617"
"9313227557 0.27741082501613 0.278644014254893 0.279878873887236 0.28111539682"
"8414 0.282353575965609 0.283593404157983 0.284834874236737 0.286077979005168 "
"0.287322711238726 0.288569063685076 0.28981702906415 0.291066600068213 0.2923"
"17769361921 0.29357052958238 0.294824873339205 0.296080793214585 0.2973382817"
"63344 0.298597331512999 0.299857934963827 0.301120084588924 0.302383772834272"
" 0.3036489921188 0.30491573483445 0.306183993346239 0.307453759992327 0.30872"
"5027084079 0.309997786906136 0.311272031716475 0.312547753746481 0.3138249452"
"01012 0.315103598258466 0.31638370507085 0.317665257763848 0.318948248436891 "
"0.320232669163223 0.321518511989977 0.322805768938238 0.324094432003117 0.325"
"384493153825 0.326675944333737 0.327968777460472 0.329262984425958 0.33055855"
"7096512 0.331855487312906 0.333153766890445 0.334453387619039 0.3357543412632"
"8 0.337056619562514 0.338360214230915 0.339665116957567 0.340971319406531 0.3"
"4227881321693 0.34358759000302 0.344897641354269 0.346208958835438 0.34752153"
"3986653 0.348835358323488 0.35015042333704 0.351466720494016 0.35278424123680"
"2 0.354102976983552 0.355422919128265 0.356744059040864 0.358066388067281 0.3"
"59389897529538 0.360714578725826 0.362040422930591 0.363367421394616 0.364695"
"565345105 0.366024845985763 0.367355254496886 0.36868678203544 0.370019419735"
"149 0.371353158706581 0.37268799003723 0.374023904791607 0.375360894011322 0."
"376698948715173 0.378038059899234 0.379378218536939 0.380719415579176 0.38206"
"164195437 0.383404888568573 0.384749146305557 0.386094406026897 0.38744065857"
"2067 0.388787894758525 0.39013610538181 0.391485281215625 0.392835413011937 0"
".394186491501063 0.395538507391762 0.396891451371332 0.398245314105699 0.3996"
"00086239512 0.400955758396236 0.402312321178246 0.403669765166922 0.405028080"
"922743 0.406387258985382 0.407747289873803 0.409108164086356 0.41046987210087"
"1 0.411832404374758 0.413195751345103 0.414559903428763 0.415924851022466 0.4"
"17290584502908 0.418657094226852 0.420024370531227 0.421392403733225 0.422761"
"184130402 0.424130702000778 0.425500947602935 0.42687191117612 0.428243582940"
"344 0.429615953096485 0.430989011826387 0.432362749292962 0.433737155640296 0"
".435112220993745 0.436487935460043 0.437864289127404 0.439241272065623 0.4406"
"18874326184 0.441997085942359 0.443375896929317 0.444755297284227 0.446135276"
"986362 0.447515825997205 0.448896934260558 0.450278591702642 0.45166078823220"
"9 0.453043513740644 0.454426758102077 0.455810511173485 0.457194762794805 0.4"
"58579502789038 0.459964720962357 0.461350407104221 0.462736550987476 0.464123"
"142368472 0.465510170987165 0.466897626567234 0.468285498816186 0.46967377742"
"5467 0.471062452070577 0.472451512411175 0.473840948091195 0.475230748738955 "
"0.476620903967268 0.478011403373561 0.479402236539976 0.480793393033494 0.482"
"184862406042 0.483576634194605 0.484968697921345 0.486361043093712 0.48775365"
"9204559 0.489146535732252 0.490539662140793 0.491933027879928 0.4933266223852"
"67 0.494720435078396 0.496114455366995 0.497508672644952 0.498903076292485 0."
"500297655676251 0.501692400149467 0.503087299052027 0.504482341710622 0.50587"
"7517438852 0.507272815537346 0.508668225293885 0.510063735983514 0.5114593368"
"68665 0.512855017199272 0.514250766212896 0.51564657313484 0.51704242717827 0"
".518438317544334 0.519834233422285 0.5212301639896 0.522626098412099 0.524022"
"02584407 0.525417935428384 0.526813816296625 0.528209657569204 0.529605448355"
"483 0.531001177753902 0.532396834852093 0.533792408727011 0.53518788844505 0."
"536583263062171 0.537978521624022 0.539373653166064 0.540768646713693 0.54216"
"3491282363 0.543558175877715 0.544952689495696 0.546347021122687 0.5477411597"
"35624 0.549135094302128 0.550528813780628 0.551922307120484 0.553315563262118"
" 0.554708571137133 0.556101319668447 0.557493797770412 0.558885994348945 0.56"
"0277898301652 0.561669498517956 0.563060783879227 0.564451743258901 0.5658423"
"65522618 0.567232639528341 0.568622554126488 0.570012098160059 0.571401260464"
"763 0.572790029869151 0.574178395194736 0.575566345256131 0.576953868861171 0"
".578340954811045 0.579727591900427 0.581113768917599 0.582499474644588 0.5838"
"84697857292 0.585269427325609 0.586653651813568 0.588037360079461 0.589420540"
"875972 0.590803182950304 0.592185275044318 0.593566805894655 0.59494776423287"
"1 0.59632813878557 0.597707918274531 0.599087091416842 0.600465646925032 0.60"
"18435735072 0.603220859867151 0.604597494704522 0.605973466714921 0.607348764"
"590054 0.60872337701786 0.610097292682641 0.611470500265199 0.612842988442963"
" 0.614214745890127 0.615585761277781 0.616956023274043 0.618325520544193 0.61"
"9694241750808 0.621062175553893 0.622429310611015 0.62379563557744 0.62516113"
"9106261 0.626525809848536 0.627889636453423 0.629252607568308 0.6306147118389"
"49 0.631975937909599 0.633336274423149 0.634695710021261 0.636054233344497 0."
"637411833032461 0.638768497723931 0.640124216056991 0.641478976669171 0.64283"
"2768197578 0.644185579279033 0.645537398550206 0.646888214647751 0.6482380162"
"08442 0.649586791869307 0.650934530267765 0.652281220041762 0.653626849829902"
" 0.654971408271592 0.656314884007166 0.657657265678032 0.6589985419268 0.6603"
"38701397422 0.661677732735326 0.663015624587553 0.664352365602894 0.665687944"
"432024 0.667022349727641 0.668355570144597 0.669687594340043 0.67101841097355"
"6 0.672348008707283 0.673676376206071 0.675003502137609 0.676329375172562 0.6"
"77653983984705 0.678977317251067 0.680299363652057 0.681620111871611 0.682939"
"550597323 0.684257668520581 0.685574454336707 0.686889896745093 0.68820398444"
"9334 0.689516706157371 0.690828050581621 0.692138006439121 0.693446562451658 "
"0.694753707345909 0.696059429853578 0.697363718711534 0.698666562661943 0.699"
"967950452409 0.701267870836112 0.702566312571938 0.703863264424625 0.70515871"
"5164891 0.706452653569578 0.707745068421782 0.709035948510997 0.7103252826332"
"45 0.711613059591218 0.71289926819441 0.714183897259258 0.715466935609274 0.7"
"16748372075188 0.718028195495077 0.719306394714507 0.720582958586668 0.721857"
"87597251 0.72313113574088 0.724402726768656 0.725672637940889 0.7269408581509"
"33 0.728207376300586 0.729472181300221 0.730735262068929 0.731996607534649 0."
"733256206634309 0.734514048313957 0.735770121528901 0.737024415243844 0.73827"
"6918433017 0.739527620080319 0.740776509179451 0.742023574734049 0.7432688057"
"57826 0.744512191274698 0.745753720318929 0.746993381935261 0.748231165179052"
" 0.749467059116405 0.750701052824314 0.751933135390787 0.753163295914992 0.75"
"4391523507382 0.755617807289838 0.756842136395798 0.758064499970394 0.7592848"
"87170586 0.760503287165297 0.761719689135547 0.762934082274586 0.764146455788"
"031 0.765356798893994 0.766565100823226 0.767771350819238 0.768975538138448 0"
".770177652050301 0.771377681837417 0.772575616795709 0.773771446234529 0.7749"
"65159476795 0.776156745859123 0.777346194731962 0.77853349545973 0.7797186374"
"20938 0.78090161000833 0.782082402629012 0.783261004704585 0.784437405671277 "
"0.785611594980076 0.786783562096857 0.787953296502521 0.78912078769312 0.7902"
"86025179992 0.791448998489891 0.792609697165119 0.793768110763654 0.794924228"
"859284 0.796078041041737 0.797229536916808 0.798378706106495 0.79952553824912"
"4 0.800670022999482 0.801812150028944 0.802951909025607 0.804089289694413 0.8"
"05224281757285 0.806356874953252 0.807487059038579 0.808614823786893 0.809740"
"158989319 0.810863054454598 0.811983500009225 0.813101485497571 0.81421700078"
"2011 0.815330035743055 0.816440580279471 0.817548624308418 0.818654157765568 "
"0.819757170605232 0.820857652800494 0.821955594343328 0.823050985244731 0.824"
"143815534847 0.825234075263092 0.826321754498279 0.827406843328748 0.82848933"
"1862485 0.82956921022725 0.830646468570702 0.831721097060524 0.83279308588454"
"5 0.833862425250866 0.834929105387983 0.835993116544913 0.837054448991313 0.8"
"38113093017606 0.839169038935106 0.840222277076136 0.841272797794154 0.842320"
"591463873 0.843365648481385 0.844407959264283 0.845447514251779 0.84648430390"
"483 0.847518318706257 0.848549549160863 0.84957798579556 0.850603619159482 0."
"851626439824112 0.852646438383395 0.853663605453865 0.854677931674755 0.85568"
"9407708127 0.856698024238982 0.85770377197538 0.858706641648564 0.85970662401"
"3071 0.860703709846853 0.861697889951394 0.862689155151828 0.863677496297053 "
"0.864662904259852 0.865645369937006 0.866624884249409 0.86760143814219 0.8685"
"75022584821 0.869545628571237 0.870513247119948 0.871477869274157 0.872439486"
"10187 0.873398088696016 0.874353668174553 0.87530621568059 0.876255722382492 "
"0.877202179474 0.878145578174337 0.879085909728327 0.880023165406502 0.880957"
"336505214 0.88188841434675 0.88281639027944 0.883741255677766 0.8846630019424"
"78 0.8855816205007 0.88649710280604 0.887409440338699 0.888318624605585 0.889"
"224647140416 0.89012749950383 0.891027173283495 0.891923660094216 0.892816951"
"578041 0.893707039404372 0.894593915270068 0.895477570899552 0.89635799804492"
" 0.897235188486044 0.898109134030679 0.898979826514569 0.89984725780155 0.900"
"711419783654 0.901572304381216 0.902429903542977 0.903284209246184 0.90413521"
"34967 0.9049829083291 0.905827285806777 0.906668338022043 0.907506057096232 0"
".9083404351798 0.909171464452426 0.909999137123116 0.910823445430297 0.911644"
"381641922 0.912461938055568 0.913276106998536 0.914086880827949 0.91489425193"
"085 0.915698212724301 0.916498755655481 0.917295873201784 0.918089557870913 0"
".918879802200979 0.919666598760599 0.920449940148987 0.921229818996054 0.9220"
"06227962502 0.922779159739916 0.923548607050862 0.924314562648979 0.925077019"
"319074 0.925835969877214 0.926591407170817 0.927343324078751 0.92809171351141"
"6 0.928836568410847 0.929577881750794 0.930315646536822 0.931049855806396 0.9"
"31780502628975 0.932507580106096 0.933231081371468 0.933950999591062 0.934667"
"327963194 0.935380059718616 0.936089188120606 0.93679470646505 0.937496608080"
"534 0.938194886328426 0.938889534602967 0.93958054633135 0.94026791497381 0.9"
"4095163402371 0.941631697007619 0.942308097485401 0.942980829050299 0.9436498"
"85329015 0.944315259981792 0.944976946702502 0.94563493921872 0.9462892312918"
"12 0.946939816717011 0.947586689323502 0.948229842974499 0.948869271567324 0."
"94950496903349 0.950136929338774 0.950765146483303 0.951389614501624 0.952010"
"327462787 0.952627279470421 0.953240464662807 0.953849877212959 0.95445551132"
"8697 0.955057361252722 0.955655421262694 0.956249685671301 0.95684014882634 0"
".957426805110781 0.958009648942851 0.958588674776097 0.959163877099464 0.9597"
"35250437365 0.960302789349753 0.960866488432187 0.961426342315911 0.961982345"
"667916 0.962534493191012 0.963082779623901 0.963627199741239 0.96416774835370"
"6 0.964704420308076 0.965237210487284 0.965766113810488 0.96629112523314 0.96"
"6812239747051 0.967329452380452 0.967842758198066 0.968352152301166 0.9688576"
"29827641 0.96935918595206 0.969856815885735 0.970350514876782 0.9708402782101"
"83 0.971326101207851 0.971807979228685 0.972285907668636 0.972759881960762 0."
"973229897575293 0.973695950019686 0.974158034838686 0.974616147614381 0.97507"
"0283966264 0.975520439551286 0.975966610063915 0.976408791236192 0.9768469788"
"37787 0.977281168676052 0.977711356596077 0.978137538480748 0.978559710250793"
" 0.978977867864841 0.979392007319475 0.979802124649279 0.980208215926897 0.98"
"0610277263078 0.981008304806731 0.981402294744973 0.981792243303178 0.9821781"
"4674503 0.982560001372569 0.98293780352624 0.983311549584939 0.98368123596606"
"5 0.984046859125561 0.984408415557965 0.984765901796453 0.985119314412885 0.9"
"85468650017852 0.985813905260716 0.986155076829657 0.986492161451717 0.986825"
"155892838 0.98715405695791 0.987478861490811 0.987799566374445 0.988116168530"
"786 0.98842866492092 0.98873705254508 0.989041328442687 0.989341489692391 0.9"
"89637533412108 0.989929456759055 0.99021725692979 0.99050093116025 0.99078047"
"6725783 0.991055890941187 0.991327171160744 0.991594314778253 0.9918573192270"
"68 0.992116181980129 0.992370900549993 0.992621472488873 0.992867895388662 0."
"993110166880971 0.993348284637156 0.993582246368352 0.993812049825499 0.99403"
"7692799373 0.994259173120619 0.99447648865977 0.994689637327286 0.99489861707"
"3572 0.995103425889012 0.99530406180399 0.995500522888918 0.995692807254261 0"
".995880913050564 0.996064838468472 0.996244581738756 0.996420141132338 0.9965"
"91514960308 0.996758701573953 0.996921699364773 0.997080506764507 0.997235122"
"24515 0.997385544318972 0.997531771538542 0.997673802496742 0.997811635826792"
" 0.997945270202259 0.998074704337081 0.998199936985584 0.998320966942493 0.99"
"8437793042953 0.998550414162543 0.998658829217287 0.998763037163675 0.9988630"
"3699867 0.998958827759727 0.999050408524801 0.999137778412359 0.9992209365813"
"98 0.999299882231447 0.999374614602583 0.999445132975443 0.999511436671225 0."
"999573525051705 0.999631397519244 0.999685053516791 0.999734492527896 0.99977"
"9714076713 0.999820717728009 0.999857503087167 0.999890069800193 0.9999184175"
"5372 0.999942546075014 0.999962455131972 0.999978144533133 0.999989614127674 "
"0.999996863805414 0.999999893496818]"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "4"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  distributed_mem	  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM3"
		  Ports			  [1, 1]
		  Position		  [150, 204, 200, 256]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "1024"
		  initVector		  "[0.999998703172994 0.99999329284569"
"4 0.999983662567318 0.999969812430908 0.99995174257015 0.999929453159369 0.99"
"9902944413533 0.999872216588243 0.999837269979734 0.999798104924869 0.9997547"
"21801137 0.999707121026645 0.999655303060114 0.999599268400876 0.999539017588"
"86 0.999474551204593 0.999405869869187 0.999332974244333 0.999255865032293 0."
"999174542975888 0.999089008858492 0.998999263504017 0.99890530777691 0.998807"
"14258213 0.998704768865148 0.998598187611927 0.998487399848913 0.998372406643"
"018 0.998253209101611 0.998129808372496 0.998002205643907 0.997870402144482 0"
".997734399143256 0.997594197949636 0.997449799913391 0.997301206424632 0.9971"
"4841891379 0.996991438851602 0.996830267749091 0.996664907157544 0.9964953586"
"68494 0.996321623913698 0.996143704565114 0.995961602334884 0.995775318975306"
" 0.995584856278814 0.995390216077955 0.995191400245362 0.994988410693735 0.99"
"4781249375808 0.994569918284331 0.994354419452041 0.994134754951632 0.9939109"
"26895733 0.993682937436881 0.993450788767484 0.993214483119805 0.992974022765"
"922 0.992729410017703 0.992480647226776 0.992227736784498 0.991970681121922 0"
".991709482709766 0.991444144058384 0.991174667717725 0.990901056277309 0.9906"
"23312366187 0.990341438652908 0.990055437845487 0.989765312691363 0.989471065"
"977372 0.989172700529702 0.98887021921386 0.988563624934636 0.988252920636063"
" 0.987938109301376 0.987619193952979 0.987296177652399 0.986969063500253 0.98"
"66378546362 0.986302554238906 0.985963165525997 0.985619691754023 0.985272136"
"218411 0.984920502253422 0.98456479323211 0.984205012566277 0.983841163706425"
" 0.983473250141718 0.98310127539993 0.9827252430474 0.982345156688988 0.98196"
"1019968026 0.981572836566271 0.981180610203857 0.980784344639244 0.9803840436"
"69174 0.979979711128617 0.979571350890721 0.979158966866766 0.978742563006105"
" 0.978322143296121 0.97789771176217 0.977469272467528 0.977036829513341 0.976"
"600387038569 0.976159949219934 0.975715520271862 0.975267104446433 0.97481470"
"603332 0.974358329359739 0.973897978790388 0.973433658727389 0.97296537361023"
"6 0.972493127915735 0.972016926157941 0.971536772888105 0.971052672694612 0.9"
"70564630202924 0.970072650075512 0.969576737011806 0.969076895748125 0.968573"
"13105762 0.96806544775021 0.967553850672519 0.967038344707813 0.9665189347759"
"4 0.965995625833259 0.965468422872581 0.964937330923102 0.964402355050338 0.9"
"63863500356057 0.963320771978216 0.962774175090892 0.962223714904214 0.961669"
"396664297 0.961111225653173 0.960549207188721 0.9599833466246 0.9594136493501"
"77 0.958840120790461 0.958262766406025 0.957681591692943 0.957096602182714 0."
"95650780344219 0.955915201073506 0.955318800714006 0.954718608036168 0.954114"
"628747533 0.953506868590629 0.952895333342897 0.952280028816617 0.95166096085"
"883 0.951038135351263 0.950411558210255 0.949781235386675 0.949147172865852 0"
".94850937666749 0.947867852845593 0.947222607488389 0.946573646718244 0.94592"
"0976691592 0.945264603598845 0.944604533664322 0.94394077314616 0.94327332833"
"624 0.9426022055601 0.941927411176856 0.941248951579118 0.940566833192909 0.9"
"39881062477578 0.93919164592572 0.938498590063092 0.937801901448525 0.9371015"
"86673841 0.936397652363768 0.935690105175855 0.934978951800382 0.934264198960"
"279 0.933545853411033 0.932823921940605 0.932098411369339 0.931369328549878 0"
".93063668036707 0.929900473737883 0.929160715611313 0.928417412968295 0.92767"
"0572821616 0.926920202215816 0.926166308227106 0.925408897963271 0.9246479785"
"63581 0.923883557198696 0.923115641070577 0.922344237412387 0.921569353488406"
" 0.920790996593929 0.920009174055177 0.919223893229202 0.918435161503787 0.91"
"7642986297359 0.916847375058886 0.916048335267785 0.915245874433821 0.9144400"
"00097018 0.913630719827555 0.912818041225669 0.91200197192156 0.9111825195752"
"91 0.910359691876691 0.909533496545251 0.908703941330029 0.907871034009552 0."
"907034782391709 0.906195194313657 0.905352277641716 0.90450604027127 0.903656"
"490126664 0.902803635161105 0.901947483356553 0.901088042723628 0.90022532130"
"1497 0.899359327157778 0.898490068388434 0.897617553117667 0.896741789497816 "
"0.895862785709251 0.894980549960269 0.894095090486989 0.893206415553243 0.892"
"314533450473 0.891419452497624 0.890521181041038 0.889619727454344 0.88871510"
"0138354 0.887807307520952 0.88689635805699 0.885982260228176 0.88506502254296"
"6 0.884144653536456 0.883221161770274 0.882294555832466 0.88136484433739 0.88"
"0432035925603 0.879496139263754 0.878557163044469 0.87761511598624 0.87667000"
"683332 0.8757218443556 0.874770637348506 0.873816394632886 0.87285912505489 0"
".871898837485864 0.870935540822235 0.869969243985396 0.868999955921592 0.8680"
"27685601809 0.867052442021655 0.866074234201247 0.865093071185098 0.864108962"
"041999 0.863121915864903 0.862131941770811 0.861139048900656 0.86014324641918"
"4 0.85914454351484 0.858142949399648 0.857138473309097 0.85613112450202 0.855"
"12091226048 0.854107845889648 0.853091934717687 0.852073188095632 0.851051615"
"397273 0.850027226019034 0.849000029379853 0.847970034921065 0.84693725210628"
"1 0.845901690421264 0.844863359373815 0.843822268493649 0.842778427332271 0.8"
"41731845462862 0.840682532480151 0.839630498000296 0.838575751660763 0.837518"
"303120201 0.836458162058322 0.83539533817578 0.834329841194042 0.833261680855"
"27 0.832190866922198 0.831117409178005 0.830041317426194 0.828962601490466 0."
"827881271214597 0.826797336462315 0.825710807117171 0.824621693082418 0.82353"
"0004280886 0.822435750654852 0.821338942165922 0.820239588794898 0.8191377005"
"41655 0.818033287425018 0.81692635948263 0.815816926770829 0.81470499936452 0"
".813590587357049 0.812473700860075 0.811354350003442 0.810232544935054 0.8091"
"08295820746 0.807981612844153 0.806852506206587 0.805720986126907 0.804587062"
"841387 0.803450746603594 0.802312047684253 0.801170976371121 0.80002754296885"
"9 0.798881757798898 0.797733631199315 0.7965831735247 0.795430395146028 0.794"
"275306450525 0.793117917841544 0.79195823973843 0.790796282576391 0.789632056"
"806369 0.788465572894905 0.787296841324012 0.786125872591042 0.78495267720855"
"6 0.78377726570419 0.782599648620528 0.781419836514965 0.78023783995958 0.779"
"053669540999 0.777867335860267 0.776678849532716 0.77548822118783 0.774295461"
"469111 0.773100581033952 0.771903590553499 0.770704500712524 0.76950332220928"
"2 0.768300065755389 0.767094742075683 0.765887361908089 0.76467793600349 0.76"
"3466475125591 0.762252990050785 0.761037491568021 0.759819990478667 0.7586004"
"97596378 0.757379023746964 0.75615557976825 0.754930176509948 0.7537028248335"
"18 0.752473535612034 0.751242319730053 0.750009188083476 0.748774151579415 0."
"747537221136058 0.746298407682535 0.74505772215878 0.743815175515398 0.742570"
"778713533 0.741324542724723 0.740076478530776 0.738826597123627 0.73757490950"
"5205 0.736321426687298 0.735066159691416 0.733809119548654 0.732550317299561 "
"0.731289763993999 0.730027470691011 0.728763448458681 0.727497708374001 0.726"
"230261522734 0.724961118999279 0.723690291906532 0.722417791355752 0.72114362"
"8466425 0.719867814366126 0.718590360190384 0.717311277082543 0.7160305761936"
"32 0.714748268682219 0.713464365714283 0.712178878463073 0.710891818108972 0."
"709603195839361 0.708313022848484 0.707021310337306 0.705728069513383 0.70443"
"331159072 0.703137047789638 0.701839289336635 0.70054004746425 0.699239333410"
"926 0.697937158420873 0.696633533743933 0.69532847063544 0.694021980356087 0."
"692714074171786 0.691404763353533 0.690094059177269 0.688781972923748 0.68746"
"8515878394 0.686153699331169 0.684837534576435 0.683520032912816 0.6822012056"
"43062 0.680881064073912 0.679559619515959 0.678236883283511 0.676912866694456"
" 0.675587581070124 0.674261037735151 0.672933248017344 0.67160422324754 0.670"
"273974759477 0.668942513889649 0.667609851977174 0.66627600036366 0.664940970"
"393062 0.663604773411552 0.66226742076738 0.660928923810736 0.659589293893617"
" 0.658248542369691 0.656906680594157 0.655563719923612 0.654219671715917 0.65"
"2874547330054 0.651528358126 0.650181115464581 0.648832830707345 0.6474835152"
"1642 0.646133180354382 0.644781837484118 0.643429497968691 0.642076173171206 "
"0.640721874454671 0.639366613181864 0.6380104007152 0.636653248416593 0.63529"
"5167647319 0.633936169767889 0.632576266137904 0.631215468115928 0.6298537870"
"59351 0.628491234324253 0.62712782126527 0.625763559235464 0.62439845958618 0"
".62303253366692 0.621665792825206 0.620298248406446 0.618929911753797 0.61756"
"0794208039 0.616190907107434 0.614820261787595 0.613448869581354 0.6120767418"
"18628 0.610703889826283 0.609330324928007 0.607956058444169 0.606581101691695"
" 0.605205465983928 0.6038291626305 0.602452202937197 0.601074598205829 0.5996"
"96359734095 0.598317498815454 0.59693802673899 0.595557954789285 0.5941772942"
"46281 0.592796056385154 0.591414252476179 0.590031893784602 0.588648991570507"
" 0.587265557088684 0.585881601588503 0.584497136313777 0.583112172502637 0.58"
"1726721387398 0.580340794194432 0.578954402144035 0.5775675564503 0.576180268"
"320986 0.57479254895739 0.573404409554213 0.572015861299437 0.570626915374194"
" 0.569237582952635 0.567847875201805 0.56645780328151 0.565067378344193 0.563"
"676611534807 0.562285513990679 0.560894096841394 0.559502371208657 0.55811034"
"8206172 0.556718038939514 0.555325454505999 0.55393260599456 0.55253950448562"
"1 0.551146161050969 0.549752586753627 0.548358792647733 0.546964789778406 0.5"
"45570589181629 0.544176201884119 0.542781638903202 0.541386911246689 0.539992"
"029912751 0.538597005889797 0.537201850156344 0.535806573680899 0.53441118742"
"1831 0.53301570232725 0.531620129334882 0.530224479371947 0.528828763355035 0"
".527432992189984 0.526037176771756 0.524641327984317 0.523245456700515 0.5218"
"49573781956 0.520453690078883 0.519057816430057 0.517661963662633 0.516266142"
"59204 0.514870364021862 0.513474638743715 0.512078977537131 0.510683391169431"
" 0.509287890395613 0.50789248595823 0.506497188587268 0.50510200900003 0.5037"
"06957901018 0.502312045981812 0.500917283920956 0.499522682383833 0.498128252"
"022556 0.496734003475845 0.495339947368913 0.493946094313344 0.49255245490698"
"5 0.491159039733823 0.48976585936387 0.488372924353051 0.486980245243082 0.48"
"5587832561363 0.484195696820857 0.482803848519976 0.481412298142471 0.4800210"
"56157312 0.478630133018579 0.477239539165346 0.475849285021569 0.474459380995"
"973 0.473069837481936 0.471680664857385 0.470291873484674 0.468903473710479 0"
".467515475865684 0.466127890265272 0.46474072720821 0.463353996977342 0.46196"
"7709839278 0.460581876044285 0.459196505826173 0.457811609402192 0.4564271969"
"72919 0.455043278722148 0.453659864816787 0.452276965406745 0.450894590624825"
" 0.449512750586618 0.448131455390397 0.446750715117007 0.445370539829758 0.44"
"3990939574324 0.442611924378631 0.441233504252757 0.439855689188822 0.4384784"
"89160886 0.437101914124842 0.435725974018316 0.434350678760559 0.432976038252"
"345 0.431602062375866 0.430228760994633 0.42885614395337 0.427484221077912 0."
"426113002175106 0.424742497032705 0.423372715419271 0.422003667084071 0.42063"
"5361756977 0.419267809148368 0.417901018949028 0.416535000830047 0.4151697644"
"42722 0.413805319418457 0.412441675368667 0.411078841884678 0.409716828537629"
" 0.408355644878378 0.406995300437397 0.405635804724687 0.40427716722967 0.402"
"9193974211 0.401562504746967 0.4002064986344 0.398851388489569 0.397497183697"
"599 0.396143893622468 0.394791527606915 0.39344009497235 0.392089605018758 0."
"390740067024604 0.389391490246748 0.388043883920345 0.386697257258758 0.38535"
"1619453465 0.384006979673971 0.382663347067714 0.381320730759975 0.3799791398"
"53792 0.378638583429868 0.377299070546481 0.375960610239399 0.374623211521786"
" 0.373286883384123 0.371951634794111 0.370617474696591 0.369284412013455 0.36"
"7952455643558 0.366621614462634 0.365291897323213 0.363963313054529 0.3626358"
"70462444 0.361309578329355 0.359984445414119 0.35866048045196 0.3573376921543"
"95 0.356016089209146 0.354695680280057 0.353376474007016 0.352058479005872 0."
"35074170386835 0.349426157161978 0.348111847429999 0.346798783191296 0.345486"
"972940312 0.344176425146968 0.342867148256587 0.341559150689817 0.34025244084"
"2547 0.338947027085837 0.337642917765838 0.336340121203714 0.335038645695566 "
"0.333738499512358 0.332439690899842 0.331142228078481 0.329846119243374 0.328"
"551372564185 0.327257996185066 0.325965998224586 0.324675386775657 0.32338616"
"9905463 0.322098355655384 0.32081195204093 0.319526967051665 0.31824340865114"
"1 0.316961284776821 0.315680603340016 0.314401372225812 0.313123599293 0.3118"
"47292374012 0.310572459274845 0.309299107775003 0.30802724562742 0.3067568805"
"584 0.305488020267549 0.304220672427705 0.302954844684879 0.301690544658183 0"
".30042777993977 0.299166558094769 0.297906886661219 0.296648773150008 0.29539"
"2225044808 0.294137249802013 0.292883854850678 0.291632047592456 0.2903818354"
"01537 0.289133225624588 0.287886225580692 0.286640842561288 0.285397083830109"
" 0.28415495662313 0.282914468148503 0.281675625586498 0.280438436089452 0.279"
"202906781706 0.27796904475955 0.276736857091166 0.275506350816573 0.274277532"
"947571 0.273050410467687 0.271824990332118 0.270601279467678 0.26937928477274"
"5 0.268159013117209 0.266940471342415 0.265723666261114 0.264508604657411 0.2"
"63295293286711 0.262083738875671 0.260873948122149 0.25966592769515 0.2584596"
"84234784 0.257255224352207 0.256052554629582 0.254851681620025 0.253652611847"
"555 0.252455351807056 0.251259907964218 0.250066286755502 0.248874494588085 0"
".247684537839818 0.246496422859183 0.245310155965246 0.244125743447612 0.2429"
"43191566382 0.241762506552112 0.240583694605767 0.23940676189868 0.2382317145"
"72511 0.237058558739203 0.235887300480944 0.234717945850124 0.233550500869298"
" 0.232384971531143 0.23122136379842 0.230059683603937 0.228899936850509 0.227"
"742129410919 0.226586267127886 0.225432355814022 0.224280401251798 0.22313040"
"9193511 0.221982385361242 0.220836335446828 0.219692265111824 0.2185501799874"
"68 0.21741008567465 0.216271987743877 0.215135891735242 0.21400180315839 0.21"
"2869727492486 0.211739670186186 0.210611636657607 0.20948563229429 0.20836166"
"2453179 0.207239732460586 0.206119847612161 0.20500201317287 0.20388623437696"
" 0.202772516427936 0.201660864498532 0.200551283730682 0.199443779235501 0.19"
"8338356093252 0.197235019353323 0.196133774034205 0.195034625123464 0.1939375"
"77577719 0.192842636322618 0.191749806252816 0.190659092231953 0.189570499092"
"627 0.188484031636381 0.187399694633674 0.186317492823868 0.185237430915198 0"
".184159513584763 0.1830837454785 0.182010131211166 0.180938675366324 0.179869"
"382496319 0.178802257122265 0.177737303734028 0.176674526790206 0.17561393071"
"8119 0.174555519913787 0.17349929874192 0.172445271535901 0.171393442597772 0"
".170343816198223 0.169296396576573 0.168251187940764 0.167208194467345 0.1661"
"67420301461 0.165128869556843 0.164092546315793 0.163058454629179 0.162026598"
"516422 0.160996981965488 0.159969608932875 0.158944483343612 0.15792160909124"
"4 0.156900990037827 0.155882630013921 0.154866532818584 0.153852702219365 0.1"
"52841141952296 0.151831855721891 0.150824847201138 0.149820120031497 0.148817"
"677822892 0.147817524153713 0.146819662570808 0.145824096589484 0.14483082969"
"3502 0.143839865335079 0.142851206934883 0.141864857882035 0.140880821534106 "
"0.13989910121712 0.138919700225555 0.137942621822339 0.136967869238859 0.1359"
"95445674955 0.13502535429893 0.134057598247548 0.133092180626039 0.1321291045"
"08103 0.131168372935913 0.13020998892012 0.129253955439861 0.128300275442762 "
"0.127348951844941 0.126399987531023 0.125453385354137 0.124509148135933 0.123"
"567278666582 0.122627779704787 0.121690653977795 0.120755904181401 0.11982353"
"2979961 0.118893543006402 0.11796593686223 0.117040717117543 0.11611788631104"
"3 0.115197446950046 0.114279401510496 0.113363752436977 0.112450502142724 0.1"
"11539653009642 0.110631207388316 0.109725167598024 0.108821535926758 0.107920"
"314631233 0.107021505936907 0.106125112037995 0.105231135097487 0.10433957724"
"7164 0.103450440587617 0.102563727188265 0.101679439087371 0.100797578292063 "
"0.099918146778353 0.0990411464911573 0.0981665793443154 0.097294447220611 0.0"
"964247519717934 0.0955574954185989 0.0946926793507725 0.0938303055270902 0.09"
"29703756753818 0.0921128914925544 0.0912578546446153 0.0904052667666966 0.089"
"5551294630794 0.088707444307219 0.0878622128417696 0.0870194365786103 0.08617"
"91169988714 0.0853412555529611 0.0845058536605918 0.0836729127108079 0.082842"
"4340620139 0.0820144190420021 0.0811888689479815 0.0803657850466069 0.0795451"
"685740084 0.0787270207358209 0.077911342707215 0.0770981356329272 0.076287400"
"6272915 0.0754791387742704 0.0746733511274872 0.0738700387102585 0.0730692025"
"156264 0.0722708435063922 0.0714749626151495 0.070681560744319 0.069890638766"
"1819 0.0691021975229152 0.0683162378266269 0.0675327604593915 0.0667517661732"
"86 0.0659732556904261 0.0651972297030036 0.0644236888733228 0.063652633833838"
"5 0.0628840651871941 0.0621179835062597 0.061354389334171 0.0605932831843685 "
"0.0598346655406367 0.0590785368571449 0.0583248975584865 0.0575737480397204 0"
".0568250886664118 0.0560789197746741 0.0553352416712101 0.0545940546333548 0."
"0538553589091182 0.0531191547172278 0.0523854422471724 0.0516542216592455 0.0"
"509254930845902 0.050199256625243 0.0494755123541792 0.0487542603153581 0.048"
"0355005237687 0.0473192329654754 0.046605457597665 0.0458941743486936 0.04518"
"53831181328 0.0444790837768183 0.0437752761668974 0.0430739601018773 0.042375"
"1353666736 0.0416788017176597 0.040984958882716 0.0402936065612793 0.03960474"
"44243936 0.0389183721147598 0.0382344892467876 0.0375530954066452 0.036874190"
"1523122 0.036197773013631 0.0355238434923588 0.0348524010622205 0.03418344516"
"89617 0.0335169752304021 0.0328529906364887 0.0321914907493503 0.031532474903"
"3516 0.0308759424051483 0.0302218925337416 0.0295703245405339 0.0289212376493"
"848 0.0282746310566667 0.0276305039313216 0.0269888554149174 0.02634968462170"
"6 0.0257129906386796 0.025078772525629 0.0244470293152019 0.0238177600129612 "
"0.0231909635974436 0.0225666390202188 0.0219447852059494 0.0213254010524499 0"
".0207084854307474 0.0200940371851416 0.0194820551332661 0.0188725380661491 0."
"0182654847482746 0.0176608939176447 0.0170587642858412 0.016459094538088 0.01"
"58618833333139 0.0152671293042158 0.0146748310573215 0.0140849871730535 0.013"
"4975962057932 0.0129126566839451 0.0123301671100009 0.0117501259606047 0.0111"
"725316866181 0.0105973827131862 0.0100246774398021 0.00945441424037423 0.0088"
"8659146329223 0.00832120743149348 0.00775826044253028 0.00719774876863703 0.0"
"0663967065679806 0.00608402432881505 0.00553080798137546 0.00498001978612089 "
"0.00443165788971603 0.00388572041391731 0.00334220545564238 0.002801111087039"
"97 0.00226243535555928 0.0017261762840205 0.00119233187068504 0.0006609000893"
"26608 0.000131878889301747]"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "4"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  distributed_mem	  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM4"
		  Ports			  [1, 1]
		  Position		  [150, 269, 200, 321]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "1024"
		  initVector		  "[-0.000394733804378599 -0.000918940"
"09097766 -0.00144074209396071 -0.00196014196092343 -0.00247714186351929 -0.00"
"299174399738666 -0.0035039505820764 -0.00401376386097833 -0.00452118610124794"
" -0.00502621959373242 -0.00552886665289705 -0.00602912961675077 -0.0065270108"
"4677175 -0.00702251272783237 -0.00751563766812467 -0.00800638809908481 -0.008"
"49476647531741 -0.00898077527452013 -0.0094644169974074 -0.00994569416763431 "
"-0.0104246093317198 -0.0109011650589701 -0.011375363941402 -0.011847208593665"
" -0.0123167016529641 -0.0127838457789822 -0.013248643653802 -0.01371109798182"
"76 -0.0141712114897063 -0.01462898692625 -0.015084427062356 -0.01553753469092"
"77 -0.0159883126267958 -0.0164367637066384 -0.016882890788901 -0.017326696753"
"7165 -0.0177681845028252 -0.0182073569594939 -0.0186442170684354 -0.019078767"
"7957276 -0.0195110121287322 -0.0199409530760134 -0.020368593667256 -0.0207939"
"369531843 -0.0212169860054792 -0.0216377439166969 -0.0220562138001854 -0.0224"
"723987900028 -0.0228863020408342 -0.023297926727908 -0.0237072760469137 -0.02"
"41143532139177 -0.0245191614652799 -0.0249217040575696 -0.025321984267482 -0."
"0257200053917533 -0.0261157707470769 -0.0265092836700182 -0.0269005475169301 "
"-0.0272895656638681 -0.0276763415065047 -0.0280608784600444 -0.02844317995913"
"82 -0.0288232494577974 -0.029201090429308 -0.0295767063661448 -0.029950100779"
"8847 -0.0303212772011205 -0.0306902391793742 -0.0310569902830104 -0.031421534"
"099149 -0.0317838742335783 -0.0321440143106675 -0.0325019579732798 -0.0328577"
"088826839 -0.0332112707184669 -0.0335626471784461 -0.0339118419785808 -0.0342"
"588588528843 -0.0346037015533351 -0.0349463738497889 -0.0352868795298891 -0.0"
"356252223989786 -0.0359614062800104 -0.0362954350134587 -0.0366273124572291 -"
"0.0369570424865697 -0.0372846289939812 -0.0376100758891271 -0.037933387098743"
"9 -0.0382545665665512 -0.0385736182531612 -0.0388905461359889 -0.039205354209"
"1611 -0.0395180464834262 -0.0398286269860635 -0.0401370997607924 -0.040443468"
"867681 -0.0407477383830558 -0.04104991239941 -0.041349995025312 -0.0416479903"
"853147 -0.0419439026198631 -0.0422377358852034 -0.0425294943532907 -0.0428191"
"82211697 -0.0431068036635199 -0.0433923629272899 -0.0436758642368781 -0.04395"
"73118414042 -0.0442367100051441 -0.0445140630074369 -0.0447893751425929 -0.04"
"50626507198003 -0.0453338940630326 -0.0456031095109556 -0.0458703014168347 -0"
".0461354741484411 -0.0463986320879593 -0.0466597796318932 -0.0469189211909733"
" -0.0471760611900625 -0.0474312040680633 -0.0476843542778235 -0.0479355162860"
"429 -0.0481846945731794 -0.0484318936333548 -0.0486771179742614 -0.0489203721"
"170673 -0.0491616605963231 -0.0494009879598667 -0.0496383587687299 -0.0498737"
"775970439 -0.0501072490319443 -0.0503387776734775 -0.0505683681345058 -0.0507"
"960250406126 -0.051021753030008 -0.0512455567534343 -0.0514674408740707 -0.05"
"1687410067439 -0.0519054690213085 -0.052121622435601 -0.0523358750222962 -0.0"
"52548231505336 -0.0527586966205303 -0.0529672751154612 -0.0531739717493881 -0"
".0533787912931527 -0.0535817385290833 -0.0537828182509 -0.053982035263619 -0."
"0541793943834576 -0.0543749004377385 -0.0545685582647947 -0.0547603727138737 "
"-0.0549503486450423 -0.055138490929091 -0.0553248044474387 -0.055509294092036"
"6 -0.0556919647652731 -0.0558728213798782 -0.0560518688588276 -0.056229112135"
"2474 -0.056404556152318 -0.056578205863179 -0.0567500662308333 -0.05692014222"
"8051 -0.0570884388372744 -0.057254961050522 -0.0574197138692925 -0.0575827023"
"044697 -0.0577439313762261 -0.0579034061139279 -0.0580611315560386 -0.0582171"
"127500238 -0.0583713547522553 -0.0585238626279151 -0.0586746414509005 -0.0588"
"236963037274 -0.0589710322774357 -0.0591166544714924 -0.0592605679936971 -0.0"
"594027779600858 -0.0595432894948353 -0.0596821077301675 -0.0598192378062542 -"
"0.0599546848711213 -0.0600884540805531 -0.060220550597997 -0.0603509795944681"
" -0.0604797462484536 -0.0606068557458172 -0.0607323132797039 -0.0608561240504"
"448 -0.0609782932654615 -0.0610988261391706 -0.0612177278928892 -0.0613350037"
"547389 -0.0614506589595508 -0.0615646987487707 -0.0616771283703638 -0.0617879"
"530787196 -0.0618971781345566 -0.0620048088048281 -0.0621108503626267 -0.0622"
"153080870895 -0.0623181872633036 -0.062419493182211 -0.0625192311405142 -0.06"
"26174064405814 -0.0627140243903519 -0.0628090903032417 -0.062902609498049 -0."
"0629945872988597 -0.0630850290349534 -0.0631739400407089 -0.0632613256555099 "
"-0.063347191223651 -0.063431542094244 -0.0635143836211233 -0.0635957211627525"
" -0.0636755600821303 -0.0637539057466969 -0.0638307635282404 -0.0639061388028"
"028 -0.0639800369505872 -0.0640524633558637 -0.0641234234068764 -0.0641929224"
"957503 -0.0642609660183977 -0.0643275593744256 -0.0643927079670422 -0.0644564"
"172029648 -0.0645186924923261 -0.0645795392485822 -0.0646389628884196 -0.0646"
"969688316629 -0.0647535625011823 -0.0648087493228014 -0.0648625347252049 -0.0"
"649149241398467 -0.0649659230008577 -0.0650155367449538 -0.0650637708113447 -"
"0.0651106306416416 -0.0651561216797661 -0.0652002493718585 -0.065243019166186"
"7 -0.0652844365130548 -0.0653245068647121 -0.0653632356752622 -0.065400628400"
"5719 -0.0654366904981811 -0.0654714274272112 -0.0655048446482757 -0.065536947"
"6233891 -0.0655677418158769 -0.0655972326902858 -0.0656254257122931 -0.065652"
"3263486176 -0.0656779400669294 -0.0657022723357604 -0.0657253286244152 -0.065"
"7471144028813 -0.0657676351417404 -0.0657868963120793 -0.0658049033854008 -0."
"0658216618335352 -0.0658371771285515 -0.0658514547426694 -0.0658645001481705 "
"-0.0658763188173105 -0.0658869162222309 -0.0658962978348716 -0.06590446912688"
"29 -0.065911435569538 -0.0659172026336456 -0.0659217757894629 -0.065925160506"
"6083 -0.0659273622539746 -0.065928386499642 -0.0659282387107921 -0.0659269243"
"536209 -0.065924448893253 -0.0659208177936549 -0.0659160365175498 -0.06591011"
"05263315 -0.0659030452799785 -0.0658948462369693 -0.0658855188541966 -0.06587"
"50685868824 -0.0658635008884931 -0.0658508212106549 -0.065837035003069 -0.065"
"8221477134276 -0.0658061647873292 -0.0657890916681952 -0.0657709337971857 -0."
"0657516966131159 -0.0657313855523729 -0.0657100060488321 -0.0656875635337742 "
"-0.0656640634358025 -0.0656395111807602 -0.0656139121916474 -0.06558727188853"
"98 -0.0655595956885052 -0.0655308890055229 -0.0655011572504011 -0.06547040583"
"06958 -0.0654386401506292 -0.0654058656110087 -0.0653720876091461 -0.06533731"
"15387764 -0.065301542789978 -0.0652647867490917 -0.0652270487986408 -0.065188"
"3343172513 -0.0651486486795721 -0.0651079972561957 -0.0650663854135783 -0.065"
"0238185139616 -0.0649803019152932 -0.0649358409711484 -0.0648904410306514 -0."
"0648441074383974 -0.0647968455343745 -0.0647486606538858 -0.064699558127472 -"
"0.0646495432808338 -0.0645986214347551 -0.0645467979050258 -0.064494078002365"
"4 -0.0644404670323462 -0.0643859702953175 -0.064330593086329 -0.0642743406950"
"557 -0.0642172184057219 -0.0641592314970259 -0.0641003852420653 -0.0640406849"
"082615 -0.0639801357572857 -0.0639187430449842 -0.0638565120213041 -0.0637934"
"479302198 -0.063729556009659 -0.0636648414914292 -0.063599309601145 -0.063532"
"9655581543 -0.0634658145754665 -0.0633978618596792 -0.0633291126109066 -0.063"
"259572022707 -0.0631892452820115 -0.063118137569052 -0.0630462540572905 -0.06"
"29735999133477 -0.0629001802969323 -0.0628260003607705 -0.062751065250536 -0."
"0626753801047795 -0.0625989500548595 -0.0625217802248721 -0.0624438757315825 "
"-0.0623652416843557 -0.0622858831850875 -0.0622058053281364 -0.06212501320025"
"52 -0.0620435118805231 -0.0619613064402779 -0.0618784019430487 -0.06179480344"
"44888 -0.0617105159923082 -0.0616255446262078 -0.0615398943778126 -0.06145357"
"02706052 -0.0613665773198606 -0.0612789205325803 -0.061190604907427 -0.061101"
"6354346595 -0.0610120170960679 -0.0609217548649094 -0.0608308537058435 -0.060"
"7393185748684 -0.0606471544192575 -0.0605543661774954 -0.0604609587792151 -0."
"0603669371451353 -0.0602723061869973 -0.0601770708075031 -0.0600812359002533 "
"-0.059984806349685 -0.0598877870310108 -0.0597901828101572 -0.059691998543703"
"8 -0.0595932390788228 -0.0594939092532184 -0.0593940138950668 -0.059293557822"
"9566 -0.0591925458458287 -0.059090982762918 -0.0589888733636935 -0.0588862224"
"278003 -0.0587830347250009 -0.0586793150151172 -0.0585750680479729 -0.0584702"
"985633355 -0.0583650112908596 -0.0582592109500298 -0.0581529022501038 -0.0580"
"460898900565 -0.0579387785585236 -0.0578309729337462 -0.0577226776835148 -0.0"
"576138974651145 -0.0575046369252703 -0.0573949007000921 -0.0572846934150204 -"
"0.057174019684773 -0.0570628841132903 -0.0569512912936828 -0.0568392458081774"
" -0.0567267522280649 -0.0566138151136474 -0.0565004390141864 -0.0563866284678"
"502 -0.0562723880016631 -0.0561577221314537 -0.0560426353618038 -0.0559271321"
"859982 -0.0558112170859737 -0.0556948945322696 -0.0555781689839773 -0.0554610"
"448886917 -0.055343526682461 -0.0552256187897386 -0.0551073256233345 -0.05498"
"86515843666 -0.0548696010622131 -0.054750178434465 -0.0546303880668784 -0.054"
"5102343133277 -0.054389721515759 -0.0542688540041436 -0.0541476360964317 -0.0"
"540260720985072 -0.0539041663041415 -0.0537819229949492 -0.0536593464403424 -"
"0.053536440897487 -0.0534132106112576 -0.0532896598141945 -0.0531657927264597"
" -0.0530416135557933 -0.0529171264974713 -0.0527923357342624 -0.0526672454363"
"858 -0.0525418597614692 -0.0524161828545074 -0.0522902188478205 -0.0521639718"
"610128 -0.0520374460009327 -0.0519106453616317 -0.0517835740243243 -0.0516562"
"360573486 -0.0515286355161265 -0.0514007764431246 -0.0512726628678156 -0.0511"
"442988066394 -0.0510156882629654 -0.050886835227054 -0.0507577436760198 -0.05"
"06284175737938 -0.0504988608710867 -0.0503690775053522 -0.0502390714007509 -0"
".0501088464681144 -0.0499784066049093 -0.0498477556952025 -0.0497168976096255"
" -0.0495858362053404 -0.0494545753260052 -0.04932311880174 -0.049191470449092"
"9 -0.0490596340710074 -0.0489276134567884 -0.0487954123820704 -0.048663034608"
"7844 -0.0485304838851263 -0.048397763945525 -0.0482648785106109 -0.0481318312"
"871847 -0.0479986259681872 -0.0478652662326682 -0.0477317557457566 -0.0475980"
"981586308 -0.047464297108489 -0.0473303562185203 -0.0471962790978754 -0.04706"
"20693416387 -0.0469277305307999 -0.0467932662322258 -0.0466586799986336 -0.04"
"65239753685628 -0.0463891558663489 -0.0462542250020969 -0.0461191862716547 -0"
".0459840431565877 -0.0458487991241526 -0.0457134576272729 -0.0455780221045136"
" -0.0454424959800565 -0.0453068826636763 -0.0451711855507165 -0.0450354080220"
"658 -0.0448995534441347 -0.044763625168833 -0.0446276265335465 -0.04449156086"
"11154 -0.0443554314598119 -0.0442192416233188 -0.0440829946307079 -0.04394669"
"37464194 -0.0438103422202408 -0.0436739432872872 -0.0435375001679806 -0.04340"
"10160680305 -0.0432644941784149 -0.0431279376753606 -0.0429913497203251 -0.04"
"28547334599778 -0.0427180920261825 -0.0425814285359788 -0.0424447460915656 -0"
".0423080477802836 -0.0421713366745984 -0.0420346158320847 -0.0418978882954093"
" -0.0417611570923163 -0.0416244252356109 -0.0414876957231446 -0.0413509715378"
"005 -0.0412142556474787 -0.0410775510050819 -0.0409408605485023 -0.0408041872"
"006074 -0.0406675338692269 -0.0405309034471405 -0.0403942988120644 -0.0402577"
"228266401 -0.0401211783384216 -0.0399846681798646 -0.0398481951683148 -0.0397"
"117621059971 -0.0395753717800052 -0.0394390269622911 -0.0393027304096553 -0.0"
"391664848637369 -0.0390302930510049 -0.0388941576827486 -0.0387580814550692 -"
"0.0386220670488716 -0.038486117129856 -0.0383502343485107 -0.0382144213401043"
" -0.0380786807246788 -0.0379430151070431 -0.0378074270767659 -0.0376719192081"
"706 -0.0375364940603286 -0.0374011541770542 -0.0372659020868996 -0.0371307403"
"0315 -0.0369956713238188 -0.0368606976316438 -0.0367258216940829 -0.036591045"
"9633111 -0.0364563728762168 -0.0363218048543989 -0.0361873443041643 -0.036052"
"9936165258 -0.0359187551671996 -0.0357846313166041 -0.0356506244098582 -0.035"
"5167367767806 -0.0353829707318888 -0.0352493285743986 -0.0351158125882243 -0."
"0349824250419786 -0.0348491681889734 -0.0347160442672204 -0.0345830554994321 "
"-0.0344502040930237 -0.0343174922401145 -0.0341849221175299 -0.03405249588680"
"4 -0.0339202156941822 -0.0337880836706242 -0.033656101931807 -0.0335242725781"
"291 -0.0333925976947137 -0.0332610793514135 -0.0331297196028148 -0.0329985204"
"882424 -0.0328674840317651 -0.0327366122422003 -0.0326059071131207 -0.0324753"
"706228597 -0.0323450047345178 -0.0322148113959693 -0.0320847925398695 -0.0319"
"549500836613 -0.0318252859295834 -0.0316958019646776 -0.0315665000607975 -0.0"
"314373820746163 -0.0313084498476358 -0.0311797052061955 -0.031051149961482 -0"
".0309227859095382 -0.0307946148312737 -0.0306666384924746 -0.0305388586438141"
" -0.0304112770208636 -0.0302838953441033 -0.030156715318934 -0.03002973863568"
"83 -0.0299029669696431 -0.0297764019810314 -0.029650045315055 -0.029523898601"
"8974 -0.0293979634567369 -0.0292722414797597 -0.0291467342561741 -0.029021443"
"3562239 -0.0288963703352033 -0.0287715167334707 -0.0286468840764644 -0.028522"
"4738747167 -0.0283982876238703 -0.0282743268046932 -0.0281505928830951 -0.028"
"0270873101435 -0.0279038115220801 -0.0277807669403378 -0.0276579549715578 -0."
"0275353770076067 -0.0274130344255943 -0.0272909285878915 -0.0271690608421485 "
"-0.0270474325213133 -0.0269260449436502 -0.026804899412759 -0.026683997217594"
"3 -0.0265633396324852 -0.0264429279171545 -0.0263227633167396 -0.026202847061"
"8123 -0.0260831803683996 -0.0259637644380048 -0.0258446004576282 -0.025725689"
"5997891 -0.0256070330225471 -0.0254886318695241 -0.0253704872699268 -0.025252"
"6003385688 -0.0251349721758938 -0.0250176038679982 -0.0249004964866546 -0.024"
"7836510893354 -0.0246670687192365 -0.0245507504053011 -0.0244346971622446 -0."
"0243189099905787 -0.0242033898766363 -0.0240881377925969 -0.0239731546965115 "
"-0.0238584415323283 -0.0237439992299189 -0.0236298287051039 -0.02351593085967"
"96 -0.0234023065814444 -0.0232889567442256 -0.023175882207907 -0.023063083818"
"4554 -0.0229505624079488 -0.0228383187946042 -0.0227263537828054 -0.022614668"
"1631315 -0.0225032627123854 -0.0223921381936227 -0.0222812953561807 -0.022170"
"7349357076 -0.0220604576541921 -0.0219504642199933 -0.0218407553278704 -0.021"
"7313316590132 -0.0216221938810726 -0.0215133426481911 -0.0214047786010336 -0."
"0212965023668192 -0.0211885145593521 -0.0210808157790532 -0.0209734066129924 "
"-0.0208662876349202 -0.0207594594053004 -0.0206529224713424 -0.02054667736703"
"42 -0.0204407246131752 -0.0203350647174096 -0.0202296981742598 -0.02012462546"
"51598 -0.0200198470584896 -0.019915363409609 -0.0198111749608919 -0.019707282"
"141761 -0.0196036853687225 -0.0195003850454012 -0.0193973815625753 -0.0192946"
"752982123 -0.0191922666175046 -0.0190901558729049 -0.0189883434041626 -0.0188"
"8682953836 -0.0187856145899488 -0.0186846988607866 -0.0185840826401741 -0.018"
"483766204892 -0.018383749819238 -0.018284033735065 -0.0181846181918182 -0.018"
"0855034165732 -0.0179866896240741 -0.017888177016772 -0.0177899657848631 -0.0"
"176920561063277 -0.0175944481469691 -0.0174971420604524 -0.0174001379883443 -"
"0.0173034360601521 -0.0172070363933634 -0.0171109390934864 -0.017015144254089"
"5 -0.0169196519568418 -0.0168244622715533 -0.0167295752562158 -0.016634990957"
"0435 -0.016540709408514 -0.0164467306334096 -0.0163530546428584 -0.0162596814"
"363764 -0.0161666110019083 -0.0160738433158702 -0.0159813783431914 -0.0158892"
"160373566 -0.0157973563404482 -0.0157057991831893 -0.0156145444849861 -0.0155"
"23592153971 -0.0154329420870456 -0.0153425941699241 -0.015252548277177 -0.015"
"162804272274 -0.0150733620076286 -0.0149842213246416 -0.0148953820537452 -0.0"
"148068440144476 -0.0147186070153771 -0.0146306708543269 -0.0145430353182998 -"
"0.0144557001835533 -0.0143686652156443 -0.0142819301694747 -0.014195494789336"
"7 -0.0141093588089583 -0.0140235219515489 -0.0139379839298453 -0.013852744446"
"1579 -0.0137678031924164 -0.0136831598502163 -0.0135988140908657 -0.013514765"
"5754312 -0.0134310139547852 -0.0133475588696526 -0.0132643999506579 -0.013181"
"5368183721 -0.0130989690833605 -0.0130166963462295 -0.0129347181976748 -0.012"
"8530342185289 -0.0127716439798086 -0.0126905470427637 -0.0126097429589246 -0."
"0125292312701504 -0.012449011508678 -0.0123690831971701 -0.0122894458487637 -"
"0.0122100989671193 -0.0121310420464697 -0.0120522745716688 -0.011973796018240"
"8 -0.0118956058524296 -0.0118177035312484 -0.0117400885025286 -0.011662760204"
"9698 -0.0115857180681898 -0.0115089615127739 -0.0114324899503252 -0.011356302"
"7835147 -0.0112803994061316 -0.0112047792031331 -0.0111294415506955 -0.011054"
"3858162642 -0.0109796113586049 -0.0109051175278536 -0.0108309036655681 -0.010"
"7569691047787 -0.0106833131700392 -0.0106099351774782 -0.0105368344348504 -0."
"0104640102415876 -0.0103914618888508 -0.0103191886595811 -0.0102471898285516 "
"-0.0101754646624195 -0.0101040124197772 -0.0100328323512051 -0.00996192369932"
"282 -0.00989128569884179 -0.00982091757661736 -0.00975081855170103 -0.0096809"
"878353928 -0.00961142463129372 -0.00954212813535838 -0.00947309753594751 -0.0"
"094043320138807 -0.00933583074248925 -0.00926759288766887 -0.0091996176079327"
"9 -0.00913190405446468 -0.00906445137117175 -0.00899725869473795 -0.008930325"
"15467712 -0.00886364987338639 -0.00879723196619953 -0.00873107054144032 -0.00"
"866516470047615 -0.00859951353777159 -0.00853411614094193 -0.0084689715908070"
"3 -0.00840407896144495 -0.0083394373202459 -0.00827504572796604 -0.0082109032"
"3878145 -0.00814700890034214 -0.00808336175382614 -0.00801996083399352 -0.007"
"95680516924066 -0.00789389378165443 -0.00783122568706643 -0.00776879989510738"
" -0.0077066154092614 -0.00764467122692052 -0.0075829663394391 -0.007521499732"
"18829 -0.00746027038461067 -0.00739927727027481 -0.00733851935692986 -0.00727"
"799560656031 -0.00721770497544062 -0.00715764641419001 -0.00709781886782728 -"
"0.00703822127582556 -0.00697885257216724 -0.00691971168539881 -0.006860797538"
"68577 -0.00680210904986765 -0.00674364513151294 -0.00668540469097405 -0.00662"
"738663044244 -0.00656958984700364 -0.00651201323269229 -0.00645465567454732 -"
"0.00639751605466698 -0.00634059325026411 -0.00628388613372121 -0.006227393572"
"64562 -0.0061711144299248 -0.00611504756378148 -0.00605919182782889 -0.006003"
"54607112605 -0.00594810913823297 -0.00589287986926593 -0.0058378570999528 -0."
"00578303966168821 -0.00572842638158898 -0.00567401608254932 -0.00561980758329"
"612 -0.00556579969844432 -0.00551199123855217 -0.0054583810101765 -0.00540496"
"78159281 -0.005351750454527 -0.00529872772085768 -0.0052458984060245 -0.00519"
"326129740687 -0.00514081517871463 -0.00508855883004326 -0.00503649102792916 -"
"0.0049846105454049 -0.0049329161520545 -0.00488140661406859 -0.00483008069429"
"971 -0.00477893715231747 -0.00472797474446368 -0.00467719222390766 -0.0046265"
"8834070122 -0.00457616184183393 -0.00452591147128817 -0.00447583597009417 -0."
"00442593407638517 -0.00437620452545241 -0.00432664604980011 -0.00427725737920"
"05 -0.00422803724074878 -0.00417898435891803 -0.00413009745561409 -0.00408137"
"525023045 -0.00403281645970312 -0.00398441979856534 -0.00393618397900241 -0.0"
"0388810771090639 -0.00384018970193084 -0.00379242865754536 -0.003744823281090"
"33 -0.0036973722738314 -0.00365007433501402 -0.00360292816191799 -0.003555932"
"44991179 -0.00350908589250708 -0.003462387181413 -0.00341583500659045 -0.0033"
"6942805630638 -0.00332316501718797 -0.00327704457427677 -0.00323106541108281 "
"-0.00318522620963866 -0.00313952565055334 -0.00309396241306636 -0.00304853517"
"510149 -0.00300324261332066 -0.00295808340317766 -0.00291305621897185 -0.0028"
"6815973390181 -0.0028233926201189 -0.00277875354878073 -0.00273424119010466 -"
"0.00268985421342118 -0.00264559128722711 -0.00260145107923901 -0.002557432256"
"44617 -0.00251353348516385 -0.00246975343108627 -0.00242609075933947 -0.00238"
"254413453434 -0.00233911222081936 -0.00229579368193325 -0.00225258718125776 -"
"0.00220949138187017 -0.00216650494659576 -0.0021236265380603 -0.0020808548187"
"423 -0.00203818845102533 -0.00199562609725013 -0.00195316641976672 -0.0019108"
"0808098639 -0.00186854974343362 -0.00182639006979784 -0.00178432772298525 -0."
"00174236136617041 -0.00170048966284776 -0.00165871127688315 -0.00161702487256"
"512 -0.00157542911465626 -0.00153392266844431 -0.00149250419979324 -0.0014511"
"7237519428 -0.00140992586181677 -0.00136876332755891 -0.00132768344109849 -0."
"00128668487194347 -0.00124576629048237 -0.00120492636803478 -0.00116416377690"
"147 -0.00112347719041469 -0.00108286528298816 -0.00104232673016699 -0.0010018"
"6020867757 -0.000961464396477275 -0.00092113797280406 -0.000880879618226011 -"
"0.000840688014690708 -0.000800561845574472 -0.000760499795731609 -0.000720500"
"551543357 -0.000680562800966906 -0.000640685233584164 -0.000600866540650426 -"
"0.000561105415143012 -0.000521400551809682 -0.000481750647216936 -0.000442154"
"39979829 -0.000402610509902326 -0.000363117679840615 -0.000323674613935631 -0"
".000284280018568372 -0.000244932602226014 -0.00020563107554933 -0.00016637415"
"1379977 -0.000127160544807759 -8.79889732176487e-005 -4.88581563366858e-005 -"
"9.76681628083641e-006]"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "4"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  distributed_mem	  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [1, 1]
		  Position		  [385, 325, 430, 375]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  en			  off
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [220, 84, 260, 116]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [220, 149, 260, 181]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret3"
		  Ports			  [1, 1]
		  Position		  [220, 214, 260, 246]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret4"
		  Ports			  [1, 1]
		  Position		  [220, 279, 260, 311]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [360, 28, 390, 42]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [130, 28, 160, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coeff"
		  Position		  [450, 343, 480, 357]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Register"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  DstBlock		  "coeff"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM4"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "ROM1"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ROM2"
		  SrcPort		  1
		  DstBlock		  "Reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ROM3"
		  SrcPort		  1
		  DstBlock		  "Reinterpret3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret3"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "ROM4"
		  SrcPort		  1
		  DstBlock		  "Reinterpret4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret4"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  4
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay"
	      Ports		      [1, 1]
	      Position		      [350, 74, 390, 116]
	      LinkData {
		BlockName		"Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      SourceBlock	      "casper_library/Delays/sync_delay"
	      SourceType	      "sync_delay"
	      ShowPortLabels	      on
	      DelayLen		      "2^(PFBSize-n_inputs)"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [415, 28, 445, 42]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [415, 88, 445, 102]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "coeff_out"
	      Position		      [300, 253, 330, 267]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "taps_out"
	      Position		      [505, 193, 535, 207]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      Points		      [10, 0; 0, 35]
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "taps_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Mult"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "coeff_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_coeff_gen"
	      SrcPort		      1
	      Points		      [0, -50; 125, 0]
	      Branch {
		DstBlock		"delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, 115]
		DstBlock		"Reinterpret2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "pfb_coeff_gen"
	      SrcPort		      2
	      Points		      [145, 0; 0, -5]
	      DstBlock		      "sync_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_coeff_gen"
	      SrcPort		      3
	      Points		      [90, 0; 0, 95]
	      Branch {
		Points			[0, 0]
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 50]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [-20, 0]
	      DstBlock		      "pfb_coeff_gen"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [-20, 0]
	      DstBlock		      "pfb_coeff_gen"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pol1_in4_last_tap"
	  Ports			  [4, 2]
	  Position		  [600, 202, 700, 233]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "taps=4"
	  AncestorBlock		  "casper_library/PFBs/last_tap_real"
	  UserDataPersistent	  on
	  UserData		  "DataTag88"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "last_tap_real"
	  MaskPromptString	  "Total Number of Taps:|Input Bitwidth:|Outpu"
"t Bitwidth:|Coeff Bitwidth:|Add Latency|Mult Latency|Quantization Behavior"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup(Truncat"
"e|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values))"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,"
	  MaskVariables		  "TotalTaps=@1;BitWidthIn=@2;BitWidthOut=@3;C"
"oeffBitWidth=@4;add_latency=@5;mult_latency=@6;quantization=&7;"
	  MaskInitialization	  "last_tap_real_init(gcb,...\n    'TotalTaps'"
", TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'BitWidthOut', BitWidt"
"hOut,...\n    'CoeffBitWidth', CoeffBitWidth,...\n    'add_latency', add_late"
"ncy,...\n    'mult_latency', mult_latency,...\n    'quantization', quantizati"
"on);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|8|18|8|4|6|Truncate"
	  MaskTabNameString	  ",,,,,,"
	  System {
	    Name		    "pol1_in4_last_tap"
	    Location		    [517, 336, 1195, 850]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [30, 133, 60, 147]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [275, 243, 305, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "coeff"
	      Position		      [50, 188, 80, 202]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "taps"
	      Position		      [250, 188, 280, 202]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [310, 155, 360, 210]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [320, 227, 365, 273]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "mult_latency"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [175, 142, 225, 193]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [100, 179, 140, 211]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "CoeffBitWidth - 1"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [100, 124, 140, 156]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "BitWidthIn - 1"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [245, 154, 285, 186]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pfb_real_add_tree"
	      Ports		      [2, 2]
	      Position		      [390, 174, 485, 216]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=4, add_latency=4"
	      UserDataPersistent      on
	      UserData		      "DataTag89"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "pfb_real_add_tree"
	      MaskPromptString	      "Total Number of Taps:|Input Bitwidth:|O"
"utput Bitwidth:|Coeff Bitwidth:|Add Latency|Quantization Behavior"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "TotalTaps=@1;BitWidthIn=@2;BitWidthOut="
"@3;CoeffBitWidth=@4;add_latency=@5;quantization=&6;"
	      MaskInitialization      "pfb_real_add_tree_init(gcb, ...\n    'T"
"otalTaps', TotalTaps, ...\n    'BitWidthIn', BitWidthIn, ...\n    'BitWidthOu"
"t', BitWidthOut, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'add_laten"
"cy', add_latency, ...\n    'quantization', quantization);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|8|18|8|4|Truncate"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"pfb_real_add_tree"
		Location		[594, 266, 1132, 846]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [15, 123, 45, 137]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 28, 45, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint0"
		  Ports			  [1, 1]
		  Position		  [130, 114, 160, 126]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth + BitWidthIn - 2"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint1"
		  Ports			  [1, 1]
		  Position		  [130, 164, 160, 176]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth + BitWidthIn - 2"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint2"
		  Ports			  [1, 1]
		  Position		  [130, 214, 160, 226]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth + BitWidthIn - 2"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint3"
		  Ports			  [1, 1]
		  Position		  [130, 264, 160, 276]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth + BitWidthIn - 2"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice0"
		  Ports			  [1, 1]
		  Position		  [70, 114, 115, 126]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "CoeffBitWidth + BitWidthIn"
		  bit1			  "-0*(CoeffBitWidth + BitWidthIn)"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [70, 164, 115, 176]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "CoeffBitWidth + BitWidthIn"
		  bit1			  "-1*(CoeffBitWidth + BitWidthIn)"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  Ports			  [1, 1]
		  Position		  [70, 214, 115, 226]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "CoeffBitWidth + BitWidthIn"
		  bit1			  "-2*(CoeffBitWidth + BitWidthIn)"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3"
		  Ports			  [1, 1]
		  Position		  [70, 264, 115, 276]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "CoeffBitWidth + BitWidthIn"
		  bit1			  "-3*(CoeffBitWidth + BitWidthIn)"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree1"
		  Ports			  [5, 2]
		  Position		  [200, 115, 350, 315]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "latency 8"
		  AncestorBlock		  "casper_library/Misc/adder_tree"
		  UserDataPersistent	  on
		  UserData		  "DataTag90"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "adder_tree"
		  MaskDescription	  "Sums all inputs using a tree of add"
"s and delays."
		  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''),"
" ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		  MaskPromptString	  "Number of Inputs|Add Latency"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_inputs=@1;latency=@2;"
		  MaskInitialization	  "adder_tree_init(gcb, ...\n    'n_in"
"puts', n_inputs, ...\n    'latency', latency);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|4"
		  MaskTabNameString	  ","
		  System {
		    Name		    "adder_tree1"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [30, 142, 60, 158]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din4"
		    Position		    [30, 182, 60, 198]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "4"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr2"
		    Ports		    [2, 1]
		    Position		    [130, 120, 170, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "4"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr3"
		    Ports		    [2, 1]
		    Position		    [230, 40, 270, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "4"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "8"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [330, 17, 360, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [330, 42, 360, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din4"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr2"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr3"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert1"
		  Ports			  [1, 1]
		  Position		  [500, 213, 530, 227]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidthOut"
		  bin_pt		  "BitWidthOut-1"
		  quantization		  "Truncate"
		  overflow		  "Saturate"
		  latency		  "add_latency"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay1"
		  Ports			  [1, 1]
		  Position		  [400, 150, 430, 180]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "4"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "scale1"
		  Ports			  [1, 1]
		  Position		  [400, 213, 430, 227]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "-3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [600, 202, 630, 218]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [600, 28, 630, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "adder_tree1"
		  SrcPort		  2
		  DstBlock		  "scale1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "scale1"
		  SrcPort		  1
		  DstBlock		  "convert1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree1"
		  SrcPort		  1
		  DstBlock		  "delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay1"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Slice0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice0"
		  SrcPort		  1
		  DstBlock		  "Reint0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint0"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "Reint1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint1"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  DstBlock		  "Reint2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint2"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Slice3"
		  SrcPort		  1
		  DstBlock		  "Reint3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint3"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  5
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [505, 168, 535, 182]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [510, 198, 540, 212]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "pfb_real_add_tree"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      Points		      [0, 15]
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Reinterpret2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "Mult"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "coeff"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "pfb_real_add_tree"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "taps"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_real_add_tree"
	      SrcPort		      2
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "pfb_real_add_tree"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "pol1_in4_tap2"
	  Ports			  [4, 4]
	  Position		  [300, 202, 400, 233]
	  BackgroundColor	  "gray"
	  LinkData {
	    BlockName		    "delay/delay_bram/Constant2"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant1"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant2"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant3"
	    DialogParameters {
	      equ		      "P=C"
	    }
	  }
	  SourceBlock		  "casper_library/PFBs/tap_real"
	  SourceType		  "pfb_tap_real"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "pol1_in4_tap3"
	  Ports			  [4, 4]
	  Position		  [450, 202, 550, 233]
	  BackgroundColor	  "gray"
	  LinkData {
	    BlockName		    "delay/delay_bram/Constant2"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant1"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant2"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "sync_delay/Constant3"
	    DialogParameters {
	      equ		      "P=C"
	    }
	  }
	  SourceBlock		  "casper_library/PFBs/tap_real"
	  SourceType		  "pfb_tap_real"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [750, 52, 780, 68]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "pol1_out1"
	  Position		  [750, 102, 780, 118]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "pol1_out2"
	  Position		  [750, 152, 780, 168]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "pol1_out3"
	  Position		  [750, 202, 780, 218]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "pol1_out4"
	  Position		  [750, 252, 780, 268]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "pol1_in1"
	  SrcPort		  1
	  DstBlock		  "pol1_in1_first_tap"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "pol1_in1_first_tap"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "pol1_in2_first_tap"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "pol1_in3_first_tap"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "pol1_in4_first_tap"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "pol1_in1_first_tap"
	  SrcPort		  1
	  DstBlock		  "pol1_in1_tap2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol1_in1_first_tap"
	  SrcPort		  2
	  DstBlock		  "pol1_in1_tap2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "pol1_in1_first_tap"
	  SrcPort		  3
	  DstBlock		  "pol1_in1_tap2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "pol1_in1_first_tap"
	  SrcPort		  4
	  DstBlock		  "pol1_in1_tap2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "pol1_in1_tap2"
	  SrcPort		  1
	  DstBlock		  "pol1_in1_tap3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol1_in1_tap2"
	  SrcPort		  2
	  DstBlock		  "pol1_in1_tap3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "pol1_in1_tap2"
	  SrcPort		  3
	  DstBlock		  "pol1_in1_tap3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "pol1_in1_tap2"
	  SrcPort		  4
	  DstBlock		  "pol1_in1_tap3"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "pol1_in1_tap3"
	  SrcPort		  1
	  DstBlock		  "pol1_in1_last_tap"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol1_in1_tap3"
	  SrcPort		  2
	  DstBlock		  "pol1_in1_last_tap"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "pol1_in1_tap3"
	  SrcPort		  3
	  DstBlock		  "pol1_in1_last_tap"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "pol1_in1_tap3"
	  SrcPort		  4
	  DstBlock		  "pol1_in1_last_tap"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "pol1_in1_last_tap"
	  SrcPort		  1
	  DstBlock		  "pol1_out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol1_in1_last_tap"
	  SrcPort		  2
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol1_in2"
	  SrcPort		  1
	  DstBlock		  "pol1_in2_first_tap"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol1_in2_first_tap"
	  SrcPort		  1
	  DstBlock		  "pol1_in2_tap2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol1_in2_first_tap"
	  SrcPort		  2
	  DstBlock		  "pol1_in2_tap2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "pol1_in2_first_tap"
	  SrcPort		  3
	  DstBlock		  "pol1_in2_tap2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "pol1_in2_first_tap"
	  SrcPort		  4
	  DstBlock		  "pol1_in2_tap2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "pol1_in2_tap2"
	  SrcPort		  1
	  DstBlock		  "pol1_in2_tap3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol1_in2_tap2"
	  SrcPort		  2
	  DstBlock		  "pol1_in2_tap3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "pol1_in2_tap2"
	  SrcPort		  3
	  DstBlock		  "pol1_in2_tap3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "pol1_in2_tap2"
	  SrcPort		  4
	  DstBlock		  "pol1_in2_tap3"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "pol1_in2_tap3"
	  SrcPort		  1
	  DstBlock		  "pol1_in2_last_tap"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol1_in2_tap3"
	  SrcPort		  2
	  DstBlock		  "pol1_in2_last_tap"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "pol1_in2_tap3"
	  SrcPort		  3
	  DstBlock		  "pol1_in2_last_tap"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "pol1_in2_tap3"
	  SrcPort		  4
	  DstBlock		  "pol1_in2_last_tap"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "pol1_in2_last_tap"
	  SrcPort		  1
	  DstBlock		  "pol1_out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol1_in3"
	  SrcPort		  1
	  DstBlock		  "pol1_in3_first_tap"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol1_in3_first_tap"
	  SrcPort		  1
	  DstBlock		  "pol1_in3_tap2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol1_in3_first_tap"
	  SrcPort		  2
	  DstBlock		  "pol1_in3_tap2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "pol1_in3_first_tap"
	  SrcPort		  3
	  DstBlock		  "pol1_in3_tap2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "pol1_in3_first_tap"
	  SrcPort		  4
	  DstBlock		  "pol1_in3_tap2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "pol1_in3_tap2"
	  SrcPort		  1
	  DstBlock		  "pol1_in3_tap3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol1_in3_tap2"
	  SrcPort		  2
	  DstBlock		  "pol1_in3_tap3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "pol1_in3_tap2"
	  SrcPort		  3
	  DstBlock		  "pol1_in3_tap3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "pol1_in3_tap2"
	  SrcPort		  4
	  DstBlock		  "pol1_in3_tap3"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "pol1_in3_tap3"
	  SrcPort		  1
	  DstBlock		  "pol1_in3_last_tap"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol1_in3_tap3"
	  SrcPort		  2
	  DstBlock		  "pol1_in3_last_tap"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "pol1_in3_tap3"
	  SrcPort		  3
	  DstBlock		  "pol1_in3_last_tap"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "pol1_in3_tap3"
	  SrcPort		  4
	  DstBlock		  "pol1_in3_last_tap"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "pol1_in3_last_tap"
	  SrcPort		  1
	  DstBlock		  "pol1_out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol1_in4"
	  SrcPort		  1
	  DstBlock		  "pol1_in4_first_tap"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol1_in4_first_tap"
	  SrcPort		  1
	  DstBlock		  "pol1_in4_tap2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol1_in4_first_tap"
	  SrcPort		  2
	  DstBlock		  "pol1_in4_tap2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "pol1_in4_first_tap"
	  SrcPort		  3
	  DstBlock		  "pol1_in4_tap2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "pol1_in4_first_tap"
	  SrcPort		  4
	  DstBlock		  "pol1_in4_tap2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "pol1_in4_tap2"
	  SrcPort		  1
	  DstBlock		  "pol1_in4_tap3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol1_in4_tap2"
	  SrcPort		  2
	  DstBlock		  "pol1_in4_tap3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "pol1_in4_tap2"
	  SrcPort		  3
	  DstBlock		  "pol1_in4_tap3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "pol1_in4_tap2"
	  SrcPort		  4
	  DstBlock		  "pol1_in4_tap3"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "pol1_in4_tap3"
	  SrcPort		  1
	  DstBlock		  "pol1_in4_last_tap"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pol1_in4_tap3"
	  SrcPort		  2
	  DstBlock		  "pol1_in4_last_tap"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "pol1_in4_tap3"
	  SrcPort		  3
	  DstBlock		  "pol1_in4_last_tap"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "pol1_in4_tap3"
	  SrcPort		  4
	  DstBlock		  "pol1_in4_last_tap"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "pol1_in4_last_tap"
	  SrcPort		  1
	  DstBlock		  "pol1_out4"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "posedge"
      Tag		      "Rising Edge Detector"
      Ports		      [1, 1]
      Position		      [2700, 46, 2735, 64]
      SourceBlock	      "casper_library/Misc/posedge"
      SourceType	      "posedge"
      ShowPortLabels	      on
    }
    Block {
      BlockType		      Reference
      Name		      "posedge1"
      Tag		      "Rising Edge Detector"
      Ports		      [1, 1]
      Position		      [665, 891, 700, 909]
      SourceBlock	      "casper_library/Misc/posedge"
      SourceType	      "posedge"
      ShowPortLabels	      on
    }
    Block {
      BlockType		      SubSystem
      Name		      "power1"
      Ports		      [1, 1]
      Position		      [1625, 541, 1670, 559]
      AncestorBlock	      "casper_library/Misc/power"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskHelp		      "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc\\ht"
"ml\\sp_power\\sp_power.html''])')"
      MaskPromptString	      "Bit Width"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "BitWidth=@1;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "18"
      System {
	Name			"power1"
	Location		[194, 263, 652, 470]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "c"
	  Position		  [25, 93, 55, 107]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri"
	  Ports			  [1, 2]
	  Position		  [85, 79, 125, 121]
	  AttributesFormatString  "18_17 r/i"
	  UserDataPersistent	  on
	  UserData		  "DataTag91"
	  SourceBlock		  "casper_library/Misc/c_to_ri"
	  SourceType		  "c_to_ri"
	  ShowPortLabels	  on
	  n_bits		  "BitWidth"
	  bin_pt		  "BitWidth-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "imag_square"
	  Ports			  [2, 1]
	  Position		  [170, 122, 220, 173]
	  SourceBlock		  "xbsIndex_r3/Mult"
	  SourceType		  "Xilinx Multiplier"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "24"
	  bin_pt		  "23"
	  quantization		  "Truncate"
	  overflow		  "Saturate"
	  latency		  "4"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  on
	  mult_type		  "Parallel"
	  oversample		  "2"
	  use_embedded		  on
	  pipeline		  on
	  use_rpm		  on
	  placement_style	  "Rectangular Shape"
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "power_adder"
	  Ports			  [2, 1]
	  Position		  [255, 77, 305, 128]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Addition"
	  precision		  "User Defined"
	  arith_type		  "Unsigned"
	  n_bits		  "37"
	  bin_pt		  "34"
	  quantization		  "Truncate"
	  overflow		  "Saturate"
	  latency		  "2"
	  explicit_period	  off
	  period		  "1"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  dbl_ovrd		  off
	  show_param		  on
	  use_core		  on
	  pipeline		  on
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "real_square"
	  Ports			  [2, 1]
	  Position		  [170, 27, 220, 78]
	  SourceBlock		  "xbsIndex_r3/Mult"
	  SourceType		  "Xilinx Multiplier"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "24"
	  bin_pt		  "23"
	  quantization		  "Truncate"
	  overflow		  "Saturate"
	  latency		  "4"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  on
	  mult_type		  "Parallel"
	  oversample		  "2"
	  use_embedded		  on
	  pipeline		  on
	  use_rpm		  on
	  placement_style	  "Rectangular Shape"
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "power"
	  Position		  [335, 98, 365, 112]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "power_adder"
	  SrcPort		  1
	  DstBlock		  "power"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "imag_square"
	  SrcPort		  1
	  Points		  [5, 0; 0, -35]
	  DstBlock		  "power_adder"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "real_square"
	  SrcPort		  1
	  Points		  [5, 0; 0, 35]
	  DstBlock		  "power_adder"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c"
	  SrcPort		  1
	  DstBlock		  "c_to_ri"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  1
	  Points		  [10, 0; 0, -25]
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "real_square"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "real_square"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  2
	  Points		  [10, 0; 0, 25]
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "imag_square"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "imag_square"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "power1_2"
      Ports		      [2, 1]
      Position		      [2115, 672, 2165, 723]
      SourceBlock	      "xbsIndex_r3/Mult"
      SourceType	      "Xilinx Multiplier"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "64"
      bin_pt		      "62"
      quantization	      "Truncate"
      overflow		      "Saturate"
      latency		      "4"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      on
      mult_type		      "Parallel"
      oversample	      "1"
      use_embedded	      off
      pipeline		      on
      use_rpm		      on
      placement_style	      "Rectangular Shape"
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "power2"
      Ports		      [1, 1]
      Position		      [1625, 616, 1670, 634]
      AncestorBlock	      "casper_library/Misc/power"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskHelp		      "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc\\ht"
"ml\\sp_power\\sp_power.html''])')"
      MaskPromptString	      "Bit Width"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "BitWidth=@1;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "18"
      System {
	Name			"power2"
	Location		[221, 303, 679, 510]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "c"
	  Position		  [25, 93, 55, 107]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri"
	  Ports			  [1, 2]
	  Position		  [85, 79, 125, 121]
	  AttributesFormatString  "18_17 r/i"
	  UserDataPersistent	  on
	  UserData		  "DataTag92"
	  SourceBlock		  "casper_library/Misc/c_to_ri"
	  SourceType		  "c_to_ri"
	  ShowPortLabels	  on
	  n_bits		  "BitWidth"
	  bin_pt		  "BitWidth-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "imag_square"
	  Ports			  [2, 1]
	  Position		  [170, 122, 220, 173]
	  SourceBlock		  "xbsIndex_r3/Mult"
	  SourceType		  "Xilinx Multiplier"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "24"
	  bin_pt		  "23"
	  quantization		  "Truncate"
	  overflow		  "Saturate"
	  latency		  "4"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  on
	  mult_type		  "Parallel"
	  oversample		  "2"
	  use_embedded		  on
	  pipeline		  on
	  use_rpm		  on
	  placement_style	  "Rectangular Shape"
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "power_adder"
	  Ports			  [2, 1]
	  Position		  [255, 77, 305, 128]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Addition"
	  precision		  "User Defined"
	  arith_type		  "Unsigned"
	  n_bits		  "37"
	  bin_pt		  "34"
	  quantization		  "Truncate"
	  overflow		  "Saturate"
	  latency		  "2"
	  explicit_period	  off
	  period		  "1"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  dbl_ovrd		  off
	  show_param		  on
	  use_core		  on
	  pipeline		  on
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "real_square"
	  Ports			  [2, 1]
	  Position		  [170, 27, 220, 78]
	  SourceBlock		  "xbsIndex_r3/Mult"
	  SourceType		  "Xilinx Multiplier"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "24"
	  bin_pt		  "23"
	  quantization		  "Truncate"
	  overflow		  "Saturate"
	  latency		  "4"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  on
	  mult_type		  "Parallel"
	  oversample		  "2"
	  use_embedded		  on
	  pipeline		  on
	  use_rpm		  on
	  placement_style	  "Rectangular Shape"
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "power"
	  Position		  [335, 98, 365, 112]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  2
	  Points		  [10, 0; 0, 25]
	  Branch {
	    DstBlock		    "imag_square"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "imag_square"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  1
	  Points		  [10, 0; 0, -25]
	  Branch {
	    DstBlock		    "real_square"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "real_square"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "c"
	  SrcPort		  1
	  DstBlock		  "c_to_ri"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "real_square"
	  SrcPort		  1
	  Points		  [5, 0; 0, 35]
	  DstBlock		  "power_adder"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "imag_square"
	  SrcPort		  1
	  Points		  [5, 0; 0, -35]
	  DstBlock		  "power_adder"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "power_adder"
	  SrcPort		  1
	  DstBlock		  "power"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "power2_2"
      Ports		      [2, 1]
      Position		      [2115, 747, 2165, 798]
      SourceBlock	      "xbsIndex_r3/Mult"
      SourceType	      "Xilinx Multiplier"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "64"
      bin_pt		      "62"
      quantization	      "Truncate"
      overflow		      "Saturate"
      latency		      "4"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      on
      mult_type		      "Parallel"
      oversample	      "1"
      use_embedded	      off
      pipeline		      on
      use_rpm		      on
      placement_style	      "Rectangular Shape"
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "power^2_delay"
      Ports		      [1, 1]
      Position		      [1975, 369, 2000, 391]
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "4"
      reg_retiming	      off
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "power_delay"
      Ports		      [1, 1]
      Position		      [1670, 369, 1695, 391]
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "6"
      reg_retiming	      off
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "power_delay1"
      Ports		      [1, 1]
      Position		      [2120, 539, 2145, 561]
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "4"
      reg_retiming	      off
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "power_delay2"
      Ports		      [1, 1]
      Position		      [2120, 614, 2145, 636]
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "4"
      reg_retiming	      off
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "reg_acc_count"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [3260, 30, 3360, 60]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "To Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "ksrbl_4k4t_hdtrig_reg_acc_count_user_data_in"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_acclen"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [2250, 1065, 2350, 1095]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "ksrbl_4k4t_hdtrig_reg_acclen_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_arm"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [140, 340, 240, 370]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "ksrbl_4k4t_hdtrig_reg_arm_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_coeff"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [1180, 240, 1280, 270]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "ksrbl_4k4t_hdtrig_reg_coeff_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_power2_bfacc_bitselect"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [1690, 745, 1790, 775]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "ksrbl_4k4t_hdtrig_reg_power2_bfacc_bitselect_us"
"er_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_power2_bitselect"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [2410, 300, 2510, 330]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "ksrbl_4k4t_hdtrig_reg_power2_bitselect_user_dat"
"a_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_power_bitselect"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [2410, 195, 2510, 225]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "ksrbl_4k4t_hdtrig_reg_power_bitselect_user_data"
"_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_shift"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [810, 335, 910, 365]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Signed  (2's comp)"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "ksrbl_4k4t_hdtrig_reg_shift_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_sync_period"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [210, 195, 310, 225]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "ksrbl_4k4t_hdtrig_reg_sync_period_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_time_scope"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [365, 885, 465, 915]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Signed  (2's comp)"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "ksrbl_4k4t_hdtrig_reg_time_scope_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reint"
      Ports		      [1, 1]
      Position		      [1400, 239, 1440, 271]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "12"
      force_valid	      on
    }
    Block {
      BlockType		      Reference
      Name		      "reint_bp_0"
      Ports		      [1, 1]
      Position		      [2245, 684, 2285, 716]
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "31"
      force_valid	      on
    }
    Block {
      BlockType		      Reference
      Name		      "reint_bp_1"
      Ports		      [1, 1]
      Position		      [2245, 759, 2285, 791]
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "31"
      force_valid	      on
    }
    Block {
      BlockType		      Reference
      Name		      "reint_bp_2"
      Ports		      [1, 1]
      Position		      [1690, 534, 1730, 566]
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "0"
      force_valid	      on
    }
    Block {
      BlockType		      Reference
      Name		      "reint_bp_3"
      Ports		      [1, 1]
      Position		      [1690, 609, 1730, 641]
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "0"
      force_valid	      on
    }
    Block {
      BlockType		      Reference
      Name		      "reint_bp_4"
      Ports		      [1, 1]
      Position		      [2240, 534, 2280, 566]
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "31"
      force_valid	      on
    }
    Block {
      BlockType		      Reference
      Name		      "reint_bp_5"
      Ports		      [1, 1]
      Position		      [2245, 609, 2285, 641]
      SourceBlock	      "xbsIndex_r3/Reinterpret"
      SourceType	      "Xilinx Type Reinterpreting Block"
      force_arith_type	      on
      arith_type	      "Unsigned"
      force_bin_pt	      on
      bin_pt		      "31"
      force_valid	      on
    }
    Block {
      BlockType		      SubSystem
      Name		      "scale1"
      Ports		      [2, 1]
      Position		      [1500, 524, 1590, 571]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"scale1"
	Location		[399, 347, 902, 578]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "coeff"
	  Position		  [165, 25, 195, 40]
	  Orientation		  "down"
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [25, 128, 55, 142]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri"
	  Ports			  [1, 2]
	  Position		  [80, 114, 120, 156]
	  AttributesFormatString  "18_17 r/i"
	  UserDataPersistent	  on
	  UserData		  "DataTag93"
	  SourceBlock		  "casper_library/Misc/c_to_ri"
	  SourceType		  "c_to_ri"
	  ShowPortLabels	  on
	  n_bits		  "18"
	  bin_pt		  "17"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mult_coeff_fft_imag"
	  Ports			  [2, 1]
	  Position		  [205, 113, 245, 157]
	  SourceBlock		  "xbsIndex_r3/Mult"
	  SourceType		  "Xilinx Multiplier"
	  precision		  "User Defined"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "17"
	  quantization		  "Truncate"
	  overflow		  "Saturate"
	  latency		  "8"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  on
	  mult_type		  "Parallel"
	  oversample		  "2"
	  use_embedded		  on
	  pipeline		  on
	  use_rpm		  on
	  placement_style	  "Rectangular Shape"
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "mult_coeff_fft_real"
	  Ports			  [2, 1]
	  Position		  [205, 48, 245, 92]
	  SourceBlock		  "xbsIndex_r3/Mult"
	  SourceType		  "Xilinx Multiplier"
	  precision		  "User Defined"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "17"
	  quantization		  "Truncate"
	  overflow		  "Saturate"
	  latency		  "8"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  on
	  mult_type		  "Parallel"
	  oversample		  "2"
	  use_embedded		  on
	  pipeline		  on
	  use_rpm		  on
	  placement_style	  "Rectangular Shape"
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "ri_to_c"
	  Ports			  [2, 1]
	  Position		  [305, 104, 345, 146]
	  UserDataPersistent	  on
	  UserData		  "DataTag94"
	  SourceBlock		  "casper_library/Misc/ri_to_c"
	  SourceType		  "ri_to_c"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  Position		  [370, 118, 400, 132]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  1
	  Points		  [25, 0; 0, -45]
	  DstBlock		  "mult_coeff_fft_real"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  2
	  Points		  [0, 0]
	  DstBlock		  "mult_coeff_fft_imag"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "mult_coeff_fft_real"
	  SrcPort		  1
	  Points		  [25, 0; 0, 45]
	  DstBlock		  "ri_to_c"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mult_coeff_fft_imag"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ri_to_c"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "coeff"
	  SrcPort		  1
	  Points		  [0, 0; 0, 15]
	  Branch {
	    DstBlock		    "mult_coeff_fft_real"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "mult_coeff_fft_imag"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ri_to_c"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "c_to_ri"
	  DstPort		  1
	}
	Annotation {
	  Name			  "Unsigned, 18-bits, b.p. at 12"
	  Position		  [87, 32]
	}
	Annotation {
	  Name			  "Output complex signed R/I 18-bits, b.p. at "
"17"
	  Position		  [327, 197]
	}
	Annotation {
	  Name			  "Input complex signed R/I 18-bits, b.p. at 1"
"7"
	  Position		  [112, 197]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "scale2"
      Ports		      [2, 1]
      Position		      [1500, 599, 1590, 646]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"scale2"
	Location		[422, 183, 867, 404]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "coeff"
	  Position		  [165, 25, 195, 40]
	  Orientation		  "down"
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [25, 128, 55, 142]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri"
	  Ports			  [1, 2]
	  Position		  [80, 114, 120, 156]
	  AttributesFormatString  "18_17 r/i"
	  UserDataPersistent	  on
	  UserData		  "DataTag95"
	  SourceBlock		  "casper_library/Misc/c_to_ri"
	  SourceType		  "c_to_ri"
	  ShowPortLabels	  on
	  n_bits		  "18"
	  bin_pt		  "17"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mult_coeff_fft_imag"
	  Ports			  [2, 1]
	  Position		  [205, 113, 245, 157]
	  SourceBlock		  "xbsIndex_r3/Mult"
	  SourceType		  "Xilinx Multiplier"
	  precision		  "User Defined"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "17"
	  quantization		  "Truncate"
	  overflow		  "Saturate"
	  latency		  "8"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  on
	  mult_type		  "Parallel"
	  oversample		  "2"
	  use_embedded		  on
	  pipeline		  on
	  use_rpm		  on
	  placement_style	  "Rectangular Shape"
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "mult_coeff_fft_real"
	  Ports			  [2, 1]
	  Position		  [205, 48, 245, 92]
	  SourceBlock		  "xbsIndex_r3/Mult"
	  SourceType		  "Xilinx Multiplier"
	  precision		  "User Defined"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "17"
	  quantization		  "Truncate"
	  overflow		  "Saturate"
	  latency		  "8"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  on
	  mult_type		  "Parallel"
	  oversample		  "2"
	  use_embedded		  on
	  pipeline		  on
	  use_rpm		  on
	  placement_style	  "Rectangular Shape"
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "ri_to_c"
	  Ports			  [2, 1]
	  Position		  [305, 104, 345, 146]
	  UserDataPersistent	  on
	  UserData		  "DataTag96"
	  SourceBlock		  "casper_library/Misc/ri_to_c"
	  SourceType		  "ri_to_c"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  Position		  [370, 118, 400, 132]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "c_to_ri"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ri_to_c"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "coeff"
	  SrcPort		  1
	  Points		  [0, 0; 0, 15]
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "mult_coeff_fft_imag"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "mult_coeff_fft_real"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "mult_coeff_fft_imag"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ri_to_c"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "mult_coeff_fft_real"
	  SrcPort		  1
	  Points		  [25, 0; 0, 45]
	  DstBlock		  "ri_to_c"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  2
	  Points		  [0, 0]
	  DstBlock		  "mult_coeff_fft_imag"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  1
	  Points		  [25, 0; 0, -45]
	  DstBlock		  "mult_coeff_fft_real"
	  DstPort		  2
	}
	Annotation {
	  Name			  "Input complex signed R/I 18-bits, b.p. at 1"
"7"
	  Position		  [112, 197]
	}
	Annotation {
	  Name			  "Output complex signed R/I 18-bits, b.p. at "
"17"
	  Position		  [327, 197]
	}
	Annotation {
	  Name			  "Unsigned, 18-bits, b.p. at 12"
	  Position		  [87, 32]
	}
      }
    }
    Block {
      BlockType		      Sin
      Name		      "sim_sine"
      Ports		      [0, 1]
      Position		      [35, 480, 65, 510]
      SineType		      "Time based"
      Amplitude		      "0.4"
      Bias		      "0.5"
      Frequency		      "2 * pi * (253/1024)"
      Samples		      "5"
      SampleTime	      "1/4"
    }
    Block {
      BlockType		      Step
      Name		      "sim_step_arm"
      Position		      [65, 340, 95, 370]
      Time		      "200"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Step
      Name		      "sim_step_arm1"
      Position		      [65, 405, 95, 435]
      Time		      "200"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "sim_zero"
      Position		      [35, 645, 65, 675]
      Value		      "0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "sync_delay"
      Ports		      [1, 1]
      Position		      [2855, 19, 2910, 41]
      AncestorBlock	      "pfb_library/sync_delay"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Delay Length: "
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "DelayLen=@1;"
      MaskInitialization      "BitWidth = max(2, ceil(log2(DelayLen+1)));\nUse"
"Counter = 1;\nif DelayLen == 0,\n	UseCounter = 0;\nend"
      MaskDisplay	      "fprintf('Z^-%d', DelayLen)"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "6530"
      System {
	Name			"sync_delay"
	Location		[439, 359, 1055, 913]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In"
	  Position		  [15, 203, 45, 217]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [145, 157, 190, 183]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "BitWidth"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [165, 272, 210, 298]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "BitWidth"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  Ports			  [0, 1]
	  Position		  [70, 217, 115, 243]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "DelayLen"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "BitWidth"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant3"
	  Ports			  [0, 1]
	  Position		  [235, 102, 280, 128]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "UseCounter"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [3, 1]
	  Position		  [160, 203, 210, 257]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "BitWidth"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Down"
	  explicit_period	  on
	  period		  "1"
	  load_pin		  on
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [85, 257, 115, 288]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [420, 112, 445, 178]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  Ports			  [2, 1]
	  Position		  [305, 158, 350, 202]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [305, 228, 350, 272]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a!=b"
	  latency		  "0"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out"
	  Position		  [500, 138, 530, 152]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "Out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  Points		  [0, 10]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  Points		  [25, 0; 0, -15]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  Points		  [40, 0; 0, 65; -325, 0]
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [0, -25]
	  DstBlock		  "Counter"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "In"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, -65]
	    DstBlock		    "Mux"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 55]
	    DstBlock		    "Logical"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Counter"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "Counter"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Relational"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [45, 0; 0, -25]
	  DstBlock		  "Relational1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "Relational"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 10]
	    DstBlock		    "Relational1"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "sync_generator"
      Ports		      [2, 1]
      Position		      [550, 202, 635, 238]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "0"
      System {
	Name			"sync_generator"
	Location		[143, 267, 1155, 900]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "period"
	  Position		  [90, 188, 120, 202]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "reset"
	  Position		  [380, 48, 410, 62]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [1, 1]
	  Position		  [175, 53, 225, 107]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "32"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "1"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  on
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [510, 58, 555, 102]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  Ports			  [2, 1]
	  Position		  [345, 93, 390, 137]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a>=b"
	  latency		  "6"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cns"
	  Ports			  [0, 1]
	  Position		  [85, 235, 130, 265]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "7"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "4"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay"
	  Ports			  [1, 1]
	  Position		  [280, 69, 305, 91]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "period_sub"
	  Ports			  [2, 1]
	  Position		  [185, 182, 235, 233]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Subtraction"
	  precision		  "User Defined"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "3"
	  explicit_period	  off
	  period		  "1"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_core		  on
	  pipeline		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [590, 71, 625, 89]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync"
	  Position		  [695, 73, 725, 87]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  DstBlock		  "delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  Points		  [0, -25]
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "posedge"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reset"
	  SrcPort		  1
	  Points		  [75, 0; 0, 15]
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "period"
	  SrcPort		  1
	  DstBlock		  "period_sub"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "period_sub"
	  SrcPort		  1
	  Points		  [25, 0; 0, -85]
	  DstBlock		  "Relational"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "cns"
	  SrcPort		  1
	  Points		  [15, 0; 0, -30]
	  DstBlock		  "period_sub"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    DstBlock		    "sync"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -55; -495, 0]
	    DstBlock		    "Counter"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "delay"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "Relational"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "uncram"
      Ports		      [1, 4]
      Position		      [2680, 912, 2750, 1148]
      AttributesFormatString  "slice width=48, bin_pt=31"
      AncestorBlock	      "gavrt_library/uncram"
      UserDataPersistent      on
      UserData		      "DataTag97"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "uncram"
      MaskDescription	      "Takes a concatenated input and slices it up int"
"o even pieces and reinterprets them as signed fixed point numbers with a give"
"n binary point."
      MaskPromptString	      "Number of slices|Slice Width|Output Binary Poin"
"t|Output Arithmetic Type (0=Unsigned, 1=Signed, 2=Boolean)"
      MaskStyleString	      "edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskVarAliasString      ",,,"
      MaskVariables	      "num_slice=@1;slice_width=@2;bin_pt=@3;arith_typ"
"e=@4;"
      MaskInitialization      "uncram_init(gcb, ...\n    'num_slice', num_slic"
"e, ...\n    'slice_width', slice_width, ...\n    'bin_pt', bin_pt, ...\n    '"
"arith_type', arith_type);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "4|48|31|0"
      MaskTabNameString	      ",,,"
      System {
	Name			"uncram"
	Location		[473, 478, 1076, 842]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In"
	  Position		  [100, 50, 130, 70]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterp1"
	  Ports			  [1, 1]
	  Position		  [300, 150, 350, 200]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "31"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterp2"
	  Ports			  [1, 1]
	  Position		  [300, 250, 350, 300]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "31"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterp3"
	  Ports			  [1, 1]
	  Position		  [300, 350, 350, 400]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "31"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterp4"
	  Ports			  [1, 1]
	  Position		  [300, 450, 350, 500]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "31"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [200, 150, 250, 200]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "48"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [200, 250, 250, 300]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "48"
	  bit1			  "-48"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice3"
	  Ports			  [1, 1]
	  Position		  [200, 350, 250, 400]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "48"
	  bit1			  "-96"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice4"
	  Ports			  [1, 1]
	  Position		  [200, 450, 250, 500]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "48"
	  bit1			  "-144"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [400, 150, 430, 170]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  Position		  [400, 250, 430, 270]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out3"
	  Position		  [400, 350, 430, 370]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out4"
	  Position		  [400, 450, 430, 470]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "In"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Slice1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "Reinterp1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterp1"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "Reinterp2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterp2"
	  SrcPort		  1
	  DstBlock		  "Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice3"
	  SrcPort		  1
	  DstBlock		  "Reinterp3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterp3"
	  SrcPort		  1
	  DstBlock		  "Out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice4"
	  SrcPort		  1
	  DstBlock		  "Reinterp4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterp4"
	  SrcPort		  1
	  DstBlock		  "Out4"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "vacc"
      Ports		      [3, 2]
      Position		      [2485, 811, 2565, 929]
      AttributesFormatString  "vector length=1024, inputs=4\nmax accumulations"
"=2^18"
      AncestorBlock	      "gavrt_library/vacc"
      UserDataPersistent      on
      UserData		      "DataTag98"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "vacc"
      MaskDescription	      "Sync is expected the clock before the first dat"
"a to be accumulated.\nUse the Cram block to feed din for multiple simultaneou"
"s inputs.\nacc_len is the number of vectors to sum.\nvalid is high while a va"
"lid accumulation is being clocked out on dout.\nIf only one sync pulse is pro"
"vided, valid accumulations will repeatedly appear on dout as they become avai"
"lable.\nSetting arithmetic type is not currently available because of an issu"
"e with backpropagation.\nUndesired behavior may occur if acc_len is changed w"
"ithout a new sync pulse.\nNote: The output is an unsigned concatenation of th"
"e output streams. Thus, even with only one stream, the output must be recast "
"before using."
      MaskPromptString	      "Vector Length (2^?)|Number of Simultaneous Vect"
"ors|Maximum # Accumulations (2^?)|Arithmetic Type (0=Unsigned, 1=Signed)|Inpu"
"t Bit Width|Input Binary Point|Output Bit Width|Output Binary Point|Add Laten"
"cy|BRAM Latency"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,edit,edit,ed"
"it"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "|||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,,,"
      MaskVariables	      "veclen=@1;ninputs=@2;max_accum=@3;arith_type=@4"
";in_bit_width=@5;in_bin_pt=@6;out_bit_width=@7;out_bin_pt=@8;add_latency=@9;b"
"ram_latency=@10;"
      MaskInitialization      "vacc_init(gcb, ...\n    'veclen', veclen, ...\n"
"    'ninputs', ninputs, ...\n    'max_accum', max_accum, ...\n    'arith_type"
"', arith_type, ...\n    'in_bit_width', in_bit_width, ...\n    'in_bin_pt', i"
"n_bin_pt, ...\n    'out_bit_width', out_bit_width, ...\n    'out_bin_pt', out"
"_bin_pt, ...\n    'add_latency', add_latency, ...\n    'bram_latency', bram_l"
"atency);"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "10|4|18|0|32|31|48|31|6|6"
      MaskTabNameString	      ",,,,,,,,,"
      System {
	Name			"vacc"
	Location		[2, 88, 1092, 914]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [15, 138, 45, 152]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [180, 478, 210, 492]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "acc_len"
	  Position		  [235, 108, 265, 122]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "AND"
	  Ports			  [2, 1]
	  Position		  [105, 204, 125, 246]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "AccEnCompare"
	  Ports			  [2, 1]
	  Position		  [390, 188, 435, 232]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a!=b"
	  latency		  "4"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [1, 1]
	  Position		  [195, 174, 230, 226]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "28"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  on
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Cram"
	  Ports			  [4, 1]
	  Position		  [850, 300, 900, 500]
	  AncestorBlock		  "gavrt_library/cram"
	  UserDataPersistent	  on
	  UserData		  "DataTag99"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "cram"
	  MaskDescription	  "Concatenates inputs together after forcing "
"binary point to zero."
	  MaskPromptString	  "Number of slices"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "num_slice=@1;"
	  MaskInitialization	  "cram_init(gcb, ...\n    'num_slice', num_sl"
"ice);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4"
	  System {
	    Name		    "Cram"
	    Location		    [505, 470, 863, 835]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [100, 150, 130, 170]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      Position		      [100, 250, 130, 270]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In3"
	      Position		      [100, 350, 130, 370]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In4"
	      Position		      [100, 450, 130, 470]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [4, 1]
	      Position		      [300, 52, 350, 553]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "4"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp1"
	      Ports		      [1, 1]
	      Position		      [200, 150, 250, 200]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp2"
	      Ports		      [1, 1]
	      Position		      [200, 250, 250, 300]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp3"
	      Ports		      [1, 1]
	      Position		      [200, 350, 250, 400]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp4"
	      Ports		      [1, 1]
	      Position		      [200, 450, 250, 500]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [400, 250, 430, 270]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Reinterp1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      DstBlock		      "Reinterp2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp2"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In3"
	      SrcPort		      1
	      DstBlock		      "Reinterp3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp3"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "In4"
	      SrcPort		      1
	      DstBlock		      "Reinterp4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp4"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      4
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "DinDelay"
	  Ports			  [1, 1]
	  Position		  [270, 470, 295, 500]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "6"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "DinDelay1"
	  Ports			  [1, 1]
	  Position		  [555, 835, 580, 865]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "DinDelay2"
	  Ports			  [1, 1]
	  Position		  [475, 195, 500, 225]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "DinDelay3"
	  Ports			  [1, 1]
	  Position		  [550, 335, 575, 365]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "DinDelay4"
	  Ports			  [1, 1]
	  Position		  [550, 490, 575, 520]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "DinDelay5"
	  Ports			  [1, 1]
	  Position		  [555, 660, 580, 690]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  From
	  Name			  "FromCount"
	  Position		  [30, 288, 70, 302]
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "count"
	}
	Block {
	  BlockType		  From
	  Name			  "FromValid"
	  Position		  [30, 201, 65, 219]
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "valid"
	}
	Block {
	  BlockType		  Goto
	  Name			  "GotoCount"
	  Position		  [250, 238, 290, 252]
	  GotoTag		  "count"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "GotoValid"
	  Position		  [415, 152, 455, 168]
	  GotoTag		  "valid"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Reference
	  Name			  "OR"
	  Ports			  [2, 1]
	  Position		  [150, 179, 170, 226]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [255, 192, 285, 208]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "18"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "SliceLow"
	  Ports			  [1, 1]
	  Position		  [100, 287, 130, 303]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "10"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "SyncCompare"
	  Ports			  [2, 1]
	  Position		  [165, 284, 200, 331]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "SyncConst"
	  Ports			  [0, 1]
	  Position		  [60, 326, 105, 344]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1022"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "10"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Uncram"
	  Ports			  [1, 4]
	  Position		  [350, 300, 400, 500]
	  AttributesFormatString  "slice width=32, bin_pt=31"
	  AncestorBlock		  "gavrt_library/uncram"
	  UserDataPersistent	  on
	  UserData		  "DataTag100"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "uncram"
	  MaskDescription	  "Takes a concatenated input and slices it up"
" into even pieces and reinterprets them as signed fixed point numbers with a "
"given binary point."
	  MaskPromptString	  "Number of slices|Slice Width|Output Binary "
"Point|Output Arithmetic Type (0=Unsigned, 1=Signed, 2=Boolean)"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVarAliasString	  ",,,"
	  MaskVariables		  "num_slice=@1;slice_width=@2;bin_pt=@3;arith"
"_type=@4;"
	  MaskInitialization	  "uncram_init(gcb, ...\n    'num_slice', num_"
"slice, ...\n    'slice_width', slice_width, ...\n    'bin_pt', bin_pt, ...\n "
"   'arith_type', arith_type);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|32|31|0"
	  MaskTabNameString	  ",,,"
	  System {
	    Name		    "Uncram"
	    Location		    [849, 201, 1452, 565]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [100, 50, 130, 70]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp1"
	      Ports		      [1, 1]
	      Position		      [300, 150, 350, 200]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "31"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp2"
	      Ports		      [1, 1]
	      Position		      [300, 250, 350, 300]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "31"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp3"
	      Ports		      [1, 1]
	      Position		      [300, 350, 350, 400]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "31"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp4"
	      Ports		      [1, 1]
	      Position		      [300, 450, 350, 500]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "31"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [200, 150, 250, 200]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "32"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [200, 250, 250, 300]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "32"
	      bit1		      "-32"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [200, 350, 250, 400]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "32"
	      bit1		      "-64"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice4"
	      Ports		      [1, 1]
	      Position		      [200, 450, 250, 500]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "32"
	      bit1		      "-96"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [400, 150, 430, 170]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2"
	      Position		      [400, 250, 430, 270]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out3"
	      Position		      [400, 350, 430, 370]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out4"
	      Position		      [400, 450, 430, 470]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Slice1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Reinterp1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp1"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      DstBlock		      "Reinterp2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp2"
	      SrcPort		      1
	      DstBlock		      "Out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      DstBlock		      "Reinterp3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp3"
	      SrcPort		      1
	      DstBlock		      "Out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice4"
	      SrcPort		      1
	      DstBlock		      "Reinterp4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp4"
	      SrcPort		      1
	      DstBlock		      "Out4"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "ValidCompare"
	  Ports			  [2, 1]
	  Position		  [305, 103, 350, 147]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "6"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "ValidDelay"
	  Ports			  [1, 1]
	  Position		  [670, 112, 705, 138]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "6"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Zero"
	  Ports			  [0, 1]
	  Position		  [335, 213, 355, 227]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "vacc_core1"
	  Ports			  [2, 1]
	  Position		  [635, 275, 735, 375]
	  AncestorBlock		  "gavrt_library/vacc_core"
	  UserDataPersistent	  on
	  UserData		  "DataTag101"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "vacc_core"
	  MaskDescription	  "Currently only Signed arithmetic supported"
"\nacc_en = 0 --> Load a vector (start a new accumulation)\nacc_en = 1 --> Acc"
"umulate"
	  MaskPromptString	  "Vector Length|Arithmetic Type (0=Unsigned, "
"1=Signed)|Output Bit Width|Output Binary Point|Add Latency|BRAM Latency"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on"
	  MaskCallbackString	  "|||||"
	  MaskEnableString	  "on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,"
	  MaskVariables		  "veclen=@1;arith_type=@2;out_bit_width=@3;ou"
"t_bin_pt=@4;add_latency=@5;bram_latency=&6;"
	  MaskInitialization	  "vacc_core_init(gcb, ...\n    'veclen', vecl"
"en, ...\n    'arith_type', arith_type, ...\n    'out_bit_width', out_bit_widt"
"h, ...\n    'out_bin_pt', out_bin_pt, ...\n    'add_latency', add_latency, .."
".\n    'bram_latency', bram_latency);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1024|0|48|31|6|6"
	  MaskTabNameString	  ",,,,,"
	  System {
	    Name		    "vacc_core1"
	    Location		    [-89, 260, 923, 860]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [80, 93, 110, 107]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "acc_en"
	      Position		      [80, 143, 110, 157]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Adder"
	      Ports		      [2, 1]
	      Position		      [500, 350, 600, 450]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "48"
	      bin_pt		      "31"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "6"
	      explicit_period	      on
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      use_core		      on
	      pipeline		      on
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BRAM"
	      Ports		      [3, 1]
	      Position		      [525, 243, 590, 297]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "1024"
	      initVector	      "0"
	      write_mode	      "Read Before Write"
	      latency		      "6"
	      init_zero		      on
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      init_reg		      "0"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      distributed_mem	      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [140, 180, 185, 210]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [470, 298, 505, 322]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [0, 1]
	      Position		      [465, 205, 505, 245]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "10"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "1011"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      off
	      gen_core		      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [260, 162, 285, 228]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [580, 158, 610, 172]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "BRAM"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "BRAM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Adder"
	      SrcPort		      1
	      Points		      [10, 0; 0, 90; -160, 0; 0, -325]
	      Branch {
		Points			[0, 105]
		DstBlock		"BRAM"
		DstPort			2
	      }
	      Branch {
		DstBlock		"dout"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [195, 0]
	      DstBlock		      "Adder"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [130, 0; 0, 275]
	      DstBlock		      "Adder"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BRAM"
	      SrcPort		      1
	      Points		      [20, 0; 0, 90; -380, 0; 0, -145]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "acc_en"
	      SrcPort		      1
	      Points		      [65, 0; 0, 25]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "This BRAM and counter is exactly what i"
"s inside the green\nDelay BRAM block. The functionality was extracted to avoi"
"d\nlibrary issues."
	      Position		      [730, 96]
	      DropShadow	      on
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "vacc_core2"
	  Ports			  [2, 1]
	  Position		  [635, 430, 735, 530]
	  AncestorBlock		  "gavrt_library/vacc_core"
	  UserDataPersistent	  on
	  UserData		  "DataTag102"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "vacc_core"
	  MaskDescription	  "Currently only Signed arithmetic supported"
"\nacc_en = 0 --> Load a vector (start a new accumulation)\nacc_en = 1 --> Acc"
"umulate"
	  MaskPromptString	  "Vector Length|Arithmetic Type (0=Unsigned, "
"1=Signed)|Output Bit Width|Output Binary Point|Add Latency|BRAM Latency"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on"
	  MaskCallbackString	  "|||||"
	  MaskEnableString	  "on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,"
	  MaskVariables		  "veclen=@1;arith_type=@2;out_bit_width=@3;ou"
"t_bin_pt=@4;add_latency=@5;bram_latency=&6;"
	  MaskInitialization	  "vacc_core_init(gcb, ...\n    'veclen', vecl"
"en, ...\n    'arith_type', arith_type, ...\n    'out_bit_width', out_bit_widt"
"h, ...\n    'out_bin_pt', out_bin_pt, ...\n    'add_latency', add_latency, .."
".\n    'bram_latency', bram_latency);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1024|0|48|31|6|6"
	  MaskTabNameString	  ",,,,,"
	  System {
	    Name		    "vacc_core2"
	    Location		    [141, 420, 886, 890]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [80, 93, 110, 107]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "acc_en"
	      Position		      [80, 143, 110, 157]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Adder"
	      Ports		      [2, 1]
	      Position		      [500, 550, 600, 650]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "48"
	      bin_pt		      "31"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "6"
	      explicit_period	      on
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      use_core		      on
	      pipeline		      on
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BRAM"
	      Ports		      [3, 1]
	      Position		      [525, 243, 590, 297]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "1024"
	      initVector	      "0"
	      write_mode	      "Read Before Write"
	      latency		      "6"
	      init_zero		      on
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      init_reg		      "0"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      distributed_mem	      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [140, 180, 185, 210]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [470, 298, 505, 322]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [0, 1]
	      Position		      [465, 205, 505, 245]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "10"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "1011"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      off
	      gen_core		      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [260, 162, 285, 228]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [580, 158, 610, 172]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "acc_en"
	      SrcPort		      1
	      Points		      [65, 0; 0, 25]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "BRAM"
	      SrcPort		      1
	      Points		      [20, 0; 0, 90; -380, 0; 0, -145]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [130, 0; 0, 475]
	      DstBlock		      "Adder"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [45, 0; 0, 430]
	      DstBlock		      "Adder"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Adder"
	      SrcPort		      1
	      Points		      [0, -435; -150, 0]
	      Branch {
		DstBlock		"dout"
		DstPort			1
	      }
	      Branch {
		Points			[0, 105]
		DstBlock		"BRAM"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "BRAM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "BRAM"
	      DstPort		      3
	    }
	    Annotation {
	      Name		      "This BRAM and counter is exactly what i"
"s inside the green\nDelay BRAM block. The functionality was extracted to avoi"
"d\nlibrary issues."
	      Position		      [515, 396]
	      DropShadow	      on
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "vacc_core3"
	  Ports			  [2, 1]
	  Position		  [635, 600, 735, 700]
	  AncestorBlock		  "gavrt_library/vacc_core"
	  UserDataPersistent	  on
	  UserData		  "DataTag103"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "vacc_core"
	  MaskDescription	  "Currently only Signed arithmetic supported"
"\nacc_en = 0 --> Load a vector (start a new accumulation)\nacc_en = 1 --> Acc"
"umulate"
	  MaskPromptString	  "Vector Length|Arithmetic Type (0=Unsigned, "
"1=Signed)|Output Bit Width|Output Binary Point|Add Latency|BRAM Latency"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on"
	  MaskCallbackString	  "|||||"
	  MaskEnableString	  "on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,"
	  MaskVariables		  "veclen=@1;arith_type=@2;out_bit_width=@3;ou"
"t_bin_pt=@4;add_latency=@5;bram_latency=&6;"
	  MaskInitialization	  "vacc_core_init(gcb, ...\n    'veclen', vecl"
"en, ...\n    'arith_type', arith_type, ...\n    'out_bit_width', out_bit_widt"
"h, ...\n    'out_bin_pt', out_bin_pt, ...\n    'add_latency', add_latency, .."
".\n    'bram_latency', bram_latency);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1024|0|48|31|6|6"
	  MaskTabNameString	  ",,,,,"
	  System {
	    Name		    "vacc_core3"
	    Location		    [92, 141, 837, 611]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [80, 93, 110, 107]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "acc_en"
	      Position		      [80, 143, 110, 157]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Adder"
	      Ports		      [2, 1]
	      Position		      [435, 485, 535, 585]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "48"
	      bin_pt		      "31"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "6"
	      explicit_period	      on
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      use_core		      on
	      pipeline		      on
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BRAM"
	      Ports		      [3, 1]
	      Position		      [525, 243, 590, 297]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "1024"
	      initVector	      "0"
	      write_mode	      "Read Before Write"
	      latency		      "6"
	      init_zero		      on
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      init_reg		      "0"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      distributed_mem	      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [140, 180, 185, 210]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [470, 298, 505, 322]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [0, 1]
	      Position		      [465, 205, 505, 245]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "10"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "1011"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      off
	      gen_core		      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [260, 162, 285, 228]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [580, 158, 610, 172]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "acc_en"
	      SrcPort		      1
	      Points		      [65, 0; 0, 25]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "BRAM"
	      SrcPort		      1
	      Points		      [20, 0; 0, 90; -380, 0; 0, -145]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [130, 0; 0, 410]
	      DstBlock		      "Adder"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [45, 0; 0, 365]
	      DstBlock		      "Adder"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Adder"
	      SrcPort		      1
	      Points		      [0, -370; -85, 0]
	      Branch {
		DstBlock		"dout"
		DstPort			1
	      }
	      Branch {
		Points			[0, 105]
		DstBlock		"BRAM"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "BRAM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "BRAM"
	      DstPort		      3
	    }
	    Annotation {
	      Name		      "This BRAM and counter is exactly what i"
"s inside the green\nDelay BRAM block. The functionality was extracted to avoi"
"d\nlibrary issues."
	      Position		      [515, 396]
	      DropShadow	      on
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "vacc_core4"
	  Ports			  [2, 1]
	  Position		  [635, 775, 735, 875]
	  AncestorBlock		  "gavrt_library/vacc_core"
	  UserDataPersistent	  on
	  UserData		  "DataTag104"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "vacc_core"
	  MaskDescription	  "Currently only Signed arithmetic supported"
"\nacc_en = 0 --> Load a vector (start a new accumulation)\nacc_en = 1 --> Acc"
"umulate"
	  MaskPromptString	  "Vector Length|Arithmetic Type (0=Unsigned, "
"1=Signed)|Output Bit Width|Output Binary Point|Add Latency|BRAM Latency"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on"
	  MaskCallbackString	  "|||||"
	  MaskEnableString	  "on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,"
	  MaskVariables		  "veclen=@1;arith_type=@2;out_bit_width=@3;ou"
"t_bin_pt=@4;add_latency=@5;bram_latency=&6;"
	  MaskInitialization	  "vacc_core_init(gcb, ...\n    'veclen', vecl"
"en, ...\n    'arith_type', arith_type, ...\n    'out_bit_width', out_bit_widt"
"h, ...\n    'out_bin_pt', out_bin_pt, ...\n    'add_latency', add_latency, .."
".\n    'bram_latency', bram_latency);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1024|0|48|31|6|6"
	  MaskTabNameString	  ",,,,,"
	  System {
	    Name		    "vacc_core4"
	    Location		    [141, 420, 886, 890]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [80, 93, 110, 107]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "acc_en"
	      Position		      [80, 143, 110, 157]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Adder"
	      Ports		      [2, 1]
	      Position		      [500, 950, 600, 1050]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "48"
	      bin_pt		      "31"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "6"
	      explicit_period	      on
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      use_core		      on
	      pipeline		      on
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BRAM"
	      Ports		      [3, 1]
	      Position		      [525, 243, 590, 297]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "1024"
	      initVector	      "0"
	      write_mode	      "Read Before Write"
	      latency		      "6"
	      init_zero		      on
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      init_reg		      "0"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      distributed_mem	      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [140, 180, 185, 210]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [470, 298, 505, 322]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [0, 1]
	      Position		      [465, 205, 505, 245]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "10"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "1011"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      off
	      gen_core		      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [260, 162, 285, 228]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [580, 158, 610, 172]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "acc_en"
	      SrcPort		      1
	      Points		      [65, 0; 0, 25]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "BRAM"
	      SrcPort		      1
	      Points		      [20, 0; 0, 90; -380, 0; 0, -145]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [130, 0; 0, 875]
	      DstBlock		      "Adder"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [45, 0; 0, 830]
	      DstBlock		      "Adder"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Adder"
	      SrcPort		      1
	      Points		      [0, -835; -150, 0]
	      Branch {
		DstBlock		"dout"
		DstPort			1
	      }
	      Branch {
		Points			[0, 105]
		DstBlock		"BRAM"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "BRAM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "BRAM"
	      DstPort		      3
	    }
	    Annotation {
	      Name		      "This BRAM and counter is exactly what i"
"s inside the green\nDelay BRAM block. The functionality was extracted to avoi"
"d\nlibrary issues."
	      Position		      [515, 396]
	      DropShadow	      on
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  Position		  [750, 118, 780, 132]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [980, 218, 1010, 232]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "OR"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FromValid"
	  SrcPort		  1
	  DstBlock		  "AND"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AND"
	  SrcPort		  1
	  DstBlock		  "OR"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "OR"
	  SrcPort		  1
	  DstBlock		  "Counter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "GotoCount"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "FromCount"
	  SrcPort		  1
	  DstBlock		  "SliceLow"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SliceLow"
	  SrcPort		  1
	  DstBlock		  "SyncCompare"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SyncConst"
	  SrcPort		  1
	  DstBlock		  "SyncCompare"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "SyncCompare"
	  SrcPort		  1
	  DstBlock		  "AND"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ValidCompare"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "GotoValid"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "ValidDelay"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "acc_len"
	  SrcPort		  1
	  DstBlock		  "ValidCompare"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "ValidCompare"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "AccEnCompare"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Zero"
	  SrcPort		  1
	  DstBlock		  "AccEnCompare"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ValidDelay"
	  SrcPort		  1
	  DstBlock		  "valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "DinDelay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DinDelay"
	  SrcPort		  1
	  DstBlock		  "Uncram"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Cram"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Uncram"
	  SrcPort		  1
	  DstBlock		  "vacc_core1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AccEnCompare"
	  SrcPort		  1
	  DstBlock		  "DinDelay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_core1"
	  SrcPort		  1
	  DstBlock		  "Cram"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Uncram"
	  SrcPort		  2
	  DstBlock		  "vacc_core2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_core2"
	  SrcPort		  1
	  DstBlock		  "Cram"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Uncram"
	  SrcPort		  3
	  DstBlock		  "vacc_core3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_core3"
	  SrcPort		  1
	  DstBlock		  "Cram"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Uncram"
	  SrcPort		  4
	  DstBlock		  "vacc_core4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_core4"
	  SrcPort		  1
	  DstBlock		  "Cram"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "DinDelay2"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, 140]
	    DstBlock		    "DinDelay3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 295]
	    DstBlock		    "DinDelay4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 465]
	    DstBlock		    "DinDelay5"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 640]
	    DstBlock		    "DinDelay1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "DinDelay3"
	  SrcPort		  1
	  DstBlock		  "vacc_core1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "DinDelay4"
	  SrcPort		  1
	  DstBlock		  "vacc_core2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "DinDelay5"
	  SrcPort		  1
	  DstBlock		  "vacc_core3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "DinDelay1"
	  SrcPort		  1
	  DstBlock		  "vacc_core4"
	  DstPort		  2
	}
	Annotation {
	  Name			  "The slice selects the upper bits of the\nco"
"unter which represent the vector number."
	  Position		  [688, 220]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "Acc Len is the total number of vectors accu"
"mulated minus one\nThus acc_len = 0 causes no accumulation, the data is passe"
"d through"
	  Position		  [328, 70]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "Valid goes high when dout \nrepresents a va"
"lid accumulation"
	  Position		  [818, 180]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "ValidDelay should be equal to\nAdd Latency "
"to align the valid pulse with the output data."
	  Position		  [658, 80]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "We want to generate a sync pulse that\nwill"
" reset the counter right when the low bits\nwould roll over from veclen-1 to "
"0 so we need\nto compare to veclen-2 to take into account \nthe latency in th"
"e comparator"
	  Position		  [113, 400]
	  DropShadow		  on
	}
      }
    }
    Line {
      SrcBlock		      "fft_wideband_real"
      SrcPort		      1
      DstBlock		      "coeff_delay"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice"
      SrcPort		      1
      Points		      [25, 0; 0, -170]
      DstBlock		      "vacc"
      DstPort		      3
    }
    Line {
      SrcBlock		      "power_delay"
      SrcPort		      1
      DstBlock		      "bitselect_delay2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "cram"
      SrcPort		      1
      Points		      [20, 0; 0, 205]
      DstBlock		      "vacc"
      DstPort		      2
    }
    Line {
      SrcBlock		      "reg_sync_period"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "sync_generator"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sim_sine"
      SrcPort		      1
      DstBlock		      "adc"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sim_zero"
      SrcPort		      1
      Points		      [25, 0]
      Branch {
	Points			[10, 0]
	DstBlock		"adc"
	DstPort			4
      }
      Branch {
	Points			[0, -35]
	Branch {
	  DstBlock		  "adc"
	  DstPort		  3
	}
	Branch {
	  Points		  [-25, 0; 0, -65]
	  DstBlock		  "adc"
	  DstPort		  2
	}
      }
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      1
      Points		      [360, 0]
      Branch {
	Points			[85, 0; 0, -20]
	DstBlock		"pfb_fir_real"
	DstPort			2
      }
      Branch {
	Points			[0, 210]
	DstBlock		"Reinterpret"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "sync_generator"
      SrcPort		      1
      Points		      [60, 0; 0, 200]
      DstBlock		      "pfb_fir_real"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      2
      Points		      [340, 0]
      Branch {
	Points			[160, 0]
	DstBlock		"pfb_fir_real"
	DstPort			3
      }
      Branch {
	Points			[0, 230]
	DstBlock		"Reinterpret1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      3
      Points		      [320, 0]
      Branch {
	Points			[105, 0; 0, 10]
	DstBlock		"pfb_fir_real"
	DstPort			4
      }
      Branch {
	Points			[0, 255]
	DstBlock		"Reinterpret2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      4
      Points		      [300, 0]
      Branch {
	Points			[115, 0; 0, 25]
	DstBlock		"pfb_fir_real"
	DstPort			5
      }
      Branch {
	Points			[0, 280]
	DstBlock		"Reinterpret3"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "reg_acclen"
      SrcPort		      1
      DstBlock		      "Slice"
      DstPort		      1
    }
    Line {
      SrcBlock		      "cns_acclen"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "reg_acclen"
      DstPort		      1
    }
    Line {
      SrcBlock		      "power2"
      SrcPort		      1
      DstBlock		      "reint_bp_3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "cns_sync_period"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "reg_sync_period"
      DstPort		      1
    }
    Line {
      SrcBlock		      "vacc"
      SrcPort		      2
      Points		      [95, 0]
      DstBlock		      "uncram"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant3"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "reg_coeff"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reg_coeff"
      SrcPort		      1
      DstBlock		      "Slice3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "fft_wideband_real"
      SrcPort		      2
      Points		      [135, 0; 0, 90]
      DstBlock		      "scale1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Slice3"
      SrcPort		      1
      DstBlock		      "reint"
      DstPort		      1
    }
    Line {
      SrcBlock		      "coeff_delay"
      SrcPort		      1
      DstBlock		      "power_delay"
      DstPort		      1
    }
    Line {
      SrcBlock		      "scale1"
      SrcPort		      1
      DstBlock		      "power1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reint"
      SrcPort		      1
      Points		      [10, 0; 0, 280]
      Branch {
	DstBlock		"scale1"
	DstPort			1
      }
      Branch {
	Points			[0, 75]
	DstBlock		"scale2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "power1"
      SrcPort		      1
      DstBlock		      "reint_bp_2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "scale2"
      SrcPort		      1
      DstBlock		      "power2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "fft_wideband_real"
      SrcPort		      3
      Points		      [95, 0; 0, 75]
      DstBlock		      "scale2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "vacc"
      SrcPort		      1
      Points		      [70, 0; 0, 0]
      Branch {
	DstBlock		"arm_delay1"
	DstPort			1
      }
      Branch {
	Points			[0, -735]
	Branch {
	  Points		  [0, -50]
	  DstBlock		  "posedge"
	  DstPort		  1
	}
	Branch {
	  DstBlock		  "Inverter"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "power_delay2"
      SrcPort		      1
      DstBlock		      "reint_bp_5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "power_delay1"
      SrcPort		      1
      DstBlock		      "reint_bp_4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "uncram"
      SrcPort		      1
      Points		      [20, 0]
      DstBlock		      "bitselect_1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "uncram"
      SrcPort		      2
      Points		      [50, 0; 0, -600]
      DstBlock		      "bitselect_2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "uncram"
      SrcPort		      3
      Points		      [75, 0; 0, -485]
      DstBlock		      "bitselect_3"
      DstPort		      2
    }
    Line {
      SrcBlock		      "uncram"
      SrcPort		      4
      Points		      [105, 0; 0, -390]
      DstBlock		      "bitselect_4"
      DstPort		      2
    }
    Line {
      SrcBlock		      "posedge"
      SrcPort		      1
      Points		      [15, 0]
      Branch {
	Points			[0, 35]
	Branch {
	  Points		  [0, 0; 0, 55]
	  Branch {
	    DstBlock		    "freeze_cntr"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 0; 0, 170]
	    Branch {
	      DstBlock		      "freeze_cntr1"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 0; 0, 170]
	      Branch {
		DstBlock		"freeze_cntr2"
		DstPort			2
	      }
	      Branch {
		Points			[0, 0; 0, 170]
		DstBlock		"freeze_cntr3"
		DstPort			2
	      }
	    }
	  }
	}
	Branch {
	  Points		  [725, 0; 0, 185]
	  DstBlock		  "Gateway Out5"
	  DstPort		  1
	}
      }
      Branch {
	DstBlock		"cnt_accumulations"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "cnt_accumulations"
      SrcPort		      1
      Points		      [165, 0]
      Branch {
	DstBlock		"reg_acc_count"
	DstPort			1
      }
      Branch {
	Points			[0, 20; 280, 0; 0, 155]
	DstBlock		"Gateway Out4"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "freeze_cntr1"
      SrcPort		      1
      Points		      [290, 0; 0, 75]
      DstBlock		      "bram_power_odd"
      DstPort		      1
    }
    Line {
      SrcBlock		      "freeze_cntr1"
      SrcPort		      2
      Points		      [20, 0; 0, 30; 260, 0; 0, 75]
      DstBlock		      "bram_power_odd"
      DstPort		      3
    }
    Line {
      SrcBlock		      "freeze_cntr2"
      SrcPort		      1
      Points		      [295, 0; 0, 80]
      DstBlock		      "bram_power2_even"
      DstPort		      1
    }
    Line {
      SrcBlock		      "freeze_cntr2"
      SrcPort		      2
      Points		      [25, 0; 0, 30; 260, 0; 0, 80]
      DstBlock		      "bram_power2_even"
      DstPort		      3
    }
    Line {
      SrcBlock		      "freeze_cntr3"
      SrcPort		      1
      Points		      [295, 0]
      Branch {
	Points			[0, 70]
	DstBlock		"bram_power2_odd"
	DstPort			1
      }
      Branch {
	Points			[195, 0; 0, -35]
	DstBlock		"Gateway Out3"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "freeze_cntr3"
      SrcPort		      2
      Points		      [25, 0; 0, 30; 260, 0; 0, 70]
      DstBlock		      "bram_power2_odd"
      DstPort		      3
    }
    Line {
      SrcBlock		      "reg_shift"
      SrcPort		      1
      Points		      [15, 0; 0, 50]
      DstBlock		      "fft_wideband_real"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Constant2"
      SrcPort		      1
      DstBlock		      "reg_shift"
      DstPort		      1
    }
    Line {
      SrcBlock		      "freeze_cntr"
      SrcPort		      2
      Points		      [20, 0; 0, 30; 260, 0; 0, 80]
      DstBlock		      "bram_power_even"
      DstPort		      3
    }
    Line {
      SrcBlock		      "freeze_cntr"
      SrcPort		      1
      Points		      [290, 0; 0, 80]
      DstBlock		      "bram_power_even"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant1"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "reg_power_bitselect"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reg_power_bitselect"
      SrcPort		      1
      DstBlock		      "Slice1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "bitselect_1"
      SrcPort		      1
      Points		      [230, 0]
      Branch {
	DstBlock		"bram_power_even"
	DstPort			2
      }
      Branch {
	Points			[0, 50; 330, 0; 0, 110]
	DstBlock		"Gateway Out7"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Slice1"
      SrcPort		      1
      Points		      [95, 0]
      Branch {
	DstBlock		"bitselect_1"
	DstPort			1
      }
      Branch {
	Points			[0, 165]
	DstBlock		"bitselect_2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Constant4"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "reg_power2_bitselect"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reg_power2_bitselect"
      SrcPort		      1
      DstBlock		      "Slice4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "bitselect_2"
      SrcPort		      1
      Points		      [140, 0]
      Branch {
	DstBlock		"bram_power_odd"
	DstPort			2
      }
      Branch {
	Points			[0, 45]
	DstBlock		"Gateway Out"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "bitselect_3"
      SrcPort		      1
      Points		      [130, 0]
      Branch {
	DstBlock		"bram_power2_even"
	DstPort			2
      }
      Branch {
	Points			[0, 45; 250, 0; 0, -120]
	DstBlock		"Gateway Out1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Slice4"
      SrcPort		      1
      Points		      [15, 0; 0, 235]
      Branch {
	DstBlock		"bitselect_3"
	DstPort			1
      }
      Branch {
	Points			[0, 155]
	DstBlock		"bitselect_4"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "bitselect_4"
      SrcPort		      1
      Points		      [0, 5; 130, 0]
      Branch {
	DstBlock		"bram_power2_odd"
	DstPort			2
      }
      Branch {
	Points			[0, 75; 275, 0; 0, -255]
	DstBlock		"Gateway Out2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "reg_arm"
      SrcPort		      1
      DstBlock		      "arm_pulse"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sim_step_arm"
      SrcPort		      1
      DstBlock		      "reg_arm"
      DstPort		      1
    }
    Line {
      SrcBlock		      "FromARMReset1"
      SrcPort		      1
      DstBlock		      "sync_delay"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant5"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "reg_power2_bfacc_bitselect"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reg_power2_bfacc_bitselect"
      SrcPort		      1
      DstBlock		      "Slice2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reint_bp_0"
      SrcPort		      1
      DstBlock		      "cram"
      DstPort		      3
    }
    Line {
      SrcBlock		      "reint_bp_1"
      SrcPort		      1
      DstBlock		      "cram"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Slice2"
      SrcPort		      1
      Points		      [75, 0]
      Branch {
	Points			[0, -5]
	DstBlock		"bitselect_5"
	DstPort			1
      }
      Branch {
	DstBlock		"bitselect_6"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "power^2_delay"
      SrcPort		      1
      Points		      [420, 0; 0, 450]
      DstBlock		      "vacc"
      DstPort		      1
    }
    Line {
      SrcBlock		      "arm_delay1"
      SrcPort		      1
      Points		      [45, 0; 0, -205]
      Branch {
	Points			[0, -170]
	Branch {
	  Points		  [0, -170]
	  Branch {
	    DstBlock		    "freeze_cntr1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -170]
	    DstBlock		    "freeze_cntr"
	    DstPort		    1
	  }
	}
	Branch {
	  DstBlock		  "freeze_cntr2"
	  DstPort		  1
	}
      }
      Branch {
	DstBlock		"freeze_cntr3"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "pfb_fir_real"
      SrcPort		      1
      Points		      [75, 0; 0, -65]
      DstBlock		      "fft_wideband_real"
      DstPort		      1
    }
    Line {
      SrcBlock		      "pfb_fir_real"
      SrcPort		      2
      Points		      [105, 0]
      DstBlock		      "fft_wideband_real"
      DstPort		      3
    }
    Line {
      SrcBlock		      "pfb_fir_real"
      SrcPort		      3
      Points		      [105, 0]
      DstBlock		      "fft_wideband_real"
      DstPort		      4
    }
    Line {
      SrcBlock		      "pfb_fir_real"
      SrcPort		      4
      Points		      [45, 0; 0, 25]
      DstBlock		      "fft_wideband_real"
      DstPort		      5
    }
    Line {
      SrcBlock		      "pfb_fir_real"
      SrcPort		      5
      Points		      [30, 0; 0, 40]
      DstBlock		      "fft_wideband_real"
      DstPort		      6
    }
    Line {
      SrcBlock		      "bitselect_delay"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "power_delay1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "bitselect_delay1"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "power_delay2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "bitselect_delay2"
      SrcPort		      1
      DstBlock		      "power^2_delay"
      DstPort		      1
    }
    Line {
      SrcBlock		      "bitselect_5"
      SrcPort		      1
      Points		      [0, 0; 15, 0]
      Branch {
	Points			[0, -15]
	DstBlock		"power1_2"
	DstPort			1
      }
      Branch {
	Points			[0, 10]
	DstBlock		"power1_2"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "bitselect_6"
      SrcPort		      1
      Points		      [15, 0]
      Branch {
	Points			[0, -15]
	DstBlock		"power2_2"
	DstPort			1
      }
      Branch {
	Points			[0, 10]
	DstBlock		"power2_2"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "power1_2"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "reint_bp_0"
      DstPort		      1
    }
    Line {
      SrcBlock		      "power2_2"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "reint_bp_1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sync_delay"
      SrcPort		      1
      DstBlock		      "cnt_accumulations"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reint_bp_2"
      SrcPort		      1
      DstBlock		      "Slice5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reint_bp_3"
      SrcPort		      1
      DstBlock		      "Slice6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice5"
      SrcPort		      1
      Points		      [70, 0]
      Branch {
	Points			[0, 160]
	DstBlock		"bitselect_5"
	DstPort			2
      }
      Branch {
	DstBlock		"bitselect_delay"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Slice6"
      SrcPort		      1
      Points		      [50, 0]
      Branch {
	DstBlock		"bitselect_delay1"
	DstPort			1
      }
      Branch {
	Points			[0, 160]
	DstBlock		"bitselect_6"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "reint_bp_4"
      SrcPort		      1
      DstBlock		      "cram"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reint_bp_5"
      SrcPort		      1
      DstBlock		      "cram"
      DstPort		      2
    }
    Line {
      SrcBlock		      "arm_pulse"
      SrcPort		      1
      Points		      [45, 0]
      Branch {
	DstBlock		"GotoARMReset"
	DstPort			1
      }
      Branch {
	Points			[0, -140]
	DstBlock		"sync_generator"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      5
      DstBlock		      "Terminator"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      6
      DstBlock		      "Terminator1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      7
      DstBlock		      "Terminator2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      8
      DstBlock		      "Terminator3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      9
      DstBlock		      "Terminator4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      10
      DstBlock		      "Terminator5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      11
      DstBlock		      "Terminator6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      12
      DstBlock		      "Terminator7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      13
      DstBlock		      "Terminator8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      14
      DstBlock		      "Terminator9"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      15
      DstBlock		      "Terminator10"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      16
      DstBlock		      "Terminator11"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      17
      DstBlock		      "Terminator12"
      DstPort		      1
    }
    Line {
      SrcBlock		      "freeze_cntr"
      SrcPort		      3
      DstBlock		      "Terminator13"
      DstPort		      1
    }
    Line {
      SrcBlock		      "freeze_cntr1"
      SrcPort		      3
      DstBlock		      "Terminator14"
      DstPort		      1
    }
    Line {
      SrcBlock		      "freeze_cntr2"
      SrcPort		      3
      DstBlock		      "Terminator15"
      DstPort		      1
    }
    Line {
      SrcBlock		      "freeze_cntr3"
      SrcPort		      3
      DstBlock		      "Terminator16"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out4"
      SrcPort		      1
      DstBlock		      "Scope_data"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out5"
      SrcPort		      1
      DstBlock		      "Scope_data"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gateway Out6"
      SrcPort		      1
      DstBlock		      "Scope_data"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Gateway Out7"
      SrcPort		      1
      DstBlock		      "Scope_data"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Gateway Out"
      SrcPort		      1
      Points		      [15, 0; 0, 5]
      DstBlock		      "Scope_data"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Gateway Out1"
      SrcPort		      1
      Points		      [15, 0; 0, 5]
      DstBlock		      "Scope_data"
      DstPort		      6
    }
    Line {
      SrcBlock		      "Gateway Out2"
      SrcPort		      1
      Points		      [15, 0; 0, 5]
      DstBlock		      "Scope_data"
      DstPort		      7
    }
    Line {
      SrcBlock		      "Gateway Out3"
      SrcPort		      1
      Points		      [15, 0; 0, 5]
      DstBlock		      "Scope_data"
      DstPort		      8
    }
    Line {
      SrcBlock		      "gpio"
      SrcPort		      1
      Points		      [10, 0; 0, -40]
      DstBlock		      "arm_pulse"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Reinterpret"
      SrcPort		      1
      Points		      [25, 0; 0, 5]
      DstBlock		      "Concat"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Reinterpret1"
      SrcPort		      1
      Points		      [20, 0; 0, 5]
      DstBlock		      "Concat"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Reinterpret2"
      SrcPort		      1
      DstBlock		      "Concat"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Reinterpret3"
      SrcPort		      1
      Points		      [20, 0; 0, -5]
      DstBlock		      "Concat"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Concat"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "bram_time_scope"
      DstPort		      2
    }
    Line {
      SrcBlock		      "freeze_cntr4"
      SrcPort		      1
      Points		      [10, 0; 0, -160]
      DstBlock		      "bram_time_scope"
      DstPort		      1
    }
    Line {
      SrcBlock		      "freeze_cntr4"
      SrcPort		      2
      Points		      [25, 0]
      DstBlock		      "bram_time_scope"
      DstPort		      3
    }
    Line {
      SrcBlock		      "reg_time_scope"
      SrcPort		      1
      DstBlock		      "Slice7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "posedge1"
      SrcPort		      1
      DstBlock		      "freeze_cntr4"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Slice7"
      SrcPort		      1
      Points		      [0, 0; 45, 0]
      Branch {
	DstBlock		"posedge1"
	DstPort			1
      }
      Branch {
	Points			[0, -50]
	DstBlock		"coeff_delay1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "coeff_delay1"
      SrcPort		      1
      Points		      [80, 0; 0, 30]
      DstBlock		      "freeze_cntr4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "freeze_cntr4"
      SrcPort		      3
      DstBlock		      "Terminator17"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Pulse\nGenerator"
      SrcPort		      1
      DstBlock		      "reg_time_scope"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sim_step_arm1"
      SrcPort		      1
      DstBlock		      "gpio"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Inverter"
      SrcPort		      1
      Points		      [550, 0; 0, 40]
      Branch {
	DstBlock		"gpio1"
	DstPort			1
      }
      Branch {
	Points			[0, 30; 195, 0; 0, 155]
	DstBlock		"Gateway Out6"
	DstPort			1
      }
    }
    Annotation {
      Name		      "left"
      Position		      [5492, 2660]
    }
    Annotation {
      Name		      "KSRBL\nAuthor: Zhiwei Liu\nVersion: 1.2\nJuly 2"
"008"
      Position		      [201, 55]
      HorizontalAlignment     "left"
      DropShadow	      on
    }
    Annotation {
      Name		      "n * LCM(reorder_order=2,taps*clksperFFT=4*1024="
"4096,\nclksperacc=(acclen+1)*veclen=4*1024=4096)=4096"
      Position		      [252, 261]
    }
    Annotation {
      Name		      "min acclen for serializer = # of parallel input"
"s"
      Position		      [2332, 1127]
      DropShadow	      on
    }
    Annotation {
      Name		      "Real sampling at 1000MSa/sec\nto give B/W of 0-"
"500MHz"
      Position		      [194, 766]
    }
    Annotation {
      Name		      "Unsigned, 18-bits, b.p. at 12\nCoefficient by w"
"hich to scale the output of the FFT."
      Position		      [1132, 202]
      HorizontalAlignment     "left"
      DropShadow	      on
    }
    Annotation {
      Name		      "Selects which 32-bits from 48 are outputted.\n0"
" is lowest 32-bits.\n2 is highest 32-bits."
      Position		      [2377, 147]
      HorizontalAlignment     "left"
      DropShadow	      on
    }
    Annotation {
      Name		      "Selects which 16-bits from 32.\n0 is lowest 16-"
"bits.\n4 is highest 16-bits."
      Position		      [1837, 857]
      HorizontalAlignment     "left"
      DropShadow	      on
    }
  }
}
MatData {
  NumRecords		  105
  DataRecord {
    Tag			    DataTag104
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \\-=L 0"
  }
  DataRecord {
    Tag			    DataTag103
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \\-=L 0"
  }
  DataRecord {
    Tag			    DataTag102
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \\-=L 0"
  }
  DataRecord {
    Tag			    DataTag101
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \\-=L 0"
  }
  DataRecord {
    Tag			    DataTag100
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 $\"7I!@"
  }
  DataRecord {
    Tag			    DataTag99
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 W\\OR 0"
  }
  DataRecord {
    Tag			    DataTag98
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 3\\\"H P"
  }
  DataRecord {
    Tag			    DataTag97
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 RR!- 0"
  }
  DataRecord {
    Tag			    DataTag96
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag95
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag94
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag93
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag92
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag91
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag90
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 >,R5!0"
  }
  DataRecord {
    Tag			    DataTag89
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 A^RE P"
  }
  DataRecord {
    Tag			    DataTag88
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 KI\\B!0"
  }
  DataRecord {
    Tag			    DataTag87
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 LV'7!@"
  }
  DataRecord {
    Tag			    DataTag86
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 9-:Z 0"
  }
  DataRecord {
    Tag			    DataTag85
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 >,R5!0"
  }
  DataRecord {
    Tag			    DataTag84
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 A^RE P"
  }
  DataRecord {
    Tag			    DataTag83
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 KI\\B!0"
  }
  DataRecord {
    Tag			    DataTag82
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 U#3V!@"
  }
  DataRecord {
    Tag			    DataTag81
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 XZP,!0"
  }
  DataRecord {
    Tag			    DataTag80
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 >,R5!0"
  }
  DataRecord {
    Tag			    DataTag79
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 A^RE P"
  }
  DataRecord {
    Tag			    DataTag78
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 KI\\B!0"
  }
  DataRecord {
    Tag			    DataTag77
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ]0<5!P"
  }
  DataRecord {
    Tag			    DataTag76
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 8H->  "
  }
  DataRecord {
    Tag			    DataTag75
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 >,R5!0"
  }
  DataRecord {
    Tag			    DataTag74
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 A^RE P"
  }
  DataRecord {
    Tag			    DataTag73
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 KI\\B!0"
  }
  DataRecord {
    Tag			    DataTag72
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 %MLS!P"
  }
  DataRecord {
    Tag			    DataTag71
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 X5FP P"
  }
  DataRecord {
    Tag			    DataTag70
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 FY)Q!P"
  }
  DataRecord {
    Tag			    DataTag69
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \\W=_!@"
  }
  DataRecord {
    Tag			    DataTag68
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \\W=_!@"
  }
  DataRecord {
    Tag			    DataTag67
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 <[![ @"
  }
  DataRecord {
    Tag			    DataTag66
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 4_-O @"
  }
  DataRecord {
    Tag			    DataTag65
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag64
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag63
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 Y?HD  "
  }
  DataRecord {
    Tag			    DataTag62
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag61
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag60
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 94T:  "
  }
  DataRecord {
    Tag			    DataTag59
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag58
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag57
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 3Z%Q!P"
  }
  DataRecord {
    Tag			    DataTag56
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag55
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag54
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 3Z%Q!P"
  }
  DataRecord {
    Tag			    DataTag53
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 /$^M!@"
  }
  DataRecord {
    Tag			    DataTag52
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag51
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag50
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 UR&Q!@"
  }
  DataRecord {
    Tag			    DataTag49
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 T63<!0"
  }
  DataRecord {
    Tag			    DataTag48
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag47
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag46
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 0(J1!0"
  }
  DataRecord {
    Tag			    DataTag45
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 T%)C @"
  }
  DataRecord {
    Tag			    DataTag44
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag43
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag42
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 :53B 0"
  }
  DataRecord {
    Tag			    DataTag41
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 <.+J!@"
  }
  DataRecord {
    Tag			    DataTag40
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag39
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag38
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ^,@F!@"
  }
  DataRecord {
    Tag			    DataTag37
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ;]!Q P"
  }
  DataRecord {
    Tag			    DataTag36
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag35
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag34
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 /PL- 0"
  }
  DataRecord {
    Tag			    DataTag33
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ;K[X!P"
  }
  DataRecord {
    Tag			    DataTag32
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag31
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag30
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 <]I<  "
  }
  DataRecord {
    Tag			    DataTag29
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 #. _! "
  }
  DataRecord {
    Tag			    DataTag28
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag27
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag26
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 *+1#!@"
  }
  DataRecord {
    Tag			    DataTag25
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \"\\[&  "
  }
  DataRecord {
    Tag			    DataTag24
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag23
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag22
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 S(=#!0"
  }
  DataRecord {
    Tag			    DataTag21
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \"KQ-!0"
  }
  DataRecord {
    Tag			    DataTag20
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag19
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag18
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 *B%<!0"
  }
  DataRecord {
    Tag			    DataTag17
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 :S3* @"
  }
  DataRecord {
    Tag			    DataTag16
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \":K4 0"
  }
  DataRecord {
    Tag			    DataTag15
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \"0W+!0"
  }
  DataRecord {
    Tag			    DataTag14
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 _AU7 0"
  }
  DataRecord {
    Tag			    DataTag13
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 PW/C  "
  }
  DataRecord {
    Tag			    DataTag12
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 (98% P"
  }
  DataRecord {
    Tag			    DataTag11
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag10
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag9
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag8
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag7
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \"0W+!0"
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ?T:P @"
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 W\\OR 0"
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    >!H   8    (     @         %    "
"\"     $    !     0         %  0 !@    $    ,    <V%V960 =V]R:P        X    0"
"#0  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@ "
"  !S:&%R960       !C;VUP:6QA=&EO;@ .    \" 0   8    (     @         %    \"  "
"   $    !     0         %  0 $P    $   \"%    8V]M<&EL871I;VX          &-O;7!"
"I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?"
"=F)I=',           !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L      X  "
"  X    !@    @    $          4    (     0    <    !         !     '    =&%R9V"
"5T,@ .    N $   8    (     @         %    \"     $    !     0         %  0 !P"
"    $    .    :V5Y<P   '9A;'5E<P    X   \"X    !@    @    !          4    (  "
"   0    (    !          X   !     !@    @    $          4    (     0    L    "
"!         !     +    2$1,($YE=&QI<W0       X   !     !@    @    $          4 "
"   (     0    L    !         !     +    3D=#($YE=&QI<W0       X   \"H    !@  "
"  @    !          4    (     0    (    !          X    X    !@    @    $     "
"     4    (     0    <    !         !     '    =&%R9V5T,0 .    .     8    (  "
"  !          %    \"     $    '     0         0    !P   '1A<F=E=#( #@   #    "
" &    \"     0         !0    @    !     0    $         $  ! #$    .    ,     "
"8    (    !          %    \"     $    #     0         0  , ;V9F  X   !(    !@"
"    @    $          4    (     0   !<    !         !     7    179E<GEW:&5R92!"
"I;B!3=6)3>7-T96T #@   $@    &    \"     0         !0    @    !    &     $    "
"     $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !      "
"    %    \"     $    #     0         0  , ;V9F  X   \"H\"   !@    @    \"    "
"      4    (     0    $    !          4 !  (     0   !    !T87)G970Q '1A<F=E="
"#( #@   . #   &    \"     (         !0    @    !     0    $         !0 $ !   "
"  !    P    'AI;&EN>&9A;6EL>0    !P87)T                <W!E960              '"
"!A8VMA9V4           !S>6YT:&5S:7-?=&]O;   9&ER96-T;W)Y         '1E<W1B96YC:  "
"       !S>7-C;&M?<&5R:6]D    8V]R95]G96YE<F%T:6]N ')U;E]C;W)E9V5N      !E=F%L"
"7V9I96QD        8VQO8VM?;&]C          X    X    !@    @    $          4    ( "
"    0    @    !         !     (    5FER=&5X,E .    .     8    (    !         "
" %    \"     $    '     0         0    !P   'AC,G9P-3  #@   #     &    \"    "
" 0         !0    @    !     @    $         $  \" \"TW   .    .     8    (    "
"!          %    \"     $    &     0         0    !@   &9F,3$U,@  #@   #     &"
"    \"     0         !0    @    !     P    $         $  # %A35  .    2     8 "
"   (    !          %    \"     $    2     0         0    $@   \"XO=&5S=&)L;V-"
"K+W-Y<V=E;@        X    P    !@    @    $          4    (     0    ,    !    "
"     !   P!O9F8 #@   #     &    \"     0         !0    @    !     @    $     "
"    $  \" #$P   .    2     8    (    !          %    \"     $    8     0     "
"    0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $       "
"   4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0        "
" !0    @    !     0    $         $  ! #     .    ,     8    (    !          %"
"    \"                0         0          X   !P!   !@    @    \"          4"
"    (     0    $    !          4 !  3     0   -$   !N9V-?8V]N9FEG            "
"<WEN=&AE<VES7VQA;F=U86=E '-Y;G1H97-I<U]T;V]L      !X:6QI;GAF86UI;'D         <"
"&%R=                    '-P965D                  !T97-T8F5N8V@             <&"
"%C:V%G90               &1I<F5C=&]R>0            !S>7-C;&M?<&5R:6]D        8VQ"
"O8VM?;&]C                       .    Z     8    (     @         %    \"     $"
"    !     0         %  0 %0    $    J    :6YC;'5D95]C;&]C:W=R87!P97( :6YC;'5D"
"95]C9@                      #@   #@    &    \"     8         !0    @    !    "
" 0    $         \"0    @           #P/PX    X    !@    @    &          4    ("
"     0    $    !          D    (               .    ,     8    (    !        "
"  %    \"     $    $     0         0  0 5DA$3 X    P    !@    @    $         "
" 4    (     0    ,    !         !   P!84U0 #@   #@    &    \"     0         !"
"0    @    !    \"     $         $     @   !6:7)T97@R4 X    X    !@    @    $ "
"         4    (     0    <    !         !     '    >&,R=G U,  .    ,     8   "
" (    !          %    \"     $    \"     0         0  ( +3<   X    P    !@   "
" @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \""
"     0         !0    @    !    !@    $         $     8   !F9C$Q-3(   X   !0  "
"  !@    @    $          4    (     0   !H    !         !     :    +B]K<W)B;%"
"\\T:S1T7VAD=')I9R]S>7-G96X        .    .     8    (    !          %    \"    "
" $    &     0         0    !@   #,N.3 V,P  #@   #     &    \"     0         !"
"0    @               $         $          .    $ T   8    (     @         %  "
"  \"     $    !     0         %  0 #     $    8    <VAA<F5D        8V]M<&EL87"
"1I;VX #@    @$   &    \"     (         !0    @    !     0    $         !0 $ !"
",    !    A0   &-O;7!I;&%T:6]N          !C;VUP:6QA=&EO;E]L=70     <VEM=6QI;FM"
"?<&5R:6]D     &EN8W)?;F5T;&ES=         !T<FEM7W9B:71S            9&)L7V]V<F0 "
"             &1E<')E8V%T961?8V]N=')O;      .    .     8    (    !          % "
"   \"     $    '     0         0    !P   '1A<F=E=#( #@   +@!   &    \"     ( "
"        !0    @    !     0    $         !0 $  <    !    #@   &ME>7,   !V86QU9"
"7,    .    N     8    (     0         %    \"     $    \"     0         .    "
"0     8    (    !          %    \"     $    +     0         0    \"P   $A$3\""
"!.971L:7-T       .    0     8    (    !          %    \"     $    +     0    "
"     0    \"P   $Y'0R!.971L:7-T       .    J     8    (     0         %    \""
"     $    \"     0         .    .     8    (    !          %    \"     $    '"
"     0         0    !P   '1A<F=E=#$ #@   #@    &    \"     0         !0    @ "
"   !    !P    $         $     <   !T87)G970R  X    P    !@    @    $         "
" 4    (     0    $    !         !   0 Q    #@   #     &    \"     0         !"
"0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %  "
"  \"     $    7     0         0    %P   $5V97)Y=VAE<F4@:6X@4W5B4WES=&5M  X   "
"!(    !@    @    $          4    (     0   !@    !         !     8    06-C;W)"
"D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0    @    !     P "
"   $         $  # &]F9@ .    J @   8    (     @         %    \"     $    !   "
"  0         %  0 \"     $    0    =&%R9V5T,0!T87)G970R  X   #@ P  !@    @    "
"\"          4    (     0    $    !          4 !  0     0   ,    !X:6QI;GAF86U"
"I;'D     <&%R=                '-P965D              !P86-K86=E            <WEN"
"=&AE<VES7W1O;VP  &1I<F5C=&]R>0        !T97-T8F5N8V@         <WES8VQK7W!E<FEO9"
"    &-O<F5?9V5N97)A=&EO;@!R=6Y?8V]R96=E;@      979A;%]F:65L9        &-L;V-K7V"
"QO8P         .    .     8    (    !          %    \"     $    (     0        "
" 0    \"    %9I<G1E>#)0#@   #@    &    \"     0         !0    @    !    !P   "
" $         $     <   !X8S)V<#4P  X    P    !@    @    $          4    (     0"
"    (    !         !   @ M-P  #@   #@    &    \"     0         !0    @    !  "
"  !@    $         $     8   !F9C$Q-3(   X    P    !@    @    $          4    "
"(     0    ,    !         !   P!84U0 #@   $@    &    \"     0         !0    @"
"    !    $@    $         $    !(    N+W1E<W1B;&]C:R]S>7-G96X        .    ,   "
"  8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    "
"!@    @    $          4    (     0    (    !         !   @ Q,   #@   $@    & "
"   \"     0         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@="
"&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \"     $    #     0  "
"       0  , ;V9F  X    P    !@    @    $          4    (     0    $    !     "
"    !   0 P    #@   #     &    \"     0         !0    @               $      "
"   $          .    < 0   8    (     @         %    \"     $    !     0       "
"  %  0 $P    $   #1    ;F=C7V-O;F9I9P           '-Y;G1H97-I<U]L86YG=6%G90!S>6"
"YT:&5S:7-?=&]O;       >&EL:6YX9F%M:6QY         '!A<G0                   !S<&5"
"E9                   =&5S=&)E;F-H             '!A8VMA9V4               !D:7)E"
"8W1O<GD             <WES8VQK7W!E<FEO9        &-L;V-K7VQO8P                   "
"   #@   .@    &    \"     (         !0    @    !     0    $         !0 $ !4  "
"  !    *@   &EN8VQU9&5?8VQO8VMW<F%P<&5R &EN8VQU9&5?8V8                       "
"X    X    !@    @    &          4    (     0    $    !          D    (       "
"     \\#\\.    .     8    (    !@         %    \"     $    !     0         ) "
"   \"               #@   #     &    \"     0         !0    @    !    !     $ "
"        $  $ %9(1$P.    ,     8    (    !          %    \"     $    #     0  "
"       0  , 6%-4  X    X    !@    @    $          4    (     0    @    !     "
"    !     (    5FER=&5X,E .    .     8    (    !          %    \"     $    ' "
"    0         0    !P   'AC,G9P-3  #@   #     &    \"     0         !0    @  "
"  !     @    $         $  \" \"TW   .    ,     8    (    !          %    \"  "
"   $    #     0         0  , ;V9F  X    X    !@    @    $          4    (    "
" 0    8    !         !     &    9F8Q,34R   .    4     8    (    !          % "
"   \"     $    :     0         0    &@   \"XO:W-R8FQ?-&LT=%]H9'1R:6<O<WES9V5N"
"        #@   #@    &    \"     0         !0    @    !    !@    $         $   "
"  8    S+CDP-C,   X    P    !@    @    $          4    (               !     "
"    !          "
  }
}
