"subslice mask %04x\n"	,	L_10
SKL_DFSM_PIPE_B_DISABLE	,	V_85
DIV_ROUND_UP	,	F_17
eu_per_ss	,	V_44
dev_priv	,	V_5
FUSE_STRAP	,	V_70
pch_type	,	V_75
"has slice power gating: %s\n"	,	L_14
gen9_sseu_info_init	,	F_14
"n"	,	L_16
subslice_mask	,	V_20
s_max	,	V_31
GEN8_FUSE2	,	V_39
num_sprites	,	V_65
DRM_DEBUG_DRIVER	,	F_5
CHV_FUSE_GT	,	V_17
ARRAY_SIZE	,	F_3
i915	,	V_66
fuse2	,	V_36
sseu	,	V_14
mkwrite_device_info	,	F_9
intel_platform_name	,	F_1
IS_SS_DISABLED	,	F_22
HAS_PCH_SPLIT	,	F_34
SFUSE_STRAP_FUSE_LOCK	,	V_77
IS_BXT_REVID	,	F_39
has_llc	,	V_88
PRINT_FLAG	,	F_6
IS_KABYLAKE	,	F_19
eu_total	,	V_23
eu_disable	,	V_37
n_disabled	,	V_59
invalid	,	V_82
IS_BROXTON	,	F_21
num_scalers	,	V_61
device	,	V_11
IS_GEMINILAKE	,	F_27
sseu_subslice_total	,	F_13
DRM_INFO	,	F_31
has_snoop	,	V_87
IS_CHERRYVIEW	,	F_30
GEN8_EU_DIS2_S2_MASK	,	V_58
CHV_FGT_EU_DIS_SS0_R0_MASK	,	V_21
I915_READ	,	F_10
"has EU power gating: %s\n"	,	L_18
GEN8_F2_S_ENA_MASK	,	V_40
intel_device_info_dump	,	F_4
GEN8_EU_DIS0_S1_SHIFT	,	V_53
gen	,	V_8
fuse	,	V_15
GEN9_F2_SS_DIS_SHIFT	,	V_43
BXT_REVID_C0	,	V_47
DEV_INFO_FOR_EACH_FLAG	,	F_7
has_subslice_pg	,	V_29
cherryview_sseu_info_init	,	F_8
GEN9_EU_DISABLE	,	F_15
IS_GEN8	,	F_33
IS_GEN7	,	F_32
"Display disabled (module parameter)\n"	,	L_3
IS_GEN9	,	F_35
PIPE_B	,	V_63
num_pipes	,	V_68
PIPE_A	,	V_62
SKL_DFSM_PIPE_A_DISABLE	,	V_84
INTEL_INFO	,	F_38
PIPE_C	,	V_64
ss	,	V_35
u8	,	T_3
"slice total: %u\n"	,	L_8
IS_VALLEYVIEW	,	F_29
"EU per subslice: %u\n"	,	L_13
hweight32	,	F_12
drm_i915_private	,	V_4
"y"	,	L_15
has_eu_pg	,	V_30
slice_mask	,	V_18
intel_device_info	,	V_6
s	,	V_34
dfsm	,	V_79
intel_device_info_runtime_init	,	F_25
disabled_mask	,	V_81
num_bits	,	V_83
has_slice_pg	,	V_28
GEN8_F2_SS_DIS_MASK	,	V_49
eu_dis	,	V_16
hweight8	,	F_16
sseu_dev_info	,	V_13
BXT_REVID_A1	,	V_89
pdev	,	V_10
GEN8_EU_DIS0_S0_MASK	,	V_52
u32	,	T_2
broadwell_sseu_info_init	,	F_24
PCH_CPT	,	V_76
GEN8_EU_DISABLE1	,	V_54
GEN8_EU_DISABLE0	,	V_51
pipe	,	V_60
"slice mask: %04x\n"	,	L_7
GEN8_EU_DISABLE2	,	V_57
ILK_INTERNAL_DISPLAY_DISABLE	,	V_73
drm	,	V_9
"has subslice power gating: %s\n"	,	L_17
info	,	V_7
GEN8_EU_DIS1_S2_SHIFT	,	V_56
sfuse_strap	,	V_71
intel_platform	,	V_1
IS_SKYLAKE	,	F_18
eu_max	,	V_33
for_each_pipe	,	F_28
CHV_FGT_EU_DIS_SS0_R1_MASK	,	V_22
platform_names	,	V_3
"invalid pipe fuse configuration: 0x%x\n"	,	L_6
"EU total: %u\n"	,	L_12
"subslice total: %u\n"	,	L_9
revision	,	V_12
DRM_ERROR	,	F_36
min_eu_in_pool	,	V_48
name	,	T_1
GEN8_F2_S_ENA_SHIFT	,	V_41
has_pooled_eu	,	V_46
SKL_DFSM	,	V_80
CHV_FGT_EU_DIS_SS1_R0_MASK	,	V_25
"PipeC fused off\n"	,	L_5
ss_max	,	V_32
INTEL_REVID	,	F_23
"i915 device info: platform=%s gen=%i pciid=0x%04x rev=0x%02x"	,	L_2
SKL_DFSM_PIPE_C_DISABLE	,	V_86
GEN9_F2_SS_DIS_MASK	,	V_42
platform	,	V_2
WARN_ON_ONCE	,	F_2
SFUSE_STRAP_DISPLAY_DISABLED	,	V_74
CHV_FGT_DISABLE_SS0	,	V_19
"&lt;unknown&gt;"	,	L_1
"Display fused off, disabling\n"	,	L_4
IS_GEN9_LP	,	F_20
"subslice per slice: %u\n"	,	L_11
eu_per_subslice	,	V_27
INTEL_GEN	,	F_26
IS_BROADWELL	,	F_37
BIT	,	F_11
SFUSE_STRAP	,	V_72
IVB_PIPE_C_DISABLE	,	V_78
CHV_FGT_DISABLE_SS1	,	V_24
CHV_FGT_EU_DIS_SS1_R1_MASK	,	V_26
fuse_strap	,	V_69
eu_mask	,	V_38
GEN8_EU_DIS1_S1_MASK	,	V_55
subslice_7eu	,	V_45
GEN8_F2_SS_DIS_SHIFT	,	V_50
disable_display	,	V_67
