INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shubhanshu Agarwal/data/data.srcs/sources_1/new/data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shubhanshu Agarwal/data/data.srcs/sim_1/new/data_memory_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shubhanshu Agarwal/data/data.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
