cd fpga && make BOARD=pinout_v7
make[1]: Entering directory '/home/anatoly/Projects/Forest Colorlight Ethernet/verilog-ethernet/example/ColorLight 5A-75B/fpga/fpga'
echo "verilog_defaults -push" > fpga.ys
echo "verilog_defaults -add -defer" >> fpga.ys
for file in ../rtl/fpga.v ../rtl/fpga_core.v ../rtl/rst_gen.v ../rtl/lfsr_yosys.v ../lib/eth/rtl/iddr.v ../lib/eth/rtl/oddr.v ../lib/eth/rtl/ssio_ddr_in.v ../lib/eth/rtl/ssio_ddr_out.v ../lib/eth/rtl/rgmii_phy_if.v ../lib/eth/lib/axis/rtl/axis_async_fifo.v ../lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v ../lib/eth/rtl/axis_gmii_tx.v ../lib/eth/rtl/axis_gmii_rx.v ../lib/eth/rtl/eth_mac_1g.v ../lib/eth/rtl/eth_mac_1g_rgmii.v ../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v ../lib/eth/rtl/eth_axis_rx.v ../lib/eth/rtl/eth_axis_tx.v ../lib/eth/rtl/udp_complete.v ../lib/eth/rtl/udp_checksum_gen.v ../lib/eth/rtl/udp.v ../lib/eth/rtl/udp_ip_rx.v ../lib/eth/rtl/udp_ip_tx.v ../lib/eth/rtl/ip_complete.v ../lib/eth/rtl/ip.v ../lib/eth/rtl/ip_eth_rx.v ../lib/eth/rtl/ip_eth_tx.v ../lib/eth/rtl/ip_arb_mux.v ../lib/eth/rtl/ip_mux.v ../lib/eth/rtl/arp.v ../lib/eth/rtl/arp_cache.v ../lib/eth/rtl/arp_eth_rx.v ../lib/eth/rtl/arp_eth_tx.v ../lib/eth/rtl/eth_arb_mux.v ../lib/eth/rtl/eth_mux.v ../lib/eth/rtl/hash_11_bit.v ../lib/eth/lib/axis/rtl/arbiter.v ../lib/eth/lib/axis/rtl/priority_encoder.v ../lib/eth/lib/axis/rtl/axis_fifo.v ../lib/eth/lib/axis/rtl/sync_reset.v; do \
	echo "read_verilog $file" >> fpga.ys; \
done
echo "verilog_defaults -pop" >> fpga.ys
echo "attrmap -tocase keep -imap keep="true" keep=1 -imap keep="false" keep=0 -remove keep=0" >> fpga.ys
echo "synth_ecp5 -top fpga -json fpga.json -abc9" >> fpga.ys
yosys fpga.ys

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+1 (open-tool-forge build) (git sha1 62739f7b, gcc 9.3.0-17ubuntu1~20.04 -Os)


-- Executing script file `fpga.ys' --

1. Executing Verilog-2005 frontend: ../rtl/fpga.v
Parsing Verilog input from `../rtl/fpga.v' to AST representation.
Storing AST representation for module `$abstract\fpga'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../rtl/fpga_core.v
Parsing Verilog input from `../rtl/fpga_core.v' to AST representation.
Storing AST representation for module `$abstract\fpga_core'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../rtl/rst_gen.v
Parsing Verilog input from `../rtl/rst_gen.v' to AST representation.
Storing AST representation for module `$abstract\rst_gen'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../rtl/lfsr_yosys.v
Parsing Verilog input from `../rtl/lfsr_yosys.v' to AST representation.
Storing AST representation for module `$abstract\lfsr'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../lib/eth/rtl/iddr.v
Parsing Verilog input from `../lib/eth/rtl/iddr.v' to AST representation.
Storing AST representation for module `$abstract\iddr'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../lib/eth/rtl/oddr.v
Parsing Verilog input from `../lib/eth/rtl/oddr.v' to AST representation.
Storing AST representation for module `$abstract\oddr'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../lib/eth/rtl/ssio_ddr_in.v
Parsing Verilog input from `../lib/eth/rtl/ssio_ddr_in.v' to AST representation.
Storing AST representation for module `$abstract\ssio_ddr_in'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../lib/eth/rtl/ssio_ddr_out.v
Parsing Verilog input from `../lib/eth/rtl/ssio_ddr_out.v' to AST representation.
Storing AST representation for module `$abstract\ssio_ddr_out'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../lib/eth/rtl/rgmii_phy_if.v
Parsing Verilog input from `../lib/eth/rtl/rgmii_phy_if.v' to AST representation.
Storing AST representation for module `$abstract\rgmii_phy_if'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../lib/eth/lib/axis/rtl/axis_async_fifo.v
Parsing Verilog input from `../lib/eth/lib/axis/rtl/axis_async_fifo.v' to AST representation.
Storing AST representation for module `$abstract\axis_async_fifo'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v
Parsing Verilog input from `../lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v' to AST representation.
Storing AST representation for module `$abstract\axis_async_fifo_adapter'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../lib/eth/rtl/axis_gmii_tx.v
Parsing Verilog input from `../lib/eth/rtl/axis_gmii_tx.v' to AST representation.
Storing AST representation for module `$abstract\axis_gmii_tx'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ../lib/eth/rtl/axis_gmii_rx.v
Parsing Verilog input from `../lib/eth/rtl/axis_gmii_rx.v' to AST representation.
Storing AST representation for module `$abstract\axis_gmii_rx'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ../lib/eth/rtl/eth_mac_1g.v
Parsing Verilog input from `../lib/eth/rtl/eth_mac_1g.v' to AST representation.
Storing AST representation for module `$abstract\eth_mac_1g'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: ../lib/eth/rtl/eth_mac_1g_rgmii.v
Parsing Verilog input from `../lib/eth/rtl/eth_mac_1g_rgmii.v' to AST representation.
Storing AST representation for module `$abstract\eth_mac_1g_rgmii'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: ../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v
Parsing Verilog input from `../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v' to AST representation.
Storing AST representation for module `$abstract\eth_mac_1g_rgmii_fifo'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: ../lib/eth/rtl/eth_axis_rx.v
Parsing Verilog input from `../lib/eth/rtl/eth_axis_rx.v' to AST representation.
Storing AST representation for module `$abstract\eth_axis_rx'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: ../lib/eth/rtl/eth_axis_tx.v
Parsing Verilog input from `../lib/eth/rtl/eth_axis_tx.v' to AST representation.
Storing AST representation for module `$abstract\eth_axis_tx'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: ../lib/eth/rtl/udp_complete.v
Parsing Verilog input from `../lib/eth/rtl/udp_complete.v' to AST representation.
Storing AST representation for module `$abstract\udp_complete'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: ../lib/eth/rtl/udp_checksum_gen.v
Parsing Verilog input from `../lib/eth/rtl/udp_checksum_gen.v' to AST representation.
Storing AST representation for module `$abstract\udp_checksum_gen'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: ../lib/eth/rtl/udp.v
Parsing Verilog input from `../lib/eth/rtl/udp.v' to AST representation.
Storing AST representation for module `$abstract\udp'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: ../lib/eth/rtl/udp_ip_rx.v
Parsing Verilog input from `../lib/eth/rtl/udp_ip_rx.v' to AST representation.
Storing AST representation for module `$abstract\udp_ip_rx'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: ../lib/eth/rtl/udp_ip_tx.v
Parsing Verilog input from `../lib/eth/rtl/udp_ip_tx.v' to AST representation.
Storing AST representation for module `$abstract\udp_ip_tx'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: ../lib/eth/rtl/ip_complete.v
Parsing Verilog input from `../lib/eth/rtl/ip_complete.v' to AST representation.
Storing AST representation for module `$abstract\ip_complete'.
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: ../lib/eth/rtl/ip.v
Parsing Verilog input from `../lib/eth/rtl/ip.v' to AST representation.
Storing AST representation for module `$abstract\ip'.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: ../lib/eth/rtl/ip_eth_rx.v
Parsing Verilog input from `../lib/eth/rtl/ip_eth_rx.v' to AST representation.
Storing AST representation for module `$abstract\ip_eth_rx'.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: ../lib/eth/rtl/ip_eth_tx.v
Parsing Verilog input from `../lib/eth/rtl/ip_eth_tx.v' to AST representation.
Storing AST representation for module `$abstract\ip_eth_tx'.
Successfully finished Verilog frontend.

28. Executing Verilog-2005 frontend: ../lib/eth/rtl/ip_arb_mux.v
Parsing Verilog input from `../lib/eth/rtl/ip_arb_mux.v' to AST representation.
Storing AST representation for module `$abstract\ip_arb_mux'.
Successfully finished Verilog frontend.

29. Executing Verilog-2005 frontend: ../lib/eth/rtl/ip_mux.v
Parsing Verilog input from `../lib/eth/rtl/ip_mux.v' to AST representation.
Storing AST representation for module `$abstract\ip_mux'.
Successfully finished Verilog frontend.

30. Executing Verilog-2005 frontend: ../lib/eth/rtl/arp.v
Parsing Verilog input from `../lib/eth/rtl/arp.v' to AST representation.
Storing AST representation for module `$abstract\arp'.
Successfully finished Verilog frontend.

31. Executing Verilog-2005 frontend: ../lib/eth/rtl/arp_cache.v
Parsing Verilog input from `../lib/eth/rtl/arp_cache.v' to AST representation.
Storing AST representation for module `$abstract\arp_cache'.
Successfully finished Verilog frontend.

32. Executing Verilog-2005 frontend: ../lib/eth/rtl/arp_eth_rx.v
Parsing Verilog input from `../lib/eth/rtl/arp_eth_rx.v' to AST representation.
Storing AST representation for module `$abstract\arp_eth_rx'.
Successfully finished Verilog frontend.

33. Executing Verilog-2005 frontend: ../lib/eth/rtl/arp_eth_tx.v
Parsing Verilog input from `../lib/eth/rtl/arp_eth_tx.v' to AST representation.
Storing AST representation for module `$abstract\arp_eth_tx'.
Successfully finished Verilog frontend.

34. Executing Verilog-2005 frontend: ../lib/eth/rtl/eth_arb_mux.v
Parsing Verilog input from `../lib/eth/rtl/eth_arb_mux.v' to AST representation.
Storing AST representation for module `$abstract\eth_arb_mux'.
Successfully finished Verilog frontend.

35. Executing Verilog-2005 frontend: ../lib/eth/rtl/eth_mux.v
Parsing Verilog input from `../lib/eth/rtl/eth_mux.v' to AST representation.
Storing AST representation for module `$abstract\eth_mux'.
Successfully finished Verilog frontend.

36. Executing Verilog-2005 frontend: ../lib/eth/rtl/hash_11_bit.v
Parsing Verilog input from `../lib/eth/rtl/hash_11_bit.v' to AST representation.
Storing AST representation for module `$abstract\hash_11_bit'.
Successfully finished Verilog frontend.

37. Executing Verilog-2005 frontend: ../lib/eth/lib/axis/rtl/arbiter.v
Parsing Verilog input from `../lib/eth/lib/axis/rtl/arbiter.v' to AST representation.
Storing AST representation for module `$abstract\arbiter'.
Successfully finished Verilog frontend.

38. Executing Verilog-2005 frontend: ../lib/eth/lib/axis/rtl/priority_encoder.v
Parsing Verilog input from `../lib/eth/lib/axis/rtl/priority_encoder.v' to AST representation.
Storing AST representation for module `$abstract\priority_encoder'.
Successfully finished Verilog frontend.

39. Executing Verilog-2005 frontend: ../lib/eth/lib/axis/rtl/axis_fifo.v
Parsing Verilog input from `../lib/eth/lib/axis/rtl/axis_fifo.v' to AST representation.
Storing AST representation for module `$abstract\axis_fifo'.
Successfully finished Verilog frontend.

40. Executing Verilog-2005 frontend: ../lib/eth/lib/axis/rtl/sync_reset.v
Parsing Verilog input from `../lib/eth/lib/axis/rtl/sync_reset.v' to AST representation.
Storing AST representation for module `$abstract\sync_reset'.
Successfully finished Verilog frontend.

41. Executing ATTRMAP pass (move or copy attributes).

42. Executing SYNTH_ECP5 pass.

42.1. Executing Verilog-2005 frontend: /home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_SLICE'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

42.2. Executing Verilog-2005 frontend: /home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

42.3. Executing HIERARCHY pass (managing design hierarchy).

42.4. Executing AST frontend in derive mode using pre-parsed AST for module `\fpga'.
Generating RTLIL representation for module `\fpga'.
../rtl/fpga.v:73: Warning: Identifier `\clk' is implicitly declared.
../rtl/fpga.v:74: Warning: Identifier `\clk90' is implicitly declared.
../rtl/fpga.v:84: Warning: Identifier `\locked' is implicitly declared.

42.4.1. Analyzing design hierarchy..
Top module:  \fpga
Parameter \TARGET = 56'01001100010000010101010001010100010010010100001101000101
Parameter \USE_CLK90 = 40'0100011001000001010011000101001101000101

42.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\fpga_core'.
Parameter \TARGET = 56'01001100010000010101010001010100010010010100001101000101
Parameter \USE_CLK90 = 40'0100011001000001010011000101001101000101
Generating RTLIL representation for module `$paramod$e6305bebaf168efceabcd857ba8db26d0b4f9f50\fpga_core'.

42.4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\rst_gen'.
Generating RTLIL representation for module `\rst_gen'.

42.4.4. Analyzing design hierarchy..
Top module:  \fpga
Used module:     $paramod$e6305bebaf168efceabcd857ba8db26d0b4f9f50\fpga_core
Used module:     \rst_gen
Parameter \DEPTH = 8192
Parameter \DATA_WIDTH = 8
Parameter \KEEP_ENABLE = 0
Parameter \ID_ENABLE = 0
Parameter \DEST_ENABLE = 0
Parameter \USER_ENABLE = 1
Parameter \USER_WIDTH = 1
Parameter \FRAME_FIFO = 0

42.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\axis_fifo'.
Parameter \DEPTH = 8192
Parameter \DATA_WIDTH = 8
Parameter \KEEP_ENABLE = 0
Parameter \ID_ENABLE = 0
Parameter \DEST_ENABLE = 0
Parameter \USER_ENABLE = 1
Parameter \USER_WIDTH = 1
Parameter \FRAME_FIFO = 0
Generating RTLIL representation for module `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo'.
Warning: Replacing memory \m_axis_pipe_reg with list of registers. See ../lib/eth/lib/axis/rtl/axis_fifo.v:281
Parameter \UDP_CHECKSUM_GEN_ENABLE = 0

42.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\udp_complete'.
Parameter \UDP_CHECKSUM_GEN_ENABLE = 0
Generating RTLIL representation for module `$paramod$407d95504e5ae864a58331e02b9e1159dadddae8\udp_complete'.

42.4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\eth_axis_tx'.
Generating RTLIL representation for module `\eth_axis_tx'.

42.4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\eth_axis_rx'.
Generating RTLIL representation for module `\eth_axis_rx'.
Parameter \TARGET = 56'01001100010000010101010001010100010010010100001101000101
Parameter \USE_CLK90 = 40'0100011001000001010011000101001101000101
Parameter \ENABLE_PADDING = 1
Parameter \MIN_FRAME_LENGTH = 64
Parameter \TX_FIFO_DEPTH = 4096
Parameter \TX_FRAME_FIFO = 1
Parameter \RX_FIFO_DEPTH = 4096
Parameter \RX_FRAME_FIFO = 1

42.4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\eth_mac_1g_rgmii_fifo'.
Parameter \TARGET = 56'01001100010000010101010001010100010010010100001101000101
Parameter \USE_CLK90 = 40'0100011001000001010011000101001101000101
Parameter \ENABLE_PADDING = 1
Parameter \MIN_FRAME_LENGTH = 64
Parameter \TX_FIFO_DEPTH = 4096
Parameter \TX_FRAME_FIFO = 1
Parameter \RX_FIFO_DEPTH = 4096
Parameter \RX_FRAME_FIFO = 1
Generating RTLIL representation for module `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo'.

42.4.10. Analyzing design hierarchy..
Top module:  \fpga
Used module:     $paramod$e6305bebaf168efceabcd857ba8db26d0b4f9f50\fpga_core
Used module:         $paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo
Used module:         $paramod$407d95504e5ae864a58331e02b9e1159dadddae8\udp_complete
Used module:         \eth_axis_tx
Used module:         \eth_axis_rx
Used module:         $paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo
Used module:     \rst_gen
Parameter \CHECKSUM_GEN_ENABLE = 0
Parameter \CHECKSUM_PAYLOAD_FIFO_DEPTH = 2048
Parameter \CHECKSUM_HEADER_FIFO_DEPTH = 8

42.4.11. Executing AST frontend in derive mode using pre-parsed AST for module `\udp'.
Parameter \CHECKSUM_GEN_ENABLE = 0
Parameter \CHECKSUM_PAYLOAD_FIFO_DEPTH = 2048
Parameter \CHECKSUM_HEADER_FIFO_DEPTH = 8
Generating RTLIL representation for module `$paramod$361a2147babe8b742b21ede18b2e250dcc051eda\udp'.
Parameter \ARP_CACHE_ADDR_WIDTH = 11
Parameter \ARP_REQUEST_RETRY_COUNT = 4
Parameter \ARP_REQUEST_RETRY_INTERVAL = 2000
Parameter \ARP_REQUEST_TIMEOUT = 30000

42.4.12. Executing AST frontend in derive mode using pre-parsed AST for module `\ip_complete'.
Parameter \ARP_CACHE_ADDR_WIDTH = 11
Parameter \ARP_REQUEST_RETRY_COUNT = 4
Parameter \ARP_REQUEST_RETRY_INTERVAL = 2000
Parameter \ARP_REQUEST_TIMEOUT = 30000
Generating RTLIL representation for module `$paramod$ebd4007eb1be06581fbe9dffd77fc1977a59903d\ip_complete'.
Parameter \S_COUNT = 2
Parameter \DATA_WIDTH = 8
Parameter \KEEP_ENABLE = 0
Parameter \ID_ENABLE = 0
Parameter \DEST_ENABLE = 0
Parameter \USER_ENABLE = 1
Parameter \USER_WIDTH = 1
Parameter \ARB_TYPE_ROUND_ROBIN = 0
Parameter \ARB_LSB_HIGH_PRIORITY = 1

42.4.13. Executing AST frontend in derive mode using pre-parsed AST for module `\ip_arb_mux'.
Parameter \S_COUNT = 2
Parameter \DATA_WIDTH = 8
Parameter \KEEP_ENABLE = 0
Parameter \ID_ENABLE = 0
Parameter \DEST_ENABLE = 0
Parameter \USER_ENABLE = 1
Parameter \USER_WIDTH = 1
Parameter \ARB_TYPE_ROUND_ROBIN = 0
Parameter \ARB_LSB_HIGH_PRIORITY = 1
Generating RTLIL representation for module `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux'.
Parameter \DEPTH = 4096
Parameter \S_DATA_WIDTH = 8
Parameter \S_KEEP_ENABLE = 0
Parameter \M_DATA_WIDTH = 8
Parameter \M_KEEP_ENABLE = 1'0
Parameter \M_KEEP_WIDTH = 1
Parameter \ID_ENABLE = 0
Parameter \DEST_ENABLE = 0
Parameter \USER_ENABLE = 1
Parameter \USER_WIDTH = 1
Parameter \PIPELINE_OUTPUT = 2
Parameter \FRAME_FIFO = 1
Parameter \USER_BAD_FRAME_VALUE = 1'1
Parameter \USER_BAD_FRAME_MASK = 1'1
Parameter \DROP_OVERSIZE_FRAME = 1
Parameter \DROP_BAD_FRAME = 1
Parameter \DROP_WHEN_FULL = 1

42.4.14. Executing AST frontend in derive mode using pre-parsed AST for module `\axis_async_fifo_adapter'.
Parameter \DEPTH = 4096
Parameter \S_DATA_WIDTH = 8
Parameter \S_KEEP_ENABLE = 0
Parameter \M_DATA_WIDTH = 8
Parameter \M_KEEP_ENABLE = 1'0
Parameter \M_KEEP_WIDTH = 1
Parameter \ID_ENABLE = 0
Parameter \DEST_ENABLE = 0
Parameter \USER_ENABLE = 1
Parameter \USER_WIDTH = 1
Parameter \PIPELINE_OUTPUT = 2
Parameter \FRAME_FIFO = 1
Parameter \USER_BAD_FRAME_VALUE = 1'1
Parameter \USER_BAD_FRAME_MASK = 1'1
Parameter \DROP_OVERSIZE_FRAME = 1
Parameter \DROP_BAD_FRAME = 1
Parameter \DROP_WHEN_FULL = 1
Generating RTLIL representation for module `$paramod$2d0df2c3c2101b97951c06d815fcfb9f7688034b\axis_async_fifo_adapter'.
Parameter \DEPTH = 4096
Parameter \S_DATA_WIDTH = 8
Parameter \S_KEEP_ENABLE = 1'0
Parameter \S_KEEP_WIDTH = 1
Parameter \M_DATA_WIDTH = 8
Parameter \M_KEEP_ENABLE = 0
Parameter \ID_ENABLE = 0
Parameter \DEST_ENABLE = 0
Parameter \USER_ENABLE = 1
Parameter \USER_WIDTH = 1
Parameter \PIPELINE_OUTPUT = 2
Parameter \FRAME_FIFO = 1
Parameter \USER_BAD_FRAME_VALUE = 1'1
Parameter \USER_BAD_FRAME_MASK = 1'1
Parameter \DROP_OVERSIZE_FRAME = 1
Parameter \DROP_BAD_FRAME = 1
Parameter \DROP_WHEN_FULL = 0

42.4.15. Executing AST frontend in derive mode using pre-parsed AST for module `\axis_async_fifo_adapter'.
Parameter \DEPTH = 4096
Parameter \S_DATA_WIDTH = 8
Parameter \S_KEEP_ENABLE = 1'0
Parameter \S_KEEP_WIDTH = 1
Parameter \M_DATA_WIDTH = 8
Parameter \M_KEEP_ENABLE = 0
Parameter \ID_ENABLE = 0
Parameter \DEST_ENABLE = 0
Parameter \USER_ENABLE = 1
Parameter \USER_WIDTH = 1
Parameter \PIPELINE_OUTPUT = 2
Parameter \FRAME_FIFO = 1
Parameter \USER_BAD_FRAME_VALUE = 1'1
Parameter \USER_BAD_FRAME_MASK = 1'1
Parameter \DROP_OVERSIZE_FRAME = 1
Parameter \DROP_BAD_FRAME = 1
Parameter \DROP_WHEN_FULL = 0
Generating RTLIL representation for module `$paramod$f6b3413bf60101d4ad7fe423e5d5cfee801dbbff\axis_async_fifo_adapter'.
Parameter \TARGET = 56'01001100010000010101010001010100010010010100001101000101
Parameter \IODDR_STYLE = 48'010010010100111101000100010001000101001000110010
Parameter \CLOCK_INPUT_STYLE = 1112884807
Parameter \USE_CLK90 = 40'0100011001000001010011000101001101000101
Parameter \ENABLE_PADDING = 1
Parameter \MIN_FRAME_LENGTH = 64

42.4.16. Executing AST frontend in derive mode using pre-parsed AST for module `\eth_mac_1g_rgmii'.
Parameter \TARGET = 56'01001100010000010101010001010100010010010100001101000101
Parameter \IODDR_STYLE = 48'010010010100111101000100010001000101001000110010
Parameter \CLOCK_INPUT_STYLE = 1112884807
Parameter \USE_CLK90 = 40'0100011001000001010011000101001101000101
Parameter \ENABLE_PADDING = 1
Parameter \MIN_FRAME_LENGTH = 64
Generating RTLIL representation for module `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii'.

42.4.17. Analyzing design hierarchy..
Top module:  \fpga
Used module:     $paramod$e6305bebaf168efceabcd857ba8db26d0b4f9f50\fpga_core
Used module:         $paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo
Used module:         $paramod$407d95504e5ae864a58331e02b9e1159dadddae8\udp_complete
Used module:             $paramod$361a2147babe8b742b21ede18b2e250dcc051eda\udp
Used module:             $paramod$ebd4007eb1be06581fbe9dffd77fc1977a59903d\ip_complete
Used module:             $paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux
Used module:         \eth_axis_tx
Used module:         \eth_axis_rx
Used module:         $paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo
Used module:             $paramod$2d0df2c3c2101b97951c06d815fcfb9f7688034b\axis_async_fifo_adapter
Used module:             $paramod$f6b3413bf60101d4ad7fe423e5d5cfee801dbbff\axis_async_fifo_adapter
Used module:             $paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii
Used module:     \rst_gen

42.4.18. Executing AST frontend in derive mode using pre-parsed AST for module `\udp_ip_tx'.
Generating RTLIL representation for module `\udp_ip_tx'.

42.4.19. Executing AST frontend in derive mode using pre-parsed AST for module `\udp_ip_rx'.
Generating RTLIL representation for module `\udp_ip_rx'.
Parameter \DEPTH = 4096
Parameter \DATA_WIDTH = 8
Parameter \KEEP_ENABLE = 0
Parameter \KEEP_WIDTH = 1
Parameter \LAST_ENABLE = 1
Parameter \ID_ENABLE = 0
Parameter \ID_WIDTH = 8
Parameter \DEST_ENABLE = 0
Parameter \DEST_WIDTH = 8
Parameter \USER_ENABLE = 1
Parameter \USER_WIDTH = 1
Parameter \PIPELINE_OUTPUT = 2
Parameter \FRAME_FIFO = 1
Parameter \USER_BAD_FRAME_VALUE = 1'1
Parameter \USER_BAD_FRAME_MASK = 1'1
Parameter \DROP_OVERSIZE_FRAME = 1
Parameter \DROP_BAD_FRAME = 1
Parameter \DROP_WHEN_FULL = 1

42.4.20. Executing AST frontend in derive mode using pre-parsed AST for module `\axis_async_fifo'.
Parameter \DEPTH = 4096
Parameter \DATA_WIDTH = 8
Parameter \KEEP_ENABLE = 0
Parameter \KEEP_WIDTH = 1
Parameter \LAST_ENABLE = 1
Parameter \ID_ENABLE = 0
Parameter \ID_WIDTH = 8
Parameter \DEST_ENABLE = 0
Parameter \DEST_WIDTH = 8
Parameter \USER_ENABLE = 1
Parameter \USER_WIDTH = 1
Parameter \PIPELINE_OUTPUT = 2
Parameter \FRAME_FIFO = 1
Parameter \USER_BAD_FRAME_VALUE = 1'1
Parameter \USER_BAD_FRAME_MASK = 1'1
Parameter \DROP_OVERSIZE_FRAME = 1
Parameter \DROP_BAD_FRAME = 1
Parameter \DROP_WHEN_FULL = 1
Generating RTLIL representation for module `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo'.
Warning: Replacing memory \m_axis_pipe_reg with list of registers. See ../lib/eth/lib/axis/rtl/axis_async_fifo.v:500
Parameter \PORTS = 2
Parameter \ARB_TYPE_ROUND_ROBIN = 0
Parameter \ARB_BLOCK = 1
Parameter \ARB_BLOCK_ACK = 1
Parameter \ARB_LSB_HIGH_PRIORITY = 1

42.4.21. Executing AST frontend in derive mode using pre-parsed AST for module `\arbiter'.
Parameter \PORTS = 2
Parameter \ARB_TYPE_ROUND_ROBIN = 0
Parameter \ARB_BLOCK = 1
Parameter \ARB_BLOCK_ACK = 1
Parameter \ARB_LSB_HIGH_PRIORITY = 1
Generating RTLIL representation for module `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter'.
Parameter \CACHE_ADDR_WIDTH = 11
Parameter \REQUEST_RETRY_COUNT = 4
Parameter \REQUEST_RETRY_INTERVAL = 2000
Parameter \REQUEST_TIMEOUT = 30000

42.4.22. Executing AST frontend in derive mode using pre-parsed AST for module `\arp'.
Parameter \CACHE_ADDR_WIDTH = 11
Parameter \REQUEST_RETRY_COUNT = 4
Parameter \REQUEST_RETRY_INTERVAL = 2000
Parameter \REQUEST_TIMEOUT = 30000
Generating RTLIL representation for module `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp'.

42.4.23. Executing AST frontend in derive mode using pre-parsed AST for module `\ip'.
Generating RTLIL representation for module `\ip'.
Parameter \S_COUNT = 2
Parameter \DATA_WIDTH = 8
Parameter \KEEP_ENABLE = 0
Parameter \ID_ENABLE = 0
Parameter \DEST_ENABLE = 0
Parameter \USER_ENABLE = 1
Parameter \USER_WIDTH = 1
Parameter \ARB_TYPE_ROUND_ROBIN = 0
Parameter \ARB_LSB_HIGH_PRIORITY = 1

42.4.24. Executing AST frontend in derive mode using pre-parsed AST for module `\eth_arb_mux'.
Parameter \S_COUNT = 2
Parameter \DATA_WIDTH = 8
Parameter \KEEP_ENABLE = 0
Parameter \ID_ENABLE = 0
Parameter \DEST_ENABLE = 0
Parameter \USER_ENABLE = 1
Parameter \USER_WIDTH = 1
Parameter \ARB_TYPE_ROUND_ROBIN = 0
Parameter \ARB_LSB_HIGH_PRIORITY = 1
Generating RTLIL representation for module `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux'.
Parameter \ENABLE_PADDING = 1
Parameter \MIN_FRAME_LENGTH = 64

42.4.25. Executing AST frontend in derive mode using pre-parsed AST for module `\eth_mac_1g'.
Parameter \ENABLE_PADDING = 1
Parameter \MIN_FRAME_LENGTH = 64
Generating RTLIL representation for module `$paramod$a1737bbd843fa27902cc3746696291615106444d\eth_mac_1g'.
Parameter \TARGET = 56'01001100010000010101010001010100010010010100001101000101
Parameter \IODDR_STYLE = 48'010010010100111101000100010001000101001000110010
Parameter \CLOCK_INPUT_STYLE = 1112884807
Parameter \USE_CLK90 = 40'0100011001000001010011000101001101000101

42.4.26. Executing AST frontend in derive mode using pre-parsed AST for module `\rgmii_phy_if'.
Parameter \TARGET = 56'01001100010000010101010001010100010010010100001101000101
Parameter \IODDR_STYLE = 48'010010010100111101000100010001000101001000110010
Parameter \CLOCK_INPUT_STYLE = 1112884807
Parameter \USE_CLK90 = 40'0100011001000001010011000101001101000101
Generating RTLIL representation for module `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if'.
Parameter \DEPTH = 4096
Parameter \DATA_WIDTH = 8
Parameter \KEEP_ENABLE = 0
Parameter \KEEP_WIDTH = 1
Parameter \LAST_ENABLE = 1
Parameter \ID_ENABLE = 0
Parameter \ID_WIDTH = 8
Parameter \DEST_ENABLE = 0
Parameter \DEST_WIDTH = 8
Parameter \USER_ENABLE = 1
Parameter \USER_WIDTH = 1
Parameter \PIPELINE_OUTPUT = 2
Parameter \FRAME_FIFO = 1
Parameter \USER_BAD_FRAME_VALUE = 1'1
Parameter \USER_BAD_FRAME_MASK = 1'1
Parameter \DROP_OVERSIZE_FRAME = 1
Parameter \DROP_BAD_FRAME = 1
Parameter \DROP_WHEN_FULL = 0

42.4.27. Executing AST frontend in derive mode using pre-parsed AST for module `\axis_async_fifo'.
Parameter \DEPTH = 4096
Parameter \DATA_WIDTH = 8
Parameter \KEEP_ENABLE = 0
Parameter \KEEP_WIDTH = 1
Parameter \LAST_ENABLE = 1
Parameter \ID_ENABLE = 0
Parameter \ID_WIDTH = 8
Parameter \DEST_ENABLE = 0
Parameter \DEST_WIDTH = 8
Parameter \USER_ENABLE = 1
Parameter \USER_WIDTH = 1
Parameter \PIPELINE_OUTPUT = 2
Parameter \FRAME_FIFO = 1
Parameter \USER_BAD_FRAME_VALUE = 1'1
Parameter \USER_BAD_FRAME_MASK = 1'1
Parameter \DROP_OVERSIZE_FRAME = 1
Parameter \DROP_BAD_FRAME = 1
Parameter \DROP_WHEN_FULL = 0
Generating RTLIL representation for module `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo'.
Warning: Replacing memory \m_axis_pipe_reg with list of registers. See ../lib/eth/lib/axis/rtl/axis_async_fifo.v:500

42.4.28. Analyzing design hierarchy..
Top module:  \fpga
Used module:     $paramod$e6305bebaf168efceabcd857ba8db26d0b4f9f50\fpga_core
Used module:         $paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo
Used module:         $paramod$407d95504e5ae864a58331e02b9e1159dadddae8\udp_complete
Used module:             $paramod$361a2147babe8b742b21ede18b2e250dcc051eda\udp
Used module:                 \udp_ip_tx
Used module:                 \udp_ip_rx
Used module:             $paramod$ebd4007eb1be06581fbe9dffd77fc1977a59903d\ip_complete
Used module:                 $paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp
Used module:                 \ip
Used module:                 $paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux
Used module:             $paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux
Used module:                 $paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter
Used module:         \eth_axis_tx
Used module:         \eth_axis_rx
Used module:         $paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo
Used module:             $paramod$2d0df2c3c2101b97951c06d815fcfb9f7688034b\axis_async_fifo_adapter
Used module:                 $paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo
Used module:             $paramod$f6b3413bf60101d4ad7fe423e5d5cfee801dbbff\axis_async_fifo_adapter
Used module:                 $paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo
Used module:             $paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii
Used module:                 $paramod$a1737bbd843fa27902cc3746696291615106444d\eth_mac_1g
Used module:                 $paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if
Used module:     \rst_gen
Parameter \DATA_WIDTH = 8
Parameter \ENABLE_PADDING = 1
Parameter \MIN_FRAME_LENGTH = 64
Parameter \PTP_TS_ENABLE = 0
Parameter \PTP_TS_WIDTH = 96
Parameter \PTP_TAG_ENABLE = 0
Parameter \PTP_TAG_WIDTH = 16
Parameter \USER_WIDTH = 1

42.4.29. Executing AST frontend in derive mode using pre-parsed AST for module `\axis_gmii_tx'.
Parameter \DATA_WIDTH = 8
Parameter \ENABLE_PADDING = 1
Parameter \MIN_FRAME_LENGTH = 64
Parameter \PTP_TS_ENABLE = 0
Parameter \PTP_TS_WIDTH = 96
Parameter \PTP_TAG_ENABLE = 0
Parameter \PTP_TAG_WIDTH = 16
Parameter \USER_WIDTH = 1
Generating RTLIL representation for module `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx'.
Parameter \DATA_WIDTH = 8
Parameter \PTP_TS_ENABLE = 0
Parameter \PTP_TS_WIDTH = 96
Parameter \USER_WIDTH = 1

42.4.30. Executing AST frontend in derive mode using pre-parsed AST for module `\axis_gmii_rx'.
Parameter \DATA_WIDTH = 8
Parameter \PTP_TS_ENABLE = 0
Parameter \PTP_TS_WIDTH = 96
Parameter \USER_WIDTH = 1
Generating RTLIL representation for module `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx'.

42.4.31. Executing AST frontend in derive mode using pre-parsed AST for module `\ip_eth_tx'.
Generating RTLIL representation for module `\ip_eth_tx'.

42.4.32. Executing AST frontend in derive mode using pre-parsed AST for module `\ip_eth_rx'.
Generating RTLIL representation for module `\ip_eth_rx'.
Parameter \CACHE_ADDR_WIDTH = 11

42.4.33. Executing AST frontend in derive mode using pre-parsed AST for module `\arp_cache'.
Parameter \CACHE_ADDR_WIDTH = 11
Generating RTLIL representation for module `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011'.
Parameter \DATA_WIDTH = 8
Parameter \KEEP_ENABLE = 1'0
Parameter \KEEP_WIDTH = 1

42.4.34. Executing AST frontend in derive mode using pre-parsed AST for module `\arp_eth_tx'.
Parameter \DATA_WIDTH = 8
Parameter \KEEP_ENABLE = 1'0
Parameter \KEEP_WIDTH = 1
Generating RTLIL representation for module `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx'.
Parameter \DATA_WIDTH = 8
Parameter \KEEP_ENABLE = 1'0
Parameter \KEEP_WIDTH = 1

42.4.35. Executing AST frontend in derive mode using pre-parsed AST for module `\arp_eth_rx'.
Parameter \DATA_WIDTH = 8
Parameter \KEEP_ENABLE = 1'0
Parameter \KEEP_WIDTH = 1
Generating RTLIL representation for module `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx'.
../lib/eth/rtl/arp_eth_rx.v:176: Warning: Identifier `\m_eth_type' is implicitly declared.
../lib/eth/rtl/arp_eth_rx.v:177: Warning: Identifier `\m_arp_htype' is implicitly declared.
../lib/eth/rtl/arp_eth_rx.v:178: Warning: Identifier `\m_arp_ptype' is implicitly declared.
Parameter \TARGET = 56'01001100010000010101010001010100010010010100001101000101
Parameter \IODDR_STYLE = 48'010010010100111101000100010001000101001000110010
Parameter \WIDTH = 5

42.4.36. Executing AST frontend in derive mode using pre-parsed AST for module `\oddr'.
Parameter \TARGET = 56'01001100010000010101010001010100010010010100001101000101
Parameter \IODDR_STYLE = 48'010010010100111101000100010001000101001000110010
Parameter \WIDTH = 5
Generating RTLIL representation for module `$paramod$3694270ef856e1742973aa860679fd99b85fe4d0\oddr'.
Parameter \TARGET = 56'01001100010000010101010001010100010010010100001101000101
Parameter \IODDR_STYLE = 48'010010010100111101000100010001000101001000110010
Parameter \WIDTH = 1

42.4.37. Executing AST frontend in derive mode using pre-parsed AST for module `\oddr'.
Parameter \TARGET = 56'01001100010000010101010001010100010010010100001101000101
Parameter \IODDR_STYLE = 48'010010010100111101000100010001000101001000110010
Parameter \WIDTH = 1
Generating RTLIL representation for module `$paramod$a1fdcd80beff47b08d0c4e8b68e57ac7b138376d\oddr'.
Parameter \TARGET = 56'01001100010000010101010001010100010010010100001101000101
Parameter \IODDR_STYLE = 48'010010010100111101000100010001000101001000110010
Parameter \CLOCK_INPUT_STYLE = 1112884807
Parameter \WIDTH = 5

42.4.38. Executing AST frontend in derive mode using pre-parsed AST for module `\ssio_ddr_in'.
Parameter \TARGET = 56'01001100010000010101010001010100010010010100001101000101
Parameter \IODDR_STYLE = 48'010010010100111101000100010001000101001000110010
Parameter \CLOCK_INPUT_STYLE = 1112884807
Parameter \WIDTH = 5
Generating RTLIL representation for module `$paramod$c39aa73b5f41aa64063451ef82d98d6ab5c2181d\ssio_ddr_in'.
Parameter \WIDTH = 2
Parameter \LSB_HIGH_PRIORITY = 1

42.4.39. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 2
Parameter \LSB_HIGH_PRIORITY = 1
Generating RTLIL representation for module `$paramod$303b225a78d0e13695de3086b2061ccd0aa62371\priority_encoder'.
Parameter \WIDTH = 2
Parameter \LSB_HIGH_PRIORITY = 1
Found cached RTLIL representation for module `$paramod$303b225a78d0e13695de3086b2061ccd0aa62371\priority_encoder'.
Parameter \PORTS = 2
Parameter \ARB_TYPE_ROUND_ROBIN = 0
Parameter \ARB_BLOCK = 1
Parameter \ARB_BLOCK_ACK = 1
Parameter \ARB_LSB_HIGH_PRIORITY = 1
Found cached RTLIL representation for module `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter'.

42.4.40. Analyzing design hierarchy..
Top module:  \fpga
Used module:     $paramod$e6305bebaf168efceabcd857ba8db26d0b4f9f50\fpga_core
Used module:         $paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo
Used module:         $paramod$407d95504e5ae864a58331e02b9e1159dadddae8\udp_complete
Used module:             $paramod$361a2147babe8b742b21ede18b2e250dcc051eda\udp
Used module:                 \udp_ip_tx
Used module:                 \udp_ip_rx
Used module:             $paramod$ebd4007eb1be06581fbe9dffd77fc1977a59903d\ip_complete
Used module:                 $paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp
Used module:                     $paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011
Used module:                     $paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx
Used module:                     $paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx
Used module:                 \ip
Used module:                     \ip_eth_tx
Used module:                     \ip_eth_rx
Used module:                 $paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux
Used module:                     $paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter
Used module:                         $paramod$303b225a78d0e13695de3086b2061ccd0aa62371\priority_encoder
Used module:             $paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux
Used module:         \eth_axis_tx
Used module:         \eth_axis_rx
Used module:         $paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo
Used module:             $paramod$2d0df2c3c2101b97951c06d815fcfb9f7688034b\axis_async_fifo_adapter
Used module:                 $paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo
Used module:             $paramod$f6b3413bf60101d4ad7fe423e5d5cfee801dbbff\axis_async_fifo_adapter
Used module:                 $paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo
Used module:             $paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii
Used module:                 $paramod$a1737bbd843fa27902cc3746696291615106444d\eth_mac_1g
Used module:                     $paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx
Used module:                     $paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx
Used module:                 $paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if
Used module:                     $paramod$3694270ef856e1742973aa860679fd99b85fe4d0\oddr
Used module:                     $paramod$a1fdcd80beff47b08d0c4e8b68e57ac7b138376d\oddr
Used module:                     $paramod$c39aa73b5f41aa64063451ef82d98d6ab5c2181d\ssio_ddr_in
Used module:     \rst_gen
Parameter \LFSR_WIDTH = 32
Parameter \LFSR_POLY = 79764919
Parameter \LFSR_CONFIG = 48'010001110100000101001100010011110100100101010011
Parameter \LFSR_FEED_FORWARD = 0
Parameter \REVERSE = 1
Parameter \DATA_WIDTH = 8
Parameter \STYLE = 1096111183

42.4.41. Executing AST frontend in derive mode using pre-parsed AST for module `\lfsr'.
Parameter \LFSR_WIDTH = 32
Parameter \LFSR_POLY = 79764919
Parameter \LFSR_CONFIG = 48'010001110100000101001100010011110100100101010011
Parameter \LFSR_FEED_FORWARD = 0
Parameter \REVERSE = 1
Parameter \DATA_WIDTH = 8
Parameter \STYLE = 1096111183
Generating RTLIL representation for module `$paramod$dcc385845125e865c6cbe00aa77d605b1aee47c4\lfsr'.
Parameter \LFSR_WIDTH = 32
Parameter \LFSR_POLY = 79764919
Parameter \LFSR_CONFIG = 48'010001110100000101001100010011110100100101010011
Parameter \LFSR_FEED_FORWARD = 0
Parameter \REVERSE = 1
Parameter \DATA_WIDTH = 8
Parameter \STYLE = 1096111183
Found cached RTLIL representation for module `$paramod$dcc385845125e865c6cbe00aa77d605b1aee47c4\lfsr'.
Parameter \TARGET = 56'01001100010000010101010001010100010010010100001101000101
Parameter \IODDR_STYLE = 48'010010010100111101000100010001000101001000110010
Parameter \WIDTH = 5

42.4.42. Executing AST frontend in derive mode using pre-parsed AST for module `\iddr'.
Parameter \TARGET = 56'01001100010000010101010001010100010010010100001101000101
Parameter \IODDR_STYLE = 48'010010010100111101000100010001000101001000110010
Parameter \WIDTH = 5
Generating RTLIL representation for module `$paramod$3694270ef856e1742973aa860679fd99b85fe4d0\iddr'.

42.4.43. Executing AST frontend in derive mode using pre-parsed AST for module `\hash_11_bit'.
Generating RTLIL representation for module `\hash_11_bit'.

42.4.44. Analyzing design hierarchy..
Top module:  \fpga
Used module:     $paramod$e6305bebaf168efceabcd857ba8db26d0b4f9f50\fpga_core
Used module:         $paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo
Used module:         $paramod$407d95504e5ae864a58331e02b9e1159dadddae8\udp_complete
Used module:             $paramod$361a2147babe8b742b21ede18b2e250dcc051eda\udp
Used module:                 \udp_ip_tx
Used module:                 \udp_ip_rx
Used module:             $paramod$ebd4007eb1be06581fbe9dffd77fc1977a59903d\ip_complete
Used module:                 $paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp
Used module:                     $paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011
Used module:                         \hash_11_bit
Used module:                     $paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx
Used module:                     $paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx
Used module:                 \ip
Used module:                     \ip_eth_tx
Used module:                     \ip_eth_rx
Used module:                 $paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux
Used module:                     $paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter
Used module:                         $paramod$303b225a78d0e13695de3086b2061ccd0aa62371\priority_encoder
Used module:             $paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux
Used module:         \eth_axis_tx
Used module:         \eth_axis_rx
Used module:         $paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo
Used module:             $paramod$2d0df2c3c2101b97951c06d815fcfb9f7688034b\axis_async_fifo_adapter
Used module:                 $paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo
Used module:             $paramod$f6b3413bf60101d4ad7fe423e5d5cfee801dbbff\axis_async_fifo_adapter
Used module:                 $paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo
Used module:             $paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii
Used module:                 $paramod$a1737bbd843fa27902cc3746696291615106444d\eth_mac_1g
Used module:                     $paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx
Used module:                         $paramod$dcc385845125e865c6cbe00aa77d605b1aee47c4\lfsr
Used module:                     $paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx
Used module:                 $paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if
Used module:                     $paramod$3694270ef856e1742973aa860679fd99b85fe4d0\oddr
Used module:                     $paramod$a1fdcd80beff47b08d0c4e8b68e57ac7b138376d\oddr
Used module:                     $paramod$c39aa73b5f41aa64063451ef82d98d6ab5c2181d\ssio_ddr_in
Used module:                         $paramod$3694270ef856e1742973aa860679fd99b85fe4d0\iddr
Used module:     \rst_gen

42.4.45. Analyzing design hierarchy..
Top module:  \fpga
Used module:     $paramod$e6305bebaf168efceabcd857ba8db26d0b4f9f50\fpga_core
Used module:         $paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo
Used module:         $paramod$407d95504e5ae864a58331e02b9e1159dadddae8\udp_complete
Used module:             $paramod$361a2147babe8b742b21ede18b2e250dcc051eda\udp
Used module:                 \udp_ip_tx
Used module:                 \udp_ip_rx
Used module:             $paramod$ebd4007eb1be06581fbe9dffd77fc1977a59903d\ip_complete
Used module:                 $paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp
Used module:                     $paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011
Used module:                         \hash_11_bit
Used module:                     $paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx
Used module:                     $paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx
Used module:                 \ip
Used module:                     \ip_eth_tx
Used module:                     \ip_eth_rx
Used module:                 $paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux
Used module:                     $paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter
Used module:                         $paramod$303b225a78d0e13695de3086b2061ccd0aa62371\priority_encoder
Used module:             $paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux
Used module:         \eth_axis_tx
Used module:         \eth_axis_rx
Used module:         $paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo
Used module:             $paramod$2d0df2c3c2101b97951c06d815fcfb9f7688034b\axis_async_fifo_adapter
Used module:                 $paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo
Used module:             $paramod$f6b3413bf60101d4ad7fe423e5d5cfee801dbbff\axis_async_fifo_adapter
Used module:                 $paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo
Used module:             $paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii
Used module:                 $paramod$a1737bbd843fa27902cc3746696291615106444d\eth_mac_1g
Used module:                     $paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx
Used module:                         $paramod$dcc385845125e865c6cbe00aa77d605b1aee47c4\lfsr
Used module:                     $paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx
Used module:                 $paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if
Used module:                     $paramod$3694270ef856e1742973aa860679fd99b85fe4d0\oddr
Used module:                     $paramod$a1fdcd80beff47b08d0c4e8b68e57ac7b138376d\oddr
Used module:                     $paramod$c39aa73b5f41aa64063451ef82d98d6ab5c2181d\ssio_ddr_in
Used module:                         $paramod$3694270ef856e1742973aa860679fd99b85fe4d0\iddr
Used module:     \rst_gen
Removing unused module `$abstract\sync_reset'.
Removing unused module `$abstract\axis_fifo'.
Removing unused module `$abstract\priority_encoder'.
Removing unused module `$abstract\arbiter'.
Removing unused module `$abstract\hash_11_bit'.
Removing unused module `$abstract\eth_mux'.
Removing unused module `$abstract\eth_arb_mux'.
Removing unused module `$abstract\arp_eth_tx'.
Removing unused module `$abstract\arp_eth_rx'.
Removing unused module `$abstract\arp_cache'.
Removing unused module `$abstract\arp'.
Removing unused module `$abstract\ip_mux'.
Removing unused module `$abstract\ip_arb_mux'.
Removing unused module `$abstract\ip_eth_tx'.
Removing unused module `$abstract\ip_eth_rx'.
Removing unused module `$abstract\ip'.
Removing unused module `$abstract\ip_complete'.
Removing unused module `$abstract\udp_ip_tx'.
Removing unused module `$abstract\udp_ip_rx'.
Removing unused module `$abstract\udp'.
Removing unused module `$abstract\udp_checksum_gen'.
Removing unused module `$abstract\udp_complete'.
Removing unused module `$abstract\eth_axis_tx'.
Removing unused module `$abstract\eth_axis_rx'.
Removing unused module `$abstract\eth_mac_1g_rgmii_fifo'.
Removing unused module `$abstract\eth_mac_1g_rgmii'.
Removing unused module `$abstract\eth_mac_1g'.
Removing unused module `$abstract\axis_gmii_rx'.
Removing unused module `$abstract\axis_gmii_tx'.
Removing unused module `$abstract\axis_async_fifo_adapter'.
Removing unused module `$abstract\axis_async_fifo'.
Removing unused module `$abstract\rgmii_phy_if'.
Removing unused module `$abstract\ssio_ddr_out'.
Removing unused module `$abstract\ssio_ddr_in'.
Removing unused module `$abstract\oddr'.
Removing unused module `$abstract\iddr'.
Removing unused module `$abstract\lfsr'.
Removing unused module `$abstract\rst_gen'.
Removing unused module `$abstract\fpga_core'.
Removing unused module `$abstract\fpga'.
Removed 40 unused modules.
Warning: Resizing cell port $paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.hash_r.out_data from 12 bits to 11 bits.
Warning: Resizing cell port $paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.hash_w.out_data from 12 bits to 11 bits.
Warning: Resizing cell port $paramod$ebd4007eb1be06581fbe9dffd77fc1977a59903d\ip_complete.eth_arb_mux_inst.s_eth_payload_axis_tdest from 32 bits to 16 bits.
Warning: Resizing cell port $paramod$ebd4007eb1be06581fbe9dffd77fc1977a59903d\ip_complete.eth_arb_mux_inst.s_eth_payload_axis_tid from 32 bits to 16 bits.
Warning: Resizing cell port $paramod$ebd4007eb1be06581fbe9dffd77fc1977a59903d\ip_complete.eth_arb_mux_inst.s_eth_payload_axis_tkeep from 32 bits to 2 bits.
Warning: Resizing cell port $paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.rx_fifo.s_axis_tdest from 32 bits to 8 bits.
Warning: Resizing cell port $paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.rx_fifo.s_axis_tid from 32 bits to 8 bits.
Warning: Resizing cell port $paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.rx_fifo.s_axis_tkeep from 32 bits to 1 bits.
Warning: Resizing cell port $paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.tx_fifo.s_axis_tdest from 32 bits to 8 bits.
Warning: Resizing cell port $paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.tx_fifo.s_axis_tid from 32 bits to 8 bits.
Warning: Resizing cell port $paramod$407d95504e5ae864a58331e02b9e1159dadddae8\udp_complete.ip_arb_mux_inst.s_ip_payload_axis_tdest from 32 bits to 16 bits.
Warning: Resizing cell port $paramod$407d95504e5ae864a58331e02b9e1159dadddae8\udp_complete.ip_arb_mux_inst.s_ip_payload_axis_tid from 32 bits to 16 bits.
Warning: Resizing cell port $paramod$407d95504e5ae864a58331e02b9e1159dadddae8\udp_complete.ip_arb_mux_inst.s_ip_payload_axis_tkeep from 32 bits to 2 bits.
Warning: Resizing cell port $paramod$407d95504e5ae864a58331e02b9e1159dadddae8\udp_complete.ip_arb_mux_inst.s_ip_fragment_offset from 32 bits to 26 bits.
Warning: Resizing cell port $paramod$407d95504e5ae864a58331e02b9e1159dadddae8\udp_complete.ip_arb_mux_inst.s_ip_flags from 32 bits to 6 bits.
Warning: Resizing cell port $paramod$407d95504e5ae864a58331e02b9e1159dadddae8\udp_complete.ip_arb_mux_inst.s_ip_ihl from 32 bits to 8 bits.
Warning: Resizing cell port $paramod$407d95504e5ae864a58331e02b9e1159dadddae8\udp_complete.ip_arb_mux_inst.s_ip_version from 32 bits to 8 bits.
Warning: Resizing cell port $paramod$407d95504e5ae864a58331e02b9e1159dadddae8\udp_complete.ip_arb_mux_inst.s_eth_src_mac from 32 bits to 96 bits.
Warning: Resizing cell port $paramod$407d95504e5ae864a58331e02b9e1159dadddae8\udp_complete.ip_arb_mux_inst.s_eth_dest_mac from 32 bits to 96 bits.
Warning: Resizing cell port $paramod$e6305bebaf168efceabcd857ba8db26d0b4f9f50\fpga_core.udp_payload_fifo.s_axis_tdest from 32 bits to 8 bits.
Warning: Resizing cell port $paramod$e6305bebaf168efceabcd857ba8db26d0b4f9f50\fpga_core.udp_payload_fifo.s_axis_tid from 32 bits to 8 bits.
Warning: Resizing cell port $paramod$e6305bebaf168efceabcd857ba8db26d0b4f9f50\fpga_core.udp_payload_fifo.s_axis_tkeep from 32 bits to 1 bits.
Warning: Resizing cell port $paramod$e6305bebaf168efceabcd857ba8db26d0b4f9f50\fpga_core.udp_complete_inst.clear_arp_cache from 32 bits to 1 bits.
Warning: Resizing cell port $paramod$e6305bebaf168efceabcd857ba8db26d0b4f9f50\fpga_core.eth_mac_inst.ifg_delay from 32 bits to 8 bits.

42.5. Executing PROC pass (convert processes to netlists).

42.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:213$121'.
Found and cleaned up 1 empty switch in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:0$1813'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:0$1813'.
Found and cleaned up 1 empty switch in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:0$1672'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:0$1672'.
Found and cleaned up 1 empty switch in `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:0$1390'.
Removing empty process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:0$1390'.
Found and cleaned up 1 empty switch in `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:0$1345'.
Removing empty process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:0$1345'.
Found and cleaned up 6 empty switches in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:0$1274'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:0$1274'.
Found and cleaned up 1 empty switch in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:430$1256'.
Found and cleaned up 1 empty switch in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$1202'.
Found and cleaned up 1 empty switch in `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.$proc$../lib/eth/lib/axis/rtl/arbiter.v:96$995'.
Found and cleaned up 6 empty switches in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:0$950'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:0$950'.
Found and cleaned up 1 empty switch in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:430$932'.
Found and cleaned up 1 empty switch in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$878'.
Found and cleaned up 3 empty switches in `$paramod$f6b3413bf60101d4ad7fe423e5d5cfee801dbbff\axis_async_fifo_adapter.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v:0$701'.
Removing empty process `$paramod$f6b3413bf60101d4ad7fe423e5d5cfee801dbbff\axis_async_fifo_adapter.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v:0$701'.
Found and cleaned up 3 empty switches in `$paramod$2d0df2c3c2101b97951c06d815fcfb9f7688034b\axis_async_fifo_adapter.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v:0$699'.
Removing empty process `$paramod$2d0df2c3c2101b97951c06d815fcfb9f7688034b\axis_async_fifo_adapter.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v:0$699'.
Found and cleaned up 1 empty switch in `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:0$483'.
Removing empty process `eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:0$483'.
Found and cleaned up 1 empty switch in `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:156$412'.
Found and cleaned up 1 empty switch in `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:0$386'.
Removing empty process `eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:0$386'.
Found and cleaned up 1 empty switch in `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:152$337'.
Found and cleaned up 6 empty switches in `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:0$293'.
Removing empty process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:0$293'.
Found and cleaned up 1 empty switch in `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:210$269'.
Cleaned up 39 empty switches.

42.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:350$221 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:285$180 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:221$122 in module TRELLIS_DPR16X4.
Marked 1 switch rules as full_case in process $proc$../lib/eth/rtl/arp_eth_rx.v:297$1767 in module $paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.
Marked 27 switch rules as full_case in process $proc$../lib/eth/rtl/arp_eth_rx.v:191$1699 in module $paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.
Marked 2 switch rules as full_case in process $proc$../lib/eth/rtl/arp_eth_tx.v:328$1671 in module $paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.
Marked 3 switch rules as full_case in process $proc$../lib/eth/rtl/arp_eth_tx.v:300$1668 in module $paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.
Marked 32 switch rules as full_case in process $proc$../lib/eth/rtl/arp_eth_tx.v:161$1624 in module $paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.
Marked 3 switch rules as full_case in process $proc$../lib/eth/rtl/arp_cache.v:159$1619 in module $paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.
Marked 3 switch rules as full_case in process $proc$../lib/eth/rtl/arp_cache.v:108$1599 in module $paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.
Marked 1 switch rules as full_case in process $proc$../lib/eth/rtl/arp_cache.v:84$1591 in module $paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.
Marked 2 switch rules as full_case in process $proc$../lib/eth/rtl/ip_eth_rx.v:645$1552 in module ip_eth_rx.
Marked 3 switch rules as full_case in process $proc$../lib/eth/rtl/ip_eth_rx.v:617$1549 in module ip_eth_rx.
Marked 3 switch rules as full_case in process $proc$../lib/eth/rtl/ip_eth_rx.v:461$1514 in module ip_eth_rx.
Marked 14 switch rules as full_case in process $proc$../lib/eth/rtl/ip_eth_rx.v:260$1492 in module ip_eth_rx.
Marked 1 switch rules as full_case in process $proc$../lib/eth/rtl/ip_eth_rx.v:251$1490 in module ip_eth_rx.
Marked 2 switch rules as full_case in process $proc$../lib/eth/rtl/ip_eth_tx.v:464$1457 in module ip_eth_tx.
Marked 3 switch rules as full_case in process $proc$../lib/eth/rtl/ip_eth_tx.v:436$1454 in module ip_eth_tx.
Marked 1 switch rules as full_case in process $proc$../lib/eth/rtl/ip_eth_tx.v:364$1446 in module ip_eth_tx.
Marked 13 switch rules as full_case in process $proc$../lib/eth/rtl/ip_eth_tx.v:174$1417 in module ip_eth_tx.
Marked 7 switch rules as full_case in process $proc$../lib/eth/rtl/axis_gmii_rx.v:251$1376 in module $paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.
Marked 9 switch rules as full_case in process $proc$../lib/eth/rtl/axis_gmii_rx.v:161$1360 in module $paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.
Marked 2 switch rules as full_case in process $proc$../lib/eth/rtl/axis_gmii_tx.v:397$1344 in module $paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.
Removed 1 dead cases from process $proc$../lib/eth/rtl/axis_gmii_tx.v:169$1318 in module $paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.
Marked 19 switch rules as full_case in process $proc$../lib/eth/rtl/axis_gmii_tx.v:169$1318 in module $paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.
Marked 2 switch rules as full_case in process $proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:490$1263 in module $paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.
Marked 8 switch rules as full_case in process $proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$1202 in module $paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.
Marked 1 switch rules as full_case in process $proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:296$1200 in module $paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.
Marked 1 switch rules as full_case in process $proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:284$1198 in module $paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.
Marked 1 switch rules as full_case in process $proc$../lib/eth/rtl/rgmii_phy_if.v:253$1168 in module $paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.
Marked 1 switch rules as full_case in process $proc$../lib/eth/rtl/rgmii_phy_if.v:242$1167 in module $paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.
Marked 4 switch rules as full_case in process $proc$../lib/eth/rtl/rgmii_phy_if.v:171$1159 in module $paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.
Marked 5 switch rules as full_case in process $proc$../lib/eth/rtl/rgmii_phy_if.v:115$1150 in module $paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.
Marked 2 switch rules as full_case in process $proc$../lib/eth/rtl/eth_arb_mux.v:273$1127 in module $paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.
Marked 3 switch rules as full_case in process $proc$../lib/eth/rtl/eth_arb_mux.v:245$1124 in module $paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.
Marked 3 switch rules as full_case in process $proc$../lib/eth/rtl/eth_arb_mux.v:156$1094 in module $paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.
Marked 1 switch rules as full_case in process $proc$../lib/eth/rtl/ip.v:330$1062 in module ip.
Marked 5 switch rules as full_case in process $proc$../lib/eth/rtl/ip.v:272$1055 in module ip.
Marked 5 switch rules as full_case in process $proc$../lib/eth/rtl/arp.v:482$1025 in module $paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.
Marked 1 switch rules as full_case in process $proc$../lib/eth/rtl/arp.v:449$1024 in module $paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.
Marked 18 switch rules as full_case in process $proc$../lib/eth/rtl/arp.v:293$1007 in module $paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.
Marked 1 switch rules as full_case in process $proc$../lib/eth/lib/axis/rtl/arbiter.v:141$1002 in module $paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.
Marked 3 switch rules as full_case in process $proc$../lib/eth/lib/axis/rtl/arbiter.v:96$995 in module $paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.
Marked 2 switch rules as full_case in process $proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:490$939 in module $paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.
Marked 8 switch rules as full_case in process $proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$878 in module $paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.
Marked 1 switch rules as full_case in process $proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:296$876 in module $paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.
Marked 1 switch rules as full_case in process $proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:284$874 in module $paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.
Marked 2 switch rules as full_case in process $proc$../lib/eth/rtl/udp_ip_rx.v:503$818 in module udp_ip_rx.
Marked 3 switch rules as full_case in process $proc$../lib/eth/rtl/udp_ip_rx.v:475$815 in module udp_ip_rx.
Marked 1 switch rules as full_case in process $proc$../lib/eth/rtl/udp_ip_rx.v:390$807 in module udp_ip_rx.
Removed 1 dead cases from process $proc$../lib/eth/rtl/udp_ip_rx.v:232$788 in module udp_ip_rx.
Marked 13 switch rules as full_case in process $proc$../lib/eth/rtl/udp_ip_rx.v:232$788 in module udp_ip_rx.
Marked 2 switch rules as full_case in process $proc$../lib/eth/rtl/udp_ip_tx.v:464$750 in module udp_ip_tx.
Marked 3 switch rules as full_case in process $proc$../lib/eth/rtl/udp_ip_tx.v:436$747 in module udp_ip_tx.
Marked 1 switch rules as full_case in process $proc$../lib/eth/rtl/udp_ip_tx.v:359$738 in module udp_ip_tx.
Removed 1 dead cases from process $proc$../lib/eth/rtl/udp_ip_tx.v:216$722 in module udp_ip_tx.
Marked 13 switch rules as full_case in process $proc$../lib/eth/rtl/udp_ip_tx.v:216$722 in module udp_ip_tx.
Marked 2 switch rules as full_case in process $proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:141$707 in module $paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.
Marked 2 switch rules as full_case in process $proc$../lib/eth/rtl/ip_arb_mux.v:364$663 in module $paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.
Marked 3 switch rules as full_case in process $proc$../lib/eth/rtl/ip_arb_mux.v:336$660 in module $paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.
Marked 3 switch rules as full_case in process $proc$../lib/eth/rtl/ip_arb_mux.v:208$591 in module $paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.
Marked 2 switch rules as full_case in process $proc$../lib/eth/rtl/ip_complete.v:210$539 in module $paramod$ebd4007eb1be06581fbe9dffd77fc1977a59903d\ip_complete.
Marked 1 switch rules as full_case in process $proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:186$518 in module $paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.
Marked 1 switch rules as full_case in process $proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:178$516 in module $paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.
Marked 1 switch rules as full_case in process $proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:155$513 in module $paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.
Marked 1 switch rules as full_case in process $proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:147$511 in module $paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.
Marked 2 switch rules as full_case in process $proc$../lib/eth/rtl/eth_axis_rx.v:365$482 in module eth_axis_rx.
Marked 3 switch rules as full_case in process $proc$../lib/eth/rtl/eth_axis_rx.v:337$479 in module eth_axis_rx.
Marked 1 switch rules as full_case in process $proc$../lib/eth/rtl/eth_axis_rx.v:267$470 in module eth_axis_rx.
Marked 21 switch rules as full_case in process $proc$../lib/eth/rtl/eth_axis_rx.v:182$413 in module eth_axis_rx.
Marked 2 switch rules as full_case in process $proc$../lib/eth/rtl/eth_axis_tx.v:368$385 in module eth_axis_tx.
Marked 3 switch rules as full_case in process $proc$../lib/eth/rtl/eth_axis_tx.v:340$382 in module eth_axis_tx.
Marked 1 switch rules as full_case in process $proc$../lib/eth/rtl/eth_axis_tx.v:273$374 in module eth_axis_tx.
Marked 23 switch rules as full_case in process $proc$../lib/eth/rtl/eth_axis_tx.v:178$338 in module eth_axis_tx.
Marked 2 switch rules as full_case in process $proc$../lib/eth/rtl/udp_complete.v:283$306 in module $paramod$407d95504e5ae864a58331e02b9e1159dadddae8\udp_complete.
Marked 1 switch rules as full_case in process $proc$../lib/eth/lib/axis/rtl/axis_fifo.v:210$269 in module $paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.
Marked 2 switch rules as full_case in process $proc$../rtl/rst_gen.v:9$256 in module rst_gen.
Marked 2 switch rules as full_case in process $proc$../rtl/fpga_core.v:200$236 in module $paramod$e6305bebaf168efceabcd857ba8db26d0b4f9f50\fpga_core.
Marked 1 switch rules as full_case in process $proc$../rtl/fpga.v:32$228 in module fpga.
Removed a total of 3 dead cases.

42.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 113 redundant assignments.
Promoted 965 assignments to connections.

42.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$225'.
  Set init value: \Q = 1'0
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:167$1831'.
  Set init value: \error_header_early_termination_reg = 1'0
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:166$1830'.
  Set init value: \busy_reg = 1'0
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:156$1829'.
  Set init value: \m_arp_spa_reg = 0
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:155$1828'.
  Set init value: \m_arp_sha_reg = 48'000000000000000000000000000000000000000000000000
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:154$1827'.
  Set init value: \m_arp_oper_reg = 16'0000000000000000
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:153$1826'.
  Set init value: \m_arp_plen_reg = 8'00000000
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:152$1825'.
  Set init value: \m_arp_hlen_reg = 8'00000000
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:151$1824'.
  Set init value: \m_arp_ptype_reg = 16'0000000000000000
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:150$1823'.
  Set init value: \m_arp_htype_reg = 16'0000000000000000
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:149$1822'.
  Set init value: \m_eth_type_reg = 16'0000000000000000
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:148$1821'.
  Set init value: \m_eth_src_mac_reg = 48'000000000000000000000000000000000000000000000000
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:147$1820'.
  Set init value: \m_eth_dest_mac_reg = 48'000000000000000000000000000000000000000000000000
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:146$1819'.
  Set init value: \m_frame_valid_reg = 1'0
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:144$1818'.
  Set init value: \s_eth_payload_axis_tready_reg = 1'0
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:143$1817'.
  Set init value: \s_eth_hdr_ready_reg = 1'0
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:141$1816'.
  Set init value: \ptr_reg = 5'00000
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:140$1815'.
  Set init value: \read_arp_header_reg = 1'0
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:139$1814'.
  Set init value: \read_eth_header_reg = 1'1
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:168$1832'.
  Set init value: \error_invalid_header_reg = 1'0
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:283$1697'.
  Set init value: \temp_m_eth_payload_axis_tlast_reg = 1'0
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:282$1696'.
  Set init value: \temp_m_eth_payload_axis_tvalid_reg = 1'0
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:281$1695'.
  Set init value: \temp_m_eth_payload_axis_tkeep_reg = 1'0
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:280$1694'.
  Set init value: \temp_m_eth_payload_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:278$1693'.
  Set init value: \m_eth_payload_axis_tuser_reg = 1'0
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:277$1692'.
  Set init value: \m_eth_payload_axis_tlast_reg = 1'0
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:276$1691'.
  Set init value: \m_eth_payload_axis_tvalid_reg = 1'0
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:275$1690'.
  Set init value: \m_eth_payload_axis_tkeep_reg = 1'0
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:274$1689'.
  Set init value: \m_eth_payload_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:147$1688'.
  Set init value: \m_eth_payload_axis_tready_int_reg = 1'0
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:141$1687'.
  Set init value: \busy_reg = 1'0
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:139$1686'.
  Set init value: \m_eth_type_reg = 16'0000000000000000
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:138$1685'.
  Set init value: \m_eth_src_mac_reg = 48'000000000000000000000000000000000000000000000000
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:137$1684'.
  Set init value: \m_eth_dest_mac_reg = 48'000000000000000000000000000000000000000000000000
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:136$1683'.
  Set init value: \m_eth_hdr_valid_reg = 1'0
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:134$1682'.
  Set init value: \s_frame_ready_reg = 1'0
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:132$1681'.
  Set init value: \arp_tpa_reg = 0
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:131$1680'.
  Set init value: \arp_tha_reg = 48'000000000000000000000000000000000000000000000000
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:130$1679'.
  Set init value: \arp_spa_reg = 0
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:129$1678'.
  Set init value: \arp_sha_reg = 48'000000000000000000000000000000000000000000000000
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:128$1677'.
  Set init value: \arp_oper_reg = 16'0000000000000000
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:127$1676'.
  Set init value: \arp_ptype_reg = 16'0000000000000000
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:126$1675'.
  Set init value: \arp_htype_reg = 16'0000000000000000
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:124$1674'.
  Set init value: \ptr_reg = 5'00000
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:123$1673'.
  Set init value: \send_arp_header_reg = 1'0
Found init rule in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:284$1698'.
  Set init value: \temp_m_eth_payload_axis_tuser_reg = 1'0
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:602$1589'.
  Set init value: \temp_m_ip_payload_axis_tuser_reg = 1'0
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:601$1588'.
  Set init value: \temp_m_ip_payload_axis_tlast_reg = 1'0
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:600$1587'.
  Set init value: \temp_m_ip_payload_axis_tvalid_reg = 1'0
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:599$1586'.
  Set init value: \temp_m_ip_payload_axis_tdata_reg = 8'00000000
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:597$1585'.
  Set init value: \m_ip_payload_axis_tuser_reg = 1'0
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:596$1584'.
  Set init value: \m_ip_payload_axis_tlast_reg = 1'0
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:595$1583'.
  Set init value: \m_ip_payload_axis_tvalid_reg = 1'0
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:594$1582'.
  Set init value: \m_ip_payload_axis_tdata_reg = 8'00000000
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:212$1581'.
  Set init value: \m_ip_payload_axis_tready_int_reg = 1'0
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:207$1580'.
  Set init value: \error_invalid_checksum_reg = 1'0
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:206$1579'.
  Set init value: \error_invalid_header_reg = 1'0
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:205$1578'.
  Set init value: \error_payload_early_termination_reg = 1'0
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:204$1577'.
  Set init value: \error_header_early_termination_reg = 1'0
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:203$1576'.
  Set init value: \busy_reg = 1'0
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:201$1575'.
  Set init value: \m_ip_dest_ip_reg = 0
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:200$1574'.
  Set init value: \m_ip_source_ip_reg = 0
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:199$1573'.
  Set init value: \m_ip_header_checksum_reg = 16'0000000000000000
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:198$1572'.
  Set init value: \m_ip_protocol_reg = 8'00000000
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:197$1571'.
  Set init value: \m_ip_ttl_reg = 8'00000000
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:196$1570'.
  Set init value: \m_ip_fragment_offset_reg = 13'0000000000000
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:195$1569'.
  Set init value: \m_ip_flags_reg = 3'000
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:194$1568'.
  Set init value: \m_ip_identification_reg = 16'0000000000000000
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:193$1567'.
  Set init value: \m_ip_length_reg = 16'0000000000000000
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:192$1566'.
  Set init value: \m_ip_ecn_reg = 2'00
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:191$1565'.
  Set init value: \m_ip_dscp_reg = 6'000000
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:190$1564'.
  Set init value: \m_ip_ihl_reg = 4'0000
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:189$1563'.
  Set init value: \m_ip_version_reg = 4'0000
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:188$1562'.
  Set init value: \m_eth_type_reg = 16'0000000000000000
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:187$1561'.
  Set init value: \m_eth_src_mac_reg = 48'000000000000000000000000000000000000000000000000
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:186$1560'.
  Set init value: \m_eth_dest_mac_reg = 48'000000000000000000000000000000000000000000000000
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:185$1559'.
  Set init value: \m_ip_hdr_valid_reg = 1'0
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:183$1558'.
  Set init value: \s_eth_payload_axis_tready_reg = 1'0
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:182$1557'.
  Set init value: \s_eth_hdr_ready_reg = 1'0
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:180$1556'.
  Set init value: \last_word_data_reg = 8'00000000
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:178$1555'.
  Set init value: \hdr_sum_reg = 16'0000000000000000
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:176$1554'.
  Set init value: \word_count_reg = 16'0000000000000000
Found init rule in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:175$1553'.
  Set init value: \hdr_ptr_reg = 6'000000
Found init rule in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:421$1488'.
  Set init value: \temp_m_eth_payload_axis_tuser_reg = 1'0
Found init rule in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:420$1487'.
  Set init value: \temp_m_eth_payload_axis_tlast_reg = 1'0
Found init rule in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:419$1486'.
  Set init value: \temp_m_eth_payload_axis_tvalid_reg = 1'0
Found init rule in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:418$1485'.
  Set init value: \temp_m_eth_payload_axis_tdata_reg = 8'00000000
Found init rule in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:416$1484'.
  Set init value: \m_eth_payload_axis_tuser_reg = 1'0
Found init rule in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:415$1483'.
  Set init value: \m_eth_payload_axis_tlast_reg = 1'0
Found init rule in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:414$1482'.
  Set init value: \m_eth_payload_axis_tvalid_reg = 1'0
Found init rule in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:413$1481'.
  Set init value: \m_eth_payload_axis_tdata_reg = 8'00000000
Found init rule in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:158$1480'.
  Set init value: \m_eth_payload_axis_tready_int_reg = 1'0
Found init rule in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:153$1479'.
  Set init value: \error_payload_early_termination_reg = 1'0
Found init rule in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:152$1478'.
  Set init value: \busy_reg = 1'0
Found init rule in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:150$1477'.
  Set init value: \m_eth_type_reg = 16'0000000000000000
Found init rule in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:149$1476'.
  Set init value: \m_eth_src_mac_reg = 48'000000000000000000000000000000000000000000000000
Found init rule in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:148$1475'.
  Set init value: \m_eth_dest_mac_reg = 48'000000000000000000000000000000000000000000000000
Found init rule in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:147$1474'.
  Set init value: \m_eth_hdr_valid_reg = 1'0
Found init rule in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:145$1473'.
  Set init value: \s_ip_payload_axis_tready_reg = 1'0
Found init rule in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:144$1472'.
  Set init value: \s_ip_hdr_ready_reg = 1'0
Found init rule in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:142$1471'.
  Set init value: \ip_dest_ip_reg = 0
Found init rule in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:141$1470'.
  Set init value: \ip_source_ip_reg = 0
Found init rule in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:140$1469'.
  Set init value: \ip_protocol_reg = 8'00000000
Found init rule in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:139$1468'.
  Set init value: \ip_ttl_reg = 8'00000000
Found init rule in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:138$1467'.
  Set init value: \ip_fragment_offset_reg = 13'0000000000000
Found init rule in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:137$1466'.
  Set init value: \ip_flags_reg = 3'000
Found init rule in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:136$1465'.
  Set init value: \ip_identification_reg = 16'0000000000000000
Found init rule in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:135$1464'.
  Set init value: \ip_length_reg = 16'0000000000000000
Found init rule in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:134$1463'.
  Set init value: \ip_ecn_reg = 2'00
Found init rule in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:133$1462'.
  Set init value: \ip_dscp_reg = 6'000000
Found init rule in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:131$1461'.
  Set init value: \last_word_data_reg = 8'00000000
Found init rule in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:129$1460'.
  Set init value: \hdr_sum_reg = 20'00000000000000000000
Found init rule in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:127$1459'.
  Set init value: \word_count_reg = 16'0000000000000000
Found init rule in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:126$1458'.
  Set init value: \hdr_ptr_reg = 6'000000
Found init rule in `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:131$1415'.
  Set init value: \ptp_ts_reg = 96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:129$1414'.
  Set init value: \error_bad_fcs_reg = 1'0
Found init rule in `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:128$1413'.
  Set init value: \error_bad_frame_reg = 1'0
Found init rule in `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:127$1412'.
  Set init value: \start_packet_reg = 1'0
Found init rule in `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:125$1411'.
  Set init value: \m_axis_tuser_reg = 1'0
Found init rule in `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:124$1410'.
  Set init value: \m_axis_tlast_reg = 1'0
Found init rule in `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:123$1409'.
  Set init value: \m_axis_tvalid_reg = 1'0
Found init rule in `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:122$1408'.
  Set init value: \m_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:120$1407'.
  Set init value: \gmii_rx_er_d4 = 1'0
Found init rule in `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:119$1406'.
  Set init value: \gmii_rx_er_d3 = 1'0
Found init rule in `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:118$1405'.
  Set init value: \gmii_rx_er_d2 = 1'0
Found init rule in `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:117$1404'.
  Set init value: \gmii_rx_er_d1 = 1'0
Found init rule in `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:116$1403'.
  Set init value: \gmii_rx_er_d0 = 1'0
Found init rule in `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:114$1402'.
  Set init value: \gmii_rx_dv_d4 = 1'0
Found init rule in `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:113$1401'.
  Set init value: \gmii_rx_dv_d3 = 1'0
Found init rule in `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:112$1400'.
  Set init value: \gmii_rx_dv_d2 = 1'0
Found init rule in `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:111$1399'.
  Set init value: \gmii_rx_dv_d1 = 1'0
Found init rule in `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:110$1398'.
  Set init value: \gmii_rx_dv_d0 = 1'0
Found init rule in `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:108$1397'.
  Set init value: \gmii_rxd_d4 = 8'00000000
Found init rule in `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:107$1396'.
  Set init value: \gmii_rxd_d3 = 8'00000000
Found init rule in `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:106$1395'.
  Set init value: \gmii_rxd_d2 = 8'00000000
Found init rule in `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:105$1394'.
  Set init value: \gmii_rxd_d1 = 8'00000000
Found init rule in `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:104$1393'.
  Set init value: \gmii_rxd_d0 = 8'00000000
Found init rule in `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:102$1392'.
  Set init value: \mii_locked = 1'0
Found init rule in `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:101$1391'.
  Set init value: \mii_odd = 1'0
Found init rule in `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:133$1416'.
  Set init value: \crc_state = 32'11111111111111111111111111111111
Found init rule in `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:135$1358'.
  Set init value: \error_underflow_reg = 1'0
Found init rule in `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:134$1357'.
  Set init value: \start_packet_reg = 1'0
Found init rule in `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:132$1356'.
  Set init value: \m_axis_ptp_ts_valid_reg = 1'0
Found init rule in `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:131$1355'.
  Set init value: \m_axis_ptp_ts_tag_reg = 16'0000000000000000
Found init rule in `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:130$1354'.
  Set init value: \m_axis_ptp_ts_reg = 96'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:128$1353'.
  Set init value: \s_axis_tready_reg = 1'0
Found init rule in `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:126$1352'.
  Set init value: \gmii_tx_er_reg = 1'0
Found init rule in `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:125$1351'.
  Set init value: \gmii_tx_en_reg = 1'0
Found init rule in `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:124$1350'.
  Set init value: \gmii_txd_reg = 8'00000000
Found init rule in `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:122$1349'.
  Set init value: \frame_ptr_reg = 16'0000000000000000
Found init rule in `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:120$1348'.
  Set init value: \mii_msn_reg = 4'0000
Found init rule in `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:119$1347'.
  Set init value: \mii_odd_reg = 1'0
Found init rule in `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:117$1346'.
  Set init value: \s_tdata_reg = 8'00000000
Found init rule in `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:137$1359'.
  Set init value: \crc_state = 32'11111111111111111111111111111111
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:252$1316'.
  Set init value: \good_frame_sync3_reg = 1'0
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:251$1315'.
  Set init value: \good_frame_sync2_reg = 1'0
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:250$1314'.
  Set init value: \good_frame_sync1_reg = 1'0
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:249$1313'.
  Set init value: \bad_frame_sync4_reg = 1'0
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:248$1312'.
  Set init value: \bad_frame_sync3_reg = 1'0
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:247$1311'.
  Set init value: \bad_frame_sync2_reg = 1'0
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:246$1310'.
  Set init value: \bad_frame_sync1_reg = 1'0
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:245$1309'.
  Set init value: \overflow_sync4_reg = 1'0
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:244$1308'.
  Set init value: \overflow_sync3_reg = 1'0
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:243$1307'.
  Set init value: \overflow_sync2_reg = 1'0
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:242$1306'.
  Set init value: \overflow_sync1_reg = 1'0
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:240$1305'.
  Set init value: \good_frame_reg = 1'0
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:239$1304'.
  Set init value: \bad_frame_reg = 1'0
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:238$1303'.
  Set init value: \overflow_reg = 1'0
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:237$1302'.
  Set init value: \send_frame_reg = 1'0
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:236$1301'.
  Set init value: \drop_frame_reg = 1'0
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:220$1300'.
  Set init value: \m_axis_tvalid_pipe_reg = 2'00
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:209$1298'.
  Set init value: \m_rst_sync3_reg = 1'1
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:207$1297'.
  Set init value: \m_rst_sync2_reg = 1'1
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:205$1296'.
  Set init value: \m_rst_sync1_reg = 1'1
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:203$1295'.
  Set init value: \s_rst_sync3_reg = 1'1
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:201$1294'.
  Set init value: \s_rst_sync2_reg = 1'1
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:199$1293'.
  Set init value: \s_rst_sync1_reg = 1'1
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:196$1292'.
  Set init value: \wr_ptr_update_ack_sync2_reg = 1'0
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:194$1291'.
  Set init value: \wr_ptr_update_ack_sync1_reg = 1'0
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:192$1290'.
  Set init value: \wr_ptr_update_sync3_reg = 1'0
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:190$1289'.
  Set init value: \wr_ptr_update_sync2_reg = 1'0
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:188$1288'.
  Set init value: \wr_ptr_update_sync1_reg = 1'0
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:186$1287'.
  Set init value: \wr_ptr_update_reg = 1'0
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:185$1286'.
  Set init value: \wr_ptr_update_valid_reg = 1'0
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:183$1285'.
  Set init value: \rd_ptr_gray_sync2_reg = 13'0000000000000
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:181$1284'.
  Set init value: \rd_ptr_gray_sync1_reg = 13'0000000000000
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:179$1283'.
  Set init value: \wr_ptr_gray_sync2_reg = 13'0000000000000
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:177$1282'.
  Set init value: \wr_ptr_gray_sync1_reg = 13'0000000000000
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:171$1281'.
  Set init value: \rd_ptr_gray_reg = 13'0000000000000
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:170$1280'.
  Set init value: \rd_ptr_reg = 13'0000000000000
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:169$1279'.
  Set init value: \wr_ptr_cur_gray_reg = 13'0000000000000
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:168$1278'.
  Set init value: \wr_ptr_sync_gray_reg = 13'0000000000000
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:167$1277'.
  Set init value: \wr_ptr_gray_reg = 13'0000000000000
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:166$1276'.
  Set init value: \wr_ptr_cur_reg = 13'0000000000000
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:165$1275'.
  Set init value: \wr_ptr_reg = 13'0000000000000
Found init rule in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:253$1317'.
  Set init value: \good_frame_sync4_reg = 1'0
Found init rule in `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:250$1180'.
  Set init value: \rx_rst_reg = 4'1111
Found init rule in `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:239$1179'.
  Set init value: \tx_rst_reg = 4'1111
Found init rule in `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:169$1178'.
  Set init value: \gmii_clk_en = 1'1
Found init rule in `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:167$1177'.
  Set init value: \rgmii_tx_ctl_2 = 1'0
Found init rule in `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:166$1176'.
  Set init value: \rgmii_tx_ctl_1 = 1'0
Found init rule in `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:165$1175'.
  Set init value: \rgmii_txd_2 = 4'0000
Found init rule in `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:164$1174'.
  Set init value: \rgmii_txd_1 = 4'0000
Found init rule in `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:113$1173'.
  Set init value: \count_reg = 6'000000
Found init rule in `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:111$1172'.
  Set init value: \rgmii_tx_clk_fall = 1'1
Found init rule in `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:110$1171'.
  Set init value: \rgmii_tx_clk_rise = 1'1
Found init rule in `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:109$1170'.
  Set init value: \rgmii_tx_clk_2 = 1'0
Found init rule in `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:108$1169'.
  Set init value: \rgmii_tx_clk_1 = 1'1
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:227$1148'.
  Set init value: \temp_m_eth_payload_axis_tuser_reg = 1'0
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:226$1147'.
  Set init value: \temp_m_eth_payload_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:225$1146'.
  Set init value: \temp_m_eth_payload_axis_tid_reg = 8'00000000
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:224$1145'.
  Set init value: \temp_m_eth_payload_axis_tlast_reg = 1'0
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:223$1144'.
  Set init value: \temp_m_eth_payload_axis_tvalid_reg = 1'0
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:222$1143'.
  Set init value: \temp_m_eth_payload_axis_tkeep_reg = 1'0
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:221$1142'.
  Set init value: \temp_m_eth_payload_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:219$1141'.
  Set init value: \m_eth_payload_axis_tuser_reg = 1'0
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:218$1140'.
  Set init value: \m_eth_payload_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:217$1139'.
  Set init value: \m_eth_payload_axis_tid_reg = 8'00000000
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:216$1138'.
  Set init value: \m_eth_payload_axis_tlast_reg = 1'0
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:215$1137'.
  Set init value: \m_eth_payload_axis_tvalid_reg = 1'0
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:214$1136'.
  Set init value: \m_eth_payload_axis_tkeep_reg = 1'0
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:213$1135'.
  Set init value: \m_eth_payload_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:109$1134'.
  Set init value: \m_eth_payload_axis_tready_int_reg = 1'0
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:97$1133'.
  Set init value: \m_eth_type_reg = 16'0000000000000000
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:96$1132'.
  Set init value: \m_eth_src_mac_reg = 48'000000000000000000000000000000000000000000000000
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:95$1131'.
  Set init value: \m_eth_dest_mac_reg = 48'000000000000000000000000000000000000000000000000
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:94$1130'.
  Set init value: \m_eth_hdr_valid_reg = 1'0
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:92$1129'.
  Set init value: \s_eth_hdr_ready_reg = 2'00
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:90$1128'.
  Set init value: \frame_reg = 1'0
Found init rule in `\ip.$proc$../lib/eth/rtl/ip.v:261$1068'.
  Set init value: \drop_packet_reg = 1'0
Found init rule in `\ip.$proc$../lib/eth/rtl/ip.v:259$1067'.
  Set init value: \arp_response_ready_reg = 1'0
Found init rule in `\ip.$proc$../lib/eth/rtl/ip.v:257$1066'.
  Set init value: \arp_request_valid_reg = 1'0
Found init rule in `\ip.$proc$../lib/eth/rtl/ip.v:255$1065'.
  Set init value: \s_ip_hdr_ready_reg = 1'0
Found init rule in `\ip.$proc$../lib/eth/rtl/ip.v:155$1064'.
  Set init value: \outgoing_eth_dest_mac_reg = 48'000000000000000000000000000000000000000000000000
Found init rule in `\ip.$proc$../lib/eth/rtl/ip.v:153$1063'.
  Set init value: \outgoing_ip_hdr_valid_reg = 1'0
Found init rule in `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:285$1053'.
  Set init value: \force_set_request_retry_interval = 2'00
Found init rule in `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:284$1052'.
  Set init value: \force_set_request_timeout = 2'00
Found init rule in `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:282$1051'.
  Set init value: \arp_request_timer_dec = 1'0
Found init rule in `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:281$1050'.
  Set init value: \arp_request_timer_reg = 15'000000000000000
Found init rule in `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:279$1049'.
  Set init value: \arp_request_timer_reg_mid = 10'0000000000
Found init rule in `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:277$1048'.
  Set init value: \arp_request_timer_reg_lo = 7'0000000
Found init rule in `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:273$1047'.
  Set init value: \arp_request_retry_cnt_reg = 4'0000
Found init rule in `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:271$1046'.
  Set init value: \arp_response_mac_reg = 48'000000000000000000000000000000000000000000000000
Found init rule in `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:270$1045'.
  Set init value: \arp_response_error_reg = 1'0
Found init rule in `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:269$1044'.
  Set init value: \arp_response_valid_reg = 1'0
Found init rule in `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:267$1043'.
  Set init value: \arp_request_ip_reg = 0
Found init rule in `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:266$1042'.
  Set init value: \arp_request_ready_reg = 1'0
Found init rule in `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:264$1041'.
  Set init value: \arp_request_operation_reg = 1'0
Found init rule in `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:236$1040'.
  Set init value: \cache_write_request_mac_reg = 48'000000000000000000000000000000000000000000000000
Found init rule in `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:235$1039'.
  Set init value: \cache_write_request_ip_reg = 0
Found init rule in `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:234$1038'.
  Set init value: \cache_write_request_valid_reg = 1'0
Found init rule in `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:229$1037'.
  Set init value: \cache_query_request_ip_reg = 0
Found init rule in `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:228$1036'.
  Set init value: \cache_query_request_valid_reg = 1'0
Found init rule in `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:189$1035'.
  Set init value: \outgoing_arp_tpa_reg = 0
Found init rule in `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:188$1034'.
  Set init value: \outgoing_arp_tha_reg = 48'000000000000000000000000000000000000000000000000
Found init rule in `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:187$1033'.
  Set init value: \outgoing_arp_oper_reg = 16'0000000000000000
Found init rule in `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:186$1032'.
  Set init value: \outgoing_eth_dest_mac_reg = 48'000000000000000000000000000000000000000000000000
Found init rule in `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:184$1031'.
  Set init value: \outgoing_frame_valid_reg = 1'0
Found init rule in `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.$proc$../lib/eth/lib/axis/rtl/arbiter.v:79$1006'.
  Set init value: \mask_reg = 2'00
Found init rule in `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.$proc$../lib/eth/lib/axis/rtl/arbiter.v:58$1005'.
  Set init value: \grant_encoded_reg = 1'0
Found init rule in `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.$proc$../lib/eth/lib/axis/rtl/arbiter.v:57$1004'.
  Set init value: \grant_valid_reg = 1'0
Found init rule in `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.$proc$../lib/eth/lib/axis/rtl/arbiter.v:56$1003'.
  Set init value: \grant_reg = 2'00
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:252$992'.
  Set init value: \good_frame_sync3_reg = 1'0
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:251$991'.
  Set init value: \good_frame_sync2_reg = 1'0
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:250$990'.
  Set init value: \good_frame_sync1_reg = 1'0
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:249$989'.
  Set init value: \bad_frame_sync4_reg = 1'0
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:248$988'.
  Set init value: \bad_frame_sync3_reg = 1'0
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:247$987'.
  Set init value: \bad_frame_sync2_reg = 1'0
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:246$986'.
  Set init value: \bad_frame_sync1_reg = 1'0
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:245$985'.
  Set init value: \overflow_sync4_reg = 1'0
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:244$984'.
  Set init value: \overflow_sync3_reg = 1'0
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:243$983'.
  Set init value: \overflow_sync2_reg = 1'0
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:242$982'.
  Set init value: \overflow_sync1_reg = 1'0
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:240$981'.
  Set init value: \good_frame_reg = 1'0
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:239$980'.
  Set init value: \bad_frame_reg = 1'0
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:238$979'.
  Set init value: \overflow_reg = 1'0
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:237$978'.
  Set init value: \send_frame_reg = 1'0
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:236$977'.
  Set init value: \drop_frame_reg = 1'0
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:220$976'.
  Set init value: \m_axis_tvalid_pipe_reg = 2'00
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:209$974'.
  Set init value: \m_rst_sync3_reg = 1'1
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:207$973'.
  Set init value: \m_rst_sync2_reg = 1'1
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:205$972'.
  Set init value: \m_rst_sync1_reg = 1'1
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:203$971'.
  Set init value: \s_rst_sync3_reg = 1'1
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:201$970'.
  Set init value: \s_rst_sync2_reg = 1'1
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:199$969'.
  Set init value: \s_rst_sync1_reg = 1'1
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:196$968'.
  Set init value: \wr_ptr_update_ack_sync2_reg = 1'0
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:194$967'.
  Set init value: \wr_ptr_update_ack_sync1_reg = 1'0
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:192$966'.
  Set init value: \wr_ptr_update_sync3_reg = 1'0
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:190$965'.
  Set init value: \wr_ptr_update_sync2_reg = 1'0
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:188$964'.
  Set init value: \wr_ptr_update_sync1_reg = 1'0
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:186$963'.
  Set init value: \wr_ptr_update_reg = 1'0
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:185$962'.
  Set init value: \wr_ptr_update_valid_reg = 1'0
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:183$961'.
  Set init value: \rd_ptr_gray_sync2_reg = 13'0000000000000
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:181$960'.
  Set init value: \rd_ptr_gray_sync1_reg = 13'0000000000000
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:179$959'.
  Set init value: \wr_ptr_gray_sync2_reg = 13'0000000000000
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:177$958'.
  Set init value: \wr_ptr_gray_sync1_reg = 13'0000000000000
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:171$957'.
  Set init value: \rd_ptr_gray_reg = 13'0000000000000
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:170$956'.
  Set init value: \rd_ptr_reg = 13'0000000000000
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:169$955'.
  Set init value: \wr_ptr_cur_gray_reg = 13'0000000000000
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:168$954'.
  Set init value: \wr_ptr_sync_gray_reg = 13'0000000000000
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:167$953'.
  Set init value: \wr_ptr_gray_reg = 13'0000000000000
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:166$952'.
  Set init value: \wr_ptr_cur_reg = 13'0000000000000
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:165$951'.
  Set init value: \wr_ptr_reg = 13'0000000000000
Found init rule in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:253$993'.
  Set init value: \good_frame_sync4_reg = 1'0
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:460$856'.
  Set init value: \temp_m_udp_payload_axis_tuser_reg = 1'0
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:459$855'.
  Set init value: \temp_m_udp_payload_axis_tlast_reg = 1'0
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:458$854'.
  Set init value: \temp_m_udp_payload_axis_tvalid_reg = 1'0
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:457$853'.
  Set init value: \temp_m_udp_payload_axis_tdata_reg = 8'00000000
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:455$852'.
  Set init value: \m_udp_payload_axis_tuser_reg = 1'0
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:454$851'.
  Set init value: \m_udp_payload_axis_tlast_reg = 1'0
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:453$850'.
  Set init value: \m_udp_payload_axis_tvalid_reg = 1'0
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:452$849'.
  Set init value: \m_udp_payload_axis_tdata_reg = 8'00000000
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:198$848'.
  Set init value: \m_udp_payload_axis_tready_int_reg = 1'0
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:193$847'.
  Set init value: \error_payload_early_termination_reg = 1'0
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:192$846'.
  Set init value: \error_header_early_termination_reg = 1'0
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:191$845'.
  Set init value: \busy_reg = 1'0
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:189$844'.
  Set init value: \s_ip_payload_axis_tready_reg = 1'0
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:188$843'.
  Set init value: \s_ip_hdr_ready_reg = 1'0
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:186$842'.
  Set init value: \m_udp_checksum_reg = 16'0000000000000000
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:185$841'.
  Set init value: \m_udp_length_reg = 16'0000000000000000
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:184$840'.
  Set init value: \m_udp_dest_port_reg = 16'0000000000000000
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:183$839'.
  Set init value: \m_udp_source_port_reg = 16'0000000000000000
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:182$838'.
  Set init value: \m_ip_dest_ip_reg = 0
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:181$837'.
  Set init value: \m_ip_source_ip_reg = 0
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:180$836'.
  Set init value: \m_ip_header_checksum_reg = 16'0000000000000000
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:179$835'.
  Set init value: \m_ip_protocol_reg = 8'00000000
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:178$834'.
  Set init value: \m_ip_ttl_reg = 8'00000000
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:177$833'.
  Set init value: \m_ip_fragment_offset_reg = 13'0000000000000
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:176$832'.
  Set init value: \m_ip_flags_reg = 3'000
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:175$831'.
  Set init value: \m_ip_identification_reg = 16'0000000000000000
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:174$830'.
  Set init value: \m_ip_length_reg = 16'0000000000000000
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:173$829'.
  Set init value: \m_ip_ecn_reg = 2'00
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:172$828'.
  Set init value: \m_ip_dscp_reg = 6'000000
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:171$827'.
  Set init value: \m_ip_ihl_reg = 4'0000
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:170$826'.
  Set init value: \m_ip_version_reg = 4'0000
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:169$825'.
  Set init value: \m_eth_type_reg = 16'0000000000000000
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:168$824'.
  Set init value: \m_eth_src_mac_reg = 48'000000000000000000000000000000000000000000000000
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:167$823'.
  Set init value: \m_eth_dest_mac_reg = 48'000000000000000000000000000000000000000000000000
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:166$822'.
  Set init value: \m_udp_hdr_valid_reg = 1'0
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:164$821'.
  Set init value: \last_word_data_reg = 8'00000000
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:162$820'.
  Set init value: \word_count_reg = 16'0000000000000000
Found init rule in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:161$819'.
  Set init value: \hdr_ptr_reg = 3'000
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:421$787'.
  Set init value: \temp_m_ip_payload_axis_tuser_reg = 1'0
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:420$786'.
  Set init value: \temp_m_ip_payload_axis_tlast_reg = 1'0
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:419$785'.
  Set init value: \temp_m_ip_payload_axis_tvalid_reg = 1'0
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:418$784'.
  Set init value: \temp_m_ip_payload_axis_tdata_reg = 8'00000000
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:416$783'.
  Set init value: \m_ip_payload_axis_tuser_reg = 1'0
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:415$782'.
  Set init value: \m_ip_payload_axis_tlast_reg = 1'0
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:414$781'.
  Set init value: \m_ip_payload_axis_tvalid_reg = 1'0
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:413$780'.
  Set init value: \m_ip_payload_axis_tdata_reg = 8'00000000
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:187$779'.
  Set init value: \m_ip_payload_axis_tready_int_reg = 1'0
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:182$778'.
  Set init value: \error_payload_early_termination_reg = 1'0
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:181$777'.
  Set init value: \busy_reg = 1'0
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:179$776'.
  Set init value: \m_ip_dest_ip_reg = 0
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:178$775'.
  Set init value: \m_ip_source_ip_reg = 0
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:177$774'.
  Set init value: \m_ip_header_checksum_reg = 16'0000000000000000
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:176$773'.
  Set init value: \m_ip_protocol_reg = 8'00000000
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:175$772'.
  Set init value: \m_ip_ttl_reg = 8'00000000
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:174$771'.
  Set init value: \m_ip_fragment_offset_reg = 13'0000000000000
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:173$770'.
  Set init value: \m_ip_flags_reg = 3'000
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:172$769'.
  Set init value: \m_ip_identification_reg = 16'0000000000000000
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:171$768'.
  Set init value: \m_ip_length_reg = 16'0000000000000000
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:170$767'.
  Set init value: \m_ip_ecn_reg = 2'00
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:169$766'.
  Set init value: \m_ip_dscp_reg = 6'000000
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:168$765'.
  Set init value: \m_ip_ihl_reg = 4'0000
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:167$764'.
  Set init value: \m_ip_version_reg = 4'0000
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:166$763'.
  Set init value: \m_eth_type_reg = 16'0000000000000000
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:165$762'.
  Set init value: \m_eth_src_mac_reg = 48'000000000000000000000000000000000000000000000000
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:164$761'.
  Set init value: \m_eth_dest_mac_reg = 48'000000000000000000000000000000000000000000000000
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:163$760'.
  Set init value: \m_ip_hdr_valid_reg = 1'0
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:161$759'.
  Set init value: \s_udp_payload_axis_tready_reg = 1'0
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:160$758'.
  Set init value: \s_udp_hdr_ready_reg = 1'0
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:158$757'.
  Set init value: \udp_checksum_reg = 16'0000000000000000
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:157$756'.
  Set init value: \udp_length_reg = 16'0000000000000000
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:156$755'.
  Set init value: \udp_dest_port_reg = 16'0000000000000000
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:155$754'.
  Set init value: \udp_source_port_reg = 16'0000000000000000
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:153$753'.
  Set init value: \last_word_data_reg = 8'00000000
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:151$752'.
  Set init value: \word_count_reg = 16'0000000000000000
Found init rule in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:150$751'.
  Set init value: \hdr_ptr_reg = 3'000
Found init rule in `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:139$721'.
  Set init value: \rx_speed_count_2 = 2'00
Found init rule in `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:138$720'.
  Set init value: \rx_speed_count_1 = 7'0000000
Found init rule in `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:132$719'.
  Set init value: \rx_prescale_sync = 3'000
Found init rule in `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:125$718'.
  Set init value: \rx_prescale = 3'000
Found init rule in `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:118$717'.
  Set init value: \rx_mii_select_sync = 2'00
Found init rule in `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:111$716'.
  Set init value: \tx_mii_select_sync = 2'00
Found init rule in `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:108$715'.
  Set init value: \mii_select_reg = 1'0
Found init rule in `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:107$714'.
  Set init value: \speed_reg = 2'10
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:318$697'.
  Set init value: \temp_m_ip_payload_axis_tuser_reg = 1'0
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:317$696'.
  Set init value: \temp_m_ip_payload_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:316$695'.
  Set init value: \temp_m_ip_payload_axis_tid_reg = 8'00000000
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:315$694'.
  Set init value: \temp_m_ip_payload_axis_tlast_reg = 1'0
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:314$693'.
  Set init value: \temp_m_ip_payload_axis_tvalid_reg = 1'0
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:313$692'.
  Set init value: \temp_m_ip_payload_axis_tkeep_reg = 1'0
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:312$691'.
  Set init value: \temp_m_ip_payload_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:310$690'.
  Set init value: \m_ip_payload_axis_tuser_reg = 1'0
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:309$689'.
  Set init value: \m_ip_payload_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:308$688'.
  Set init value: \m_ip_payload_axis_tid_reg = 8'00000000
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:307$687'.
  Set init value: \m_ip_payload_axis_tlast_reg = 1'0
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:306$686'.
  Set init value: \m_ip_payload_axis_tvalid_reg = 1'0
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:305$685'.
  Set init value: \m_ip_payload_axis_tkeep_reg = 1'0
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:304$684'.
  Set init value: \m_ip_payload_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:148$683'.
  Set init value: \m_ip_payload_axis_tready_int_reg = 1'0
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:136$682'.
  Set init value: \m_ip_dest_ip_reg = 0
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:135$681'.
  Set init value: \m_ip_source_ip_reg = 0
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:134$680'.
  Set init value: \m_ip_header_checksum_reg = 16'0000000000000000
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:133$679'.
  Set init value: \m_ip_protocol_reg = 8'00000000
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:132$678'.
  Set init value: \m_ip_ttl_reg = 8'00000000
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:131$677'.
  Set init value: \m_ip_fragment_offset_reg = 13'0000000000000
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:130$676'.
  Set init value: \m_ip_flags_reg = 3'000
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:129$675'.
  Set init value: \m_ip_identification_reg = 16'0000000000000000
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:128$674'.
  Set init value: \m_ip_length_reg = 16'0000000000000000
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:127$673'.
  Set init value: \m_ip_ecn_reg = 2'00
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:126$672'.
  Set init value: \m_ip_dscp_reg = 6'000000
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:125$671'.
  Set init value: \m_ip_ihl_reg = 4'0000
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:124$670'.
  Set init value: \m_ip_version_reg = 4'0000
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:123$669'.
  Set init value: \m_eth_type_reg = 16'0000000000000000
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:122$668'.
  Set init value: \m_eth_src_mac_reg = 48'000000000000000000000000000000000000000000000000
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:121$667'.
  Set init value: \m_eth_dest_mac_reg = 48'000000000000000000000000000000000000000000000000
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:120$666'.
  Set init value: \m_ip_hdr_valid_reg = 1'0
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:118$665'.
  Set init value: \s_ip_hdr_ready_reg = 2'00
Found init rule in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:116$664'.
  Set init value: \frame_reg = 1'0
Found init rule in `$paramod$ebd4007eb1be06581fbe9dffd77fc1977a59903d\ip_complete.$proc$../lib/eth/rtl/ip_complete.v:208$565'.
  Set init value: \s_select_none_reg = 1'0
Found init rule in `$paramod$ebd4007eb1be06581fbe9dffd77fc1977a59903d\ip_complete.$proc$../lib/eth/rtl/ip_complete.v:207$564'.
  Set init value: \s_select_arp_reg = 1'0
Found init rule in `$paramod$ebd4007eb1be06581fbe9dffd77fc1977a59903d\ip_complete.$proc$../lib/eth/rtl/ip_complete.v:206$563'.
  Set init value: \s_select_ip_reg = 1'0
Found init rule in `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:201$534'.
  Set init value: \speed_sync_reg_2 = 2'10
Found init rule in `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:200$533'.
  Set init value: \speed_sync_reg_1 = 2'10
Found init rule in `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:173$532'.
  Set init value: \rx_sync_reg_4 = 2'00
Found init rule in `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:172$531'.
  Set init value: \rx_sync_reg_3 = 2'00
Found init rule in `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:171$530'.
  Set init value: \rx_sync_reg_2 = 2'00
Found init rule in `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:170$529'.
  Set init value: \rx_sync_reg_1 = 2'00
Found init rule in `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:143$528'.
  Set init value: \tx_sync_reg_4 = 1'0
Found init rule in `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:142$527'.
  Set init value: \tx_sync_reg_3 = 1'0
Found init rule in `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:141$526'.
  Set init value: \tx_sync_reg_2 = 1'0
Found init rule in `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:140$525'.
  Set init value: \tx_sync_reg_1 = 1'0
Found init rule in `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:320$508'.
  Set init value: \temp_m_eth_payload_axis_tlast_reg = 1'0
Found init rule in `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:319$507'.
  Set init value: \temp_m_eth_payload_axis_tvalid_reg = 1'0
Found init rule in `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:318$506'.
  Set init value: \temp_m_eth_payload_axis_tkeep_reg = 1'0
Found init rule in `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:317$505'.
  Set init value: \temp_m_eth_payload_axis_tdata_reg = 8'00000000
Found init rule in `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:315$504'.
  Set init value: \m_eth_payload_axis_tuser_reg = 1'0
Found init rule in `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:314$503'.
  Set init value: \m_eth_payload_axis_tlast_reg = 1'0
Found init rule in `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:313$502'.
  Set init value: \m_eth_payload_axis_tvalid_reg = 1'0
Found init rule in `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:312$501'.
  Set init value: \m_eth_payload_axis_tkeep_reg = 1'0
Found init rule in `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:311$500'.
  Set init value: \m_eth_payload_axis_tdata_reg = 8'00000000
Found init rule in `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:141$499'.
  Set init value: \m_eth_payload_axis_tready_int_reg = 1'0
Found init rule in `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:135$498'.
  Set init value: \shift_axis_extra_cycle_reg = 1'0
Found init rule in `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:127$497'.
  Set init value: \save_axis_tuser_reg = 1'0
Found init rule in `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:126$496'.
  Set init value: \save_axis_tlast_reg = 1'0
Found init rule in `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:125$495'.
  Set init value: \save_axis_tkeep_reg = 1'0
Found init rule in `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:124$494'.
  Set init value: \save_axis_tdata_reg = 8'00000000
Found init rule in `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:122$493'.
  Set init value: \error_header_early_termination_reg = 1'0
Found init rule in `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:121$492'.
  Set init value: \busy_reg = 1'0
Found init rule in `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:119$491'.
  Set init value: \m_eth_type_reg = 16'0000000000000000
Found init rule in `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:118$490'.
  Set init value: \m_eth_src_mac_reg = 48'000000000000000000000000000000000000000000000000
Found init rule in `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:117$489'.
  Set init value: \m_eth_dest_mac_reg = 48'000000000000000000000000000000000000000000000000
Found init rule in `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:116$488'.
  Set init value: \m_eth_hdr_valid_reg = 1'0
Found init rule in `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:114$487'.
  Set init value: \s_axis_tready_reg = 1'0
Found init rule in `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:109$486'.
  Set init value: \ptr_reg = 4'0000
Found init rule in `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:108$485'.
  Set init value: \read_eth_payload_reg = 1'0
Found init rule in `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:107$484'.
  Set init value: \read_eth_header_reg = 1'1
Found init rule in `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:321$509'.
  Set init value: \temp_m_eth_payload_axis_tuser_reg = 1'0
Found init rule in `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:323$410'.
  Set init value: \temp_m_axis_tlast_reg = 1'0
Found init rule in `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:322$409'.
  Set init value: \temp_m_axis_tvalid_reg = 1'0
Found init rule in `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:321$408'.
  Set init value: \temp_m_axis_tkeep_reg = 1'0
Found init rule in `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:320$407'.
  Set init value: \temp_m_axis_tdata_reg = 8'00000000
Found init rule in `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:318$406'.
  Set init value: \m_axis_tuser_reg = 1'0
Found init rule in `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:317$405'.
  Set init value: \m_axis_tlast_reg = 1'0
Found init rule in `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:316$404'.
  Set init value: \m_axis_tvalid_reg = 1'0
Found init rule in `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:315$403'.
  Set init value: \m_axis_tkeep_reg = 1'0
Found init rule in `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:314$402'.
  Set init value: \m_axis_tdata_reg = 8'00000000
Found init rule in `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:142$401'.
  Set init value: \m_axis_tready_int_reg = 1'0
Found init rule in `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:136$400'.
  Set init value: \shift_eth_payload_axis_extra_cycle_reg = 1'0
Found init rule in `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:128$399'.
  Set init value: \save_eth_payload_axis_tuser_reg = 1'0
Found init rule in `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:127$398'.
  Set init value: \save_eth_payload_axis_tlast_reg = 1'0
Found init rule in `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:126$397'.
  Set init value: \save_eth_payload_axis_tkeep_reg = 1'0
Found init rule in `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:125$396'.
  Set init value: \save_eth_payload_axis_tdata_reg = 8'00000000
Found init rule in `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:123$395'.
  Set init value: \busy_reg = 1'0
Found init rule in `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:121$394'.
  Set init value: \s_eth_payload_axis_tready_reg = 1'0
Found init rule in `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:120$393'.
  Set init value: \s_eth_hdr_ready_reg = 1'0
Found init rule in `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:118$392'.
  Set init value: \eth_type_reg = 16'0000000000000000
Found init rule in `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:117$391'.
  Set init value: \eth_src_mac_reg = 48'000000000000000000000000000000000000000000000000
Found init rule in `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:116$390'.
  Set init value: \eth_dest_mac_reg = 48'000000000000000000000000000000000000000000000000
Found init rule in `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:111$389'.
  Set init value: \ptr_reg = 4'0000
Found init rule in `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:110$388'.
  Set init value: \send_eth_payload_reg = 1'0
Found init rule in `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:109$387'.
  Set init value: \send_eth_header_reg = 1'0
Found init rule in `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:324$411'.
  Set init value: \temp_m_axis_tuser_reg = 1'0
Found init rule in `$paramod$407d95504e5ae864a58331e02b9e1159dadddae8\udp_complete.$proc$../lib/eth/rtl/udp_complete.v:281$336'.
  Set init value: \s_select_ip_reg = 1'0
Found init rule in `$paramod$407d95504e5ae864a58331e02b9e1159dadddae8\udp_complete.$proc$../lib/eth/rtl/udp_complete.v:280$335'.
  Set init value: \s_select_udp_reg = 1'0
Found init rule in `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:182$302'.
  Set init value: \bad_frame_reg = 1'0
Found init rule in `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:181$301'.
  Set init value: \overflow_reg = 1'0
Found init rule in `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:180$300'.
  Set init value: \send_frame_reg = 1'0
Found init rule in `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:179$299'.
  Set init value: \drop_frame_reg = 1'0
Found init rule in `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:169$298'.
  Set init value: \m_axis_tvalid_pipe_reg = 2'00
Found init rule in `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:160$296'.
  Set init value: \rd_ptr_reg = 14'00000000000000
Found init rule in `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:159$295'.
  Set init value: \wr_ptr_cur_reg = 14'00000000000000
Found init rule in `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:158$294'.
  Set init value: \wr_ptr_reg = 14'00000000000000
Found init rule in `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:183$303'.
  Set init value: \good_frame_reg = 1'0
Found init rule in `$paramod$e6305bebaf168efceabcd857ba8db26d0b4f9f50\fpga_core.$proc$../rtl/fpga_core.v:198$255'.
  Set init value: \no_match_reg = 1'0
Found init rule in `$paramod$e6305bebaf168efceabcd857ba8db26d0b4f9f50\fpga_core.$proc$../rtl/fpga_core.v:197$254'.
  Set init value: \match_cond_reg = 1'0

42.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \async_rst in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:296$1200'.
Found async reset \async_rst in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:284$1198'.
Found async reset \rst in `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:253$1168'.
Found async reset \rst in `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:242$1167'.
Found async reset \async_rst in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:296$876'.
Found async reset \async_rst in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:284$874'.
Found async reset \logic_rst in `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:186$518'.
Found async reset \rx_rst in `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:178$516'.
Found async reset \logic_rst in `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:155$513'.
Found async reset \tx_rst in `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:147$511'.

42.5.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$225'.
Creating decoders for process `\TRELLIS_FF.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:350$221'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$203'.
Creating decoders for process `\DPR16X4C.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:285$180'.
     1/3: $1$memwr$\ram$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:287$179_EN[3:0]$186
     2/3: $1$memwr$\ram$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:287$179_DATA[3:0]$185
     3/3: $1$memwr$\ram$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:287$179_ADDR[3:0]$184
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$146'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:221$122'.
     1/3: $1$memwr$\mem$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:223$120_EN[3:0]$128
     2/3: $1$memwr$\mem$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:223$120_DATA[3:0]$127
     3/3: $1$memwr$\mem$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:223$120_ADDR[3:0]$126
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:213$121'.
Creating decoders for process `$paramod$303b225a78d0e13695de3086b2061ccd0aa62371\priority_encoder.$proc$../lib/eth/lib/axis/rtl/priority_encoder.v:0$1834'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:167$1831'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:166$1830'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:156$1829'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:155$1828'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:154$1827'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:153$1826'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:152$1825'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:151$1824'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:150$1823'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:149$1822'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:148$1821'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:147$1820'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:146$1819'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:144$1818'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:143$1817'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:141$1816'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:140$1815'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:139$1814'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:168$1832'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:345$1810'.
     1/13: $0\eth_thisIsArpIncomingPkt[1:0] [1]
     2/13: $0\eth_thisIsArpIncomingPkt[1:0] [0]
     3/13: $0\error_invalid_header_reg[0:0]
     4/13: $0\error_header_early_termination_reg[0:0]
     5/13: $0\m_frame_valid_reg[0:0]
     6/13: $0\s_eth_payload_axis_tready_reg[0:0]
     7/13: $0\ptr_reg[4:0]
     8/13: $0\read_arp_header_reg[0:0]
     9/13: $0\read_eth_header_reg[0:0]
    10/13: $0\busy_reg[0:0]
    11/13: $0\m_eth_type_reg[15:0]
    12/13: $0\m_eth_src_mac_reg[47:0]
    13/13: $0\m_eth_dest_mac_reg[47:0]
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:297$1767'.
     1/17: $0\ip_matched[3:0] [1]
     2/17: $0\ip_matched[3:0] [0]
     3/17: $0\ip_matched[3:0] [2]
     4/17: $0\ip_matched[3:0] [3]
     5/17: $0\mac_matched[5:0] [0]
     6/17: $0\mac_matched[5:0] [2]
     7/17: $0\mac_matched[5:0] [3]
     8/17: $0\mac_matched[5:0] [4]
     9/17: $0\mac_matched[5:0] [5]
    10/17: $0\eth_thisIsArpIncomingPkt[5:2] [0]
    11/17: $0\eth_thisIsArpIncomingPkt[5:2] [2]
    12/17: $0\eth_thisIsArpIncomingPkt[5:2] [3]
    13/17: $0\eth_thisIsArpIncomingPkt[5:2] [1]
    14/17: $0\mac_matched[5:0] [1]
    15/17: $0\m_ip_matched[0:0]
    16/17: $0\m_mac_matched[0:0]
    17/17: $0\m_eth_thisIsArpIncomingPkt[0:0]
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:191$1699'.
     1/73: $1\s_eth_hdr_ready_next[0:0]
     2/73: $1\s_eth_payload_axis_tready_next[0:0]
     3/73: $4\error_invalid_header_next[0:0]
     4/73: $4\m_frame_valid_next[0:0]
     5/73: $3\error_header_early_termination_next[0:0]
     6/73: $3\m_frame_valid_next[0:0]
     7/73: $3\error_invalid_header_next[0:0]
     8/73: $6\read_arp_header_next[0:0]
     9/73: $4\read_eth_header_next[0:0]
    10/73: $5\ptr_next[4:0]
    11/73: $2\m_frame_valid_next[0:0]
    12/73: $2\error_invalid_header_next[0:0]
    13/73: $2\error_header_early_termination_next[0:0]
    14/73: $2\m_arp_spa_next[31:0] [31:24]
    15/73: $6\m_arp_spa_next[7:0]
    16/73: $5\m_arp_spa_next[15:8]
    17/73: $4\m_arp_spa_next[23:16]
    18/73: $3\m_arp_spa_next[31:24]
    19/73: $8\m_arp_sha_next[7:0]
    20/73: $7\m_arp_sha_next[15:8]
    21/73: $6\m_arp_sha_next[23:16]
    22/73: $5\m_arp_sha_next[31:24]
    23/73: $4\m_arp_sha_next[39:32]
    24/73: $3\m_arp_sha_next[47:40]
    25/73: $4\m_arp_oper_next[7:0]
    26/73: $3\m_arp_oper_next[15:8]
    27/73: $3\m_arp_plen_next[7:0]
    28/73: $3\m_arp_hlen_next[7:0]
    29/73: $4\m_arp_ptype_next[7:0]
    30/73: $3\m_arp_ptype_next[15:8]
    31/73: $4\m_arp_htype_next[7:0]
    32/73: $3\m_arp_htype_next[15:8]
    33/73: $4\read_arp_header_next[0:0]
    34/73: $2\m_arp_sha_next[47:0] [47:40]
    35/73: $2\m_arp_spa_next[31:0] [7:0]
    36/73: $2\m_arp_spa_next[31:0] [15:8]
    37/73: $2\m_arp_spa_next[31:0] [23:16]
    38/73: $2\m_arp_oper_next[15:0] [15:8]
    39/73: $2\m_arp_sha_next[47:0] [7:0]
    40/73: $2\m_arp_sha_next[47:0] [15:8]
    41/73: $2\m_arp_sha_next[47:0] [23:16]
    42/73: $2\m_arp_sha_next[47:0] [31:24]
    43/73: $2\m_arp_sha_next[47:0] [39:32]
    44/73: $2\m_arp_ptype_next[15:0] [15:8]
    45/73: $2\m_arp_oper_next[15:0] [7:0]
    46/73: $2\m_arp_plen_next[7:0]
    47/73: $2\m_arp_hlen_next[7:0]
    48/73: $2\m_arp_htype_next[15:0] [15:8]
    49/73: $2\m_arp_ptype_next[15:0] [7:0]
    50/73: $5\read_arp_header_next[0:0]
    51/73: $2\m_arp_htype_next[15:0] [7:0]
    52/73: $4\ptr_next[4:0]
    53/73: $1\m_frame_valid_next[0:0]
    54/73: $3\read_arp_header_next[0:0]
    55/73: $1\error_invalid_header_next[0:0]
    56/73: $1\error_header_early_termination_next[0:0]
    57/73: $3\read_eth_header_next[0:0]
    58/73: $3\ptr_next[4:0]
    59/73: $1\m_arp_spa_next[31:0]
    60/73: $1\m_arp_sha_next[47:0]
    61/73: $1\m_arp_oper_next[15:0]
    62/73: $1\m_arp_plen_next[7:0]
    63/73: $1\m_arp_hlen_next[7:0]
    64/73: $1\m_arp_ptype_next[15:0]
    65/73: $1\m_arp_htype_next[15:0]
    66/73: $2\read_arp_header_next[0:0]
    67/73: $2\read_eth_header_next[0:0]
    68/73: $2\ptr_next[4:0]
    69/73: $2\store_eth_hdr[0:0]
    70/73: $1\read_arp_header_next[0:0]
    71/73: $1\read_eth_header_next[0:0]
    72/73: $1\ptr_next[4:0]
    73/73: $1\store_eth_hdr[0:0]
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:283$1697'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:282$1696'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:281$1695'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:280$1694'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:278$1693'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:277$1692'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:276$1691'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:275$1690'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:274$1689'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:147$1688'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:141$1687'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:139$1686'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:138$1685'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:137$1684'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:136$1683'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:134$1682'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:132$1681'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:131$1680'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:130$1679'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:129$1678'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:128$1677'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:127$1676'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:126$1675'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:124$1674'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:123$1673'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:284$1698'.
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:328$1671'.
     1/11: $0\temp_m_eth_payload_axis_tvalid_reg[0:0]
     2/11: $0\m_eth_payload_axis_tready_int_reg[0:0]
     3/11: $0\m_eth_payload_axis_tvalid_reg[0:0]
     4/11: $0\temp_m_eth_payload_axis_tuser_reg[0:0]
     5/11: $0\temp_m_eth_payload_axis_tlast_reg[0:0]
     6/11: $0\temp_m_eth_payload_axis_tkeep_reg[0:0]
     7/11: $0\temp_m_eth_payload_axis_tdata_reg[7:0]
     8/11: $0\m_eth_payload_axis_tuser_reg[0:0]
     9/11: $0\m_eth_payload_axis_tlast_reg[0:0]
    10/11: $0\m_eth_payload_axis_tkeep_reg[0:0]
    11/11: $0\m_eth_payload_axis_tdata_reg[7:0]
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:300$1668'.
     1/12: $2\store_eth_payload_axis_temp_to_output[0:0]
     2/12: $3\temp_m_eth_payload_axis_tvalid_next[0:0]
     3/12: $3\m_eth_payload_axis_tvalid_next[0:0]
     4/12: $2\store_eth_payload_int_to_output[0:0]
     5/12: $2\m_eth_payload_axis_tvalid_next[0:0]
     6/12: $2\store_eth_payload_int_to_temp[0:0]
     7/12: $2\temp_m_eth_payload_axis_tvalid_next[0:0]
     8/12: $1\store_eth_payload_int_to_temp[0:0]
     9/12: $1\store_eth_payload_int_to_output[0:0]
    10/12: $1\temp_m_eth_payload_axis_tvalid_next[0:0]
    11/12: $1\m_eth_payload_axis_tvalid_next[0:0]
    12/12: $1\store_eth_payload_axis_temp_to_output[0:0]
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:241$1661'.
     1/15: $0\busy_reg[0:0]
     2/15: $0\m_eth_hdr_valid_reg[0:0]
     3/15: $0\s_frame_ready_reg[0:0]
     4/15: $0\ptr_reg[4:0]
     5/15: $0\send_arp_header_reg[0:0]
     6/15: $0\arp_tpa_reg[31:0]
     7/15: $0\arp_tha_reg[47:0]
     8/15: $0\arp_spa_reg[31:0]
     9/15: $0\arp_sha_reg[47:0]
    10/15: $0\arp_oper_reg[15:0]
    11/15: $0\arp_ptype_reg[15:0]
    12/15: $0\arp_htype_reg[15:0]
    13/15: $0\m_eth_type_reg[15:0]
    14/15: $0\m_eth_src_mac_reg[47:0]
    15/15: $0\m_eth_dest_mac_reg[47:0]
Creating decoders for process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:161$1624'.
     1/76: $4\send_arp_header_next[0:0]
     2/76: $3\m_eth_payload_axis_tlast_int[0:0]
     3/76: $30\m_eth_payload_axis_tkeep_int[0:0]
     4/76: $30\m_eth_payload_axis_tdata_int[7:0]
     5/76: $29\m_eth_payload_axis_tkeep_int[0:0]
     6/76: $29\m_eth_payload_axis_tdata_int[7:0]
     7/76: $28\m_eth_payload_axis_tkeep_int[0:0]
     8/76: $28\m_eth_payload_axis_tdata_int[7:0]
     9/76: $27\m_eth_payload_axis_tkeep_int[0:0]
    10/76: $27\m_eth_payload_axis_tdata_int[7:0]
    11/76: $26\m_eth_payload_axis_tkeep_int[0:0]
    12/76: $26\m_eth_payload_axis_tdata_int[7:0]
    13/76: $25\m_eth_payload_axis_tkeep_int[0:0]
    14/76: $25\m_eth_payload_axis_tdata_int[7:0]
    15/76: $24\m_eth_payload_axis_tkeep_int[0:0]
    16/76: $24\m_eth_payload_axis_tdata_int[7:0]
    17/76: $23\m_eth_payload_axis_tkeep_int[0:0]
    18/76: $23\m_eth_payload_axis_tdata_int[7:0]
    19/76: $22\m_eth_payload_axis_tkeep_int[0:0]
    20/76: $22\m_eth_payload_axis_tdata_int[7:0]
    21/76: $21\m_eth_payload_axis_tkeep_int[0:0]
    22/76: $21\m_eth_payload_axis_tdata_int[7:0]
    23/76: $20\m_eth_payload_axis_tkeep_int[0:0]
    24/76: $20\m_eth_payload_axis_tdata_int[7:0]
    25/76: $19\m_eth_payload_axis_tkeep_int[0:0]
    26/76: $19\m_eth_payload_axis_tdata_int[7:0]
    27/76: $18\m_eth_payload_axis_tkeep_int[0:0]
    28/76: $18\m_eth_payload_axis_tdata_int[7:0]
    29/76: $17\m_eth_payload_axis_tkeep_int[0:0]
    30/76: $17\m_eth_payload_axis_tdata_int[7:0]
    31/76: $16\m_eth_payload_axis_tkeep_int[0:0]
    32/76: $16\m_eth_payload_axis_tdata_int[7:0]
    33/76: $15\m_eth_payload_axis_tkeep_int[0:0]
    34/76: $15\m_eth_payload_axis_tdata_int[7:0]
    35/76: $14\m_eth_payload_axis_tkeep_int[0:0]
    36/76: $14\m_eth_payload_axis_tdata_int[7:0]
    37/76: $13\m_eth_payload_axis_tkeep_int[0:0]
    38/76: $13\m_eth_payload_axis_tdata_int[7:0]
    39/76: $12\m_eth_payload_axis_tkeep_int[0:0]
    40/76: $12\m_eth_payload_axis_tdata_int[7:0]
    41/76: $11\m_eth_payload_axis_tkeep_int[0:0]
    42/76: $11\m_eth_payload_axis_tdata_int[7:0]
    43/76: $10\m_eth_payload_axis_tkeep_int[0:0]
    44/76: $10\m_eth_payload_axis_tdata_int[7:0]
    45/76: $9\m_eth_payload_axis_tkeep_int[0:0]
    46/76: $9\m_eth_payload_axis_tdata_int[7:0]
    47/76: $8\m_eth_payload_axis_tkeep_int[0:0]
    48/76: $8\m_eth_payload_axis_tdata_int[7:0]
    49/76: $7\m_eth_payload_axis_tkeep_int[0:0]
    50/76: $7\m_eth_payload_axis_tdata_int[7:0]
    51/76: $6\m_eth_payload_axis_tkeep_int[0:0]
    52/76: $6\m_eth_payload_axis_tdata_int[7:0]
    53/76: $5\m_eth_payload_axis_tkeep_int[0:0]
    54/76: $5\m_eth_payload_axis_tdata_int[7:0]
    55/76: $4\m_eth_payload_axis_tkeep_int[0:0]
    56/76: $4\m_eth_payload_axis_tdata_int[7:0]
    57/76: $3\m_eth_payload_axis_tkeep_int[0:0]
    58/76: $3\m_eth_payload_axis_tdata_int[7:0]
    59/76: $3\send_arp_header_next[0:0]
    60/76: $2\m_eth_payload_axis_tlast_int[0:0]
    61/76: $2\m_eth_payload_axis_tkeep_int[0:0]
    62/76: $2\m_eth_payload_axis_tdata_int[7:0]
    63/76: $2\m_eth_payload_axis_tuser_int[0:0]
    64/76: $2\m_eth_payload_axis_tvalid_int[0:0]
    65/76: $3\ptr_next[4:0]
    66/76: $2\send_arp_header_next[0:0]
    67/76: $1\m_eth_payload_axis_tuser_int[0:0]
    68/76: $1\m_eth_payload_axis_tlast_int[0:0]
    69/76: $1\m_eth_payload_axis_tvalid_int[0:0]
    70/76: $1\m_eth_payload_axis_tkeep_int[0:0]
    71/76: $1\m_eth_payload_axis_tdata_int[7:0]
    72/76: $2\ptr_next[4:0]
    73/76: $1\send_arp_header_next[0:0]
    74/76: $1\ptr_next[4:0]
    75/76: $1\m_eth_hdr_valid_next[0:0]
    76/76: $1\store_frame[0:0]
Creating decoders for process `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.$proc$../lib/eth/rtl/arp_cache.v:159$1619'.
     1/6: $0\addr_reg[10:0]
     2/6: $0\wr_state[1:0]
     3/6: $0\ram_data_w[80:0]
     4/6: $0\ram_addr_w[10:0]
     5/6: $0\ram_we[0:0]
     6/6: $0\write_request_ready[0:0]
Creating decoders for process `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.$proc$../lib/eth/rtl/arp_cache.v:108$1599'.
     1/14: $0\ip_mismatch_1[7:0] [1]
     2/14: $0\ip_mismatch_1[7:0] [0]
     3/14: $0\ip_mismatch_1[7:0] [2]
     4/14: $0\ip_mismatch_1[7:0] [3]
     5/14: $0\ip_mismatch_1[7:0] [4]
     6/14: $0\ip_mismatch_1[7:0] [5]
     7/14: $0\ip_mismatch_1[7:0] [6]
     8/14: $0\ip_mismatch_1[7:0] [7]
     9/14: $0\ip_valid[0:0]
    10/14: $0\data_valid[3:0]
    11/14: $0\ip_latch[31:0]
    12/14: $0\ram_addr_r[10:0]
    13/14: $0\query_response_mac[47:0]
    14/14: $0\query_response_error[0:0]
Creating decoders for process `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.$proc$../lib/eth/rtl/arp_cache.v:84$1591'.
     1/3: $1$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1597
     2/3: $1$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_DATA[80:0]$1596
     3/3: $1$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_ADDR[10:0]$1595
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:602$1589'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:601$1588'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:600$1587'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:599$1586'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:597$1585'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:596$1584'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:595$1583'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:594$1582'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:212$1581'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:207$1580'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:206$1579'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:205$1578'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:204$1577'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:203$1576'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:201$1575'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:200$1574'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:199$1573'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:198$1572'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:197$1571'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:196$1570'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:195$1569'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:194$1568'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:193$1567'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:192$1566'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:191$1565'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:190$1564'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:189$1563'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:188$1562'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:187$1561'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:186$1560'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:185$1559'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:183$1558'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:182$1557'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:180$1556'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:178$1555'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:176$1554'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:175$1553'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:645$1552'.
     1/9: $0\temp_m_ip_payload_axis_tvalid_reg[0:0]
     2/9: $0\m_ip_payload_axis_tready_int_reg[0:0]
     3/9: $0\m_ip_payload_axis_tvalid_reg[0:0]
     4/9: $0\temp_m_ip_payload_axis_tuser_reg[0:0]
     5/9: $0\temp_m_ip_payload_axis_tlast_reg[0:0]
     6/9: $0\temp_m_ip_payload_axis_tdata_reg[7:0]
     7/9: $0\m_ip_payload_axis_tuser_reg[0:0]
     8/9: $0\m_ip_payload_axis_tlast_reg[0:0]
     9/9: $0\m_ip_payload_axis_tdata_reg[7:0]
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:617$1549'.
     1/12: $2\store_ip_payload_axis_temp_to_output[0:0]
     2/12: $3\temp_m_ip_payload_axis_tvalid_next[0:0]
     3/12: $3\m_ip_payload_axis_tvalid_next[0:0]
     4/12: $2\store_ip_payload_int_to_output[0:0]
     5/12: $2\m_ip_payload_axis_tvalid_next[0:0]
     6/12: $2\store_ip_payload_int_to_temp[0:0]
     7/12: $2\temp_m_ip_payload_axis_tvalid_next[0:0]
     8/12: $1\store_ip_payload_int_to_temp[0:0]
     9/12: $1\store_ip_payload_int_to_output[0:0]
    10/12: $1\temp_m_ip_payload_axis_tvalid_next[0:0]
    11/12: $1\m_ip_payload_axis_tvalid_next[0:0]
    12/12: $1\store_ip_payload_axis_temp_to_output[0:0]
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:558$1518'.
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
     1/38: $0\m_ip_dest_ip_reg[31:0] [31:24]
     2/38: $0\m_ip_dest_ip_reg[31:0] [23:16]
     3/38: $0\m_ip_dest_ip_reg[31:0] [15:8]
     4/38: $0\m_ip_dest_ip_reg[31:0] [7:0]
     5/38: $0\m_ip_source_ip_reg[31:0] [23:16]
     6/38: $0\m_ip_source_ip_reg[31:0] [15:8]
     7/38: $0\m_ip_source_ip_reg[31:0] [7:0]
     8/38: $0\m_ip_header_checksum_reg[15:0] [7:0]
     9/38: $0\m_ip_fragment_offset_reg[12:0] [7:0]
    10/38: $0\m_ip_identification_reg[15:0] [7:0]
    11/38: $0\m_ip_length_reg[15:0] [7:0]
    12/38: $0\error_invalid_header_reg[0:0]
    13/38: $0\error_payload_early_termination_reg[0:0]
    14/38: $0\error_header_early_termination_reg[0:0]
    15/38: $0\busy_reg[0:0]
    16/38: $0\m_ip_hdr_valid_reg[0:0]
    17/38: $0\s_eth_payload_axis_tready_reg[0:0]
    18/38: $0\s_eth_hdr_ready_reg[0:0]
    19/38: $0\state_reg[2:0]
    20/38: $0\cs_latch[7:0]
    21/38: $0\hdr_sum_reg[15:0]
    22/38: $0\last_word_data_reg[7:0]
    23/38: $0\m_ip_source_ip_reg[31:0] [31:24]
    24/38: $0\m_ip_header_checksum_reg[15:0] [15:8]
    25/38: $0\m_ip_flags_reg[2:0]
    26/38: $0\m_ip_protocol_reg[7:0]
    27/38: $0\m_ip_ttl_reg[7:0]
    28/38: $0\m_ip_identification_reg[15:0] [15:8]
    29/38: $0\m_ip_fragment_offset_reg[12:0] [12:8]
    30/38: $0\m_ip_length_reg[15:0] [15:8]
    31/38: $0\m_ip_dscp_reg[5:0]
    32/38: $0\m_ip_version_reg[3:0]
    33/38: $0\m_ip_ecn_reg[1:0]
    34/38: $0\error_invalid_checksum_reg[0:0]
    35/38: $0\m_ip_ihl_reg[3:0]
    36/38: $0\m_eth_type_reg[15:0]
    37/38: $0\m_eth_src_mac_reg[47:0]
    38/38: $0\m_eth_dest_mac_reg[47:0]
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
     1/131: $13\state_next[2:0]
     2/131: $12\s_eth_payload_axis_tready_next[0:0]
     3/131: $10\s_eth_hdr_ready_next[0:0]
     4/131: $12\state_next[2:0]
     5/131: $11\s_eth_payload_axis_tready_next[0:0]
     6/131: $9\s_eth_hdr_ready_next[0:0]
     7/131: $11\state_next[2:0]
     8/131: $10\s_eth_payload_axis_tready_next[0:0]
     9/131: $8\s_eth_hdr_ready_next[0:0]
    10/131: $10\state_next[2:0]
    11/131: $9\s_eth_payload_axis_tready_next[0:0]
    12/131: $7\s_eth_hdr_ready_next[0:0]
    13/131: $9\state_next[2:0]
    14/131: $4\m_ip_payload_axis_tvalid_int[0:0]
    15/131: $4\store_last_word[0:0]
    16/131: $4\error_payload_early_termination_next[0:0]
    17/131: $4\m_ip_payload_axis_tuser_int[0:0]
    18/131: $8\state_next[2:0]
    19/131: $8\s_eth_payload_axis_tready_next[0:0]
    20/131: $6\s_eth_hdr_ready_next[0:0]
    21/131: $3\error_payload_early_termination_next[0:0]
    22/131: $3\m_ip_payload_axis_tuser_int[0:0]
    23/131: $3\store_last_word[0:0]
    24/131: $3\m_ip_payload_axis_tvalid_int[0:0]
    25/131: $2\error_payload_early_termination_next[0:0]
    26/131: $2\store_last_word[0:0]
    27/131: $7\state_next[2:0]
    28/131: $2\m_ip_payload_axis_tuser_int[0:0]
    29/131: $2\m_ip_payload_axis_tvalid_int[0:0]
    30/131: $7\s_eth_payload_axis_tready_next[0:0]
    31/131: $5\s_eth_hdr_ready_next[0:0]
    32/131: $2\word_count_next[15:0]
    33/131: $6\state_next[2:0]
    34/131: $6\s_eth_payload_axis_tready_next[0:0]
    35/131: $4\s_eth_hdr_ready_next[0:0]
    36/131: $5\m_ip_hdr_valid_next[0:0]
    37/131: $3\error_header_early_termination_next[0:0]
    38/131: $5\state_next[2:0]
    39/131: $4\error_invalid_header_next[0:0]
    40/131: $4\m_ip_hdr_valid_next[0:0]
    41/131: $5\s_eth_payload_axis_tready_next[0:0]
    42/131: $3\store_ip_version_ihl[0:0]
    43/131: $3\error_invalid_header_next[0:0]
    44/131: $3\store_ip_dest_ip_3[0:0]
    45/131: $3\store_ip_dest_ip_2[0:0]
    46/131: $3\store_ip_dest_ip_1[0:0]
    47/131: $3\store_ip_dest_ip_0[0:0]
    48/131: $3\store_ip_source_ip_3[0:0]
    49/131: $3\store_ip_source_ip_2[0:0]
    50/131: $3\store_ip_source_ip_1[0:0]
    51/131: $3\store_ip_source_ip_0[0:0]
    52/131: $3\store_ip_header_checksum_1[0:0]
    53/131: $3\store_ip_header_checksum_0[0:0]
    54/131: $3\store_ip_protocol[0:0]
    55/131: $3\store_ip_ttl[0:0]
    56/131: $3\store_ip_flags_fragment_offset_1[0:0]
    57/131: $3\store_ip_flags_fragment_offset_0[0:0]
    58/131: $3\store_ip_identification_1[0:0]
    59/131: $3\store_ip_identification_0[0:0]
    60/131: $3\store_ip_length_1[0:0]
    61/131: $3\store_ip_length_0[0:0]
    62/131: $3\store_ip_dscp_ecn[0:0]
    63/131: $4\state_next[2:0]
    64/131: $3\m_ip_hdr_valid_next[0:0]
    65/131: $4\s_eth_payload_axis_tready_next[0:0]
    66/131: $3\state_next[2:0]
    67/131: $2\m_ip_hdr_valid_next[0:0]
    68/131: $2\error_header_early_termination_next[0:0]
    69/131: $3\s_eth_payload_axis_tready_next[0:0]
    70/131: $3\s_eth_hdr_ready_next[0:0]
    71/131: $2\error_invalid_header_next[0:0]
    72/131: $2\store_ip_dest_ip_3[0:0]
    73/131: $2\store_ip_dest_ip_2[0:0]
    74/131: $2\store_ip_dest_ip_1[0:0]
    75/131: $2\store_ip_dest_ip_0[0:0]
    76/131: $2\store_ip_source_ip_3[0:0]
    77/131: $2\store_ip_source_ip_2[0:0]
    78/131: $2\store_ip_source_ip_1[0:0]
    79/131: $2\store_ip_source_ip_0[0:0]
    80/131: $2\store_ip_header_checksum_1[0:0]
    81/131: $2\store_ip_header_checksum_0[0:0]
    82/131: $2\store_ip_protocol[0:0]
    83/131: $2\store_ip_ttl[0:0]
    84/131: $2\store_ip_flags_fragment_offset_1[0:0]
    85/131: $2\store_ip_flags_fragment_offset_0[0:0]
    86/131: $2\store_ip_identification_1[0:0]
    87/131: $2\store_ip_identification_0[0:0]
    88/131: $2\store_ip_length_1[0:0]
    89/131: $2\store_ip_length_0[0:0]
    90/131: $2\store_ip_dscp_ecn[0:0]
    91/131: $2\store_ip_version_ihl[0:0]
    92/131: $2\hdr_ptr_next[5:0]
    93/131: $2\state_next[2:0]
    94/131: $2\store_eth_hdr[0:0]
    95/131: $2\s_eth_payload_axis_tready_next[0:0]
    96/131: $2\s_eth_hdr_ready_next[0:0]
    97/131: $1\state_next[2:0]
    98/131: $1\s_eth_payload_axis_tready_next[0:0]
    99/131: $1\s_eth_hdr_ready_next[0:0]
   100/131: $1\store_eth_hdr[0:0]
   101/131: $1\hdr_ptr_next[5:0]
   102/131: $1\error_invalid_header_next[0:0]
   103/131: $1\store_ip_dest_ip_3[0:0]
   104/131: $1\store_ip_dest_ip_2[0:0]
   105/131: $1\store_ip_dest_ip_1[0:0]
   106/131: $1\store_ip_dest_ip_0[0:0]
   107/131: $1\store_ip_source_ip_3[0:0]
   108/131: $1\store_ip_source_ip_2[0:0]
   109/131: $1\store_ip_source_ip_1[0:0]
   110/131: $1\store_ip_source_ip_0[0:0]
   111/131: $1\store_ip_header_checksum_1[0:0]
   112/131: $1\store_ip_header_checksum_0[0:0]
   113/131: $1\store_ip_protocol[0:0]
   114/131: $1\store_ip_ttl[0:0]
   115/131: $1\store_ip_flags_fragment_offset_1[0:0]
   116/131: $1\store_ip_flags_fragment_offset_0[0:0]
   117/131: $1\store_ip_identification_1[0:0]
   118/131: $1\store_ip_identification_0[0:0]
   119/131: $1\store_ip_length_1[0:0]
   120/131: $1\store_ip_length_0[0:0]
   121/131: $1\store_ip_dscp_ecn[0:0]
   122/131: $1\store_ip_version_ihl[0:0]
   123/131: $1\error_payload_early_termination_next[0:0]
   124/131: $1\word_count_next[15:0]
   125/131: $1\store_last_word[0:0]
   126/131: $1\m_ip_payload_axis_tuser_int[0:0]
   127/131: $1\m_ip_payload_axis_tlast_int[0:0]
   128/131: $1\m_ip_payload_axis_tvalid_int[0:0]
   129/131: $1\m_ip_payload_axis_tdata_int[7:0]
   130/131: $1\m_ip_hdr_valid_next[0:0]
   131/131: $1\error_header_early_termination_next[0:0]
Creating decoders for process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:251$1490'.
     1/1: $0\idle_now2[0:0]
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:421$1488'.
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:420$1487'.
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:419$1486'.
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:418$1485'.
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:416$1484'.
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:415$1483'.
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:414$1482'.
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:413$1481'.
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:158$1480'.
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:153$1479'.
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:152$1478'.
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:150$1477'.
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:149$1476'.
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:148$1475'.
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:147$1474'.
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:145$1473'.
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:144$1472'.
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:142$1471'.
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:141$1470'.
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:140$1469'.
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:139$1468'.
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:138$1467'.
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:137$1466'.
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:136$1465'.
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:135$1464'.
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:134$1463'.
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:133$1462'.
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:131$1461'.
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:129$1460'.
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:127$1459'.
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:126$1458'.
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:464$1457'.
     1/9: $0\temp_m_eth_payload_axis_tvalid_reg[0:0]
     2/9: $0\m_eth_payload_axis_tready_int_reg[0:0]
     3/9: $0\m_eth_payload_axis_tvalid_reg[0:0]
     4/9: $0\temp_m_eth_payload_axis_tuser_reg[0:0]
     5/9: $0\temp_m_eth_payload_axis_tlast_reg[0:0]
     6/9: $0\temp_m_eth_payload_axis_tdata_reg[7:0]
     7/9: $0\m_eth_payload_axis_tuser_reg[0:0]
     8/9: $0\m_eth_payload_axis_tlast_reg[0:0]
     9/9: $0\m_eth_payload_axis_tdata_reg[7:0]
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:436$1454'.
     1/12: $2\store_eth_payload_axis_temp_to_output[0:0]
     2/12: $3\temp_m_eth_payload_axis_tvalid_next[0:0]
     3/12: $3\m_eth_payload_axis_tvalid_next[0:0]
     4/12: $2\store_eth_payload_int_to_output[0:0]
     5/12: $2\m_eth_payload_axis_tvalid_next[0:0]
     6/12: $2\store_eth_payload_int_to_temp[0:0]
     7/12: $2\temp_m_eth_payload_axis_tvalid_next[0:0]
     8/12: $1\store_eth_payload_int_to_temp[0:0]
     9/12: $1\store_eth_payload_int_to_output[0:0]
    10/12: $1\temp_m_eth_payload_axis_tvalid_next[0:0]
    11/12: $1\m_eth_payload_axis_tvalid_next[0:0]
    12/12: $1\store_eth_payload_axis_temp_to_output[0:0]
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:364$1446'.
     1/20: $0\error_payload_early_termination_reg[0:0]
     2/20: $0\busy_reg[0:0]
     3/20: $0\m_eth_hdr_valid_reg[0:0]
     4/20: $0\s_ip_payload_axis_tready_reg[0:0]
     5/20: $0\s_ip_hdr_ready_reg[0:0]
     6/20: $0\state_reg[2:0]
     7/20: $0\ip_dest_ip_reg[31:0]
     8/20: $0\ip_source_ip_reg[31:0]
     9/20: $0\ip_protocol_reg[7:0]
    10/20: $0\ip_ttl_reg[7:0]
    11/20: $0\ip_fragment_offset_reg[12:0]
    12/20: $0\ip_flags_reg[2:0]
    13/20: $0\ip_identification_reg[15:0]
    14/20: $0\ip_length_reg[15:0]
    15/20: $0\ip_ecn_reg[1:0]
    16/20: $0\ip_dscp_reg[5:0]
    17/20: $0\last_word_data_reg[7:0]
    18/20: $0\m_eth_type_reg[15:0]
    19/20: $0\m_eth_src_mac_reg[47:0]
    20/20: $0\m_eth_dest_mac_reg[47:0]
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:360$1445'.
Creating decoders for process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:174$1417'.
     1/66: $11\state_next[2:0]
     2/66: $9\s_ip_payload_axis_tready_next[0:0]
     3/66: $8\s_ip_hdr_ready_next[0:0]
     4/66: $8\s_ip_payload_axis_tready_next[0:0]
     5/66: $10\state_next[2:0]
     6/66: $7\s_ip_hdr_ready_next[0:0]
     7/66: $9\state_next[2:0]
     8/66: $7\s_ip_payload_axis_tready_next[0:0]
     9/66: $6\s_ip_hdr_ready_next[0:0]
    10/66: $6\s_ip_payload_axis_tready_next[0:0]
    11/66: $8\state_next[2:0]
    12/66: $5\s_ip_hdr_ready_next[0:0]
    13/66: $7\state_next[2:0]
    14/66: $7\m_eth_payload_axis_tvalid_int[0:0]
    15/66: $4\store_last_word[0:0]
    16/66: $4\error_payload_early_termination_next[0:0]
    17/66: $4\m_eth_payload_axis_tuser_int[0:0]
    18/66: $6\state_next[2:0]
    19/66: $5\s_ip_payload_axis_tready_next[0:0]
    20/66: $4\s_ip_hdr_ready_next[0:0]
    21/66: $3\error_payload_early_termination_next[0:0]
    22/66: $3\m_eth_payload_axis_tuser_int[0:0]
    23/66: $3\store_last_word[0:0]
    24/66: $6\m_eth_payload_axis_tvalid_int[0:0]
    25/66: $4\s_ip_payload_axis_tready_next[0:0]
    26/66: $2\error_payload_early_termination_next[0:0]
    27/66: $2\store_last_word[0:0]
    28/66: $5\state_next[2:0]
    29/66: $3\s_ip_hdr_ready_next[0:0]
    30/66: $2\m_eth_payload_axis_tuser_int[0:0]
    31/66: $5\m_eth_payload_axis_tvalid_int[0:0]
    32/66: $2\word_count_next[15:0]
    33/66: $5\m_eth_payload_axis_tdata_int[7:0]
    34/66: $3\hdr_sum_next[19:0]
    35/66: $3\s_ip_payload_axis_tready_next[0:0]
    36/66: $4\state_next[2:0]
    37/66: $2\hdr_sum_next[19:0]
    38/66: $2\s_ip_payload_axis_tready_next[0:0]
    39/66: $3\state_next[2:0]
    40/66: $4\m_eth_payload_axis_tdata_int[7:0]
    41/66: $4\m_eth_payload_axis_tvalid_int[0:0]
    42/66: $4\hdr_ptr_next[5:0]
    43/66: $3\hdr_ptr_next[5:0]
    44/66: $3\m_eth_payload_axis_tdata_int[7:0]
    45/66: $3\m_eth_payload_axis_tvalid_int[0:0]
    46/66: $2\state_next[2:0]
    47/66: $2\hdr_ptr_next[5:0]
    48/66: $2\m_eth_payload_axis_tvalid_int[0:0]
    49/66: $2\m_eth_payload_axis_tdata_int[7:0]
    50/66: $2\m_eth_hdr_valid_next[0:0]
    51/66: $2\s_ip_hdr_ready_next[0:0]
    52/66: $2\store_ip_hdr[0:0]
    53/66: $1\store_ip_hdr[0:0]
    54/66: $1\hdr_ptr_next[5:0]
    55/66: $1\state_next[2:0]
    56/66: $1\s_ip_hdr_ready_next[0:0]
    57/66: $1\m_eth_payload_axis_tvalid_int[0:0]
    58/66: $1\m_eth_payload_axis_tdata_int[7:0]
    59/66: $1\m_eth_hdr_valid_next[0:0]
    60/66: $1\hdr_sum_next[19:0]
    61/66: $1\s_ip_payload_axis_tready_next[0:0]
    62/66: $1\error_payload_early_termination_next[0:0]
    63/66: $1\word_count_next[15:0]
    64/66: $1\store_last_word[0:0]
    65/66: $1\m_eth_payload_axis_tuser_int[0:0]
    66/66: $1\m_eth_payload_axis_tlast_int[0:0]
Creating decoders for process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:131$1415'.
Creating decoders for process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:129$1414'.
Creating decoders for process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:128$1413'.
Creating decoders for process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:127$1412'.
Creating decoders for process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:125$1411'.
Creating decoders for process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:124$1410'.
Creating decoders for process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:123$1409'.
Creating decoders for process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:122$1408'.
Creating decoders for process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:120$1407'.
Creating decoders for process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:119$1406'.
Creating decoders for process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:118$1405'.
Creating decoders for process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:117$1404'.
Creating decoders for process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:116$1403'.
Creating decoders for process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:114$1402'.
Creating decoders for process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:113$1401'.
Creating decoders for process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:112$1400'.
Creating decoders for process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:111$1399'.
Creating decoders for process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:110$1398'.
Creating decoders for process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:108$1397'.
Creating decoders for process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:107$1396'.
Creating decoders for process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:106$1395'.
Creating decoders for process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:105$1394'.
Creating decoders for process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:104$1393'.
Creating decoders for process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:102$1392'.
Creating decoders for process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:101$1391'.
Creating decoders for process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:133$1416'.
Creating decoders for process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:251$1376'.
     1/23: $0\error_bad_fcs_reg[0:0]
     2/23: $0\error_bad_frame_reg[0:0]
     3/23: $0\start_packet_reg[0:0]
     4/23: $0\m_axis_tvalid_reg[0:0]
     5/23: $0\state_reg[2:0]
     6/23: $0\gmii_rx_er_d4[0:0]
     7/23: $0\gmii_rx_er_d3[0:0]
     8/23: $0\gmii_rx_er_d2[0:0]
     9/23: $0\gmii_rx_er_d1[0:0]
    10/23: $0\gmii_rx_er_d0[0:0]
    11/23: $0\gmii_rx_dv_d4[0:0]
    12/23: $0\gmii_rx_dv_d3[0:0]
    13/23: $0\gmii_rx_dv_d2[0:0]
    14/23: $0\gmii_rx_dv_d1[0:0]
    15/23: $0\gmii_rx_dv_d0[0:0]
    16/23: $0\gmii_rxd_d4[7:0]
    17/23: $0\gmii_rxd_d3[7:0]
    18/23: $0\gmii_rxd_d2[7:0]
    19/23: $0\gmii_rxd_d1[7:0]
    20/23: $0\gmii_rxd_d0[7:0]
    21/23: $0\mii_locked[0:0]
    22/23: $0\mii_odd[0:0]
    23/23: $0\crc_state[31:0]
Creating decoders for process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:161$1360'.
     1/53: $7\state_next[2:0]
     2/53: $7\m_axis_tuser_next[0:0]
     3/53: $7\error_bad_fcs_next[0:0]
     4/53: $7\error_bad_frame_next[0:0]
     5/53: $6\error_bad_frame_next[0:0]
     6/53: $6\m_axis_tuser_next[0:0]
     7/53: $6\error_bad_fcs_next[0:0]
     8/53: $6\state_next[2:0]
     9/53: $5\error_bad_fcs_next[0:0]
    10/53: $5\error_bad_frame_next[0:0]
    11/53: $5\m_axis_tuser_next[0:0]
    12/53: $5\m_axis_tlast_next[0:0]
    13/53: $5\state_next[2:0]
    14/53: $4\error_bad_frame_next[0:0]
    15/53: $4\m_axis_tuser_next[0:0]
    16/53: $4\m_axis_tlast_next[0:0]
    17/53: $4\error_bad_fcs_next[0:0]
    18/53: $4\state_next[2:0]
    19/53: $4\start_packet_next[0:0]
    20/53: $4\ptp_ts_next[95:0]
    21/53: $3\ptp_ts_next[95:0]
    22/53: $3\start_packet_next[0:0]
    23/53: $3\state_next[2:0]
    24/53: $3\reset_crc[0:0]
    25/53: $3\error_bad_fcs_next[0:0]
    26/53: $3\error_bad_frame_next[0:0]
    27/53: $3\m_axis_tuser_next[0:0]
    28/53: $3\m_axis_tlast_next[0:0]
    29/53: $3\m_axis_tdata_next[7:0]
    30/53: $3\update_crc[0:0]
    31/53: $3\m_axis_tvalid_next[0:0]
    32/53: $2\state_next[2:0]
    33/53: $2\ptp_ts_next[95:0]
    34/53: $2\error_bad_fcs_next[0:0]
    35/53: $2\error_bad_frame_next[0:0]
    36/53: $2\m_axis_tuser_next[0:0]
    37/53: $2\m_axis_tlast_next[0:0]
    38/53: $2\m_axis_tdata_next[7:0]
    39/53: $2\start_packet_next[0:0]
    40/53: $2\update_crc[0:0]
    41/53: $2\reset_crc[0:0]
    42/53: $2\m_axis_tvalid_next[0:0]
    43/53: $1\state_next[2:0]
    44/53: $1\ptp_ts_next[95:0]
    45/53: $1\error_bad_fcs_next[0:0]
    46/53: $1\error_bad_frame_next[0:0]
    47/53: $1\m_axis_tuser_next[0:0]
    48/53: $1\m_axis_tlast_next[0:0]
    49/53: $1\m_axis_tdata_next[7:0]
    50/53: $1\start_packet_next[0:0]
    51/53: $1\update_crc[0:0]
    52/53: $1\reset_crc[0:0]
    53/53: $1\m_axis_tvalid_next[0:0]
Creating decoders for process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:135$1358'.
Creating decoders for process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:134$1357'.
Creating decoders for process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:132$1356'.
Creating decoders for process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:131$1355'.
Creating decoders for process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:130$1354'.
Creating decoders for process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:128$1353'.
Creating decoders for process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:126$1352'.
Creating decoders for process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:125$1351'.
Creating decoders for process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:124$1350'.
Creating decoders for process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:122$1349'.
Creating decoders for process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:120$1348'.
Creating decoders for process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:119$1347'.
Creating decoders for process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:117$1346'.
Creating decoders for process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:137$1359'.
Creating decoders for process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:397$1344'.
     1/9: $0\error_underflow_reg[0:0]
     2/9: $0\start_packet_reg[0:0]
     3/9: $0\gmii_tx_er_reg[0:0]
     4/9: $0\gmii_tx_en_reg[0:0]
     5/9: $0\m_axis_ptp_ts_valid_reg[0:0]
     6/9: $0\s_axis_tready_reg[0:0]
     7/9: $0\frame_ptr_reg[15:0]
     8/9: $0\state_reg[2:0]
     9/9: $0\crc_state[31:0]
Creating decoders for process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:169$1318'.
     1/101: $8\gmii_txd_next[7:4]
     2/101: $3\mii_msn_next[3:0]
     3/101: $16\state_next[2:0]
     4/101: $15\state_next[2:0]
     5/101: $14\state_next[2:0]
     6/101: $10\s_axis_tready_next[0:0]
     7/101: $13\state_next[2:0]
     8/101: $9\s_axis_tready_next[0:0]
     9/101: $12\state_next[2:0]
    10/101: $12\frame_ptr_next[15:0]
    11/101: $7\gmii_txd_next[7:0]
    12/101: $11\state_next[2:0]
    13/101: $11\frame_ptr_next[15:0]
    14/101: $10\state_next[2:0]
    15/101: $7\s_tdata_next[7:0]
    16/101: $10\frame_ptr_next[15:0]
    17/101: $9\state_next[2:0]
    18/101: $9\frame_ptr_next[15:0]
    19/101: $6\gmii_tx_er_next[0:0]
    20/101: $5\gmii_tx_er_next[0:0]
    21/101: $8\frame_ptr_next[15:0]
    22/101: $8\state_next[2:0]
    23/101: $8\s_axis_tready_next[0:0]
    24/101: $4\gmii_tx_er_next[0:0]
    25/101: $7\frame_ptr_next[15:0]
    26/101: $7\state_next[2:0]
    27/101: $7\s_axis_tready_next[0:0]
    28/101: $4\error_underflow_next[0:0]
    29/101: $6\s_tdata_next[7:0]
    30/101: $6\s_axis_tready_next[0:0]
    31/101: $6\state_next[2:0]
    32/101: $5\start_packet_next[0:0]
    33/101: $5\m_axis_ptp_ts_valid_next[0:0]
    34/101: $5\m_axis_ptp_ts_tag_next[15:0]
    35/101: $5\m_axis_ptp_ts_next[95:0]
    36/101: $6\gmii_txd_next[7:0]
    37/101: $5\s_tdata_next[7:0]
    38/101: $5\s_axis_tready_next[0:0]
    39/101: $6\frame_ptr_next[15:0]
    40/101: $5\state_next[2:0]
    41/101: $4\s_tdata_next[7:0]
    42/101: $4\s_axis_tready_next[0:0]
    43/101: $4\start_packet_next[0:0]
    44/101: $4\m_axis_ptp_ts_valid_next[0:0]
    45/101: $4\m_axis_ptp_ts_tag_next[15:0]
    46/101: $4\m_axis_ptp_ts_next[95:0]
    47/101: $5\gmii_txd_next[7:0]
    48/101: $5\frame_ptr_next[15:0]
    49/101: $4\state_next[2:0]
    50/101: $4\gmii_tx_en_next[0:0]
    51/101: $4\gmii_txd_next[7:0]
    52/101: $4\frame_ptr_next[15:0]
    53/101: $4\mii_odd_next[0:0]
    54/101: $3\gmii_tx_en_next[0:0]
    55/101: $3\gmii_txd_next[7:0]
    56/101: $3\frame_ptr_next[15:0]
    57/101: $3\mii_odd_next[0:0]
    58/101: $3\state_next[2:0]
    59/101: $3\reset_crc[0:0]
    60/101: $3\error_underflow_next[0:0]
    61/101: $3\start_packet_next[0:0]
    62/101: $3\m_axis_ptp_ts_valid_next[0:0]
    63/101: $3\m_axis_ptp_ts_tag_next[15:0]
    64/101: $3\m_axis_ptp_ts_next[95:0]
    65/101: $3\gmii_tx_er_next[0:0]
    66/101: $3\s_tdata_next[7:0]
    67/101: $3\update_crc[0:0]
    68/101: $3\s_axis_tready_next[0:0]
    69/101: $2\gmii_txd_next[7:0] [7:4]
    70/101: $2\gmii_txd_next[7:0] [3:0]
    71/101: $2\gmii_tx_er_next[0:0]
    72/101: $2\gmii_tx_en_next[0:0]
    73/101: $2\state_next[2:0]
    74/101: $2\mii_odd_next[0:0]
    75/101: $2\error_underflow_next[0:0]
    76/101: $2\start_packet_next[0:0]
    77/101: $2\m_axis_ptp_ts_valid_next[0:0]
    78/101: $2\m_axis_ptp_ts_tag_next[15:0]
    79/101: $2\m_axis_ptp_ts_next[95:0]
    80/101: $2\frame_ptr_next[15:0]
    81/101: $2\mii_msn_next[3:0]
    82/101: $2\s_tdata_next[7:0]
    83/101: $2\update_crc[0:0]
    84/101: $2\reset_crc[0:0]
    85/101: $2\s_axis_tready_next[0:0]
    86/101: $1\state_next[2:0]
    87/101: $1\gmii_tx_er_next[0:0]
    88/101: $1\gmii_tx_en_next[0:0]
    89/101: $1\gmii_txd_next[7:0]
    90/101: $1\error_underflow_next[0:0]
    91/101: $1\start_packet_next[0:0]
    92/101: $1\m_axis_ptp_ts_valid_next[0:0]
    93/101: $1\m_axis_ptp_ts_tag_next[15:0]
    94/101: $1\m_axis_ptp_ts_next[95:0]
    95/101: $1\frame_ptr_next[15:0]
    96/101: $1\mii_msn_next[3:0]
    97/101: $1\mii_odd_next[0:0]
    98/101: $1\s_tdata_next[7:0]
    99/101: $1\update_crc[0:0]
   100/101: $1\reset_crc[0:0]
   101/101: $1\s_axis_tready_next[0:0]
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:252$1316'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:251$1315'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:250$1314'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:249$1313'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:248$1312'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:247$1311'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:246$1310'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:245$1309'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:244$1308'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:243$1307'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:242$1306'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:240$1305'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:239$1304'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:238$1303'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:237$1302'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:236$1301'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:220$1300'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:213$1299'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:209$1298'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:207$1297'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:205$1296'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:203$1295'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:201$1294'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:199$1293'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:196$1292'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:194$1291'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:192$1290'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:190$1289'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:188$1288'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:186$1287'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:185$1286'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:183$1285'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:181$1284'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:179$1283'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:177$1282'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:171$1281'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:170$1280'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:169$1279'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:168$1278'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:167$1277'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:166$1276'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:165$1275'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:253$1317'.
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:490$1263'.
     1/8: $0\m_axis_tvalid_pipe_reg[1:0] [1]
     2/8: $1\rd_ptr_temp[12:0]
     3/8: $0\m_axis_tvalid_pipe_reg[1:0] [0]
     4/8: $2\rd_ptr_temp[12:0]
     5/8: $0\m_axis_pipe_reg[1][9:0]
     6/8: $0\m_axis_pipe_reg[0][9:0]
     7/8: $0\rd_ptr_gray_reg[12:0]
     8/8: $0\rd_ptr_reg[12:0]
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:463$1262'.
     1/9: $0\good_frame_sync4_reg[0:0]
     2/9: $0\good_frame_sync3_reg[0:0]
     3/9: $0\good_frame_sync2_reg[0:0]
     4/9: $0\bad_frame_sync4_reg[0:0]
     5/9: $0\bad_frame_sync3_reg[0:0]
     6/9: $0\bad_frame_sync2_reg[0:0]
     7/9: $0\overflow_sync4_reg[0:0]
     8/9: $0\overflow_sync3_reg[0:0]
     9/9: $0\overflow_sync2_reg[0:0]
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:451$1258'.
     1/3: $0\good_frame_sync1_reg[0:0]
     2/3: $0\bad_frame_sync1_reg[0:0]
     3/3: $0\overflow_sync1_reg[0:0]
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:430$1256'.
     1/5: $0\wr_ptr_update_sync3_reg[0:0]
     2/5: $0\wr_ptr_update_sync2_reg[0:0]
     3/5: $0\wr_ptr_update_sync1_reg[0:0]
     4/5: $0\wr_ptr_gray_sync2_reg[12:0]
     5/5: $0\wr_ptr_gray_sync1_reg[12:0]
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:416$1255'.
     1/4: $0\wr_ptr_update_ack_sync2_reg[0:0]
     2/4: $0\wr_ptr_update_ack_sync1_reg[0:0]
     3/4: $0\rd_ptr_gray_sync2_reg[12:0]
     4/4: $0\rd_ptr_gray_sync1_reg[12:0]
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$1202'.
     1/28: $7\wr_ptr_temp[12:0]
     2/28: $6\wr_ptr_temp[12:0]
     3/28: $5\wr_ptr_temp[12:0]
     4/28: $4\wr_ptr_temp[12:0]
     5/28: $3\wr_ptr_temp[12:0]
     6/28: $3$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$1181_EN[9:0]$1222
     7/28: $3$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$1181_DATA[9:0]$1221
     8/28: $3$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$1181_ADDR[11:0]$1220
     9/28: $2$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$1181_EN[9:0]$1215
    10/28: $2$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$1181_DATA[9:0]$1214
    11/28: $2$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$1181_ADDR[11:0]$1213
    12/28: $2\wr_ptr_temp[12:0]
    13/28: $1$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$1181_EN[9:0]$1212
    14/28: $1$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$1181_DATA[9:0]$1211
    15/28: $1$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$1181_ADDR[11:0]$1210
    16/28: $1\wr_ptr_temp[12:0]
    17/28: $0\good_frame_reg[0:0]
    18/28: $0\bad_frame_reg[0:0]
    19/28: $0\overflow_reg[0:0]
    20/28: $0\wr_ptr_update_reg[0:0]
    21/28: $0\wr_ptr_update_valid_reg[0:0]
    22/28: $0\wr_ptr_cur_gray_reg[12:0]
    23/28: $0\wr_ptr_sync_gray_reg[12:0]
    24/28: $0\wr_ptr_gray_reg[12:0]
    25/28: $0\send_frame_reg[0:0]
    26/28: $0\drop_frame_reg[0:0]
    27/28: $0\wr_ptr_cur_reg[12:0]
    28/28: $0\wr_ptr_reg[12:0]
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:296$1200'.
     1/3: $0\m_rst_sync3_reg[0:0]
     2/3: $0\m_rst_sync2_reg[0:0]
     3/3: $0\m_rst_sync1_reg[0:0]
Creating decoders for process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:284$1198'.
     1/3: $0\s_rst_sync3_reg[0:0]
     2/3: $0\s_rst_sync2_reg[0:0]
     3/3: $0\s_rst_sync1_reg[0:0]
Creating decoders for process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:250$1180'.
Creating decoders for process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:239$1179'.
Creating decoders for process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:169$1178'.
Creating decoders for process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:167$1177'.
Creating decoders for process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:166$1176'.
Creating decoders for process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:165$1175'.
Creating decoders for process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:164$1174'.
Creating decoders for process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:113$1173'.
Creating decoders for process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:111$1172'.
Creating decoders for process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:110$1171'.
Creating decoders for process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:109$1170'.
Creating decoders for process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:108$1169'.
Creating decoders for process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:253$1168'.
     1/1: $0\rx_rst_reg[3:0]
Creating decoders for process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:242$1167'.
     1/1: $0\tx_rst_reg[3:0]
Creating decoders for process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:171$1159'.
     1/14: $4\rgmii_tx_ctl_2[0:0]
     2/14: $4\rgmii_tx_ctl_1[0:0]
     3/14: $2\gmii_clk_en[0:0]
     4/14: $3\rgmii_tx_ctl_2[0:0]
     5/14: $3\rgmii_tx_ctl_1[0:0]
     6/14: $2\rgmii_txd_2[3:0]
     7/14: $2\rgmii_txd_1[3:0]
     8/14: $2\rgmii_tx_ctl_2[0:0]
     9/14: $2\rgmii_tx_ctl_1[0:0]
    10/14: $1\gmii_clk_en[0:0]
    11/14: $1\rgmii_tx_ctl_2[0:0]
    12/14: $1\rgmii_tx_ctl_1[0:0]
    13/14: $1\rgmii_txd_2[3:0]
    14/14: $1\rgmii_txd_1[3:0]
Creating decoders for process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:115$1150'.
     1/5: $0\rgmii_tx_clk_fall[0:0]
     2/5: $0\rgmii_tx_clk_rise[0:0]
     3/5: $0\rgmii_tx_clk_1[0:0]
     4/5: $0\count_reg[5:0]
     5/5: $0\rgmii_tx_clk_2[0:0]
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:227$1148'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:226$1147'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:225$1146'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:224$1145'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:223$1144'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:222$1143'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:221$1142'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:219$1141'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:218$1140'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:217$1139'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:216$1138'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:215$1137'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:214$1136'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:213$1135'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:109$1134'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:97$1133'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:96$1132'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:95$1131'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:94$1130'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:92$1129'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:90$1128'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:273$1127'.
     1/15: $0\temp_m_eth_payload_axis_tvalid_reg[0:0]
     2/15: $0\m_eth_payload_axis_tready_int_reg[0:0]
     3/15: $0\m_eth_payload_axis_tvalid_reg[0:0]
     4/15: $0\temp_m_eth_payload_axis_tdest_reg[7:0]
     5/15: $0\temp_m_eth_payload_axis_tid_reg[7:0]
     6/15: $0\m_eth_payload_axis_tdest_reg[7:0]
     7/15: $0\m_eth_payload_axis_tid_reg[7:0]
     8/15: $0\temp_m_eth_payload_axis_tuser_reg[0:0]
     9/15: $0\temp_m_eth_payload_axis_tlast_reg[0:0]
    10/15: $0\temp_m_eth_payload_axis_tkeep_reg[0:0]
    11/15: $0\temp_m_eth_payload_axis_tdata_reg[7:0]
    12/15: $0\m_eth_payload_axis_tuser_reg[0:0]
    13/15: $0\m_eth_payload_axis_tlast_reg[0:0]
    14/15: $0\m_eth_payload_axis_tkeep_reg[0:0]
    15/15: $0\m_eth_payload_axis_tdata_reg[7:0]
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:245$1124'.
     1/12: $2\store_eth_payload_axis_temp_to_output[0:0]
     2/12: $3\temp_m_eth_payload_axis_tvalid_next[0:0]
     3/12: $3\m_eth_payload_axis_tvalid_next[0:0]
     4/12: $2\store_axis_int_to_output[0:0]
     5/12: $2\m_eth_payload_axis_tvalid_next[0:0]
     6/12: $2\temp_m_eth_payload_axis_tvalid_next[0:0]
     7/12: $2\store_axis_int_to_temp[0:0]
     8/12: $1\temp_m_eth_payload_axis_tvalid_next[0:0]
     9/12: $1\m_eth_payload_axis_tvalid_next[0:0]
    10/12: $1\store_axis_int_to_temp[0:0]
    11/12: $1\store_axis_int_to_output[0:0]
    12/12: $1\store_eth_payload_axis_temp_to_output[0:0]
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:195$1117'.
     1/3: $0\m_eth_hdr_valid_reg[0:0]
     2/3: $0\s_eth_hdr_ready_reg[1:0]
     3/3: $0\frame_reg[0:0]
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:156$1094'.
     1/8: $1\m_eth_type_next[15:0]
     2/8: $1\m_eth_src_mac_next[47:0]
     3/8: $1\m_eth_dest_mac_next[47:0]
     4/8: $1\m_eth_hdr_valid_next[0:0]
     5/8: $1\s_eth_hdr_ready_next[1:0]
     6/8: $3\frame_next[0:0]
     7/8: $2\frame_next[0:0]
     8/8: $1\frame_next[0:0]
Creating decoders for process `\ip.$proc$../lib/eth/rtl/ip.v:261$1068'.
Creating decoders for process `\ip.$proc$../lib/eth/rtl/ip.v:259$1067'.
Creating decoders for process `\ip.$proc$../lib/eth/rtl/ip.v:257$1066'.
Creating decoders for process `\ip.$proc$../lib/eth/rtl/ip.v:255$1065'.
Creating decoders for process `\ip.$proc$../lib/eth/rtl/ip.v:155$1064'.
Creating decoders for process `\ip.$proc$../lib/eth/rtl/ip.v:153$1063'.
Creating decoders for process `\ip.$proc$../lib/eth/rtl/ip.v:330$1062'.
     1/6: $0\outgoing_ip_hdr_valid_reg[0:0]
     2/6: $0\s_ip_hdr_ready_reg[0:0]
     3/6: $0\drop_packet_reg[0:0]
     4/6: $0\arp_response_ready_reg[0:0]
     5/6: $0\arp_request_valid_reg[0:0]
     6/6: $0\state_reg[1:0]
Creating decoders for process `\ip.$proc$../lib/eth/rtl/ip.v:272$1055'.
     1/21: $5\state_next[1:0]
     2/21: $4\state_next[1:0]
     3/21: $3\drop_packet_next[0:0]
     4/21: $3\s_ip_hdr_ready_next[0:0]
     5/21: $3\outgoing_ip_hdr_valid_next[0:0]
     6/21: $3\outgoing_eth_dest_mac_next[47:0]
     7/21: $2\drop_packet_next[0:0]
     8/21: $2\outgoing_ip_hdr_valid_next[0:0]
     9/21: $2\outgoing_eth_dest_mac_next[47:0]
    10/21: $3\state_next[1:0]
    11/21: $2\s_ip_hdr_ready_next[0:0]
    12/21: $2\state_next[1:0]
    13/21: $2\arp_response_ready_next[0:0]
    14/21: $2\arp_request_valid_next[0:0]
    15/21: $1\arp_response_ready_next[0:0]
    16/21: $1\arp_request_valid_next[0:0]
    17/21: $1\state_next[1:0]
    18/21: $1\drop_packet_next[0:0]
    19/21: $1\outgoing_ip_hdr_valid_next[0:0]
    20/21: $1\outgoing_eth_dest_mac_next[47:0]
    21/21: $1\s_ip_hdr_ready_next[0:0]
Creating decoders for process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:285$1053'.
Creating decoders for process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:284$1052'.
Creating decoders for process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:282$1051'.
Creating decoders for process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:281$1050'.
Creating decoders for process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:279$1049'.
Creating decoders for process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:277$1048'.
Creating decoders for process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:273$1047'.
Creating decoders for process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:271$1046'.
Creating decoders for process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:270$1045'.
Creating decoders for process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:269$1044'.
Creating decoders for process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:267$1043'.
Creating decoders for process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:266$1042'.
Creating decoders for process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:264$1041'.
Creating decoders for process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:236$1040'.
Creating decoders for process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:235$1039'.
Creating decoders for process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:234$1038'.
Creating decoders for process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:229$1037'.
Creating decoders for process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:228$1036'.
Creating decoders for process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:189$1035'.
Creating decoders for process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:188$1034'.
Creating decoders for process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:187$1033'.
Creating decoders for process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:186$1032'.
Creating decoders for process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:184$1031'.
Creating decoders for process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:482$1025'.
     1/6: $0\arp_request_timer_reg[14:0] [14]
     2/6: $0\arp_request_timer_reg[14:0] [13:0]
     3/6: $0\force_set_request_timeout[1:1]
     4/6: $0\force_set_request_retry_interval[1:1]
     5/6: $0\arp_request_timer_reg_mid[9:0]
     6/6: $0\arp_request_timer_reg_lo[6:0]
Creating decoders for process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:449$1024'.
     1/7: $0\arp_response_valid_reg[0:0]
     2/7: $0\arp_request_retry_cnt_reg[3:0]
     3/7: $0\arp_request_operation_reg[0:0]
     4/7: $0\arp_request_ready_reg[0:0]
     5/7: $0\cache_write_request_valid_reg[0:0]
     6/7: $0\cache_query_request_valid_reg[0:0]
     7/7: $0\outgoing_frame_valid_reg[0:0]
Creating decoders for process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:293$1007'.
     1/146: $9\arp_response_mac_next[47:0]
     2/146: $11\arp_response_error_next[0:0]
     3/146: $11\arp_response_valid_next[0:0]
     4/146: $6\arp_request_ip_next[31:0]
     5/146: $6\cache_query_request_ip_next[31:0]
     6/146: $11\cache_query_request_valid_next[0:0]
     7/146: $8\arp_response_mac_next[47:0]
     8/146: $10\arp_response_error_next[0:0]
     9/146: $10\arp_response_valid_next[0:0]
    10/146: $5\arp_request_ip_next[31:0]
    11/146: $5\cache_query_request_ip_next[31:0]
    12/146: $10\cache_query_request_valid_next[0:0]
    13/146: $7\arp_response_mac_next[47:0]
    14/146: $9\arp_response_error_next[0:0]
    15/146: $9\arp_response_valid_next[0:0]
    16/146: $4\arp_request_ip_next[31:0]
    17/146: $4\cache_query_request_ip_next[31:0]
    18/146: $9\cache_query_request_valid_next[0:0]
    19/146: $6\arp_response_mac_next[47:0]
    20/146: $8\arp_response_error_next[0:0]
    21/146: $8\arp_response_valid_next[0:0]
    22/146: $3\arp_request_ip_next[31:0]
    23/146: $3\cache_query_request_ip_next[31:0]
    24/146: $8\cache_query_request_valid_next[0:0]
    25/146: $7\force_set_request_retry_interval[0:0]
    26/146: $6\arp_request_retry_cnt_next[3:0]
    27/146: $12\outgoing_arp_tpa_next[31:0]
    28/146: $12\outgoing_arp_tha_next[47:0]
    29/146: $12\outgoing_arp_oper_next[15:0]
    30/146: $12\outgoing_eth_dest_mac_next[47:0]
    31/146: $12\outgoing_frame_valid_next[0:0]
    32/146: $7\arp_request_operation_next[0:0]
    33/146: $5\arp_response_mac_next[47:0]
    34/146: $7\arp_response_error_next[0:0]
    35/146: $7\arp_response_valid_next[0:0]
    36/146: $7\cache_query_request_valid_next[0:0]
    37/146: $6\force_set_request_retry_interval[0:0]
    38/146: $5\arp_request_retry_cnt_next[3:0]
    39/146: $4\arp_response_mac_next[47:0]
    40/146: $6\arp_response_error_next[0:0]
    41/146: $6\arp_response_valid_next[0:0]
    42/146: $6\arp_request_operation_next[0:0]
    43/146: $6\cache_query_request_valid_next[0:0]
    44/146: $11\outgoing_arp_tpa_next[31:0]
    45/146: $11\outgoing_arp_tha_next[47:0]
    46/146: $11\outgoing_arp_oper_next[15:0]
    47/146: $11\outgoing_eth_dest_mac_next[47:0]
    48/146: $11\outgoing_frame_valid_next[0:0]
    49/146: $5\force_set_request_retry_interval[0:0]
    50/146: $4\arp_request_retry_cnt_next[3:0]
    51/146: $3\arp_response_mac_next[47:0]
    52/146: $5\arp_response_error_next[0:0]
    53/146: $5\arp_response_valid_next[0:0]
    54/146: $5\arp_request_operation_next[0:0]
    55/146: $5\cache_query_request_valid_next[0:0]
    56/146: $10\outgoing_arp_tpa_next[31:0]
    57/146: $10\outgoing_arp_tha_next[47:0]
    58/146: $10\outgoing_arp_oper_next[15:0]
    59/146: $10\outgoing_eth_dest_mac_next[47:0]
    60/146: $10\outgoing_frame_valid_next[0:0]
    61/146: $2\arp_request_ip_next[31:0]
    62/146: $2\cache_query_request_ip_next[31:0]
    63/146: $4\force_set_request_retry_interval[0:0]
    64/146: $4\force_set_request_timeout[0:0]
    65/146: $3\force_set_request_retry_interval[0:0]
    66/146: $3\force_set_request_timeout[0:0]
    67/146: $3\arp_request_retry_cnt_next[3:0]
    68/146: $9\outgoing_arp_tpa_next[31:0]
    69/146: $9\outgoing_arp_tha_next[47:0]
    70/146: $9\outgoing_arp_oper_next[15:0]
    71/146: $9\outgoing_eth_dest_mac_next[47:0]
    72/146: $9\outgoing_frame_valid_next[0:0]
    73/146: $4\arp_response_error_next[0:0]
    74/146: $4\arp_response_valid_next[0:0]
    75/146: $4\arp_request_operation_next[0:0]
    76/146: $4\cache_query_request_valid_next[0:0]
    77/146: $2\force_set_request_retry_interval[0:0]
    78/146: $2\force_set_request_timeout[0:0]
    79/146: $2\arp_request_retry_cnt_next[3:0]
    80/146: $3\arp_response_error_next[0:0]
    81/146: $3\arp_response_valid_next[0:0]
    82/146: $3\arp_request_operation_next[0:0]
    83/146: $3\cache_query_request_valid_next[0:0]
    84/146: $8\outgoing_arp_tpa_next[31:0]
    85/146: $8\outgoing_arp_tha_next[47:0]
    86/146: $8\outgoing_arp_oper_next[15:0]
    87/146: $8\outgoing_eth_dest_mac_next[47:0]
    88/146: $8\outgoing_frame_valid_next[0:0]
    89/146: $2\arp_response_mac_next[47:0]
    90/146: $2\arp_response_error_next[0:0]
    91/146: $2\arp_response_valid_next[0:0]
    92/146: $2\cache_query_request_valid_next[0:0]
    93/146: $2\arp_request_operation_next[0:0]
    94/146: $1\force_set_request_retry_interval[0:0]
    95/146: $1\force_set_request_timeout[0:0]
    96/146: $1\arp_request_retry_cnt_next[3:0]
    97/146: $1\arp_response_error_next[0:0]
    98/146: $1\arp_response_valid_next[0:0]
    99/146: $1\arp_request_operation_next[0:0]
   100/146: $1\cache_query_request_valid_next[0:0]
   101/146: $7\outgoing_arp_tpa_next[31:0]
   102/146: $7\outgoing_arp_tha_next[47:0]
   103/146: $7\outgoing_arp_oper_next[15:0]
   104/146: $7\outgoing_eth_dest_mac_next[47:0]
   105/146: $7\outgoing_frame_valid_next[0:0]
   106/146: $1\arp_response_mac_next[47:0]
   107/146: $1\arp_request_timer_dec[0:0]
   108/146: $1\arp_request_ready_next[0:0]
   109/146: $1\arp_request_ip_next[31:0]
   110/146: $1\cache_query_request_ip_next[31:0]
   111/146: $6\outgoing_arp_tpa_next[31:0]
   112/146: $6\outgoing_arp_tha_next[47:0]
   113/146: $6\outgoing_arp_oper_next[15:0]
   114/146: $6\outgoing_eth_dest_mac_next[47:0]
   115/146: $6\outgoing_frame_valid_next[0:0]
   116/146: $5\outgoing_arp_tpa_next[31:0]
   117/146: $5\outgoing_arp_tha_next[47:0]
   118/146: $5\outgoing_arp_oper_next[15:0]
   119/146: $5\outgoing_eth_dest_mac_next[47:0]
   120/146: $5\outgoing_frame_valid_next[0:0]
   121/146: $4\outgoing_arp_tpa_next[31:0]
   122/146: $4\outgoing_arp_tha_next[47:0]
   123/146: $4\outgoing_arp_oper_next[15:0]
   124/146: $4\outgoing_eth_dest_mac_next[47:0]
   125/146: $4\outgoing_frame_valid_next[0:0]
   126/146: $3\outgoing_arp_tpa_next[31:0]
   127/146: $3\outgoing_arp_tha_next[47:0]
   128/146: $3\outgoing_arp_oper_next[15:0]
   129/146: $3\outgoing_eth_dest_mac_next[47:0]
   130/146: $3\outgoing_frame_valid_next[0:0]
   131/146: $2\outgoing_arp_tpa_next[31:0]
   132/146: $2\outgoing_arp_tha_next[47:0]
   133/146: $2\outgoing_arp_oper_next[15:0]
   134/146: $2\outgoing_eth_dest_mac_next[47:0]
   135/146: $2\outgoing_frame_valid_next[0:0]
   136/146: $2\cache_write_request_mac_next[47:0]
   137/146: $2\cache_write_request_ip_next[31:0]
   138/146: $2\cache_write_request_valid_next[0:0]
   139/146: $1\cache_write_request_mac_next[47:0]
   140/146: $1\cache_write_request_ip_next[31:0]
   141/146: $1\cache_write_request_valid_next[0:0]
   142/146: $1\outgoing_arp_tpa_next[31:0]
   143/146: $1\outgoing_arp_tha_next[47:0]
   144/146: $1\outgoing_arp_oper_next[15:0]
   145/146: $1\outgoing_eth_dest_mac_next[47:0]
   146/146: $1\outgoing_frame_valid_next[0:0]
Creating decoders for process `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.$proc$../lib/eth/lib/axis/rtl/arbiter.v:79$1006'.
Creating decoders for process `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.$proc$../lib/eth/lib/axis/rtl/arbiter.v:58$1005'.
Creating decoders for process `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.$proc$../lib/eth/lib/axis/rtl/arbiter.v:57$1004'.
Creating decoders for process `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.$proc$../lib/eth/lib/axis/rtl/arbiter.v:56$1003'.
Creating decoders for process `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.$proc$../lib/eth/lib/axis/rtl/arbiter.v:141$1002'.
     1/4: $0\mask_reg[1:0]
     2/4: $0\grant_encoded_reg[0:0]
     3/4: $0\grant_valid_reg[0:0]
     4/4: $0\grant_reg[1:0]
Creating decoders for process `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.$proc$../lib/eth/lib/axis/rtl/arbiter.v:96$995'.
     1/12: $4\grant_encoded_next[0:0]
     2/12: $4\grant_next[1:0]
     3/12: $4\grant_valid_next[0:0]
     4/12: $3\grant_encoded_next[0:0]
     5/12: $3\grant_valid_next[0:0]
     6/12: $3\grant_next[1:0]
     7/12: $2\grant_encoded_next[0:0]
     8/12: $2\grant_next[1:0]
     9/12: $2\grant_valid_next[0:0]
    10/12: $1\grant_encoded_next[0:0]
    11/12: $1\grant_next[1:0]
    12/12: $1\grant_valid_next[0:0]
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:252$992'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:251$991'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:250$990'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:249$989'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:248$988'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:247$987'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:246$986'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:245$985'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:244$984'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:243$983'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:242$982'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:240$981'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:239$980'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:238$979'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:237$978'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:236$977'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:220$976'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:213$975'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:209$974'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:207$973'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:205$972'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:203$971'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:201$970'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:199$969'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:196$968'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:194$967'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:192$966'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:190$965'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:188$964'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:186$963'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:185$962'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:183$961'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:181$960'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:179$959'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:177$958'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:171$957'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:170$956'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:169$955'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:168$954'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:167$953'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:166$952'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:165$951'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:253$993'.
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:490$939'.
     1/8: $0\m_axis_tvalid_pipe_reg[1:0] [1]
     2/8: $1\rd_ptr_temp[12:0]
     3/8: $0\m_axis_tvalid_pipe_reg[1:0] [0]
     4/8: $2\rd_ptr_temp[12:0]
     5/8: $0\m_axis_pipe_reg[1][9:0]
     6/8: $0\m_axis_pipe_reg[0][9:0]
     7/8: $0\rd_ptr_gray_reg[12:0]
     8/8: $0\rd_ptr_reg[12:0]
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:463$938'.
     1/9: $0\good_frame_sync4_reg[0:0]
     2/9: $0\good_frame_sync3_reg[0:0]
     3/9: $0\good_frame_sync2_reg[0:0]
     4/9: $0\bad_frame_sync4_reg[0:0]
     5/9: $0\bad_frame_sync3_reg[0:0]
     6/9: $0\bad_frame_sync2_reg[0:0]
     7/9: $0\overflow_sync4_reg[0:0]
     8/9: $0\overflow_sync3_reg[0:0]
     9/9: $0\overflow_sync2_reg[0:0]
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:451$934'.
     1/3: $0\good_frame_sync1_reg[0:0]
     2/3: $0\bad_frame_sync1_reg[0:0]
     3/3: $0\overflow_sync1_reg[0:0]
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:430$932'.
     1/5: $0\wr_ptr_update_sync3_reg[0:0]
     2/5: $0\wr_ptr_update_sync2_reg[0:0]
     3/5: $0\wr_ptr_update_sync1_reg[0:0]
     4/5: $0\wr_ptr_gray_sync2_reg[12:0]
     5/5: $0\wr_ptr_gray_sync1_reg[12:0]
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:416$931'.
     1/4: $0\wr_ptr_update_ack_sync2_reg[0:0]
     2/4: $0\wr_ptr_update_ack_sync1_reg[0:0]
     3/4: $0\rd_ptr_gray_sync2_reg[12:0]
     4/4: $0\rd_ptr_gray_sync1_reg[12:0]
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$878'.
     1/28: $7\wr_ptr_temp[12:0]
     2/28: $6\wr_ptr_temp[12:0]
     3/28: $5\wr_ptr_temp[12:0]
     4/28: $4\wr_ptr_temp[12:0]
     5/28: $3\wr_ptr_temp[12:0]
     6/28: $3$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$857_EN[9:0]$898
     7/28: $3$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$857_DATA[9:0]$897
     8/28: $3$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$857_ADDR[11:0]$896
     9/28: $2$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$857_EN[9:0]$891
    10/28: $2$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$857_DATA[9:0]$890
    11/28: $2$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$857_ADDR[11:0]$889
    12/28: $2\wr_ptr_temp[12:0]
    13/28: $1$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$857_EN[9:0]$888
    14/28: $1$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$857_DATA[9:0]$887
    15/28: $1$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$857_ADDR[11:0]$886
    16/28: $1\wr_ptr_temp[12:0]
    17/28: $0\good_frame_reg[0:0]
    18/28: $0\bad_frame_reg[0:0]
    19/28: $0\overflow_reg[0:0]
    20/28: $0\wr_ptr_update_reg[0:0]
    21/28: $0\wr_ptr_update_valid_reg[0:0]
    22/28: $0\wr_ptr_cur_gray_reg[12:0]
    23/28: $0\wr_ptr_sync_gray_reg[12:0]
    24/28: $0\wr_ptr_gray_reg[12:0]
    25/28: $0\send_frame_reg[0:0]
    26/28: $0\drop_frame_reg[0:0]
    27/28: $0\wr_ptr_cur_reg[12:0]
    28/28: $0\wr_ptr_reg[12:0]
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:296$876'.
     1/3: $0\m_rst_sync3_reg[0:0]
     2/3: $0\m_rst_sync2_reg[0:0]
     3/3: $0\m_rst_sync1_reg[0:0]
Creating decoders for process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:284$874'.
     1/3: $0\s_rst_sync3_reg[0:0]
     2/3: $0\s_rst_sync2_reg[0:0]
     3/3: $0\s_rst_sync1_reg[0:0]
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:460$856'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:459$855'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:458$854'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:457$853'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:455$852'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:454$851'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:453$850'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:452$849'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:198$848'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:193$847'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:192$846'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:191$845'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:189$844'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:188$843'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:186$842'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:185$841'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:184$840'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:183$839'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:182$838'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:181$837'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:180$836'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:179$835'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:178$834'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:177$833'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:176$832'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:175$831'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:174$830'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:173$829'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:172$828'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:171$827'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:170$826'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:169$825'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:168$824'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:167$823'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:166$822'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:164$821'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:162$820'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:161$819'.
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:503$818'.
     1/9: $0\temp_m_udp_payload_axis_tvalid_reg[0:0]
     2/9: $0\m_udp_payload_axis_tready_int_reg[0:0]
     3/9: $0\m_udp_payload_axis_tvalid_reg[0:0]
     4/9: $0\temp_m_udp_payload_axis_tuser_reg[0:0]
     5/9: $0\temp_m_udp_payload_axis_tlast_reg[0:0]
     6/9: $0\temp_m_udp_payload_axis_tdata_reg[7:0]
     7/9: $0\m_udp_payload_axis_tuser_reg[0:0]
     8/9: $0\m_udp_payload_axis_tlast_reg[0:0]
     9/9: $0\m_udp_payload_axis_tdata_reg[7:0]
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:475$815'.
     1/12: $2\store_udp_payload_axis_temp_to_output[0:0]
     2/12: $3\temp_m_udp_payload_axis_tvalid_next[0:0]
     3/12: $3\m_udp_payload_axis_tvalid_next[0:0]
     4/12: $2\store_udp_payload_int_to_output[0:0]
     5/12: $2\m_udp_payload_axis_tvalid_next[0:0]
     6/12: $2\store_udp_payload_int_to_temp[0:0]
     7/12: $2\temp_m_udp_payload_axis_tvalid_next[0:0]
     8/12: $1\store_udp_payload_int_to_temp[0:0]
     9/12: $1\store_udp_payload_int_to_output[0:0]
    10/12: $1\temp_m_udp_payload_axis_tvalid_next[0:0]
    11/12: $1\m_udp_payload_axis_tvalid_next[0:0]
    12/12: $1\store_udp_payload_axis_temp_to_output[0:0]
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
     1/32: $0\m_udp_checksum_reg[15:0] [15:8]
     2/32: $0\m_udp_checksum_reg[15:0] [7:0]
     3/32: $0\m_udp_length_reg[15:0] [7:0]
     4/32: $0\m_udp_dest_port_reg[15:0] [7:0]
     5/32: $0\m_udp_source_port_reg[15:0] [7:0]
     6/32: $0\error_header_early_termination_reg[0:0]
     7/32: $0\busy_reg[0:0]
     8/32: $0\m_udp_hdr_valid_reg[0:0]
     9/32: $0\s_ip_payload_axis_tready_reg[0:0]
    10/32: $0\s_ip_hdr_ready_reg[0:0]
    11/32: $0\state_reg[2:0]
    12/32: $0\m_udp_length_reg[15:0] [15:8]
    13/32: $0\m_udp_dest_port_reg[15:0] [15:8]
    14/32: $0\m_udp_source_port_reg[15:0] [15:8]
    15/32: $0\error_payload_early_termination_reg[0:0]
    16/32: $0\last_word_data_reg[7:0]
    17/32: $0\m_ip_dest_ip_reg[31:0]
    18/32: $0\m_ip_source_ip_reg[31:0]
    19/32: $0\m_ip_header_checksum_reg[15:0]
    20/32: $0\m_ip_protocol_reg[7:0]
    21/32: $0\m_ip_ttl_reg[7:0]
    22/32: $0\m_ip_fragment_offset_reg[12:0]
    23/32: $0\m_ip_flags_reg[2:0]
    24/32: $0\m_ip_identification_reg[15:0]
    25/32: $0\m_ip_length_reg[15:0]
    26/32: $0\m_ip_ecn_reg[1:0]
    27/32: $0\m_ip_dscp_reg[5:0]
    28/32: $0\m_ip_ihl_reg[3:0]
    29/32: $0\m_ip_version_reg[3:0]
    30/32: $0\m_eth_type_reg[15:0]
    31/32: $0\m_eth_src_mac_reg[47:0]
    32/32: $0\m_eth_dest_mac_reg[47:0]
Creating decoders for process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:232$788'.
     1/88: $12\state_next[2:0]
     2/88: $11\s_ip_payload_axis_tready_next[0:0]
     3/88: $10\s_ip_hdr_ready_next[0:0]
     4/88: $10\s_ip_payload_axis_tready_next[0:0]
     5/88: $11\state_next[2:0]
     6/88: $9\s_ip_hdr_ready_next[0:0]
     7/88: $10\state_next[2:0]
     8/88: $9\s_ip_payload_axis_tready_next[0:0]
     9/88: $8\s_ip_hdr_ready_next[0:0]
    10/88: $8\s_ip_payload_axis_tready_next[0:0]
    11/88: $9\state_next[2:0]
    12/88: $7\s_ip_hdr_ready_next[0:0]
    13/88: $8\state_next[2:0]
    14/88: $4\m_udp_payload_axis_tvalid_int[0:0]
    15/88: $4\store_last_word[0:0]
    16/88: $4\error_payload_early_termination_next[0:0]
    17/88: $4\m_udp_payload_axis_tuser_int[0:0]
    18/88: $7\state_next[2:0]
    19/88: $7\s_ip_payload_axis_tready_next[0:0]
    20/88: $6\s_ip_hdr_ready_next[0:0]
    21/88: $3\m_udp_payload_axis_tuser_int[0:0]
    22/88: $3\error_payload_early_termination_next[0:0]
    23/88: $3\m_udp_payload_axis_tvalid_int[0:0]
    24/88: $3\store_last_word[0:0]
    25/88: $2\m_udp_payload_axis_tuser_int[0:0]
    26/88: $2\m_udp_payload_axis_tvalid_int[0:0]
    27/88: $6\s_ip_payload_axis_tready_next[0:0]
    28/88: $2\error_payload_early_termination_next[0:0]
    29/88: $2\store_last_word[0:0]
    30/88: $6\state_next[2:0]
    31/88: $5\s_ip_hdr_ready_next[0:0]
    32/88: $2\word_count_next[15:0]
    33/88: $5\state_next[2:0]
    34/88: $5\s_ip_payload_axis_tready_next[0:0]
    35/88: $4\s_ip_hdr_ready_next[0:0]
    36/88: $4\m_udp_hdr_valid_next[0:0]
    37/88: $3\error_header_early_termination_next[0:0]
    38/88: $3\store_udp_source_port_1[0:0]
    39/88: $4\s_ip_payload_axis_tready_next[0:0]
    40/88: $3\m_udp_hdr_valid_next[0:0]
    41/88: $3\store_udp_checksum_1[0:0]
    42/88: $3\store_udp_checksum_0[0:0]
    43/88: $3\store_udp_length_1[0:0]
    44/88: $3\store_udp_length_0[0:0]
    45/88: $3\store_udp_dest_port_1[0:0]
    46/88: $3\store_udp_dest_port_0[0:0]
    47/88: $3\store_udp_source_port_0[0:0]
    48/88: $4\state_next[2:0]
    49/88: $3\s_ip_payload_axis_tready_next[0:0]
    50/88: $2\m_udp_hdr_valid_next[0:0]
    51/88: $3\state_next[2:0]
    52/88: $3\s_ip_hdr_ready_next[0:0]
    53/88: $2\error_header_early_termination_next[0:0]
    54/88: $2\store_udp_checksum_1[0:0]
    55/88: $2\store_udp_checksum_0[0:0]
    56/88: $2\store_udp_length_1[0:0]
    57/88: $2\store_udp_length_0[0:0]
    58/88: $2\store_udp_dest_port_1[0:0]
    59/88: $2\store_udp_dest_port_0[0:0]
    60/88: $2\store_udp_source_port_1[0:0]
    61/88: $2\store_udp_source_port_0[0:0]
    62/88: $2\hdr_ptr_next[2:0]
    63/88: $2\state_next[2:0]
    64/88: $2\store_ip_hdr[0:0]
    65/88: $2\s_ip_payload_axis_tready_next[0:0]
    66/88: $2\s_ip_hdr_ready_next[0:0]
    67/88: $1\s_ip_payload_axis_tready_next[0:0]
    68/88: $1\store_ip_hdr[0:0]
    69/88: $1\state_next[2:0]
    70/88: $1\s_ip_hdr_ready_next[0:0]
    71/88: $1\hdr_ptr_next[2:0]
    72/88: $1\m_udp_payload_axis_tuser_int[0:0]
    73/88: $1\m_udp_payload_axis_tlast_int[0:0]
    74/88: $1\m_udp_payload_axis_tvalid_int[0:0]
    75/88: $1\m_udp_payload_axis_tdata_int[7:0]
    76/88: $1\m_udp_hdr_valid_next[0:0]
    77/88: $1\store_udp_checksum_1[0:0]
    78/88: $1\store_udp_checksum_0[0:0]
    79/88: $1\store_udp_length_1[0:0]
    80/88: $1\store_udp_length_0[0:0]
    81/88: $1\store_udp_dest_port_1[0:0]
    82/88: $1\store_udp_dest_port_0[0:0]
    83/88: $1\store_udp_source_port_1[0:0]
    84/88: $1\store_udp_source_port_0[0:0]
    85/88: $1\error_payload_early_termination_next[0:0]
    86/88: $1\word_count_next[15:0]
    87/88: $1\store_last_word[0:0]
    88/88: $1\error_header_early_termination_next[0:0]
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:421$787'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:420$786'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:419$785'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:418$784'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:416$783'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:415$782'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:414$781'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:413$780'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:187$779'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:182$778'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:181$777'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:179$776'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:178$775'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:177$774'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:176$773'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:175$772'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:174$771'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:173$770'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:172$769'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:171$768'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:170$767'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:169$766'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:168$765'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:167$764'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:166$763'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:165$762'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:164$761'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:163$760'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:161$759'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:160$758'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:158$757'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:157$756'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:156$755'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:155$754'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:153$753'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:151$752'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:150$751'.
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:464$750'.
     1/9: $0\temp_m_ip_payload_axis_tvalid_reg[0:0]
     2/9: $0\m_ip_payload_axis_tready_int_reg[0:0]
     3/9: $0\m_ip_payload_axis_tvalid_reg[0:0]
     4/9: $0\temp_m_ip_payload_axis_tuser_reg[0:0]
     5/9: $0\temp_m_ip_payload_axis_tlast_reg[0:0]
     6/9: $0\temp_m_ip_payload_axis_tdata_reg[7:0]
     7/9: $0\m_ip_payload_axis_tuser_reg[0:0]
     8/9: $0\m_ip_payload_axis_tlast_reg[0:0]
     9/9: $0\m_ip_payload_axis_tdata_reg[7:0]
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:436$747'.
     1/12: $2\store_ip_payload_axis_temp_to_output[0:0]
     2/12: $3\temp_m_ip_payload_axis_tvalid_next[0:0]
     3/12: $3\m_ip_payload_axis_tvalid_next[0:0]
     4/12: $2\store_ip_payload_int_to_output[0:0]
     5/12: $2\m_ip_payload_axis_tvalid_next[0:0]
     6/12: $2\store_ip_payload_int_to_temp[0:0]
     7/12: $2\temp_m_ip_payload_axis_tvalid_next[0:0]
     8/12: $1\store_ip_payload_int_to_temp[0:0]
     9/12: $1\store_ip_payload_int_to_output[0:0]
    10/12: $1\temp_m_ip_payload_axis_tvalid_next[0:0]
    11/12: $1\m_ip_payload_axis_tvalid_next[0:0]
    12/12: $1\store_ip_payload_axis_temp_to_output[0:0]
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:359$738'.
     1/27: $0\error_payload_early_termination_reg[0:0]
     2/27: $0\busy_reg[0:0]
     3/27: $0\m_ip_hdr_valid_reg[0:0]
     4/27: $0\s_udp_payload_axis_tready_reg[0:0]
     5/27: $0\s_udp_hdr_ready_reg[0:0]
     6/27: $0\state_reg[2:0]
     7/27: $0\udp_checksum_reg[15:0]
     8/27: $0\udp_length_reg[15:0]
     9/27: $0\udp_dest_port_reg[15:0]
    10/27: $0\udp_source_port_reg[15:0]
    11/27: $0\last_word_data_reg[7:0]
    12/27: $0\m_ip_dest_ip_reg[31:0]
    13/27: $0\m_ip_source_ip_reg[31:0]
    14/27: $0\m_ip_header_checksum_reg[15:0]
    15/27: $0\m_ip_protocol_reg[7:0]
    16/27: $0\m_ip_ttl_reg[7:0]
    17/27: $0\m_ip_fragment_offset_reg[12:0]
    18/27: $0\m_ip_flags_reg[2:0]
    19/27: $0\m_ip_identification_reg[15:0]
    20/27: $0\m_ip_length_reg[15:0]
    21/27: $0\m_ip_ecn_reg[1:0]
    22/27: $0\m_ip_dscp_reg[5:0]
    23/27: $0\m_ip_ihl_reg[3:0]
    24/27: $0\m_ip_version_reg[3:0]
    25/27: $0\m_eth_type_reg[15:0]
    26/27: $0\m_eth_src_mac_reg[47:0]
    27/27: $0\m_eth_dest_mac_reg[47:0]
Creating decoders for process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:216$722'.
     1/63: $11\state_next[2:0]
     2/63: $9\s_udp_payload_axis_tready_next[0:0]
     3/63: $8\s_udp_hdr_ready_next[0:0]
     4/63: $8\s_udp_payload_axis_tready_next[0:0]
     5/63: $7\s_udp_hdr_ready_next[0:0]
     6/63: $10\state_next[2:0]
     7/63: $9\state_next[2:0]
     8/63: $7\s_udp_payload_axis_tready_next[0:0]
     9/63: $6\s_udp_hdr_ready_next[0:0]
    10/63: $6\s_udp_payload_axis_tready_next[0:0]
    11/63: $5\s_udp_hdr_ready_next[0:0]
    12/63: $8\state_next[2:0]
    13/63: $7\state_next[2:0]
    14/63: $7\m_ip_payload_axis_tvalid_int[0:0]
    15/63: $4\store_last_word[0:0]
    16/63: $4\error_payload_early_termination_next[0:0]
    17/63: $4\m_ip_payload_axis_tuser_int[0:0]
    18/63: $6\state_next[2:0]
    19/63: $5\s_udp_payload_axis_tready_next[0:0]
    20/63: $4\s_udp_hdr_ready_next[0:0]
    21/63: $3\error_payload_early_termination_next[0:0]
    22/63: $3\m_ip_payload_axis_tuser_int[0:0]
    23/63: $3\store_last_word[0:0]
    24/63: $6\m_ip_payload_axis_tvalid_int[0:0]
    25/63: $2\error_payload_early_termination_next[0:0]
    26/63: $4\s_udp_payload_axis_tready_next[0:0]
    27/63: $3\s_udp_hdr_ready_next[0:0]
    28/63: $2\store_last_word[0:0]
    29/63: $5\state_next[2:0]
    30/63: $2\m_ip_payload_axis_tuser_int[0:0]
    31/63: $5\m_ip_payload_axis_tvalid_int[0:0]
    32/63: $2\word_count_next[15:0]
    33/63: $5\m_ip_payload_axis_tdata_int[7:0]
    34/63: $3\s_udp_payload_axis_tready_next[0:0]
    35/63: $4\state_next[2:0]
    36/63: $2\s_udp_payload_axis_tready_next[0:0]
    37/63: $3\state_next[2:0]
    38/63: $4\m_ip_payload_axis_tdata_int[7:0]
    39/63: $4\m_ip_payload_axis_tvalid_int[0:0]
    40/63: $4\hdr_ptr_next[2:0]
    41/63: $3\hdr_ptr_next[2:0]
    42/63: $3\m_ip_payload_axis_tdata_int[7:0]
    43/63: $3\m_ip_payload_axis_tvalid_int[0:0]
    44/63: $2\state_next[2:0]
    45/63: $2\hdr_ptr_next[2:0]
    46/63: $2\m_ip_payload_axis_tvalid_int[0:0]
    47/63: $2\m_ip_payload_axis_tdata_int[7:0]
    48/63: $2\m_ip_hdr_valid_next[0:0]
    49/63: $2\s_udp_hdr_ready_next[0:0]
    50/63: $2\store_udp_hdr[0:0]
    51/63: $1\s_udp_hdr_ready_next[0:0]
    52/63: $1\hdr_ptr_next[2:0]
    53/63: $1\store_udp_hdr[0:0]
    54/63: $1\state_next[2:0]
    55/63: $1\m_ip_payload_axis_tvalid_int[0:0]
    56/63: $1\m_ip_payload_axis_tdata_int[7:0]
    57/63: $1\m_ip_hdr_valid_next[0:0]
    58/63: $1\error_payload_early_termination_next[0:0]
    59/63: $1\s_udp_payload_axis_tready_next[0:0]
    60/63: $1\word_count_next[15:0]
    61/63: $1\store_last_word[0:0]
    62/63: $1\m_ip_payload_axis_tuser_int[0:0]
    63/63: $1\m_ip_payload_axis_tlast_int[0:0]
Creating decoders for process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:139$721'.
Creating decoders for process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:138$720'.
Creating decoders for process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:132$719'.
Creating decoders for process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:125$718'.
Creating decoders for process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:118$717'.
Creating decoders for process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:111$716'.
Creating decoders for process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:108$715'.
Creating decoders for process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:107$714'.
Creating decoders for process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:141$707'.
     1/4: $0\rx_speed_count_1[6:0]
     2/4: $0\rx_speed_count_2[1:0]
     3/4: $0\mii_select_reg[0:0]
     4/4: $0\speed_reg[1:0]
Creating decoders for process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:134$706'.
Creating decoders for process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:127$704'.
Creating decoders for process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:120$703'.
Creating decoders for process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:113$702'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:318$697'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:317$696'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:316$695'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:315$694'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:314$693'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:313$692'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:312$691'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:310$690'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:309$689'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:308$688'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:307$687'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:306$686'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:305$685'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:304$684'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:148$683'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:136$682'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:135$681'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:134$680'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:133$679'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:132$678'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:131$677'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:130$676'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:129$675'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:128$674'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:127$673'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:126$672'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:125$671'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:124$670'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:123$669'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:122$668'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:121$667'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:120$666'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:118$665'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:116$664'.
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:364$663'.
     1/15: $0\temp_m_ip_payload_axis_tvalid_reg[0:0]
     2/15: $0\m_ip_payload_axis_tready_int_reg[0:0]
     3/15: $0\m_ip_payload_axis_tvalid_reg[0:0]
     4/15: $0\temp_m_ip_payload_axis_tuser_reg[0:0]
     5/15: $0\temp_m_ip_payload_axis_tdest_reg[7:0]
     6/15: $0\temp_m_ip_payload_axis_tid_reg[7:0]
     7/15: $0\temp_m_ip_payload_axis_tlast_reg[0:0]
     8/15: $0\temp_m_ip_payload_axis_tkeep_reg[0:0]
     9/15: $0\temp_m_ip_payload_axis_tdata_reg[7:0]
    10/15: $0\m_ip_payload_axis_tuser_reg[0:0]
    11/15: $0\m_ip_payload_axis_tdest_reg[7:0]
    12/15: $0\m_ip_payload_axis_tid_reg[7:0]
    13/15: $0\m_ip_payload_axis_tlast_reg[0:0]
    14/15: $0\m_ip_payload_axis_tkeep_reg[0:0]
    15/15: $0\m_ip_payload_axis_tdata_reg[7:0]
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:336$660'.
     1/12: $2\store_ip_payload_axis_temp_to_output[0:0]
     2/12: $3\temp_m_ip_payload_axis_tvalid_next[0:0]
     3/12: $3\m_ip_payload_axis_tvalid_next[0:0]
     4/12: $2\store_axis_int_to_output[0:0]
     5/12: $2\m_ip_payload_axis_tvalid_next[0:0]
     6/12: $2\temp_m_ip_payload_axis_tvalid_next[0:0]
     7/12: $2\store_axis_int_to_temp[0:0]
     8/12: $1\temp_m_ip_payload_axis_tvalid_next[0:0]
     9/12: $1\m_ip_payload_axis_tvalid_next[0:0]
    10/12: $1\store_axis_int_to_temp[0:0]
    11/12: $1\store_axis_int_to_output[0:0]
    12/12: $1\store_ip_payload_axis_temp_to_output[0:0]
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:273$653'.
     1/3: $0\m_ip_hdr_valid_reg[0:0]
     2/3: $0\s_ip_hdr_ready_reg[1:0]
     3/3: $0\frame_reg[0:0]
Creating decoders for process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:208$591'.
     1/21: $1\m_ip_dest_ip_next[31:0]
     2/21: $1\m_ip_source_ip_next[31:0]
     3/21: $1\m_ip_header_checksum_next[15:0]
     4/21: $1\m_ip_protocol_next[7:0]
     5/21: $1\m_ip_ttl_next[7:0]
     6/21: $1\m_ip_fragment_offset_next[12:0]
     7/21: $1\m_ip_flags_next[2:0]
     8/21: $1\m_ip_identification_next[15:0]
     9/21: $1\m_ip_length_next[15:0]
    10/21: $1\m_ip_ecn_next[1:0]
    11/21: $1\m_ip_dscp_next[5:0]
    12/21: $1\m_ip_ihl_next[3:0]
    13/21: $1\m_ip_version_next[3:0]
    14/21: $1\m_eth_type_next[15:0]
    15/21: $1\m_eth_src_mac_next[47:0]
    16/21: $1\m_eth_dest_mac_next[47:0]
    17/21: $1\m_ip_hdr_valid_next[0:0]
    18/21: $1\s_ip_hdr_ready_next[1:0]
    19/21: $3\frame_next[0:0]
    20/21: $2\frame_next[0:0]
    21/21: $1\frame_next[0:0]
Creating decoders for process `$paramod$ebd4007eb1be06581fbe9dffd77fc1977a59903d\ip_complete.$proc$../lib/eth/rtl/ip_complete.v:208$565'.
Creating decoders for process `$paramod$ebd4007eb1be06581fbe9dffd77fc1977a59903d\ip_complete.$proc$../lib/eth/rtl/ip_complete.v:207$564'.
Creating decoders for process `$paramod$ebd4007eb1be06581fbe9dffd77fc1977a59903d\ip_complete.$proc$../lib/eth/rtl/ip_complete.v:206$563'.
Creating decoders for process `$paramod$ebd4007eb1be06581fbe9dffd77fc1977a59903d\ip_complete.$proc$../lib/eth/rtl/ip_complete.v:210$539'.
     1/3: $0\s_select_none_reg[0:0]
     2/3: $0\s_select_arp_reg[0:0]
     3/3: $0\s_select_ip_reg[0:0]
Creating decoders for process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:201$534'.
Creating decoders for process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:200$533'.
Creating decoders for process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:173$532'.
Creating decoders for process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:172$531'.
Creating decoders for process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:171$530'.
Creating decoders for process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:170$529'.
Creating decoders for process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:143$528'.
Creating decoders for process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:142$527'.
Creating decoders for process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:141$526'.
Creating decoders for process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:140$525'.
Creating decoders for process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:205$519'.
Creating decoders for process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:186$518'.
     1/3: $0\rx_sync_reg_4[1:0]
     2/3: $0\rx_sync_reg_3[1:0]
     3/3: $0\rx_sync_reg_2[1:0]
Creating decoders for process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:178$516'.
     1/1: $0\rx_sync_reg_1[1:0]
Creating decoders for process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:155$513'.
     1/3: $0\tx_sync_reg_4[0:0]
     2/3: $0\tx_sync_reg_3[0:0]
     3/3: $0\tx_sync_reg_2[0:0]
Creating decoders for process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:147$511'.
     1/1: $0\tx_sync_reg_1[0:0]
Creating decoders for process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:320$508'.
Creating decoders for process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:319$507'.
Creating decoders for process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:318$506'.
Creating decoders for process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:317$505'.
Creating decoders for process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:315$504'.
Creating decoders for process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:314$503'.
Creating decoders for process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:313$502'.
Creating decoders for process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:312$501'.
Creating decoders for process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:311$500'.
Creating decoders for process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:141$499'.
Creating decoders for process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:135$498'.
Creating decoders for process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:127$497'.
Creating decoders for process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:126$496'.
Creating decoders for process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:125$495'.
Creating decoders for process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:124$494'.
Creating decoders for process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:122$493'.
Creating decoders for process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:121$492'.
Creating decoders for process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:119$491'.
Creating decoders for process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:118$490'.
Creating decoders for process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:117$489'.
Creating decoders for process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:116$488'.
Creating decoders for process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:114$487'.
Creating decoders for process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:109$486'.
Creating decoders for process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:108$485'.
Creating decoders for process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:107$484'.
Creating decoders for process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:321$509'.
Creating decoders for process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:365$482'.
     1/11: $0\temp_m_eth_payload_axis_tvalid_reg[0:0]
     2/11: $0\m_eth_payload_axis_tready_int_reg[0:0]
     3/11: $0\m_eth_payload_axis_tvalid_reg[0:0]
     4/11: $0\temp_m_eth_payload_axis_tuser_reg[0:0]
     5/11: $0\temp_m_eth_payload_axis_tlast_reg[0:0]
     6/11: $0\temp_m_eth_payload_axis_tkeep_reg[0:0]
     7/11: $0\temp_m_eth_payload_axis_tdata_reg[7:0]
     8/11: $0\m_eth_payload_axis_tuser_reg[0:0]
     9/11: $0\m_eth_payload_axis_tlast_reg[0:0]
    10/11: $0\m_eth_payload_axis_tkeep_reg[0:0]
    11/11: $0\m_eth_payload_axis_tdata_reg[7:0]
Creating decoders for process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:337$479'.
     1/12: $2\store_eth_payload_axis_temp_to_output[0:0]
     2/12: $3\temp_m_eth_payload_axis_tvalid_next[0:0]
     3/12: $3\m_eth_payload_axis_tvalid_next[0:0]
     4/12: $2\store_eth_payload_int_to_output[0:0]
     5/12: $2\m_eth_payload_axis_tvalid_next[0:0]
     6/12: $2\store_eth_payload_int_to_temp[0:0]
     7/12: $2\temp_m_eth_payload_axis_tvalid_next[0:0]
     8/12: $1\store_eth_payload_int_to_temp[0:0]
     9/12: $1\store_eth_payload_int_to_output[0:0]
    10/12: $1\temp_m_eth_payload_axis_tvalid_next[0:0]
    11/12: $1\m_eth_payload_axis_tvalid_next[0:0]
    12/12: $1\store_eth_payload_axis_temp_to_output[0:0]
Creating decoders for process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:267$470'.
     1/12: $0\busy_reg[0:0]
     2/12: $0\error_header_early_termination_reg[0:0]
     3/12: $0\m_eth_hdr_valid_reg[0:0]
     4/12: $0\s_axis_tready_reg[0:0]
     5/12: $0\ptr_reg[3:0]
     6/12: $0\read_eth_payload_reg[0:0]
     7/12: $0\read_eth_header_reg[0:0]
     8/12: $0\shift_axis_extra_cycle_reg[0:0]
     9/12: $0\save_axis_tuser_reg[0:0]
    10/12: $0\save_axis_tlast_reg[0:0]
    11/12: $0\save_axis_tkeep_reg[0:0]
    12/12: $0\save_axis_tdata_reg[7:0]
Creating decoders for process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:182$413'.
     1/64: $3\error_header_early_termination_next[0:0]
     2/64: $5\read_eth_payload_next[0:0]
     3/64: $5\read_eth_header_next[0:0]
     4/64: $3\ptr_next[3:0]
     5/64: $2\flush_save[0:0]
     6/64: $2\error_header_early_termination_next[0:0]
     7/64: $2\m_eth_payload_axis_tuser_int[0:0]
     8/64: $2\m_eth_payload_axis_tlast_int[0:0]
     9/64: $2\m_eth_payload_axis_tvalid_int[0:0]
    10/64: $2\m_eth_payload_axis_tkeep_int[0:0]
    11/64: $2\m_eth_payload_axis_tdata_int[7:0]
    12/64: $2\m_eth_type_next[15:0] [15:8]
    13/64: $4\read_eth_header_next[0:0]
    14/64: $4\m_eth_hdr_valid_next[0:0]
    15/64: $3\m_eth_hdr_valid_next[0:0]
    16/64: $3\read_eth_payload_next[0:0]
    17/64: $3\read_eth_header_next[0:0]
    18/64: $4\m_eth_type_next[7:0]
    19/64: $3\m_eth_type_next[15:8]
    20/64: $8\m_eth_src_mac_next[7:0]
    21/64: $7\m_eth_src_mac_next[15:8]
    22/64: $6\m_eth_src_mac_next[23:16]
    23/64: $5\m_eth_src_mac_next[31:24]
    24/64: $4\m_eth_src_mac_next[39:32]
    25/64: $3\m_eth_src_mac_next[47:40]
    26/64: $8\m_eth_dest_mac_next[7:0]
    27/64: $7\m_eth_dest_mac_next[15:8]
    28/64: $6\m_eth_dest_mac_next[23:16]
    29/64: $5\m_eth_dest_mac_next[31:24]
    30/64: $4\m_eth_dest_mac_next[39:32]
    31/64: $3\m_eth_dest_mac_next[47:40]
    32/64: $2\m_eth_hdr_valid_next[0:0]
    33/64: $2\read_eth_payload_next[0:0]
    34/64: $2\read_eth_header_next[0:0]
    35/64: $2\m_eth_src_mac_next[47:0] [47:40]
    36/64: $2\m_eth_type_next[15:0] [7:0]
    37/64: $2\m_eth_dest_mac_next[47:0] [47:40]
    38/64: $2\m_eth_src_mac_next[47:0] [7:0]
    39/64: $2\m_eth_src_mac_next[47:0] [15:8]
    40/64: $2\m_eth_src_mac_next[47:0] [23:16]
    41/64: $2\m_eth_src_mac_next[47:0] [31:24]
    42/64: $2\m_eth_src_mac_next[47:0] [39:32]
    43/64: $4\read_eth_payload_next[0:0]
    44/64: $2\m_eth_dest_mac_next[47:0] [7:0]
    45/64: $2\m_eth_dest_mac_next[47:0] [15:8]
    46/64: $2\m_eth_dest_mac_next[47:0] [23:16]
    47/64: $2\m_eth_dest_mac_next[47:0] [31:24]
    48/64: $2\m_eth_dest_mac_next[47:0] [39:32]
    49/64: $2\ptr_next[3:0]
    50/64: $1\error_header_early_termination_next[0:0]
    51/64: $1\read_eth_payload_next[0:0]
    52/64: $1\read_eth_header_next[0:0]
    53/64: $1\flush_save[0:0]
    54/64: $1\ptr_next[3:0]
    55/64: $1\m_eth_payload_axis_tuser_int[0:0]
    56/64: $1\m_eth_payload_axis_tlast_int[0:0]
    57/64: $1\m_eth_payload_axis_tvalid_int[0:0]
    58/64: $1\m_eth_payload_axis_tkeep_int[0:0]
    59/64: $1\m_eth_payload_axis_tdata_int[7:0]
    60/64: $1\m_eth_type_next[15:0]
    61/64: $1\m_eth_src_mac_next[47:0]
    62/64: $1\m_eth_dest_mac_next[47:0]
    63/64: $1\m_eth_hdr_valid_next[0:0]
    64/64: $1\transfer_in_save[0:0]
Creating decoders for process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:156$412'.
Creating decoders for process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:323$410'.
Creating decoders for process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:322$409'.
Creating decoders for process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:321$408'.
Creating decoders for process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:320$407'.
Creating decoders for process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:318$406'.
Creating decoders for process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:317$405'.
Creating decoders for process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:316$404'.
Creating decoders for process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:315$403'.
Creating decoders for process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:314$402'.
Creating decoders for process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:142$401'.
Creating decoders for process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:136$400'.
Creating decoders for process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:128$399'.
Creating decoders for process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:127$398'.
Creating decoders for process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:126$397'.
Creating decoders for process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:125$396'.
Creating decoders for process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:123$395'.
Creating decoders for process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:121$394'.
Creating decoders for process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:120$393'.
Creating decoders for process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:118$392'.
Creating decoders for process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:117$391'.
Creating decoders for process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:116$390'.
Creating decoders for process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:111$389'.
Creating decoders for process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:110$388'.
Creating decoders for process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:109$387'.
Creating decoders for process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:324$411'.
Creating decoders for process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:368$385'.
     1/11: $0\temp_m_axis_tvalid_reg[0:0]
     2/11: $0\m_axis_tready_int_reg[0:0]
     3/11: $0\m_axis_tvalid_reg[0:0]
     4/11: $0\temp_m_axis_tuser_reg[0:0]
     5/11: $0\temp_m_axis_tlast_reg[0:0]
     6/11: $0\temp_m_axis_tkeep_reg[0:0]
     7/11: $0\temp_m_axis_tdata_reg[7:0]
     8/11: $0\m_axis_tuser_reg[0:0]
     9/11: $0\m_axis_tlast_reg[0:0]
    10/11: $0\m_axis_tkeep_reg[0:0]
    11/11: $0\m_axis_tdata_reg[7:0]
Creating decoders for process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:340$382'.
     1/12: $2\store_axis_temp_to_output[0:0]
     2/12: $3\temp_m_axis_tvalid_next[0:0]
     3/12: $3\m_axis_tvalid_next[0:0]
     4/12: $2\store_axis_int_to_output[0:0]
     5/12: $2\m_axis_tvalid_next[0:0]
     6/12: $2\store_axis_int_to_temp[0:0]
     7/12: $2\temp_m_axis_tvalid_next[0:0]
     8/12: $1\store_axis_int_to_temp[0:0]
     9/12: $1\store_axis_int_to_output[0:0]
    10/12: $1\temp_m_axis_tvalid_next[0:0]
    11/12: $1\m_axis_tvalid_next[0:0]
    12/12: $1\store_axis_temp_to_output[0:0]
Creating decoders for process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:273$374'.
     1/14: $0\busy_reg[0:0]
     2/14: $0\s_eth_payload_axis_tready_reg[0:0]
     3/14: $0\s_eth_hdr_ready_reg[0:0]
     4/14: $0\ptr_reg[3:0]
     5/14: $0\send_eth_payload_reg[0:0]
     6/14: $0\send_eth_header_reg[0:0]
     7/14: $0\shift_eth_payload_axis_extra_cycle_reg[0:0]
     8/14: $0\save_eth_payload_axis_tuser_reg[0:0]
     9/14: $0\save_eth_payload_axis_tlast_reg[0:0]
    10/14: $0\save_eth_payload_axis_tkeep_reg[0:0]
    11/14: $0\save_eth_payload_axis_tdata_reg[7:0]
    12/14: $0\eth_type_reg[15:0]
    13/14: $0\eth_src_mac_reg[47:0]
    14/14: $0\eth_dest_mac_reg[47:0]
Creating decoders for process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:178$338'.
     1/78: $9\send_eth_payload_next[0:0]
     2/78: $9\s_eth_payload_axis_tready_next[0:0]
     3/78: $4\send_eth_header_next[0:0]
     4/78: $8\s_eth_payload_axis_tready_next[0:0]
     5/78: $8\send_eth_payload_next[0:0]
     6/78: $18\m_axis_tkeep_int[0:0]
     7/78: $18\m_axis_tdata_int[7:0]
     8/78: $17\m_axis_tkeep_int[0:0]
     9/78: $17\m_axis_tdata_int[7:0]
    10/78: $16\m_axis_tkeep_int[0:0]
    11/78: $16\m_axis_tdata_int[7:0]
    12/78: $15\m_axis_tkeep_int[0:0]
    13/78: $15\m_axis_tdata_int[7:0]
    14/78: $14\m_axis_tkeep_int[0:0]
    15/78: $14\m_axis_tdata_int[7:0]
    16/78: $13\m_axis_tkeep_int[0:0]
    17/78: $13\m_axis_tdata_int[7:0]
    18/78: $12\m_axis_tkeep_int[0:0]
    19/78: $12\m_axis_tdata_int[7:0]
    20/78: $11\m_axis_tkeep_int[0:0]
    21/78: $11\m_axis_tdata_int[7:0]
    22/78: $10\m_axis_tkeep_int[0:0]
    23/78: $10\m_axis_tdata_int[7:0]
    24/78: $9\m_axis_tkeep_int[0:0]
    25/78: $9\m_axis_tdata_int[7:0]
    26/78: $8\m_axis_tkeep_int[0:0]
    27/78: $8\m_axis_tdata_int[7:0]
    28/78: $7\m_axis_tkeep_int[0:0]
    29/78: $7\m_axis_tdata_int[7:0]
    30/78: $6\m_axis_tkeep_int[0:0]
    31/78: $6\m_axis_tdata_int[7:0]
    32/78: $5\m_axis_tkeep_int[0:0]
    33/78: $5\m_axis_tdata_int[7:0]
    34/78: $7\s_eth_payload_axis_tready_next[0:0]
    35/78: $7\send_eth_payload_next[0:0]
    36/78: $6\s_eth_payload_axis_tready_next[0:0]
    37/78: $6\send_eth_payload_next[0:0]
    38/78: $3\send_eth_header_next[0:0]
    39/78: $4\m_axis_tkeep_int[0:0]
    40/78: $4\m_axis_tdata_int[7:0]
    41/78: $4\m_axis_tvalid_int[0:0]
    42/78: $6\ptr_next[3:0]
    43/78: $3\m_axis_tvalid_int[0:0]
    44/78: $3\m_axis_tkeep_int[0:0]
    45/78: $3\m_axis_tdata_int[7:0]
    46/78: $5\s_eth_payload_axis_tready_next[0:0]
    47/78: $5\ptr_next[3:0]
    48/78: $5\send_eth_payload_next[0:0]
    49/78: $2\send_eth_header_next[0:0]
    50/78: $4\send_eth_payload_next[0:0]
    51/78: $4\ptr_next[3:0]
    52/78: $4\s_eth_payload_axis_tready_next[0:0]
    53/78: $3\flush_save[0:0]
    54/78: $3\s_eth_payload_axis_tready_next[0:0]
    55/78: $2\flush_save[0:0]
    56/78: $3\ptr_next[3:0]
    57/78: $3\send_eth_payload_next[0:0]
    58/78: $2\m_axis_tuser_int[0:0]
    59/78: $2\m_axis_tlast_int[0:0]
    60/78: $2\m_axis_tvalid_int[0:0]
    61/78: $2\m_axis_tkeep_int[0:0]
    62/78: $2\m_axis_tdata_int[7:0]
    63/78: $2\transfer_in_save[0:0]
    64/78: $1\m_axis_tuser_int[0:0]
    65/78: $1\m_axis_tlast_int[0:0]
    66/78: $1\m_axis_tvalid_int[0:0]
    67/78: $1\m_axis_tkeep_int[0:0]
    68/78: $1\m_axis_tdata_int[7:0]
    69/78: $2\s_eth_payload_axis_tready_next[0:0]
    70/78: $1\transfer_in_save[0:0]
    71/78: $1\flush_save[0:0]
    72/78: $2\ptr_next[3:0]
    73/78: $2\send_eth_payload_next[0:0]
    74/78: $1\s_eth_payload_axis_tready_next[0:0]
    75/78: $1\send_eth_payload_next[0:0]
    76/78: $1\send_eth_header_next[0:0]
    77/78: $1\ptr_next[3:0]
    78/78: $1\store_eth_hdr[0:0]
Creating decoders for process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:152$337'.
Creating decoders for process `$paramod$407d95504e5ae864a58331e02b9e1159dadddae8\udp_complete.$proc$../lib/eth/rtl/udp_complete.v:281$336'.
Creating decoders for process `$paramod$407d95504e5ae864a58331e02b9e1159dadddae8\udp_complete.$proc$../lib/eth/rtl/udp_complete.v:280$335'.
Creating decoders for process `$paramod$407d95504e5ae864a58331e02b9e1159dadddae8\udp_complete.$proc$../lib/eth/rtl/udp_complete.v:283$306'.
     1/2: $0\s_select_ip_reg[0:0]
     2/2: $0\s_select_udp_reg[0:0]
Creating decoders for process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:182$302'.
Creating decoders for process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:181$301'.
Creating decoders for process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:180$300'.
Creating decoders for process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:179$299'.
Creating decoders for process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:169$298'.
Creating decoders for process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:164$297'.
Creating decoders for process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:160$296'.
Creating decoders for process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:159$295'.
Creating decoders for process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:158$294'.
Creating decoders for process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:183$303'.
Creating decoders for process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:271$284'.
     1/5: $0\m_axis_tvalid_pipe_reg[1:0] [1]
     2/5: $0\m_axis_tvalid_pipe_reg[1:0] [0]
     3/5: $0\m_axis_pipe_reg[0][9:0]
     4/5: $0\m_axis_pipe_reg[1][9:0]
     5/5: $0\rd_ptr_reg[13:0]
Creating decoders for process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:210$269'.
     1/13: $2$memwr$\mem$../lib/eth/lib/axis/rtl/axis_fifo.v:219$260_EN[9:0]$279
     2/13: $2$memwr$\mem$../lib/eth/lib/axis/rtl/axis_fifo.v:219$260_DATA[9:0]$278
     3/13: $2$memwr$\mem$../lib/eth/lib/axis/rtl/axis_fifo.v:219$260_ADDR[12:0]$277
     4/13: $1$memwr$\mem$../lib/eth/lib/axis/rtl/axis_fifo.v:219$260_EN[9:0]$276
     5/13: $1$memwr$\mem$../lib/eth/lib/axis/rtl/axis_fifo.v:219$260_DATA[9:0]$275
     6/13: $1$memwr$\mem$../lib/eth/lib/axis/rtl/axis_fifo.v:219$260_ADDR[12:0]$274
     7/13: $0\good_frame_reg[0:0]
     8/13: $0\bad_frame_reg[0:0]
     9/13: $0\overflow_reg[0:0]
    10/13: $0\send_frame_reg[0:0]
    11/13: $0\drop_frame_reg[0:0]
    12/13: $0\wr_ptr_cur_reg[13:0]
    13/13: $0\wr_ptr_reg[13:0]
Creating decoders for process `\rst_gen.$proc$../rtl/rst_gen.v:9$256'.
     1/2: $2\rst_cpt[2:0]
     2/2: $1\rst_cpt[2:0]
Creating decoders for process `$paramod$e6305bebaf168efceabcd857ba8db26d0b4f9f50\fpga_core.$proc$../rtl/fpga_core.v:198$255'.
Creating decoders for process `$paramod$e6305bebaf168efceabcd857ba8db26d0b4f9f50\fpga_core.$proc$../rtl/fpga_core.v:197$254'.
Creating decoders for process `$paramod$e6305bebaf168efceabcd857ba8db26d0b4f9f50\fpga_core.$proc$../rtl/fpga_core.v:200$236'.
     1/2: $0\no_match_reg[0:0]
     2/2: $0\match_cond_reg[0:0]
Creating decoders for process `\fpga.$proc$../rtl/fpga.v:32$228'.
     1/1: $0\led_o[0:0]

42.5.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$303b225a78d0e13695de3086b2061ccd0aa62371\priority_encoder.\stage_valid[0]' from process `$paramod$303b225a78d0e13695de3086b2061ccd0aa62371\priority_encoder.$proc$../lib/eth/lib/axis/rtl/priority_encoder.v:0$1834'.
No latch inferred for signal `$paramod$303b225a78d0e13695de3086b2061ccd0aa62371\priority_encoder.\stage_enc[0]' from process `$paramod$303b225a78d0e13695de3086b2061ccd0aa62371\priority_encoder.$proc$../lib/eth/lib/axis/rtl/priority_encoder.v:0$1834'.
No latch inferred for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\store_eth_hdr' from process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:191$1699'.
No latch inferred for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\ptr_next' from process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:191$1699'.
No latch inferred for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\s_eth_hdr_ready_next' from process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:191$1699'.
No latch inferred for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\s_eth_payload_axis_tready_next' from process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:191$1699'.
No latch inferred for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\read_eth_header_next' from process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:191$1699'.
No latch inferred for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\error_header_early_termination_next' from process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:191$1699'.
No latch inferred for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\error_invalid_header_next' from process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:191$1699'.
No latch inferred for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\read_arp_header_next' from process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:191$1699'.
No latch inferred for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\m_frame_valid_next' from process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:191$1699'.
No latch inferred for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\m_arp_htype_next' from process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:191$1699'.
No latch inferred for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\m_arp_ptype_next' from process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:191$1699'.
No latch inferred for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\m_arp_hlen_next' from process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:191$1699'.
No latch inferred for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\m_arp_plen_next' from process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:191$1699'.
No latch inferred for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\m_arp_oper_next' from process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:191$1699'.
No latch inferred for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\m_arp_sha_next' from process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:191$1699'.
No latch inferred for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\m_arp_spa_next' from process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:191$1699'.
No latch inferred for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\m_eth_payload_axis_tvalid_next' from process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:300$1668'.
No latch inferred for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\temp_m_eth_payload_axis_tvalid_next' from process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:300$1668'.
No latch inferred for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\store_eth_payload_int_to_output' from process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:300$1668'.
No latch inferred for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\store_eth_payload_int_to_temp' from process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:300$1668'.
No latch inferred for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\store_eth_payload_axis_temp_to_output' from process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:300$1668'.
No latch inferred for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\ptr_next' from process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:161$1624'.
No latch inferred for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\m_eth_hdr_valid_next' from process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:161$1624'.
No latch inferred for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\m_eth_payload_axis_tdata_int' from process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:161$1624'.
No latch inferred for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\m_eth_payload_axis_tkeep_int' from process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:161$1624'.
No latch inferred for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\m_eth_payload_axis_tvalid_int' from process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:161$1624'.
No latch inferred for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\m_eth_payload_axis_tlast_int' from process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:161$1624'.
No latch inferred for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\m_eth_payload_axis_tuser_int' from process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:161$1624'.
No latch inferred for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\store_frame' from process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:161$1624'.
No latch inferred for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\send_arp_header_next' from process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:161$1624'.
No latch inferred for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\s_frame_ready_next' from process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:161$1624'.
No latch inferred for signal `\ip_eth_rx.\m_ip_payload_axis_tvalid_next' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:617$1549'.
No latch inferred for signal `\ip_eth_rx.\temp_m_ip_payload_axis_tvalid_next' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:617$1549'.
No latch inferred for signal `\ip_eth_rx.\store_ip_payload_axis_temp_to_output' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:617$1549'.
No latch inferred for signal `\ip_eth_rx.\store_ip_payload_int_to_output' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:617$1549'.
No latch inferred for signal `\ip_eth_rx.\store_ip_payload_int_to_temp' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:617$1549'.
No latch inferred for signal `\ip_eth_rx.\store_eth_hdr' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\s_eth_hdr_ready_next' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\s_eth_payload_axis_tready_next' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\error_header_early_termination_next' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\m_ip_hdr_valid_next' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\m_ip_payload_axis_tdata_int' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\m_ip_payload_axis_tvalid_int' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\m_ip_payload_axis_tlast_int' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\m_ip_payload_axis_tuser_int' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\state_next' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\store_last_word' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\hdr_ptr_next' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\word_count_next' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\error_payload_early_termination_next' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\store_ip_version_ihl' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\store_ip_dscp_ecn' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\store_ip_length_0' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\store_ip_length_1' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\store_ip_identification_0' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\store_ip_identification_1' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\store_ip_flags_fragment_offset_0' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\store_ip_flags_fragment_offset_1' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\store_ip_ttl' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\store_ip_protocol' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\store_ip_header_checksum_0' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\store_ip_header_checksum_1' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\store_ip_source_ip_0' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\store_ip_source_ip_1' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\store_ip_source_ip_2' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\store_ip_source_ip_3' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\store_ip_dest_ip_0' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\store_ip_dest_ip_1' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\store_ip_dest_ip_2' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\store_ip_dest_ip_3' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\error_invalid_header_next' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_rx.\error_invalid_checksum_next' from process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
No latch inferred for signal `\ip_eth_tx.\m_eth_payload_axis_tvalid_next' from process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:436$1454'.
No latch inferred for signal `\ip_eth_tx.\temp_m_eth_payload_axis_tvalid_next' from process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:436$1454'.
No latch inferred for signal `\ip_eth_tx.\store_eth_payload_int_to_output' from process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:436$1454'.
No latch inferred for signal `\ip_eth_tx.\store_eth_payload_int_to_temp' from process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:436$1454'.
No latch inferred for signal `\ip_eth_tx.\store_eth_payload_axis_temp_to_output' from process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:436$1454'.
No latch inferred for signal `\ip_eth_tx.\m_eth_hdr_valid_next' from process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:174$1417'.
No latch inferred for signal `\ip_eth_tx.\m_eth_payload_axis_tdata_int' from process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:174$1417'.
No latch inferred for signal `\ip_eth_tx.\m_eth_payload_axis_tvalid_int' from process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:174$1417'.
No latch inferred for signal `\ip_eth_tx.\m_eth_payload_axis_tlast_int' from process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:174$1417'.
No latch inferred for signal `\ip_eth_tx.\m_eth_payload_axis_tuser_int' from process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:174$1417'.
No latch inferred for signal `\ip_eth_tx.\s_ip_hdr_ready_next' from process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:174$1417'.
No latch inferred for signal `\ip_eth_tx.\state_next' from process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:174$1417'.
No latch inferred for signal `\ip_eth_tx.\store_last_word' from process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:174$1417'.
No latch inferred for signal `\ip_eth_tx.\hdr_ptr_next' from process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:174$1417'.
No latch inferred for signal `\ip_eth_tx.\word_count_next' from process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:174$1417'.
No latch inferred for signal `\ip_eth_tx.\error_payload_early_termination_next' from process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:174$1417'.
No latch inferred for signal `\ip_eth_tx.\store_ip_hdr' from process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:174$1417'.
No latch inferred for signal `\ip_eth_tx.\s_ip_payload_axis_tready_next' from process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:174$1417'.
No latch inferred for signal `\ip_eth_tx.\hdr_sum_next' from process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:174$1417'.
No latch inferred for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\m_axis_tvalid_next' from process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:161$1360'.
No latch inferred for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\state_next' from process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:161$1360'.
No latch inferred for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\reset_crc' from process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:161$1360'.
No latch inferred for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\update_crc' from process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:161$1360'.
No latch inferred for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\start_packet_next' from process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:161$1360'.
No latch inferred for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\m_axis_tdata_next' from process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:161$1360'.
No latch inferred for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\m_axis_tlast_next' from process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:161$1360'.
No latch inferred for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\m_axis_tuser_next' from process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:161$1360'.
No latch inferred for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\error_bad_frame_next' from process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:161$1360'.
No latch inferred for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\error_bad_fcs_next' from process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:161$1360'.
No latch inferred for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\ptp_ts_next' from process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:161$1360'.
No latch inferred for signal `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.\s_axis_tready_next' from process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:169$1318'.
No latch inferred for signal `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.\state_next' from process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:169$1318'.
No latch inferred for signal `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.\reset_crc' from process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:169$1318'.
No latch inferred for signal `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.\update_crc' from process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:169$1318'.
No latch inferred for signal `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.\s_tdata_next' from process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:169$1318'.
No latch inferred for signal `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.\mii_odd_next' from process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:169$1318'.
No latch inferred for signal `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.\mii_msn_next' from process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:169$1318'.
No latch inferred for signal `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.\frame_ptr_next' from process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:169$1318'.
No latch inferred for signal `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.\gmii_txd_next' from process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:169$1318'.
No latch inferred for signal `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.\gmii_tx_en_next' from process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:169$1318'.
No latch inferred for signal `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.\gmii_tx_er_next' from process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:169$1318'.
No latch inferred for signal `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.\m_axis_ptp_ts_next' from process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:169$1318'.
No latch inferred for signal `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.\m_axis_ptp_ts_tag_next' from process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:169$1318'.
No latch inferred for signal `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.\m_axis_ptp_ts_valid_next' from process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:169$1318'.
No latch inferred for signal `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.\start_packet_next' from process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:169$1318'.
No latch inferred for signal `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.\error_underflow_next' from process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:169$1318'.
No latch inferred for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\mem_read_data_valid_reg' from process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:213$1299'.
No latch inferred for signal `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.\rgmii_txd_1' from process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:171$1159'.
Removing init bit 1'0 for non-memory siginal `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.\rgmii_txd_1 [0]` in process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:171$1159`.
Removing init bit 1'0 for non-memory siginal `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.\rgmii_txd_1 [1]` in process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:171$1159`.
Removing init bit 1'0 for non-memory siginal `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.\rgmii_txd_1 [2]` in process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:171$1159`.
Removing init bit 1'0 for non-memory siginal `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.\rgmii_txd_1 [3]` in process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:171$1159`.
No latch inferred for signal `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.\rgmii_txd_2' from process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:171$1159'.
Removing init bit 1'0 for non-memory siginal `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.\rgmii_txd_2 [0]` in process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:171$1159`.
Removing init bit 1'0 for non-memory siginal `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.\rgmii_txd_2 [1]` in process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:171$1159`.
Removing init bit 1'0 for non-memory siginal `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.\rgmii_txd_2 [2]` in process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:171$1159`.
Removing init bit 1'0 for non-memory siginal `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.\rgmii_txd_2 [3]` in process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:171$1159`.
No latch inferred for signal `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.\rgmii_tx_ctl_1' from process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:171$1159'.
Removing init bit 1'0 for non-memory siginal `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.\rgmii_tx_ctl_1` in process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:171$1159`.
No latch inferred for signal `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.\rgmii_tx_ctl_2' from process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:171$1159'.
Removing init bit 1'0 for non-memory siginal `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.\rgmii_tx_ctl_2` in process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:171$1159`.
No latch inferred for signal `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.\gmii_clk_en' from process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:171$1159'.
Removing init bit 1'1 for non-memory siginal `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.\gmii_clk_en` in process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:171$1159`.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\store_axis_int_to_output' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:245$1124'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\store_axis_int_to_temp' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:245$1124'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\m_eth_payload_axis_tvalid_next' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:245$1124'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\temp_m_eth_payload_axis_tvalid_next' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:245$1124'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\store_eth_payload_axis_temp_to_output' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:245$1124'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\s_eth_hdr_ready_next' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:156$1094'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\m_eth_hdr_valid_next' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:156$1094'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\m_eth_dest_mac_next' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:156$1094'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\m_eth_src_mac_next' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:156$1094'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\m_eth_type_next' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:156$1094'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\m_eth_payload_axis_tdata_int' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:156$1094'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\m_eth_payload_axis_tkeep_int' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:156$1094'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\m_eth_payload_axis_tvalid_int' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:156$1094'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\m_eth_payload_axis_tlast_int' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:156$1094'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\m_eth_payload_axis_tuser_int' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:156$1094'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\frame_next' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:156$1094'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\m_eth_payload_axis_tid_int' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:156$1094'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\m_eth_payload_axis_tdest_int' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:156$1094'.
No latch inferred for signal `\ip.\s_ip_hdr_ready_next' from process `\ip.$proc$../lib/eth/rtl/ip.v:272$1055'.
No latch inferred for signal `\ip.\state_next' from process `\ip.$proc$../lib/eth/rtl/ip.v:272$1055'.
No latch inferred for signal `\ip.\outgoing_eth_dest_mac_next' from process `\ip.$proc$../lib/eth/rtl/ip.v:272$1055'.
No latch inferred for signal `\ip.\outgoing_ip_hdr_valid_next' from process `\ip.$proc$../lib/eth/rtl/ip.v:272$1055'.
No latch inferred for signal `\ip.\arp_request_valid_next' from process `\ip.$proc$../lib/eth/rtl/ip.v:272$1055'.
No latch inferred for signal `\ip.\arp_response_ready_next' from process `\ip.$proc$../lib/eth/rtl/ip.v:272$1055'.
No latch inferred for signal `\ip.\drop_packet_next' from process `\ip.$proc$../lib/eth/rtl/ip.v:272$1055'.
No latch inferred for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\incoming_frame_ready' from process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:293$1007'.
No latch inferred for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\outgoing_frame_valid_next' from process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:293$1007'.
No latch inferred for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\outgoing_eth_dest_mac_next' from process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:293$1007'.
No latch inferred for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\outgoing_arp_oper_next' from process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:293$1007'.
No latch inferred for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\outgoing_arp_tha_next' from process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:293$1007'.
No latch inferred for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\outgoing_arp_tpa_next' from process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:293$1007'.
No latch inferred for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\cache_query_request_valid_next' from process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:293$1007'.
No latch inferred for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\cache_query_request_ip_next' from process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:293$1007'.
No latch inferred for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\cache_write_request_valid_next' from process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:293$1007'.
No latch inferred for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\cache_write_request_ip_next' from process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:293$1007'.
No latch inferred for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\cache_write_request_mac_next' from process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:293$1007'.
No latch inferred for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\arp_request_operation_next' from process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:293$1007'.
No latch inferred for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\arp_request_ready_next' from process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:293$1007'.
No latch inferred for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\arp_request_ip_next' from process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:293$1007'.
No latch inferred for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\arp_response_valid_next' from process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:293$1007'.
No latch inferred for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\arp_response_error_next' from process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:293$1007'.
No latch inferred for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\arp_response_mac_next' from process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:293$1007'.
No latch inferred for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\arp_request_retry_cnt_next' from process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:293$1007'.
No latch inferred for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\arp_request_timer_dec' from process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:293$1007'.
Removing init bit 1'0 for non-memory siginal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\arp_request_timer_dec` in process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:293$1007`.
No latch inferred for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\force_set_request_timeout [0]' from process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:293$1007'.
Removing init bit 1'0 for non-memory siginal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\force_set_request_timeout [0]` in process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:293$1007`.
No latch inferred for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\force_set_request_retry_interval [0]' from process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:293$1007'.
Removing init bit 1'0 for non-memory siginal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\force_set_request_retry_interval [0]` in process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:293$1007`.
No latch inferred for signal `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.\grant_next' from process `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.$proc$../lib/eth/lib/axis/rtl/arbiter.v:96$995'.
No latch inferred for signal `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.\grant_valid_next' from process `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.$proc$../lib/eth/lib/axis/rtl/arbiter.v:96$995'.
No latch inferred for signal `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.\grant_encoded_next' from process `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.$proc$../lib/eth/lib/axis/rtl/arbiter.v:96$995'.
No latch inferred for signal `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.\mask_next' from process `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.$proc$../lib/eth/lib/axis/rtl/arbiter.v:96$995'.
No latch inferred for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\mem_read_data_valid_reg' from process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:213$975'.
No latch inferred for signal `\udp_ip_rx.\m_udp_payload_axis_tvalid_next' from process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:475$815'.
No latch inferred for signal `\udp_ip_rx.\temp_m_udp_payload_axis_tvalid_next' from process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:475$815'.
No latch inferred for signal `\udp_ip_rx.\store_udp_payload_int_to_output' from process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:475$815'.
No latch inferred for signal `\udp_ip_rx.\store_udp_payload_int_to_temp' from process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:475$815'.
No latch inferred for signal `\udp_ip_rx.\store_udp_payload_axis_temp_to_output' from process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:475$815'.
No latch inferred for signal `\udp_ip_rx.\error_header_early_termination_next' from process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:232$788'.
No latch inferred for signal `\udp_ip_rx.\s_ip_hdr_ready_next' from process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:232$788'.
No latch inferred for signal `\udp_ip_rx.\state_next' from process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:232$788'.
No latch inferred for signal `\udp_ip_rx.\store_last_word' from process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:232$788'.
No latch inferred for signal `\udp_ip_rx.\hdr_ptr_next' from process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:232$788'.
No latch inferred for signal `\udp_ip_rx.\word_count_next' from process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:232$788'.
No latch inferred for signal `\udp_ip_rx.\error_payload_early_termination_next' from process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:232$788'.
No latch inferred for signal `\udp_ip_rx.\store_ip_hdr' from process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:232$788'.
No latch inferred for signal `\udp_ip_rx.\store_udp_source_port_0' from process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:232$788'.
No latch inferred for signal `\udp_ip_rx.\store_udp_source_port_1' from process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:232$788'.
No latch inferred for signal `\udp_ip_rx.\store_udp_dest_port_0' from process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:232$788'.
No latch inferred for signal `\udp_ip_rx.\store_udp_dest_port_1' from process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:232$788'.
No latch inferred for signal `\udp_ip_rx.\store_udp_length_0' from process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:232$788'.
No latch inferred for signal `\udp_ip_rx.\store_udp_length_1' from process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:232$788'.
No latch inferred for signal `\udp_ip_rx.\store_udp_checksum_0' from process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:232$788'.
No latch inferred for signal `\udp_ip_rx.\store_udp_checksum_1' from process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:232$788'.
No latch inferred for signal `\udp_ip_rx.\m_udp_hdr_valid_next' from process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:232$788'.
No latch inferred for signal `\udp_ip_rx.\s_ip_payload_axis_tready_next' from process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:232$788'.
No latch inferred for signal `\udp_ip_rx.\m_udp_payload_axis_tdata_int' from process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:232$788'.
No latch inferred for signal `\udp_ip_rx.\m_udp_payload_axis_tvalid_int' from process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:232$788'.
No latch inferred for signal `\udp_ip_rx.\m_udp_payload_axis_tlast_int' from process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:232$788'.
No latch inferred for signal `\udp_ip_rx.\m_udp_payload_axis_tuser_int' from process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:232$788'.
No latch inferred for signal `\udp_ip_tx.\m_ip_payload_axis_tvalid_next' from process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:436$747'.
No latch inferred for signal `\udp_ip_tx.\temp_m_ip_payload_axis_tvalid_next' from process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:436$747'.
No latch inferred for signal `\udp_ip_tx.\store_ip_payload_axis_temp_to_output' from process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:436$747'.
No latch inferred for signal `\udp_ip_tx.\store_ip_payload_int_to_output' from process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:436$747'.
No latch inferred for signal `\udp_ip_tx.\store_ip_payload_int_to_temp' from process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:436$747'.
No latch inferred for signal `\udp_ip_tx.\m_ip_hdr_valid_next' from process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:216$722'.
No latch inferred for signal `\udp_ip_tx.\m_ip_payload_axis_tdata_int' from process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:216$722'.
No latch inferred for signal `\udp_ip_tx.\m_ip_payload_axis_tvalid_int' from process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:216$722'.
No latch inferred for signal `\udp_ip_tx.\m_ip_payload_axis_tlast_int' from process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:216$722'.
No latch inferred for signal `\udp_ip_tx.\m_ip_payload_axis_tuser_int' from process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:216$722'.
No latch inferred for signal `\udp_ip_tx.\state_next' from process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:216$722'.
No latch inferred for signal `\udp_ip_tx.\store_udp_hdr' from process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:216$722'.
No latch inferred for signal `\udp_ip_tx.\store_last_word' from process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:216$722'.
No latch inferred for signal `\udp_ip_tx.\hdr_ptr_next' from process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:216$722'.
No latch inferred for signal `\udp_ip_tx.\word_count_next' from process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:216$722'.
No latch inferred for signal `\udp_ip_tx.\s_udp_hdr_ready_next' from process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:216$722'.
No latch inferred for signal `\udp_ip_tx.\s_udp_payload_axis_tready_next' from process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:216$722'.
No latch inferred for signal `\udp_ip_tx.\error_payload_early_termination_next' from process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:216$722'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\store_axis_int_to_output' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:336$660'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\store_axis_int_to_temp' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:336$660'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_payload_axis_tvalid_next' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:336$660'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\temp_m_ip_payload_axis_tvalid_next' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:336$660'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\store_ip_payload_axis_temp_to_output' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:336$660'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_eth_dest_mac_next' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:208$591'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_eth_src_mac_next' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:208$591'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_eth_type_next' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:208$591'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\frame_next' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:208$591'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\s_ip_hdr_ready_next' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:208$591'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_hdr_valid_next' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:208$591'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_version_next' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:208$591'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_ihl_next' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:208$591'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_dscp_next' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:208$591'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_ecn_next' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:208$591'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_length_next' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:208$591'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_identification_next' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:208$591'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_flags_next' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:208$591'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_fragment_offset_next' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:208$591'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_ttl_next' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:208$591'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_protocol_next' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:208$591'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_header_checksum_next' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:208$591'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_source_ip_next' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:208$591'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_dest_ip_next' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:208$591'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_payload_axis_tdata_int' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:208$591'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_payload_axis_tkeep_int' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:208$591'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_payload_axis_tvalid_int' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:208$591'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_payload_axis_tlast_int' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:208$591'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_payload_axis_tid_int' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:208$591'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_payload_axis_tdest_int' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:208$591'.
No latch inferred for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_payload_axis_tuser_int' from process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:208$591'.
No latch inferred for signal `\eth_axis_rx.\m_eth_payload_axis_tvalid_next' from process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:337$479'.
No latch inferred for signal `\eth_axis_rx.\temp_m_eth_payload_axis_tvalid_next' from process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:337$479'.
No latch inferred for signal `\eth_axis_rx.\store_eth_payload_int_to_output' from process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:337$479'.
No latch inferred for signal `\eth_axis_rx.\store_eth_payload_int_to_temp' from process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:337$479'.
No latch inferred for signal `\eth_axis_rx.\store_eth_payload_axis_temp_to_output' from process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:337$479'.
No latch inferred for signal `\eth_axis_rx.\ptr_next' from process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:182$413'.
No latch inferred for signal `\eth_axis_rx.\flush_save' from process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:182$413'.
No latch inferred for signal `\eth_axis_rx.\transfer_in_save' from process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:182$413'.
No latch inferred for signal `\eth_axis_rx.\read_eth_header_next' from process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:182$413'.
No latch inferred for signal `\eth_axis_rx.\read_eth_payload_next' from process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:182$413'.
No latch inferred for signal `\eth_axis_rx.\s_axis_tready_next' from process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:182$413'.
No latch inferred for signal `\eth_axis_rx.\m_eth_hdr_valid_next' from process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:182$413'.
No latch inferred for signal `\eth_axis_rx.\m_eth_dest_mac_next' from process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:182$413'.
No latch inferred for signal `\eth_axis_rx.\m_eth_src_mac_next' from process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:182$413'.
No latch inferred for signal `\eth_axis_rx.\m_eth_type_next' from process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:182$413'.
No latch inferred for signal `\eth_axis_rx.\error_header_early_termination_next' from process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:182$413'.
No latch inferred for signal `\eth_axis_rx.\m_eth_payload_axis_tdata_int' from process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:182$413'.
No latch inferred for signal `\eth_axis_rx.\m_eth_payload_axis_tkeep_int' from process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:182$413'.
No latch inferred for signal `\eth_axis_rx.\m_eth_payload_axis_tvalid_int' from process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:182$413'.
No latch inferred for signal `\eth_axis_rx.\m_eth_payload_axis_tlast_int' from process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:182$413'.
No latch inferred for signal `\eth_axis_rx.\m_eth_payload_axis_tuser_int' from process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:182$413'.
No latch inferred for signal `\eth_axis_rx.\shift_axis_tdata' from process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:156$412'.
No latch inferred for signal `\eth_axis_rx.\shift_axis_tkeep' from process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:156$412'.
No latch inferred for signal `\eth_axis_rx.\shift_axis_tvalid' from process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:156$412'.
No latch inferred for signal `\eth_axis_rx.\shift_axis_tlast' from process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:156$412'.
No latch inferred for signal `\eth_axis_rx.\shift_axis_tuser' from process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:156$412'.
No latch inferred for signal `\eth_axis_rx.\shift_axis_input_tready' from process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:156$412'.
No latch inferred for signal `\eth_axis_tx.\m_axis_tvalid_next' from process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:340$382'.
No latch inferred for signal `\eth_axis_tx.\temp_m_axis_tvalid_next' from process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:340$382'.
No latch inferred for signal `\eth_axis_tx.\store_axis_int_to_output' from process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:340$382'.
No latch inferred for signal `\eth_axis_tx.\store_axis_int_to_temp' from process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:340$382'.
No latch inferred for signal `\eth_axis_tx.\store_axis_temp_to_output' from process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:340$382'.
No latch inferred for signal `\eth_axis_tx.\store_eth_hdr' from process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:178$338'.
No latch inferred for signal `\eth_axis_tx.\send_eth_header_next' from process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:178$338'.
No latch inferred for signal `\eth_axis_tx.\send_eth_payload_next' from process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:178$338'.
No latch inferred for signal `\eth_axis_tx.\ptr_next' from process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:178$338'.
No latch inferred for signal `\eth_axis_tx.\flush_save' from process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:178$338'.
No latch inferred for signal `\eth_axis_tx.\transfer_in_save' from process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:178$338'.
No latch inferred for signal `\eth_axis_tx.\s_eth_hdr_ready_next' from process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:178$338'.
No latch inferred for signal `\eth_axis_tx.\s_eth_payload_axis_tready_next' from process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:178$338'.
No latch inferred for signal `\eth_axis_tx.\m_axis_tdata_int' from process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:178$338'.
No latch inferred for signal `\eth_axis_tx.\m_axis_tkeep_int' from process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:178$338'.
No latch inferred for signal `\eth_axis_tx.\m_axis_tvalid_int' from process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:178$338'.
No latch inferred for signal `\eth_axis_tx.\m_axis_tlast_int' from process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:178$338'.
No latch inferred for signal `\eth_axis_tx.\m_axis_tuser_int' from process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:178$338'.
No latch inferred for signal `\eth_axis_tx.\shift_eth_payload_axis_tdata' from process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:152$337'.
No latch inferred for signal `\eth_axis_tx.\shift_eth_payload_axis_tkeep' from process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:152$337'.
No latch inferred for signal `\eth_axis_tx.\shift_eth_payload_axis_tvalid' from process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:152$337'.
No latch inferred for signal `\eth_axis_tx.\shift_eth_payload_axis_tlast' from process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:152$337'.
No latch inferred for signal `\eth_axis_tx.\shift_eth_payload_axis_tuser' from process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:152$337'.
No latch inferred for signal `\eth_axis_tx.\shift_eth_payload_axis_input_tready' from process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:152$337'.
No latch inferred for signal `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.\mem_read_data_valid_reg' from process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:164$297'.

42.5.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:350$221'.
  created $dff cell `$procdff$13929' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$203'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:281$164_EN' using process `\DPR16X4C.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$203'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:281$165_EN' using process `\DPR16X4C.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$203'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$203'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$203'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$203'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$203'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$203'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$203'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$203'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$203'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$203'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:281$175_EN' using process `\DPR16X4C.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$203'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:281$176_EN' using process `\DPR16X4C.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$203'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:281$177_EN' using process `\DPR16X4C.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$203'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:281$178_EN' using process `\DPR16X4C.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$203'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:287$179_ADDR' using process `\DPR16X4C.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:285$180'.
  created $dff cell `$procdff$13930' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:287$179_DATA' using process `\DPR16X4C.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:285$180'.
  created $dff cell `$procdff$13931' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:287$179_EN' using process `\DPR16X4C.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:285$180'.
  created $dff cell `$procdff$13932' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:207$104_EN' using process `\TRELLIS_DPR16X4.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:207$105_EN' using process `\TRELLIS_DPR16X4.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:207$116_EN' using process `\TRELLIS_DPR16X4.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:207$117_EN' using process `\TRELLIS_DPR16X4.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:207$118_EN' using process `\TRELLIS_DPR16X4.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:207$119_EN' using process `\TRELLIS_DPR16X4.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:223$120_ADDR' using process `\TRELLIS_DPR16X4.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:221$122'.
  created $dff cell `$procdff$13933' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:223$120_DATA' using process `\TRELLIS_DPR16X4.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:221$122'.
  created $dff cell `$procdff$13934' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:223$120_EN' using process `\TRELLIS_DPR16X4.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:221$122'.
  created $dff cell `$procdff$13935' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:213$121'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\ptr_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:345$1810'.
  created $dff cell `$procdff$13936' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\s_eth_hdr_ready_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:345$1810'.
  created $dff cell `$procdff$13937' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\s_eth_payload_axis_tready_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:345$1810'.
  created $dff cell `$procdff$13938' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\busy_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:345$1810'.
  created $dff cell `$procdff$13939' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\read_eth_header_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:345$1810'.
  created $dff cell `$procdff$13940' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\m_eth_dest_mac_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:345$1810'.
  created $dff cell `$procdff$13941' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\m_eth_src_mac_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:345$1810'.
  created $dff cell `$procdff$13942' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\m_eth_type_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:345$1810'.
  created $dff cell `$procdff$13943' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\error_header_early_termination_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:345$1810'.
  created $dff cell `$procdff$13944' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\error_invalid_header_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:345$1810'.
  created $dff cell `$procdff$13945' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\read_arp_header_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:345$1810'.
  created $dff cell `$procdff$13946' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\m_frame_valid_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:345$1810'.
  created $dff cell `$procdff$13947' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\m_arp_htype_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:345$1810'.
  created $dff cell `$procdff$13948' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\m_arp_ptype_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:345$1810'.
  created $dff cell `$procdff$13949' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\m_arp_hlen_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:345$1810'.
  created $dff cell `$procdff$13950' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\m_arp_plen_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:345$1810'.
  created $dff cell `$procdff$13951' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\m_arp_oper_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:345$1810'.
  created $dff cell `$procdff$13952' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\m_arp_sha_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:345$1810'.
  created $dff cell `$procdff$13953' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\m_arp_spa_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:345$1810'.
  created $dff cell `$procdff$13954' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\eth_thisIsArpIncomingPkt [1:0]' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:345$1810'.
  created $dff cell `$procdff$13955' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\m_eth_thisIsArpIncomingPkt' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:297$1767'.
  created $dff cell `$procdff$13956' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\m_mac_matched' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:297$1767'.
  created $dff cell `$procdff$13957' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\m_ip_matched' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:297$1767'.
  created $dff cell `$procdff$13958' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\ip_matched' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:297$1767'.
  created $dff cell `$procdff$13959' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\mac_matched' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:297$1767'.
  created $dff cell `$procdff$13960' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.\eth_thisIsArpIncomingPkt [5:2]' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:297$1767'.
  created $dff cell `$procdff$13961' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\m_eth_payload_axis_tready_int_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:328$1671'.
  created $dff cell `$procdff$13962' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\m_eth_payload_axis_tdata_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:328$1671'.
  created $dff cell `$procdff$13963' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\m_eth_payload_axis_tkeep_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:328$1671'.
  created $dff cell `$procdff$13964' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\m_eth_payload_axis_tvalid_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:328$1671'.
  created $dff cell `$procdff$13965' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\m_eth_payload_axis_tlast_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:328$1671'.
  created $dff cell `$procdff$13966' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\m_eth_payload_axis_tuser_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:328$1671'.
  created $dff cell `$procdff$13967' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\temp_m_eth_payload_axis_tdata_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:328$1671'.
  created $dff cell `$procdff$13968' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\temp_m_eth_payload_axis_tkeep_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:328$1671'.
  created $dff cell `$procdff$13969' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\temp_m_eth_payload_axis_tvalid_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:328$1671'.
  created $dff cell `$procdff$13970' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\temp_m_eth_payload_axis_tlast_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:328$1671'.
  created $dff cell `$procdff$13971' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\temp_m_eth_payload_axis_tuser_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:328$1671'.
  created $dff cell `$procdff$13972' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\ptr_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:241$1661'.
  created $dff cell `$procdff$13973' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\busy_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:241$1661'.
  created $dff cell `$procdff$13974' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\m_eth_hdr_valid_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:241$1661'.
  created $dff cell `$procdff$13975' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\m_eth_dest_mac_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:241$1661'.
  created $dff cell `$procdff$13976' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\m_eth_src_mac_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:241$1661'.
  created $dff cell `$procdff$13977' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\m_eth_type_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:241$1661'.
  created $dff cell `$procdff$13978' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\send_arp_header_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:241$1661'.
  created $dff cell `$procdff$13979' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\arp_htype_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:241$1661'.
  created $dff cell `$procdff$13980' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\arp_ptype_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:241$1661'.
  created $dff cell `$procdff$13981' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\arp_oper_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:241$1661'.
  created $dff cell `$procdff$13982' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\arp_sha_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:241$1661'.
  created $dff cell `$procdff$13983' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\arp_spa_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:241$1661'.
  created $dff cell `$procdff$13984' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\arp_tha_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:241$1661'.
  created $dff cell `$procdff$13985' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\arp_tpa_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:241$1661'.
  created $dff cell `$procdff$13986' with positive edge clock.
Creating register for signal `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.\s_frame_ready_reg' using process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:241$1661'.
  created $dff cell `$procdff$13987' with positive edge clock.
Creating register for signal `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.\write_request_ready' using process `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.$proc$../lib/eth/rtl/arp_cache.v:159$1619'.
  created $dff cell `$procdff$13988' with positive edge clock.
Creating register for signal `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.\ram_we' using process `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.$proc$../lib/eth/rtl/arp_cache.v:159$1619'.
  created $dff cell `$procdff$13989' with positive edge clock.
Creating register for signal `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.\ram_addr_w' using process `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.$proc$../lib/eth/rtl/arp_cache.v:159$1619'.
  created $dff cell `$procdff$13990' with positive edge clock.
Creating register for signal `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.\ram_data_w' using process `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.$proc$../lib/eth/rtl/arp_cache.v:159$1619'.
  created $dff cell `$procdff$13991' with positive edge clock.
Creating register for signal `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.\wr_state' using process `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.$proc$../lib/eth/rtl/arp_cache.v:159$1619'.
  created $dff cell `$procdff$13992' with positive edge clock.
Creating register for signal `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.\addr_reg' using process `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.$proc$../lib/eth/rtl/arp_cache.v:159$1619'.
  created $dff cell `$procdff$13993' with positive edge clock.
Creating register for signal `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.\query_response_error' using process `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.$proc$../lib/eth/rtl/arp_cache.v:108$1599'.
  created $dff cell `$procdff$13994' with positive edge clock.
Creating register for signal `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.\query_response_mac' using process `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.$proc$../lib/eth/rtl/arp_cache.v:108$1599'.
  created $dff cell `$procdff$13995' with positive edge clock.
Creating register for signal `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.\ram_addr_r' using process `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.$proc$../lib/eth/rtl/arp_cache.v:108$1599'.
  created $dff cell `$procdff$13996' with positive edge clock.
Creating register for signal `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.\ip_latch' using process `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.$proc$../lib/eth/rtl/arp_cache.v:108$1599'.
  created $dff cell `$procdff$13997' with positive edge clock.
Creating register for signal `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.\ip_mismatch_1' using process `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.$proc$../lib/eth/rtl/arp_cache.v:108$1599'.
  created $dff cell `$procdff$13998' with positive edge clock.
Creating register for signal `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.\data_valid' using process `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.$proc$../lib/eth/rtl/arp_cache.v:108$1599'.
  created $dff cell `$procdff$13999' with positive edge clock.
Creating register for signal `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.\ip_valid' using process `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.$proc$../lib/eth/rtl/arp_cache.v:108$1599'.
  created $dff cell `$procdff$14000' with positive edge clock.
Creating register for signal `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.\ram_last_data_r' using process `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.$proc$../lib/eth/rtl/arp_cache.v:84$1591'.
  created $dff cell `$procdff$14001' with positive edge clock.
Creating register for signal `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.\ram_last_data_r2' using process `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.$proc$../lib/eth/rtl/arp_cache.v:84$1591'.
  created $dff cell `$procdff$14002' with positive edge clock.
Creating register for signal `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_ADDR' using process `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.$proc$../lib/eth/rtl/arp_cache.v:84$1591'.
  created $dff cell `$procdff$14003' with positive edge clock.
Creating register for signal `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_DATA' using process `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.$proc$../lib/eth/rtl/arp_cache.v:84$1591'.
  created $dff cell `$procdff$14004' with positive edge clock.
Creating register for signal `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN' using process `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.$proc$../lib/eth/rtl/arp_cache.v:84$1591'.
  created $dff cell `$procdff$14005' with positive edge clock.
Creating register for signal `\ip_eth_rx.\m_ip_payload_axis_tready_int_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:645$1552'.
  created $dff cell `$procdff$14006' with positive edge clock.
Creating register for signal `\ip_eth_rx.\m_ip_payload_axis_tdata_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:645$1552'.
  created $dff cell `$procdff$14007' with positive edge clock.
Creating register for signal `\ip_eth_rx.\m_ip_payload_axis_tvalid_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:645$1552'.
  created $dff cell `$procdff$14008' with positive edge clock.
Creating register for signal `\ip_eth_rx.\m_ip_payload_axis_tlast_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:645$1552'.
  created $dff cell `$procdff$14009' with positive edge clock.
Creating register for signal `\ip_eth_rx.\m_ip_payload_axis_tuser_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:645$1552'.
  created $dff cell `$procdff$14010' with positive edge clock.
Creating register for signal `\ip_eth_rx.\temp_m_ip_payload_axis_tdata_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:645$1552'.
  created $dff cell `$procdff$14011' with positive edge clock.
Creating register for signal `\ip_eth_rx.\temp_m_ip_payload_axis_tvalid_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:645$1552'.
  created $dff cell `$procdff$14012' with positive edge clock.
Creating register for signal `\ip_eth_rx.\temp_m_ip_payload_axis_tlast_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:645$1552'.
  created $dff cell `$procdff$14013' with positive edge clock.
Creating register for signal `\ip_eth_rx.\temp_m_ip_payload_axis_tuser_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:645$1552'.
  created $dff cell `$procdff$14014' with positive edge clock.
Creating register for signal `\ip_eth_rx.\m_ip_addr_is_broadcast' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:558$1518'.
  created $dff cell `$procdff$14015' with positive edge clock.
Creating register for signal `\ip_eth_rx.\m_ip_addr_is_subnet_broadcast' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:558$1518'.
  created $dff cell `$procdff$14016' with positive edge clock.
Creating register for signal `\ip_eth_rx.\m_ip_request_is_local' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:558$1518'.
  created $dff cell `$procdff$14017' with positive edge clock.
Creating register for signal `\ip_eth_rx.\ip_addr_is_broadcast' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:558$1518'.
  created $dff cell `$procdff$14018' with positive edge clock.
Creating register for signal `\ip_eth_rx.\ip_addr_is_subnet_broadcast' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:558$1518'.
  created $dff cell `$procdff$14019' with positive edge clock.
Creating register for signal `\ip_eth_rx.\ip_with_subnet' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:558$1518'.
  created $dff cell `$procdff$14020' with positive edge clock.
Creating register for signal `\ip_eth_rx.\ip_with_gateway' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:558$1518'.
  created $dff cell `$procdff$14021' with positive edge clock.
Creating register for signal `\ip_eth_rx.\ip_with_gateway_and_submask' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:558$1518'.
  created $dff cell `$procdff$14022' with positive edge clock.
Creating register for signal `\ip_eth_rx.\request_is_local' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:558$1518'.
  created $dff cell `$procdff$14023' with positive edge clock.
Creating register for signal `\ip_eth_rx.\s_eth_hdr_ready_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
  created $dff cell `$procdff$14024' with positive edge clock.
Creating register for signal `\ip_eth_rx.\s_eth_payload_axis_tready_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
  created $dff cell `$procdff$14025' with positive edge clock.
Creating register for signal `\ip_eth_rx.\busy_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
  created $dff cell `$procdff$14026' with positive edge clock.
Creating register for signal `\ip_eth_rx.\m_eth_dest_mac_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
  created $dff cell `$procdff$14027' with positive edge clock.
Creating register for signal `\ip_eth_rx.\m_eth_src_mac_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
  created $dff cell `$procdff$14028' with positive edge clock.
Creating register for signal `\ip_eth_rx.\m_eth_type_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
  created $dff cell `$procdff$14029' with positive edge clock.
Creating register for signal `\ip_eth_rx.\error_header_early_termination_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
  created $dff cell `$procdff$14030' with positive edge clock.
Creating register for signal `\ip_eth_rx.\state_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
  created $dff cell `$procdff$14031' with positive edge clock.
Creating register for signal `\ip_eth_rx.\m_ip_hdr_valid_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
  created $dff cell `$procdff$14032' with positive edge clock.
Creating register for signal `\ip_eth_rx.\m_ip_version_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
  created $dff cell `$procdff$14033' with positive edge clock.
Creating register for signal `\ip_eth_rx.\m_ip_ihl_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
  created $dff cell `$procdff$14034' with positive edge clock.
Creating register for signal `\ip_eth_rx.\m_ip_dscp_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
  created $dff cell `$procdff$14035' with positive edge clock.
Creating register for signal `\ip_eth_rx.\m_ip_ecn_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
  created $dff cell `$procdff$14036' with positive edge clock.
Creating register for signal `\ip_eth_rx.\m_ip_length_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
  created $dff cell `$procdff$14037' with positive edge clock.
Creating register for signal `\ip_eth_rx.\m_ip_identification_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
  created $dff cell `$procdff$14038' with positive edge clock.
Creating register for signal `\ip_eth_rx.\m_ip_flags_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
  created $dff cell `$procdff$14039' with positive edge clock.
Creating register for signal `\ip_eth_rx.\m_ip_fragment_offset_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
  created $dff cell `$procdff$14040' with positive edge clock.
Creating register for signal `\ip_eth_rx.\m_ip_ttl_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
  created $dff cell `$procdff$14041' with positive edge clock.
Creating register for signal `\ip_eth_rx.\m_ip_protocol_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
  created $dff cell `$procdff$14042' with positive edge clock.
Creating register for signal `\ip_eth_rx.\m_ip_header_checksum_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
  created $dff cell `$procdff$14043' with positive edge clock.
Creating register for signal `\ip_eth_rx.\m_ip_source_ip_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
  created $dff cell `$procdff$14044' with positive edge clock.
Creating register for signal `\ip_eth_rx.\m_ip_dest_ip_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
  created $dff cell `$procdff$14045' with positive edge clock.
Creating register for signal `\ip_eth_rx.\hdr_ptr_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
  created $dff cell `$procdff$14046' with positive edge clock.
Creating register for signal `\ip_eth_rx.\word_count_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
  created $dff cell `$procdff$14047' with positive edge clock.
Creating register for signal `\ip_eth_rx.\last_word_data_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
  created $dff cell `$procdff$14048' with positive edge clock.
Creating register for signal `\ip_eth_rx.\error_payload_early_termination_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
  created $dff cell `$procdff$14049' with positive edge clock.
Creating register for signal `\ip_eth_rx.\hdr_sum_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
  created $dff cell `$procdff$14050' with positive edge clock.
Creating register for signal `\ip_eth_rx.\error_invalid_header_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
  created $dff cell `$procdff$14051' with positive edge clock.
Creating register for signal `\ip_eth_rx.\error_invalid_checksum_reg' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
  created $dff cell `$procdff$14052' with positive edge clock.
Creating register for signal `\ip_eth_rx.\cs_latch' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
  created $dff cell `$procdff$14053' with positive edge clock.
Creating register for signal `\ip_eth_rx.\idle_now' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:251$1490'.
  created $dff cell `$procdff$14054' with positive edge clock.
Creating register for signal `\ip_eth_rx.\idle_now2' using process `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:251$1490'.
  created $dff cell `$procdff$14055' with positive edge clock.
Creating register for signal `\ip_eth_tx.\m_eth_payload_axis_tready_int_reg' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:464$1457'.
  created $dff cell `$procdff$14056' with positive edge clock.
Creating register for signal `\ip_eth_tx.\m_eth_payload_axis_tdata_reg' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:464$1457'.
  created $dff cell `$procdff$14057' with positive edge clock.
Creating register for signal `\ip_eth_tx.\m_eth_payload_axis_tvalid_reg' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:464$1457'.
  created $dff cell `$procdff$14058' with positive edge clock.
Creating register for signal `\ip_eth_tx.\m_eth_payload_axis_tlast_reg' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:464$1457'.
  created $dff cell `$procdff$14059' with positive edge clock.
Creating register for signal `\ip_eth_tx.\m_eth_payload_axis_tuser_reg' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:464$1457'.
  created $dff cell `$procdff$14060' with positive edge clock.
Creating register for signal `\ip_eth_tx.\temp_m_eth_payload_axis_tdata_reg' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:464$1457'.
  created $dff cell `$procdff$14061' with positive edge clock.
Creating register for signal `\ip_eth_tx.\temp_m_eth_payload_axis_tvalid_reg' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:464$1457'.
  created $dff cell `$procdff$14062' with positive edge clock.
Creating register for signal `\ip_eth_tx.\temp_m_eth_payload_axis_tlast_reg' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:464$1457'.
  created $dff cell `$procdff$14063' with positive edge clock.
Creating register for signal `\ip_eth_tx.\temp_m_eth_payload_axis_tuser_reg' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:464$1457'.
  created $dff cell `$procdff$14064' with positive edge clock.
Creating register for signal `\ip_eth_tx.\busy_reg' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:364$1446'.
  created $dff cell `$procdff$14065' with positive edge clock.
Creating register for signal `\ip_eth_tx.\m_eth_hdr_valid_reg' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:364$1446'.
  created $dff cell `$procdff$14066' with positive edge clock.
Creating register for signal `\ip_eth_tx.\m_eth_dest_mac_reg' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:364$1446'.
  created $dff cell `$procdff$14067' with positive edge clock.
Creating register for signal `\ip_eth_tx.\m_eth_src_mac_reg' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:364$1446'.
  created $dff cell `$procdff$14068' with positive edge clock.
Creating register for signal `\ip_eth_tx.\m_eth_type_reg' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:364$1446'.
  created $dff cell `$procdff$14069' with positive edge clock.
Creating register for signal `\ip_eth_tx.\state_reg' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:364$1446'.
  created $dff cell `$procdff$14070' with positive edge clock.
Creating register for signal `\ip_eth_tx.\s_ip_hdr_ready_reg' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:364$1446'.
  created $dff cell `$procdff$14071' with positive edge clock.
Creating register for signal `\ip_eth_tx.\hdr_ptr_reg' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:364$1446'.
  created $dff cell `$procdff$14072' with positive edge clock.
Creating register for signal `\ip_eth_tx.\word_count_reg' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:364$1446'.
  created $dff cell `$procdff$14073' with positive edge clock.
Creating register for signal `\ip_eth_tx.\last_word_data_reg' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:364$1446'.
  created $dff cell `$procdff$14074' with positive edge clock.
Creating register for signal `\ip_eth_tx.\error_payload_early_termination_reg' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:364$1446'.
  created $dff cell `$procdff$14075' with positive edge clock.
Creating register for signal `\ip_eth_tx.\s_ip_payload_axis_tready_reg' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:364$1446'.
  created $dff cell `$procdff$14076' with positive edge clock.
Creating register for signal `\ip_eth_tx.\hdr_sum_reg' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:364$1446'.
  created $dff cell `$procdff$14077' with positive edge clock.
Creating register for signal `\ip_eth_tx.\ip_dscp_reg' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:364$1446'.
  created $dff cell `$procdff$14078' with positive edge clock.
Creating register for signal `\ip_eth_tx.\ip_ecn_reg' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:364$1446'.
  created $dff cell `$procdff$14079' with positive edge clock.
Creating register for signal `\ip_eth_tx.\ip_length_reg' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:364$1446'.
  created $dff cell `$procdff$14080' with positive edge clock.
Creating register for signal `\ip_eth_tx.\ip_identification_reg' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:364$1446'.
  created $dff cell `$procdff$14081' with positive edge clock.
Creating register for signal `\ip_eth_tx.\ip_flags_reg' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:364$1446'.
  created $dff cell `$procdff$14082' with positive edge clock.
Creating register for signal `\ip_eth_tx.\ip_fragment_offset_reg' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:364$1446'.
  created $dff cell `$procdff$14083' with positive edge clock.
Creating register for signal `\ip_eth_tx.\ip_ttl_reg' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:364$1446'.
  created $dff cell `$procdff$14084' with positive edge clock.
Creating register for signal `\ip_eth_tx.\ip_protocol_reg' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:364$1446'.
  created $dff cell `$procdff$14085' with positive edge clock.
Creating register for signal `\ip_eth_tx.\ip_source_ip_reg' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:364$1446'.
  created $dff cell `$procdff$14086' with positive edge clock.
Creating register for signal `\ip_eth_tx.\ip_dest_ip_reg' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:364$1446'.
  created $dff cell `$procdff$14087' with positive edge clock.
Creating register for signal `\ip_eth_tx.\s_ip_ecn_latch' using process `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:360$1445'.
  created $dff cell `$procdff$14088' with positive edge clock.
Creating register for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\m_axis_tdata_reg' using process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:251$1376'.
  created $dff cell `$procdff$14089' with positive edge clock.
Creating register for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\m_axis_tvalid_reg' using process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:251$1376'.
  created $dff cell `$procdff$14090' with positive edge clock.
Creating register for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\m_axis_tlast_reg' using process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:251$1376'.
  created $dff cell `$procdff$14091' with positive edge clock.
Creating register for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\m_axis_tuser_reg' using process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:251$1376'.
  created $dff cell `$procdff$14092' with positive edge clock.
Creating register for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\state_reg' using process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:251$1376'.
  created $dff cell `$procdff$14093' with positive edge clock.
Creating register for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\start_packet_reg' using process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:251$1376'.
  created $dff cell `$procdff$14094' with positive edge clock.
Creating register for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\crc_state' using process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:251$1376'.
  created $dff cell `$procdff$14095' with positive edge clock.
Creating register for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\mii_odd' using process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:251$1376'.
  created $dff cell `$procdff$14096' with positive edge clock.
Creating register for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\mii_locked' using process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:251$1376'.
  created $dff cell `$procdff$14097' with positive edge clock.
Creating register for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\gmii_rxd_d0' using process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:251$1376'.
  created $dff cell `$procdff$14098' with positive edge clock.
Creating register for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\gmii_rxd_d1' using process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:251$1376'.
  created $dff cell `$procdff$14099' with positive edge clock.
Creating register for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\gmii_rxd_d2' using process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:251$1376'.
  created $dff cell `$procdff$14100' with positive edge clock.
Creating register for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\gmii_rxd_d3' using process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:251$1376'.
  created $dff cell `$procdff$14101' with positive edge clock.
Creating register for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\gmii_rxd_d4' using process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:251$1376'.
  created $dff cell `$procdff$14102' with positive edge clock.
Creating register for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\gmii_rx_dv_d0' using process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:251$1376'.
  created $dff cell `$procdff$14103' with positive edge clock.
Creating register for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\gmii_rx_dv_d1' using process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:251$1376'.
  created $dff cell `$procdff$14104' with positive edge clock.
Creating register for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\gmii_rx_dv_d2' using process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:251$1376'.
  created $dff cell `$procdff$14105' with positive edge clock.
Creating register for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\gmii_rx_dv_d3' using process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:251$1376'.
  created $dff cell `$procdff$14106' with positive edge clock.
Creating register for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\gmii_rx_dv_d4' using process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:251$1376'.
  created $dff cell `$procdff$14107' with positive edge clock.
Creating register for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\gmii_rx_er_d0' using process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:251$1376'.
  created $dff cell `$procdff$14108' with positive edge clock.
Creating register for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\gmii_rx_er_d1' using process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:251$1376'.
  created $dff cell `$procdff$14109' with positive edge clock.
Creating register for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\gmii_rx_er_d2' using process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:251$1376'.
  created $dff cell `$procdff$14110' with positive edge clock.
Creating register for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\gmii_rx_er_d3' using process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:251$1376'.
  created $dff cell `$procdff$14111' with positive edge clock.
Creating register for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\gmii_rx_er_d4' using process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:251$1376'.
  created $dff cell `$procdff$14112' with positive edge clock.
Creating register for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\error_bad_frame_reg' using process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:251$1376'.
  created $dff cell `$procdff$14113' with positive edge clock.
Creating register for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\error_bad_fcs_reg' using process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:251$1376'.
  created $dff cell `$procdff$14114' with positive edge clock.
Creating register for signal `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.\ptp_ts_reg' using process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:251$1376'.
  created $dff cell `$procdff$14115' with positive edge clock.
Creating register for signal `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.\s_axis_tready_reg' using process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:397$1344'.
  created $dff cell `$procdff$14116' with positive edge clock.
Creating register for signal `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.\state_reg' using process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:397$1344'.
  created $dff cell `$procdff$14117' with positive edge clock.
Creating register for signal `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.\s_tdata_reg' using process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:397$1344'.
  created $dff cell `$procdff$14118' with positive edge clock.
Creating register for signal `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.\mii_odd_reg' using process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:397$1344'.
  created $dff cell `$procdff$14119' with positive edge clock.
Creating register for signal `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.\mii_msn_reg' using process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:397$1344'.
  created $dff cell `$procdff$14120' with positive edge clock.
Creating register for signal `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.\frame_ptr_reg' using process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:397$1344'.
  created $dff cell `$procdff$14121' with positive edge clock.
Creating register for signal `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.\gmii_txd_reg' using process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:397$1344'.
  created $dff cell `$procdff$14122' with positive edge clock.
Creating register for signal `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.\gmii_tx_en_reg' using process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:397$1344'.
  created $dff cell `$procdff$14123' with positive edge clock.
Creating register for signal `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.\gmii_tx_er_reg' using process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:397$1344'.
  created $dff cell `$procdff$14124' with positive edge clock.
Creating register for signal `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.\m_axis_ptp_ts_reg' using process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:397$1344'.
  created $dff cell `$procdff$14125' with positive edge clock.
Creating register for signal `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.\m_axis_ptp_ts_tag_reg' using process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:397$1344'.
  created $dff cell `$procdff$14126' with positive edge clock.
Creating register for signal `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.\m_axis_ptp_ts_valid_reg' using process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:397$1344'.
  created $dff cell `$procdff$14127' with positive edge clock.
Creating register for signal `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.\start_packet_reg' using process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:397$1344'.
  created $dff cell `$procdff$14128' with positive edge clock.
Creating register for signal `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.\error_underflow_reg' using process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:397$1344'.
  created $dff cell `$procdff$14129' with positive edge clock.
Creating register for signal `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.\crc_state' using process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:397$1344'.
  created $dff cell `$procdff$14130' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\rd_ptr_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:490$1263'.
  created $dff cell `$procdff$14131' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\m_axis_tvalid_pipe_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:490$1263'.
  created $dff cell `$procdff$14132' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\j' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:490$1263'.
  created $dff cell `$procdff$14133' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\m_axis_pipe_reg[0]' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:490$1263'.
  created $dff cell `$procdff$14134' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\m_axis_pipe_reg[1]' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:490$1263'.
  created $dff cell `$procdff$14135' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\rd_ptr_gray_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:490$1263'.
  created $dff cell `$procdff$14136' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\rd_ptr_temp' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:490$1263'.
  created $dff cell `$procdff$14137' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\overflow_sync2_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:463$1262'.
  created $dff cell `$procdff$14138' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\overflow_sync3_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:463$1262'.
  created $dff cell `$procdff$14139' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\overflow_sync4_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:463$1262'.
  created $dff cell `$procdff$14140' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\bad_frame_sync2_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:463$1262'.
  created $dff cell `$procdff$14141' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\bad_frame_sync3_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:463$1262'.
  created $dff cell `$procdff$14142' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\bad_frame_sync4_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:463$1262'.
  created $dff cell `$procdff$14143' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\good_frame_sync2_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:463$1262'.
  created $dff cell `$procdff$14144' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\good_frame_sync3_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:463$1262'.
  created $dff cell `$procdff$14145' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\good_frame_sync4_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:463$1262'.
  created $dff cell `$procdff$14146' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\overflow_sync1_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:451$1258'.
  created $dff cell `$procdff$14147' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\bad_frame_sync1_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:451$1258'.
  created $dff cell `$procdff$14148' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\good_frame_sync1_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:451$1258'.
  created $dff cell `$procdff$14149' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\wr_ptr_gray_sync1_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:430$1256'.
  created $dff cell `$procdff$14150' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\wr_ptr_gray_sync2_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:430$1256'.
  created $dff cell `$procdff$14151' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\wr_ptr_update_sync1_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:430$1256'.
  created $dff cell `$procdff$14152' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\wr_ptr_update_sync2_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:430$1256'.
  created $dff cell `$procdff$14153' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\wr_ptr_update_sync3_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:430$1256'.
  created $dff cell `$procdff$14154' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\rd_ptr_gray_sync1_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:416$1255'.
  created $dff cell `$procdff$14155' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\rd_ptr_gray_sync2_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:416$1255'.
  created $dff cell `$procdff$14156' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\wr_ptr_update_ack_sync1_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:416$1255'.
  created $dff cell `$procdff$14157' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\wr_ptr_update_ack_sync2_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:416$1255'.
  created $dff cell `$procdff$14158' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\wr_ptr_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$1202'.
  created $dff cell `$procdff$14159' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\wr_ptr_cur_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$1202'.
  created $dff cell `$procdff$14160' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\drop_frame_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$1202'.
  created $dff cell `$procdff$14161' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\send_frame_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$1202'.
  created $dff cell `$procdff$14162' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\overflow_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$1202'.
  created $dff cell `$procdff$14163' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\bad_frame_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$1202'.
  created $dff cell `$procdff$14164' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\good_frame_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$1202'.
  created $dff cell `$procdff$14165' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\wr_ptr_gray_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$1202'.
  created $dff cell `$procdff$14166' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\wr_ptr_sync_gray_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$1202'.
  created $dff cell `$procdff$14167' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\wr_ptr_cur_gray_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$1202'.
  created $dff cell `$procdff$14168' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\wr_ptr_temp' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$1202'.
  created $dff cell `$procdff$14169' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\wr_ptr_update_valid_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$1202'.
  created $dff cell `$procdff$14170' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\wr_ptr_update_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$1202'.
  created $dff cell `$procdff$14171' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$1181_ADDR' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$1202'.
  created $dff cell `$procdff$14172' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$1181_DATA' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$1202'.
  created $dff cell `$procdff$14173' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$1181_EN' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$1202'.
  created $dff cell `$procdff$14174' with positive edge clock.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\m_rst_sync1_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:296$1200'.
  created $adff cell `$procdff$14175' with positive edge clock and positive level reset.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\m_rst_sync2_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:296$1200'.
  created $adff cell `$procdff$14176' with positive edge clock and positive level reset.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\m_rst_sync3_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:296$1200'.
  created $adff cell `$procdff$14177' with positive edge clock and positive level reset.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\s_rst_sync1_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:284$1198'.
  created $adff cell `$procdff$14178' with positive edge clock and positive level reset.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\s_rst_sync2_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:284$1198'.
  created $adff cell `$procdff$14179' with positive edge clock and positive level reset.
Creating register for signal `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.\s_rst_sync3_reg' using process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:284$1198'.
  created $adff cell `$procdff$14180' with positive edge clock and positive level reset.
Creating register for signal `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.\rx_rst_reg' using process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:253$1168'.
  created $adff cell `$procdff$14181' with positive edge clock and positive level reset.
Creating register for signal `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.\tx_rst_reg' using process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:242$1167'.
  created $adff cell `$procdff$14182' with positive edge clock and positive level reset.
Creating register for signal `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.\rgmii_tx_clk_1' using process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:115$1150'.
  created $dff cell `$procdff$14183' with positive edge clock.
Creating register for signal `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.\rgmii_tx_clk_2' using process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:115$1150'.
  created $dff cell `$procdff$14184' with positive edge clock.
Creating register for signal `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.\rgmii_tx_clk_rise' using process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:115$1150'.
  created $dff cell `$procdff$14185' with positive edge clock.
Creating register for signal `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.\rgmii_tx_clk_fall' using process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:115$1150'.
  created $dff cell `$procdff$14186' with positive edge clock.
Creating register for signal `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.\count_reg' using process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:115$1150'.
  created $dff cell `$procdff$14187' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\m_eth_payload_axis_tready_int_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:273$1127'.
  created $dff cell `$procdff$14188' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\m_eth_payload_axis_tdata_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:273$1127'.
  created $dff cell `$procdff$14189' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\m_eth_payload_axis_tkeep_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:273$1127'.
  created $dff cell `$procdff$14190' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\m_eth_payload_axis_tvalid_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:273$1127'.
  created $dff cell `$procdff$14191' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\m_eth_payload_axis_tlast_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:273$1127'.
  created $dff cell `$procdff$14192' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\m_eth_payload_axis_tuser_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:273$1127'.
  created $dff cell `$procdff$14193' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\temp_m_eth_payload_axis_tdata_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:273$1127'.
  created $dff cell `$procdff$14194' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\temp_m_eth_payload_axis_tkeep_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:273$1127'.
  created $dff cell `$procdff$14195' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\temp_m_eth_payload_axis_tvalid_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:273$1127'.
  created $dff cell `$procdff$14196' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\temp_m_eth_payload_axis_tlast_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:273$1127'.
  created $dff cell `$procdff$14197' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\temp_m_eth_payload_axis_tuser_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:273$1127'.
  created $dff cell `$procdff$14198' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\m_eth_payload_axis_tid_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:273$1127'.
  created $dff cell `$procdff$14199' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\m_eth_payload_axis_tdest_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:273$1127'.
  created $dff cell `$procdff$14200' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\temp_m_eth_payload_axis_tid_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:273$1127'.
  created $dff cell `$procdff$14201' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\temp_m_eth_payload_axis_tdest_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:273$1127'.
  created $dff cell `$procdff$14202' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\s_eth_hdr_ready_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:195$1117'.
  created $dff cell `$procdff$14203' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\m_eth_hdr_valid_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:195$1117'.
  created $dff cell `$procdff$14204' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\m_eth_dest_mac_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:195$1117'.
  created $dff cell `$procdff$14205' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\m_eth_src_mac_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:195$1117'.
  created $dff cell `$procdff$14206' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\m_eth_type_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:195$1117'.
  created $dff cell `$procdff$14207' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.\frame_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:195$1117'.
  created $dff cell `$procdff$14208' with positive edge clock.
Creating register for signal `\ip.\state_reg' using process `\ip.$proc$../lib/eth/rtl/ip.v:330$1062'.
  created $dff cell `$procdff$14209' with positive edge clock.
Creating register for signal `\ip.\outgoing_ip_hdr_valid_reg' using process `\ip.$proc$../lib/eth/rtl/ip.v:330$1062'.
  created $dff cell `$procdff$14210' with positive edge clock.
Creating register for signal `\ip.\s_ip_hdr_ready_reg' using process `\ip.$proc$../lib/eth/rtl/ip.v:330$1062'.
  created $dff cell `$procdff$14211' with positive edge clock.
Creating register for signal `\ip.\outgoing_eth_dest_mac_reg' using process `\ip.$proc$../lib/eth/rtl/ip.v:330$1062'.
  created $dff cell `$procdff$14212' with positive edge clock.
Creating register for signal `\ip.\arp_request_valid_reg' using process `\ip.$proc$../lib/eth/rtl/ip.v:330$1062'.
  created $dff cell `$procdff$14213' with positive edge clock.
Creating register for signal `\ip.\arp_response_ready_reg' using process `\ip.$proc$../lib/eth/rtl/ip.v:330$1062'.
  created $dff cell `$procdff$14214' with positive edge clock.
Creating register for signal `\ip.\drop_packet_reg' using process `\ip.$proc$../lib/eth/rtl/ip.v:330$1062'.
  created $dff cell `$procdff$14215' with positive edge clock.
Creating register for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\arp_request_timer_reg_lo' using process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:482$1025'.
  created $dff cell `$procdff$14216' with positive edge clock.
Creating register for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\arp_request_timer_reg_mid' using process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:482$1025'.
  created $dff cell `$procdff$14217' with positive edge clock.
Creating register for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\arp_request_timer_reg' using process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:482$1025'.
  created $dff cell `$procdff$14218' with positive edge clock.
Creating register for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\force_set_request_timeout [1]' using process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:482$1025'.
  created $dff cell `$procdff$14219' with positive edge clock.
Creating register for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\force_set_request_retry_interval [1]' using process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:482$1025'.
  created $dff cell `$procdff$14220' with positive edge clock.
Creating register for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\outgoing_frame_valid_reg' using process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:449$1024'.
  created $dff cell `$procdff$14221' with positive edge clock.
Creating register for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\outgoing_eth_dest_mac_reg' using process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:449$1024'.
  created $dff cell `$procdff$14222' with positive edge clock.
Creating register for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\outgoing_arp_oper_reg' using process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:449$1024'.
  created $dff cell `$procdff$14223' with positive edge clock.
Creating register for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\outgoing_arp_tha_reg' using process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:449$1024'.
  created $dff cell `$procdff$14224' with positive edge clock.
Creating register for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\outgoing_arp_tpa_reg' using process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:449$1024'.
  created $dff cell `$procdff$14225' with positive edge clock.
Creating register for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\cache_query_request_valid_reg' using process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:449$1024'.
  created $dff cell `$procdff$14226' with positive edge clock.
Creating register for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\cache_query_request_ip_reg' using process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:449$1024'.
  created $dff cell `$procdff$14227' with positive edge clock.
Creating register for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\cache_write_request_valid_reg' using process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:449$1024'.
  created $dff cell `$procdff$14228' with positive edge clock.
Creating register for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\cache_write_request_ip_reg' using process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:449$1024'.
  created $dff cell `$procdff$14229' with positive edge clock.
Creating register for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\cache_write_request_mac_reg' using process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:449$1024'.
  created $dff cell `$procdff$14230' with positive edge clock.
Creating register for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\arp_request_operation_reg' using process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:449$1024'.
  created $dff cell `$procdff$14231' with positive edge clock.
Creating register for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\arp_request_ready_reg' using process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:449$1024'.
  created $dff cell `$procdff$14232' with positive edge clock.
Creating register for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\arp_request_ip_reg' using process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:449$1024'.
  created $dff cell `$procdff$14233' with positive edge clock.
Creating register for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\arp_response_valid_reg' using process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:449$1024'.
  created $dff cell `$procdff$14234' with positive edge clock.
Creating register for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\arp_response_error_reg' using process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:449$1024'.
  created $dff cell `$procdff$14235' with positive edge clock.
Creating register for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\arp_response_mac_reg' using process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:449$1024'.
  created $dff cell `$procdff$14236' with positive edge clock.
Creating register for signal `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.\arp_request_retry_cnt_reg' using process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:449$1024'.
  created $dff cell `$procdff$14237' with positive edge clock.
Creating register for signal `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.\grant_reg' using process `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.$proc$../lib/eth/lib/axis/rtl/arbiter.v:141$1002'.
  created $dff cell `$procdff$14238' with positive edge clock.
Creating register for signal `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.\grant_valid_reg' using process `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.$proc$../lib/eth/lib/axis/rtl/arbiter.v:141$1002'.
  created $dff cell `$procdff$14239' with positive edge clock.
Creating register for signal `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.\grant_encoded_reg' using process `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.$proc$../lib/eth/lib/axis/rtl/arbiter.v:141$1002'.
  created $dff cell `$procdff$14240' with positive edge clock.
Creating register for signal `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.\mask_reg' using process `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.$proc$../lib/eth/lib/axis/rtl/arbiter.v:141$1002'.
  created $dff cell `$procdff$14241' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\rd_ptr_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:490$939'.
  created $dff cell `$procdff$14242' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\m_axis_tvalid_pipe_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:490$939'.
  created $dff cell `$procdff$14243' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\j' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:490$939'.
  created $dff cell `$procdff$14244' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\m_axis_pipe_reg[0]' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:490$939'.
  created $dff cell `$procdff$14245' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\m_axis_pipe_reg[1]' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:490$939'.
  created $dff cell `$procdff$14246' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\rd_ptr_gray_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:490$939'.
  created $dff cell `$procdff$14247' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\rd_ptr_temp' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:490$939'.
  created $dff cell `$procdff$14248' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\overflow_sync2_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:463$938'.
  created $dff cell `$procdff$14249' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\overflow_sync3_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:463$938'.
  created $dff cell `$procdff$14250' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\overflow_sync4_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:463$938'.
  created $dff cell `$procdff$14251' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\bad_frame_sync2_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:463$938'.
  created $dff cell `$procdff$14252' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\bad_frame_sync3_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:463$938'.
  created $dff cell `$procdff$14253' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\bad_frame_sync4_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:463$938'.
  created $dff cell `$procdff$14254' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\good_frame_sync2_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:463$938'.
  created $dff cell `$procdff$14255' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\good_frame_sync3_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:463$938'.
  created $dff cell `$procdff$14256' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\good_frame_sync4_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:463$938'.
  created $dff cell `$procdff$14257' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\overflow_sync1_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:451$934'.
  created $dff cell `$procdff$14258' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\bad_frame_sync1_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:451$934'.
  created $dff cell `$procdff$14259' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\good_frame_sync1_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:451$934'.
  created $dff cell `$procdff$14260' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\wr_ptr_gray_sync1_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:430$932'.
  created $dff cell `$procdff$14261' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\wr_ptr_gray_sync2_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:430$932'.
  created $dff cell `$procdff$14262' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\wr_ptr_update_sync1_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:430$932'.
  created $dff cell `$procdff$14263' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\wr_ptr_update_sync2_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:430$932'.
  created $dff cell `$procdff$14264' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\wr_ptr_update_sync3_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:430$932'.
  created $dff cell `$procdff$14265' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\rd_ptr_gray_sync1_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:416$931'.
  created $dff cell `$procdff$14266' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\rd_ptr_gray_sync2_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:416$931'.
  created $dff cell `$procdff$14267' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\wr_ptr_update_ack_sync1_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:416$931'.
  created $dff cell `$procdff$14268' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\wr_ptr_update_ack_sync2_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:416$931'.
  created $dff cell `$procdff$14269' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\wr_ptr_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$878'.
  created $dff cell `$procdff$14270' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\wr_ptr_cur_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$878'.
  created $dff cell `$procdff$14271' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\drop_frame_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$878'.
  created $dff cell `$procdff$14272' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\send_frame_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$878'.
  created $dff cell `$procdff$14273' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\overflow_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$878'.
  created $dff cell `$procdff$14274' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\bad_frame_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$878'.
  created $dff cell `$procdff$14275' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\good_frame_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$878'.
  created $dff cell `$procdff$14276' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\wr_ptr_gray_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$878'.
  created $dff cell `$procdff$14277' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\wr_ptr_sync_gray_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$878'.
  created $dff cell `$procdff$14278' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\wr_ptr_cur_gray_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$878'.
  created $dff cell `$procdff$14279' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\wr_ptr_temp' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$878'.
  created $dff cell `$procdff$14280' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\wr_ptr_update_valid_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$878'.
  created $dff cell `$procdff$14281' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\wr_ptr_update_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$878'.
  created $dff cell `$procdff$14282' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$857_ADDR' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$878'.
  created $dff cell `$procdff$14283' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$857_DATA' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$878'.
  created $dff cell `$procdff$14284' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$857_EN' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$878'.
  created $dff cell `$procdff$14285' with positive edge clock.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\m_rst_sync1_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:296$876'.
  created $adff cell `$procdff$14286' with positive edge clock and positive level reset.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\m_rst_sync2_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:296$876'.
  created $adff cell `$procdff$14287' with positive edge clock and positive level reset.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\m_rst_sync3_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:296$876'.
  created $adff cell `$procdff$14288' with positive edge clock and positive level reset.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\s_rst_sync1_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:284$874'.
  created $adff cell `$procdff$14289' with positive edge clock and positive level reset.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\s_rst_sync2_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:284$874'.
  created $adff cell `$procdff$14290' with positive edge clock and positive level reset.
Creating register for signal `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.\s_rst_sync3_reg' using process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:284$874'.
  created $adff cell `$procdff$14291' with positive edge clock and positive level reset.
Creating register for signal `\udp_ip_rx.\m_udp_payload_axis_tready_int_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:503$818'.
  created $dff cell `$procdff$14292' with positive edge clock.
Creating register for signal `\udp_ip_rx.\m_udp_payload_axis_tdata_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:503$818'.
  created $dff cell `$procdff$14293' with positive edge clock.
Creating register for signal `\udp_ip_rx.\m_udp_payload_axis_tvalid_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:503$818'.
  created $dff cell `$procdff$14294' with positive edge clock.
Creating register for signal `\udp_ip_rx.\m_udp_payload_axis_tlast_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:503$818'.
  created $dff cell `$procdff$14295' with positive edge clock.
Creating register for signal `\udp_ip_rx.\m_udp_payload_axis_tuser_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:503$818'.
  created $dff cell `$procdff$14296' with positive edge clock.
Creating register for signal `\udp_ip_rx.\temp_m_udp_payload_axis_tdata_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:503$818'.
  created $dff cell `$procdff$14297' with positive edge clock.
Creating register for signal `\udp_ip_rx.\temp_m_udp_payload_axis_tvalid_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:503$818'.
  created $dff cell `$procdff$14298' with positive edge clock.
Creating register for signal `\udp_ip_rx.\temp_m_udp_payload_axis_tlast_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:503$818'.
  created $dff cell `$procdff$14299' with positive edge clock.
Creating register for signal `\udp_ip_rx.\temp_m_udp_payload_axis_tuser_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:503$818'.
  created $dff cell `$procdff$14300' with positive edge clock.
Creating register for signal `\udp_ip_rx.\busy_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
  created $dff cell `$procdff$14301' with positive edge clock.
Creating register for signal `\udp_ip_rx.\m_eth_dest_mac_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
  created $dff cell `$procdff$14302' with positive edge clock.
Creating register for signal `\udp_ip_rx.\m_eth_src_mac_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
  created $dff cell `$procdff$14303' with positive edge clock.
Creating register for signal `\udp_ip_rx.\m_eth_type_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
  created $dff cell `$procdff$14304' with positive edge clock.
Creating register for signal `\udp_ip_rx.\error_header_early_termination_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
  created $dff cell `$procdff$14305' with positive edge clock.
Creating register for signal `\udp_ip_rx.\state_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
  created $dff cell `$procdff$14306' with positive edge clock.
Creating register for signal `\udp_ip_rx.\s_ip_hdr_ready_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
  created $dff cell `$procdff$14307' with positive edge clock.
Creating register for signal `\udp_ip_rx.\m_ip_version_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
  created $dff cell `$procdff$14308' with positive edge clock.
Creating register for signal `\udp_ip_rx.\m_ip_ihl_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
  created $dff cell `$procdff$14309' with positive edge clock.
Creating register for signal `\udp_ip_rx.\m_ip_dscp_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
  created $dff cell `$procdff$14310' with positive edge clock.
Creating register for signal `\udp_ip_rx.\m_ip_ecn_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
  created $dff cell `$procdff$14311' with positive edge clock.
Creating register for signal `\udp_ip_rx.\m_ip_length_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
  created $dff cell `$procdff$14312' with positive edge clock.
Creating register for signal `\udp_ip_rx.\m_ip_identification_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
  created $dff cell `$procdff$14313' with positive edge clock.
Creating register for signal `\udp_ip_rx.\m_ip_flags_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
  created $dff cell `$procdff$14314' with positive edge clock.
Creating register for signal `\udp_ip_rx.\m_ip_fragment_offset_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
  created $dff cell `$procdff$14315' with positive edge clock.
Creating register for signal `\udp_ip_rx.\m_ip_ttl_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
  created $dff cell `$procdff$14316' with positive edge clock.
Creating register for signal `\udp_ip_rx.\m_ip_protocol_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
  created $dff cell `$procdff$14317' with positive edge clock.
Creating register for signal `\udp_ip_rx.\m_ip_header_checksum_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
  created $dff cell `$procdff$14318' with positive edge clock.
Creating register for signal `\udp_ip_rx.\m_ip_source_ip_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
  created $dff cell `$procdff$14319' with positive edge clock.
Creating register for signal `\udp_ip_rx.\m_ip_dest_ip_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
  created $dff cell `$procdff$14320' with positive edge clock.
Creating register for signal `\udp_ip_rx.\hdr_ptr_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
  created $dff cell `$procdff$14321' with positive edge clock.
Creating register for signal `\udp_ip_rx.\word_count_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
  created $dff cell `$procdff$14322' with positive edge clock.
Creating register for signal `\udp_ip_rx.\last_word_data_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
  created $dff cell `$procdff$14323' with positive edge clock.
Creating register for signal `\udp_ip_rx.\error_payload_early_termination_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
  created $dff cell `$procdff$14324' with positive edge clock.
Creating register for signal `\udp_ip_rx.\m_udp_hdr_valid_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
  created $dff cell `$procdff$14325' with positive edge clock.
Creating register for signal `\udp_ip_rx.\m_udp_source_port_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
  created $dff cell `$procdff$14326' with positive edge clock.
Creating register for signal `\udp_ip_rx.\m_udp_dest_port_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
  created $dff cell `$procdff$14327' with positive edge clock.
Creating register for signal `\udp_ip_rx.\m_udp_length_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
  created $dff cell `$procdff$14328' with positive edge clock.
Creating register for signal `\udp_ip_rx.\m_udp_checksum_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
  created $dff cell `$procdff$14329' with positive edge clock.
Creating register for signal `\udp_ip_rx.\s_ip_payload_axis_tready_reg' using process `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
  created $dff cell `$procdff$14330' with positive edge clock.
Creating register for signal `\udp_ip_tx.\m_ip_payload_axis_tready_int_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:464$750'.
  created $dff cell `$procdff$14331' with positive edge clock.
Creating register for signal `\udp_ip_tx.\m_ip_payload_axis_tdata_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:464$750'.
  created $dff cell `$procdff$14332' with positive edge clock.
Creating register for signal `\udp_ip_tx.\m_ip_payload_axis_tvalid_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:464$750'.
  created $dff cell `$procdff$14333' with positive edge clock.
Creating register for signal `\udp_ip_tx.\m_ip_payload_axis_tlast_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:464$750'.
  created $dff cell `$procdff$14334' with positive edge clock.
Creating register for signal `\udp_ip_tx.\m_ip_payload_axis_tuser_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:464$750'.
  created $dff cell `$procdff$14335' with positive edge clock.
Creating register for signal `\udp_ip_tx.\temp_m_ip_payload_axis_tdata_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:464$750'.
  created $dff cell `$procdff$14336' with positive edge clock.
Creating register for signal `\udp_ip_tx.\temp_m_ip_payload_axis_tvalid_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:464$750'.
  created $dff cell `$procdff$14337' with positive edge clock.
Creating register for signal `\udp_ip_tx.\temp_m_ip_payload_axis_tlast_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:464$750'.
  created $dff cell `$procdff$14338' with positive edge clock.
Creating register for signal `\udp_ip_tx.\temp_m_ip_payload_axis_tuser_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:464$750'.
  created $dff cell `$procdff$14339' with positive edge clock.
Creating register for signal `\udp_ip_tx.\busy_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:359$738'.
  created $dff cell `$procdff$14340' with positive edge clock.
Creating register for signal `\udp_ip_tx.\m_eth_dest_mac_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:359$738'.
  created $dff cell `$procdff$14341' with positive edge clock.
Creating register for signal `\udp_ip_tx.\m_eth_src_mac_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:359$738'.
  created $dff cell `$procdff$14342' with positive edge clock.
Creating register for signal `\udp_ip_tx.\m_eth_type_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:359$738'.
  created $dff cell `$procdff$14343' with positive edge clock.
Creating register for signal `\udp_ip_tx.\state_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:359$738'.
  created $dff cell `$procdff$14344' with positive edge clock.
Creating register for signal `\udp_ip_tx.\m_ip_hdr_valid_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:359$738'.
  created $dff cell `$procdff$14345' with positive edge clock.
Creating register for signal `\udp_ip_tx.\m_ip_version_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:359$738'.
  created $dff cell `$procdff$14346' with positive edge clock.
Creating register for signal `\udp_ip_tx.\m_ip_ihl_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:359$738'.
  created $dff cell `$procdff$14347' with positive edge clock.
Creating register for signal `\udp_ip_tx.\m_ip_dscp_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:359$738'.
  created $dff cell `$procdff$14348' with positive edge clock.
Creating register for signal `\udp_ip_tx.\m_ip_ecn_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:359$738'.
  created $dff cell `$procdff$14349' with positive edge clock.
Creating register for signal `\udp_ip_tx.\m_ip_length_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:359$738'.
  created $dff cell `$procdff$14350' with positive edge clock.
Creating register for signal `\udp_ip_tx.\m_ip_identification_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:359$738'.
  created $dff cell `$procdff$14351' with positive edge clock.
Creating register for signal `\udp_ip_tx.\m_ip_flags_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:359$738'.
  created $dff cell `$procdff$14352' with positive edge clock.
Creating register for signal `\udp_ip_tx.\m_ip_fragment_offset_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:359$738'.
  created $dff cell `$procdff$14353' with positive edge clock.
Creating register for signal `\udp_ip_tx.\m_ip_ttl_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:359$738'.
  created $dff cell `$procdff$14354' with positive edge clock.
Creating register for signal `\udp_ip_tx.\m_ip_protocol_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:359$738'.
  created $dff cell `$procdff$14355' with positive edge clock.
Creating register for signal `\udp_ip_tx.\m_ip_header_checksum_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:359$738'.
  created $dff cell `$procdff$14356' with positive edge clock.
Creating register for signal `\udp_ip_tx.\m_ip_source_ip_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:359$738'.
  created $dff cell `$procdff$14357' with positive edge clock.
Creating register for signal `\udp_ip_tx.\m_ip_dest_ip_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:359$738'.
  created $dff cell `$procdff$14358' with positive edge clock.
Creating register for signal `\udp_ip_tx.\hdr_ptr_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:359$738'.
  created $dff cell `$procdff$14359' with positive edge clock.
Creating register for signal `\udp_ip_tx.\word_count_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:359$738'.
  created $dff cell `$procdff$14360' with positive edge clock.
Creating register for signal `\udp_ip_tx.\last_word_data_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:359$738'.
  created $dff cell `$procdff$14361' with positive edge clock.
Creating register for signal `\udp_ip_tx.\udp_source_port_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:359$738'.
  created $dff cell `$procdff$14362' with positive edge clock.
Creating register for signal `\udp_ip_tx.\udp_dest_port_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:359$738'.
  created $dff cell `$procdff$14363' with positive edge clock.
Creating register for signal `\udp_ip_tx.\udp_length_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:359$738'.
  created $dff cell `$procdff$14364' with positive edge clock.
Creating register for signal `\udp_ip_tx.\udp_checksum_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:359$738'.
  created $dff cell `$procdff$14365' with positive edge clock.
Creating register for signal `\udp_ip_tx.\s_udp_hdr_ready_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:359$738'.
  created $dff cell `$procdff$14366' with positive edge clock.
Creating register for signal `\udp_ip_tx.\s_udp_payload_axis_tready_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:359$738'.
  created $dff cell `$procdff$14367' with positive edge clock.
Creating register for signal `\udp_ip_tx.\error_payload_early_termination_reg' using process `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:359$738'.
  created $dff cell `$procdff$14368' with positive edge clock.
Creating register for signal `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.\speed_reg' using process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:141$707'.
  created $dff cell `$procdff$14369' with positive edge clock.
Creating register for signal `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.\mii_select_reg' using process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:141$707'.
  created $dff cell `$procdff$14370' with positive edge clock.
Creating register for signal `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.\rx_speed_count_1' using process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:141$707'.
  created $dff cell `$procdff$14371' with positive edge clock.
Creating register for signal `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.\rx_speed_count_2' using process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:141$707'.
  created $dff cell `$procdff$14372' with positive edge clock.
Creating register for signal `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.\rx_prescale_sync' using process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:134$706'.
  created $dff cell `$procdff$14373' with positive edge clock.
Creating register for signal `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.\rx_prescale' using process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:127$704'.
  created $dff cell `$procdff$14374' with positive edge clock.
Creating register for signal `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.\rx_mii_select_sync' using process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:120$703'.
  created $dff cell `$procdff$14375' with positive edge clock.
Creating register for signal `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.\tx_mii_select_sync' using process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:113$702'.
  created $dff cell `$procdff$14376' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_payload_axis_tready_int_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:364$663'.
  created $dff cell `$procdff$14377' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_payload_axis_tdata_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:364$663'.
  created $dff cell `$procdff$14378' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_payload_axis_tkeep_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:364$663'.
  created $dff cell `$procdff$14379' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_payload_axis_tvalid_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:364$663'.
  created $dff cell `$procdff$14380' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_payload_axis_tlast_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:364$663'.
  created $dff cell `$procdff$14381' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_payload_axis_tid_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:364$663'.
  created $dff cell `$procdff$14382' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_payload_axis_tdest_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:364$663'.
  created $dff cell `$procdff$14383' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_payload_axis_tuser_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:364$663'.
  created $dff cell `$procdff$14384' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\temp_m_ip_payload_axis_tdata_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:364$663'.
  created $dff cell `$procdff$14385' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\temp_m_ip_payload_axis_tkeep_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:364$663'.
  created $dff cell `$procdff$14386' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\temp_m_ip_payload_axis_tvalid_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:364$663'.
  created $dff cell `$procdff$14387' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\temp_m_ip_payload_axis_tlast_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:364$663'.
  created $dff cell `$procdff$14388' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\temp_m_ip_payload_axis_tid_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:364$663'.
  created $dff cell `$procdff$14389' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\temp_m_ip_payload_axis_tdest_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:364$663'.
  created $dff cell `$procdff$14390' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\temp_m_ip_payload_axis_tuser_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:364$663'.
  created $dff cell `$procdff$14391' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_eth_dest_mac_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:273$653'.
  created $dff cell `$procdff$14392' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_eth_src_mac_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:273$653'.
  created $dff cell `$procdff$14393' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_eth_type_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:273$653'.
  created $dff cell `$procdff$14394' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\frame_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:273$653'.
  created $dff cell `$procdff$14395' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\s_ip_hdr_ready_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:273$653'.
  created $dff cell `$procdff$14396' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_hdr_valid_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:273$653'.
  created $dff cell `$procdff$14397' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_version_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:273$653'.
  created $dff cell `$procdff$14398' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_ihl_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:273$653'.
  created $dff cell `$procdff$14399' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_dscp_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:273$653'.
  created $dff cell `$procdff$14400' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_ecn_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:273$653'.
  created $dff cell `$procdff$14401' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_length_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:273$653'.
  created $dff cell `$procdff$14402' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_identification_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:273$653'.
  created $dff cell `$procdff$14403' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_flags_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:273$653'.
  created $dff cell `$procdff$14404' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_fragment_offset_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:273$653'.
  created $dff cell `$procdff$14405' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_ttl_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:273$653'.
  created $dff cell `$procdff$14406' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_protocol_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:273$653'.
  created $dff cell `$procdff$14407' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_header_checksum_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:273$653'.
  created $dff cell `$procdff$14408' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_source_ip_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:273$653'.
  created $dff cell `$procdff$14409' with positive edge clock.
Creating register for signal `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.\m_ip_dest_ip_reg' using process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:273$653'.
  created $dff cell `$procdff$14410' with positive edge clock.
Creating register for signal `$paramod$ebd4007eb1be06581fbe9dffd77fc1977a59903d\ip_complete.\s_select_ip_reg' using process `$paramod$ebd4007eb1be06581fbe9dffd77fc1977a59903d\ip_complete.$proc$../lib/eth/rtl/ip_complete.v:210$539'.
  created $dff cell `$procdff$14411' with positive edge clock.
Creating register for signal `$paramod$ebd4007eb1be06581fbe9dffd77fc1977a59903d\ip_complete.\s_select_arp_reg' using process `$paramod$ebd4007eb1be06581fbe9dffd77fc1977a59903d\ip_complete.$proc$../lib/eth/rtl/ip_complete.v:210$539'.
  created $dff cell `$procdff$14412' with positive edge clock.
Creating register for signal `$paramod$ebd4007eb1be06581fbe9dffd77fc1977a59903d\ip_complete.\s_select_none_reg' using process `$paramod$ebd4007eb1be06581fbe9dffd77fc1977a59903d\ip_complete.$proc$../lib/eth/rtl/ip_complete.v:210$539'.
  created $dff cell `$procdff$14413' with positive edge clock.
Creating register for signal `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.\speed_sync_reg_1' using process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:205$519'.
  created $dff cell `$procdff$14414' with positive edge clock.
Creating register for signal `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.\speed_sync_reg_2' using process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:205$519'.
  created $dff cell `$procdff$14415' with positive edge clock.
Creating register for signal `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.\rx_sync_reg_2' using process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:186$518'.
  created $adff cell `$procdff$14416' with positive edge clock and positive level reset.
Creating register for signal `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.\rx_sync_reg_3' using process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:186$518'.
  created $adff cell `$procdff$14417' with positive edge clock and positive level reset.
Creating register for signal `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.\rx_sync_reg_4' using process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:186$518'.
  created $adff cell `$procdff$14418' with positive edge clock and positive level reset.
Creating register for signal `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.\rx_sync_reg_1' using process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:178$516'.
  created $adff cell `$procdff$14419' with positive edge clock and positive level reset.
Creating register for signal `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.\tx_sync_reg_2' using process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:155$513'.
  created $adff cell `$procdff$14420' with positive edge clock and positive level reset.
Creating register for signal `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.\tx_sync_reg_3' using process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:155$513'.
  created $adff cell `$procdff$14421' with positive edge clock and positive level reset.
Creating register for signal `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.\tx_sync_reg_4' using process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:155$513'.
  created $adff cell `$procdff$14422' with positive edge clock and positive level reset.
Creating register for signal `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.\tx_sync_reg_1' using process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:147$511'.
  created $adff cell `$procdff$14423' with positive edge clock and positive level reset.
Creating register for signal `\eth_axis_rx.\m_eth_payload_axis_tready_int_reg' using process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:365$482'.
  created $dff cell `$procdff$14424' with positive edge clock.
Creating register for signal `\eth_axis_rx.\m_eth_payload_axis_tdata_reg' using process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:365$482'.
  created $dff cell `$procdff$14425' with positive edge clock.
Creating register for signal `\eth_axis_rx.\m_eth_payload_axis_tkeep_reg' using process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:365$482'.
  created $dff cell `$procdff$14426' with positive edge clock.
Creating register for signal `\eth_axis_rx.\m_eth_payload_axis_tvalid_reg' using process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:365$482'.
  created $dff cell `$procdff$14427' with positive edge clock.
Creating register for signal `\eth_axis_rx.\m_eth_payload_axis_tlast_reg' using process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:365$482'.
  created $dff cell `$procdff$14428' with positive edge clock.
Creating register for signal `\eth_axis_rx.\m_eth_payload_axis_tuser_reg' using process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:365$482'.
  created $dff cell `$procdff$14429' with positive edge clock.
Creating register for signal `\eth_axis_rx.\temp_m_eth_payload_axis_tdata_reg' using process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:365$482'.
  created $dff cell `$procdff$14430' with positive edge clock.
Creating register for signal `\eth_axis_rx.\temp_m_eth_payload_axis_tkeep_reg' using process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:365$482'.
  created $dff cell `$procdff$14431' with positive edge clock.
Creating register for signal `\eth_axis_rx.\temp_m_eth_payload_axis_tvalid_reg' using process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:365$482'.
  created $dff cell `$procdff$14432' with positive edge clock.
Creating register for signal `\eth_axis_rx.\temp_m_eth_payload_axis_tlast_reg' using process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:365$482'.
  created $dff cell `$procdff$14433' with positive edge clock.
Creating register for signal `\eth_axis_rx.\temp_m_eth_payload_axis_tuser_reg' using process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:365$482'.
  created $dff cell `$procdff$14434' with positive edge clock.
Creating register for signal `\eth_axis_rx.\ptr_reg' using process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:267$470'.
  created $dff cell `$procdff$14435' with positive edge clock.
Creating register for signal `\eth_axis_rx.\busy_reg' using process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:267$470'.
  created $dff cell `$procdff$14436' with positive edge clock.
Creating register for signal `\eth_axis_rx.\read_eth_header_reg' using process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:267$470'.
  created $dff cell `$procdff$14437' with positive edge clock.
Creating register for signal `\eth_axis_rx.\read_eth_payload_reg' using process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:267$470'.
  created $dff cell `$procdff$14438' with positive edge clock.
Creating register for signal `\eth_axis_rx.\s_axis_tready_reg' using process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:267$470'.
  created $dff cell `$procdff$14439' with positive edge clock.
Creating register for signal `\eth_axis_rx.\m_eth_hdr_valid_reg' using process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:267$470'.
  created $dff cell `$procdff$14440' with positive edge clock.
Creating register for signal `\eth_axis_rx.\m_eth_dest_mac_reg' using process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:267$470'.
  created $dff cell `$procdff$14441' with positive edge clock.
Creating register for signal `\eth_axis_rx.\m_eth_src_mac_reg' using process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:267$470'.
  created $dff cell `$procdff$14442' with positive edge clock.
Creating register for signal `\eth_axis_rx.\m_eth_type_reg' using process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:267$470'.
  created $dff cell `$procdff$14443' with positive edge clock.
Creating register for signal `\eth_axis_rx.\error_header_early_termination_reg' using process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:267$470'.
  created $dff cell `$procdff$14444' with positive edge clock.
Creating register for signal `\eth_axis_rx.\save_axis_tdata_reg' using process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:267$470'.
  created $dff cell `$procdff$14445' with positive edge clock.
Creating register for signal `\eth_axis_rx.\save_axis_tkeep_reg' using process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:267$470'.
  created $dff cell `$procdff$14446' with positive edge clock.
Creating register for signal `\eth_axis_rx.\save_axis_tlast_reg' using process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:267$470'.
  created $dff cell `$procdff$14447' with positive edge clock.
Creating register for signal `\eth_axis_rx.\save_axis_tuser_reg' using process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:267$470'.
  created $dff cell `$procdff$14448' with positive edge clock.
Creating register for signal `\eth_axis_rx.\shift_axis_extra_cycle_reg' using process `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:267$470'.
  created $dff cell `$procdff$14449' with positive edge clock.
Creating register for signal `\eth_axis_tx.\m_axis_tready_int_reg' using process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:368$385'.
  created $dff cell `$procdff$14450' with positive edge clock.
Creating register for signal `\eth_axis_tx.\m_axis_tdata_reg' using process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:368$385'.
  created $dff cell `$procdff$14451' with positive edge clock.
Creating register for signal `\eth_axis_tx.\m_axis_tkeep_reg' using process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:368$385'.
  created $dff cell `$procdff$14452' with positive edge clock.
Creating register for signal `\eth_axis_tx.\m_axis_tvalid_reg' using process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:368$385'.
  created $dff cell `$procdff$14453' with positive edge clock.
Creating register for signal `\eth_axis_tx.\m_axis_tlast_reg' using process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:368$385'.
  created $dff cell `$procdff$14454' with positive edge clock.
Creating register for signal `\eth_axis_tx.\m_axis_tuser_reg' using process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:368$385'.
  created $dff cell `$procdff$14455' with positive edge clock.
Creating register for signal `\eth_axis_tx.\temp_m_axis_tdata_reg' using process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:368$385'.
  created $dff cell `$procdff$14456' with positive edge clock.
Creating register for signal `\eth_axis_tx.\temp_m_axis_tkeep_reg' using process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:368$385'.
  created $dff cell `$procdff$14457' with positive edge clock.
Creating register for signal `\eth_axis_tx.\temp_m_axis_tvalid_reg' using process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:368$385'.
  created $dff cell `$procdff$14458' with positive edge clock.
Creating register for signal `\eth_axis_tx.\temp_m_axis_tlast_reg' using process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:368$385'.
  created $dff cell `$procdff$14459' with positive edge clock.
Creating register for signal `\eth_axis_tx.\temp_m_axis_tuser_reg' using process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:368$385'.
  created $dff cell `$procdff$14460' with positive edge clock.
Creating register for signal `\eth_axis_tx.\send_eth_header_reg' using process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:273$374'.
  created $dff cell `$procdff$14461' with positive edge clock.
Creating register for signal `\eth_axis_tx.\send_eth_payload_reg' using process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:273$374'.
  created $dff cell `$procdff$14462' with positive edge clock.
Creating register for signal `\eth_axis_tx.\ptr_reg' using process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:273$374'.
  created $dff cell `$procdff$14463' with positive edge clock.
Creating register for signal `\eth_axis_tx.\eth_dest_mac_reg' using process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:273$374'.
  created $dff cell `$procdff$14464' with positive edge clock.
Creating register for signal `\eth_axis_tx.\eth_src_mac_reg' using process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:273$374'.
  created $dff cell `$procdff$14465' with positive edge clock.
Creating register for signal `\eth_axis_tx.\eth_type_reg' using process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:273$374'.
  created $dff cell `$procdff$14466' with positive edge clock.
Creating register for signal `\eth_axis_tx.\s_eth_hdr_ready_reg' using process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:273$374'.
  created $dff cell `$procdff$14467' with positive edge clock.
Creating register for signal `\eth_axis_tx.\s_eth_payload_axis_tready_reg' using process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:273$374'.
  created $dff cell `$procdff$14468' with positive edge clock.
Creating register for signal `\eth_axis_tx.\busy_reg' using process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:273$374'.
  created $dff cell `$procdff$14469' with positive edge clock.
Creating register for signal `\eth_axis_tx.\save_eth_payload_axis_tdata_reg' using process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:273$374'.
  created $dff cell `$procdff$14470' with positive edge clock.
Creating register for signal `\eth_axis_tx.\save_eth_payload_axis_tkeep_reg' using process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:273$374'.
  created $dff cell `$procdff$14471' with positive edge clock.
Creating register for signal `\eth_axis_tx.\save_eth_payload_axis_tlast_reg' using process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:273$374'.
  created $dff cell `$procdff$14472' with positive edge clock.
Creating register for signal `\eth_axis_tx.\save_eth_payload_axis_tuser_reg' using process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:273$374'.
  created $dff cell `$procdff$14473' with positive edge clock.
Creating register for signal `\eth_axis_tx.\shift_eth_payload_axis_extra_cycle_reg' using process `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:273$374'.
  created $dff cell `$procdff$14474' with positive edge clock.
Creating register for signal `$paramod$407d95504e5ae864a58331e02b9e1159dadddae8\udp_complete.\s_select_udp_reg' using process `$paramod$407d95504e5ae864a58331e02b9e1159dadddae8\udp_complete.$proc$../lib/eth/rtl/udp_complete.v:283$306'.
  created $dff cell `$procdff$14475' with positive edge clock.
Creating register for signal `$paramod$407d95504e5ae864a58331e02b9e1159dadddae8\udp_complete.\s_select_ip_reg' using process `$paramod$407d95504e5ae864a58331e02b9e1159dadddae8\udp_complete.$proc$../lib/eth/rtl/udp_complete.v:283$306'.
  created $dff cell `$procdff$14476' with positive edge clock.
Creating register for signal `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.\rd_ptr_reg' using process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:271$284'.
  created $dff cell `$procdff$14477' with positive edge clock.
Creating register for signal `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.\m_axis_tvalid_pipe_reg' using process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:271$284'.
  created $dff cell `$procdff$14478' with positive edge clock.
Creating register for signal `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.\j' using process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:271$284'.
  created $dff cell `$procdff$14479' with positive edge clock.
Creating register for signal `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.\m_axis_pipe_reg[0]' using process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:271$284'.
  created $dff cell `$procdff$14480' with positive edge clock.
Creating register for signal `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.\m_axis_pipe_reg[1]' using process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:271$284'.
  created $dff cell `$procdff$14481' with positive edge clock.
Creating register for signal `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.\wr_ptr_reg' using process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:210$269'.
  created $dff cell `$procdff$14482' with positive edge clock.
Creating register for signal `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.\wr_ptr_cur_reg' using process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:210$269'.
  created $dff cell `$procdff$14483' with positive edge clock.
Creating register for signal `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.\drop_frame_reg' using process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:210$269'.
  created $dff cell `$procdff$14484' with positive edge clock.
Creating register for signal `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.\send_frame_reg' using process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:210$269'.
  created $dff cell `$procdff$14485' with positive edge clock.
Creating register for signal `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.\overflow_reg' using process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:210$269'.
  created $dff cell `$procdff$14486' with positive edge clock.
Creating register for signal `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.\bad_frame_reg' using process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:210$269'.
  created $dff cell `$procdff$14487' with positive edge clock.
Creating register for signal `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.\good_frame_reg' using process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:210$269'.
  created $dff cell `$procdff$14488' with positive edge clock.
Creating register for signal `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$memwr$\mem$../lib/eth/lib/axis/rtl/axis_fifo.v:219$260_ADDR' using process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:210$269'.
  created $dff cell `$procdff$14489' with positive edge clock.
Creating register for signal `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$memwr$\mem$../lib/eth/lib/axis/rtl/axis_fifo.v:219$260_DATA' using process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:210$269'.
  created $dff cell `$procdff$14490' with positive edge clock.
Creating register for signal `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$memwr$\mem$../lib/eth/lib/axis/rtl/axis_fifo.v:219$260_EN' using process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:210$269'.
  created $dff cell `$procdff$14491' with positive edge clock.
Creating register for signal `\rst_gen.\rst_cpt' using process `\rst_gen.$proc$../rtl/rst_gen.v:9$256'.
  created $dff cell `$procdff$14492' with positive edge clock.
Creating register for signal `$paramod$e6305bebaf168efceabcd857ba8db26d0b4f9f50\fpga_core.\match_cond_reg' using process `$paramod$e6305bebaf168efceabcd857ba8db26d0b4f9f50\fpga_core.$proc$../rtl/fpga_core.v:200$236'.
  created $dff cell `$procdff$14493' with positive edge clock.
Creating register for signal `$paramod$e6305bebaf168efceabcd857ba8db26d0b4f9f50\fpga_core.\no_match_reg' using process `$paramod$e6305bebaf168efceabcd857ba8db26d0b4f9f50\fpga_core.$proc$../rtl/fpga_core.v:200$236'.
  created $dff cell `$procdff$14494' with positive edge clock.
Creating register for signal `\fpga.\led_o' using process `\fpga.$proc$../rtl/fpga.v:32$228'.
  created $dff cell `$procdff$14495' with positive edge clock.
Creating register for signal `\fpga.\cpt_s' using process `\fpga.$proc$../rtl/fpga.v:32$228'.
  created $dff cell `$procdff$14496' with positive edge clock.

42.5.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

42.5.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$225'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:350$221'.
Removing empty process `TRELLIS_FF.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:350$221'.
Removing empty process `DPR16X4C.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$203'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:285$180'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$146'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:221$122'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:213$121'.
Removing empty process `$paramod$303b225a78d0e13695de3086b2061ccd0aa62371\priority_encoder.$proc$../lib/eth/lib/axis/rtl/priority_encoder.v:0$1834'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:167$1831'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:166$1830'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:156$1829'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:155$1828'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:154$1827'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:153$1826'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:152$1825'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:151$1824'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:150$1823'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:149$1822'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:148$1821'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:147$1820'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:146$1819'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:144$1818'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:143$1817'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:141$1816'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:140$1815'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:139$1814'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:168$1832'.
Found and cleaned up 2 empty switches in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:345$1810'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:345$1810'.
Found and cleaned up 17 empty switches in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:297$1767'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:297$1767'.
Found and cleaned up 27 empty switches in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:191$1699'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.$proc$../lib/eth/rtl/arp_eth_rx.v:191$1699'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:283$1697'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:282$1696'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:281$1695'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:280$1694'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:278$1693'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:277$1692'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:276$1691'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:275$1690'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:274$1689'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:147$1688'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:141$1687'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:139$1686'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:138$1685'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:137$1684'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:136$1683'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:134$1682'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:132$1681'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:131$1680'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:130$1679'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:129$1678'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:128$1677'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:127$1676'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:126$1675'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:124$1674'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:123$1673'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:284$1698'.
Found and cleaned up 4 empty switches in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:328$1671'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:328$1671'.
Found and cleaned up 3 empty switches in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:300$1668'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:300$1668'.
Found and cleaned up 2 empty switches in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:241$1661'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:241$1661'.
Found and cleaned up 32 empty switches in `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:161$1624'.
Removing empty process `$paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.$proc$../lib/eth/rtl/arp_eth_tx.v:161$1624'.
Found and cleaned up 4 empty switches in `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.$proc$../lib/eth/rtl/arp_cache.v:159$1619'.
Removing empty process `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.$proc$../lib/eth/rtl/arp_cache.v:159$1619'.
Found and cleaned up 3 empty switches in `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.$proc$../lib/eth/rtl/arp_cache.v:108$1599'.
Removing empty process `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.$proc$../lib/eth/rtl/arp_cache.v:108$1599'.
Found and cleaned up 1 empty switch in `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.$proc$../lib/eth/rtl/arp_cache.v:84$1591'.
Removing empty process `$paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.$proc$../lib/eth/rtl/arp_cache.v:84$1591'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:602$1589'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:601$1588'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:600$1587'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:599$1586'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:597$1585'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:596$1584'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:595$1583'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:594$1582'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:212$1581'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:207$1580'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:206$1579'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:205$1578'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:204$1577'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:203$1576'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:201$1575'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:200$1574'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:199$1573'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:198$1572'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:197$1571'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:196$1570'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:195$1569'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:194$1568'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:193$1567'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:192$1566'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:191$1565'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:190$1564'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:189$1563'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:188$1562'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:187$1561'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:186$1560'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:185$1559'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:183$1558'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:182$1557'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:180$1556'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:178$1555'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:176$1554'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:175$1553'.
Found and cleaned up 4 empty switches in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:645$1552'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:645$1552'.
Found and cleaned up 3 empty switches in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:617$1549'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:617$1549'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:558$1518'.
Found and cleaned up 25 empty switches in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:461$1514'.
Found and cleaned up 14 empty switches in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:260$1492'.
Found and cleaned up 1 empty switch in `\ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:251$1490'.
Removing empty process `ip_eth_rx.$proc$../lib/eth/rtl/ip_eth_rx.v:251$1490'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:421$1488'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:420$1487'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:419$1486'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:418$1485'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:416$1484'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:415$1483'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:414$1482'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:413$1481'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:158$1480'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:153$1479'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:152$1478'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:150$1477'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:149$1476'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:148$1475'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:147$1474'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:145$1473'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:144$1472'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:142$1471'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:141$1470'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:140$1469'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:139$1468'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:138$1467'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:137$1466'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:136$1465'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:135$1464'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:134$1463'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:133$1462'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:131$1461'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:129$1460'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:127$1459'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:126$1458'.
Found and cleaned up 4 empty switches in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:464$1457'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:464$1457'.
Found and cleaned up 3 empty switches in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:436$1454'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:436$1454'.
Found and cleaned up 3 empty switches in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:364$1446'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:364$1446'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:360$1445'.
Found and cleaned up 13 empty switches in `\ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:174$1417'.
Removing empty process `ip_eth_tx.$proc$../lib/eth/rtl/ip_eth_tx.v:174$1417'.
Removing empty process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:131$1415'.
Removing empty process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:129$1414'.
Removing empty process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:128$1413'.
Removing empty process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:127$1412'.
Removing empty process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:125$1411'.
Removing empty process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:124$1410'.
Removing empty process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:123$1409'.
Removing empty process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:122$1408'.
Removing empty process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:120$1407'.
Removing empty process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:119$1406'.
Removing empty process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:118$1405'.
Removing empty process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:117$1404'.
Removing empty process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:116$1403'.
Removing empty process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:114$1402'.
Removing empty process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:113$1401'.
Removing empty process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:112$1400'.
Removing empty process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:111$1399'.
Removing empty process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:110$1398'.
Removing empty process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:108$1397'.
Removing empty process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:107$1396'.
Removing empty process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:106$1395'.
Removing empty process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:105$1394'.
Removing empty process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:104$1393'.
Removing empty process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:102$1392'.
Removing empty process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:101$1391'.
Removing empty process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:133$1416'.
Found and cleaned up 11 empty switches in `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:251$1376'.
Removing empty process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:251$1376'.
Found and cleaned up 9 empty switches in `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:161$1360'.
Removing empty process `$paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.$proc$../lib/eth/rtl/axis_gmii_rx.v:161$1360'.
Removing empty process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:135$1358'.
Removing empty process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:134$1357'.
Removing empty process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:132$1356'.
Removing empty process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:131$1355'.
Removing empty process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:130$1354'.
Removing empty process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:128$1353'.
Removing empty process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:126$1352'.
Removing empty process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:125$1351'.
Removing empty process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:124$1350'.
Removing empty process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:122$1349'.
Removing empty process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:120$1348'.
Removing empty process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:119$1347'.
Removing empty process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:117$1346'.
Removing empty process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:137$1359'.
Found and cleaned up 3 empty switches in `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:397$1344'.
Removing empty process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:397$1344'.
Found and cleaned up 19 empty switches in `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:169$1318'.
Removing empty process `$paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.$proc$../lib/eth/rtl/axis_gmii_tx.v:169$1318'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:252$1316'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:251$1315'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:250$1314'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:249$1313'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:248$1312'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:247$1311'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:246$1310'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:245$1309'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:244$1308'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:243$1307'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:242$1306'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:240$1305'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:239$1304'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:238$1303'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:237$1302'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:236$1301'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:220$1300'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:213$1299'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:209$1298'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:207$1297'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:205$1296'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:203$1295'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:201$1294'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:199$1293'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:196$1292'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:194$1291'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:192$1290'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:190$1289'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:188$1288'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:186$1287'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:185$1286'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:183$1285'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:181$1284'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:179$1283'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:177$1282'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:171$1281'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:170$1280'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:169$1279'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:168$1278'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:167$1277'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:166$1276'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:165$1275'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:253$1317'.
Found and cleaned up 5 empty switches in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:490$1263'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:490$1263'.
Found and cleaned up 1 empty switch in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:463$1262'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:463$1262'.
Found and cleaned up 1 empty switch in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:451$1258'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:451$1258'.
Found and cleaned up 2 empty switches in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:430$1256'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:430$1256'.
Found and cleaned up 1 empty switch in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:416$1255'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:416$1255'.
Found and cleaned up 11 empty switches in `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$1202'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$1202'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:296$1200'.
Removing empty process `$paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:284$1198'.
Removing empty process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:250$1180'.
Removing empty process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:239$1179'.
Removing empty process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:169$1178'.
Removing empty process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:167$1177'.
Removing empty process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:166$1176'.
Removing empty process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:165$1175'.
Removing empty process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:164$1174'.
Removing empty process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:113$1173'.
Removing empty process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:111$1172'.
Removing empty process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:110$1171'.
Removing empty process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:109$1170'.
Removing empty process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:108$1169'.
Removing empty process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:253$1168'.
Removing empty process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:242$1167'.
Found and cleaned up 4 empty switches in `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:171$1159'.
Removing empty process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:171$1159'.
Found and cleaned up 7 empty switches in `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:115$1150'.
Removing empty process `$paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.$proc$../lib/eth/rtl/rgmii_phy_if.v:115$1150'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:227$1148'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:226$1147'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:225$1146'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:224$1145'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:223$1144'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:222$1143'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:221$1142'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:219$1141'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:218$1140'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:217$1139'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:216$1138'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:215$1137'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:214$1136'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:213$1135'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:109$1134'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:97$1133'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:96$1132'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:95$1131'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:94$1130'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:92$1129'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:90$1128'.
Found and cleaned up 4 empty switches in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:273$1127'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:273$1127'.
Found and cleaned up 3 empty switches in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:245$1124'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:245$1124'.
Found and cleaned up 1 empty switch in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:195$1117'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:195$1117'.
Found and cleaned up 3 empty switches in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:156$1094'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.$proc$../lib/eth/rtl/eth_arb_mux.v:156$1094'.
Removing empty process `ip.$proc$../lib/eth/rtl/ip.v:261$1068'.
Removing empty process `ip.$proc$../lib/eth/rtl/ip.v:259$1067'.
Removing empty process `ip.$proc$../lib/eth/rtl/ip.v:257$1066'.
Removing empty process `ip.$proc$../lib/eth/rtl/ip.v:255$1065'.
Removing empty process `ip.$proc$../lib/eth/rtl/ip.v:155$1064'.
Removing empty process `ip.$proc$../lib/eth/rtl/ip.v:153$1063'.
Found and cleaned up 1 empty switch in `\ip.$proc$../lib/eth/rtl/ip.v:330$1062'.
Removing empty process `ip.$proc$../lib/eth/rtl/ip.v:330$1062'.
Found and cleaned up 5 empty switches in `\ip.$proc$../lib/eth/rtl/ip.v:272$1055'.
Removing empty process `ip.$proc$../lib/eth/rtl/ip.v:272$1055'.
Removing empty process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:285$1053'.
Removing empty process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:284$1052'.
Removing empty process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:282$1051'.
Removing empty process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:281$1050'.
Removing empty process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:279$1049'.
Removing empty process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:277$1048'.
Removing empty process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:273$1047'.
Removing empty process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:271$1046'.
Removing empty process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:270$1045'.
Removing empty process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:269$1044'.
Removing empty process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:267$1043'.
Removing empty process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:266$1042'.
Removing empty process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:264$1041'.
Removing empty process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:236$1040'.
Removing empty process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:235$1039'.
Removing empty process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:234$1038'.
Removing empty process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:229$1037'.
Removing empty process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:228$1036'.
Removing empty process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:189$1035'.
Removing empty process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:188$1034'.
Removing empty process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:187$1033'.
Removing empty process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:186$1032'.
Removing empty process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:184$1031'.
Found and cleaned up 6 empty switches in `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:482$1025'.
Removing empty process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:482$1025'.
Found and cleaned up 1 empty switch in `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:449$1024'.
Removing empty process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:449$1024'.
Found and cleaned up 18 empty switches in `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:293$1007'.
Removing empty process `$paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.$proc$../lib/eth/rtl/arp.v:293$1007'.
Removing empty process `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.$proc$../lib/eth/lib/axis/rtl/arbiter.v:79$1006'.
Removing empty process `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.$proc$../lib/eth/lib/axis/rtl/arbiter.v:58$1005'.
Removing empty process `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.$proc$../lib/eth/lib/axis/rtl/arbiter.v:57$1004'.
Removing empty process `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.$proc$../lib/eth/lib/axis/rtl/arbiter.v:56$1003'.
Found and cleaned up 1 empty switch in `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.$proc$../lib/eth/lib/axis/rtl/arbiter.v:141$1002'.
Removing empty process `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.$proc$../lib/eth/lib/axis/rtl/arbiter.v:141$1002'.
Found and cleaned up 3 empty switches in `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.$proc$../lib/eth/lib/axis/rtl/arbiter.v:96$995'.
Removing empty process `$paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.$proc$../lib/eth/lib/axis/rtl/arbiter.v:96$995'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:252$992'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:251$991'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:250$990'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:249$989'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:248$988'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:247$987'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:246$986'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:245$985'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:244$984'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:243$983'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:242$982'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:240$981'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:239$980'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:238$979'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:237$978'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:236$977'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:220$976'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:213$975'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:209$974'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:207$973'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:205$972'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:203$971'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:201$970'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:199$969'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:196$968'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:194$967'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:192$966'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:190$965'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:188$964'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:186$963'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:185$962'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:183$961'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:181$960'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:179$959'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:177$958'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:171$957'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:170$956'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:169$955'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:168$954'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:167$953'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:166$952'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:165$951'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:253$993'.
Found and cleaned up 5 empty switches in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:490$939'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:490$939'.
Found and cleaned up 1 empty switch in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:463$938'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:463$938'.
Found and cleaned up 1 empty switch in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:451$934'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:451$934'.
Found and cleaned up 2 empty switches in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:430$932'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:430$932'.
Found and cleaned up 1 empty switch in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:416$931'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:416$931'.
Found and cleaned up 11 empty switches in `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$878'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:309$878'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:296$876'.
Removing empty process `$paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.$proc$../lib/eth/lib/axis/rtl/axis_async_fifo.v:284$874'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:460$856'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:459$855'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:458$854'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:457$853'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:455$852'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:454$851'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:453$850'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:452$849'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:198$848'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:193$847'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:192$846'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:191$845'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:189$844'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:188$843'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:186$842'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:185$841'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:184$840'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:183$839'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:182$838'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:181$837'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:180$836'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:179$835'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:178$834'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:177$833'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:176$832'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:175$831'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:174$830'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:173$829'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:172$828'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:171$827'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:170$826'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:169$825'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:168$824'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:167$823'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:166$822'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:164$821'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:162$820'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:161$819'.
Found and cleaned up 4 empty switches in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:503$818'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:503$818'.
Found and cleaned up 3 empty switches in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:475$815'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:475$815'.
Found and cleaned up 11 empty switches in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:390$807'.
Found and cleaned up 13 empty switches in `\udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:232$788'.
Removing empty process `udp_ip_rx.$proc$../lib/eth/rtl/udp_ip_rx.v:232$788'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:421$787'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:420$786'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:419$785'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:418$784'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:416$783'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:415$782'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:414$781'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:413$780'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:187$779'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:182$778'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:181$777'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:179$776'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:178$775'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:177$774'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:176$773'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:175$772'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:174$771'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:173$770'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:172$769'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:171$768'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:170$767'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:169$766'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:168$765'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:167$764'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:166$763'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:165$762'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:164$761'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:163$760'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:161$759'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:160$758'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:158$757'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:157$756'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:156$755'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:155$754'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:153$753'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:151$752'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:150$751'.
Found and cleaned up 4 empty switches in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:464$750'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:464$750'.
Found and cleaned up 3 empty switches in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:436$747'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:436$747'.
Found and cleaned up 3 empty switches in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:359$738'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:359$738'.
Found and cleaned up 13 empty switches in `\udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:216$722'.
Removing empty process `udp_ip_tx.$proc$../lib/eth/rtl/udp_ip_tx.v:216$722'.
Removing empty process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:139$721'.
Removing empty process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:138$720'.
Removing empty process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:132$719'.
Removing empty process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:125$718'.
Removing empty process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:118$717'.
Removing empty process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:111$716'.
Removing empty process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:108$715'.
Removing empty process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:107$714'.
Found and cleaned up 5 empty switches in `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:141$707'.
Removing empty process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:141$707'.
Removing empty process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:134$706'.
Removing empty process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:127$704'.
Removing empty process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:120$703'.
Removing empty process `$paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.$proc$../lib/eth/rtl/eth_mac_1g_rgmii.v:113$702'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:318$697'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:317$696'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:316$695'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:315$694'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:314$693'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:313$692'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:312$691'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:310$690'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:309$689'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:308$688'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:307$687'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:306$686'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:305$685'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:304$684'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:148$683'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:136$682'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:135$681'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:134$680'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:133$679'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:132$678'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:131$677'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:130$676'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:129$675'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:128$674'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:127$673'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:126$672'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:125$671'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:124$670'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:123$669'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:122$668'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:121$667'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:120$666'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:118$665'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:116$664'.
Found and cleaned up 4 empty switches in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:364$663'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:364$663'.
Found and cleaned up 3 empty switches in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:336$660'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:336$660'.
Found and cleaned up 1 empty switch in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:273$653'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:273$653'.
Found and cleaned up 3 empty switches in `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:208$591'.
Removing empty process `$paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.$proc$../lib/eth/rtl/ip_arb_mux.v:208$591'.
Removing empty process `$paramod$ebd4007eb1be06581fbe9dffd77fc1977a59903d\ip_complete.$proc$../lib/eth/rtl/ip_complete.v:208$565'.
Removing empty process `$paramod$ebd4007eb1be06581fbe9dffd77fc1977a59903d\ip_complete.$proc$../lib/eth/rtl/ip_complete.v:207$564'.
Removing empty process `$paramod$ebd4007eb1be06581fbe9dffd77fc1977a59903d\ip_complete.$proc$../lib/eth/rtl/ip_complete.v:206$563'.
Found and cleaned up 3 empty switches in `$paramod$ebd4007eb1be06581fbe9dffd77fc1977a59903d\ip_complete.$proc$../lib/eth/rtl/ip_complete.v:210$539'.
Removing empty process `$paramod$ebd4007eb1be06581fbe9dffd77fc1977a59903d\ip_complete.$proc$../lib/eth/rtl/ip_complete.v:210$539'.
Removing empty process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:201$534'.
Removing empty process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:200$533'.
Removing empty process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:173$532'.
Removing empty process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:172$531'.
Removing empty process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:171$530'.
Removing empty process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:170$529'.
Removing empty process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:143$528'.
Removing empty process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:142$527'.
Removing empty process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:141$526'.
Removing empty process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:140$525'.
Removing empty process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:205$519'.
Removing empty process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:186$518'.
Removing empty process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:178$516'.
Removing empty process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:155$513'.
Removing empty process `$paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.$proc$../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v:147$511'.
Removing empty process `eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:320$508'.
Removing empty process `eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:319$507'.
Removing empty process `eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:318$506'.
Removing empty process `eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:317$505'.
Removing empty process `eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:315$504'.
Removing empty process `eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:314$503'.
Removing empty process `eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:313$502'.
Removing empty process `eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:312$501'.
Removing empty process `eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:311$500'.
Removing empty process `eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:141$499'.
Removing empty process `eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:135$498'.
Removing empty process `eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:127$497'.
Removing empty process `eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:126$496'.
Removing empty process `eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:125$495'.
Removing empty process `eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:124$494'.
Removing empty process `eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:122$493'.
Removing empty process `eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:121$492'.
Removing empty process `eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:119$491'.
Removing empty process `eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:118$490'.
Removing empty process `eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:117$489'.
Removing empty process `eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:116$488'.
Removing empty process `eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:114$487'.
Removing empty process `eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:109$486'.
Removing empty process `eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:108$485'.
Removing empty process `eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:107$484'.
Removing empty process `eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:321$509'.
Found and cleaned up 4 empty switches in `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:365$482'.
Removing empty process `eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:365$482'.
Found and cleaned up 3 empty switches in `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:337$479'.
Removing empty process `eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:337$479'.
Found and cleaned up 4 empty switches in `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:267$470'.
Removing empty process `eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:267$470'.
Found and cleaned up 21 empty switches in `\eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:182$413'.
Removing empty process `eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:182$413'.
Removing empty process `eth_axis_rx.$proc$../lib/eth/rtl/eth_axis_rx.v:156$412'.
Removing empty process `eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:323$410'.
Removing empty process `eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:322$409'.
Removing empty process `eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:321$408'.
Removing empty process `eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:320$407'.
Removing empty process `eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:318$406'.
Removing empty process `eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:317$405'.
Removing empty process `eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:316$404'.
Removing empty process `eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:315$403'.
Removing empty process `eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:314$402'.
Removing empty process `eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:142$401'.
Removing empty process `eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:136$400'.
Removing empty process `eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:128$399'.
Removing empty process `eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:127$398'.
Removing empty process `eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:126$397'.
Removing empty process `eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:125$396'.
Removing empty process `eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:123$395'.
Removing empty process `eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:121$394'.
Removing empty process `eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:120$393'.
Removing empty process `eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:118$392'.
Removing empty process `eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:117$391'.
Removing empty process `eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:116$390'.
Removing empty process `eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:111$389'.
Removing empty process `eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:110$388'.
Removing empty process `eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:109$387'.
Removing empty process `eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:324$411'.
Found and cleaned up 4 empty switches in `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:368$385'.
Removing empty process `eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:368$385'.
Found and cleaned up 3 empty switches in `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:340$382'.
Removing empty process `eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:340$382'.
Found and cleaned up 5 empty switches in `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:273$374'.
Removing empty process `eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:273$374'.
Found and cleaned up 23 empty switches in `\eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:178$338'.
Removing empty process `eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:178$338'.
Removing empty process `eth_axis_tx.$proc$../lib/eth/rtl/eth_axis_tx.v:152$337'.
Removing empty process `$paramod$407d95504e5ae864a58331e02b9e1159dadddae8\udp_complete.$proc$../lib/eth/rtl/udp_complete.v:281$336'.
Removing empty process `$paramod$407d95504e5ae864a58331e02b9e1159dadddae8\udp_complete.$proc$../lib/eth/rtl/udp_complete.v:280$335'.
Found and cleaned up 3 empty switches in `$paramod$407d95504e5ae864a58331e02b9e1159dadddae8\udp_complete.$proc$../lib/eth/rtl/udp_complete.v:283$306'.
Removing empty process `$paramod$407d95504e5ae864a58331e02b9e1159dadddae8\udp_complete.$proc$../lib/eth/rtl/udp_complete.v:283$306'.
Removing empty process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:182$302'.
Removing empty process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:181$301'.
Removing empty process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:180$300'.
Removing empty process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:179$299'.
Removing empty process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:169$298'.
Removing empty process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:164$297'.
Removing empty process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:160$296'.
Removing empty process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:159$295'.
Removing empty process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:158$294'.
Removing empty process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:183$303'.
Found and cleaned up 5 empty switches in `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:271$284'.
Removing empty process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:271$284'.
Found and cleaned up 3 empty switches in `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:210$269'.
Removing empty process `$paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.$proc$../lib/eth/lib/axis/rtl/axis_fifo.v:210$269'.
Found and cleaned up 2 empty switches in `\rst_gen.$proc$../rtl/rst_gen.v:9$256'.
Removing empty process `rst_gen.$proc$../rtl/rst_gen.v:9$256'.
Removing empty process `$paramod$e6305bebaf168efceabcd857ba8db26d0b4f9f50\fpga_core.$proc$../rtl/fpga_core.v:198$255'.
Removing empty process `$paramod$e6305bebaf168efceabcd857ba8db26d0b4f9f50\fpga_core.$proc$../rtl/fpga_core.v:197$254'.
Found and cleaned up 3 empty switches in `$paramod$e6305bebaf168efceabcd857ba8db26d0b4f9f50\fpga_core.$proc$../rtl/fpga_core.v:200$236'.
Removing empty process `$paramod$e6305bebaf168efceabcd857ba8db26d0b4f9f50\fpga_core.$proc$../rtl/fpga_core.v:200$236'.
Found and cleaned up 2 empty switches in `\fpga.$proc$../rtl/fpga.v:32$228'.
Removing empty process `fpga.$proc$../rtl/fpga.v:32$228'.
Cleaned up 468 empty switches.

42.5.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module hash_11_bit.
Optimizing module $paramod$3694270ef856e1742973aa860679fd99b85fe4d0\iddr.
Optimizing module $paramod$dcc385845125e865c6cbe00aa77d605b1aee47c4\lfsr.
Optimizing module $paramod$303b225a78d0e13695de3086b2061ccd0aa62371\priority_encoder.
Optimizing module $paramod$c39aa73b5f41aa64063451ef82d98d6ab5c2181d\ssio_ddr_in.
Optimizing module $paramod$a1fdcd80beff47b08d0c4e8b68e57ac7b138376d\oddr.
Optimizing module $paramod$3694270ef856e1742973aa860679fd99b85fe4d0\oddr.
Optimizing module $paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.
<suppressed ~42 debug messages>
Optimizing module $paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.
<suppressed ~1 debug messages>
Optimizing module $paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.
<suppressed ~12 debug messages>
Optimizing module ip_eth_rx.
<suppressed ~21 debug messages>
Optimizing module ip_eth_tx.
<suppressed ~19 debug messages>
Optimizing module $paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.
<suppressed ~72 debug messages>
Optimizing module $paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.
<suppressed ~123 debug messages>
Optimizing module $paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.
<suppressed ~26 debug messages>
Optimizing module $paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.
<suppressed ~2 debug messages>
Optimizing module $paramod$a1737bbd843fa27902cc3746696291615106444d\eth_mac_1g.
Optimizing module $paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.
Optimizing module ip.
<suppressed ~6 debug messages>
Optimizing module $paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.
<suppressed ~5 debug messages>
Optimizing module $paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.
<suppressed ~1 debug messages>
Optimizing module $paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.
<suppressed ~26 debug messages>
Optimizing module udp_ip_rx.
<suppressed ~22 debug messages>
Optimizing module udp_ip_tx.
<suppressed ~21 debug messages>
Optimizing module $paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.
Optimizing module $paramod$f6b3413bf60101d4ad7fe423e5d5cfee801dbbff\axis_async_fifo_adapter.
Optimizing module $paramod$2d0df2c3c2101b97951c06d815fcfb9f7688034b\axis_async_fifo_adapter.
Optimizing module $paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.
Optimizing module $paramod$ebd4007eb1be06581fbe9dffd77fc1977a59903d\ip_complete.
Optimizing module $paramod$361a2147babe8b742b21ede18b2e250dcc051eda\udp.
Optimizing module $paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.
Optimizing module eth_axis_rx.
<suppressed ~36 debug messages>
Optimizing module eth_axis_tx.
<suppressed ~15 debug messages>
Optimizing module $paramod$407d95504e5ae864a58331e02b9e1159dadddae8\udp_complete.
Optimizing module $paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.
<suppressed ~4 debug messages>
Optimizing module rst_gen.
Optimizing module $paramod$e6305bebaf168efceabcd857ba8db26d0b4f9f50\fpga_core.
Optimizing module fpga.

42.6. Executing FLATTEN pass (flatten design).
Deleting now unused module hash_11_bit.
Deleting now unused module $paramod$3694270ef856e1742973aa860679fd99b85fe4d0\iddr.
Deleting now unused module $paramod$dcc385845125e865c6cbe00aa77d605b1aee47c4\lfsr.
Deleting now unused module $paramod$303b225a78d0e13695de3086b2061ccd0aa62371\priority_encoder.
Deleting now unused module $paramod$c39aa73b5f41aa64063451ef82d98d6ab5c2181d\ssio_ddr_in.
Deleting now unused module $paramod$a1fdcd80beff47b08d0c4e8b68e57ac7b138376d\oddr.
Deleting now unused module $paramod$3694270ef856e1742973aa860679fd99b85fe4d0\oddr.
Deleting now unused module $paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_rx.
Deleting now unused module $paramod$1638c13dd0ba971d92c7ff92493269e443a3bff6\arp_eth_tx.
Deleting now unused module $paramod\arp_cache\CACHE_ADDR_WIDTH=s32'00000000000000000000000000001011.
Deleting now unused module ip_eth_rx.
Deleting now unused module ip_eth_tx.
Deleting now unused module $paramod$c3e38fb477f908375ca6533153df4765c7bdb1cf\axis_gmii_rx.
Deleting now unused module $paramod$bf895fa07535f187cc91313bf98b252d50e8fac7\axis_gmii_tx.
Deleting now unused module $paramod$f7b8b62fe32a916176ae17f1a74b6b580828aa86\axis_async_fifo.
Deleting now unused module $paramod$b6eab723f8048782e781a055877833101b5d2ce8\rgmii_phy_if.
Deleting now unused module $paramod$a1737bbd843fa27902cc3746696291615106444d\eth_mac_1g.
Deleting now unused module $paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\eth_arb_mux.
Deleting now unused module ip.
Deleting now unused module $paramod$e1ef7cb85ca5c70e8169fa24c285a767b78154cc\arp.
Deleting now unused module $paramod$27195a0b9a7afe846ef614d53860f4a827238fcc\arbiter.
Deleting now unused module $paramod$5418a30c1e64439d5a193ab7d8cfea79fc96d2a5\axis_async_fifo.
Deleting now unused module udp_ip_rx.
Deleting now unused module udp_ip_tx.
Deleting now unused module $paramod$4ff4d90d64812392248a8d35b04e44581a4d73dc\eth_mac_1g_rgmii.
Deleting now unused module $paramod$f6b3413bf60101d4ad7fe423e5d5cfee801dbbff\axis_async_fifo_adapter.
Deleting now unused module $paramod$2d0df2c3c2101b97951c06d815fcfb9f7688034b\axis_async_fifo_adapter.
Deleting now unused module $paramod$6ef4d288701737bffe26bbb31bbcebfdb4980246\ip_arb_mux.
Deleting now unused module $paramod$ebd4007eb1be06581fbe9dffd77fc1977a59903d\ip_complete.
Deleting now unused module $paramod$361a2147babe8b742b21ede18b2e250dcc051eda\udp.
Deleting now unused module $paramod$c492f937fe6b9be09c50047760e1ee328dcc2124\eth_mac_1g_rgmii_fifo.
Deleting now unused module eth_axis_rx.
Deleting now unused module eth_axis_tx.
Deleting now unused module $paramod$407d95504e5ae864a58331e02b9e1159dadddae8\udp_complete.
Deleting now unused module $paramod$dcb5043166780f44d4decde0e5bec6ca7a0c4440\axis_fifo.
Deleting now unused module rst_gen.
Deleting now unused module $paramod$e6305bebaf168efceabcd857ba8db26d0b4f9f50\fpga_core.
<suppressed ~41 debug messages>

42.7. Executing TRIBUF pass.

42.8. Executing DEMINOUT pass (demote inout ports to input or output).
Demoting inout port fpga.eth_mdio to input.

42.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga.
<suppressed ~354 debug messages>

42.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga..
Removed 1128 unused cells and 7827 unused wires.
<suppressed ~1661 debug messages>

42.11. Executing CHECK pass (checking for obvious problems).
Checking module fpga...
Warning: Wire fpga.\eth_mdc is used but has no driver.
Found and reported 1 problems.

42.12. Executing OPT pass (performing simple optimizations).

42.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga.

42.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga'.
<suppressed ~2223 debug messages>
Removed a total of 741 cells.

42.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\ethCore0.\eth_axis_rx_inst.$procmux$13022: \ethCore0.eth_axis_rx_inst.read_eth_header_reg -> 1'0
      Replacing known input bits on port A of cell $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12876: \ethCore0.eth_axis_rx_inst.read_eth_header_reg -> 1'1
      Replacing known input bits on port B of cell $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12835: \ethCore0.eth_axis_rx_inst.read_eth_header_reg -> 1'1
      Replacing known input bits on port A of cell $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9501: \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_request_operation_reg -> 1'0
      Replacing known input bits on port A of cell $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9409: \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_request_operation_reg -> 1'0
      Replacing known input bits on port A of cell $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9306: \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_request_operation_reg -> 1'0
      Replacing known input bits on port A of cell $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9783: \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_request_operation_reg -> 1'1
      Replacing known input bits on port A of cell $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2693: \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.read_eth_header_reg -> 1'0
      Replacing known input bits on port A of cell $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6065: \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.mii_locked -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6677.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6680.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6686.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6689.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6694.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6697.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6700.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6708.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6710.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6712.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6715.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6718.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6725.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6727.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6730.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6733.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6740.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6742.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6745.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6748.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6754.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6757.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6760.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6766.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6769.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6772.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6779.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6782.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6785.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6792.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6795.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6798.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6808.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6811.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6814.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6822.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6825.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6828.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6836.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6839.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6842.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6851.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6854.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6857.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6866.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6869.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6872.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6881.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6884.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6887.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6899.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6901.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6903.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6906.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6909.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6921.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6923.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6925.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6928.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6931.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6943.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6945.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6947.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6950.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6953.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6964.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6966.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6969.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6972.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6983.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6985.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6988.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6991.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7002.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7004.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7007.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7010.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7021.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7023.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7026.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7029.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7039.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7042.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7045.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7055.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7058.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7061.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7071.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7074.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7077.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7087.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7090.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7093.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7121.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7124.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7126.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7129.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7132.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7144.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7147.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7149.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7152.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7155.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7167.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7169.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7172.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7175.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7267.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7269.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7272.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7275.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7287.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7289.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12673.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7292.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7295.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7307.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7309.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7312.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7315.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7327.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7329.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12679.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7332.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7335.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7346.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7349.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7352.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7363.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12685.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7366.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7369.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7380.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7383.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7386.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7465.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12691.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7468.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7471.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7482.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7485.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7488.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7500.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7503.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7506.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7518.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12697.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7521.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7524.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7536.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7539.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7542.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7554.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12703.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7557.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7560.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7572.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7575.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7578.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12709.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7590.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7593.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12773.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7605.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7608.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12779.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12785.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12791.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12802.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12807.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7620.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7623.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12813.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12823.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12829.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12835.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12837.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12839.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7635.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7638.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12841.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12849.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12851.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12853.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12860.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12862.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7650.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7653.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12869.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12871.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12878.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12880.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12887.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7665.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7668.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12889.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12896.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12898.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12905.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12907.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7755.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7758.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12914.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12916.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12923.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12925.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12932.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12934.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7770.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7773.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12941.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12943.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12950.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12952.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$13012.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7785.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7788.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$13018.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$13024.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$13030.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$13036.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7800.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7803.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7809.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7815.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7821.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7827.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7833.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7839.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7875.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7881.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7887.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7893.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7899.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7905.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$13048.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$13054.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$13060.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$13066.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$13072.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$13078.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$13080.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$13082.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$13084.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_rx_inst.$procmux$13120.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$procmux$8346.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$procmux$8349.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$procmux$8355.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$procmux$8358.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$procmux$8364.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$procmux$8370.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$procmux$8376.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$procmux$8382.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$procmux$8387.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$procmux$8393.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$procmux$8399.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10379.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10385.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10391.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10394.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10397.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10400.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8091.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8097.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8103.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8106.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8109.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8112.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procmux$12483.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procmux$12489.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procmux$12495.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procmux$12501.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procmux$12507.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procmux$12513.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procmux$12519.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procmux$12603.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.\arb_inst.$procmux$10163.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.\arb_inst.$procmux$10166.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.\arb_inst.$procmux$10169.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.\arb_inst.$procmux$10172.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.\arb_inst.$procmux$10175.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.\arb_inst.$procmux$10178.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.\arb_inst.$procmux$10181.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.\arb_inst.$procmux$10184.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.\arb_inst.$procmux$10187.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.\arb_inst.$procmux$10193.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.\arb_inst.$procmux$10196.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.\arb_inst.$procmux$10202.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.\arb_inst.$procmux$10205.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.\arb_inst.$procmux$10211.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.\arb_inst.$procmux$10214.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.\arb_inst.$procmux$10220.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.\arb_inst.$procmux$10226.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.\arb_inst.$procmux$10232.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$10003.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$10005.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$10007.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$10015.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$10017.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$10019.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$10027.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$10029.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$10031.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$10038.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$10040.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$10047.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$10049.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$10056.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$10058.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$10065.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$10067.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$10074.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$10076.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$10082.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$10088.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$10094.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$10100.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$10106.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$10112.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$10118.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$10124.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8901.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8904.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8906.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8909.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8912.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8918.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8921.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8923.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8926.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8929.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8936.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8939.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8941.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8944.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8947.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8954.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8957.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8959.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8962.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8965.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8972.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8975.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8977.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8980.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8983.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8990.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8993.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8995.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8998.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9001.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9008.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9010.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9013.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9016.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9023.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9025.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9028.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9031.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9038.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9040.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9043.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9046.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9053.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9055.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9058.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9061.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9068.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9070.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9073.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9076.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9083.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9085.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9088.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9091.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9097.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9100.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9103.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9109.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9112.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9115.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9121.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9124.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9127.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9133.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9136.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9139.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9145.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9148.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9151.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9157.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9160.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9163.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9169.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9172.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9178.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9181.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9187.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9190.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9196.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9199.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9205.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9208.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9214.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9217.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9224.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9226.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9229.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9236.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9238.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9241.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9248.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9250.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9253.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9260.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9262.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9265.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9272.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9274.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9277.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9284.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9286.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9289.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9296.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9298.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9301.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9308.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9310.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9313.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9320.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9322.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9325.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9331.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9333.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9336.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9343.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9345.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9348.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9355.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9357.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9360.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9366.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9369.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9375.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9378.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9384.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9387.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9393.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9396.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9402.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9405.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9411.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9414.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9420.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9423.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9429.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9432.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9438.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9441.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9447.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9450.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9456.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9459.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9465.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9468.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9474.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9480.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9486.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9492.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9498.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9504.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9510.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9516.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9522.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9528.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9534.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9540.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9546.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9552.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9560.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9562.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9564.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9572.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9574.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9576.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9583.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9585.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9592.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9594.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9601.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9603.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9610.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9612.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9619.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9621.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9628.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9630.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9637.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9639.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9646.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9648.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9655.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9657.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9664.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9666.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9673.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9675.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9682.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9684.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9690.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9696.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9702.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9708.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9714.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9720.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9726.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9732.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9738.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9744.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9750.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9756.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9762.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9767.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9773.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9779.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9785.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9844.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9847.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9849.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9851.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9859.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9862.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9864.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9866.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9874.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9877.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9879.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9881.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9889.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9892.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9894.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9896.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9904.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9907.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9909.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9911.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9919.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9921.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9923.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9931.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9933.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9935.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9943.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9945.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9947.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9955.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9957.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9959.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9967.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9969.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9971.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9979.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9981.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9983.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9991.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9993.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9995.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2286.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2288.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2290.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2306.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2308.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2323.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2329.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2335.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2341.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2359.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2366.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2368.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2375.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2377.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2384.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2386.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2393.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2395.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2402.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2404.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2411.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2413.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2420.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2422.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2429.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2431.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2438.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2440.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2447.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2449.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2456.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2458.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2465.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2467.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2474.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2476.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2483.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2485.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2533.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2539.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2545.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2551.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2557.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2563.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2569.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2575.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2581.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2587.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2599.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2630.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2632.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2644.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2689.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2695.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2701.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2707.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$2762.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$2768.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$2774.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$2780.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$2786.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$2792.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$2798.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$2850.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$2852.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$2859.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$2861.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$2877.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$2879.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$2895.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$2897.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$2913.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$2915.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$2931.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$2933.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$2949.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$2951.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$2967.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$2969.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$2985.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$2987.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3003.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3005.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3021.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3023.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3039.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3041.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3057.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3059.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3075.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3077.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3093.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3095.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3111.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3113.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3129.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3131.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3147.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3149.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3165.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3167.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3183.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3185.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3201.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3203.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3219.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3221.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3237.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3239.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3255.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3257.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3273.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3275.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3291.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3293.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3309.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3311.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3327.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3329.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3345.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3347.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3363.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3365.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3371.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3377.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3389.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3394.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3400.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3406.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$procmux$8560.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$procmux$8566.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$procmux$8572.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$procmux$8578.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$procmux$8584.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$procmux$8590.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$procmux$8596.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$procmux$8641.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.\arb_inst.$procmux$10163.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.\arb_inst.$procmux$10166.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.\arb_inst.$procmux$10169.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.\arb_inst.$procmux$10172.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.\arb_inst.$procmux$10175.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.\arb_inst.$procmux$10178.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.\arb_inst.$procmux$10181.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.\arb_inst.$procmux$10184.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.\arb_inst.$procmux$10187.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.\arb_inst.$procmux$10193.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.\arb_inst.$procmux$10196.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.\arb_inst.$procmux$10202.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.\arb_inst.$procmux$10205.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.\arb_inst.$procmux$10211.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.\arb_inst.$procmux$10214.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.\arb_inst.$procmux$10220.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.\arb_inst.$procmux$10226.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.\arb_inst.$procmux$10232.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procmux$8668.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procmux$8675.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procmux$8677.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procmux$8685.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procmux$8687.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procmux$8694.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procmux$8696.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procmux$8704.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procmux$8706.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procmux$8714.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procmux$8716.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procmux$8723.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procmux$8730.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procmux$8737.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procmux$8744.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procmux$8751.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procmux$8759.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procmux$8767.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procmux$8775.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13208.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13214.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13220.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13226.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13232.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13238.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13244.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3597.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3603.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3609.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3615.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3621.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3627.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3633.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3748.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3750.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3757.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3759.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3766.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3768.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3774.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3780.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3786.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3794.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3796.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3804.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3806.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3814.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3816.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3823.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3830.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3837.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3847.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3849.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3851.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3861.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3863.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3865.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3875.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3877.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3879.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13301.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3903.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3905.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3907.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13303.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3916.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3918.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13305.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3927.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3929.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3938.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3940.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13313.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3960.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3962.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13315.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3971.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3973.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13317.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3982.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3984.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4000.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13324.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4008.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13326.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4016.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4024.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13333.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4032.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13335.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4040.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4048.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13342.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4058.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4060.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4070.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4072.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13344.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4082.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4084.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4094.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4096.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13360.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4119.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4121.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4123.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13362.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4149.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4151.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4153.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13378.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4164.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13380.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4166.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4168.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4197.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4199.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13396.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4224.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4226.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13398.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4238.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4240.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4251.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4253.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13414.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13416.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4263.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4265.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4282.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4284.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13432.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4300.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4302.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13434.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4317.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4319.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4333.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4335.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13450.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4396.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4398.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13452.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4550.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4552.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4578.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4580.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13468.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13470.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4620.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4622.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13486.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4632.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4634.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13488.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4644.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4646.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13504.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4655.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13506.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4664.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4682.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13522.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4691.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13524.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4709.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4718.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13540.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4727.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13542.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4736.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4745.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13558.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4754.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13560.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4763.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4772.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13576.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4799.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13578.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4853.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4862.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13594.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4880.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13596.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4889.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13603.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4899.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4919.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13605.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4929.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13612.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13614.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13620.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13626.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13632.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13644.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13650.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13656.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13684.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13686.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13693.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13695.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13702.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13704.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13711.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13713.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13719.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13725.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13731.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13737.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13743.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13749.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13755.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13767.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5177.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5183.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5189.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5195.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5201.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5207.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5213.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5281.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5283.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5290.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5292.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5299.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5301.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13773.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5307.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5313.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5319.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5327.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5329.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5337.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5339.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5347.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5349.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5356.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5363.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5370.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5380.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5382.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5384.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5394.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5396.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5398.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5408.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5410.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5412.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5436.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5438.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5440.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5449.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5451.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5460.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5462.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5471.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5473.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5493.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5495.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5504.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5506.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5515.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5517.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5525.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5541.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5549.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5557.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5565.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5573.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5581.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5610.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5612.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5640.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5642.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5652.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5654.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5664.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5666.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5675.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5684.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5693.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5702.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5711.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5720.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5731.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5733.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5744.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5746.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5757.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5759.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5769.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5779.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5789.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5799.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5809.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5819.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5829.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10664.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10670.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10676.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10682.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10688.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10694.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10700.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10793.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10795.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10802.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10804.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10811.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10813.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10819.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10825.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10831.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10839.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10841.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10849.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10851.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10859.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10861.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10868.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10875.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10882.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10892.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10894.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10896.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10906.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10908.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10910.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10920.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10922.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10924.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10948.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10950.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10952.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10961.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10963.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10972.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10974.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10983.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10985.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10994.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10996.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11016.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11018.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11027.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11029.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11037.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11045.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11053.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11069.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11077.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11085.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11093.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11103.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11105.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11115.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11117.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11127.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11129.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11139.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11141.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11169.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11171.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11187.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11189.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6102.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11205.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11207.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6105.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6117.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6119.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6122.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6124.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6127.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11259.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11261.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6201.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6204.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6206.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6209.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6239.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6241.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11277.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11279.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6244.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6287.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6289.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6292.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6303.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11295.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11297.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6305.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6308.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6318.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6321.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6344.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11313.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11315.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6347.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6357.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6360.
    dead port 2/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6385.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11331.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11333.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6388.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6454.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11349.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11351.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6466.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11360.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11369.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11378.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6496.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11387.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11423.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11432.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6506.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11441.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11450.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11459.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6516.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11468.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11477.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11487.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11497.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11507.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6527.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11517.
    dead port 1/2 on $mux $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6537.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11684.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11690.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11696.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11702.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11708.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11714.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11720.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11802.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11804.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11811.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11813.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11820.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11822.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11828.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11834.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11840.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11848.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11850.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11858.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11860.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11868.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11870.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11877.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11884.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11891.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11901.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11903.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11905.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11915.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11917.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11919.
    dead port 1/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11929.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11931.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11933.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11957.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11959.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11961.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11970.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11972.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11981.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11983.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11992.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11994.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12014.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12016.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12025.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12027.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12036.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12038.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12054.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12062.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12070.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12078.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12086.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12094.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12102.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12118.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12120.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12136.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12138.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12154.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12156.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12165.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12174.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12183.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12192.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12201.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12212.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12214.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12225.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12227.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12238.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12240.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12250.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12260.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12270.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12280.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12290.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12300.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12310.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_payload_fifo.$procmux$13861.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_payload_fifo.$procmux$13864.
    dead port 2/2 on $mux $flatten\ethCore0.\udp_payload_fifo.$procmux$13867.
Removed 1236 multiplexer ports.
<suppressed ~538 debug messages>

42.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga.
    New ctrl vector for $mux cell $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9020: { }
    New ctrl vector for $mux cell $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9107: { }
    New ctrl vector for $pmux cell $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7580: { $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7501_CMP $auto$opt_reduce.cc:134:opt_mux$14508 $auto$opt_reduce.cc:134:opt_mux$14506 }
    New ctrl vector for $pmux cell $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7595: { $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7501_CMP $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7127_CMP $auto$opt_reduce.cc:134:opt_mux$14512 $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6780_CMP $auto$opt_reduce.cc:134:opt_mux$14510 }
    New ctrl vector for $mux cell $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9175: { }
    New ctrl vector for $pmux cell $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7610: { $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7501_CMP $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7127_CMP $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6904_CMP $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6852_CMP $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6823_CMP $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6780_CMP $auto$opt_reduce.cc:134:opt_mux$14514 }
    New ctrl vector for $pmux cell $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7625: { $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7501_CMP $auto$opt_reduce.cc:134:opt_mux$14516 }
    New ctrl vector for $pmux cell $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7655: { $auto$opt_reduce.cc:134:opt_mux$14520 $auto$opt_reduce.cc:134:opt_mux$14518 }
    New ctrl vector for $pmux cell $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7745: { $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6904_CMP $auto$opt_reduce.cc:134:opt_mux$14522 }
    New ctrl vector for $mux cell $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9391: { }
    New ctrl vector for $pmux cell $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7760: { $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7127_CMP $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6904_CMP $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6852_CMP $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6823_CMP $auto$opt_reduce.cc:134:opt_mux$14524 }
    New ctrl vector for $pmux cell $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7775: { $auto$opt_reduce.cc:134:opt_mux$14528 $auto$opt_reduce.cc:134:opt_mux$14526 }
    New ctrl vector for $mux cell $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9489: { }
    New ctrl vector for $pmux cell $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7790: { $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7127_CMP $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6904_CMP $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6713_CMP $auto$opt_reduce.cc:134:opt_mux$14530 }
    Consolidated identical input bits for $mux cell $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procmux$3555:
      Old ports: A=81'000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=81'111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594
      New ports: A=1'0, B=1'1, Y=$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0]
      New connections: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [80:1] = { $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0$memwr$\ram$../lib/eth/rtl/arp_cache.v:88$1590_EN[80:0]$1594 [0] }
    New ctrl vector for $mux cell $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2693: { }
    New ctrl vector for $mux cell $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3412: { }
    New ctrl vector for $mux cell $flatten\ethCore0.\eth_axis_rx_inst.$procmux$13138: { }
    New ctrl vector for $mux cell $flatten\ethCore0.\eth_axis_rx_inst.$procmux$13141: { }
    New ctrl vector for $mux cell $flatten\ethCore0.\eth_axis_rx_inst.$procmux$13150: { }
    New ctrl vector for $mux cell $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$procmux$8414: { }
    Consolidated identical input bits for $mux cell $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10377:
      Old ports: A=10'1111111111, B=10'0000000000, Y=$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10377_Y
      New ports: A=1'1, B=1'0, Y=$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10377_Y [0]
      New connections: $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10377_Y [9:1] = { $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10377_Y [0] $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10377_Y [0] $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10377_Y [0] $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10377_Y [0] $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10377_Y [0] $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10377_Y [0] $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10377_Y [0] $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10377_Y [0] $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10377_Y [0] }
    New ctrl vector for $pmux cell $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$5115: $auto$opt_reduce.cc:134:opt_mux$14532
    New ctrl vector for $pmux cell $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5914: $auto$opt_reduce.cc:134:opt_mux$14534
    Consolidated identical input bits for $mux cell $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8089:
      Old ports: A=10'1111111111, B=10'0000000000, Y=$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8089_Y
      New ports: A=1'1, B=1'0, Y=$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8089_Y [0]
      New connections: $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8089_Y [9:1] = { $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8089_Y [0] $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8089_Y [0] $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8089_Y [0] $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8089_Y [0] $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8089_Y [0] $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8089_Y [0] $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8089_Y [0] $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8089_Y [0] $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8089_Y [0] }
    New ctrl vector for $pmux cell $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11160: { $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11168_CMP $auto$opt_reduce.cc:134:opt_mux$14536 }
    New ctrl vector for $pmux cell $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11178: { $auto$opt_reduce.cc:134:opt_mux$14538 $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11161_CMP }
    New ctrl vector for $pmux cell $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11196: { $auto$opt_reduce.cc:134:opt_mux$14540 $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11161_CMP }
    New ctrl vector for $pmux cell $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11250: { $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11164_CMP $auto$opt_reduce.cc:134:opt_mux$14542 }
    New ctrl vector for $pmux cell $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11268: { $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11163_CMP $auto$opt_reduce.cc:134:opt_mux$14544 }
    New ctrl vector for $pmux cell $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11286: { $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11166_CMP $auto$opt_reduce.cc:134:opt_mux$14546 }
    New ctrl vector for $pmux cell $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11304: { $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11165_CMP $auto$opt_reduce.cc:134:opt_mux$14548 }
    New ctrl vector for $pmux cell $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11322: { $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11167_CMP $auto$opt_reduce.cc:134:opt_mux$14550 }
    New ctrl vector for $pmux cell $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11340: { $auto$opt_reduce.cc:134:opt_mux$14552 $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11161_CMP }
    New ctrl vector for $pmux cell $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6523: $auto$opt_reduce.cc:134:opt_mux$14554
    New ctrl vector for $pmux cell $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11561: $auto$opt_reduce.cc:134:opt_mux$14556
    New ctrl vector for $pmux cell $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12127: { $auto$opt_reduce.cc:134:opt_mux$14558 $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12110_CMP }
    New ctrl vector for $pmux cell $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12145: { $auto$opt_reduce.cc:134:opt_mux$14560 $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12110_CMP }
    New ctrl vector for $pmux cell $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12389: $auto$opt_reduce.cc:134:opt_mux$14562
    Consolidated identical input bits for $mux cell $flatten\ethCore0.\udp_payload_fifo.$procmux$13870:
      Old ports: A=10'0000000000, B=$flatten\ethCore0.\udp_payload_fifo.$2$memwr$\mem$../lib/eth/lib/axis/rtl/axis_fifo.v:219$260_EN[9:0]$279, Y=$flatten\ethCore0.\udp_payload_fifo.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_fifo.v:219$260_EN[9:0]$272
      New ports: A=1'0, B=1'1, Y=$flatten\ethCore0.\udp_payload_fifo.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_fifo.v:219$260_EN[9:0]$272 [0]
      New connections: $flatten\ethCore0.\udp_payload_fifo.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_fifo.v:219$260_EN[9:0]$272 [9:1] = { $flatten\ethCore0.\udp_payload_fifo.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_fifo.v:219$260_EN[9:0]$272 [0] $flatten\ethCore0.\udp_payload_fifo.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_fifo.v:219$260_EN[9:0]$272 [0] $flatten\ethCore0.\udp_payload_fifo.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_fifo.v:219$260_EN[9:0]$272 [0] $flatten\ethCore0.\udp_payload_fifo.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_fifo.v:219$260_EN[9:0]$272 [0] $flatten\ethCore0.\udp_payload_fifo.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_fifo.v:219$260_EN[9:0]$272 [0] $flatten\ethCore0.\udp_payload_fifo.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_fifo.v:219$260_EN[9:0]$272 [0] $flatten\ethCore0.\udp_payload_fifo.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_fifo.v:219$260_EN[9:0]$272 [0] $flatten\ethCore0.\udp_payload_fifo.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_fifo.v:219$260_EN[9:0]$272 [0] $flatten\ethCore0.\udp_payload_fifo.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_fifo.v:219$260_EN[9:0]$272 [0] }
  Optimizing cells in module \fpga.
    Consolidated identical input bits for $mux cell $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10406:
      Old ports: A=10'0000000000, B=$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10377_Y, Y=$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$857_EN[9:0]$881
      New ports: A=1'0, B=$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10377_Y [0], Y=$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$857_EN[9:0]$881 [0]
      New connections: $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$857_EN[9:0]$881 [9:1] = { $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$857_EN[9:0]$881 [0] $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$857_EN[9:0]$881 [0] $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$857_EN[9:0]$881 [0] $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$857_EN[9:0]$881 [0] $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$857_EN[9:0]$881 [0] $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$857_EN[9:0]$881 [0] $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$857_EN[9:0]$881 [0] $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$857_EN[9:0]$881 [0] $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$857_EN[9:0]$881 [0] }
    Consolidated identical input bits for $mux cell $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8118:
      Old ports: A=10'0000000000, B=$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8089_Y, Y=$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$1181_EN[9:0]$1205
      New ports: A=1'0, B=$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8089_Y [0], Y=$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$1181_EN[9:0]$1205 [0]
      New connections: $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$1181_EN[9:0]$1205 [9:1] = { $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$1181_EN[9:0]$1205 [0] $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$1181_EN[9:0]$1205 [0] $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$1181_EN[9:0]$1205 [0] $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$1181_EN[9:0]$1205 [0] $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$1181_EN[9:0]$1205 [0] $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$1181_EN[9:0]$1205 [0] $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$1181_EN[9:0]$1205 [0] $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$1181_EN[9:0]$1205 [0] $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$0$memwr$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:345$1181_EN[9:0]$1205 [0] }
  Optimizing cells in module \fpga.
Performed a total of 42 changes.

42.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga'.
<suppressed ~144 debug messages>
Removed a total of 48 cells.

42.12.6. Executing OPT_DFF pass (perform DFF optimizations).

42.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga..
Removed 0 unused cells and 2118 unused wires.
<suppressed ~91 debug messages>

42.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga.
<suppressed ~1 debug messages>

42.12.9. Rerunning OPT passes. (Maybe there is more to do..)

42.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~541 debug messages>

42.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga.
    New ctrl vector for $pmux cell $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4939: { $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4900_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4061_CMP $auto$opt_reduce.cc:134:opt_mux$14564 $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3751_CMP }
    New ctrl vector for $pmux cell $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4946: { $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4900_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4061_CMP $auto$opt_reduce.cc:134:opt_mux$14566 }
    New ctrl vector for $pmux cell $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5853: { $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5734_CMP $auto$opt_reduce.cc:134:opt_mux$14568 }
    New ctrl vector for $pmux cell $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5886: { $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5613_CMP $auto$opt_reduce.cc:134:opt_mux$14570 $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5284_CMP }
    New ctrl vector for $pmux cell $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11520: { $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11488_CMP $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11106_CMP $auto$opt_reduce.cc:134:opt_mux$14572 $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10796_CMP }
    New ctrl vector for $pmux cell $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11541: { $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11488_CMP $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11106_CMP $auto$opt_reduce.cc:134:opt_mux$14574 }
    New ctrl vector for $pmux cell $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12313: { $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12215_CMP $auto$opt_reduce.cc:134:opt_mux$14576 $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11805_CMP }
    New ctrl vector for $pmux cell $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12366: { $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12121_CMP $auto$opt_reduce.cc:134:opt_mux$14578 $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11805_CMP }
  Optimizing cells in module \fpga.
Performed a total of 8 changes.

42.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

42.12.13. Executing OPT_DFF pass (perform DFF optimizations).

42.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

42.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga.

42.12.16. Rerunning OPT passes. (Maybe there is more to do..)

42.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~541 debug messages>

42.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga.
Performed a total of 0 changes.

42.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga'.
Removed a total of 0 cells.

42.12.20. Executing OPT_DFF pass (perform DFF optimizations).

42.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga..

42.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga.

42.12.23. Finished OPT passes. (There is nothing left to do.)

42.13. Executing FSM pass (extract and optimize FSM).

42.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register fpga.ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.state_reg.
Found FSM state register fpga.ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.state_reg.
Not marking fpga.ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.speed_reg as FSM state register:
    Register has an initialization value.
Found FSM state register fpga.ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.wr_state.
Not marking fpga.ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.arp_htype_reg as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking fpga.ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.arp_ptype_reg as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking fpga.ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.arp_sha_reg as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking fpga.ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.arp_spa_reg as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking fpga.ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.m_eth_src_mac_reg as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking fpga.ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.m_eth_type_reg as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking fpga.ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.outgoing_arp_oper_reg as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Found FSM state register fpga.ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.state_reg.
Not marking fpga.ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.ip_flags_reg as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking fpga.ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.ip_fragment_offset_reg as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking fpga.ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.ip_identification_reg as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking fpga.ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.m_eth_src_mac_reg as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking fpga.ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.m_eth_type_reg as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Found FSM state register fpga.ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.state_reg.
Found FSM state register fpga.ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.state_reg.
Found FSM state register fpga.ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.state_reg.
Not marking fpga.ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dscp_reg as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking fpga.ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_ecn_reg as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking fpga.ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_protocol_reg as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking fpga.ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_source_ip_reg as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking fpga.ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_ttl_reg as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Found FSM state register fpga.ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.state_reg.
Not marking fpga.ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.udp_checksum_reg as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking fpga.ethCore0.udp_payload_fifo.wr_ptr_cur_reg as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.

42.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.state_reg' from module `\fpga'.
  found $dff cell for state register: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procdff$14093
  root of input selection tree: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$0\state_reg[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.rgmii_phy_if_inst.rx_rst_reg [0]
  found ctrl input: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$logic_and$../lib/eth/rtl/axis_gmii_rx.v:181$1363_Y
  found ctrl input: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6103_CMP
  found ctrl input: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6125_CMP
  found ctrl input: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6451_CMP
  found ctrl input: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6386_CMP
  found state code: 3'000
  found ctrl input: \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.gmii_rx_dv
  found state code: 3'010
  found ctrl input: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$logic_and$../lib/eth/rtl/axis_gmii_rx.v:210$1368_Y
  found state code: 3'001
  found ctrl input: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$logic_and$../lib/eth/rtl/axis_gmii_rx.v:191$1367_Y
  found state code: 3'011
  found ctrl output: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6451_CMP
  found ctrl output: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6386_CMP
  found ctrl output: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6125_CMP
  found ctrl output: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6103_CMP
  ctrl inputs: { \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.rgmii_phy_if_inst.rx_rst_reg [0] \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.gmii_rx_dv $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$logic_and$../lib/eth/rtl/axis_gmii_rx.v:181$1363_Y $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$logic_and$../lib/eth/rtl/axis_gmii_rx.v:191$1367_Y $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$logic_and$../lib/eth/rtl/axis_gmii_rx.v:210$1368_Y }
  ctrl outputs: { $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$0\state_reg[2:0] $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6103_CMP $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6125_CMP $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6386_CMP $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6451_CMP }
  transition:      3'000 5'0-00- ->      3'000 7'0000010
  transition:      3'000 5'0-01- ->      3'011 7'0110010
  transition:      3'000 5'0-1-- ->      3'000 7'0000010
  transition:      3'000 5'1---- ->      3'000 7'0000010
  transition:      3'010 5'000-- ->      3'000 7'0001000
  transition:      3'010 5'010-- ->      3'010 7'0101000
  transition:      3'010 5'0-1-- ->      3'010 7'0101000
  transition:      3'010 5'1---- ->      3'000 7'0001000
  transition:      3'001 5'000-0 ->      3'000 7'0000100
  transition:      3'001 5'010-0 ->      3'001 7'0010100
  transition:      3'001 5'0-0-1 ->      3'010 7'0100100
  transition:      3'001 5'0-1-- ->      3'001 7'0010100
  transition:      3'001 5'1---- ->      3'000 7'0000100
  transition:      3'011 5'0-0-- ->      3'001 7'0010001
  transition:      3'011 5'0-1-- ->      3'011 7'0110001
  transition:      3'011 5'1---- ->      3'000 7'0000001
Extracting FSM `\ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.state_reg' from module `\fpga'.
  found $dff cell for state register: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procdff$14117
  root of input selection tree: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$0\state_reg[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.rgmii_phy_if_inst.tx_rst_reg [0]
  found ctrl input: \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.clk_enable
  found ctrl input: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$logic_and$../lib/eth/rtl/axis_gmii_tx.v:201$1320_Y
  found ctrl input: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6695_CMP
  found ctrl input: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6713_CMP
  found ctrl input: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6780_CMP
  found ctrl input: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6823_CMP
  found ctrl input: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6852_CMP
  found ctrl input: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6904_CMP
  found ctrl input: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7127_CMP
  found ctrl input: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7501_CMP
  found ctrl input: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$lt$../lib/eth/rtl/axis_gmii_tx.v:362$1340_Y
  found state code: 3'000
  found state code: 3'111
  found ctrl input: \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.m_axis_tvalid_pipe_reg [1]
  found state code: 3'110
  found ctrl input: \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.m_axis_pipe_reg[1] [8]
  found ctrl input: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$lt$../lib/eth/rtl/axis_gmii_tx.v:343$1337_Y
  found state code: 3'101
  found ctrl input: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$lt$../lib/eth/rtl/axis_gmii_tx.v:302$1328_Y
  found state code: 3'100
  found ctrl input: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$logic_and$../lib/eth/rtl/axis_gmii_tx.v:302$1329_Y
  found state code: 3'010
  found ctrl input: \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.m_axis_pipe_reg[1] [9]
  found state code: 3'011
  found ctrl input: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$eq$../lib/eth/rtl/axis_gmii_tx.v:235$1322_Y
  found ctrl input: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$eq$../lib/eth/rtl/axis_gmii_tx.v:239$1323_Y
  found state code: 3'001
  found ctrl output: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7501_CMP
  found ctrl output: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7127_CMP
  found ctrl output: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6904_CMP
  found ctrl output: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6852_CMP
  found ctrl output: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6823_CMP
  found ctrl output: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6780_CMP
  found ctrl output: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6713_CMP
  found ctrl output: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6695_CMP
  ctrl inputs: { \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.m_axis_pipe_reg[1] [9:8] \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.m_axis_tvalid_pipe_reg [1] \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.rgmii_phy_if_inst.tx_rst_reg [0] \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.clk_enable $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$logic_and$../lib/eth/rtl/axis_gmii_tx.v:201$1320_Y $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$eq$../lib/eth/rtl/axis_gmii_tx.v:235$1322_Y $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$eq$../lib/eth/rtl/axis_gmii_tx.v:239$1323_Y $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$lt$../lib/eth/rtl/axis_gmii_tx.v:302$1328_Y $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$logic_and$../lib/eth/rtl/axis_gmii_tx.v:302$1329_Y $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$lt$../lib/eth/rtl/axis_gmii_tx.v:343$1337_Y $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$lt$../lib/eth/rtl/axis_gmii_tx.v:362$1340_Y }
  ctrl outputs: { $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$0\state_reg[2:0] $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6695_CMP $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6713_CMP $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6780_CMP $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6823_CMP $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6852_CMP $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6904_CMP $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7127_CMP $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7501_CMP }
  transition:      3'000 12'---00------- ->      3'000 11'00000000001
  transition:      3'000 12'--0010------ ->      3'000 11'00000000001
  transition:      3'000 12'--1010------ ->      3'001 11'00100000001
  transition:      3'000 12'---011------ ->      3'000 11'00000000001
  transition:      3'000 12'---1-------- ->      3'000 11'00000000001
  transition:      3'100 12'---00------- ->      3'100 11'10000010000
  transition:      3'100 12'---010--0--- ->      3'101 11'10100010000
  transition:      3'100 12'---010--1--- ->      3'100 11'10000010000
  transition:      3'100 12'---011------ ->      3'100 11'10000010000
  transition:      3'100 12'---1-------- ->      3'000 11'00000010000
  transition:      3'010 12'---00------- ->      3'010 11'01000000100
  transition:      3'010 12'--0010------ ->      3'110 11'11000000100
  transition:      3'010 12'-01010------ ->      3'010 11'01000000100
  transition:      3'010 12'011010------ ->      3'011 11'01100000100
  transition:      3'010 12'111010------ ->      3'111 11'11100000100
  transition:      3'010 12'---011------ ->      3'010 11'01000000100
  transition:      3'010 12'---1-------- ->      3'000 11'00000000100
  transition:      3'110 12'---00------- ->      3'110 11'11001000000
  transition:      3'110 12'--0010------ ->      3'110 11'11001000000
  transition:      3'110 12'-01010------ ->      3'110 11'11001000000
  transition:      3'110 12'-11010-----0 ->      3'000 11'00001000000
  transition:      3'110 12'-11010-----1 ->      3'111 11'11101000000
  transition:      3'110 12'---011------ ->      3'110 11'11001000000
  transition:      3'110 12'---1-------- ->      3'000 11'00001000000
  transition:      3'001 12'---00------- ->      3'001 11'00100000010
  transition:      3'001 12'---01000---- ->      3'001 11'00100000010
  transition:      3'001 12'---01001---- ->      3'010 11'01000000010
  transition:      3'001 12'---0101----- ->      3'001 11'00100000010
  transition:      3'001 12'---011------ ->      3'001 11'00100000010
  transition:      3'001 12'---1-------- ->      3'000 11'00000000010
  transition:      3'101 12'---00------- ->      3'101 11'10100100000
  transition:      3'101 12'---010----0- ->      3'111 11'11100100000
  transition:      3'101 12'---010----1- ->      3'101 11'10100100000
  transition:      3'101 12'---011------ ->      3'101 11'10100100000
  transition:      3'101 12'---1-------- ->      3'000 11'00000100000
  transition:      3'011 12'---00------- ->      3'011 11'01100001000
  transition:      3'011 12'---010---0-- ->      3'101 11'10100001000
  transition:      3'011 12'---010---1-- ->      3'100 11'10000001000
  transition:      3'011 12'---011------ ->      3'011 11'01100001000
  transition:      3'011 12'---1-------- ->      3'000 11'00000001000
  transition:      3'111 12'---00------- ->      3'111 11'11110000000
  transition:      3'111 12'---010-----0 ->      3'000 11'00010000000
  transition:      3'111 12'---010-----1 ->      3'111 11'11110000000
  transition:      3'111 12'---011------ ->      3'111 11'11110000000
  transition:      3'111 12'---1-------- ->      3'000 11'00010000000
Extracting FSM `\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.wr_state' from module `\fpga'.
  found $dff cell for state register: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procdff$13992
  root of input selection tree: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0\wr_state[1:0]
  found reset state: 2'01 (guessed from mux tree)
  found ctrl input: \rst_inst.rst_cpt [2]
  found state code: 2'01
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procmux$3443_CMP
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procmux$3447_CMP
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$eq$../lib/eth/rtl/arp_cache.v:191$1623_Y
  found state code: 2'00
  found ctrl output: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procmux$3447_CMP
  found ctrl output: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procmux$3443_CMP
  ctrl inputs: { $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$eq$../lib/eth/rtl/arp_cache.v:191$1623_Y \rst_inst.rst_cpt [2] }
  ctrl outputs: { $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0\wr_state[1:0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procmux$3443_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procmux$3447_CMP }
  transition:       2'00 2'-0 ->       2'01 4'0101
  transition:       2'00 2'-1 ->       2'00 4'0001
  transition:       2'01 2'-0 ->       2'01 4'0110
  transition:       2'01 2'01 ->       2'01 4'0110
  transition:       2'01 2'11 ->       2'00 4'0010
Extracting FSM `\ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.state_reg' from module `\fpga'.
  found $dff cell for state register: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14031
  root of input selection tree: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$0\state_reg[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \rst_inst.rst_cpt [2]
  found state code: 3'000
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3751_CMP
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3797_CMP
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3852_CMP
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4061_CMP
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4900_CMP
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$logic_and$../lib/eth/rtl/ip_eth_rx.v:328$1498_Y
  found state code: 3'100
  found ctrl input: \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tlast_reg
  found state code: 3'011
  found state code: 3'010
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$eq$../lib/eth/rtl/ip_eth_rx.v:409$1508_Y
  found state code: 3'001
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4120_CMP
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$logic_or$../lib/eth/rtl/ip_eth_rx.v:361$1502_Y
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$logic_and$../lib/eth/rtl/ip_eth_rx.v:314$1496_Y
  found ctrl output: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4900_CMP
  found ctrl output: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4061_CMP
  found ctrl output: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3852_CMP
  found ctrl output: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3797_CMP
  found ctrl output: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3751_CMP
  ctrl inputs: { \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tlast_reg $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$logic_and$../lib/eth/rtl/ip_eth_rx.v:314$1496_Y $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$logic_and$../lib/eth/rtl/ip_eth_rx.v:328$1498_Y $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$logic_or$../lib/eth/rtl/ip_eth_rx.v:361$1502_Y $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$eq$../lib/eth/rtl/ip_eth_rx.v:409$1508_Y $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4120_CMP \rst_inst.rst_cpt [2] }
  ctrl outputs: { $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$0\state_reg[2:0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3751_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3797_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3852_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4061_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4900_CMP }
  transition:      3'000 7'------0 ->      3'000 8'00000001
  transition:      3'000 7'-0----1 ->      3'000 8'00000001
  transition:      3'000 7'-1----1 ->      3'001 8'00100001
  transition:      3'100 7'------0 ->      3'000 8'00010000
  transition:      3'100 7'--0---1 ->      3'100 8'10010000
  transition:      3'100 7'0-1---1 ->      3'100 8'10010000
  transition:      3'100 7'1-1---1 ->      3'000 8'00010000
  transition:      3'010 7'------0 ->      3'000 8'00000100
  transition:      3'010 7'--0---1 ->      3'010 8'01000100
  transition:      3'010 7'0-1-0-1 ->      3'010 8'01000100
  transition:      3'010 7'0-1-1-1 ->      3'011 8'01100100
  transition:      3'010 7'1-1---1 ->      3'000 8'00000100
  transition:      3'001 7'------0 ->      3'000 8'00000010
  transition:      3'001 7'--0---1 ->      3'001 8'00100010
  transition:      3'001 7'0-1--01 ->      3'001 8'00100010
  transition:      3'001 7'0-10-11 ->      3'010 8'01000010
  transition:      3'001 7'0-11-11 ->      3'100 8'10000010
  transition:      3'001 7'1-1---1 ->      3'000 8'00000010
  transition:      3'011 7'------0 ->      3'000 8'00001000
  transition:      3'011 7'--0---1 ->      3'011 8'01101000
  transition:      3'011 7'0-1---1 ->      3'011 8'01101000
  transition:      3'011 7'1-1---1 ->      3'000 8'00001000
Extracting FSM `\ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.state_reg' from module `\fpga'.
  found $dff cell for state register: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procdff$14070
  root of input selection tree: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$0\state_reg[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \rst_inst.rst_cpt [2]
  found state code: 3'000
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5284_CMP
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5330_CMP
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5385_CMP
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5613_CMP
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5734_CMP
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$logic_and$../lib/eth/rtl/ip_eth_tx.v:294$1435_Y
  found state code: 3'100
  found ctrl input: \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_payload_axis_tlast_reg
  found state code: 3'011
  found state code: 3'010
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$eq$../lib/eth/rtl/ip_eth_tx.v:307$1439_Y
  found ctrl input: \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.m_eth_payload_axis_tready_int_reg
  found state code: 3'001
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5590_CMP
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$logic_and$../lib/eth/rtl/ip_eth_tx.v:204$1421_Y
  found ctrl output: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5734_CMP
  found ctrl output: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5613_CMP
  found ctrl output: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5385_CMP
  found ctrl output: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5330_CMP
  found ctrl output: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5284_CMP
  ctrl inputs: { \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.m_eth_payload_axis_tready_int_reg $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$logic_and$../lib/eth/rtl/ip_eth_tx.v:204$1421_Y $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$logic_and$../lib/eth/rtl/ip_eth_tx.v:294$1435_Y $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$eq$../lib/eth/rtl/ip_eth_tx.v:307$1439_Y $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5590_CMP \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_payload_axis_tlast_reg \rst_inst.rst_cpt [2] }
  ctrl outputs: { $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$0\state_reg[2:0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5284_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5330_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5385_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5613_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5734_CMP }
  transition:      3'000 7'------0 ->      3'000 8'00000001
  transition:      3'000 7'-0----1 ->      3'000 8'00000001
  transition:      3'000 7'-1----1 ->      3'001 8'00100001
  transition:      3'100 7'------0 ->      3'000 8'00010000
  transition:      3'100 7'--0---1 ->      3'100 8'10010000
  transition:      3'100 7'--1--01 ->      3'100 8'10010000
  transition:      3'100 7'--1--11 ->      3'000 8'00010000
  transition:      3'010 7'------0 ->      3'000 8'00000100
  transition:      3'010 7'--0---1 ->      3'010 8'01000100
  transition:      3'010 7'--10-01 ->      3'010 8'01000100
  transition:      3'010 7'--11-01 ->      3'011 8'01100100
  transition:      3'010 7'--1--11 ->      3'000 8'00000100
  transition:      3'001 7'------0 ->      3'000 8'00000010
  transition:      3'001 7'0-----1 ->      3'001 8'00100010
  transition:      3'001 7'1---0-1 ->      3'001 8'00100010
  transition:      3'001 7'1---1-1 ->      3'010 8'01000010
  transition:      3'011 7'------0 ->      3'000 8'00001000
  transition:      3'011 7'--0---1 ->      3'011 8'01101000
  transition:      3'011 7'--1--01 ->      3'011 8'01101000
  transition:      3'011 7'--1--11 ->      3'000 8'00001000
Extracting FSM `\ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.state_reg' from module `\fpga'.
  found $dff cell for state register: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procdff$14209
  root of input selection tree: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$0\state_reg[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst_inst.rst_cpt [2]
  found state code: 2'00
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procmux$8669_CMP
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procmux$8678_CMP
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procmux$8760_CMP
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$logic_and$../lib/eth/rtl/ip.v:321$1061_Y
  found state code: 2'10
  found ctrl input: \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_response_valid_reg
  found state code: 2'01
  found ctrl input: \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_hdr_valid_reg
  found ctrl output: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procmux$8669_CMP
  found ctrl output: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procmux$8678_CMP
  found ctrl output: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procmux$8760_CMP
  ctrl inputs: { $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$logic_and$../lib/eth/rtl/ip.v:321$1061_Y \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_response_valid_reg \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_hdr_valid_reg \rst_inst.rst_cpt [2] }
  ctrl outputs: { $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procmux$8760_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procmux$8678_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procmux$8669_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$0\state_reg[1:0] }
  transition:       2'00 4'---0 ->       2'00 5'10000
  transition:       2'00 4'--01 ->       2'00 5'10000
  transition:       2'00 4'--11 ->       2'01 5'10001
  transition:       2'10 4'---0 ->       2'00 5'00100
  transition:       2'10 4'0--1 ->       2'10 5'00110
  transition:       2'10 4'1--1 ->       2'00 5'00100
  transition:       2'01 4'---0 ->       2'00 5'01000
  transition:       2'01 4'-0-1 ->       2'01 5'01001
  transition:       2'01 4'-1-1 ->       2'10 5'01010
Extracting FSM `\ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.state_reg' from module `\fpga'.
  found $dff cell for state register: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procdff$14306
  root of input selection tree: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$0\state_reg[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \rst_inst.rst_cpt [2]
  found state code: 3'000
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10796_CMP
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10842_CMP
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10897_CMP
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11106_CMP
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11488_CMP
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$logic_and$../lib/eth/rtl/udp_ip_rx.v:283$794_Y
  found state code: 3'100
  found ctrl input: \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_payload_axis_tlast_reg
  found state code: 3'011
  found state code: 3'010
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$eq$../lib/eth/rtl/udp_ip_rx.v:338$801_Y
  found state code: 3'001
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11161_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$14538
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$logic_and$../lib/eth/rtl/udp_ip_rx.v:269$792_Y
  found ctrl output: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10796_CMP
  found ctrl output: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10842_CMP
  found ctrl output: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10897_CMP
  found ctrl output: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11106_CMP
  found ctrl output: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11488_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_mux$14538 $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11161_CMP $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$eq$../lib/eth/rtl/udp_ip_rx.v:338$801_Y $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$logic_and$../lib/eth/rtl/udp_ip_rx.v:283$794_Y $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$logic_and$../lib/eth/rtl/udp_ip_rx.v:269$792_Y \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_payload_axis_tlast_reg \rst_inst.rst_cpt [2] }
  ctrl outputs: { $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11488_CMP $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11106_CMP $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10897_CMP $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10842_CMP $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10796_CMP $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$0\state_reg[2:0] }
  transition:      3'000 7'------0 ->      3'000 8'10000000
  transition:      3'000 7'----0-1 ->      3'000 8'10000000
  transition:      3'000 7'----1-1 ->      3'001 8'10000001
  transition:      3'100 7'------0 ->      3'000 8'00001000
  transition:      3'100 7'---0--1 ->      3'100 8'00001100
  transition:      3'100 7'---1-01 ->      3'100 8'00001100
  transition:      3'100 7'---1-11 ->      3'000 8'00001000
  transition:      3'010 7'------0 ->      3'000 8'00100000
  transition:      3'010 7'---0--1 ->      3'010 8'00100010
  transition:      3'010 7'--01-01 ->      3'010 8'00100010
  transition:      3'010 7'--11-01 ->      3'011 8'00100011
  transition:      3'010 7'---1-11 ->      3'000 8'00100000
  transition:      3'001 7'------0 ->      3'000 8'01000000
  transition:      3'001 7'---0--1 ->      3'001 8'01000001
  transition:      3'001 7'00-1-01 -> INVALID_STATE(3'x) 8'01000xxx  <ignored invalid transition!>
  transition:      3'001 7'1--1-01 ->      3'001 8'01000001
  transition:      3'001 7'-1-1-01 ->      3'010 8'01000010
  transition:      3'001 7'---1-11 ->      3'000 8'01000000
  transition:      3'011 7'------0 ->      3'000 8'00010000
  transition:      3'011 7'---0--1 ->      3'011 8'00010011
  transition:      3'011 7'---1-01 ->      3'011 8'00010011
  transition:      3'011 7'---1-11 ->      3'000 8'00010000
Extracting FSM `\ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.state_reg' from module `\fpga'.
  found $dff cell for state register: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procdff$14344
  root of input selection tree: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$0\state_reg[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \rst_inst.rst_cpt [2]
  found state code: 3'000
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11805_CMP
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11851_CMP
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11906_CMP
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12121_CMP
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12215_CMP
  found ctrl input: \ethCore0.udp_payload_fifo.m_axis_tvalid_pipe_reg [1]
  found state code: 3'100
  found ctrl input: \ethCore0.udp_payload_fifo.m_axis_pipe_reg[1] [8]
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$logic_and$../lib/eth/rtl/udp_ip_tx.v:294$729_Y
  found state code: 3'011
  found state code: 3'010
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$eq$../lib/eth/rtl/udp_ip_tx.v:307$733_Y
  found ctrl input: \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_payload_axis_tready_int_reg
  found state code: 3'001
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12110_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$14558
  found ctrl input: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$logic_and$../lib/eth/rtl/udp_ip_tx.v:244$726_Y
  found ctrl output: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11805_CMP
  found ctrl output: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11851_CMP
  found ctrl output: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11906_CMP
  found ctrl output: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12121_CMP
  found ctrl output: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12215_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_mux$14558 $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12110_CMP $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$eq$../lib/eth/rtl/udp_ip_tx.v:307$733_Y $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$logic_and$../lib/eth/rtl/udp_ip_tx.v:294$729_Y $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$logic_and$../lib/eth/rtl/udp_ip_tx.v:244$726_Y \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_payload_axis_tready_int_reg \ethCore0.udp_payload_fifo.m_axis_pipe_reg[1] [8] \ethCore0.udp_payload_fifo.m_axis_tvalid_pipe_reg [1] \rst_inst.rst_cpt [2] }
  ctrl outputs: { $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12215_CMP $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12121_CMP $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11906_CMP $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11851_CMP $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11805_CMP $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$0\state_reg[2:0] }
  transition:      3'000 9'--------0 ->      3'000 8'10000000
  transition:      3'000 9'----0---1 ->      3'000 8'10000000
  transition:      3'000 9'----1---1 ->      3'001 8'10000001
  transition:      3'100 9'--------0 ->      3'000 8'00001000
  transition:      3'100 9'-------01 ->      3'100 8'00001100
  transition:      3'100 9'------011 ->      3'100 8'00001100
  transition:      3'100 9'------111 ->      3'000 8'00001000
  transition:      3'010 9'--------0 ->      3'000 8'00100000
  transition:      3'010 9'---0----1 ->      3'010 8'00100010
  transition:      3'010 9'--01--0-1 ->      3'010 8'00100010
  transition:      3'010 9'--11--0-1 ->      3'011 8'00100011
  transition:      3'010 9'---1--1-1 ->      3'000 8'00100000
  transition:      3'001 9'--------0 ->      3'000 8'01000000
  transition:      3'001 9'-----0--1 ->      3'001 8'01000001
  transition:      3'001 9'00---1--1 -> INVALID_STATE(3'x) 8'01000xxx  <ignored invalid transition!>
  transition:      3'001 9'1----1--1 ->      3'001 8'01000001
  transition:      3'001 9'-1---1--1 ->      3'010 8'01000010
  transition:      3'011 9'--------0 ->      3'000 8'00010000
  transition:      3'011 9'---0----1 ->      3'011 8'00010011
  transition:      3'011 9'---1--0-1 ->      3'011 8'00010011
  transition:      3'011 9'---1--1-1 ->      3'000 8'00010000

42.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.state_reg$14625' from module `\fpga'.
Optimizing FSM `$fsm$\ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.state_reg$14618' from module `\fpga'.
Optimizing FSM `$fsm$\ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.state_reg$14613' from module `\fpga'.
Optimizing FSM `$fsm$\ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.state_reg$14606' from module `\fpga'.
Optimizing FSM `$fsm$\ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.state_reg$14599' from module `\fpga'.
Optimizing FSM `$fsm$\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.wr_state$14595' from module `\fpga'.
Optimizing FSM `$fsm$\ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.state_reg$14585' from module `\fpga'.
Optimizing FSM `$fsm$\ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.state_reg$14579' from module `\fpga'.

42.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga..
Removed 127 unused cells and 127 unused wires.
<suppressed ~135 debug messages>

42.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.state_reg$14579' from module `\fpga'.
  Removing unused output signal $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6103_CMP.
  Removing unused output signal $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$0\state_reg[2:0] [0].
  Removing unused output signal $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$0\state_reg[2:0] [1].
  Removing unused output signal $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$0\state_reg[2:0] [2].
Optimizing FSM `$fsm$\ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.state_reg$14585' from module `\fpga'.
  Removing unused output signal $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$0\state_reg[2:0] [0].
  Removing unused output signal $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$0\state_reg[2:0] [1].
  Removing unused output signal $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$0\state_reg[2:0] [2].
Optimizing FSM `$fsm$\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.wr_state$14595' from module `\fpga'.
  Removing unused output signal $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0\wr_state[1:0] [0].
  Removing unused output signal $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$0\wr_state[1:0] [1].
Optimizing FSM `$fsm$\ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.state_reg$14599' from module `\fpga'.
  Removing unused output signal $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$0\state_reg[2:0] [0].
  Removing unused output signal $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$0\state_reg[2:0] [1].
  Removing unused output signal $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$0\state_reg[2:0] [2].
Optimizing FSM `$fsm$\ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.state_reg$14606' from module `\fpga'.
  Removing unused output signal $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$0\state_reg[2:0] [0].
  Removing unused output signal $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$0\state_reg[2:0] [1].
  Removing unused output signal $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$0\state_reg[2:0] [2].
Optimizing FSM `$fsm$\ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.state_reg$14613' from module `\fpga'.
  Removing unused output signal $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$0\state_reg[1:0] [0].
  Removing unused output signal $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$0\state_reg[1:0] [1].
Optimizing FSM `$fsm$\ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.state_reg$14618' from module `\fpga'.
  Removing unused output signal $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$0\state_reg[2:0] [0].
  Removing unused output signal $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$0\state_reg[2:0] [1].
  Removing unused output signal $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$0\state_reg[2:0] [2].
Optimizing FSM `$fsm$\ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.state_reg$14625' from module `\fpga'.
  Removing unused output signal $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$0\state_reg[2:0] [0].
  Removing unused output signal $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$0\state_reg[2:0] [1].
  Removing unused output signal $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$0\state_reg[2:0] [2].

42.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.state_reg$14579' from module `\fpga' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ---1
  010 -> --1-
  001 -> -1--
  011 -> 1---
Recoding FSM `$fsm$\ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.state_reg$14585' from module `\fpga' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> -------1
  100 -> ------1-
  010 -> -----1--
  110 -> ----1---
  001 -> ---1----
  101 -> --1-----
  011 -> -1------
  111 -> 1-------
Recoding FSM `$fsm$\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.wr_state$14595' from module `\fpga' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> 1-
  01 -> -1
Recoding FSM `$fsm$\ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.state_reg$14599' from module `\fpga' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.state_reg$14606' from module `\fpga' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.state_reg$14613' from module `\fpga' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.state_reg$14618' from module `\fpga' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.state_reg$14625' from module `\fpga' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----

42.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.state_reg$14579' from module `fpga':
-------------------------------------

  Information on FSM $fsm$\ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.state_reg$14579 (\ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.state_reg):

  Number of input signals:    5
  Number of output signals:   3
  Number of state bits:       4

  Input signals:
    0: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$logic_and$../lib/eth/rtl/axis_gmii_rx.v:210$1368_Y
    1: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$logic_and$../lib/eth/rtl/axis_gmii_rx.v:191$1367_Y
    2: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$logic_and$../lib/eth/rtl/axis_gmii_rx.v:181$1363_Y
    3: \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.gmii_rx_dv
    4: \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.rgmii_phy_if_inst.rx_rst_reg [0]

  Output signals:
    0: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6451_CMP
    1: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6386_CMP
    2: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6125_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'0-00-   ->     0 3'010
      1:     0 5'0-1--   ->     0 3'010
      2:     0 5'1----   ->     0 3'010
      3:     0 5'0-01-   ->     3 3'010
      4:     1 5'000--   ->     0 3'000
      5:     1 5'1----   ->     0 3'000
      6:     1 5'010--   ->     1 3'000
      7:     1 5'0-1--   ->     1 3'000
      8:     2 5'000-0   ->     0 3'100
      9:     2 5'1----   ->     0 3'100
     10:     2 5'0-0-1   ->     1 3'100
     11:     2 5'010-0   ->     2 3'100
     12:     2 5'0-1--   ->     2 3'100
     13:     3 5'1----   ->     0 3'001
     14:     3 5'0-0--   ->     2 3'001
     15:     3 5'0-1--   ->     3 3'001

-------------------------------------

FSM `$fsm$\ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.state_reg$14585' from module `fpga':
-------------------------------------

  Information on FSM $fsm$\ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.state_reg$14585 (\ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.state_reg):

  Number of input signals:   12
  Number of output signals:   8
  Number of state bits:       8

  Input signals:
    0: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$lt$../lib/eth/rtl/axis_gmii_tx.v:362$1340_Y
    1: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$lt$../lib/eth/rtl/axis_gmii_tx.v:343$1337_Y
    2: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$logic_and$../lib/eth/rtl/axis_gmii_tx.v:302$1329_Y
    3: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$lt$../lib/eth/rtl/axis_gmii_tx.v:302$1328_Y
    4: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$eq$../lib/eth/rtl/axis_gmii_tx.v:239$1323_Y
    5: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$eq$../lib/eth/rtl/axis_gmii_tx.v:235$1322_Y
    6: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$logic_and$../lib/eth/rtl/axis_gmii_tx.v:201$1320_Y
    7: \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.clk_enable
    8: \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.rgmii_phy_if_inst.tx_rst_reg [0]
    9: \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.m_axis_tvalid_pipe_reg [1]
   10: \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.m_axis_pipe_reg[1] [8]
   11: \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.m_axis_pipe_reg[1] [9]

  Output signals:
    0: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7501_CMP
    1: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7127_CMP
    2: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6904_CMP
    3: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6852_CMP
    4: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6823_CMP
    5: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6780_CMP
    6: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6713_CMP
    7: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6695_CMP

  State encoding:
    0: 8'-------1  <RESET STATE>
    1: 8'------1-
    2: 8'-----1--
    3: 8'----1---
    4: 8'---1----
    5: 8'--1-----
    6: 8'-1------
    7: 8'1-------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 12'--0010------   ->     0 8'00000001
      1:     0 12'---011------   ->     0 8'00000001
      2:     0 12'---00-------   ->     0 8'00000001
      3:     0 12'---1--------   ->     0 8'00000001
      4:     0 12'--1010------   ->     4 8'00000001
      5:     1 12'---1--------   ->     0 8'00010000
      6:     1 12'---010--1---   ->     1 8'00010000
      7:     1 12'---011------   ->     1 8'00010000
      8:     1 12'---00-------   ->     1 8'00010000
      9:     1 12'---010--0---   ->     5 8'00010000
     10:     2 12'---1--------   ->     0 8'00000100
     11:     2 12'-01010------   ->     2 8'00000100
     12:     2 12'---011------   ->     2 8'00000100
     13:     2 12'---00-------   ->     2 8'00000100
     14:     2 12'--0010------   ->     3 8'00000100
     15:     2 12'011010------   ->     6 8'00000100
     16:     2 12'111010------   ->     7 8'00000100
     17:     3 12'-11010-----0   ->     0 8'01000000
     18:     3 12'---1--------   ->     0 8'01000000
     19:     3 12'--0010------   ->     3 8'01000000
     20:     3 12'-01010------   ->     3 8'01000000
     21:     3 12'---011------   ->     3 8'01000000
     22:     3 12'---00-------   ->     3 8'01000000
     23:     3 12'-11010-----1   ->     7 8'01000000
     24:     4 12'---1--------   ->     0 8'00000010
     25:     4 12'---01001----   ->     2 8'00000010
     26:     4 12'---01000----   ->     4 8'00000010
     27:     4 12'---0101-----   ->     4 8'00000010
     28:     4 12'---011------   ->     4 8'00000010
     29:     4 12'---00-------   ->     4 8'00000010
     30:     5 12'---1--------   ->     0 8'00100000
     31:     5 12'---010----1-   ->     5 8'00100000
     32:     5 12'---011------   ->     5 8'00100000
     33:     5 12'---00-------   ->     5 8'00100000
     34:     5 12'---010----0-   ->     7 8'00100000
     35:     6 12'---1--------   ->     0 8'00001000
     36:     6 12'---010---1--   ->     1 8'00001000
     37:     6 12'---010---0--   ->     5 8'00001000
     38:     6 12'---011------   ->     6 8'00001000
     39:     6 12'---00-------   ->     6 8'00001000
     40:     7 12'---010-----0   ->     0 8'10000000
     41:     7 12'---1--------   ->     0 8'10000000
     42:     7 12'---010-----1   ->     7 8'10000000
     43:     7 12'---011------   ->     7 8'10000000
     44:     7 12'---00-------   ->     7 8'10000000

-------------------------------------

FSM `$fsm$\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.wr_state$14595' from module `fpga':
-------------------------------------

  Information on FSM $fsm$\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.wr_state$14595 (\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.wr_state):

  Number of input signals:    2
  Number of output signals:   2
  Number of state bits:       2

  Input signals:
    0: \rst_inst.rst_cpt [2]
    1: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$eq$../lib/eth/rtl/arp_cache.v:191$1623_Y

  Output signals:
    0: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procmux$3447_CMP
    1: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procmux$3443_CMP

  State encoding:
    0:       2'1-
    1:       2'-1  <RESET STATE>

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'-1   ->     0 2'01
      1:     0 2'-0   ->     1 2'01
      2:     1 2'11   ->     0 2'10
      3:     1 2'-0   ->     1 2'10
      4:     1 2'01   ->     1 2'10

-------------------------------------

FSM `$fsm$\ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.state_reg$14599' from module `fpga':
-------------------------------------

  Information on FSM $fsm$\ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.state_reg$14599 (\ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.state_reg):

  Number of input signals:    7
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: \rst_inst.rst_cpt [2]
    1: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4120_CMP
    2: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$eq$../lib/eth/rtl/ip_eth_rx.v:409$1508_Y
    3: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$logic_or$../lib/eth/rtl/ip_eth_rx.v:361$1502_Y
    4: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$logic_and$../lib/eth/rtl/ip_eth_rx.v:328$1498_Y
    5: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$logic_and$../lib/eth/rtl/ip_eth_rx.v:314$1496_Y
    6: \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tlast_reg

  Output signals:
    0: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4900_CMP
    1: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4061_CMP
    2: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3852_CMP
    3: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3797_CMP
    4: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3751_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 7'------0   ->     0 5'00001
      1:     0 7'-0----1   ->     0 5'00001
      2:     0 7'-1----1   ->     3 5'00001
      3:     1 7'------0   ->     0 5'10000
      4:     1 7'1-1---1   ->     0 5'10000
      5:     1 7'--0---1   ->     1 5'10000
      6:     1 7'0-1---1   ->     1 5'10000
      7:     2 7'------0   ->     0 5'00100
      8:     2 7'1-1---1   ->     0 5'00100
      9:     2 7'0-1-0-1   ->     2 5'00100
     10:     2 7'--0---1   ->     2 5'00100
     11:     2 7'0-1-1-1   ->     4 5'00100
     12:     3 7'------0   ->     0 5'00010
     13:     3 7'1-1---1   ->     0 5'00010
     14:     3 7'0-11-11   ->     1 5'00010
     15:     3 7'0-10-11   ->     2 5'00010
     16:     3 7'0-1--01   ->     3 5'00010
     17:     3 7'--0---1   ->     3 5'00010
     18:     4 7'------0   ->     0 5'01000
     19:     4 7'1-1---1   ->     0 5'01000
     20:     4 7'--0---1   ->     4 5'01000
     21:     4 7'0-1---1   ->     4 5'01000

-------------------------------------

FSM `$fsm$\ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.state_reg$14606' from module `fpga':
-------------------------------------

  Information on FSM $fsm$\ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.state_reg$14606 (\ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.state_reg):

  Number of input signals:    7
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: \rst_inst.rst_cpt [2]
    1: \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_payload_axis_tlast_reg
    2: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5590_CMP
    3: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$eq$../lib/eth/rtl/ip_eth_tx.v:307$1439_Y
    4: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$logic_and$../lib/eth/rtl/ip_eth_tx.v:294$1435_Y
    5: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$logic_and$../lib/eth/rtl/ip_eth_tx.v:204$1421_Y
    6: \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.m_eth_payload_axis_tready_int_reg

  Output signals:
    0: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5734_CMP
    1: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5613_CMP
    2: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5385_CMP
    3: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5330_CMP
    4: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5284_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 7'------0   ->     0 5'00001
      1:     0 7'-0----1   ->     0 5'00001
      2:     0 7'-1----1   ->     3 5'00001
      3:     1 7'------0   ->     0 5'10000
      4:     1 7'--1--11   ->     0 5'10000
      5:     1 7'--1--01   ->     1 5'10000
      6:     1 7'--0---1   ->     1 5'10000
      7:     2 7'------0   ->     0 5'00100
      8:     2 7'--1--11   ->     0 5'00100
      9:     2 7'--10-01   ->     2 5'00100
     10:     2 7'--0---1   ->     2 5'00100
     11:     2 7'--11-01   ->     4 5'00100
     12:     3 7'------0   ->     0 5'00010
     13:     3 7'1---1-1   ->     2 5'00010
     14:     3 7'1---0-1   ->     3 5'00010
     15:     3 7'0-----1   ->     3 5'00010
     16:     4 7'------0   ->     0 5'01000
     17:     4 7'--1--11   ->     0 5'01000
     18:     4 7'--1--01   ->     4 5'01000
     19:     4 7'--0---1   ->     4 5'01000

-------------------------------------

FSM `$fsm$\ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.state_reg$14613' from module `fpga':
-------------------------------------

  Information on FSM $fsm$\ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.state_reg$14613 (\ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.state_reg):

  Number of input signals:    4
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \rst_inst.rst_cpt [2]
    1: \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_hdr_valid_reg
    2: \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_response_valid_reg
    3: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$logic_and$../lib/eth/rtl/ip.v:321$1061_Y

  Output signals:
    0: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procmux$8669_CMP
    1: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procmux$8678_CMP
    2: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procmux$8760_CMP

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 3'100
      1:     0 4'--01   ->     0 3'100
      2:     0 4'--11   ->     2 3'100
      3:     1 4'---0   ->     0 3'001
      4:     1 4'1--1   ->     0 3'001
      5:     1 4'0--1   ->     1 3'001
      6:     2 4'---0   ->     0 3'010
      7:     2 4'-1-1   ->     1 3'010
      8:     2 4'-0-1   ->     2 3'010

-------------------------------------

FSM `$fsm$\ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.state_reg$14618' from module `fpga':
-------------------------------------

  Information on FSM $fsm$\ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.state_reg$14618 (\ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.state_reg):

  Number of input signals:    7
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: \rst_inst.rst_cpt [2]
    1: \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_payload_axis_tlast_reg
    2: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$logic_and$../lib/eth/rtl/udp_ip_rx.v:269$792_Y
    3: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$logic_and$../lib/eth/rtl/udp_ip_rx.v:283$794_Y
    4: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$eq$../lib/eth/rtl/udp_ip_rx.v:338$801_Y
    5: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11161_CMP
    6: $auto$opt_reduce.cc:134:opt_mux$14538

  Output signals:
    0: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10796_CMP
    1: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10842_CMP
    2: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10897_CMP
    3: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11106_CMP
    4: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11488_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 7'------0   ->     0 5'10000
      1:     0 7'----0-1   ->     0 5'10000
      2:     0 7'----1-1   ->     3 5'10000
      3:     1 7'------0   ->     0 5'00001
      4:     1 7'---1-11   ->     0 5'00001
      5:     1 7'---1-01   ->     1 5'00001
      6:     1 7'---0--1   ->     1 5'00001
      7:     2 7'------0   ->     0 5'00100
      8:     2 7'---1-11   ->     0 5'00100
      9:     2 7'--01-01   ->     2 5'00100
     10:     2 7'---0--1   ->     2 5'00100
     11:     2 7'--11-01   ->     4 5'00100
     12:     3 7'------0   ->     0 5'01000
     13:     3 7'---1-11   ->     0 5'01000
     14:     3 7'-1-1-01   ->     2 5'01000
     15:     3 7'1--1-01   ->     3 5'01000
     16:     3 7'---0--1   ->     3 5'01000
     17:     4 7'------0   ->     0 5'00010
     18:     4 7'---1-11   ->     0 5'00010
     19:     4 7'---1-01   ->     4 5'00010
     20:     4 7'---0--1   ->     4 5'00010

-------------------------------------

FSM `$fsm$\ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.state_reg$14625' from module `fpga':
-------------------------------------

  Information on FSM $fsm$\ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.state_reg$14625 (\ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.state_reg):

  Number of input signals:    9
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: \rst_inst.rst_cpt [2]
    1: \ethCore0.udp_payload_fifo.m_axis_tvalid_pipe_reg [1]
    2: \ethCore0.udp_payload_fifo.m_axis_pipe_reg[1] [8]
    3: \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_payload_axis_tready_int_reg
    4: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$logic_and$../lib/eth/rtl/udp_ip_tx.v:244$726_Y
    5: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$logic_and$../lib/eth/rtl/udp_ip_tx.v:294$729_Y
    6: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$eq$../lib/eth/rtl/udp_ip_tx.v:307$733_Y
    7: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12110_CMP
    8: $auto$opt_reduce.cc:134:opt_mux$14558

  Output signals:
    0: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11805_CMP
    1: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11851_CMP
    2: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11906_CMP
    3: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12121_CMP
    4: $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12215_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 9'--------0   ->     0 5'10000
      1:     0 9'----0---1   ->     0 5'10000
      2:     0 9'----1---1   ->     3 5'10000
      3:     1 9'--------0   ->     0 5'00001
      4:     1 9'------111   ->     0 5'00001
      5:     1 9'-------01   ->     1 5'00001
      6:     1 9'------011   ->     1 5'00001
      7:     2 9'--------0   ->     0 5'00100
      8:     2 9'---1--1-1   ->     0 5'00100
      9:     2 9'--01--0-1   ->     2 5'00100
     10:     2 9'---0----1   ->     2 5'00100
     11:     2 9'--11--0-1   ->     4 5'00100
     12:     3 9'--------0   ->     0 5'01000
     13:     3 9'-1---1--1   ->     2 5'01000
     14:     3 9'-----0--1   ->     3 5'01000
     15:     3 9'1----1--1   ->     3 5'01000
     16:     4 9'--------0   ->     0 5'00010
     17:     4 9'---1--1-1   ->     0 5'00010
     18:     4 9'---1--0-1   ->     4 5'00010
     19:     4 9'---0----1   ->     4 5'00010

-------------------------------------

42.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.state_reg$14579' from module `\fpga'.
Mapping FSM `$fsm$\ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.state_reg$14585' from module `\fpga'.
Mapping FSM `$fsm$\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.wr_state$14595' from module `\fpga'.
Mapping FSM `$fsm$\ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.state_reg$14599' from module `\fpga'.
Mapping FSM `$fsm$\ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.state_reg$14606' from module `\fpga'.
Mapping FSM `$fsm$\ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.state_reg$14613' from module `\fpga'.
Mapping FSM `$fsm$\ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.state_reg$14618' from module `\fpga'.
Mapping FSM `$fsm$\ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.state_reg$14625' from module `\fpga'.

42.14. Executing OPT pass (performing simple optimizations).

42.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga.
<suppressed ~21 debug messages>

42.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga'.
<suppressed ~114 debug messages>
Removed a total of 38 cells.

42.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~532 debug messages>

42.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga.
Performed a total of 0 changes.

42.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga'.
Removed a total of 0 cells.

42.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$14496 ($dff) from module fpga (D = \cpt_next_s, Q = \cpt_s, rval = 24'000000000000000000000000).
Adding SRST signal on $procdff$14495 ($dff) from module fpga (D = $procmux$13924_Y, Q = \led_o, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$15170 ($sdff) from module fpga (D = $not$../rtl/fpga.v:37$231_Y, Q = \led_o).
Adding EN signal on $flatten\rst_inst.$procdff$14492 ($dff) from module fpga (D = $flatten\rst_inst.$add$../rtl/rst_gen.v:16$258_Y, Q = \rst_inst.rst_cpt).
Adding EN signal on $flatten\ethCore0.\udp_payload_fifo.$procdff$14483 ($dff) from module fpga (D = 14'00000000000000, Q = \ethCore0.udp_payload_fifo.wr_ptr_cur_reg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$15173 ($dffe) from module fpga.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$15173 ($dffe) from module fpga.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:744:run$15173 ($dffe) from module fpga.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:744:run$15173 ($dffe) from module fpga.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:744:run$15173 ($dffe) from module fpga.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:744:run$15173 ($dffe) from module fpga.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:744:run$15173 ($dffe) from module fpga.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:744:run$15173 ($dffe) from module fpga.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:744:run$15173 ($dffe) from module fpga.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:744:run$15173 ($dffe) from module fpga.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:744:run$15173 ($dffe) from module fpga.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:744:run$15173 ($dffe) from module fpga.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:744:run$15173 ($dffe) from module fpga.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:744:run$15173 ($dffe) from module fpga.
Adding SRST signal on $flatten\ethCore0.\udp_payload_fifo.$procdff$14482 ($dff) from module fpga (D = $flatten\ethCore0.\udp_payload_fifo.$procmux$13895_Y, Q = \ethCore0.udp_payload_fifo.wr_ptr_reg, rval = 14'00000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$15174 ($sdff) from module fpga (D = $flatten\ethCore0.\udp_payload_fifo.$procmux$13895_Y, Q = \ethCore0.udp_payload_fifo.wr_ptr_reg).
Adding EN signal on $flatten\ethCore0.\udp_payload_fifo.$procdff$14481 ($dff) from module fpga (D = \ethCore0.udp_payload_fifo.m_axis_pipe_reg[0], Q = \ethCore0.udp_payload_fifo.m_axis_pipe_reg[1]).
Adding EN signal on $flatten\ethCore0.\udp_payload_fifo.$procdff$14480 ($dff) from module fpga (D = $flatten\ethCore0.\udp_payload_fifo.$memrd$\mem$../lib/eth/lib/axis/rtl/axis_fifo.v:289$290_DATA, Q = \ethCore0.udp_payload_fifo.m_axis_pipe_reg[0]).
Adding SRST signal on $flatten\ethCore0.\udp_payload_fifo.$procdff$14478 ($dff) from module fpga (D = { $flatten\ethCore0.\udp_payload_fifo.$procmux$13838_Y $flatten\ethCore0.\udp_payload_fifo.$procmux$13846_Y }, Q = \ethCore0.udp_payload_fifo.m_axis_tvalid_pipe_reg, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$15180 ($sdff) from module fpga (D = $flatten\ethCore0.\udp_payload_fifo.$procmux$13846_Y, Q = \ethCore0.udp_payload_fifo.m_axis_tvalid_pipe_reg [0]).
Adding EN signal on $auto$opt_dff.cc:682:run$15180 ($sdff) from module fpga (D = $flatten\ethCore0.\udp_payload_fifo.$procmux$13838_Y, Q = \ethCore0.udp_payload_fifo.m_axis_tvalid_pipe_reg [1]).
Adding SRST signal on $flatten\ethCore0.\udp_payload_fifo.$procdff$14477 ($dff) from module fpga (D = $flatten\ethCore0.\udp_payload_fifo.$procmux$13856_Y, Q = \ethCore0.udp_payload_fifo.rd_ptr_reg, rval = 14'00000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$15187 ($sdff) from module fpga (D = $flatten\ethCore0.\udp_payload_fifo.$add$../lib/eth/lib/axis/rtl/axis_fifo.v:293$292_Y [13:0], Q = \ethCore0.udp_payload_fifo.rd_ptr_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procdff$14367 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.s_udp_payload_axis_tready_next, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.s_udp_payload_axis_tready_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procdff$14366 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.s_udp_hdr_ready_next, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.s_udp_hdr_ready_reg, rval = 1'0).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procdff$14365 ($dff) from module fpga (D = 16'0000000000000000, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.udp_checksum_reg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$15195 ($dffe) from module fpga.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$15195 ($dffe) from module fpga.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:744:run$15195 ($dffe) from module fpga.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:744:run$15195 ($dffe) from module fpga.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:744:run$15195 ($dffe) from module fpga.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:744:run$15195 ($dffe) from module fpga.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:744:run$15195 ($dffe) from module fpga.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:744:run$15195 ($dffe) from module fpga.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:744:run$15195 ($dffe) from module fpga.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:744:run$15195 ($dffe) from module fpga.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:744:run$15195 ($dffe) from module fpga.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:744:run$15195 ($dffe) from module fpga.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:744:run$15195 ($dffe) from module fpga.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:744:run$15195 ($dffe) from module fpga.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:744:run$15195 ($dffe) from module fpga.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:744:run$15195 ($dffe) from module fpga.
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procdff$14364 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.m_udp_length_reg, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.udp_length_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procdff$14363 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.m_udp_source_port_reg, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.udp_dest_port_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procdff$14362 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.m_udp_dest_port_reg, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.udp_source_port_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procdff$14361 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_payload_axis_tdata_int, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.last_word_data_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procdff$14360 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.word_count_next, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.word_count_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procdff$14359 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.hdr_ptr_next, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.hdr_ptr_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procdff$14358 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.m_ip_source_ip_reg, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procdff$14357 ($dff) from module fpga (D = 32'11000000101010000000001010000000, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_source_ip_reg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$15215 ($dffe) from module fpga.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$15215 ($dffe) from module fpga.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:744:run$15215 ($dffe) from module fpga.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:744:run$15215 ($dffe) from module fpga.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:744:run$15215 ($dffe) from module fpga.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:744:run$15215 ($dffe) from module fpga.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:744:run$15215 ($dffe) from module fpga.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:744:run$15215 ($dffe) from module fpga.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:744:run$15215 ($dffe) from module fpga.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:744:run$15215 ($dffe) from module fpga.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:744:run$15215 ($dffe) from module fpga.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:744:run$15215 ($dffe) from module fpga.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:744:run$15215 ($dffe) from module fpga.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:744:run$15215 ($dffe) from module fpga.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:744:run$15215 ($dffe) from module fpga.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:744:run$15215 ($dffe) from module fpga.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:744:run$15215 ($dffe) from module fpga.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:744:run$15215 ($dffe) from module fpga.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:744:run$15215 ($dffe) from module fpga.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:744:run$15215 ($dffe) from module fpga.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:744:run$15215 ($dffe) from module fpga.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:744:run$15215 ($dffe) from module fpga.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:744:run$15215 ($dffe) from module fpga.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:744:run$15215 ($dffe) from module fpga.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:744:run$15215 ($dffe) from module fpga.
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procdff$14355 ($dff) from module fpga (D = 8'00010001, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_protocol_reg).
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$15216 ($dffe) from module fpga.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:744:run$15216 ($dffe) from module fpga.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:744:run$15216 ($dffe) from module fpga.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:744:run$15216 ($dffe) from module fpga.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:744:run$15216 ($dffe) from module fpga.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:744:run$15216 ($dffe) from module fpga.
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procdff$14354 ($dff) from module fpga (D = 8'01000000, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_ttl_reg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$15217 ($dffe) from module fpga.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$15217 ($dffe) from module fpga.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:744:run$15217 ($dffe) from module fpga.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:744:run$15217 ($dffe) from module fpga.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:744:run$15217 ($dffe) from module fpga.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:744:run$15217 ($dffe) from module fpga.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:744:run$15217 ($dffe) from module fpga.
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procdff$14350 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$add$../lib/eth/rtl/udp_ip_tx.v:392$740_Y [15:0], Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_length_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procdff$14349 ($dff) from module fpga (D = 2'00, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_ecn_reg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$15219 ($dffe) from module fpga.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$15219 ($dffe) from module fpga.
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procdff$14348 ($dff) from module fpga (D = 6'000000, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dscp_reg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$15220 ($dffe) from module fpga.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$15220 ($dffe) from module fpga.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:744:run$15220 ($dffe) from module fpga.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:744:run$15220 ($dffe) from module fpga.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:744:run$15220 ($dffe) from module fpga.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:744:run$15220 ($dffe) from module fpga.
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procdff$14345 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_hdr_valid_next, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_hdr_valid_reg, rval = 1'0).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procdff$14339 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_payload_axis_tuser_int, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.temp_m_ip_payload_axis_tuser_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procdff$14338 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_payload_axis_tlast_int, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.temp_m_ip_payload_axis_tlast_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procdff$14337 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.temp_m_ip_payload_axis_tvalid_next, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.temp_m_ip_payload_axis_tvalid_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$15224 ($sdff) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.temp_m_ip_payload_axis_tvalid_next, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.temp_m_ip_payload_axis_tvalid_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procdff$14336 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_payload_axis_tdata_int, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.temp_m_ip_payload_axis_tdata_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procdff$14335 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$0\m_ip_payload_axis_tuser_reg[0:0], Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_payload_axis_tuser_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procdff$14334 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$0\m_ip_payload_axis_tlast_reg[0:0], Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_payload_axis_tlast_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procdff$14333 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_payload_axis_tvalid_next, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_payload_axis_tvalid_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$15239 ($sdff) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_payload_axis_tvalid_next, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_payload_axis_tvalid_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procdff$14332 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$0\m_ip_payload_axis_tdata_reg[7:0], Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_payload_axis_tdata_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procdff$14331 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_payload_axis_tready_int_early, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_payload_axis_tready_int_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procdff$14330 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.s_ip_payload_axis_tready_next, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.s_ip_payload_axis_tready_reg, rval = 1'0).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procdff$14328 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_payload_axis_tdata_reg, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.m_udp_length_reg [7:0]).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procdff$14328 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_payload_axis_tdata_reg, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.m_udp_length_reg [15:8]).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procdff$14327 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_payload_axis_tdata_reg, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.m_udp_dest_port_reg [7:0]).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procdff$14327 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_payload_axis_tdata_reg, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.m_udp_dest_port_reg [15:8]).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procdff$14326 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_payload_axis_tdata_reg, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.m_udp_source_port_reg [7:0]).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procdff$14326 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_payload_axis_tdata_reg, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.m_udp_source_port_reg [15:8]).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procdff$14325 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.m_udp_hdr_valid_next, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.m_udp_hdr_valid_reg, rval = 1'0).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procdff$14323 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.m_udp_payload_axis_tdata_int, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.last_word_data_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procdff$14322 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.word_count_next, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.word_count_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procdff$14321 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.hdr_ptr_next, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.hdr_ptr_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procdff$14319 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_source_ip_reg, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.m_ip_source_ip_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procdff$14307 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.s_ip_hdr_ready_next, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.s_ip_hdr_ready_reg, rval = 1'0).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procdff$14300 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.m_udp_payload_axis_tuser_int, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.temp_m_udp_payload_axis_tuser_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procdff$14299 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.m_udp_payload_axis_tlast_int, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.temp_m_udp_payload_axis_tlast_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procdff$14298 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.temp_m_udp_payload_axis_tvalid_next, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.temp_m_udp_payload_axis_tvalid_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$15278 ($sdff) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.temp_m_udp_payload_axis_tvalid_next, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.temp_m_udp_payload_axis_tvalid_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procdff$14297 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.m_udp_payload_axis_tdata_int, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.temp_m_udp_payload_axis_tdata_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procdff$14296 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$0\m_udp_payload_axis_tuser_reg[0:0], Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.m_udp_payload_axis_tuser_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procdff$14295 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$0\m_udp_payload_axis_tlast_reg[0:0], Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.m_udp_payload_axis_tlast_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procdff$14294 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.m_udp_payload_axis_tvalid_next, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.m_udp_payload_axis_tvalid_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$15293 ($sdff) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.m_udp_payload_axis_tvalid_next, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.m_udp_payload_axis_tvalid_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procdff$14293 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$0\m_udp_payload_axis_tdata_reg[7:0], Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.m_udp_payload_axis_tdata_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procdff$14292 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.m_udp_payload_axis_tready_int_early, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.m_udp_payload_axis_tready_int_reg, rval = 1'0).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procdff$14087 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.ip_dest_ip_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procdff$14086 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_source_ip_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.ip_source_ip_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procdff$14085 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_protocol_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.ip_protocol_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procdff$14084 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_ttl_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.ip_ttl_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procdff$14083 ($dff) from module fpga (D = 13'0000000000000, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.ip_fragment_offset_reg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$15309 ($dffe) from module fpga.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$15309 ($dffe) from module fpga.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:744:run$15309 ($dffe) from module fpga.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:744:run$15309 ($dffe) from module fpga.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:744:run$15309 ($dffe) from module fpga.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:744:run$15309 ($dffe) from module fpga.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:744:run$15309 ($dffe) from module fpga.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:744:run$15309 ($dffe) from module fpga.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:744:run$15309 ($dffe) from module fpga.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:744:run$15309 ($dffe) from module fpga.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:744:run$15309 ($dffe) from module fpga.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:744:run$15309 ($dffe) from module fpga.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:744:run$15309 ($dffe) from module fpga.
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procdff$14082 ($dff) from module fpga (D = 3'010, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.ip_flags_reg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$15310 ($dffe) from module fpga.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:744:run$15310 ($dffe) from module fpga.
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procdff$14081 ($dff) from module fpga (D = 16'0000000000000000, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.ip_identification_reg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$15311 ($dffe) from module fpga.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$15311 ($dffe) from module fpga.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:744:run$15311 ($dffe) from module fpga.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:744:run$15311 ($dffe) from module fpga.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:744:run$15311 ($dffe) from module fpga.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:744:run$15311 ($dffe) from module fpga.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:744:run$15311 ($dffe) from module fpga.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:744:run$15311 ($dffe) from module fpga.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:744:run$15311 ($dffe) from module fpga.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:744:run$15311 ($dffe) from module fpga.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:744:run$15311 ($dffe) from module fpga.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:744:run$15311 ($dffe) from module fpga.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:744:run$15311 ($dffe) from module fpga.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:744:run$15311 ($dffe) from module fpga.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:744:run$15311 ($dffe) from module fpga.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:744:run$15311 ($dffe) from module fpga.
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procdff$14080 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_length_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.ip_length_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procdff$14079 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.s_ip_ecn_latch, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.ip_ecn_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procdff$14078 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dscp_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.ip_dscp_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procdff$14077 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$3\hdr_sum_next[19:0], Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.hdr_sum_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procdff$14076 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.s_ip_payload_axis_tready_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.s_ip_payload_axis_tready_reg, rval = 1'0).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procdff$14074 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.m_eth_payload_axis_tdata_int, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.last_word_data_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procdff$14073 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.word_count_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.word_count_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procdff$14072 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.hdr_ptr_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.hdr_ptr_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procdff$14071 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.s_ip_hdr_ready_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.s_ip_hdr_ready_reg, rval = 1'0).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procdff$14069 ($dff) from module fpga (D = 16'0000100000000000, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.m_eth_type_reg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$15337 ($dffe) from module fpga.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$15337 ($dffe) from module fpga.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:744:run$15337 ($dffe) from module fpga.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:744:run$15337 ($dffe) from module fpga.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:744:run$15337 ($dffe) from module fpga.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:744:run$15337 ($dffe) from module fpga.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:744:run$15337 ($dffe) from module fpga.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:744:run$15337 ($dffe) from module fpga.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:744:run$15337 ($dffe) from module fpga.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:744:run$15337 ($dffe) from module fpga.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:744:run$15337 ($dffe) from module fpga.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:744:run$15337 ($dffe) from module fpga.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:744:run$15337 ($dffe) from module fpga.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:744:run$15337 ($dffe) from module fpga.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:744:run$15337 ($dffe) from module fpga.
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procdff$14068 ($dff) from module fpga (D = 48'000000100000000000000000000000000000000000000000, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.m_eth_src_mac_reg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 32 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 33 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 34 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 35 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 36 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 37 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 38 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 39 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 40 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 42 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 43 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 44 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 45 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 46 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Setting constant 0-bit at position 47 on $auto$opt_dff.cc:744:run$15338 ($dffe) from module fpga.
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procdff$14067 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.outgoing_eth_dest_mac_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.m_eth_dest_mac_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procdff$14066 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.m_eth_hdr_valid_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.m_eth_hdr_valid_reg, rval = 1'0).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procdff$14064 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.m_eth_payload_axis_tuser_int, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.temp_m_eth_payload_axis_tuser_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procdff$14063 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.m_eth_payload_axis_tlast_int, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.temp_m_eth_payload_axis_tlast_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procdff$14062 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.temp_m_eth_payload_axis_tvalid_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.temp_m_eth_payload_axis_tvalid_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$15343 ($sdff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.temp_m_eth_payload_axis_tvalid_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.temp_m_eth_payload_axis_tvalid_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procdff$14061 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.m_eth_payload_axis_tdata_int, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.temp_m_eth_payload_axis_tdata_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procdff$14060 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$0\m_eth_payload_axis_tuser_reg[0:0], Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.m_eth_payload_axis_tuser_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procdff$14059 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$0\m_eth_payload_axis_tlast_reg[0:0], Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.m_eth_payload_axis_tlast_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procdff$14058 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.m_eth_payload_axis_tvalid_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.m_eth_payload_axis_tvalid_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$15358 ($sdff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.m_eth_payload_axis_tvalid_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.m_eth_payload_axis_tvalid_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procdff$14057 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$0\m_eth_payload_axis_tdata_reg[7:0], Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.m_eth_payload_axis_tdata_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procdff$14056 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.m_eth_payload_axis_tready_int_early, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.m_eth_payload_axis_tready_int_reg, rval = 1'0).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14048 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_payload_axis_tdata_int, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.last_word_data_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14047 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.word_count_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.word_count_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14046 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.hdr_ptr_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.hdr_ptr_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14045 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tdata_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_dest_ip_reg [31:24]).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14045 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tdata_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_dest_ip_reg [23:16]).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14045 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tdata_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_dest_ip_reg [15:8]).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14045 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tdata_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_dest_ip_reg [7:0]).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14044 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tdata_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_source_ip_reg [31:24]).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14044 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tdata_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_source_ip_reg [23:16]).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14044 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tdata_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_source_ip_reg [15:8]).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14044 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tdata_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_source_ip_reg [7:0]).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14042 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tdata_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_protocol_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14037 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tdata_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_length_reg [15:8]).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14037 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tdata_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_length_reg [7:0]).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14034 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tdata_reg [3:0], Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_ihl_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14033 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tdata_reg [7:4], Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_version_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14032 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_hdr_valid_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_hdr_valid_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14025 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.s_eth_payload_axis_tready_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.s_eth_payload_axis_tready_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14024 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.s_eth_hdr_ready_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.s_eth_hdr_ready_reg, rval = 1'0).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14014 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_payload_axis_tuser_int, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.temp_m_ip_payload_axis_tuser_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14013 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_payload_axis_tlast_int, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.temp_m_ip_payload_axis_tlast_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14012 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.temp_m_ip_payload_axis_tvalid_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.temp_m_ip_payload_axis_tvalid_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$15403 ($sdff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.temp_m_ip_payload_axis_tvalid_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.temp_m_ip_payload_axis_tvalid_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14011 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_payload_axis_tdata_int, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.temp_m_ip_payload_axis_tdata_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14010 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$0\m_ip_payload_axis_tuser_reg[0:0], Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_payload_axis_tuser_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14009 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$0\m_ip_payload_axis_tlast_reg[0:0], Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_payload_axis_tlast_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14008 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_payload_axis_tvalid_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_payload_axis_tvalid_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$15418 ($sdff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_payload_axis_tvalid_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_payload_axis_tvalid_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14007 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$0\m_ip_payload_axis_tdata_reg[7:0], Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_payload_axis_tdata_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14006 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_payload_axis_tready_int_early, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_payload_axis_tready_int_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procdff$14215 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.drop_packet_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.drop_packet_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$15430 ($sdff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.drop_packet_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.drop_packet_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procdff$14214 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.arp_response_ready_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.arp_response_ready_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procdff$14213 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.arp_request_valid_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.arp_request_valid_reg, rval = 1'0).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procdff$14212 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_response_mac_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.outgoing_eth_dest_mac_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procdff$14211 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$2\s_ip_hdr_ready_next[0:0], Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.s_ip_hdr_ready_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procdff$14210 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.outgoing_ip_hdr_valid_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.outgoing_ip_hdr_valid_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.\arb_inst.$procdff$14240 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.arb_inst.grant_encoded_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.arb_inst.grant_encoded_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$15445 ($sdff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.\arb_inst.$3\grant_encoded_next[0:0], Q = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.arb_inst.grant_encoded_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.\arb_inst.$procdff$14239 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.arb_inst.grant_valid_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.arb_inst.grant_valid_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$15453 ($sdff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.\arb_inst.$3\grant_valid_next[0:0], Q = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.arb_inst.grant_valid_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.\arb_inst.$procdff$14238 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.arb_inst.grant_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.arb_inst.grant_reg, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$15461 ($sdff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.\arb_inst.$3\grant_next[1:0], Q = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.arb_inst.grant_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$procdff$14208 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.frame_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.frame_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$15469 ($sdff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.frame_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.frame_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$procdff$14207 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$shiftx$../lib/eth/rtl/eth_arb_mux.v:0$1114_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.m_eth_type_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$procdff$14206 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$shiftx$../lib/eth/rtl/eth_arb_mux.v:0$1111_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.m_eth_src_mac_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$procdff$14205 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$shiftx$../lib/eth/rtl/eth_arb_mux.v:0$1108_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.m_eth_dest_mac_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$procdff$14204 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.m_eth_hdr_valid_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.m_eth_hdr_valid_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$procdff$14203 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.arb_inst.grant_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.s_eth_hdr_ready_reg, rval = 2'00).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$procdff$14198 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.m_eth_payload_axis_tuser_int, Q = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.temp_m_eth_payload_axis_tuser_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$procdff$14197 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.m_eth_payload_axis_tlast_int, Q = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.temp_m_eth_payload_axis_tlast_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$procdff$14196 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.temp_m_eth_payload_axis_tvalid_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.temp_m_eth_payload_axis_tvalid_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$15486 ($sdff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.temp_m_eth_payload_axis_tvalid_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.temp_m_eth_payload_axis_tvalid_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$procdff$14194 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.m_eth_payload_axis_tdata_int, Q = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.temp_m_eth_payload_axis_tdata_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$procdff$14193 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$0\m_eth_payload_axis_tuser_reg[0:0], Q = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.m_eth_payload_axis_tuser_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$procdff$14192 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$0\m_eth_payload_axis_tlast_reg[0:0], Q = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.m_eth_payload_axis_tlast_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$procdff$14191 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.m_eth_payload_axis_tvalid_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.m_eth_payload_axis_tvalid_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$15501 ($sdff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.m_eth_payload_axis_tvalid_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.m_eth_payload_axis_tvalid_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$procdff$14189 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$0\m_eth_payload_axis_tdata_reg[7:0], Q = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.m_eth_payload_axis_tdata_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$procdff$14188 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.m_eth_payload_axis_tready_int_early, Q = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.m_eth_payload_axis_tready_int_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procdff$13987 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.s_frame_ready_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.s_frame_ready_reg, rval = 1'0).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procdff$13986 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.outgoing_arp_tpa_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.arp_tpa_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procdff$13985 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.outgoing_arp_tha_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.arp_tha_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procdff$13984 ($dff) from module fpga (D = 32'11000000101010000000001010000000, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.arp_spa_reg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$15516 ($dffe) from module fpga.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$15516 ($dffe) from module fpga.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:744:run$15516 ($dffe) from module fpga.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:744:run$15516 ($dffe) from module fpga.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:744:run$15516 ($dffe) from module fpga.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:744:run$15516 ($dffe) from module fpga.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:744:run$15516 ($dffe) from module fpga.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:744:run$15516 ($dffe) from module fpga.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:744:run$15516 ($dffe) from module fpga.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:744:run$15516 ($dffe) from module fpga.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:744:run$15516 ($dffe) from module fpga.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:744:run$15516 ($dffe) from module fpga.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:744:run$15516 ($dffe) from module fpga.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:744:run$15516 ($dffe) from module fpga.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:744:run$15516 ($dffe) from module fpga.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:744:run$15516 ($dffe) from module fpga.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:744:run$15516 ($dffe) from module fpga.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:744:run$15516 ($dffe) from module fpga.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:744:run$15516 ($dffe) from module fpga.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:744:run$15516 ($dffe) from module fpga.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:744:run$15516 ($dffe) from module fpga.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:744:run$15516 ($dffe) from module fpga.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:744:run$15516 ($dffe) from module fpga.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:744:run$15516 ($dffe) from module fpga.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:744:run$15516 ($dffe) from module fpga.
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procdff$13983 ($dff) from module fpga (D = 48'000000100000000000000000000000000000000000000000, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.arp_sha_reg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 32 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 33 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 34 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 35 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 36 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 37 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 38 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 39 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 40 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 42 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 43 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 44 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 45 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 46 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Setting constant 0-bit at position 47 on $auto$opt_dff.cc:744:run$15517 ($dffe) from module fpga.
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procdff$13982 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.outgoing_arp_oper_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.arp_oper_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procdff$13981 ($dff) from module fpga (D = 16'0000100000000000, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.arp_ptype_reg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$15519 ($dffe) from module fpga.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$15519 ($dffe) from module fpga.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:744:run$15519 ($dffe) from module fpga.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:744:run$15519 ($dffe) from module fpga.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:744:run$15519 ($dffe) from module fpga.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:744:run$15519 ($dffe) from module fpga.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:744:run$15519 ($dffe) from module fpga.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:744:run$15519 ($dffe) from module fpga.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:744:run$15519 ($dffe) from module fpga.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:744:run$15519 ($dffe) from module fpga.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:744:run$15519 ($dffe) from module fpga.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:744:run$15519 ($dffe) from module fpga.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:744:run$15519 ($dffe) from module fpga.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:744:run$15519 ($dffe) from module fpga.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:744:run$15519 ($dffe) from module fpga.
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procdff$13980 ($dff) from module fpga (D = 16'0000000000000001, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.arp_htype_reg).
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$15520 ($dffe) from module fpga.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:744:run$15520 ($dffe) from module fpga.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:744:run$15520 ($dffe) from module fpga.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:744:run$15520 ($dffe) from module fpga.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:744:run$15520 ($dffe) from module fpga.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:744:run$15520 ($dffe) from module fpga.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:744:run$15520 ($dffe) from module fpga.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:744:run$15520 ($dffe) from module fpga.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:744:run$15520 ($dffe) from module fpga.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:744:run$15520 ($dffe) from module fpga.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:744:run$15520 ($dffe) from module fpga.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:744:run$15520 ($dffe) from module fpga.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:744:run$15520 ($dffe) from module fpga.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:744:run$15520 ($dffe) from module fpga.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:744:run$15520 ($dffe) from module fpga.
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procdff$13979 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.send_arp_header_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.send_arp_header_reg, rval = 1'0).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procdff$13978 ($dff) from module fpga (D = 16'0000100000000110, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.m_eth_type_reg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$15522 ($dffe) from module fpga.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:744:run$15522 ($dffe) from module fpga.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:744:run$15522 ($dffe) from module fpga.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:744:run$15522 ($dffe) from module fpga.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:744:run$15522 ($dffe) from module fpga.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:744:run$15522 ($dffe) from module fpga.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:744:run$15522 ($dffe) from module fpga.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:744:run$15522 ($dffe) from module fpga.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:744:run$15522 ($dffe) from module fpga.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:744:run$15522 ($dffe) from module fpga.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:744:run$15522 ($dffe) from module fpga.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:744:run$15522 ($dffe) from module fpga.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:744:run$15522 ($dffe) from module fpga.
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procdff$13977 ($dff) from module fpga (D = 48'000000100000000000000000000000000000000000000000, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.m_eth_src_mac_reg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 32 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 33 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 34 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 35 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 36 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 37 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 38 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 39 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 40 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 42 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 43 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 44 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 45 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 46 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Setting constant 0-bit at position 47 on $auto$opt_dff.cc:744:run$15523 ($dffe) from module fpga.
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procdff$13976 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.outgoing_eth_dest_mac_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.m_eth_dest_mac_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procdff$13975 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.m_eth_hdr_valid_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.m_eth_hdr_valid_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procdff$13973 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.ptr_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.ptr_reg, rval = 5'00000).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procdff$13972 ($dff) from module fpga (D = 1'0, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.temp_m_eth_payload_axis_tuser_reg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$15527 ($dffe) from module fpga.
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procdff$13971 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.m_eth_payload_axis_tlast_int, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.temp_m_eth_payload_axis_tlast_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procdff$13970 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.temp_m_eth_payload_axis_tvalid_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.temp_m_eth_payload_axis_tvalid_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$15529 ($sdff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.temp_m_eth_payload_axis_tvalid_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.temp_m_eth_payload_axis_tvalid_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procdff$13968 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.m_eth_payload_axis_tdata_int, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.temp_m_eth_payload_axis_tdata_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procdff$13967 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$2738_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.m_eth_payload_axis_tuser_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$15538 ($sdff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.temp_m_eth_payload_axis_tuser_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.m_eth_payload_axis_tuser_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procdff$13966 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$0\m_eth_payload_axis_tlast_reg[0:0], Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.m_eth_payload_axis_tlast_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procdff$13965 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.m_eth_payload_axis_tvalid_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.m_eth_payload_axis_tvalid_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$15543 ($sdff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.m_eth_payload_axis_tvalid_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.m_eth_payload_axis_tvalid_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procdff$13963 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$0\m_eth_payload_axis_tdata_reg[7:0], Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.m_eth_payload_axis_tdata_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procdff$13962 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.m_eth_payload_axis_tready_int_early, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.m_eth_payload_axis_tready_int_reg, rval = 1'0).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procdff$13961 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:307$1770_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.eth_thisIsArpIncomingPkt [2]).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procdff$13961 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:311$1774_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.eth_thisIsArpIncomingPkt [3]).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procdff$13961 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:309$1772_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.eth_thisIsArpIncomingPkt [4]).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procdff$13961 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:307$1770_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.eth_thisIsArpIncomingPkt [5]).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procdff$13960 ($dff) from module fpga (D = { $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2203_Y $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2194_Y $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2185_Y $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2176_Y $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2248_Y $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2167_Y }, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.mac_matched, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:682:run$15567 ($sdff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:307$1770_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.mac_matched [0]).
Adding EN signal on $auto$opt_dff.cc:682:run$15567 ($sdff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:307$1770_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.mac_matched [1]).
Adding EN signal on $auto$opt_dff.cc:682:run$15567 ($sdff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:307$1770_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.mac_matched [2]).
Adding EN signal on $auto$opt_dff.cc:682:run$15567 ($sdff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:307$1770_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.mac_matched [3]).
Adding EN signal on $auto$opt_dff.cc:682:run$15567 ($sdff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:307$1770_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.mac_matched [4]).
Adding EN signal on $auto$opt_dff.cc:682:run$15567 ($sdff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:315$1778_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.mac_matched [5]).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procdff$13959 ($dff) from module fpga (D = { $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2158_Y $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2149_Y $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2131_Y $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2140_Y }, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.ip_matched, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$15586 ($sdff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:315$1778_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.ip_matched [1]).
Adding EN signal on $auto$opt_dff.cc:682:run$15586 ($sdff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:329$1792_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.ip_matched [2]).
Adding EN signal on $auto$opt_dff.cc:682:run$15586 ($sdff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:327$1790_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.ip_matched [3]).
Adding EN signal on $auto$opt_dff.cc:682:run$15586 ($sdff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:333$1796_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.ip_matched [0]).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procdff$13958 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$and$../lib/eth/rtl/arp_eth_rx.v:336$1799_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.m_ip_matched).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procdff$13957 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$and$../lib/eth/rtl/arp_eth_rx.v:337$1804_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.m_mac_matched).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procdff$13956 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$and$../lib/eth/rtl/arp_eth_rx.v:339$1809_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.m_eth_thisIsArpIncomingPkt).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procdff$13955 ($dff) from module fpga (D = 2'11, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.eth_thisIsArpIncomingPkt [1:0]).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:744:run$15602 ($dffe) from module fpga.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:744:run$15602 ($dffe) from module fpga.
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procdff$13954 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tdata_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.m_arp_spa_reg [7:0]).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procdff$13954 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tdata_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.m_arp_spa_reg [15:8]).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procdff$13954 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tdata_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.m_arp_spa_reg [23:16]).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procdff$13954 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tdata_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.m_arp_spa_reg [31:24]).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procdff$13953 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tdata_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.m_arp_sha_reg [7:0]).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procdff$13953 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tdata_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.m_arp_sha_reg [15:8]).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procdff$13953 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tdata_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.m_arp_sha_reg [23:16]).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procdff$13953 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tdata_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.m_arp_sha_reg [31:24]).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procdff$13953 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tdata_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.m_arp_sha_reg [39:32]).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procdff$13953 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tdata_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.m_arp_sha_reg [47:40]).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procdff$13952 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tdata_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.m_arp_oper_reg [7:0]).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procdff$13952 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tdata_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.m_arp_oper_reg [15:8]).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procdff$13951 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$2\m_arp_plen_next[7:0], Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.m_arp_plen_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procdff$13950 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$2\m_arp_hlen_next[7:0], Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.m_arp_hlen_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procdff$13947 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.m_frame_valid_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.m_frame_valid_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procdff$13946 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.read_arp_header_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.read_arp_header_reg, rval = 1'0).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procdff$13942 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.m_eth_src_mac_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.m_eth_src_mac_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procdff$13940 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.read_eth_header_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.read_eth_header_reg, rval = 1'1).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procdff$13938 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.s_eth_payload_axis_tready_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.s_eth_payload_axis_tready_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procdff$13937 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$logic_not$../lib/eth/rtl/arp_eth_rx.v:290$1766_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.s_eth_hdr_ready_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procdff$13936 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.ptr_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.ptr_reg, rval = 5'00000).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procdff$14000 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.ram_last_data_r2 [80], Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.ip_valid).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procdff$13999 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procmux$3531_Y [3], Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.data_valid [3], rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procdff$13999 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.data_valid [3:1], Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.data_valid [2:0], rval = 3'000).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procdff$13998 ($dff) from module fpga (D = { $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$logic_not$../lib/eth/rtl/arp_cache.v:120$1601_Y $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$logic_not$../lib/eth/rtl/arp_cache.v:121$1603_Y $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$logic_not$../lib/eth/rtl/arp_cache.v:122$1605_Y $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$logic_not$../lib/eth/rtl/arp_cache.v:123$1607_Y $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$logic_not$../lib/eth/rtl/arp_cache.v:124$1609_Y $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$logic_not$../lib/eth/rtl/arp_cache.v:125$1611_Y $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$logic_not$../lib/eth/rtl/arp_cache.v:126$1613_Y $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$logic_not$../lib/eth/rtl/arp_cache.v:127$1615_Y }, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.ip_mismatch_1).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procdff$13997 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.cache_query_request_ip_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.ip_latch).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procdff$13996 ($dff) from module fpga (D = { \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.hash_rd [10:1] \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.cache_query_request_ip_reg [8] }, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.ram_addr_r).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procdff$13995 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.ram_last_data_r2 [47:0], Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.query_response_mac).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procdff$13994 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procmux$3549_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.query_response_error).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procdff$13993 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procmux$3442_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.addr_reg, rval = 11'11111111111).
Adding EN signal on $auto$opt_dff.cc:682:run$15660 ($sdff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procmux$3442_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.addr_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procdff$13991 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procmux$3464_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.ram_data_w).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procdff$13990 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procmux$3474_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.ram_addr_w).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procdff$13989 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procmux$3484_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.ram_we, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$15674 ($sdff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procmux$3484_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.ram_we).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procdff$14237 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_request_retry_cnt_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_request_retry_cnt_reg, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$15678 ($sdff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_request_retry_cnt_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_request_retry_cnt_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procdff$14235 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$4\arp_response_error_next[0:0], Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_response_error_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procdff$14234 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_response_valid_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_response_valid_reg, rval = 1'0).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procdff$14233 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$5\arp_request_ip_next[31:0], Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_request_ip_reg).
Adding SRST signal on $auto$opt_dff.cc:744:run$15706 ($dffe) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_request_ip_next[31:0], Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_request_ip_reg, rval = 32'11000000101010000000001000000001).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procdff$14232 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$logic_not$../lib/eth/rtl/arp.v:394$1021_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_request_ready_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procdff$14231 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_request_operation_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_request_operation_reg, rval = 1'0).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procdff$14230 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.m_arp_sha_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.cache_write_request_mac_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procdff$14229 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.m_arp_spa_reg, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.cache_write_request_ip_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procdff$14228 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$2\cache_write_request_valid_next[0:0], Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.cache_write_request_valid_reg, rval = 1'0).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procdff$14227 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$5\cache_query_request_ip_next[31:0], Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.cache_query_request_ip_reg).
Adding SRST signal on $auto$opt_dff.cc:744:run$15733 ($dffe) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\cache_query_request_ip_next[31:0], Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.cache_query_request_ip_reg, rval = 32'11000000101010000000001000000001).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procdff$14226 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.cache_query_request_valid_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.cache_query_request_valid_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procdff$14221 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.outgoing_frame_valid_next, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.outgoing_frame_valid_reg, rval = 1'0).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procdff$14220 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.force_set_request_retry_interval [0], Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.force_set_request_retry_interval [1]).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procdff$14219 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.force_set_request_timeout [0], Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.force_set_request_timeout [1]).
Adding SRST signal on $auto$opt_dff.cc:744:run$15738 ($dffe) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$4\force_set_request_timeout[0:0], Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.force_set_request_timeout [1], rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procdff$14218 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8817_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_request_timer_reg [14], rval = 1'1).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procdff$14218 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8837_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_request_timer_reg [13:0]).
Adding SRST signal on $auto$opt_dff.cc:744:run$15755 ($dffe) from module fpga (D = { $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8834_Y [13:12] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8834_Y [9] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8834_Y [7:5] }, Q = { \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_request_timer_reg [13:12] \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_request_timer_reg [9] \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_request_timer_reg [7:5] }, rval = 6'110001).
Adding SRST signal on $auto$opt_dff.cc:744:run$15755 ($dffe) from module fpga (D = { $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8831_Y [11:10] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8831_Y [8] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8831_Y [4:0] }, Q = { \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_request_timer_reg [11:10] \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_request_timer_reg [8] \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_request_timer_reg [4:0] }, rval = 8'01110000).
Adding EN signal on $auto$opt_dff.cc:682:run$15746 ($sdff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8817_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_request_timer_reg [14]).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procdff$14217 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8858_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_request_timer_reg_mid, rval = 10'0000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$15769 ($sdff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8850_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_request_timer_reg_mid).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procdff$14216 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8870_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_request_timer_reg_lo, rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:682:run$15777 ($sdff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8864_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_request_timer_reg_lo).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.$procdff$14413 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.$procmux$12609_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.s_select_none_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$15787 ($sdff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.s_select_none, Q = \ethCore0.udp_complete_inst.ip_complete_inst.s_select_none_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.$procdff$14412 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.$procmux$12617_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.s_select_arp_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$15791 ($sdff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.s_select_arp, Q = \ethCore0.udp_complete_inst.ip_complete_inst.s_select_arp_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.$procdff$14411 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.$procmux$12625_Y, Q = \ethCore0.udp_complete_inst.ip_complete_inst.s_select_ip_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$15795 ($sdff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.s_select_ip, Q = \ethCore0.udp_complete_inst.ip_complete_inst.s_select_ip_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.\arb_inst.$procdff$14240 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_arb_mux_inst.arb_inst.grant_encoded_next, Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.arb_inst.grant_encoded_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$15797 ($sdff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.\arb_inst.$3\grant_encoded_next[0:0], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.arb_inst.grant_encoded_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.\arb_inst.$procdff$14239 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_arb_mux_inst.arb_inst.grant_valid_next, Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.arb_inst.grant_valid_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$15805 ($sdff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.\arb_inst.$3\grant_valid_next[0:0], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.arb_inst.grant_valid_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.\arb_inst.$procdff$14238 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_arb_mux_inst.arb_inst.grant_next, Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.arb_inst.grant_reg, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$15813 ($sdff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.\arb_inst.$3\grant_next[1:0], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.arb_inst.grant_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procdff$14410 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$shiftx$../lib/eth/rtl/ip_arb_mux.v:0$650_Y, Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procdff$14409 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$shiftx$../lib/eth/rtl/ip_arb_mux.v:0$647_Y, Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_source_ip_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procdff$14407 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$shiftx$../lib/eth/rtl/ip_arb_mux.v:0$641_Y, Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_protocol_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procdff$14406 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$shiftx$../lib/eth/rtl/ip_arb_mux.v:0$638_Y, Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_ttl_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procdff$14402 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$shiftx$../lib/eth/rtl/ip_arb_mux.v:0$626_Y, Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_length_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procdff$14401 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$shiftx$../lib/eth/rtl/ip_arb_mux.v:0$623_Y, Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_ecn_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procdff$14400 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$shiftx$../lib/eth/rtl/ip_arb_mux.v:0$620_Y, Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dscp_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procdff$14397 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_hdr_valid_next, Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_hdr_valid_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procdff$14396 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_arb_mux_inst.arb_inst.grant_reg, Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.s_ip_hdr_ready_reg, rval = 2'00).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procdff$14395 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_arb_mux_inst.frame_next, Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.frame_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$15832 ($sdff) from module fpga (D = \ethCore0.udp_complete_inst.ip_arb_mux_inst.frame_next, Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.frame_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procdff$14391 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_payload_axis_tuser_int, Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.temp_m_ip_payload_axis_tuser_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procdff$14388 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_payload_axis_tlast_int, Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.temp_m_ip_payload_axis_tlast_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procdff$14387 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_arb_mux_inst.temp_m_ip_payload_axis_tvalid_next, Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.temp_m_ip_payload_axis_tvalid_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$15842 ($sdff) from module fpga (D = \ethCore0.udp_complete_inst.ip_arb_mux_inst.temp_m_ip_payload_axis_tvalid_next, Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.temp_m_ip_payload_axis_tvalid_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procdff$14385 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_payload_axis_tdata_int, Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.temp_m_ip_payload_axis_tdata_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procdff$14384 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$0\m_ip_payload_axis_tuser_reg[0:0], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_payload_axis_tuser_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procdff$14381 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$0\m_ip_payload_axis_tlast_reg[0:0], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_payload_axis_tlast_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procdff$14380 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_payload_axis_tvalid_next, Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_payload_axis_tvalid_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$15857 ($sdff) from module fpga (D = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_payload_axis_tvalid_next, Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_payload_axis_tvalid_reg).
Adding EN signal on $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procdff$14378 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$0\m_ip_payload_axis_tdata_reg[7:0], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_payload_axis_tdata_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procdff$14377 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_payload_axis_tready_int_early, Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_payload_axis_tready_int_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.$procdff$14476 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.$procmux$13821_Y, Q = \ethCore0.udp_complete_inst.s_select_ip_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$15871 ($sdff) from module fpga (D = \ethCore0.udp_complete_inst.s_select_ip, Q = \ethCore0.udp_complete_inst.s_select_ip_reg).
Adding SRST signal on $flatten\ethCore0.\udp_complete_inst.$procdff$14475 ($dff) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.$procmux$13829_Y, Q = \ethCore0.udp_complete_inst.s_select_udp_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$15875 ($sdff) from module fpga (D = \ethCore0.udp_complete_inst.s_select_udp, Q = \ethCore0.udp_complete_inst.s_select_udp_reg).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procdff$14171 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8191_Y, Q = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.wr_ptr_update_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procdff$14170 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8218_Y, Q = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.wr_ptr_update_valid_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procdff$14168 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8235_Y, Q = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.wr_ptr_cur_gray_reg, rval = 13'0000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$15879 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8233_Y, Q = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.wr_ptr_cur_gray_reg).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procdff$14167 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8262_Y, Q = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.wr_ptr_sync_gray_reg, rval = 13'0000000000000).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procdff$14166 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8279_Y, Q = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.wr_ptr_gray_reg, rval = 13'0000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$15886 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$xor$../lib/eth/lib/axis/rtl/axis_async_fifo.v:348$1227_Y, Q = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.wr_ptr_gray_reg).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procdff$14161 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8304_Y, Q = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.drop_frame_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$15894 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8300_Y, Q = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.drop_frame_reg).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procdff$14160 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8321_Y, Q = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.wr_ptr_cur_reg, rval = 13'0000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$15898 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8319_Y, Q = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.wr_ptr_cur_reg).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procdff$14159 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8338_Y, Q = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.wr_ptr_reg, rval = 13'0000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$15904 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8311_Y, Q = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.wr_ptr_reg).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procdff$14158 ($dff) from module fpga (D = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.wr_ptr_update_ack_sync1_reg, Q = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.wr_ptr_update_ack_sync2_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procdff$14157 ($dff) from module fpga (D = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.wr_ptr_update_sync3_reg, Q = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.wr_ptr_update_ack_sync1_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procdff$14156 ($dff) from module fpga (D = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.rd_ptr_gray_sync1_reg, Q = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.rd_ptr_gray_sync2_reg, rval = 13'0000000000000).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procdff$14155 ($dff) from module fpga (D = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.rd_ptr_gray_reg, Q = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.rd_ptr_gray_sync1_reg, rval = 13'0000000000000).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procdff$14154 ($dff) from module fpga (D = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.wr_ptr_update_sync2_reg, Q = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.wr_ptr_update_sync3_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procdff$14153 ($dff) from module fpga (D = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.wr_ptr_update_sync1_reg, Q = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.wr_ptr_update_sync2_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procdff$14152 ($dff) from module fpga (D = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.wr_ptr_update_reg, Q = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.wr_ptr_update_sync1_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procdff$14150 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8033_Y, Q = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.wr_ptr_gray_sync1_reg, rval = 13'0000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$15917 ($sdff) from module fpga (D = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.wr_ptr_sync_gray_reg, Q = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.wr_ptr_gray_sync1_reg).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procdff$14136 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$7989_Y, Q = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.rd_ptr_gray_reg, rval = 13'0000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$15919 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$xor$../lib/eth/lib/axis/rtl/axis_async_fifo.v:514$1273_Y, Q = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.rd_ptr_gray_reg).
Adding EN signal on $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procdff$14135 ($dff) from module fpga (D = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.m_axis_pipe_reg[0], Q = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.m_axis_pipe_reg[1]).
Adding EN signal on $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procdff$14134 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$memrd$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:508$1269_DATA, Q = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.m_axis_pipe_reg[0]).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procdff$14132 ($dff) from module fpga (D = { $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$7957_Y $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$7970_Y }, Q = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.m_axis_tvalid_pipe_reg, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$15927 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$7957_Y, Q = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.m_axis_tvalid_pipe_reg [1]).
Adding EN signal on $auto$opt_dff.cc:682:run$15927 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$7970_Y, Q = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.m_axis_tvalid_pipe_reg [0]).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procdff$14131 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$7997_Y, Q = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.rd_ptr_reg, rval = 13'0000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$15934 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$add$../lib/eth/lib/axis/rtl/axis_async_fifo.v:512$1271_Y [12:0], Q = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.rd_ptr_reg).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procdff$14282 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10479_Y, Q = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.wr_ptr_update_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procdff$14281 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10506_Y, Q = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.wr_ptr_update_valid_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procdff$14279 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10523_Y, Q = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.wr_ptr_cur_gray_reg, rval = 13'0000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$15942 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10521_Y, Q = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.wr_ptr_cur_gray_reg).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procdff$14278 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10550_Y, Q = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.wr_ptr_sync_gray_reg, rval = 13'0000000000000).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procdff$14277 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10567_Y, Q = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.wr_ptr_gray_reg, rval = 13'0000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$15949 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$xor$../lib/eth/lib/axis/rtl/axis_async_fifo.v:348$903_Y, Q = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.wr_ptr_gray_reg).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procdff$14272 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10592_Y, Q = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.drop_frame_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$15957 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10588_Y, Q = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.drop_frame_reg).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procdff$14271 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10609_Y, Q = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.wr_ptr_cur_reg, rval = 13'0000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$15961 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10607_Y, Q = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.wr_ptr_cur_reg).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procdff$14270 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10626_Y, Q = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.wr_ptr_reg, rval = 13'0000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$15967 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10599_Y, Q = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.wr_ptr_reg).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procdff$14269 ($dff) from module fpga (D = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.wr_ptr_update_ack_sync1_reg, Q = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.wr_ptr_update_ack_sync2_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procdff$14268 ($dff) from module fpga (D = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.wr_ptr_update_sync3_reg, Q = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.wr_ptr_update_ack_sync1_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procdff$14267 ($dff) from module fpga (D = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.rd_ptr_gray_sync1_reg, Q = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.rd_ptr_gray_sync2_reg, rval = 13'0000000000000).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procdff$14266 ($dff) from module fpga (D = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.rd_ptr_gray_reg, Q = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.rd_ptr_gray_sync1_reg, rval = 13'0000000000000).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procdff$14265 ($dff) from module fpga (D = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.wr_ptr_update_sync2_reg, Q = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.wr_ptr_update_sync3_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procdff$14264 ($dff) from module fpga (D = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.wr_ptr_update_sync1_reg, Q = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.wr_ptr_update_sync2_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procdff$14263 ($dff) from module fpga (D = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.wr_ptr_update_reg, Q = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.wr_ptr_update_sync1_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procdff$14261 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10321_Y, Q = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.wr_ptr_gray_sync1_reg, rval = 13'0000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$15980 ($sdff) from module fpga (D = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.wr_ptr_sync_gray_reg, Q = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.wr_ptr_gray_sync1_reg).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procdff$14247 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10277_Y, Q = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.rd_ptr_gray_reg, rval = 13'0000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$15982 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$xor$../lib/eth/lib/axis/rtl/axis_async_fifo.v:514$949_Y, Q = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.rd_ptr_gray_reg).
Adding EN signal on $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procdff$14246 ($dff) from module fpga (D = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.m_axis_pipe_reg[0], Q = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.m_axis_pipe_reg[1]).
Adding EN signal on $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procdff$14245 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$memrd$\mem$../lib/eth/lib/axis/rtl/axis_async_fifo.v:508$945_DATA, Q = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.m_axis_pipe_reg[0]).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procdff$14243 ($dff) from module fpga (D = { $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10245_Y $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10258_Y }, Q = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.m_axis_tvalid_pipe_reg, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$15990 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10245_Y, Q = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.m_axis_tvalid_pipe_reg [1]).
Adding EN signal on $auto$opt_dff.cc:682:run$15990 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10258_Y, Q = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.m_axis_tvalid_pipe_reg [0]).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procdff$14242 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10285_Y, Q = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.rd_ptr_reg, rval = 13'0000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$15997 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$add$../lib/eth/lib/axis/rtl/axis_async_fifo.v:512$947_Y [12:0], Q = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.rd_ptr_reg).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$procdff$14187 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$procmux$8481_Y, Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.rgmii_phy_if_inst.count_reg, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:682:run$16003 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$procmux$8481_Y, Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.rgmii_phy_if_inst.count_reg).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$procdff$14186 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$procmux$8430_Y, Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.rgmii_phy_if_inst.rgmii_tx_clk_fall, rval = 1'1).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$procdff$14184 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$procmux$8500_Y, Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.rgmii_phy_if_inst.rgmii_tx_clk_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16008 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$procmux$8500_Y, Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.rgmii_phy_if_inst.rgmii_tx_clk_2).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$procdff$14183 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$procmux$8462_Y, Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.rgmii_phy_if_inst.rgmii_tx_clk_1, rval = 1'1).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procdff$14130 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6665_Y, Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.crc_state, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$opt_dff.cc:682:run$16015 ($sdff) from module fpga (D = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.crc_next, Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.crc_state).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procdff$14124 ($dff) from module fpga (D = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.gmii_tx_er_next, Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.gmii_tx_er_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16017 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$3\gmii_tx_er_next[0:0], Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.gmii_tx_er_reg).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procdff$14123 ($dff) from module fpga (D = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.gmii_tx_en_next, Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.gmii_tx_en_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16023 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$3\gmii_tx_en_next[0:0], Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.gmii_tx_en_reg).
Adding EN signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procdff$14122 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$2\gmii_txd_next[7:0], Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.gmii_txd_reg).
Adding SRST signal on $auto$opt_dff.cc:744:run$16029 ($dffe) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$3\gmii_txd_next[7:0] [7:4], Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.gmii_txd_reg [7:4], rval = 4'0000).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procdff$14121 ($dff) from module fpga (D = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.frame_ptr_next, Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.frame_ptr_reg, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$16033 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$3\frame_ptr_next[15:0], Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.frame_ptr_reg).
Adding EN signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procdff$14120 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$3\gmii_txd_next[7:0] [7:4], Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.mii_msn_reg).
Adding EN signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procdff$14119 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$2\mii_odd_next[0:0], Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.mii_odd_reg).
Adding SRST signal on $auto$opt_dff.cc:744:run$16046 ($dffe) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$3\mii_odd_next[0:0], Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.mii_odd_reg, rval = 1'0).
Adding EN signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procdff$14118 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$3\s_tdata_next[7:0], Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.s_tdata_reg).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procdff$14116 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$3\s_axis_tready_next[0:0], Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.s_axis_tready_reg, rval = 1'0).
Adding EN signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procdff$14112 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$0\gmii_rx_er_d4[0:0], Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.gmii_rx_er_d4).
Adding EN signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procdff$14111 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$0\gmii_rx_er_d3[0:0], Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.gmii_rx_er_d3).
Adding EN signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procdff$14110 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$0\gmii_rx_er_d2[0:0], Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.gmii_rx_er_d2).
Adding EN signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procdff$14109 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$0\gmii_rx_er_d1[0:0], Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.gmii_rx_er_d1).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procdff$14107 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$5976_Y, Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.gmii_rx_dv_d4, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16078 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$5976_Y, Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.gmii_rx_dv_d4).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procdff$14106 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$5987_Y, Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.gmii_rx_dv_d3, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16082 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$5987_Y, Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.gmii_rx_dv_d3).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procdff$14105 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$5998_Y, Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.gmii_rx_dv_d2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16086 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$5998_Y, Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.gmii_rx_dv_d2).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procdff$14104 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6009_Y, Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.gmii_rx_dv_d1, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16090 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6009_Y, Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.gmii_rx_dv_d1).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procdff$14103 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6020_Y, Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.gmii_rx_dv_d0, rval = 1'0).
Adding EN signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procdff$14102 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$0\gmii_rxd_d4[7:0], Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.gmii_rxd_d4).
Adding EN signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procdff$14101 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$0\gmii_rxd_d3[7:0], Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.gmii_rxd_d3).
Adding EN signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procdff$14100 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$0\gmii_rxd_d2[7:0], Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.gmii_rxd_d2).
Adding EN signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procdff$14099 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$0\gmii_rxd_d1[7:0], Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.gmii_rxd_d1).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procdff$14097 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6070_Y, Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.mii_locked, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16107 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6068_Y, Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.mii_locked).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procdff$14096 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6083_Y, Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.mii_odd, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16109 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6081_Y, Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.mii_odd).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procdff$14095 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6090_Y, Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.crc_state, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$opt_dff.cc:682:run$16113 ($sdff) from module fpga (D = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.crc_next, Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.crc_state).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procdff$14092 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$4\m_axis_tuser_next[0:0], Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.m_axis_tuser_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procdff$14091 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$4\m_axis_tlast_next[0:0], Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.m_axis_tlast_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procdff$14090 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$3\m_axis_tvalid_next[0:0], Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.m_axis_tvalid_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procdff$14089 ($dff) from module fpga (D = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.gmii_rxd_d4, Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_rx_inst.m_axis_tdata_reg, rval = 8'00000000).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.$procdff$14372 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.$procmux$12399_Y, Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.rx_speed_count_2, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$16137 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.$add$../lib/eth/rtl/eth_mac_1g_rgmii.v:151$710_Y [1:0], Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.rx_speed_count_2).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.$procdff$14371 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.$add$../lib/eth/rtl/eth_mac_1g_rgmii.v:148$708_Y [6:0], Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.rx_speed_count_1, rval = 7'0000000).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.$procdff$14370 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.$procmux$12413_Y, Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.mii_select_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16144 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.$procmux$12413_Y, Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.mii_select_reg).
Adding SRST signal on $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.$procdff$14369 ($dff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.$procmux$12423_Y, Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.speed_reg, rval = 2'10).
Adding EN signal on $auto$opt_dff.cc:682:run$16148 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.$procmux$12423_Y, Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.speed_reg).
Adding SRST signal on $flatten\ethCore0.\eth_axis_tx_inst.$procdff$14474 ($dff) from module fpga (D = $flatten\ethCore0.\eth_axis_tx_inst.$procmux$13273_Y, Q = \ethCore0.eth_axis_tx_inst.shift_eth_payload_axis_extra_cycle_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16152 ($sdff) from module fpga (D = 1'0, Q = \ethCore0.eth_axis_tx_inst.shift_eth_payload_axis_extra_cycle_reg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$16153 ($sdffe) from module fpga.
Adding SRST signal on $flatten\ethCore0.\eth_axis_tx_inst.$procdff$14468 ($dff) from module fpga (D = \ethCore0.eth_axis_tx_inst.s_eth_payload_axis_tready_next, Q = \ethCore0.eth_axis_tx_inst.s_eth_payload_axis_tready_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\eth_axis_tx_inst.$procdff$14467 ($dff) from module fpga (D = \ethCore0.eth_axis_tx_inst.s_eth_hdr_ready_next, Q = \ethCore0.eth_axis_tx_inst.s_eth_hdr_ready_reg, rval = 1'0).
Adding EN signal on $flatten\ethCore0.\eth_axis_tx_inst.$procdff$14466 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.m_eth_type_reg, Q = \ethCore0.eth_axis_tx_inst.eth_type_reg).
Adding EN signal on $flatten\ethCore0.\eth_axis_tx_inst.$procdff$14465 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.m_eth_src_mac_reg, Q = \ethCore0.eth_axis_tx_inst.eth_src_mac_reg).
Adding EN signal on $flatten\ethCore0.\eth_axis_tx_inst.$procdff$14464 ($dff) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.m_eth_dest_mac_reg, Q = \ethCore0.eth_axis_tx_inst.eth_dest_mac_reg).
Adding SRST signal on $flatten\ethCore0.\eth_axis_tx_inst.$procdff$14463 ($dff) from module fpga (D = \ethCore0.eth_axis_tx_inst.ptr_next, Q = \ethCore0.eth_axis_tx_inst.ptr_reg, rval = 4'0000).
Adding SRST signal on $flatten\ethCore0.\eth_axis_tx_inst.$procdff$14462 ($dff) from module fpga (D = \ethCore0.eth_axis_tx_inst.send_eth_payload_next, Q = \ethCore0.eth_axis_tx_inst.send_eth_payload_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\eth_axis_tx_inst.$procdff$14461 ($dff) from module fpga (D = \ethCore0.eth_axis_tx_inst.send_eth_header_next, Q = \ethCore0.eth_axis_tx_inst.send_eth_header_reg, rval = 1'0).
Adding EN signal on $flatten\ethCore0.\eth_axis_tx_inst.$procdff$14460 ($dff) from module fpga (D = \ethCore0.eth_axis_tx_inst.m_axis_tuser_int, Q = \ethCore0.eth_axis_tx_inst.temp_m_axis_tuser_reg).
Adding EN signal on $flatten\ethCore0.\eth_axis_tx_inst.$procdff$14459 ($dff) from module fpga (D = \ethCore0.eth_axis_tx_inst.m_axis_tlast_int, Q = \ethCore0.eth_axis_tx_inst.temp_m_axis_tlast_reg).
Adding SRST signal on $flatten\ethCore0.\eth_axis_tx_inst.$procdff$14458 ($dff) from module fpga (D = \ethCore0.eth_axis_tx_inst.temp_m_axis_tvalid_next, Q = \ethCore0.eth_axis_tx_inst.temp_m_axis_tvalid_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16164 ($sdff) from module fpga (D = \ethCore0.eth_axis_tx_inst.temp_m_axis_tvalid_next, Q = \ethCore0.eth_axis_tx_inst.temp_m_axis_tvalid_reg).
Adding EN signal on $flatten\ethCore0.\eth_axis_tx_inst.$procdff$14456 ($dff) from module fpga (D = \ethCore0.eth_axis_tx_inst.m_axis_tdata_int, Q = \ethCore0.eth_axis_tx_inst.temp_m_axis_tdata_reg).
Adding EN signal on $flatten\ethCore0.\eth_axis_tx_inst.$procdff$14455 ($dff) from module fpga (D = $flatten\ethCore0.\eth_axis_tx_inst.$0\m_axis_tuser_reg[0:0], Q = \ethCore0.eth_axis_tx_inst.m_axis_tuser_reg).
Adding EN signal on $flatten\ethCore0.\eth_axis_tx_inst.$procdff$14454 ($dff) from module fpga (D = $flatten\ethCore0.\eth_axis_tx_inst.$0\m_axis_tlast_reg[0:0], Q = \ethCore0.eth_axis_tx_inst.m_axis_tlast_reg).
Adding SRST signal on $flatten\ethCore0.\eth_axis_tx_inst.$procdff$14453 ($dff) from module fpga (D = \ethCore0.eth_axis_tx_inst.m_axis_tvalid_next, Q = \ethCore0.eth_axis_tx_inst.m_axis_tvalid_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16179 ($sdff) from module fpga (D = \ethCore0.eth_axis_tx_inst.m_axis_tvalid_next, Q = \ethCore0.eth_axis_tx_inst.m_axis_tvalid_reg).
Adding EN signal on $flatten\ethCore0.\eth_axis_tx_inst.$procdff$14451 ($dff) from module fpga (D = $flatten\ethCore0.\eth_axis_tx_inst.$0\m_axis_tdata_reg[7:0], Q = \ethCore0.eth_axis_tx_inst.m_axis_tdata_reg).
Adding SRST signal on $flatten\ethCore0.\eth_axis_tx_inst.$procdff$14450 ($dff) from module fpga (D = \ethCore0.eth_axis_tx_inst.m_axis_tready_int_early, Q = \ethCore0.eth_axis_tx_inst.m_axis_tready_int_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\eth_axis_rx_inst.$procdff$14449 ($dff) from module fpga (D = $flatten\ethCore0.\eth_axis_rx_inst.$procmux$12740_Y, Q = \ethCore0.eth_axis_rx_inst.shift_axis_extra_cycle_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16195 ($sdff) from module fpga (D = 1'0, Q = \ethCore0.eth_axis_rx_inst.shift_axis_extra_cycle_reg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$16196 ($sdffe) from module fpga.
Adding EN signal on $flatten\ethCore0.\eth_axis_rx_inst.$procdff$14443 ($dff) from module fpga (D = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.m_axis_pipe_reg[1] [7:0], Q = \ethCore0.eth_axis_rx_inst.m_eth_type_reg [15:8]).
Adding EN signal on $flatten\ethCore0.\eth_axis_rx_inst.$procdff$14443 ($dff) from module fpga (D = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.m_axis_pipe_reg[1] [7:0], Q = \ethCore0.eth_axis_rx_inst.m_eth_type_reg [7:0]).
Adding EN signal on $flatten\ethCore0.\eth_axis_rx_inst.$procdff$14442 ($dff) from module fpga (D = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.m_axis_pipe_reg[1] [7:0], Q = \ethCore0.eth_axis_rx_inst.m_eth_src_mac_reg [47:40]).
Adding EN signal on $flatten\ethCore0.\eth_axis_rx_inst.$procdff$14442 ($dff) from module fpga (D = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.m_axis_pipe_reg[1] [7:0], Q = \ethCore0.eth_axis_rx_inst.m_eth_src_mac_reg [39:32]).
Adding EN signal on $flatten\ethCore0.\eth_axis_rx_inst.$procdff$14442 ($dff) from module fpga (D = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.m_axis_pipe_reg[1] [7:0], Q = \ethCore0.eth_axis_rx_inst.m_eth_src_mac_reg [31:24]).
Adding EN signal on $flatten\ethCore0.\eth_axis_rx_inst.$procdff$14442 ($dff) from module fpga (D = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.m_axis_pipe_reg[1] [7:0], Q = \ethCore0.eth_axis_rx_inst.m_eth_src_mac_reg [23:16]).
Adding EN signal on $flatten\ethCore0.\eth_axis_rx_inst.$procdff$14442 ($dff) from module fpga (D = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.m_axis_pipe_reg[1] [7:0], Q = \ethCore0.eth_axis_rx_inst.m_eth_src_mac_reg [15:8]).
Adding EN signal on $flatten\ethCore0.\eth_axis_rx_inst.$procdff$14442 ($dff) from module fpga (D = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.m_axis_pipe_reg[1] [7:0], Q = \ethCore0.eth_axis_rx_inst.m_eth_src_mac_reg [7:0]).
Adding SRST signal on $flatten\ethCore0.\eth_axis_rx_inst.$procdff$14440 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.m_eth_hdr_valid_next, Q = \ethCore0.eth_axis_rx_inst.m_eth_hdr_valid_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\eth_axis_rx_inst.$procdff$14439 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.s_axis_tready_next, Q = \ethCore0.eth_axis_rx_inst.s_axis_tready_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.\eth_axis_rx_inst.$procdff$14438 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.read_eth_payload_next, Q = \ethCore0.eth_axis_rx_inst.read_eth_payload_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16223 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_axis_rx_inst.$5\read_eth_payload_next[0:0], Q = \ethCore0.eth_axis_rx_inst.read_eth_payload_reg).
Adding SRST signal on $flatten\ethCore0.\eth_axis_rx_inst.$procdff$14437 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.read_eth_header_next, Q = \ethCore0.eth_axis_rx_inst.read_eth_header_reg, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:682:run$16231 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_axis_rx_inst.$5\read_eth_header_next[0:0], Q = \ethCore0.eth_axis_rx_inst.read_eth_header_reg).
Adding SRST signal on $flatten\ethCore0.\eth_axis_rx_inst.$procdff$14435 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.ptr_next, Q = \ethCore0.eth_axis_rx_inst.ptr_reg, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$16233 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_axis_rx_inst.$3\ptr_next[3:0], Q = \ethCore0.eth_axis_rx_inst.ptr_reg).
Adding EN signal on $flatten\ethCore0.\eth_axis_rx_inst.$procdff$14434 ($dff) from module fpga (D = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.m_axis_pipe_reg[1] [9], Q = \ethCore0.eth_axis_rx_inst.temp_m_eth_payload_axis_tuser_reg).
Adding EN signal on $flatten\ethCore0.\eth_axis_rx_inst.$procdff$14433 ($dff) from module fpga (D = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.m_axis_pipe_reg[1] [8], Q = \ethCore0.eth_axis_rx_inst.temp_m_eth_payload_axis_tlast_reg).
Adding SRST signal on $flatten\ethCore0.\eth_axis_rx_inst.$procdff$14432 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.temp_m_eth_payload_axis_tvalid_next, Q = \ethCore0.eth_axis_rx_inst.temp_m_eth_payload_axis_tvalid_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16241 ($sdff) from module fpga (D = \ethCore0.eth_axis_rx_inst.temp_m_eth_payload_axis_tvalid_next, Q = \ethCore0.eth_axis_rx_inst.temp_m_eth_payload_axis_tvalid_reg).
Adding EN signal on $flatten\ethCore0.\eth_axis_rx_inst.$procdff$14430 ($dff) from module fpga (D = \ethCore0.eth_mac_inst.rx_fifo.fifo_inst.m_axis_pipe_reg[1] [7:0], Q = \ethCore0.eth_axis_rx_inst.temp_m_eth_payload_axis_tdata_reg).
Adding EN signal on $flatten\ethCore0.\eth_axis_rx_inst.$procdff$14429 ($dff) from module fpga (D = $flatten\ethCore0.\eth_axis_rx_inst.$0\m_eth_payload_axis_tuser_reg[0:0], Q = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tuser_reg).
Adding EN signal on $flatten\ethCore0.\eth_axis_rx_inst.$procdff$14428 ($dff) from module fpga (D = $flatten\ethCore0.\eth_axis_rx_inst.$0\m_eth_payload_axis_tlast_reg[0:0], Q = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tlast_reg).
Adding SRST signal on $flatten\ethCore0.\eth_axis_rx_inst.$procdff$14427 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tvalid_next, Q = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tvalid_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16256 ($sdff) from module fpga (D = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tvalid_next, Q = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tvalid_reg).
Adding EN signal on $flatten\ethCore0.\eth_axis_rx_inst.$procdff$14425 ($dff) from module fpga (D = $flatten\ethCore0.\eth_axis_rx_inst.$0\m_eth_payload_axis_tdata_reg[7:0], Q = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tdata_reg).
Adding SRST signal on $flatten\ethCore0.\eth_axis_rx_inst.$procdff$14424 ($dff) from module fpga (D = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tready_int_early, Q = \ethCore0.eth_axis_rx_inst.m_eth_payload_axis_tready_int_reg, rval = 1'0).
Adding SRST signal on $flatten\ethCore0.$procdff$14494 ($dff) from module fpga (D = $flatten\ethCore0.$procmux$13909_Y, Q = \ethCore0.no_match_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16270 ($sdff) from module fpga (D = \ethCore0.no_match, Q = \ethCore0.no_match_reg).
Adding SRST signal on $flatten\ethCore0.$procdff$14493 ($dff) from module fpga (D = $flatten\ethCore0.$procmux$13917_Y, Q = \ethCore0.match_cond_reg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16274 ($sdff) from module fpga (D = \ethCore0.match_cond, Q = \ethCore0.match_cond_reg).

42.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga..
Removed 549 unused cells and 601 unused wires.
<suppressed ~604 debug messages>

42.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga.
<suppressed ~87 debug messages>

42.14.9. Rerunning OPT passes. (Maybe there is more to do..)

42.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~317 debug messages>

42.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga.
    New ctrl vector for $pmux cell $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7760: { \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.state_reg [4] \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.state_reg [2] \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.state_reg [6] \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.state_reg [1] }
    New ctrl vector for $pmux cell $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5589: { $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5609_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5608_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5607_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5606_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5603_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5601_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5600_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5599_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5598_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5597_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5596_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5595_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5594_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5593_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5592_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5591_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5590_CMP }
    New ctrl vector for $pmux cell $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12109: { $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12117_CMP $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12116_CMP $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12115_CMP $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12114_CMP $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12113_CMP $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12112_CMP $auto$opt_reduce.cc:134:opt_mux$16277 }
  Optimizing cells in module \fpga.
Performed a total of 3 changes.

42.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga'.
<suppressed ~291 debug messages>
Removed a total of 97 cells.

42.14.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$15539 ($sdffe) from module fpga.

42.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga..
Removed 3 unused cells and 103 unused wires.
<suppressed ~5 debug messages>

42.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga.

42.14.16. Rerunning OPT passes. (Maybe there is more to do..)

42.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~316 debug messages>

42.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga.
Performed a total of 0 changes.

42.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga'.
Removed a total of 0 cells.

42.14.20. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$opt_dff.cc:744:run$15319 ($dffe) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$3\hdr_sum_next[19:0], Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.hdr_sum_reg).

42.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga..

42.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga.
<suppressed ~1 debug messages>

42.14.23. Rerunning OPT passes. (Maybe there is more to do..)

42.14.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~316 debug messages>

42.14.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga.
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$16281: { $auto$opt_dff.cc:197:make_patterns_logic$16278 $auto$opt_dff.cc:197:make_patterns_logic$15315 \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.state_reg [3] \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.m_eth_payload_axis_tready_int_reg }
    New ctrl vector for $pmux cell $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5630: { $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5608_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5606_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5605_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5604_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5603_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5602_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5601_CMP $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5600_CMP }
  Optimizing cells in module \fpga.
Performed a total of 2 changes.

42.14.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga'.
Removed a total of 0 cells.

42.14.27. Executing OPT_DFF pass (perform DFF optimizations).

42.14.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

42.14.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga.

42.14.30. Rerunning OPT passes. (Maybe there is more to do..)

42.14.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~316 debug messages>

42.14.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga.
Performed a total of 0 changes.

42.14.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga'.
Removed a total of 0 cells.

42.14.34. Executing OPT_DFF pass (perform DFF optimizations).

42.14.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga..

42.14.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga.

42.14.37. Finished OPT passes. (There is nothing left to do.)

42.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 3) from port B of cell fpga.$flatten\rst_inst.$add$../rtl/rst_gen.v:16$258 ($add).
Removed top 1 bits (of 2) from FF cell fpga.$auto$opt_dff.cc:682:run$15831 ($sdff).
Removed top 1 bits (of 3) from port B of cell fpga.$auto$opt_dff.cc:198:make_patterns_logic$15836 ($ne).
Removed top 2 bits (of 4) from port B of cell fpga.$auto$opt_dff.cc:198:make_patterns_logic$16010 ($ne).
Removed top 1 bits (of 2) from port B of cell fpga.$auto$opt_dff.cc:198:make_patterns_logic$16035 ($ne).
Removed top 1 bits (of 2) from port B of cell fpga.$auto$opt_dff.cc:198:make_patterns_logic$16183 ($ne).
Removed top 2 bits (of 3) from port B of cell fpga.$auto$opt_dff.cc:198:make_patterns_logic$16227 ($ne).
Removed top 1 bits (of 2) from port B of cell fpga.$auto$opt_dff.cc:198:make_patterns_logic$16260 ($ne).
Removed top 2 bits (of 4) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$14752 ($eq).
Removed top 1 bits (of 4) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$14699 ($eq).
Removed top 1 bits (of 4) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$14722 ($eq).
Removed top 1 bits (of 4) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$14718 ($eq).
Removed top 1 bits (of 5) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$14886 ($eq).
Removed top 1 bits (of 2) from port B of cell fpga.$auto$opt_dff.cc:198:make_patterns_logic$15203 ($ne).
Removed top 1 bits (of 5) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$14735 ($eq).
Removed top 1 bits (of 2) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$14985 ($eq).
Removed top 1 bits (of 2) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$14998 ($eq).
Removed top 1 bits (of 2) from port B of cell fpga.$auto$opt_dff.cc:198:make_patterns_logic$15243 ($ne).
Removed top 1 bits (of 2) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$15009 ($eq).
Removed top 1 bits (of 2) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$15022 ($eq).
Removed top 1 bits (of 2) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$15031 ($eq).
Removed top 1 bits (of 5) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$14899 ($eq).
Removed top 1 bits (of 4) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$14903 ($eq).
Removed top 1 bits (of 4) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$14912 ($eq).
Removed top 1 bits (of 4) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$14925 ($eq).
Removed top 1 bits (of 2) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$14929 ($eq).
Removed top 1 bits (of 3) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$14933 ($eq).
Removed top 1 bits (of 2) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$14950 ($eq).
Removed top 2 bits (of 3) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$14656 ($eq).
Removed top 1 bits (of 2) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$15096 ($eq).
Removed top 1 bits (of 4) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$15062 ($eq).
Removed top 1 bits (of 2) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$15048 ($eq).
Removed top 2 bits (of 3) from port B of cell fpga.$auto$opt_dff.cc:198:make_patterns_logic$15682 ($ne).
Removed top 1 bits (of 4) from port B of cell fpga.$auto$opt_dff.cc:198:make_patterns_logic$15684 ($ne).
Removed top 1 bits (of 2) from port B of cell fpga.$auto$opt_dff.cc:198:make_patterns_logic$15686 ($ne).
Removed top 1 bits (of 3) from port B of cell fpga.$auto$opt_dff.cc:198:make_patterns_logic$15688 ($ne).
Removed top 1 bits (of 2) from port B of cell fpga.$auto$opt_dff.cc:198:make_patterns_logic$15505 ($ne).
Removed top 1 bits (of 3) from port B of cell fpga.$auto$opt_dff.cc:198:make_patterns_logic$15471 ($ne).
Removed top 1 bits (of 2) from port B of cell fpga.$auto$opt_dff.cc:198:make_patterns_logic$15297 ($ne).
Removed top 1 bits (of 2) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$15144 ($eq).
Removed top 1 bits (of 2) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$15139 ($eq).
Removed top 1 bits (of 4) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$15131 ($eq).
Removed top 1 bits (of 3) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$15126 ($eq).
Removed top 1 bits (of 2) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$14686 ($eq).
Removed top 1 bits (of 2) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$15122 ($eq).
Removed top 2 bits (of 3) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$14682 ($eq).
Removed top 1 bits (of 2) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$15117 ($eq).
Removed top 1 bits (of 3) from port B of cell fpga.$auto$opt_dff.cc:198:make_patterns_logic$15765 ($ne).
Removed top 1 bits (of 4) from port B of cell fpga.$auto$opt_dff.cc:198:make_patterns_logic$15752 ($ne).
Removed top 1 bits (of 3) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$14660 ($eq).
Removed top 31 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\udp_payload_fifo.$add$../lib/eth/lib/axis/rtl/axis_fifo.v:220$280 ($add).
Removed top 18 bits (of 32) from port Y of cell fpga.$flatten\ethCore0.\udp_payload_fifo.$add$../lib/eth/lib/axis/rtl/axis_fifo.v:220$280 ($add).
Removed top 31 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\udp_payload_fifo.$add$../lib/eth/lib/axis/rtl/axis_fifo.v:293$292 ($add).
Removed top 18 bits (of 32) from port Y of cell fpga.$flatten\ethCore0.\udp_payload_fifo.$add$../lib/eth/lib/axis/rtl/axis_fifo.v:293$292 ($add).
Removed cell fpga.$flatten\ethCore0.\udp_payload_fifo.$procmux$13836 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_payload_fifo.$procmux$13842 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_payload_fifo.$procmux$13873 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_payload_fifo.$procmux$13876 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_payload_fifo.$procmux$13892 ($mux).
Removed top 4 bits (of 16) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.$eq$../lib/eth/rtl/ip_complete.v:202$535 ($eq).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procmux$12606 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procmux$12601 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procmux$12511 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procmux$12505 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procmux$12492 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procmux$12486 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procmux$12474 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procmux$12464 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$procmux$12449 ($mux).
Removed top 25 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$shiftx$../lib/eth/rtl/ip_arb_mux.v:0$650 ($shiftx).
Removed top 25 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$shiftx$../lib/eth/rtl/ip_arb_mux.v:0$647 ($shiftx).
Removed top 27 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$shiftx$../lib/eth/rtl/ip_arb_mux.v:0$641 ($shiftx).
Removed top 27 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$shiftx$../lib/eth/rtl/ip_arb_mux.v:0$638 ($shiftx).
Removed top 26 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$shiftx$../lib/eth/rtl/ip_arb_mux.v:0$626 ($shiftx).
Removed top 29 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$shiftx$../lib/eth/rtl/ip_arb_mux.v:0$623 ($shiftx).
Removed top 29 bits (of 31) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$mul$../lib/eth/rtl/ip_arb_mux.v:250$618 ($mul).
Removed top 28 bits (of 31) from port Y of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$mul$../lib/eth/rtl/ip_arb_mux.v:250$618 ($mul).
Removed top 1 bits (of 2) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$and$../lib/eth/rtl/ip_arb_mux.v:206$590 ($and).
Removed top 1 bits (of 2) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$and$../lib/eth/rtl/ip_arb_mux.v:206$588 ($and).
Removed top 1 bits (of 2) from port A of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$and$../lib/eth/rtl/ip_arb_mux.v:205$587 ($and).
Removed top 30 bits (of 32) from port A of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.\arb_inst.\priority_encoder_inst.$shl$../lib/eth/lib/axis/rtl/priority_encoder.v:86$1833 ($shl).
Removed top 30 bits (of 32) from port Y of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.\arb_inst.\priority_encoder_inst.$shl$../lib/eth/lib/axis/rtl/priority_encoder.v:86$1833 ($shl).
Removed top 30 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$shiftx$../lib/eth/rtl/ip_arb_mux.v:0$585 ($shiftx).
Removed top 27 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$shiftx$../lib/eth/rtl/ip_arb_mux.v:0$570 ($shiftx).
Removed top 1 bits (of 2) from port A of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$shl$../lib/eth/rtl/ip_arb_mux.v:157$567 ($shl).
Removed top 15 bits (of 16) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$eq$../lib/eth/rtl/arp.v:331$1013 ($eq).
Removed top 12 bits (of 16) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$eq$../lib/eth/rtl/arp.v:341$1014 ($eq).
Removed top 31 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$sub$../lib/eth/rtl/arp.v:379$1019 ($sub).
Removed top 28 bits (of 32) from port Y of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$sub$../lib/eth/rtl/arp.v:379$1019 ($sub).
Removed top 31 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$gt$../lib/eth/rtl/arp.v:380$1020 ($gt).
Removed top 31 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$sub$../lib/eth/rtl/arp.v:507$1028 ($sub).
Removed top 17 bits (of 32) from port Y of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$sub$../lib/eth/rtl/arp.v:507$1028 ($sub).
Removed top 31 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$sub$../lib/eth/rtl/arp.v:511$1029 ($sub).
Removed top 22 bits (of 32) from port Y of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$sub$../lib/eth/rtl/arp.v:511$1029 ($sub).
Removed top 31 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$sub$../lib/eth/rtl/arp.v:515$1030 ($sub).
Removed top 25 bits (of 32) from port Y of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$sub$../lib/eth/rtl/arp.v:515$1030 ($sub).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8810 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8812 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8814 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8827 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8829 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8831 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8952 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9234 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9373 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9477 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9599 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9700 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2611 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2605 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$procmux$2527 ($mux).
Removed top 6 bits (of 8) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:315$1778 ($eq).
Removed top 3 bits (of 5) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:312$1775 ($eq).
Removed top 4 bits (of 8) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:311$1774 ($eq).
Removed top 3 bits (of 5) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:310$1773 ($eq).
Removed top 7 bits (of 8) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:309$1772 ($eq).
Removed top 4 bits (of 5) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:308$1771 ($eq).
Removed top 1 bits (of 4) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$ne$../lib/eth/rtl/arp_eth_rx.v:275$1763 ($ne).
Removed top 1 bits (of 4) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$ne$../lib/eth/rtl/arp_eth_rx.v:275$1762 ($ne).
Removed top 1 bits (of 5) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:250$1750 ($eq).
Removed top 1 bits (of 5) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:249$1747 ($eq).
Removed top 1 bits (of 5) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:248$1744 ($eq).
Removed top 1 bits (of 5) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:247$1741 ($eq).
Removed top 1 bits (of 5) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:246$1738 ($eq).
Removed top 1 bits (of 5) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:245$1735 ($eq).
Removed top 1 bits (of 5) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:244$1732 ($eq).
Removed top 1 bits (of 5) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:243$1729 ($eq).
Removed top 2 bits (of 5) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:242$1726 ($eq).
Removed top 2 bits (of 5) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:241$1723 ($eq).
Removed top 2 bits (of 5) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:240$1720 ($eq).
Removed top 2 bits (of 5) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:239$1717 ($eq).
Removed top 31 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$add$../lib/eth/rtl/arp_eth_rx.v:228$1704 ($add).
Removed top 27 bits (of 32) from port Y of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$add$../lib/eth/rtl/arp_eth_rx.v:228$1704 ($add).
Removed top 6 bits (of 7) from FF cell fpga.$auto$opt_dff.cc:744:run$15516 ($dffe).
Removed top 2 bits (of 3) from FF cell fpga.$auto$opt_dff.cc:744:run$15522 ($dffe).
Removed top 7 bits (of 8) from mux cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3343 ($mux).
Removed top 4 bits (of 8) from mux cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3325 ($mux).
Removed top 4 bits (of 8) from mux cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3307 ($mux).
Removed top 4 bits (of 8) from mux cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3289 ($mux).
Removed top 4 bits (of 8) from mux cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3271 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$2796 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$2784 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$2771 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$2765 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$2753 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$2743 ($mux).
Removed top 1 bits (of 5) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$eq$../lib/eth/rtl/arp_eth_tx.v:215$1644 ($eq).
Removed top 1 bits (of 5) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$eq$../lib/eth/rtl/arp_eth_tx.v:214$1643 ($eq).
Removed top 1 bits (of 5) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$eq$../lib/eth/rtl/arp_eth_tx.v:213$1642 ($eq).
Removed top 1 bits (of 5) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$eq$../lib/eth/rtl/arp_eth_tx.v:212$1641 ($eq).
Removed top 1 bits (of 5) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$eq$../lib/eth/rtl/arp_eth_tx.v:211$1640 ($eq).
Removed top 1 bits (of 5) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$eq$../lib/eth/rtl/arp_eth_tx.v:210$1639 ($eq).
Removed top 1 bits (of 5) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$eq$../lib/eth/rtl/arp_eth_tx.v:209$1638 ($eq).
Removed top 1 bits (of 5) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$eq$../lib/eth/rtl/arp_eth_tx.v:208$1637 ($eq).
Removed top 2 bits (of 5) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$eq$../lib/eth/rtl/arp_eth_tx.v:207$1636 ($eq).
Removed top 2 bits (of 5) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$eq$../lib/eth/rtl/arp_eth_tx.v:206$1635 ($eq).
Removed top 2 bits (of 5) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$eq$../lib/eth/rtl/arp_eth_tx.v:205$1634 ($eq).
Removed top 2 bits (of 5) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$eq$../lib/eth/rtl/arp_eth_tx.v:204$1633 ($eq).
Removed top 3 bits (of 5) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$eq$../lib/eth/rtl/arp_eth_tx.v:203$1632 ($eq).
Removed top 3 bits (of 5) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$eq$../lib/eth/rtl/arp_eth_tx.v:202$1631 ($eq).
Removed top 4 bits (of 5) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$eq$../lib/eth/rtl/arp_eth_tx.v:201$1630 ($eq).
Removed top 31 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$add$../lib/eth/rtl/arp_eth_tx.v:186$1628 ($add).
Removed top 27 bits (of 32) from port Y of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$add$../lib/eth/rtl/arp_eth_tx.v:186$1628 ($add).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procmux$3561 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procmux$3558 ($mux).
Removed top 1 bits (of 2) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$14881 ($eq).
Removed top 31 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$sub$../lib/eth/rtl/arp_cache.v:190$1622 ($sub).
Removed top 21 bits (of 32) from port Y of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$sub$../lib/eth/rtl/arp_cache.v:190$1622 ($sub).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4887 ($mux).
Removed top 1 bits (of 2) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$14864 ($eq).
Removed top 4 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4577_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4549_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4395_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4332_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4316_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4299_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4281_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4250_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4237_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4223_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4120_CMP0 ($eq).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4046 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3631 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3619 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3606 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3600 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3588 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3583 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$3578 ($mux).
Removed top 15 bits (of 16) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$eq$../lib/eth/rtl/ip_eth_rx.v:409$1508 ($eq).
Removed top 15 bits (of 16) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$gt$../lib/eth/rtl/ip_eth_rx.v:400$1506 ($gt).
Removed top 15 bits (of 16) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$sub$../lib/eth/rtl/ip_eth_rx.v:398$1505 ($sub).
Removed top 1 bits (of 4) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$ne$../lib/eth/rtl/ip_eth_rx.v:361$1501 ($ne).
Removed top 1 bits (of 4) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$ne$../lib/eth/rtl/ip_eth_rx.v:361$1500 ($ne).
Removed top 5 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$add$../lib/eth/rtl/ip_eth_rx.v:330$1499 ($add).
Removed top 27 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$sub$../lib/eth/rtl/ip_eth_rx.v:326$1497 ($sub).
Removed top 16 bits (of 32) from port Y of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$sub$../lib/eth/rtl/ip_eth_rx.v:326$1497 ($sub).
Removed top 1 bits (of 8) from mux cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5742 ($mux).
Removed top 5 bits (of 6) from mux cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5729 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5718 ($mux).
Removed top 5 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5608_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5607_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5606_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5605_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5604_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5603_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5602_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5601_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5600_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5599_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5598_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5597_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5596_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5595_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5594_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5593_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5592_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5591_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5590_CMP0 ($eq).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5579 ($mux).
Removed top 1 bits (of 3) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$14842 ($eq).
Removed top 1 bits (of 4) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$14834 ($eq).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5211 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5199 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5186 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5180 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5168 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5163 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5158 ($mux).
Removed top 15 bits (of 16) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$eq$../lib/eth/rtl/ip_eth_tx.v:307$1439 ($eq).
Removed top 15 bits (of 16) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$ne$../lib/eth/rtl/ip_eth_tx.v:298$1437 ($ne).
Removed top 5 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$sub$../lib/eth/rtl/ip_eth_tx.v:296$1436 ($sub).
Removed top 3 bits (of 20) from port Y of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:264$1432 ($add).
Removed top 4 bits (of 20) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:244$1427 ($add).
Removed top 5 bits (of 20) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:240$1426 ($add).
Removed top 5 bits (of 20) from port A of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:232$1424 ($add).
Removed top 3 bits (of 20) from port Y of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:232$1424 ($add).
Removed top 5 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:223$1423 ($add).
Removed top 27 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$sub$../lib/eth/rtl/ip_eth_tx.v:220$1422 ($sub).
Removed top 16 bits (of 32) from port Y of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$sub$../lib/eth/rtl/ip_eth_tx.v:220$1422 ($sub).
Removed top 1 bits (of 2) from port A of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$shl$../lib/eth/rtl/eth_arb_mux.v:118$1070 ($shl).
Removed top 27 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$shiftx$../lib/eth/rtl/eth_arb_mux.v:0$1073 ($shiftx).
Removed top 30 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$shiftx$../lib/eth/rtl/eth_arb_mux.v:0$1088 ($shiftx).
Removed top 30 bits (of 32) from port A of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.\arb_inst.\priority_encoder_inst.$shl$../lib/eth/lib/axis/rtl/priority_encoder.v:86$1833 ($shl).
Removed top 30 bits (of 32) from port Y of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.\arb_inst.\priority_encoder_inst.$shl$../lib/eth/lib/axis/rtl/priority_encoder.v:86$1833 ($shl).
Removed top 26 bits (of 28) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$mul$../lib/eth/rtl/eth_arb_mux.v:180$1106 ($mul).
Removed top 25 bits (of 28) from port Y of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$mul$../lib/eth/rtl/eth_arb_mux.v:180$1106 ($mul).
Removed top 24 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$shiftx$../lib/eth/rtl/eth_arb_mux.v:0$1108 ($shiftx).
Removed top 24 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$shiftx$../lib/eth/rtl/eth_arb_mux.v:0$1111 ($shiftx).
Removed top 26 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$shiftx$../lib/eth/rtl/eth_arb_mux.v:0$1114 ($shiftx).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$procmux$8536 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$procmux$8541 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$procmux$8551 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$procmux$8563 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$procmux$8569 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$procmux$8582 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$procmux$8588 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$procmux$8639 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$procmux$8644 ($mux).
Removed top 4 bits (of 16) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.$eq$../lib/eth/rtl/ip_complete.v:203$536 ($eq).
Removed top 12 bits (of 16) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$sub$../lib/eth/rtl/udp_ip_tx.v:260$727 ($sub).
Removed top 2 bits (of 3) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$add$../lib/eth/rtl/udp_ip_tx.v:264$728 ($add).
Removed top 15 bits (of 16) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$sub$../lib/eth/rtl/udp_ip_tx.v:296$730 ($sub).
Removed top 15 bits (of 16) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$ne$../lib/eth/rtl/udp_ip_tx.v:298$731 ($ne).
Removed top 15 bits (of 16) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$eq$../lib/eth/rtl/udp_ip_tx.v:307$733 ($eq).
Removed top 27 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$add$../lib/eth/rtl/udp_ip_tx.v:392$740 ($add).
Removed top 16 bits (of 32) from port Y of cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$add$../lib/eth/rtl/udp_ip_tx.v:392$740 ($add).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11665 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11670 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11675 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11687 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11693 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11706 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$11718 ($mux).
Removed top 1 bits (of 4) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$14830 ($eq).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12100 ($mux).
Removed top 1 bits (of 3) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12114_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12115_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12116_CMP0 ($eq).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12199 ($mux).
Removed top 2 bits (of 3) from mux cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12210 ($mux).
Removed top 2 bits (of 3) from mux cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12258 ($mux).
Removed top 1 bits (of 2) from FF cell fpga.$auto$opt_dff.cc:744:run$15216 ($dffe).
Removed top 6 bits (of 7) from FF cell fpga.$auto$opt_dff.cc:744:run$15215 ($dffe).
Removed top 12 bits (of 16) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$sub$../lib/eth/rtl/udp_ip_rx.v:281$793 ($sub).
Removed top 2 bits (of 3) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$add$../lib/eth/rtl/udp_ip_rx.v:285$795 ($add).
Removed top 15 bits (of 16) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$sub$../lib/eth/rtl/udp_ip_rx.v:327$798 ($sub).
Removed top 15 bits (of 16) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$ne$../lib/eth/rtl/udp_ip_rx.v:329$799 ($ne).
Removed top 15 bits (of 16) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$eq$../lib/eth/rtl/udp_ip_rx.v:338$801 ($eq).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10645 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10650 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10655 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10667 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10673 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10686 ($mux).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$10698 ($mux).
Removed top 1 bits (of 6) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$14813 ($eq).
Removed top 1 bits (of 2) from port B of cell fpga.$auto$opt_dff.cc:198:make_patterns_logic$15210 ($ne).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11091 ($mux).
Removed top 1 bits (of 3) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11165_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11166_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11167_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$14800 ($eq).
Removed cell fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11475 ($mux).
Removed top 1 bits (of 4) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$14796 ($eq).
Removed top 31 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\eth_axis_tx_inst.$add$../lib/eth/rtl/eth_axis_tx.v:228$349 ($add).
Removed top 28 bits (of 32) from port Y of cell fpga.$flatten\ethCore0.\eth_axis_tx_inst.$add$../lib/eth/rtl/eth_axis_tx.v:228$349 ($add).
Removed top 3 bits (of 4) from port B of cell fpga.$flatten\ethCore0.\eth_axis_tx_inst.$eq$../lib/eth/rtl/eth_axis_tx.v:244$357 ($eq).
Removed top 2 bits (of 4) from port B of cell fpga.$flatten\ethCore0.\eth_axis_tx_inst.$eq$../lib/eth/rtl/eth_axis_tx.v:245$358 ($eq).
Removed top 2 bits (of 4) from port B of cell fpga.$flatten\ethCore0.\eth_axis_tx_inst.$eq$../lib/eth/rtl/eth_axis_tx.v:246$359 ($eq).
Removed top 1 bits (of 4) from port B of cell fpga.$flatten\ethCore0.\eth_axis_tx_inst.$eq$../lib/eth/rtl/eth_axis_tx.v:247$360 ($eq).
Removed top 1 bits (of 4) from port B of cell fpga.$flatten\ethCore0.\eth_axis_tx_inst.$eq$../lib/eth/rtl/eth_axis_tx.v:248$361 ($eq).
Removed top 1 bits (of 4) from port B of cell fpga.$flatten\ethCore0.\eth_axis_tx_inst.$eq$../lib/eth/rtl/eth_axis_tx.v:249$362 ($eq).
Removed top 1 bits (of 4) from port B of cell fpga.$flatten\ethCore0.\eth_axis_tx_inst.$eq$../lib/eth/rtl/eth_axis_tx.v:250$363 ($eq).
Removed cell fpga.$flatten\ethCore0.\eth_axis_tx_inst.$procmux$13184 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_axis_tx_inst.$procmux$13189 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_axis_tx_inst.$procmux$13199 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_axis_tx_inst.$procmux$13211 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_axis_tx_inst.$procmux$13217 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_axis_tx_inst.$procmux$13230 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_axis_tx_inst.$procmux$13242 ($mux).
Removed top 31 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\eth_axis_rx_inst.$add$../lib/eth/rtl/eth_axis_rx.v:211$423 ($add).
Removed top 28 bits (of 32) from port Y of cell fpga.$flatten\ethCore0.\eth_axis_rx_inst.$add$../lib/eth/rtl/eth_axis_rx.v:211$423 ($add).
Removed top 1 bits (of 4) from port B of cell fpga.$flatten\ethCore0.\eth_axis_rx_inst.$eq$../lib/eth/rtl/eth_axis_rx.v:224$442 ($eq).
Removed top 1 bits (of 4) from port B of cell fpga.$flatten\ethCore0.\eth_axis_rx_inst.$eq$../lib/eth/rtl/eth_axis_rx.v:225$445 ($eq).
Removed cell fpga.$flatten\ethCore0.\eth_axis_rx_inst.$procmux$12649 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_axis_rx_inst.$procmux$12654 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_axis_rx_inst.$procmux$12664 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_axis_rx_inst.$procmux$12676 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_axis_rx_inst.$procmux$12682 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_axis_rx_inst.$procmux$12695 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_axis_rx_inst.$procmux$12707 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_axis_rx_inst.$procmux$12867 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_axis_rx_inst.$procmux$13016 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_axis_rx_inst.$procmux$13118 ($mux).
Removed top 1 bits (of 4) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$14669 ($eq).
Removed top 2 bits (of 3) from port B of cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.$add$../lib/eth/rtl/eth_mac_1g_rgmii.v:128$705 ($add).
Removed top 1 bits (of 4) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$14792 ($eq).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6053 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6045 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6037 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6029 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$6007 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$5996 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$5985 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$5974 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$5958 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$5950 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$5942 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$procmux$5934 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7552 ($mux).
Removed top 1 bits (of 8) from mux cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7534 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7284 ($mux).
Removed top 1 bits (of 4) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$14775 ($eq).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7119 ($mux).
Removed top 1 bits (of 5) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$14771 ($eq).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6864 ($mux).
Removed top 15 bits (of 16) from port B of cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6806_CMP0 ($eq).
Removed top 14 bits (of 16) from port B of cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6805_CMP0 ($eq).
Removed top 14 bits (of 16) from port B of cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6804_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell fpga.$auto$fsm_map.cc:77:implement_pattern_cache$14758 ($eq).
Removed top 28 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$lt$../lib/eth/rtl/axis_gmii_tx.v:362$1340 ($lt).
Removed top 30 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$lt$../lib/eth/rtl/axis_gmii_tx.v:343$1337 ($lt).
Removed top 26 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$lt$../lib/eth/rtl/axis_gmii_tx.v:302$1328 ($lt).
Removed top 13 bits (of 16) from port B of cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$eq$../lib/eth/rtl/axis_gmii_tx.v:239$1323 ($eq).
Removed top 13 bits (of 16) from port B of cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$eq$../lib/eth/rtl/axis_gmii_tx.v:235$1322 ($eq).
Removed top 15 bits (of 16) from port B of cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$add$../lib/eth/rtl/axis_gmii_tx.v:230$1321 ($add).
Removed top 31 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$add$../lib/eth/rtl/rgmii_phy_if.v:127$1152 ($add).
Removed top 26 bits (of 32) from port Y of cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$add$../lib/eth/rtl/rgmii_phy_if.v:127$1152 ($add).
Removed top 1 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$eq$../lib/eth/rtl/rgmii_phy_if.v:130$1153 ($eq).
Removed top 26 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$ge$../lib/eth/rtl/rgmii_phy_if.v:134$1154 ($ge).
Removed top 1 bits (of 2) from port B of cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$eq$../lib/eth/rtl/rgmii_phy_if.v:140$1155 ($eq).
Removed top 4 bits (of 6) from port B of cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$eq$../lib/eth/rtl/rgmii_phy_if.v:145$1157 ($eq).
Removed top 29 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$ge$../lib/eth/rtl/rgmii_phy_if.v:149$1158 ($ge).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$procmux$8473 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$procmux$8487 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.$procmux$12418 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.$procmux$12408 ($mux).
Removed top 31 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.$add$../lib/eth/rtl/eth_mac_1g_rgmii.v:151$710 ($add).
Removed top 30 bits (of 32) from port Y of cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.$add$../lib/eth/rtl/eth_mac_1g_rgmii.v:151$710 ($add).
Removed top 31 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.$add$../lib/eth/rtl/eth_mac_1g_rgmii.v:148$708 ($add).
Removed top 25 bits (of 32) from port Y of cell fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.$add$../lib/eth/rtl/eth_mac_1g_rgmii.v:148$708 ($add).
Removed top 1 bits (of 13) from port B of cell fpga.$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$xor$../lib/eth/lib/axis/rtl/axis_async_fifo.v:340$1224 ($xor).
Removed top 31 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$add$../lib/eth/lib/axis/rtl/axis_async_fifo.v:346$1225 ($add).
Removed top 19 bits (of 32) from port Y of cell fpga.$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$add$../lib/eth/lib/axis/rtl/axis_async_fifo.v:346$1225 ($add).
Removed top 1 bits (of 13) from port B of cell fpga.$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$xor$../lib/eth/lib/axis/rtl/axis_async_fifo.v:348$1227 ($xor).
Removed top 31 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$add$../lib/eth/lib/axis/rtl/axis_async_fifo.v:512$1271 ($add).
Removed top 19 bits (of 32) from port Y of cell fpga.$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$add$../lib/eth/lib/axis/rtl/axis_async_fifo.v:512$1271 ($add).
Removed top 1 bits (of 13) from port B of cell fpga.$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$xor$../lib/eth/lib/axis/rtl/axis_async_fifo.v:514$1273 ($xor).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$7955 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$7964 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8095 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8101 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8121 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8124 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8231 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8317 ($mux).
Removed top 1 bits (of 13) from port B of cell fpga.$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$xor$../lib/eth/lib/axis/rtl/axis_async_fifo.v:340$900 ($xor).
Removed top 31 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$add$../lib/eth/lib/axis/rtl/axis_async_fifo.v:346$901 ($add).
Removed top 19 bits (of 32) from port Y of cell fpga.$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$add$../lib/eth/lib/axis/rtl/axis_async_fifo.v:346$901 ($add).
Removed top 1 bits (of 13) from port B of cell fpga.$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$xor$../lib/eth/lib/axis/rtl/axis_async_fifo.v:348$903 ($xor).
Removed top 31 bits (of 32) from port B of cell fpga.$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$add$../lib/eth/lib/axis/rtl/axis_async_fifo.v:512$947 ($add).
Removed top 19 bits (of 32) from port Y of cell fpga.$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$add$../lib/eth/lib/axis/rtl/axis_async_fifo.v:512$947 ($add).
Removed top 1 bits (of 13) from port B of cell fpga.$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$xor$../lib/eth/lib/axis/rtl/axis_async_fifo.v:514$949 ($xor).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10243 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10252 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10383 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10389 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10409 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10412 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10519 ($mux).
Removed cell fpga.$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10605 ($mux).
Removed top 3 bits (of 8) from port B of cell fpga.$flatten\ethCore0.\udp_complete_inst.$eq$../lib/eth/rtl/udp_complete.v:277$304 ($eq).
Removed top 5 bits (of 16) from port B of cell fpga.$flatten\ethCore0.$eq$../rtl/fpga_core.v:194$234 ($eq).
Removed top 28 bits (of 32) from wire fpga.$flatten\ethCore0.\eth_axis_tx_inst.$add$../lib/eth/rtl/eth_axis_tx.v:228$349_Y.
Removed top 25 bits (of 32) from wire fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.$add$../lib/eth/rtl/eth_mac_1g_rgmii.v:148$708_Y.
Removed top 30 bits (of 32) from wire fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.$add$../lib/eth/rtl/eth_mac_1g_rgmii.v:151$710_Y.
Removed top 4 bits (of 8) from wire fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$2\gmii_txd_next[7:0].
Removed top 1 bits (of 8) from wire fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$4\gmii_txd_next[7:0].
Removed top 26 bits (of 32) from wire fpga.$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$add$../lib/eth/rtl/rgmii_phy_if.v:127$1152_Y.
Removed top 19 bits (of 32) from wire fpga.$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$add$../lib/eth/lib/axis/rtl/axis_async_fifo.v:346$901_Y.
Removed top 19 bits (of 32) from wire fpga.$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$add$../lib/eth/lib/axis/rtl/axis_async_fifo.v:512$947_Y.
Removed top 19 bits (of 32) from wire fpga.$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$add$../lib/eth/lib/axis/rtl/axis_async_fifo.v:346$1225_Y.
Removed top 19 bits (of 32) from wire fpga.$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$add$../lib/eth/lib/axis/rtl/axis_async_fifo.v:512$1271_Y.
Removed top 28 bits (of 32) from wire fpga.$flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$add$../lib/eth/rtl/ip_arb_mux.v:0$619_Y.
Removed top 1 bits (of 2) from wire fpga.$flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$logic_and$../lib/eth/rtl/ip_arb_mux.v:157$566_Y.
Removed top 17 bits (of 32) from wire fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$sub$../lib/eth/rtl/arp.v:507$1028_Y.
Removed top 21 bits (of 32) from wire fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$sub$../lib/eth/rtl/arp_cache.v:190$1622_Y.
Removed top 27 bits (of 32) from wire fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$add$../lib/eth/rtl/arp_eth_rx.v:228$1704_Y.
Removed top 7 bits (of 8) from wire fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$4\m_eth_payload_axis_tdata_int[7:0].
Removed top 4 bits (of 8) from wire fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$5\m_eth_payload_axis_tdata_int[7:0].
Removed top 4 bits (of 8) from wire fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$6\m_eth_payload_axis_tdata_int[7:0].
Removed top 4 bits (of 8) from wire fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$7\m_eth_payload_axis_tdata_int[7:0].
Removed top 4 bits (of 8) from wire fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$8\m_eth_payload_axis_tdata_int[7:0].
Removed top 27 bits (of 32) from wire fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$add$../lib/eth/rtl/arp_eth_tx.v:186$1628_Y.
Removed top 25 bits (of 32) from wire fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$add$../lib/eth/rtl/eth_arb_mux.v:0$1107_Y.
Removed top 1 bits (of 2) from wire fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$logic_and$../lib/eth/rtl/eth_arb_mux.v:118$1069_Y.
Removed top 16 bits (of 32) from wire fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$sub$../lib/eth/rtl/ip_eth_rx.v:326$1497_Y.
Removed top 5 bits (of 6) from wire fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$3\hdr_ptr_next[5:0].
Removed top 1 bits (of 8) from wire fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$3\m_eth_payload_axis_tdata_int[7:0].
Removed top 3 bits (of 20) from wire fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:232$1424_Y.
Removed top 3 bits (of 20) from wire fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:264$1432_Y.
Removed top 16 bits (of 32) from wire fpga.$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$sub$../lib/eth/rtl/ip_eth_tx.v:220$1422_Y.
Removed top 2 bits (of 3) from wire fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$2\hdr_ptr_next[2:0].
Removed top 2 bits (of 3) from wire fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$3\hdr_ptr_next[2:0].
Removed top 16 bits (of 32) from wire fpga.$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$add$../lib/eth/rtl/udp_ip_tx.v:392$740_Y.
Removed top 18 bits (of 32) from wire fpga.$flatten\ethCore0.\udp_payload_fifo.$add$../lib/eth/lib/axis/rtl/axis_fifo.v:220$280_Y.
Removed top 18 bits (of 32) from wire fpga.$flatten\ethCore0.\udp_payload_fifo.$add$../lib/eth/lib/axis/rtl/axis_fifo.v:293$292_Y.

42.16. Executing PEEPOPT pass (run peephole optimizers).

42.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga..
Removed 0 unused cells and 171 unused wires.
<suppressed ~1 debug messages>

42.18. Executing SHARE pass (SAT-based resource sharing).

42.19. Executing TECHMAP pass (map to technology primitives).

42.19.1. Executing Verilog-2005 frontend: /home/anatoly/fpga-toolchain/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/anatoly/fpga-toolchain/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

42.19.2. Continuing TECHMAP pass.
Using template $paramod$106e7676feb63f00b8f79ebab3ff16b0f4c109cb\_90_lut_cmp_ for cells of type $gt.
No more expansions possible.
<suppressed ~196 debug messages>

42.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga.
<suppressed ~13 debug messages>

42.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

42.22. Executing TECHMAP pass (map to technology primitives).

42.22.1. Executing Verilog-2005 frontend: /home/anatoly/fpga-toolchain/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/anatoly/fpga-toolchain/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

42.22.2. Executing Verilog-2005 frontend: /home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

42.22.3. Continuing TECHMAP pass.
Using template $paramod$b3c20b05d9b1fc2c940ef2f6c917486aead042e8\_90_soft_mul for cells of type $mul.
No more expansions possible.
<suppressed ~44 debug messages>

42.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module fpga:
  creating $macc model for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$mul$../lib/eth/rtl/eth_arb_mux.v:180$1106 ($mul).
  creating $macc model for $flatten\ethCore0.\eth_axis_rx_inst.$add$../lib/eth/rtl/eth_axis_rx.v:211$423 ($add).
  creating $macc model for $flatten\ethCore0.\eth_axis_tx_inst.$add$../lib/eth/rtl/eth_axis_tx.v:228$349 ($add).
  creating $macc model for $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.$add$../lib/eth/rtl/eth_mac_1g_rgmii.v:128$705 ($add).
  creating $macc model for $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.$add$../lib/eth/rtl/eth_mac_1g_rgmii.v:148$708 ($add).
  creating $macc model for $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.$add$../lib/eth/rtl/eth_mac_1g_rgmii.v:151$710 ($add).
  creating $macc model for $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$add$../lib/eth/rtl/axis_gmii_tx.v:230$1321 ($add).
  creating $macc model for $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$add$../lib/eth/rtl/rgmii_phy_if.v:127$1152 ($add).
  creating $macc model for $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$add$../lib/eth/lib/axis/rtl/axis_async_fifo.v:346$901 ($add).
  creating $macc model for $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$add$../lib/eth/lib/axis/rtl/axis_async_fifo.v:512$947 ($add).
  creating $macc model for $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$add$../lib/eth/lib/axis/rtl/axis_async_fifo.v:346$1225 ($add).
  creating $macc model for $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$add$../lib/eth/lib/axis/rtl/axis_async_fifo.v:512$1271 ($add).
  creating $macc model for $add$../rtl/fpga.v:27$226 ($add).
  creating $macc model for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$sub$../lib/eth/rtl/arp.v:379$1019 ($sub).
  creating $macc model for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$sub$../lib/eth/rtl/arp.v:507$1028 ($sub).
  creating $macc model for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$sub$../lib/eth/rtl/arp.v:511$1029 ($sub).
  creating $macc model for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$sub$../lib/eth/rtl/arp.v:515$1030 ($sub).
  creating $macc model for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$sub$../lib/eth/rtl/arp_cache.v:190$1622 ($sub).
  creating $macc model for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$add$../lib/eth/rtl/arp_eth_rx.v:228$1704 ($add).
  creating $macc model for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$add$../lib/eth/rtl/arp_eth_tx.v:186$1628 ($add).
  creating $macc model for $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$mul$../lib/eth/rtl/ip_arb_mux.v:250$618 ($mul).
  creating $macc model for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$add$../lib/eth/rtl/ip_eth_rx.v:330$1499 ($add).
  creating $macc model for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$sub$../lib/eth/rtl/ip_eth_rx.v:326$1497 ($sub).
  creating $macc model for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$sub$../lib/eth/rtl/ip_eth_rx.v:398$1505 ($sub).
  creating $macc model for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:223$1423 ($add).
  creating $macc model for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:232$1424 ($add).
  creating $macc model for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:240$1426 ($add).
  creating $macc model for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:244$1427 ($add).
  creating $macc model for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:248$1428 ($add).
  creating $macc model for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:252$1429 ($add).
  creating $macc model for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:256$1430 ($add).
  creating $macc model for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:260$1431 ($add).
  creating $macc model for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:264$1432 ($add).
  creating $macc model for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$sub$../lib/eth/rtl/ip_eth_tx.v:220$1422 ($sub).
  creating $macc model for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$sub$../lib/eth/rtl/ip_eth_tx.v:296$1436 ($sub).
  creating $macc model for $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$add$../lib/eth/rtl/udp_ip_rx.v:285$795 ($add).
  creating $macc model for $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$sub$../lib/eth/rtl/udp_ip_rx.v:281$793 ($sub).
  creating $macc model for $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$sub$../lib/eth/rtl/udp_ip_rx.v:327$798 ($sub).
  creating $macc model for $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$add$../lib/eth/rtl/udp_ip_tx.v:264$728 ($add).
  creating $macc model for $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$add$../lib/eth/rtl/udp_ip_tx.v:392$740 ($add).
  creating $macc model for $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$sub$../lib/eth/rtl/udp_ip_tx.v:260$727 ($sub).
  creating $macc model for $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$sub$../lib/eth/rtl/udp_ip_tx.v:296$730 ($sub).
  creating $macc model for $flatten\ethCore0.\udp_payload_fifo.$add$../lib/eth/lib/axis/rtl/axis_fifo.v:220$280 ($add).
  creating $macc model for $flatten\ethCore0.\udp_payload_fifo.$add$../lib/eth/lib/axis/rtl/axis_fifo.v:293$292 ($add).
  creating $macc model for $flatten\rst_inst.$add$../rtl/rst_gen.v:16$258 ($add).
  creating $alu model for $macc $flatten\rst_inst.$add$../rtl/rst_gen.v:16$258.
  creating $alu model for $macc $flatten\ethCore0.\udp_payload_fifo.$add$../lib/eth/lib/axis/rtl/axis_fifo.v:293$292.
  creating $alu model for $macc $flatten\ethCore0.\udp_payload_fifo.$add$../lib/eth/lib/axis/rtl/axis_fifo.v:220$280.
  creating $alu model for $macc $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$sub$../lib/eth/rtl/udp_ip_tx.v:296$730.
  creating $alu model for $macc $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$sub$../lib/eth/rtl/udp_ip_tx.v:260$727.
  creating $alu model for $macc $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$add$../lib/eth/rtl/udp_ip_tx.v:392$740.
  creating $alu model for $macc $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$add$../lib/eth/rtl/udp_ip_tx.v:264$728.
  creating $alu model for $macc $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$sub$../lib/eth/rtl/udp_ip_rx.v:327$798.
  creating $alu model for $macc $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$sub$../lib/eth/rtl/udp_ip_rx.v:281$793.
  creating $alu model for $macc $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$add$../lib/eth/rtl/udp_ip_rx.v:285$795.
  creating $alu model for $macc $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$sub$../lib/eth/rtl/ip_eth_tx.v:296$1436.
  creating $alu model for $macc $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$sub$../lib/eth/rtl/ip_eth_tx.v:220$1422.
  creating $alu model for $macc $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:264$1432.
  creating $alu model for $macc $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:260$1431.
  creating $alu model for $macc $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:256$1430.
  creating $alu model for $macc $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:252$1429.
  creating $alu model for $macc $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:248$1428.
  creating $alu model for $macc $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:244$1427.
  creating $alu model for $macc $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:240$1426.
  creating $alu model for $macc $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:232$1424.
  creating $alu model for $macc $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:223$1423.
  creating $alu model for $macc $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$sub$../lib/eth/rtl/ip_eth_rx.v:398$1505.
  creating $alu model for $macc $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$sub$../lib/eth/rtl/ip_eth_rx.v:326$1497.
  creating $alu model for $macc $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$add$../lib/eth/rtl/ip_eth_rx.v:330$1499.
  creating $alu model for $macc $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$add$../lib/eth/rtl/arp_eth_tx.v:186$1628.
  creating $alu model for $macc $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$add$../lib/eth/rtl/arp_eth_rx.v:228$1704.
  creating $alu model for $macc $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$sub$../lib/eth/rtl/arp_cache.v:190$1622.
  creating $alu model for $macc $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$sub$../lib/eth/rtl/arp.v:515$1030.
  creating $alu model for $macc $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$sub$../lib/eth/rtl/arp.v:511$1029.
  creating $alu model for $macc $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$sub$../lib/eth/rtl/arp.v:507$1028.
  creating $alu model for $macc $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$sub$../lib/eth/rtl/arp.v:379$1019.
  creating $alu model for $macc $add$../rtl/fpga.v:27$226.
  creating $alu model for $macc $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$add$../lib/eth/lib/axis/rtl/axis_async_fifo.v:512$1271.
  creating $alu model for $macc $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$add$../lib/eth/lib/axis/rtl/axis_async_fifo.v:346$1225.
  creating $alu model for $macc $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$add$../lib/eth/lib/axis/rtl/axis_async_fifo.v:512$947.
  creating $alu model for $macc $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$add$../lib/eth/lib/axis/rtl/axis_async_fifo.v:346$901.
  creating $alu model for $macc $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$add$../lib/eth/rtl/rgmii_phy_if.v:127$1152.
  creating $alu model for $macc $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$add$../lib/eth/rtl/axis_gmii_tx.v:230$1321.
  creating $alu model for $macc $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.$add$../lib/eth/rtl/eth_mac_1g_rgmii.v:151$710.
  creating $alu model for $macc $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.$add$../lib/eth/rtl/eth_mac_1g_rgmii.v:148$708.
  creating $alu model for $macc $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.$add$../lib/eth/rtl/eth_mac_1g_rgmii.v:128$705.
  creating $alu model for $macc $flatten\ethCore0.\eth_axis_tx_inst.$add$../lib/eth/rtl/eth_axis_tx.v:228$349.
  creating $alu model for $macc $flatten\ethCore0.\eth_axis_rx_inst.$add$../lib/eth/rtl/eth_axis_rx.v:211$423.
  creating $macc cell for $flatten\ethCore0.\udp_complete_inst.\ip_arb_mux_inst.$mul$../lib/eth/rtl/ip_arb_mux.v:250$618: $auto$alumacc.cc:365:replace_macc$16322
  creating $macc cell for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$mul$../lib/eth/rtl/eth_arb_mux.v:180$1106: $auto$alumacc.cc:365:replace_macc$16323
  creating $alu model for $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$lt$../lib/eth/rtl/axis_gmii_tx.v:302$1328 ($lt): new $alu
  creating $alu model for $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$lt$../lib/eth/rtl/axis_gmii_tx.v:343$1337 ($lt): new $alu
  creating $alu model for $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$lt$../lib/eth/rtl/axis_gmii_tx.v:362$1340 ($lt): new $alu
  creating $alu model for $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$ge$../lib/eth/rtl/rgmii_phy_if.v:134$1154 ($ge): new $alu
  creating $alu model for $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$ge$../lib/eth/rtl/rgmii_phy_if.v:149$1158 ($ge): new $alu
  creating $alu model for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$gt$../lib/eth/rtl/ip_eth_rx.v:400$1506 ($gt): new $alu
  creating $alu model for $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6804_CMP0 ($eq): merged with $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$lt$../lib/eth/rtl/axis_gmii_tx.v:343$1337.
  creating $alu model for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$eq$../lib/eth/rtl/ip_eth_rx.v:409$1508 ($eq): merged with $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$gt$../lib/eth/rtl/ip_eth_rx.v:400$1506.
  creating $alu cell for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$gt$../lib/eth/rtl/ip_eth_rx.v:400$1506, $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$eq$../lib/eth/rtl/ip_eth_rx.v:409$1508: $auto$alumacc.cc:485:replace_alu$16330
  creating $alu cell for $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$ge$../lib/eth/rtl/rgmii_phy_if.v:149$1158: $auto$alumacc.cc:485:replace_alu$16337
  creating $alu cell for $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$ge$../lib/eth/rtl/rgmii_phy_if.v:134$1154: $auto$alumacc.cc:485:replace_alu$16346
  creating $alu cell for $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$lt$../lib/eth/rtl/axis_gmii_tx.v:362$1340: $auto$alumacc.cc:485:replace_alu$16355
  creating $alu cell for $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$lt$../lib/eth/rtl/axis_gmii_tx.v:343$1337, $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$6804_CMP0: $auto$alumacc.cc:485:replace_alu$16366
  creating $alu cell for $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$lt$../lib/eth/rtl/axis_gmii_tx.v:302$1328: $auto$alumacc.cc:485:replace_alu$16377
  creating $alu cell for $flatten\ethCore0.\eth_axis_rx_inst.$add$../lib/eth/rtl/eth_axis_rx.v:211$423: $auto$alumacc.cc:485:replace_alu$16388
  creating $alu cell for $flatten\ethCore0.\eth_axis_tx_inst.$add$../lib/eth/rtl/eth_axis_tx.v:228$349: $auto$alumacc.cc:485:replace_alu$16391
  creating $alu cell for $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.$add$../lib/eth/rtl/eth_mac_1g_rgmii.v:128$705: $auto$alumacc.cc:485:replace_alu$16394
  creating $alu cell for $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.$add$../lib/eth/rtl/eth_mac_1g_rgmii.v:148$708: $auto$alumacc.cc:485:replace_alu$16397
  creating $alu cell for $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.$add$../lib/eth/rtl/eth_mac_1g_rgmii.v:151$710: $auto$alumacc.cc:485:replace_alu$16400
  creating $alu cell for $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$add$../lib/eth/rtl/axis_gmii_tx.v:230$1321: $auto$alumacc.cc:485:replace_alu$16403
  creating $alu cell for $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\rgmii_phy_if_inst.$add$../lib/eth/rtl/rgmii_phy_if.v:127$1152: $auto$alumacc.cc:485:replace_alu$16406
  creating $alu cell for $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$add$../lib/eth/lib/axis/rtl/axis_async_fifo.v:346$901: $auto$alumacc.cc:485:replace_alu$16409
  creating $alu cell for $flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$add$../lib/eth/lib/axis/rtl/axis_async_fifo.v:512$947: $auto$alumacc.cc:485:replace_alu$16412
  creating $alu cell for $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$add$../lib/eth/lib/axis/rtl/axis_async_fifo.v:346$1225: $auto$alumacc.cc:485:replace_alu$16415
  creating $alu cell for $flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$add$../lib/eth/lib/axis/rtl/axis_async_fifo.v:512$1271: $auto$alumacc.cc:485:replace_alu$16418
  creating $alu cell for $add$../rtl/fpga.v:27$226: $auto$alumacc.cc:485:replace_alu$16421
  creating $alu cell for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$sub$../lib/eth/rtl/arp.v:379$1019: $auto$alumacc.cc:485:replace_alu$16424
  creating $alu cell for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$sub$../lib/eth/rtl/arp.v:507$1028: $auto$alumacc.cc:485:replace_alu$16427
  creating $alu cell for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$sub$../lib/eth/rtl/arp.v:511$1029: $auto$alumacc.cc:485:replace_alu$16430
  creating $alu cell for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$sub$../lib/eth/rtl/arp.v:515$1030: $auto$alumacc.cc:485:replace_alu$16433
  creating $alu cell for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$sub$../lib/eth/rtl/arp_cache.v:190$1622: $auto$alumacc.cc:485:replace_alu$16436
  creating $alu cell for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$add$../lib/eth/rtl/arp_eth_rx.v:228$1704: $auto$alumacc.cc:485:replace_alu$16439
  creating $alu cell for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$add$../lib/eth/rtl/arp_eth_tx.v:186$1628: $auto$alumacc.cc:485:replace_alu$16442
  creating $alu cell for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$add$../lib/eth/rtl/ip_eth_rx.v:330$1499: $auto$alumacc.cc:485:replace_alu$16445
  creating $alu cell for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$sub$../lib/eth/rtl/ip_eth_rx.v:326$1497: $auto$alumacc.cc:485:replace_alu$16448
  creating $alu cell for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$sub$../lib/eth/rtl/ip_eth_rx.v:398$1505: $auto$alumacc.cc:485:replace_alu$16451
  creating $alu cell for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:223$1423: $auto$alumacc.cc:485:replace_alu$16454
  creating $alu cell for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:232$1424: $auto$alumacc.cc:485:replace_alu$16457
  creating $alu cell for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:240$1426: $auto$alumacc.cc:485:replace_alu$16460
  creating $alu cell for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:244$1427: $auto$alumacc.cc:485:replace_alu$16463
  creating $alu cell for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:248$1428: $auto$alumacc.cc:485:replace_alu$16466
  creating $alu cell for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:252$1429: $auto$alumacc.cc:485:replace_alu$16469
  creating $alu cell for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:256$1430: $auto$alumacc.cc:485:replace_alu$16472
  creating $alu cell for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:260$1431: $auto$alumacc.cc:485:replace_alu$16475
  creating $alu cell for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$add$../lib/eth/rtl/ip_eth_tx.v:264$1432: $auto$alumacc.cc:485:replace_alu$16478
  creating $alu cell for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$sub$../lib/eth/rtl/ip_eth_tx.v:220$1422: $auto$alumacc.cc:485:replace_alu$16481
  creating $alu cell for $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$sub$../lib/eth/rtl/ip_eth_tx.v:296$1436: $auto$alumacc.cc:485:replace_alu$16484
  creating $alu cell for $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$add$../lib/eth/rtl/udp_ip_rx.v:285$795: $auto$alumacc.cc:485:replace_alu$16487
  creating $alu cell for $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$sub$../lib/eth/rtl/udp_ip_rx.v:281$793: $auto$alumacc.cc:485:replace_alu$16490
  creating $alu cell for $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$sub$../lib/eth/rtl/udp_ip_rx.v:327$798: $auto$alumacc.cc:485:replace_alu$16493
  creating $alu cell for $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$add$../lib/eth/rtl/udp_ip_tx.v:264$728: $auto$alumacc.cc:485:replace_alu$16496
  creating $alu cell for $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$add$../lib/eth/rtl/udp_ip_tx.v:392$740: $auto$alumacc.cc:485:replace_alu$16499
  creating $alu cell for $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$sub$../lib/eth/rtl/udp_ip_tx.v:260$727: $auto$alumacc.cc:485:replace_alu$16502
  creating $alu cell for $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$sub$../lib/eth/rtl/udp_ip_tx.v:296$730: $auto$alumacc.cc:485:replace_alu$16505
  creating $alu cell for $flatten\ethCore0.\udp_payload_fifo.$add$../lib/eth/lib/axis/rtl/axis_fifo.v:220$280: $auto$alumacc.cc:485:replace_alu$16508
  creating $alu cell for $flatten\ethCore0.\udp_payload_fifo.$add$../lib/eth/lib/axis/rtl/axis_fifo.v:293$292: $auto$alumacc.cc:485:replace_alu$16511
  creating $alu cell for $flatten\rst_inst.$add$../rtl/rst_gen.v:16$258: $auto$alumacc.cc:485:replace_alu$16514
  created 49 $alu and 2 $macc cells.

42.24. Executing OPT pass (performing simple optimizations).

42.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga.
<suppressed ~3 debug messages>

42.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

42.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~294 debug messages>

42.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga.
    New ctrl vector for $pmux cell $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7760: { $auto$opt_reduce.cc:134:opt_mux$16520 $auto$opt_reduce.cc:134:opt_mux$16518 }
  Optimizing cells in module \fpga.
Performed a total of 1 changes.

42.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

42.24.6. Executing OPT_DFF pass (perform DFF optimizations).

42.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga..
Removed 1 unused cells and 18 unused wires.
<suppressed ~2 debug messages>

42.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga.

42.24.9. Rerunning OPT passes. (Maybe there is more to do..)

42.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~295 debug messages>

42.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga.
Performed a total of 0 changes.

42.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga'.
Removed a total of 0 cells.

42.24.13. Executing OPT_DFF pass (perform DFF optimizations).

42.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga..

42.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga.

42.24.16. Finished OPT passes. (There is nothing left to do.)

42.25. Executing MEMORY pass.

42.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

42.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

42.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing fpga.ethCore0.eth_mac_inst.rx_fifo.fifo_inst.mem write port 0.
  Analyzing fpga.ethCore0.eth_mac_inst.tx_fifo.fifo_inst.mem write port 0.
  Analyzing fpga.ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.ram write port 0.
  Analyzing fpga.ethCore0.udp_payload_fifo.mem write port 0.

42.25.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\ethCore0.eth_mac_inst.rx_fifo.fifo_inst.mem'[0] in module `\fpga': merging output FF to cell.
Checking read port `\ethCore0.eth_mac_inst.tx_fifo.fifo_inst.mem'[0] in module `\fpga': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.ram'[0] in module `\fpga': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\ethCore0.udp_payload_fifo.mem'[0] in module `\fpga': merging output FF to cell.
    Write port 0: non-transparent.

42.25.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga..
Removed 4 unused cells and 115 unused wires.
<suppressed ~5 debug messages>

42.25.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

42.25.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

42.25.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga..

42.25.9. Executing MEMORY_COLLECT pass (generating $mem cells).

42.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga..

42.27. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing fpga.ethCore0.eth_mac_inst.rx_fifo.fifo_inst.mem:
  Properties: ports=2 bits=40960 rports=1 wports=1 dbits=10 abits=12 words=4096
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=26 bwaste=13312 waste=13312 efficiency=27
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 -1 -1 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \eth_clocks_rx.
        Mapped to bram port A1.
      Read port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13312 efficiency=27
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=26 bwaste=13312 waste=13312 efficiency=27
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=26 bwaste=13312 waste=13312 efficiency=27
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=8 bwaste=8192 waste=8192 efficiency=55
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 -1 -1 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \eth_clocks_rx.
        Mapped to bram port A1.
      Read port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=55
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=8 bwaste=16384 waste=16384 efficiency=55
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 -1 -1 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \eth_clocks_rx.
        Mapped to bram port A1.
      Read port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=16384 efficiency=55
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=2 bwaste=8192 waste=8192 efficiency=83
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 -1 -1
      Write port #0 is in clock domain \eth_clocks_rx.
        Mapped to bram port A1.
      Read port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=83
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9
      Write port #0 is in clock domain \eth_clocks_rx.
        Mapped to bram port A1.
      Read port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=50
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \eth_clocks_rx.
        Mapped to bram port A1.
      Read port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=8 bwaste=8192 waste=8192 efficiency=55
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=8 bwaste=16384 waste=16384 efficiency=55
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=2 bwaste=8192 waste=8192 efficiency=83
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=8 bwaste=8192 waste=8192 efficiency=55
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=8 bwaste=16384 waste=16384 efficiency=55
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=2 bwaste=8192 waste=8192 efficiency=83
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=25, cells=10, acells=1
    Efficiency for rule 4.4: efficiency=50, cells=5, acells=1
    Efficiency for rule 4.3: efficiency=83, cells=3, acells=1
    Efficiency for rule 4.2: efficiency=55, cells=4, acells=2
    Efficiency for rule 4.1: efficiency=55, cells=4, acells=4
    Efficiency for rule 1.1: efficiency=27, cells=8, acells=8
    Selected rule 4.3 with efficiency 83.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 -1 -1
      Write port #0 is in clock domain \eth_clocks_rx.
        Mapped to bram port A1.
      Read port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: ethCore0.eth_mac_inst.rx_fifo.fifo_inst.mem.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: ethCore0.eth_mac_inst.rx_fifo.fifo_inst.mem.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: ethCore0.eth_mac_inst.rx_fifo.fifo_inst.mem.2.0.0
Processing fpga.ethCore0.eth_mac_inst.tx_fifo.fifo_inst.mem:
  Properties: ports=2 bits=40960 rports=1 wports=1 dbits=10 abits=12 words=4096
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=26 bwaste=13312 waste=13312 efficiency=27
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 -1 -1 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13312 efficiency=27
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=26 bwaste=13312 waste=13312 efficiency=27
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=26 bwaste=13312 waste=13312 efficiency=27
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=8 bwaste=8192 waste=8192 efficiency=55
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 -1 -1 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=55
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=8 bwaste=16384 waste=16384 efficiency=55
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 -1 -1 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=16384 efficiency=55
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=2 bwaste=8192 waste=8192 efficiency=83
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 -1 -1
      Write port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=83
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9
      Write port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=50
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=8 bwaste=8192 waste=8192 efficiency=55
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=8 bwaste=16384 waste=16384 efficiency=55
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=2 bwaste=8192 waste=8192 efficiency=83
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=8 bwaste=8192 waste=8192 efficiency=55
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=8 bwaste=16384 waste=16384 efficiency=55
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=2 bwaste=8192 waste=8192 efficiency=83
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=25, cells=10, acells=1
    Efficiency for rule 4.4: efficiency=50, cells=5, acells=1
    Efficiency for rule 4.3: efficiency=83, cells=3, acells=1
    Efficiency for rule 4.2: efficiency=55, cells=4, acells=2
    Efficiency for rule 4.1: efficiency=55, cells=4, acells=4
    Efficiency for rule 1.1: efficiency=27, cells=8, acells=8
    Selected rule 4.3 with efficiency 83.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 -1 -1
      Write port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: ethCore0.eth_mac_inst.tx_fifo.fifo_inst.mem.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: ethCore0.eth_mac_inst.tx_fifo.fifo_inst.mem.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: ethCore0.eth_mac_inst.tx_fifo.fifo_inst.mem.2.0.0
Processing fpga.ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.ram:
  Properties: ports=2 bits=165888 rports=1 wports=1 dbits=81 abits=11 words=2048
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=27 bwaste=13824 waste=13824 efficiency=75
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80
      Write port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13824 efficiency=75
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=27 bwaste=13824 waste=13824 efficiency=75
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=27 bwaste=13824 waste=13824 efficiency=75
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=9 bwaste=9216 waste=9216 efficiency=90
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80
      Write port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=9216 efficiency=90
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80
      Write port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2048 dwaste=3 bwaste=14336 waste=14336 efficiency=48
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 -1 -1 -1
      Write port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=48
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=1 bwaste=14336 waste=14336 efficiency=24
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 -1
      Write port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=24
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=14336 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=9 bwaste=9216 waste=9216 efficiency=90
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2048 dwaste=3 bwaste=14336 waste=14336 efficiency=48
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=1 bwaste=14336 waste=14336 efficiency=24
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=14336 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=9 bwaste=9216 waste=9216 efficiency=90
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2048 dwaste=3 bwaste=14336 waste=14336 efficiency=48
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=1 bwaste=14336 waste=14336 efficiency=24
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=14336 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=12, cells=81, acells=1
    Efficiency for rule 4.4: efficiency=24, cells=41, acells=1
    Efficiency for rule 4.3: efficiency=48, cells=21, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=9, acells=1
    Efficiency for rule 4.1: efficiency=90, cells=10, acells=2
    Efficiency for rule 1.1: efficiency=75, cells=12, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80
      Write port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.ram.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.ram.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.ram.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.ram.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <4 0 0>: ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.ram.4.0.0
      Creating $__ECP5_DP16KD cell at grid position <5 0 0>: ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.ram.5.0.0
      Creating $__ECP5_DP16KD cell at grid position <6 0 0>: ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.ram.6.0.0
      Creating $__ECP5_DP16KD cell at grid position <7 0 0>: ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.ram.7.0.0
      Creating $__ECP5_DP16KD cell at grid position <8 0 0>: ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.ram.8.0.0
Processing fpga.ethCore0.udp_payload_fifo.mem:
  Properties: ports=2 bits=81920 rports=1 wports=1 dbits=10 abits=13 words=8192
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=26 bwaste=13312 waste=13312 efficiency=27
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 -1 -1 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13312 efficiency=27
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=26 bwaste=13312 waste=13312 efficiency=27
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=26 bwaste=13312 waste=13312 efficiency=27
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=8 bwaste=8192 waste=8192 efficiency=55
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 -1 -1 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=55
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=8 bwaste=16384 waste=16384 efficiency=55
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 -1 -1 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=16384 efficiency=55
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=2 bwaste=8192 waste=8192 efficiency=83
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 -1 -1
      Write port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=83
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9
      Write port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=8 bwaste=8192 waste=8192 efficiency=55
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=8 bwaste=16384 waste=16384 efficiency=55
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=2 bwaste=8192 waste=8192 efficiency=83
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=8 bwaste=8192 waste=8192 efficiency=55
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=8 bwaste=16384 waste=16384 efficiency=55
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=2 bwaste=8192 waste=8192 efficiency=83
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=50, cells=10, acells=1
    Efficiency for rule 4.4: efficiency=100, cells=5, acells=1
    Efficiency for rule 4.3: efficiency=83, cells=6, acells=2
    Efficiency for rule 4.2: efficiency=55, cells=8, acells=4
    Efficiency for rule 4.1: efficiency=55, cells=8, acells=8
    Efficiency for rule 1.1: efficiency=27, cells=16, acells=16
    Selected rule 4.4 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9
      Write port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \ethCore0.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: ethCore0.udp_payload_fifo.mem.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: ethCore0.udp_payload_fifo.mem.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: ethCore0.udp_payload_fifo.mem.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: ethCore0.udp_payload_fifo.mem.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <4 0 0>: ethCore0.udp_payload_fifo.mem.4.0.0

42.28. Executing TECHMAP pass (map to technology primitives).

42.28.1. Executing Verilog-2005 frontend: /home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD'.
Successfully finished Verilog frontend.

42.28.2. Continuing TECHMAP pass.
Using template $paramod$57dc388ca8a3f3292b810964cb76671cec1ed708\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$4204dd28be2a05400eb47c3d2b4561c85ae89131\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$3be384f458d0537a27afbd79f48b29b3c25e4b9a\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
No more expansions possible.
<suppressed ~87 debug messages>

42.29. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

42.30. Executing TECHMAP pass (map to technology primitives).

42.30.1. Executing Verilog-2005 frontend: /home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4'.
Successfully finished Verilog frontend.

42.30.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

42.31. Executing OPT pass (performing simple optimizations).

42.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga.
<suppressed ~266 debug messages>

42.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

42.31.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$opt_dff.cc:744:run$16282 ($dffe) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$3\hdr_sum_next[19:0] [13:0], Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.hdr_sum_reg [13:0]).
Adding SRST signal on $auto$opt_dff.cc:744:run$16060 ($dffe) from module fpga (D = \ethCore0.eth_mac_inst.tx_fifo.fifo_inst.m_axis_pipe_reg[1] [7:0], Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.s_tdata_reg, rval = 8'00000000).
Adding SRST signal on $auto$opt_dff.cc:744:run$15668 ($dffe) from module fpga (D = { \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.cache_write_request_ip_reg \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.cache_write_request_mac_reg }, Q = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_cache_inst.ram_data_w [79:0], rval = 80'00000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $auto$opt_dff.cc:744:run$15384 ($dffe) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$2\hdr_ptr_next[5:0], Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.hdr_ptr_reg, rval = 6'000000).
Adding SRST signal on $auto$opt_dff.cc:744:run$15273 ($dffe) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$2\hdr_ptr_next[2:0], Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.hdr_ptr_reg, rval = 3'000).
Adding SRST signal on $auto$opt_dff.cc:744:run$15213 ($dffe) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$4\hdr_ptr_next[2:0] [2:1], Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.hdr_ptr_reg [2:1], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$16065 ($sdff) from module fpga (D = $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$3\s_axis_tready_next[0:0], Q = \ethCore0.eth_mac_inst.eth_mac_1g_rgmii_inst.eth_mac_1g_inst.axis_gmii_tx_inst.s_axis_tready_reg).

42.31.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga..
Removed 26 unused cells and 346 unused wires.
<suppressed ~30 debug messages>

42.31.5. Rerunning OPT passes. (Removed registers in this run.)

42.31.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga.
<suppressed ~2 debug messages>

42.31.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga'.
Removed a total of 0 cells.

42.31.8. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14022 ($dff) from module fpga.
Setting constant 0-bit at position 1 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14022 ($dff) from module fpga.
Setting constant 0-bit at position 2 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14022 ($dff) from module fpga.
Setting constant 0-bit at position 3 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14022 ($dff) from module fpga.
Setting constant 0-bit at position 4 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14022 ($dff) from module fpga.
Setting constant 0-bit at position 5 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14022 ($dff) from module fpga.
Setting constant 0-bit at position 6 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14022 ($dff) from module fpga.
Setting constant 0-bit at position 7 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14022 ($dff) from module fpga.
Setting constant 1-bit at position 8 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14020 ($dff) from module fpga.
Setting constant 1-bit at position 9 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14020 ($dff) from module fpga.
Setting constant 1-bit at position 10 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14020 ($dff) from module fpga.
Setting constant 1-bit at position 11 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14020 ($dff) from module fpga.
Setting constant 1-bit at position 12 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14020 ($dff) from module fpga.
Setting constant 1-bit at position 13 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14020 ($dff) from module fpga.
Setting constant 1-bit at position 14 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14020 ($dff) from module fpga.
Setting constant 1-bit at position 15 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14020 ($dff) from module fpga.
Setting constant 1-bit at position 16 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14020 ($dff) from module fpga.
Setting constant 1-bit at position 17 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14020 ($dff) from module fpga.
Setting constant 1-bit at position 18 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14020 ($dff) from module fpga.
Setting constant 1-bit at position 19 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14020 ($dff) from module fpga.
Setting constant 1-bit at position 20 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14020 ($dff) from module fpga.
Setting constant 1-bit at position 21 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14020 ($dff) from module fpga.
Setting constant 1-bit at position 22 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14020 ($dff) from module fpga.
Setting constant 1-bit at position 23 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14020 ($dff) from module fpga.
Setting constant 1-bit at position 24 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14020 ($dff) from module fpga.
Setting constant 1-bit at position 25 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14020 ($dff) from module fpga.
Setting constant 1-bit at position 26 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14020 ($dff) from module fpga.
Setting constant 1-bit at position 27 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14020 ($dff) from module fpga.
Setting constant 1-bit at position 28 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14020 ($dff) from module fpga.
Setting constant 1-bit at position 29 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14020 ($dff) from module fpga.
Setting constant 1-bit at position 30 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14020 ($dff) from module fpga.
Setting constant 1-bit at position 31 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14020 ($dff) from module fpga.

42.31.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

42.31.10. Rerunning OPT passes. (Removed registers in this run.)

42.31.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga.
<suppressed ~6 debug messages>

42.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga'.
Removed a total of 0 cells.

42.31.13. Executing OPT_DFF pass (perform DFF optimizations).

42.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

42.31.15. Finished fast OPT passes.

42.32. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

42.33. Executing OPT pass (performing simple optimizations).

42.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga.

42.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga'.
Removed a total of 0 cells.

42.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~275 debug messages>

42.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga.
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$16767: { $auto$opt_dff.cc:197:make_patterns_logic$16764 $auto$opt_dff.cc:197:make_patterns_logic$16278 $auto$opt_dff.cc:197:make_patterns_logic$15315 \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.state_reg [3] \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.m_eth_payload_axis_tready_int_reg }
    Consolidated identical input bits for $mux cell $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7264:
      Old ports: A=8'01010101, B=8'11010101, Y=$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$6\gmii_txd_next[7:0]
      New ports: A=1'0, B=1'1, Y=$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$6\gmii_txd_next[7:0] [7]
      New connections: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$6\gmii_txd_next[7:0] [6:0] = 7'1010101
    Consolidated identical input bits for $mux cell $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7534:
      Old ports: A=7'0000000, B=7'1010101, Y=$auto$wreduce.cc:454:run$16287 [6:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$16287 [0]
      New connections: $auto$wreduce.cc:454:run$16287 [6:1] = { $auto$wreduce.cc:454:run$16287 [0] 1'0 $auto$wreduce.cc:454:run$16287 [0] 1'0 $auto$wreduce.cc:454:run$16287 [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$8899:
      Old ports: A=48'000000000000000000000000000000000000000000000000, B=48'111111111111111111111111111111111111111111111111, Y=$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0]
      New ports: A=1'0, B=1'1, Y=$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0]
      New connections: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [47:1] = { $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3325:
      Old ports: A={ 3'000 $auto$wreduce.cc:454:run$16298 [0] }, B={ \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.arp_spa_reg [7] 3'000 }, Y=$auto$wreduce.cc:454:run$16299 [3:0]
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$16298 [0] }, B={ \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.arp_spa_reg [7] 1'0 }, Y={ $auto$wreduce.cc:454:run$16299 [3] $auto$wreduce.cc:454:run$16299 [0] }
      New connections: $auto$wreduce.cc:454:run$16299 [2:1] = 2'00
    Consolidated identical input bits for $mux cell $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5742:
      Old ports: A=7'0000000, B=7'1000101, Y=$auto$wreduce.cc:454:run$16308 [6:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$16308 [0]
      New connections: $auto$wreduce.cc:454:run$16308 [6:1] = { $auto$wreduce.cc:454:run$16308 [0] 3'000 $auto$wreduce.cc:454:run$16308 [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5777:
      Old ports: A=6'000000, B={ 5'00000 \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.m_eth_payload_axis_tready_int_reg }, Y=$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$2\hdr_ptr_next[5:0]
      New ports: A=1'0, B=\ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.m_eth_payload_axis_tready_int_reg, Y=$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$2\hdr_ptr_next[5:0] [0]
      New connections: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$2\hdr_ptr_next[5:0] [5:1] = 5'00000
    Consolidated identical input bits for $mux cell $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5797:
      Old ports: A=8'00000000, B={ 1'0 $auto$wreduce.cc:454:run$16308 [6:0] }, Y=$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$2\m_eth_payload_axis_tdata_int[7:0]
      New ports: A=7'0000000, B=$auto$wreduce.cc:454:run$16308 [6:0], Y=$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$2\m_eth_payload_axis_tdata_int[7:0] [6:0]
      New connections: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$2\m_eth_payload_axis_tdata_int[7:0] [7] = 1'0
  Optimizing cells in module \fpga.
    Consolidated identical input bits for $mux cell $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$procmux$7463:
      Old ports: A=$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$6\gmii_txd_next[7:0], B=8'01010101, Y=$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$5\gmii_txd_next[7:0]
      New ports: A=$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$6\gmii_txd_next[7:0] [7], B=1'0, Y=$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$5\gmii_txd_next[7:0] [7]
      New connections: $flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$5\gmii_txd_next[7:0] [6:0] = 7'1010101
    Consolidated identical input bits for $mux cell $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9005:
      Old ports: A=48'000000000000000000000000000000000000000000000000, B=$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0], Y=$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0]
      New ports: A=1'0, B=$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$9\arp_response_mac_next[47:0] [0], Y=$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0]
      New connections: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [47:1] = { $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3307:
      Old ports: A=$auto$wreduce.cc:454:run$16299 [3:0], B=4'0000, Y=$auto$wreduce.cc:454:run$16300 [3:0]
      New ports: A={ $auto$wreduce.cc:454:run$16299 [3] $auto$wreduce.cc:454:run$16299 [0] }, B=2'00, Y={ $auto$wreduce.cc:454:run$16300 [3] $auto$wreduce.cc:454:run$16300 [0] }
      New connections: $auto$wreduce.cc:454:run$16300 [2:1] = 2'00
    Consolidated identical input bits for $mux cell $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5797:
      Old ports: A=7'0000000, B=$auto$wreduce.cc:454:run$16308 [6:0], Y=$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$2\m_eth_payload_axis_tdata_int[7:0] [6:0]
      New ports: A=1'0, B=$auto$wreduce.cc:454:run$16308 [0], Y=$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$2\m_eth_payload_axis_tdata_int[7:0] [0]
      New connections: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$2\m_eth_payload_axis_tdata_int[7:0] [6:1] = { $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$2\m_eth_payload_axis_tdata_int[7:0] [0] 3'000 $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$2\m_eth_payload_axis_tdata_int[7:0] [0] 1'0 }
  Optimizing cells in module \fpga.
    Consolidated identical input bits for $mux cell $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9095:
      Old ports: A=$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0], B=48'111111111111111111111111111111111111111111111111, Y=$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0]
      New ports: A=$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$8\arp_response_mac_next[47:0] [0], B=1'1, Y=$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0]
      New connections: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [47:1] = { $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_tx_inst.$procmux$3289:
      Old ports: A=$auto$wreduce.cc:454:run$16300 [3:0], B=4'0110, Y=$auto$wreduce.cc:454:run$16301 [3:0]
      New ports: A={ $auto$wreduce.cc:454:run$16300 [3] 1'0 $auto$wreduce.cc:454:run$16300 [0] }, B=3'010, Y={ $auto$wreduce.cc:454:run$16301 [3] $auto$wreduce.cc:454:run$16301 [1:0] }
      New connections: $auto$wreduce.cc:454:run$16301 [2] = $auto$wreduce.cc:454:run$16301 [1]
  Optimizing cells in module \fpga.
    Consolidated identical input bits for $mux cell $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$procmux$9166:
      Old ports: A=48'000000000000000000000000000000000000000000000000, B=$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0], Y=$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0]
      New ports: A=1'0, B=$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$7\arp_response_mac_next[47:0] [0], Y=$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0]
      New connections: $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [47:1] = { $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.$6\arp_response_mac_next[47:0] [0] }
  Optimizing cells in module \fpga.
Performed a total of 15 changes.

42.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

42.33.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14023 ($dff) from module fpga.
Setting constant 1-bit at position 1 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14019 ($dff) from module fpga.
Setting constant 1-bit at position 2 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14019 ($dff) from module fpga.
Setting constant 1-bit at position 3 on $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procdff$14019 ($dff) from module fpga.

42.33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

42.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga.
<suppressed ~4 debug messages>

42.33.9. Rerunning OPT passes. (Maybe there is more to do..)

42.33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~276 debug messages>

42.33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga.
Performed a total of 0 changes.

42.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga'.
Removed a total of 0 cells.

42.33.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:744:run$15335 ($dffe) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$4\hdr_ptr_next[5:0] [5:1], Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.hdr_ptr_reg [5:1], rval = 5'00000).

42.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

42.33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga.

42.33.16. Rerunning OPT passes. (Maybe there is more to do..)

42.33.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~276 debug messages>

42.33.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga.
Performed a total of 0 changes.

42.33.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga'.
Removed a total of 0 cells.

42.33.20. Executing OPT_DFF pass (perform DFF optimizations).

42.33.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga..

42.33.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga.

42.33.23. Finished OPT passes. (There is nothing left to do.)

42.34. Executing TECHMAP pass (map to technology primitives).

42.34.1. Executing Verilog-2005 frontend: /home/anatoly/fpga-toolchain/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/anatoly/fpga-toolchain/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

42.34.2. Executing Verilog-2005 frontend: /home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

42.34.3. Continuing TECHMAP pass.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $or.
Using extmapper maccmap for cells of type $macc.
  add 2'11 * \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.arb_inst.grant_encoded_reg (2x1 bits, unsigned)
Using template $paramod$aa43f2dbffadf36a7e9a5a6a61a7417f2989191d\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$713617589782cfade849bb573b5c36106c4b708f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$constmap:f1455bff351f236d899c418c9c13300aff03a593$paramod$022d507dd8b5a5c605faa99d46c52f247072ebca\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Bit 9 of port A and bit 7 of port A are connected.
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Bit 19 of port A and bit 7 of port A are connected.
  Constant input on bit 20 of port A: 1'0
  Bit 21 of port A and bit 7 of port A are connected.
  Constant input on bit 22 of port A: 1'0
  Bit 23 of port A and bit 7 of port A are connected.
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Bit 30 of port A and bit 7 of port A are connected.
  Bit 31 of port A and bit 7 of port A are connected.
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'0
  Constant input on bit 0 of port B: 1'0
  Constant input on bit 1 of port B: 1'0
  Constant input on bit 2 of port B: 1'0
  Constant input on bit 3 of port B: 1'0
  Constant input on bit 4 of port B: 1'0
  Constant input on bit 6 of port B: 1'0
Creating constmapped module `$paramod$constmap:9a60e463899fc176e5910fc2278b622d63966b56$paramod$022d507dd8b5a5c605faa99d46c52f247072ebca\_90_shift_shiftx'.

42.34.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9a60e463899fc176e5910fc2278b622d63966b56$paramod$022d507dd8b5a5c605faa99d46c52f247072ebca\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$20354.
    dead port 1/2 on $mux $procmux$20351.
    dead port 2/2 on $mux $procmux$20351.
    dead port 1/2 on $mux $procmux$20348.
    dead port 1/2 on $mux $procmux$20345.
    dead port 2/2 on $mux $procmux$20345.
    dead port 1/2 on $mux $procmux$20342.
    dead port 1/2 on $mux $procmux$20339.
    dead port 2/2 on $mux $procmux$20339.
    dead port 1/2 on $mux $procmux$20336.
    dead port 1/2 on $mux $procmux$20333.
    dead port 2/2 on $mux $procmux$20333.
    dead port 1/2 on $mux $procmux$20330.
    dead port 1/2 on $mux $procmux$20327.
    dead port 2/2 on $mux $procmux$20327.
    dead port 2/2 on $mux $procmux$20321.
Removed 16 multiplexer ports.
<suppressed ~1039 debug messages>

42.34.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9a60e463899fc176e5910fc2278b622d63966b56$paramod$022d507dd8b5a5c605faa99d46c52f247072ebca\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 18 unused wires.
Using template $paramod$constmap:9a60e463899fc176e5910fc2278b622d63966b56$paramod$022d507dd8b5a5c605faa99d46c52f247072ebca\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:0b3df306af327d5612bbb06b1babf64f33558bbb$paramod$a9fc0d63e6c38b0c69d194987a06ef4809fd51d0\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 0 of port B: 1'0
  Constant input on bit 1 of port B: 1'0
  Constant input on bit 2 of port B: 1'0
  Constant input on bit 4 of port B: 1'0
Creating constmapped module `$paramod$constmap:456bde54660bbe7d9597d74b62a4f52753b5667a$paramod$a9fc0d63e6c38b0c69d194987a06ef4809fd51d0\_90_shift_shiftx'.

42.34.26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:456bde54660bbe7d9597d74b62a4f52753b5667a$paramod$a9fc0d63e6c38b0c69d194987a06ef4809fd51d0\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$20387.
    dead port 1/2 on $mux $procmux$20384.
    dead port 2/2 on $mux $procmux$20384.
    dead port 1/2 on $mux $procmux$20381.
    dead port 1/2 on $mux $procmux$20378.
    dead port 2/2 on $mux $procmux$20378.
    dead port 1/2 on $mux $procmux$20375.
    dead port 1/2 on $mux $procmux$20372.
    dead port 2/2 on $mux $procmux$20372.
    dead port 2/2 on $mux $procmux$20366.
Removed 10 multiplexer ports.
<suppressed ~162 debug messages>

42.34.27. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:456bde54660bbe7d9597d74b62a4f52753b5667a$paramod$a9fc0d63e6c38b0c69d194987a06ef4809fd51d0\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 14 unused wires.
Using template $paramod$constmap:456bde54660bbe7d9597d74b62a4f52753b5667a$paramod$a9fc0d63e6c38b0c69d194987a06ef4809fd51d0\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:46d24203b52ab523e8298ff70b6ced5115408b1b$paramod$96442f7019a5636b753c86322cd54e9fe701f627\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:2cee5f59e839e732b487319fb470174e5e84ba13$paramod$1d456f6f30476313700c278acf55c0722738cf08\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:c97c9ece18db4e53fc37a694df34b09d0f147d0e$paramod$09952f36ec9932b7079bed6df79c55b6c2ef91ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:7e7b0a15aaca16161841ffdeb0270bfb1257cf5d$paramod$640153b3f54eea4944e561520acd295aeb1e03d2\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:10887e013c6ac5a74755f7ac430ded3f147ecbc3$paramod$1e265d9719406ee45a570be27d6567e3eeff81e5\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:b0db2229410c37e20ce336cd2796ded37b0f44d4$paramod$5110786f0acff0107e2abded819dc79bd0c899b7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:c5b2fccd1bb1f1f017302b04dc0eb5b31aedfad4$paramod$24ada137f3c8fa165ac5de443ed63450859b7f92\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 1 of port A: 1'0
Creating constmapped module `$paramod$constmap:2a578b20caa92a5095129d48a2f94bbad08a990f$paramod$1e265d9719406ee45a570be27d6567e3eeff81e5\_90_shift_shiftx'.

42.34.63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2a578b20caa92a5095129d48a2f94bbad08a990f$paramod$1e265d9719406ee45a570be27d6567e3eeff81e5\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$20637.
Removed 1 multiplexer ports.
<suppressed ~1015 debug messages>

42.34.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2a578b20caa92a5095129d48a2f94bbad08a990f$paramod$1e265d9719406ee45a570be27d6567e3eeff81e5\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 8 unused wires.
Using template $paramod$constmap:2a578b20caa92a5095129d48a2f94bbad08a990f$paramod$1e265d9719406ee45a570be27d6567e3eeff81e5\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 0 of port B: 1'0
  Constant input on bit 1 of port B: 1'0
  Constant input on bit 2 of port B: 1'0
  Constant input on bit 4 of port B: 1'0
Creating constmapped module `$paramod$constmap:1db7fa65b00e74cf25726f5558a9cd733de969d2$paramod$a9fc0d63e6c38b0c69d194987a06ef4809fd51d0\_90_shift_shiftx'.

42.34.65. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1db7fa65b00e74cf25726f5558a9cd733de969d2$paramod$a9fc0d63e6c38b0c69d194987a06ef4809fd51d0\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$20387.
    dead port 1/2 on $mux $procmux$20384.
    dead port 2/2 on $mux $procmux$20384.
    dead port 1/2 on $mux $procmux$20381.
    dead port 1/2 on $mux $procmux$20378.
    dead port 2/2 on $mux $procmux$20378.
    dead port 1/2 on $mux $procmux$20375.
    dead port 1/2 on $mux $procmux$20372.
    dead port 2/2 on $mux $procmux$20372.
    dead port 2/2 on $mux $procmux$20366.
Removed 10 multiplexer ports.
<suppressed ~9 debug messages>

42.34.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1db7fa65b00e74cf25726f5558a9cd733de969d2$paramod$a9fc0d63e6c38b0c69d194987a06ef4809fd51d0\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 14 unused wires.
Using template $paramod$constmap:1db7fa65b00e74cf25726f5558a9cd733de969d2$paramod$a9fc0d63e6c38b0c69d194987a06ef4809fd51d0\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$675ee3ed071b156aa661bdfa838b7e469d095ac0\_80_ecp5_alu for cells of type $alu.
Using template $paramod$1eb759649286d7485bd82f4dfc30385bade4b4b3\_80_ecp5_alu for cells of type $alu.
Using template $paramod$10ed987432f06055e5279101f9ec60a49861b43c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d4fbf181fbf74ad2c33c84c81168c20bdbe88f93\_80_ecp5_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ecp5_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$4f7462fd7944a40ab328577064922bdf555975a5\_80_ecp5_alu for cells of type $alu.
Using template $paramod$680bc57ce8b3d7fda2b446d0be16effb4fbc004f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ee721315a7b0169d82611b9aea01747035b97792\_90_pmux for cells of type $pmux.
Using template $paramod$34103f50f0bea69466729e889f608a9d0448ef9b\_80_ecp5_alu for cells of type $alu.
Using template $paramod$99f84fe1e34117baf970301335fa146f92b93eb7\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ff146397e8facf98559f945dca1f80d42bbb5efb\_80_ecp5_alu for cells of type $alu.
Using template $paramod$43fa60c46e83442767389184ae02572e3838275f\_90_pmux for cells of type $pmux.
Using template $paramod$1eb520d59b37a0bb9a5ee26017861a157b539341\_90_pmux for cells of type $pmux.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port B: 1'0
  Constant input on bit 1 of port B: 1'0
  Constant input on bit 2 of port B: 1'0
  Constant input on bit 4 of port B: 1'0
Creating constmapped module `$paramod$constmap:21cc5e18f9188dbc8d1b43e8207824e8afccae11$paramod$a9fc0d63e6c38b0c69d194987a06ef4809fd51d0\_90_shift_shiftx'.

42.34.105. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:21cc5e18f9188dbc8d1b43e8207824e8afccae11$paramod$a9fc0d63e6c38b0c69d194987a06ef4809fd51d0\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$20387.
    dead port 1/2 on $mux $procmux$20384.
    dead port 2/2 on $mux $procmux$20384.
    dead port 1/2 on $mux $procmux$20381.
    dead port 1/2 on $mux $procmux$20378.
    dead port 2/2 on $mux $procmux$20378.
    dead port 1/2 on $mux $procmux$20375.
    dead port 1/2 on $mux $procmux$20372.
    dead port 2/2 on $mux $procmux$20372.
    dead port 2/2 on $mux $procmux$20366.
Removed 10 multiplexer ports.
<suppressed ~1028 debug messages>

42.34.106. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:21cc5e18f9188dbc8d1b43e8207824e8afccae11$paramod$a9fc0d63e6c38b0c69d194987a06ef4809fd51d0\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 14 unused wires.
Using template $paramod$constmap:21cc5e18f9188dbc8d1b43e8207824e8afccae11$paramod$a9fc0d63e6c38b0c69d194987a06ef4809fd51d0\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port B: 1'0
Creating constmapped module `$paramod$constmap:649ac6691e3fb791f937ca36d64ad27e85f61d8e$paramod$24ada137f3c8fa165ac5de443ed63450859b7f92\_90_shift_shiftx'.

42.34.107. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:649ac6691e3fb791f937ca36d64ad27e85f61d8e$paramod$24ada137f3c8fa165ac5de443ed63450859b7f92\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$20667.
Removed 1 multiplexer ports.
<suppressed ~5 debug messages>

42.34.108. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:649ac6691e3fb791f937ca36d64ad27e85f61d8e$paramod$24ada137f3c8fa165ac5de443ed63450859b7f92\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 8 unused wires.
Using template $paramod$constmap:649ac6691e3fb791f937ca36d64ad27e85f61d8e$paramod$24ada137f3c8fa165ac5de443ed63450859b7f92\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:29bfc79c2ab0c4514e97d032ef85281d97b0f2a1$paramod$2512b2fb774fe728cc6c27da75e65e265bce26f4\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'0
  Constant input on bit 64 of port A: 1'0
  Constant input on bit 65 of port A: 1'0
  Constant input on bit 66 of port A: 1'0
  Constant input on bit 67 of port A: 1'0
  Constant input on bit 68 of port A: 1'0
  Constant input on bit 69 of port A: 1'0
  Constant input on bit 70 of port A: 1'0
  Constant input on bit 71 of port A: 1'0
  Constant input on bit 72 of port A: 1'0
  Constant input on bit 73 of port A: 1'0
  Constant input on bit 74 of port A: 1'0
  Constant input on bit 75 of port A: 1'0
  Constant input on bit 76 of port A: 1'0
  Constant input on bit 77 of port A: 1'0
  Constant input on bit 78 of port A: 1'0
  Constant input on bit 79 of port A: 1'0
  Constant input on bit 80 of port A: 1'0
  Constant input on bit 81 of port A: 1'0
  Constant input on bit 82 of port A: 1'0
  Constant input on bit 83 of port A: 1'0
  Constant input on bit 84 of port A: 1'0
  Constant input on bit 85 of port A: 1'0
  Constant input on bit 86 of port A: 1'0
  Constant input on bit 87 of port A: 1'0
  Constant input on bit 88 of port A: 1'0
  Constant input on bit 90 of port A: 1'0
  Constant input on bit 91 of port A: 1'0
  Constant input on bit 92 of port A: 1'0
  Constant input on bit 93 of port A: 1'0
  Constant input on bit 94 of port A: 1'0
  Constant input on bit 95 of port A: 1'0
  Constant input on bit 0 of port B: 1'0
  Constant input on bit 1 of port B: 1'0
  Constant input on bit 2 of port B: 1'0
  Constant input on bit 3 of port B: 1'0
  Constant input on bit 7 of port B: 1'0
Creating constmapped module `$paramod$constmap:08a09362c3fbdd9de4788a788f6edfc7305cc14c$paramod$2512b2fb774fe728cc6c27da75e65e265bce26f4\_90_shift_shiftx'.

42.34.114. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:08a09362c3fbdd9de4788a788f6edfc7305cc14c$paramod$2512b2fb774fe728cc6c27da75e65e265bce26f4\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$27453.
    dead port 1/2 on $mux $procmux$27450.
    dead port 2/2 on $mux $procmux$27450.
    dead port 1/2 on $mux $procmux$27447.
    dead port 1/2 on $mux $procmux$27444.
    dead port 2/2 on $mux $procmux$27444.
    dead port 1/2 on $mux $procmux$27441.
    dead port 1/2 on $mux $procmux$27438.
    dead port 2/2 on $mux $procmux$27438.
    dead port 1/2 on $mux $procmux$27435.
    dead port 1/2 on $mux $procmux$27432.
    dead port 2/2 on $mux $procmux$27432.
    dead port 2/2 on $mux $procmux$27426.
    dead port 2/2 on $mux $procmux$27420.
    dead port 2/2 on $mux $procmux$27414.
Removed 15 multiplexer ports.
<suppressed ~192 debug messages>

42.34.115. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:08a09362c3fbdd9de4788a788f6edfc7305cc14c$paramod$2512b2fb774fe728cc6c27da75e65e265bce26f4\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 18 unused wires.
Using template $paramod$constmap:08a09362c3fbdd9de4788a788f6edfc7305cc14c$paramod$2512b2fb774fe728cc6c27da75e65e265bce26f4\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Bit 2 of port A and bit 1 of port A are connected.
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Bit 11 of port A and bit 1 of port A are connected.
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 0 of port B: 1'0
  Constant input on bit 1 of port B: 1'0
  Constant input on bit 2 of port B: 1'0
  Constant input on bit 3 of port B: 1'0
  Constant input on bit 5 of port B: 1'0
Creating constmapped module `$paramod$constmap:843f0ee2f9af607ce38537d4a9f8a15b8f3b9aed$paramod$96442f7019a5636b753c86322cd54e9fe701f627\_90_shift_shiftx'.

42.34.116. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:843f0ee2f9af607ce38537d4a9f8a15b8f3b9aed$paramod$96442f7019a5636b753c86322cd54e9fe701f627\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$20426.
    dead port 1/2 on $mux $procmux$20423.
    dead port 2/2 on $mux $procmux$20423.
    dead port 1/2 on $mux $procmux$20420.
    dead port 1/2 on $mux $procmux$20417.
    dead port 2/2 on $mux $procmux$20417.
    dead port 1/2 on $mux $procmux$20414.
    dead port 1/2 on $mux $procmux$20411.
    dead port 2/2 on $mux $procmux$20411.
    dead port 1/2 on $mux $procmux$20408.
    dead port 1/2 on $mux $procmux$20405.
    dead port 2/2 on $mux $procmux$20405.
    dead port 2/2 on $mux $procmux$20399.
Removed 13 multiplexer ports.
<suppressed ~11 debug messages>

42.34.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:843f0ee2f9af607ce38537d4a9f8a15b8f3b9aed$paramod$96442f7019a5636b753c86322cd54e9fe701f627\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 16 unused wires.
Using template $paramod$constmap:843f0ee2f9af607ce38537d4a9f8a15b8f3b9aed$paramod$96442f7019a5636b753c86322cd54e9fe701f627\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$179d4b9f746374e8d7b6edc89282d0baa97f54c2\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c15aee48e26a714a5f3d013cd387ce60c26c192c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$e830d104b5de63a966ae948f6aff012e63986700\_90_pmux for cells of type $pmux.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ecp5_alu for cells of type $alu.
  add 2'11 * \ethCore0.udp_complete_inst.ip_arb_mux_inst.arb_inst.grant_encoded_reg (2x1 bits, unsigned)
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fb2ccc7567b9f572f99303d62bd705e69acf8cd5\_90_pmux for cells of type $pmux.
Using template $paramod$79d78ea488cca2fbe5f2897dddf67cb5fc19c088\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ca234311274098ce3690ed53881071d692cdb785\_80_ecp5_alu for cells of type $alu.
Using template $paramod$215440792383f7884e57d9c95f84e9552d0bf4ac\_80_ecp5_alu for cells of type $alu.
Using template $paramod$69028ebf4e12f5d229730614b1898d578464fc8b\_80_ecp5_alu for cells of type $alu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$79aa992f2eb7f354d4aaf651790713cf239111fa\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
No more expansions possible.
<suppressed ~3548 debug messages>

42.35. Executing OPT pass (performing simple optimizations).

42.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga.
<suppressed ~6201 debug messages>

42.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga'.
<suppressed ~5406 debug messages>
Removed a total of 1802 cells.

42.35.3. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$simplemap.cc:442:simplemap_dffe$20278 ($_DFFE_PP_) from module fpga.
Setting constant 0-bit at position 0 on $auto$simplemap.cc:442:simplemap_dffe$27598 ($_DFFE_PP_) from module fpga.

42.35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga..
Removed 915 unused cells and 4710 unused wires.
<suppressed ~921 debug messages>

42.35.5. Rerunning OPT passes. (Removed registers in this run.)

42.35.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga.

42.35.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga'.
Removed a total of 0 cells.

42.35.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$28718 ($_SDFF_PN0_) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11541.Y_B, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.s_ip_hdr_ready_reg, rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$28308 ($_SDFF_PN0_) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12313.Y_B, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.s_udp_hdr_ready_reg, rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$28185 ($_SDFF_PN0_) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$procmux$11520.Y_B, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_rx_inst.s_ip_payload_axis_tready_reg, rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$26491 ($_SDFF_PN0_) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5853.Y_B, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.s_ip_hdr_ready_reg, rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$26482 ($_SDFF_PN0_) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5886.Y_B, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.s_ip_payload_axis_tready_reg, rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$25697 ($_SDFF_PN0_) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.$procmux$8779.Y_B, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.arp_response_ready_reg, rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$25610 ($_SDFF_PN0_) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4946.Y_B, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.s_eth_hdr_ready_reg, rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$25604 ($_SDFF_PN0_) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$procmux$4939.Y_B, Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.s_eth_payload_axis_tready_reg, rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20129 ($_SDFF_PN0_) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12366.Y_B, Q = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.s_udp_payload_axis_tready_reg, rval = 1'0).
Setting constant 0-bit at position 0 on $auto$simplemap.cc:442:simplemap_dffe$28844 ($_DFFE_PP_) from module fpga.
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$28702 ($_DFFE_PP_) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5630.Y_B [19], Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.hdr_sum_reg [19], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$28701 ($_DFFE_PP_) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5630.Y_B [18], Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.hdr_sum_reg [18], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$28700 ($_DFFE_PP_) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5630.Y_B [17], Q = \ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_tx_inst.hdr_sum_reg [17], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$27577 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.arp_spa_reg [7], Q = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.m_eth_src_mac_reg [25], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$27561 ($_DFFE_PP_) from module fpga (D = $flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\eth_arb_mux_inst.$shiftx$../lib/eth/rtl/eth_arb_mux.v:0$1114.Y [2], Q = \ethCore0.udp_complete_inst.ip_complete_inst.eth_arb_mux_inst.m_eth_src_mac_reg [9], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$simplemap.cc:442:simplemap_dffe$26480 ($_DFFE_PP_) from module fpga.
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$20271 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_length_reg [15], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_length_reg [15], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$20270 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_length_reg [14], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_length_reg [14], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$20269 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_length_reg [13], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_length_reg [13], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$20268 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_length_reg [12], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_length_reg [12], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$20267 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_length_reg [11], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_length_reg [11], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$20266 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_length_reg [10], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_length_reg [10], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$20265 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_length_reg [9], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_length_reg [9], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$20264 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_length_reg [8], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_length_reg [8], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$20263 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_length_reg [7], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_length_reg [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$20262 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_length_reg [6], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_length_reg [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$20261 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_length_reg [5], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_length_reg [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$20260 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_length_reg [4], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_length_reg [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$20259 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_length_reg [3], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_length_reg [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$20258 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_length_reg [2], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_length_reg [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$20257 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.udp_length_reg [1], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_length_reg [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$20256 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.udp_length_reg [0], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_length_reg [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$20254 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_source_ip_reg [7], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_ttl_reg [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17030 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg [31], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg [31], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17029 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg [30], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg [30], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17028 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg [29], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg [29], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17027 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg [28], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg [28], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17026 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg [27], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg [27], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17025 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg [26], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg [26], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17024 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg [25], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg [25], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17023 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg [24], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg [24], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17022 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg [23], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg [23], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17021 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg [22], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg [22], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17020 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg [21], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg [21], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17019 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg [20], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg [20], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17018 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg [19], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg [19], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17017 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg [18], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg [18], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17016 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg [17], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg [17], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17015 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg [16], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg [16], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17014 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg [15], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg [15], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17013 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg [14], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg [14], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17012 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg [13], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg [13], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17011 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg [12], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg [12], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17010 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg [11], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg [11], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17009 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg [10], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg [10], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17008 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg [9], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg [9], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17007 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg [8], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg [8], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17006 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg [7], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17005 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg [6], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17004 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg [5], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17003 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg [4], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17002 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg [3], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17001 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg [2], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17000 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg [1], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$16999 ($_DFFE_PP_) from module fpga (D = \ethCore0.udp_complete_inst.udp_inst.udp_ip_tx_inst.m_ip_dest_ip_reg [0], Q = \ethCore0.udp_complete_inst.ip_arb_mux_inst.m_ip_dest_ip_reg [0], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$simplemap.cc:420:simplemap_dff$26395 ($_DFF_P_) from module fpga.

42.35.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga..
Removed 64 unused cells and 22 unused wires.
<suppressed ~74 debug messages>

42.35.10. Rerunning OPT passes. (Removed registers in this run.)

42.35.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga.
<suppressed ~35 debug messages>

42.35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

42.35.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$simplemap.cc:442:simplemap_dffe$26474 ($_DFFE_PP_) from module fpga.
Handling always-active SRST on $auto$opt_dff.cc:682:run$40475 ($_SDFFCE_PP0P_) from module fpga (changing to const D).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:682:run$40475 ($_SDFFCE_PP0P_) from module fpga.

42.35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

42.35.15. Rerunning OPT passes. (Removed registers in this run.)

42.35.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga.
<suppressed ~3 debug messages>

42.35.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga'.
Removed a total of 0 cells.

42.35.18. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$simplemap.cc:442:simplemap_dffe$28823 ($_DFFE_PP_) from module fpga.

42.35.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga..

42.35.20. Rerunning OPT passes. (Removed registers in this run.)

42.35.21. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga.

42.35.22. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga'.
Removed a total of 0 cells.

42.35.23. Executing OPT_DFF pass (perform DFF optimizations).

42.35.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga..

42.35.25. Finished fast OPT passes.

42.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga..

42.37. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

42.38. Executing TECHMAP pass (map to technology primitives).

42.38.1. Executing Verilog-2005 frontend: /home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

42.38.2. Continuing TECHMAP pass.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template \$_SDFFE_PP1N_ for cells of type $_SDFFE_PP1N_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
No more expansions possible.
<suppressed ~2796 debug messages>

42.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga.
<suppressed ~8 debug messages>

42.40. Executing SIMPLEMAP pass (map simple cells to gate primitives).

42.41. Executing ECP5_GSR pass (implement FF init values).
Handling GSR in fpga.

42.42. Executing ATTRMVCP pass (move or copy attributes).

42.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga..
Removed 0 unused cells and 13633 unused wires.
<suppressed ~1 debug messages>

42.44. Executing TECHMAP pass (map to technology primitives).

42.44.1. Executing Verilog-2005 frontend: /home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

42.44.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

42.45. Executing ABC9 pass.

42.45.1. Executing ABC9_OPS pass (helper functions for ABC9).

42.45.2. Executing ABC9_OPS pass (helper functions for ABC9).

42.45.3. Executing PROC pass (convert processes to netlists).

42.45.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

42.45.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:344$44169 in module $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.
Removed a total of 0 dead cases.

42.45.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

42.45.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$44173'.
  Set init value: \Q = 1'1

42.45.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:344$44169'.

42.45.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$44173'.
Creating decoders for process `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:344$44169'.
     1/1: $0\Q[0:0]

42.45.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

42.45.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.\Q' using process `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:344$44169'.
  created $adff cell `$procdff$44176' with positive edge clock and positive level reset.

42.45.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

42.45.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:0$44173'.
Found and cleaned up 1 empty switch in `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:344$44169'.
Removing empty process `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.$proc$/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_sim.v:344$44169'.
Cleaned up 1 empty switch.

42.45.3.11. Executing OPT_EXPR pass (perform const folding).

42.45.4. Executing SCC pass (detecting logic loops).
Found an SCC: $auto$simplemap.cc:136:simplemap_reduce$19945 $auto$simplemap.cc:136:simplemap_reduce$19911 $auto$simplemap.cc:136:simplemap_reduce$19909 $auto$simplemap.cc:136:simplemap_reduce$19906 $auto$simplemap.cc:136:simplemap_reduce$19943 $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$19915 $auto$dfflegalize.cc:865:handle_ff$41230 $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$23002 $auto$dfflegalize.cc:865:handle_ff$41288 $auto$simplemap.cc:177:logic_reduce$20774 $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$19914 $auto$dfflegalize.cc:865:handle_ff$41228 $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$19912 $auto$dfflegalize.cc:865:handle_ff$41224 $auto$simplemap.cc:177:logic_reduce$20778 $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$19919 $auto$dfflegalize.cc:865:handle_ff$41238 $auto$simplemap.cc:177:logic_reduce$20782 $auto$simplemap.cc:177:logic_reduce$20776 $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$23001 $auto$dfflegalize.cc:865:handle_ff$41286 $auto$simplemap.cc:177:logic_reduce$20786 $auto$simplemap.cc:177:logic_reduce$20781 $auto$simplemap.cc:177:logic_reduce$20773 $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$19913 $auto$dfflegalize.cc:865:handle_ff$41226 $auto$simplemap.cc:136:simplemap_reduce$19948 $auto$simplemap.cc:136:simplemap_reduce$19946 $auto$simplemap.cc:136:simplemap_reduce$19892 $auto$simplemap.cc:136:simplemap_reduce$19940 $auto$simplemap.cc:136:simplemap_reduce$19783 $auto$simplemap.cc:206:simplemap_lognot$20790 $auto$simplemap.cc:177:logic_reduce$20789 $auto$simplemap.cc:177:logic_reduce$20787 $auto$simplemap.cc:177:logic_reduce$20783 $auto$simplemap.cc:177:logic_reduce$20777 $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$23003 $auto$dfflegalize.cc:865:handle_ff$41290 $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$19786 $auto$dfflegalize.cc:925:handle_ff$41198 $auto$dfflegalize.cc:870:handle_ff$41196 $auto$simplemap.cc:136:simplemap_reduce$19785
Found an SCC: $auto$simplemap.cc:37:simplemap_not$32322 $auto$simplemap.cc:527:simplemap_adff_sdff$19833 $auto$simplemap.cc:136:simplemap_reduce$16912 $auto$simplemap.cc:37:simplemap_not$32321 $auto$simplemap.cc:527:simplemap_adff_sdff$19832 $auto$simplemap.cc:527:simplemap_adff_sdff$19836 $auto$simplemap.cc:37:simplemap_not$32324 $auto$simplemap.cc:527:simplemap_adff_sdff$19835 $auto$simplemap.cc:136:simplemap_reduce$16913 $auto$simplemap.cc:37:simplemap_not$32323 $auto$simplemap.cc:527:simplemap_adff_sdff$19834 $auto$simplemap.cc:37:simplemap_not$32328 $auto$simplemap.cc:527:simplemap_adff_sdff$19839 $auto$simplemap.cc:136:simplemap_reduce$16915 $auto$simplemap.cc:527:simplemap_adff_sdff$19838 $auto$simplemap.cc:136:simplemap_reduce$16923 $auto$simplemap.cc:136:simplemap_reduce$16914 $auto$simplemap.cc:37:simplemap_not$32326 $auto$simplemap.cc:527:simplemap_adff_sdff$19837 $auto$simplemap.cc:37:simplemap_not$32332 $auto$simplemap.cc:527:simplemap_adff_sdff$19843 $auto$simplemap.cc:136:simplemap_reduce$16917 $auto$simplemap.cc:37:simplemap_not$32331 $auto$simplemap.cc:527:simplemap_adff_sdff$19842 $auto$simplemap.cc:527:simplemap_adff_sdff$19831 $auto$simplemap.cc:37:simplemap_not$32313 $auto$simplemap.cc:527:simplemap_adff_sdff$19824 $auto$simplemap.cc:527:simplemap_adff_sdff$19829 $auto$simplemap.cc:527:simplemap_adff_sdff$19827 $auto$simplemap.cc:136:simplemap_reduce$16909 $auto$simplemap.cc:37:simplemap_not$32315 $auto$simplemap.cc:527:simplemap_adff_sdff$19826 $auto$simplemap.cc:527:simplemap_adff_sdff$19823 $auto$simplemap.cc:37:simplemap_not$32330 $auto$simplemap.cc:527:simplemap_adff_sdff$19841 $auto$simplemap.cc:136:simplemap_reduce$16924 $auto$simplemap.cc:136:simplemap_reduce$16916 $auto$simplemap.cc:37:simplemap_not$32329 $auto$simplemap.cc:527:simplemap_adff_sdff$19840 $auto$simplemap.cc:136:simplemap_reduce$16908 $auto$simplemap.cc:37:simplemap_not$32314 $auto$simplemap.cc:527:simplemap_adff_sdff$19825 $auto$simplemap.cc:136:simplemap_reduce$16921 $auto$simplemap.cc:136:simplemap_reduce$16910 $auto$simplemap.cc:527:simplemap_adff_sdff$19828 $auto$simplemap.cc:136:simplemap_reduce$16928 $auto$simplemap.cc:136:simplemap_reduce$16922 $auto$simplemap.cc:136:simplemap_reduce$16911 $auto$simplemap.cc:527:simplemap_adff_sdff$19830 $auto$opt_expr.cc:597:replace_const_cells$39435 $auto$simplemap.cc:527:simplemap_adff_sdff$19822 $auto$simplemap.cc:37:simplemap_not$32334 $auto$simplemap.cc:527:simplemap_adff_sdff$19845 $auto$simplemap.cc:136:simplemap_reduce$16929 $auto$simplemap.cc:136:simplemap_reduce$16925 $auto$simplemap.cc:136:simplemap_reduce$16918 $auto$simplemap.cc:527:simplemap_adff_sdff$19844 $auto$simplemap.cc:235:simplemap_logbin$16936 $auto$simplemap.cc:206:simplemap_lognot$16935 $auto$simplemap.cc:136:simplemap_reduce$16933 $auto$simplemap.cc:136:simplemap_reduce$16931 $auto$simplemap.cc:136:simplemap_reduce$16927 $auto$simplemap.cc:136:simplemap_reduce$16920 $auto$simplemap.cc:136:simplemap_reduce$16907 $auto$simplemap.cc:37:simplemap_not$32312
Found an SCC: $auto$simplemap.cc:235:simplemap_logbin$30906 $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$30275 $auto$dfflegalize.cc:865:handle_ff$41438
Found an SCC: $auto$simplemap.cc:277:simplemap_mux$23287 $auto$simplemap.cc:235:simplemap_logbin$24112 $auto$simplemap.cc:527:simplemap_adff_sdff$23892 $auto$dfflegalize.cc:925:handle_ff$40698 $auto$simplemap.cc:277:simplemap_mux$23239 $auto$simplemap.cc:277:simplemap_mux$23825
Found an SCC: $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$31146 $auto$simplemap.cc:85:simplemap_bitop$38865 $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$31145 $auto$simplemap.cc:527:simplemap_adff_sdff$17508 $auto$simplemap.cc:527:simplemap_adff_sdff$17514 $auto$simplemap.cc:527:simplemap_adff_sdff$17513 $auto$simplemap.cc:527:simplemap_adff_sdff$17510 $auto$simplemap.cc:136:simplemap_reduce$31160 $auto$simplemap.cc:527:simplemap_adff_sdff$17509 $auto$simplemap.cc:136:simplemap_reduce$31164 $auto$simplemap.cc:136:simplemap_reduce$31161 $auto$simplemap.cc:527:simplemap_adff_sdff$17511 $auto$simplemap.cc:527:simplemap_adff_sdff$17512 $auto$simplemap.cc:136:simplemap_reduce$17507 $auto$simplemap.cc:136:simplemap_reduce$17505 $auto$simplemap.cc:136:simplemap_reduce$31167 $auto$simplemap.cc:136:simplemap_reduce$31165 $auto$simplemap.cc:136:simplemap_reduce$31162
Found 5 SCCs in module fpga.
Found 5 SCCs.

42.45.5. Executing ABC9_OPS pass (helper functions for ABC9).

42.45.6. Executing PROC pass (convert processes to netlists).

42.45.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

42.45.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

42.45.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

42.45.6.4. Executing PROC_INIT pass (extract init attributes).

42.45.6.5. Executing PROC_ARST pass (detect async resets in processes).

42.45.6.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

42.45.6.7. Executing PROC_DLATCH pass (convert process syncs to latches).

42.45.6.8. Executing PROC_DFF pass (convert process syncs to FFs).

42.45.6.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

42.45.6.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

42.45.6.11. Executing OPT_EXPR pass (perform const folding).

42.45.7. Executing TECHMAP pass (map to technology primitives).

42.45.7.1. Executing Verilog-2005 frontend: /home/anatoly/fpga-toolchain/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/anatoly/fpga-toolchain/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

42.45.7.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~164 debug messages>

42.45.8. Executing OPT pass (performing simple optimizations).

42.45.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.

42.45.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF'.
Removed a total of 0 cells.

42.45.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

42.45.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.
Performed a total of 0 changes.

42.45.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF'.
Removed a total of 0 cells.

42.45.8.6. Executing OPT_DFF pass (perform DFF optimizations).

42.45.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF..

42.45.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.

42.45.8.9. Finished OPT passes. (There is nothing left to do.)

42.45.9. Executing TECHMAP pass (map to technology primitives).

42.45.9.1. Executing Verilog-2005 frontend: /home/anatoly/fpga-toolchain/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/home/anatoly/fpga-toolchain/bin/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

42.45.9.2. Continuing TECHMAP pass.
Using template $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF for cells of type $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.
No more expansions possible.
<suppressed ~20 debug messages>

42.45.10. Executing Verilog-2005 frontend: /home/anatoly/fpga-toolchain/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/home/anatoly/fpga-toolchain/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

42.45.11. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

42.45.12. Executing ABC9_OPS pass (helper functions for ABC9).

42.45.13. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

42.45.14. Executing TECHMAP pass (map to technology primitives).

42.45.14.1. Executing Verilog-2005 frontend: /home/anatoly/fpga-toolchain/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/anatoly/fpga-toolchain/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

42.45.14.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $not.
Using template $paramod\LUT2\INIT=4'1010 for cells of type LUT2.
Using extmapper simplemap for cells of type $and.
Using template $paramod\LUT4\INIT=16'1001011010101010 for cells of type LUT4.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~203 debug messages>

42.45.15. Executing OPT pass (performing simple optimizations).

42.45.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga.
<suppressed ~18 debug messages>

42.45.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

42.45.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

42.45.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga.
Performed a total of 0 changes.

42.45.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga'.
Removed a total of 0 cells.

42.45.15.6. Executing OPT_DFF pass (perform DFF optimizations).

42.45.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

42.45.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga.

42.45.15.9. Rerunning OPT passes. (Maybe there is more to do..)

42.45.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpga..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

42.45.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpga.
Performed a total of 0 changes.

42.45.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpga'.
Removed a total of 0 cells.

42.45.15.13. Executing OPT_DFF pass (perform DFF optimizations).

42.45.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpga..

42.45.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpga.

42.45.15.16. Finished OPT passes. (There is nothing left to do.)

42.45.16. Executing AIGMAP pass (map logic to AIG).
Module fpga: replaced 18 cells with 120 new cells, skipped 39 cells.
  replaced 3 cell types:
       2 $_OR_
       2 $_XOR_
      14 $_MUX_
  not replaced 3 cell types:
      31 $specify2
       4 $_NOT_
       4 $_AND_

42.45.17. Executing AIGMAP pass (map logic to AIG).
Module fpga: replaced 6216 cells with 38312 new cells, skipped 5060 cells.
  replaced 4 cell types:
    1672 $_OR_
     690 $_XOR_
      46 $_ORNOT_
    3808 $_MUX_
  not replaced 12 cell types:
     893 $_NOT_
    1144 $_AND_
    2670 TRELLIS_FF
      20 DP16KD
       1 EHXPLLL
      11 DELAYG
       5 IDDRX1F
       6 ODDRX1F
     275 $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C
      17 $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF
      17 $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF_$abc9_byp
       1 $__ABC9_SCC_BREAKER

42.45.17.1. Executing ABC9_OPS pass (helper functions for ABC9).

42.45.17.2. Executing ABC9_OPS pass (helper functions for ABC9).

42.45.17.3. Executing XAIGER backend.
<suppressed ~11 debug messages>
Extracted 16356 AND gates and 45275 wires from module `fpga' to a netlist network with 2840 inputs and 3156 outputs.

42.45.17.4. Executing ABC9_EXE pass (technology mapping using ABC9).

42.45.17.5. Executing ABC9.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   2840/   3156  and =   13955  lev =   46 (2.12)  mem = 0.30 MB  box = 292  bb = 17
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   2840/   3156  and =   13285  lev =   19 (1.49)  mem = 0.30 MB  ch = 1705  box = 292  bb = 17
ABC: + &if -W 300 -v 
ABC: K = 7. Memory (bytes): Truth =    0. Cut =   60. Obj =  140. Set =  636. CutMin = no
ABC: Node =   13285.  Ch =  1485.  Total mem =    3.37 MB. Peak cut mem =    0.20 MB.
ABC: P:  Del = 2594.00.  Ar =    8685.0.  Edge =    11808.  Cut =   160299.  T =     0.03 sec
ABC: P:  Del = 2594.00.  Ar =    9015.0.  Edge =    12050.  Cut =   157283.  T =     0.03 sec
ABC: P:  Del = 2594.00.  Ar =    5324.0.  Edge =    10326.  Cut =   271629.  T =     0.05 sec
ABC: F:  Del = 2594.00.  Ar =    3695.0.  Edge =     8939.  Cut =   208726.  T =     0.04 sec
ABC: A:  Del = 2594.00.  Ar =    3422.0.  Edge =     8279.  Cut =   200199.  T =     0.06 sec
ABC: A:  Del = 2594.00.  Ar =    3402.0.  Edge =     8256.  Cut =   198199.  T =     0.06 sec
ABC: Total time =     0.29 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =   2840/   3156  and =    8651  lev =   18 (1.53)  mem = 0.24 MB  box = 290  bb = 17
ABC: Mapping (K=7)  :  lut =   2194  edge =    7926  lev =    5 (0.76)  levB =   12  mem = 0.12 MB
ABC: LUT = 2194 : 2=431 19.6 %  3=608 27.7 %  4=750 34.2 %  5=251 11.4 %  6=93 4.2 %  7=61 2.8 %  Ave = 3.61
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 1.18 seconds, total: 1.18 seconds

42.45.17.6. Executing AIGER frontend.
<suppressed ~12006 debug messages>
Removed 13241 unused cells and 22148 unused wires.

42.45.17.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     2224
ABC RESULTS:   $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C cells:      273
ABC RESULTS:   $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF_$abc9_byp cells:       17
ABC RESULTS:           input signals:      315
ABC RESULTS:          output signals:     1008
Removing temp directory.

42.45.18. Executing TECHMAP pass (map to technology primitives).

42.45.18.1. Executing Verilog-2005 frontend: /home/anatoly/fpga-toolchain/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/home/anatoly/fpga-toolchain/bin/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

42.45.18.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using template $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF for cells of type $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.
Using template $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF_$abc9_byp for cells of type $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF_$abc9_byp.
Using template $paramod\$__ABC9_SCC_BREAKER\WIDTH=32'00000000000000000000000000000101 for cells of type $__ABC9_SCC_BREAKER.
No more expansions possible.
<suppressed ~327 debug messages>
Removed 622 unused cells and 50732 unused wires.

42.46. Executing TECHMAP pass (map to technology primitives).

42.46.1. Executing Verilog-2005 frontend: /home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/anatoly/fpga-toolchain/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

42.46.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod$ce15874c299a587dd16825ec2d2d2759b547554e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001110 for cells of type $lut.
Using template $paramod$3a0a392069bc969f34c65c546a8c56fbbb67e282\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101010 for cells of type $lut.
Using template $paramod$e3232e0a90c8340ac10328f8e4e3ccd56fa7779b\$lut for cells of type $lut.
Using template $paramod$9e28b745a75622a7eea736c8662418e55a11863a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$620586420e818d3afa7e5b51fcf19f5c6ea83ad4\$lut for cells of type $lut.
Using template $paramod$8b09f347504cfc0d3d65fbb4601497936543b1b3\$lut for cells of type $lut.
Using template $paramod$b661b352aaaaede82eff10093f8e324f8c958894\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$4ac3a6b2efccd26dca3bcc91f32f19492c1fdb50\$lut for cells of type $lut.
Using template $paramod$992bdc10cff2c6edd722994f0e1044bc863f79f7\$lut for cells of type $lut.
Using template $paramod$a3194a9fd5f8e6fc747ef7d7d760658cbbeb0dbb\$lut for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$40d74f3a03601ded99547729767fe9b030652d54\$lut for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7\$lut for cells of type $lut.
Using template $paramod$eced46750b43aa9efabd63e9db30cd976a863157\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$86915879a4be5dbf7659ff493ce0fd99f19095e4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$2382b0dd4cb27fd4312681c40a6dd179c2a7a26a\$lut for cells of type $lut.
Using template $paramod$65d5d5c1e01bf41ee659754efba932f3d99198e5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$d6b99d6ca8b1c56faf57d236edb4d4f32966391d\$lut for cells of type $lut.
Using template $paramod$7357f2a87741c75a88b35f0b0b6cf6f1c62bdb8d\$lut for cells of type $lut.
Using template $paramod$bbb10333e84a7e80f65e1494ebbfbf3f28568fcd\$lut for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod$3a9e05d38d5177ac722e93ccf04545c4142d7a0e\$lut for cells of type $lut.
Using template $paramod$1bf2057bd0198df093f02a0db6737166edb9eb39\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$b40ed8783cd24943f4c31bddb9063d9895eb569a\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$52d96bfa17866bab828b9f1286c638d27fce0ef0\$lut for cells of type $lut.
Using template $paramod$54ef21ccddfa27629768f219f304bb4163ac6894\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$c7da182350c463dac9341b9202c767a484f2d529\$lut for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$243fb93e736df5581df7bafa378886f2bdf5bea9\$lut for cells of type $lut.
Using template $paramod$fe70bb3280659663b8fa2b45f42fda9ccf4ccfaa\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$00ffcc628ccb870304683cac36ad3a16cc41b6a4\$lut for cells of type $lut.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54\$lut for cells of type $lut.
Using template $paramod$c23778b8b3d14a1088c070c73fc994c8a156acfa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$6051cc942ebe6def12ad03e74fc57fd19331d317\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$62e7229ae8ca0c206743081d3bad0bdd5eefd0d5\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod$18fa685a8cdb30eb6c664aa12d728a07c3fe94f1\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$b86b68a00733dbecb31d58a14a13683475a2002a\$lut for cells of type $lut.
Using template $paramod$287a1b6267a29b438577ac14a21d6baa9f4bc0fa\$lut for cells of type $lut.
Using template $paramod$e3c946b5e884ef69d11afb56a4be35c15e9bb656\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$2645ed3928f2726e8ccb403cb23252de43b617d7\$lut for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$0fcb06ed76df01e8d45bc2b9e6c8a9b43fa42cb4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$3306ed2157b09480706bbacb475ae01ac9d07148\$lut for cells of type $lut.
Using template $paramod$024f437069ede126a08cbaf2540201977a378569\$lut for cells of type $lut.
Using template $paramod$5bbc8d49c3fc31cf6661312d1516e2aaafe308a4\$lut for cells of type $lut.
Using template $paramod$120a213c64ef763b9fd25460ea2f2b283b733d9a\$lut for cells of type $lut.
Using template $paramod$96e84a038bb75705605f13a7a287e02ae1ce9c89\$lut for cells of type $lut.
Using template $paramod$9de2043c149a078cdd310299e413c83dff19281b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod$87275157c92ec8b901878d79491cd531992ed334\$lut for cells of type $lut.
Using template $paramod$d04a2e49a1996a0732d5a8b15fba2728a8adba28\$lut for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$173257c402a3003de28bff8c2a49d358e5f4004c\$lut for cells of type $lut.
Using template $paramod$052bd9262d0167b0a75f6a889e046f3738430728\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101011 for cells of type $lut.
Using template $paramod$6023c671e114c4eb0467aa8a0b08e183f33ec2fd\$lut for cells of type $lut.
Using template $paramod$1941e95710b2ffd3e1b4bfa50f8270497d3947eb\$lut for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$4b9b235bc4444ff899bef0c648e4109b26737f1a\$lut for cells of type $lut.
Using template $paramod$8e3e9a427b2bc0e7d837447fde19028feb6ec6fc\$lut for cells of type $lut.
Using template $paramod$8384e66d408d22ab39dfb451efb7879731befeb8\$lut for cells of type $lut.
Using template $paramod$c8ae169290164bdfb59b83cbdf00c4e03edb1e00\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010010 for cells of type $lut.
Using template $paramod$8e1e9998748a0afff7370d3765e77450ae5c960a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$3e63470ea7a06b3eefdfb990254dd83d20fa13a7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$cbb2dfe31d344d3326d567c2ed5a4b2a29f63219\$lut for cells of type $lut.
Using template $paramod$657f445e831c08ec6b1ba71a811e7f085bd92374\$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod$8f8f3ed0dfbd822273417c0b66ef033f29ee6b95\$lut for cells of type $lut.
Using template $paramod$540315c7d1d8ba1a988887349712b6c5ec563795\$lut for cells of type $lut.
Using template $paramod$df10095b9952eb72b46a98e9de002139317a8f77\$lut for cells of type $lut.
Using template $paramod$543609f3fb7635149be9ac91026c28ea76f667d4\$lut for cells of type $lut.
Using template $paramod$0655d19581d6c6a11d050a616e58f8d0b1ee2d6a\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$7d9f34a3f9c37d5323639c2c4233806a3297b7eb\$lut for cells of type $lut.
Using template $paramod$66caeb00a39d236782a97659e3bd99621b74681b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$54ad54adc943bc9f577394e2f9138dbc098753e4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod$4667cec65cfa6b20c0b9ee9dc457b7f9882c9380\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$c21c95ffb01b9a68ad8754f06b323570ef92c024\$lut for cells of type $lut.
Using template $paramod$607cefa7bd56b6079c32d3ec20417ba029f46a74\$lut for cells of type $lut.
Using template $paramod$37eb8deceb0e40bf09218cc1aea094a3a068581e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011101 for cells of type $lut.
Using template $paramod$bf3c40a177a121029d5a2f04535b231dd74d18c9\$lut for cells of type $lut.
Using template $paramod$1d18a8d63b5ef74066c3b06f56bde58abd280b34\$lut for cells of type $lut.
Using template $paramod$9a7e04f5a871ec3543727abf01a41cafb4311d3b\$lut for cells of type $lut.
Using template $paramod$71d09d8354f5555fb54ab0bd4f3934a22c793990\$lut for cells of type $lut.
Using template $paramod$1fe033cc4d9d3ab2a3a451cd42ed1a69f832249b\$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$8a0b5eb897762b73b03df5138aa51c239ab7e0ce\$lut for cells of type $lut.
Using template $paramod$d79e8c7f0cb3bd049a34d82ec5fe688d444e5a52\$lut for cells of type $lut.
Using template $paramod$f6bad0c59ab167149c1805436d46cf42ed9a1b1b\$lut for cells of type $lut.
Using template $paramod$027b9b49852f4c8109fccffa4d50188d82b9cd0a\$lut for cells of type $lut.
Using template $paramod$a40510a2ae387124c7bc8a34c213c7a114e56a18\$lut for cells of type $lut.
Using template $paramod$5ddf3d0a53dc029176740d770422067c1251213a\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$ef02ea28c4f9766a22068d6502e87f79cf2d9131\$lut for cells of type $lut.
Using template $paramod$977fddf6069a17a00d133624ddc52311321d5c54\$lut for cells of type $lut.
Using template $paramod$92dfacc2713fbb4de99ee6150b67107f1a725b17\$lut for cells of type $lut.
Using template $paramod$d840bc6bcf74b443d179d02f6265a94d041a6d3a\$lut for cells of type $lut.
Using template $paramod$3e2b2f2a0b9496fddcb115d25f9eae602807e606\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110111 for cells of type $lut.
Using template $paramod$c217e185eb8e6463ca272982ba8c5940fa90d81f\$lut for cells of type $lut.
Using template $paramod$cba6f0efc012337c19f28848b244b3e096c5d82a\$lut for cells of type $lut.
Using template $paramod$a7dad16c080c08c1647c7e1b9706a59a123d8bcd\$lut for cells of type $lut.
Using template $paramod$8c11a155773d2e4aba9b1022fc059160b55313e8\$lut for cells of type $lut.
Using template $paramod$9e83b30d04509a1c22c19eea2c3a064a4f56c97d\$lut for cells of type $lut.
Using template $paramod$2666f852cc370df83959585f4b8b78491d0ff17d\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$f00c05041270394f87113db0be50ec9e2eaaa463\$lut for cells of type $lut.
Using template $paramod$a7e7b155f27f423f1495a5a06dc3b15422f2d7ef\$lut for cells of type $lut.
Using template $paramod$506642b9b09e0f2fb8aabefa5a752e40ed47e6cb\$lut for cells of type $lut.
Using template $paramod$7417d5c14ea88af43c40449968b06e971c31e1c3\$lut for cells of type $lut.
Using template $paramod$9998c61c50285bf1d3dc1a1ed624f8f310df58c4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$5ab8703b1aa62946296547e85dc0a19366704a74\$lut for cells of type $lut.
Using template $paramod$62540f7fc73ef960ad3cd7745e860db515ae2ff9\$lut for cells of type $lut.
Using template $paramod$8670261af8d77851d2850ba537e3a1d0e2415376\$lut for cells of type $lut.
Using template $paramod$e2d6b96fa76699dcf28642358ba6f75eb7c84c3b\$lut for cells of type $lut.
Using template $paramod$ce1600763aaa8c1122bb8eb4d92b69534b3bed6f\$lut for cells of type $lut.
Using template $paramod$1955b07b6e1188b6adc1bce2b15fdb470166e3c9\$lut for cells of type $lut.
Using template $paramod$a4399ab9ab2086a4dd8377a70187771efe5d8c8a\$lut for cells of type $lut.
Using template $paramod$9c431b511c06506f9a1ef92ce73352313a62b2bd\$lut for cells of type $lut.
Using template $paramod$52acd744af558b1acd7f06b0e1d721506b042b9b\$lut for cells of type $lut.
Using template $paramod$d7fff18f4a1584e5dce7e6dfbc06d7e09d60216e\$lut for cells of type $lut.
Using template $paramod$a9fb33fd106c8407c98eee68a0e1766b7ef0b962\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$3645b1137c616395c7d624ff1d79a264f59a3174\$lut for cells of type $lut.
Using template $paramod$55c8b41162bae9ccba9478b8f5fd17695513cc6c\$lut for cells of type $lut.
Using template $paramod$f19bb98065b4fd82c0d3adf2bdd66b5e0c3971a1\$lut for cells of type $lut.
Using template $paramod$0379de7331749c8fff95d21832911292af4fff21\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod$94d2f1f461ef911482e15efdba185521de732c99\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$ddace04fba544e6adc4cdda6a50048ddd7c111af\$lut for cells of type $lut.
Using template $paramod$2ae22ed255cc0f3746c71b5da2407ee38a2a66e6\$lut for cells of type $lut.
Using template $paramod$757294757d64804ea2a19ce740e9d913bda4243b\$lut for cells of type $lut.
Using template $paramod$1c50db7583d1aa9206755b17845bcd78bb22416e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$1df11e82addf24f96e2b9ee131ddd908e41ad15f\$lut for cells of type $lut.
Using template $paramod$6b7c9c56fc2a32a479d463d5f3b0d3f4673b67f1\$lut for cells of type $lut.
Using template $paramod$b45e5cb971154e30a797eecb0461619c3eeae12d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$9b3c87857cb378f67983a3f1cedb90dc4b1a1e83\$lut for cells of type $lut.
Using template $paramod$9d12c15405e25608417ce779d7fe1b86619365f9\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$ef770bd36d5337136ed9001dfc4b6c92c7f8c1e6\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$21a9cf1c7cffed4ea7970972274e8bcced7c7005\$lut for cells of type $lut.
Using template $paramod$06e62c2045624c211a1abe4f2f36c8f22c688165\$lut for cells of type $lut.
Using template $paramod$0e021b5ab9c9dffe82b887dcb2beb3fac2b87759\$lut for cells of type $lut.
Using template $paramod$c48f930ebdc76fa462c1be27ff9a676024a03f78\$lut for cells of type $lut.
Using template $paramod$651e836885d95717c36e69441422c3fe04ee5f4d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod$6e4a86e6f1a5dc8f826898a131e83cdba4a4fc9e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod$f5c97e291c8b48d9f1b4239d871ab7639e5a24ac\$lut for cells of type $lut.
Using template $paramod$0331e023d83b8009e60defb446ce9fa640b122c7\$lut for cells of type $lut.
Using template $paramod$c07d61aaf1d93e15249de987e8fd0ca391dbd52a\$lut for cells of type $lut.
Using template $paramod$c44631829cd45a768aa46cb33fa5d71327ea1c73\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011101 for cells of type $lut.
Using template $paramod$57d15b019cbe5ace5cd277783559819f107d7d68\$lut for cells of type $lut.
Using template $paramod$af08867fe0bde4918ae8f1ec2010b6efc74a2fdc\$lut for cells of type $lut.
Using template $paramod$f20ce4917fd5b3c1bb5c623666c4e99ee36747d1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$6edbfe341e82523a5af1325edaef1b2d41d4f937\$lut for cells of type $lut.
Using template $paramod$ec3286f8fa73be5f3c6bfeab10640e0ee11eaf29\$lut for cells of type $lut.
Using template $paramod$308b77d7266724997ea7f58ed416b03be216f281\$lut for cells of type $lut.
Using template $paramod$a9ba23df824f693c44e722629fd8c1fae157385c\$lut for cells of type $lut.
Using template $paramod$260a8a77ff826f83b8131c734a02d29ed43883b2\$lut for cells of type $lut.
Using template $paramod$384570ae462ec7cc393ad7ac2a915b251b838c1c\$lut for cells of type $lut.
Using template $paramod$8bcde78a922432f1d5c31b9197b86b0cacb7a1e1\$lut for cells of type $lut.
Using template $paramod$20235ca863361fbc253329cfc7eeea38c77404dc\$lut for cells of type $lut.
Using template $paramod$a4640096cbef09c4ef8613155a589c40164ac034\$lut for cells of type $lut.
Using template $paramod$32000abde44aa5ab70eea5b06ab89e1a65179729\$lut for cells of type $lut.
Using template $paramod$d334f7f249d55ed9e86623806bb0fab78f506854\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001101 for cells of type $lut.
Using template $paramod$644ae9567053622844e0be33d9ddaadc6e75ce52\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101111 for cells of type $lut.
Using template $paramod$31386f2007732f0dde8e3966272326af18490a5d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011000 for cells of type $lut.
Using template $paramod$bab0ea0d717fb03593996e2a9f716c39db2520fb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$de20a31d8cdbd210265c89e3e97774d1ebb57a0e\$lut for cells of type $lut.
Using template $paramod$60e0a526d5120cb853aa823aea6dcb02645a9f39\$lut for cells of type $lut.
Using template $paramod$f3ada871809f362efd8eb0c4fb952bb5c98f0750\$lut for cells of type $lut.
Using template $paramod$18a47952f243169d51ca44cc8304f66faa8f92dd\$lut for cells of type $lut.
Using template $paramod$762dcdf49521c1aa2145fa6746ab6d57dd5df22e\$lut for cells of type $lut.
Using template $paramod$053a94af61add85b9afcb03104fbaf160fa3b35d\$lut for cells of type $lut.
Using template $paramod$37203517188e0e81c6d1574dd1c274ed56646adf\$lut for cells of type $lut.
Using template $paramod$99eb1ea876c2fcd2463282e1d08fa89d31eb901c\$lut for cells of type $lut.
Using template $paramod$1db71677795d01ae843a24e6cd3cdba7f2c6d266\$lut for cells of type $lut.
Using template $paramod$e7e63238e0c96a02d48276bdcf866e99b61e03c8\$lut for cells of type $lut.
Using template $paramod$b4911a1c034cc26697b7fc2905f013acff8e473f\$lut for cells of type $lut.
Using template $paramod$82ff689787d54c69a19c6b3bee9625cd1ccbc1f0\$lut for cells of type $lut.
Using template $paramod$8e7b1ec7df4c8852d827365421a6d41e55bd7752\$lut for cells of type $lut.
Using template $paramod$d21d214a5aa271f2d9da3f90f22432c0ecee130f\$lut for cells of type $lut.
Using template $paramod$67b2e8555c448f647c6412557a97e46c211bc1b7\$lut for cells of type $lut.
Using template $paramod$b96f55c702c99730553831649169797ab5009471\$lut for cells of type $lut.
Using template $paramod$cfb71bf6fbcbe19a2eed154f73d2078b22af563c\$lut for cells of type $lut.
Using template $paramod$4f15e6c75bdf251218bda6acaba85fddf4c8fe3d\$lut for cells of type $lut.
Using template $paramod$e3ee90eb2ca4a5b2c1cf0712ce5300add287ccae\$lut for cells of type $lut.
Using template $paramod$05403f4e146fffbe0f375111a3b9028edee26d30\$lut for cells of type $lut.
Using template $paramod$d8006f700b38ed407c8464c1387fed489dde4853\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$e57bcb018bfe8170bc04f13a73befe2def28cdf3\$lut for cells of type $lut.
Using template $paramod$0872feef8b1cdb30e8950cd35f9b87730f3b09c5\$lut for cells of type $lut.
Using template $paramod$181d49f34bcb31fbb5a26e11f31af35e57e71eb0\$lut for cells of type $lut.
Using template $paramod$bad851f6c1651b310958ef0340ed8aeaf8f8a488\$lut for cells of type $lut.
Using template $paramod$e4d8bf103b70bb6c6dc03bc4a55fe69af5a9b7fd\$lut for cells of type $lut.
Using template $paramod$fdb7d2f78b1b1d86177579c82e917e4e8af6f77d\$lut for cells of type $lut.
Using template $paramod$11c86b7a6cb6e98dcfb16c5f4d4cc1052b93d8a4\$lut for cells of type $lut.
Using template $paramod$0d3ac82cf5b8a192d5ff4c23e3143360366ae882\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$9a383ca297ef012b6f33ce559547f89432250d88\$lut for cells of type $lut.
Using template $paramod$2fd3c42461376c704c07117e7368b2ed8179d1e0\$lut for cells of type $lut.
Using template $paramod$d0cda64c5f3e9d782ae36809431be6930a3de017\$lut for cells of type $lut.
Using template $paramod$f85f1073c412d406200a6a72283f918c8b751314\$lut for cells of type $lut.
Using template $paramod$0f321fbc35ab60cc9b1f13bcbf4423cb3e15af29\$lut for cells of type $lut.
Using template $paramod$4d1644a327b259da75d1dddfdc515b4cfa9a6088\$lut for cells of type $lut.
Using template $paramod$eacbd17e190036b4da242f43193b9bca51709d4f\$lut for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod$872def176acf0af46aee1a4df67a9291309e3c01\$lut for cells of type $lut.
Using template $paramod$d2287371886235f4d131984f4003fc6222432a2e\$lut for cells of type $lut.
Using template $paramod$60fa917a28d34b80d6677c1205fcae2e719774c5\$lut for cells of type $lut.
Using template $paramod$e484b1e0bd351ba5af34f5fd66a8e850cc5b8335\$lut for cells of type $lut.
Using template $paramod$ffc2ea81a65101fbef8a332deddf112494d27163\$lut for cells of type $lut.
Using template $paramod$0911abab8659b514c2161921604dfe76d39ccbdb\$lut for cells of type $lut.
Using template $paramod$9ffbe4deb2b7a814eceb22f49f6c2528cbcf96fa\$lut for cells of type $lut.
Using template $paramod$92fb0d96ede93a54c1285461b2bd5abae703e36c\$lut for cells of type $lut.
Using template $paramod$d853eaf15fa898adc39f5aa5165d41c0a799892e\$lut for cells of type $lut.
Using template $paramod$6f3f060a82077d7722793a80a7f81ffcda8e7f4d\$lut for cells of type $lut.
Using template $paramod$dbd6bfc0079f30bdbd8251243755394b48ae1fbb\$lut for cells of type $lut.
Using template $paramod$b244c143dd986ac9521eb55d5e44372c5694c507\$lut for cells of type $lut.
Using template $paramod$feac1814a13647ff95d85e23385825c648d6c2ee\$lut for cells of type $lut.
Using template $paramod$2a4b250d89be3556c74aa0e719a4f6242369d42f\$lut for cells of type $lut.
Using template $paramod$65fd78e7b002095f807fe68457e0819a820ac988\$lut for cells of type $lut.
Using template $paramod$90418f71a1b3e98f36d147df874dd839b0e31579\$lut for cells of type $lut.
Using template $paramod$88fa5b73a2f71ebcb04fbcc297cd0cb779ca7c01\$lut for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$d7372df0dc02a6c940130cc6e3dbb5dc0398486d\$lut for cells of type $lut.
Using template $paramod$17f6fee47e21438a7c7f8ef72b29587b86fae5fa\$lut for cells of type $lut.
Using template $paramod$8075729953f49b6cb1b4d863b2fb20da9818d304\$lut for cells of type $lut.
Using template $paramod$59f2a3e232df3029c8bc36978b9bbe72a71dfb5a\$lut for cells of type $lut.
Using template $paramod$b2e8d279775d333b39e310bd45fd5952acdde290\$lut for cells of type $lut.
Using template $paramod$b68f9800cc1bf69afcfbc0567a25e43ebb01456c\$lut for cells of type $lut.
Using template $paramod$24f8f1e7edc03ec1956ceeb1e873ad0c90a0dcd1\$lut for cells of type $lut.
Using template $paramod$a6098368ed1721643265f33d18eefb699bf26092\$lut for cells of type $lut.
Using template $paramod$8829675bb8c52553aed9f101ec0d5ef0c865e5c7\$lut for cells of type $lut.
Using template $paramod$90dc599eed99da511e64ad217d69e7ff2c1e56cc\$lut for cells of type $lut.
Using template $paramod$8cc9c78ff15cd2cc3685ea4ec4a6841b7921adae\$lut for cells of type $lut.
Using template $paramod$372f82d95b6773db16f93dcc60735747af66f863\$lut for cells of type $lut.
Using template $paramod$28f13e31549bddc5da96ef95cda67e473978b1f2\$lut for cells of type $lut.
Using template $paramod$2868dbf7812a0fd55033878c79315606b746de70\$lut for cells of type $lut.
Using template $paramod$0096d46ebf4d6603ee49c13d07639818e4746746\$lut for cells of type $lut.
Using template $paramod$77c2a0573790d304ab2299da6d598e8d2e184867\$lut for cells of type $lut.
Using template $paramod$9891217114ca63a6e9d48073351d843bb1d46faf\$lut for cells of type $lut.
Using template $paramod$456269d852b733ca4ee98660c150b60a37be8a06\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000100 for cells of type $lut.
Using template $paramod$f6205ea4d16154fcc0de4d21dff0bd55a57f1ba0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod$fcbfb4fe7caeb67e9004a4f527d41fb27fa586f6\$lut for cells of type $lut.
Using template $paramod$5b53b44a3e395ba84eb9740f159b9630a911eab3\$lut for cells of type $lut.
Using template $paramod$acd604d0884aa1ca0328b1c8871f37478da32142\$lut for cells of type $lut.
Using template $paramod$86cd9b93ce4dd87f846ab9002779898f1d014364\$lut for cells of type $lut.
Using template $paramod$f546bd96bcec6e3bf1b78bdea64b0f5bbbaff6df\$lut for cells of type $lut.
Using template $paramod$0f6a5b2d703b48519c07dd3bf95386222f32fadd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$7c62394fc9dcd57450f98f8754db0e3c7b377a8c\$lut for cells of type $lut.
Using template $paramod$b1cae4a2657cf19cc24e6d1b8a85554979548fc7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod$4ef343c9fc0ab65fdd6a9ad30ea232b8c07ecc1f\$lut for cells of type $lut.
Using template $paramod$e45fdd83ae4716b2e4d893cc43f6ed7b1230f4af\$lut for cells of type $lut.
Using template $paramod$52b0f43ae6cb52b5e726dd3244952f6f33bb5f19\$lut for cells of type $lut.
Using template $paramod$477da4277c03c2ef33b36398805e65ce04b52e70\$lut for cells of type $lut.
Using template $paramod$8361c9721ab60ae089d112aeae63fb790bed82f4\$lut for cells of type $lut.
Using template $paramod$77dcb8f3ed2d9955279c728e09bbdcf963e8ecb7\$lut for cells of type $lut.
Using template $paramod$7bbb4c8452142c70aef674bf9a13517a3a370fbf\$lut for cells of type $lut.
Using template $paramod$1a441877fe507d6e3773ef1f291c342ba1351ff8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod$6f35e5b404ec4eee54ae1fd6790d53ddbb077640\$lut for cells of type $lut.
Using template $paramod$c63fb63be97a9db4ce7bd031e26652a8b349a094\$lut for cells of type $lut.
Using template $paramod$1e8420881ae575404c654d8ad56414c1dda00247\$lut for cells of type $lut.
Using template $paramod$4332e9f367def441284e0106ceb115cd1ae76ac5\$lut for cells of type $lut.
Using template $paramod$800304fb3d421fc1e8dcd67ad3807ab27a208baa\$lut for cells of type $lut.
Using template $paramod$c24eeecb884a337e10a8b0b31ae2b99ae4d0ed50\$lut for cells of type $lut.
Using template $paramod$a4c935c2e193752027b77131cddf00d2e60626fc\$lut for cells of type $lut.
Using template $paramod$649f4e713e20504d314bf2408c9977803e24af8b\$lut for cells of type $lut.
Using template $paramod$e783ca22111a5fa76d0329a2c73c83664f553184\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010001 for cells of type $lut.
Using template $paramod$2bde02b8b9e7d4618088fbf4dd7d45ed8df60d20\$lut for cells of type $lut.
Using template $paramod$c43b71e214a4099a5987141d9beb21345a0a21a7\$lut for cells of type $lut.
Using template $paramod$9fe2e08b755562b7dcb7468f611ceb8191f48913\$lut for cells of type $lut.
Using template $paramod$928430e4f050ad30a2bf5ee1542cb65ad4486e64\$lut for cells of type $lut.
Using template $paramod$e7ea51e7360126f0cef0e7ba58da7f2d9cbcbad4\$lut for cells of type $lut.
Using template $paramod$2e42f4cdfa2b7be54cbecc74818d81b621a7793c\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$7d813eb49700f971f2635a434700eafdfa816bc3\$lut for cells of type $lut.
Using template $paramod$b287726797d0722f64e731f1134f7c05af8f1578\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$add78e8a7c356e03f31ecd3b9c3fd615572168a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010010 for cells of type $lut.
Using template $paramod$4119234949a3457ece9fcb8f95c0e2e3a7a2a7bc\$lut for cells of type $lut.
Using template $paramod$09b06d345e53bda5390d95b44ab7173ce8c35316\$lut for cells of type $lut.
Using template $paramod$79364b9974cfc81fb54c164d10340bf9c7bccd7f\$lut for cells of type $lut.
Using template $paramod$ac58dde3ccb42cb70e5cc4eb565a0549b0e7e3b6\$lut for cells of type $lut.
Using template $paramod$859bbf20189511d5622298a363e8f136876f0d6c\$lut for cells of type $lut.
Using template $paramod$1e3430f21d933e902e2b8cb9ab970ea8ccfc0991\$lut for cells of type $lut.
Using template $paramod$d71b297833f99cd50bded9db2f5e0b0938f16943\$lut for cells of type $lut.
Using template $paramod$634f11233514031e1de3b24d889b2e901ac5de58\$lut for cells of type $lut.
Using template $paramod$c97e738df958f490eb8461efe944668c310ecac5\$lut for cells of type $lut.
Using template $paramod$82ed25b11a6a11eb861f4dd3d46f5fc9aa1eebaf\$lut for cells of type $lut.
Using template $paramod$fb37bcff496b51a1453b3f1cd9f6f18eaf10fd14\$lut for cells of type $lut.
Using template $paramod$89de210e11c16138f89688ab911d555676147dc8\$lut for cells of type $lut.
Using template $paramod$0911a642e8b3f23b50fb242f6792ee47c8587b80\$lut for cells of type $lut.
Using template $paramod$6fadeca3c81ed67fe426af98f33db595c6558b11\$lut for cells of type $lut.
Using template $paramod$b64ded6607b75fb68f4d1b2aaf4bb02394b67e86\$lut for cells of type $lut.
Using template $paramod$36062848a21ca23be0d5d34a9cf88a84088f3035\$lut for cells of type $lut.
Using template $paramod$be11675496c549e1030ab2fad79c49a0f526297f\$lut for cells of type $lut.
Using template $paramod$3f9a3800e34bd795630a4eaf44b2e1d4a7f48a74\$lut for cells of type $lut.
Using template $paramod$81e71374d5b6eff9ead09a69cb7da2a078602683\$lut for cells of type $lut.
Using template $paramod$f3e6d8a34492f6f43004e11df5d31889f2a2d4a9\$lut for cells of type $lut.
Using template $paramod$b300c8916690f91b0cd8594c3839925bec2b492b\$lut for cells of type $lut.
Using template $paramod$9fef5e18d4241c9b46c83630fed51267cb56404c\$lut for cells of type $lut.
Using template $paramod$1870d45af485c9af385cdcf1710b1aa759cfda98\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$5e2c4e05bbdd2eaa20212f01bb8e88597c0f6680\$lut for cells of type $lut.
Using template $paramod$5d48512abaed1065f65254e4d5a0008aa1916db0\$lut for cells of type $lut.
Using template $paramod$2bfd90a7f53aa6be89225de1b4ab377075b6bf41\$lut for cells of type $lut.
Using template $paramod$6831669d34347ae5ac00f9fba7685db3890210c5\$lut for cells of type $lut.
Using template $paramod$96f047d6393769e3a22cf718b4eaffd923a5d9fd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$001d9634602f00137f774620efde4c651c7a59ca\$lut for cells of type $lut.
Using template $paramod$6280641972f83f629ef77889288b431c06fc3fd7\$lut for cells of type $lut.
Using template $paramod$8094b03e89796ecef8f4753c18f86040169410a4\$lut for cells of type $lut.
Using template $paramod$489b9cc2d2d06428fc38542d237530637dca4dfe\$lut for cells of type $lut.
Using template $paramod$dc3426daafe53a1262eb5e7073220b9eac0dad52\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111000 for cells of type $lut.
Using template $paramod$93b6c6c0f78baf5355da7f841415aa8b72751c73\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101100 for cells of type $lut.
Using template $paramod$e7838f4c253437de2f6117598711d3021a25dbfc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$9a6965d4f53d69e345bd8d48283856520a30225e\$lut for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod$9baa2b31ff67c016e5dbf8dbba25ece3bb62873a\$lut for cells of type $lut.
Using template $paramod$8b41935ac142b0dcbcd428d8ab1ad4964921edb1\$lut for cells of type $lut.
Using template $paramod$5a05aceb4b3a5e65f91bcffb0fccca72a8307af8\$lut for cells of type $lut.
Using template $paramod$52a7db111cf6849ee8a6654d73e2e4fb11fc3abe\$lut for cells of type $lut.
Using template $paramod$1753305f6290fe1dd6274f2db422bab2f051522d\$lut for cells of type $lut.
Using template $paramod$44236511622e197854fa4814b088d63bb24df320\$lut for cells of type $lut.
Using template $paramod$8cf5abd26d1707a9c07dc9ce14e52d0756539cf9\$lut for cells of type $lut.
Using template $paramod$fc050263c76ad4c1c79fee85710023487ab4f7e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$17aaaf6c72889b729bc2cf901356425e82339ca0\$lut for cells of type $lut.
Using template $paramod$ea14f4b117d05728918b64fc5ee4992c8265f37f\$lut for cells of type $lut.
Using template $paramod$d8021370f0670d331038a0473505efae4dff2706\$lut for cells of type $lut.
Using template $paramod$57d45341d1f4538fa6a5c82aefdf696f7a91549a\$lut for cells of type $lut.
Using template $paramod$0e3484380f85dc1194ba8f4c290009a8259fa115\$lut for cells of type $lut.
Using template $paramod$0fa351d24d2713ce0a93e46f5deedd65d95d22b8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111011 for cells of type $lut.
Using template $paramod$84a9bb4ea112cac05b4a6b108a4c6ec2091f4ef3\$lut for cells of type $lut.
Using template $paramod$4e09fb85ad5980549134c5674f63e37de31e60bc\$lut for cells of type $lut.
Using template $paramod$3850d8504649178e7760b7a11974cbfd9e92c98a\$lut for cells of type $lut.
Using template $paramod$a6713d593726c6e5e5897ef840e1f22c787a985f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001011 for cells of type $lut.
Using template $paramod$78107355136c565d78c8ffe30e4a20f55dedc5b7\$lut for cells of type $lut.
Using template $paramod$c3aff4445e2c6f8595c699f530ba8f42fcc421c7\$lut for cells of type $lut.
Using template $paramod$2eb285b1cca25bce97f0850312ce7a406b3c3359\$lut for cells of type $lut.
Using template $paramod$adca968827d65054940ed70ec98c9232938f0c97\$lut for cells of type $lut.
Using template $paramod$c0db8f8b81aa2496df7fc609f2c3005b47ee2ccd\$lut for cells of type $lut.
Using template $paramod$208c8a8d23fa0978ea71bde203f3485cfae77660\$lut for cells of type $lut.
Using template $paramod$2765f8a0017491a1521b5d73424e211dfdff7ed5\$lut for cells of type $lut.
Using template $paramod$8cf653c925bce380cf7dbd5e6aa41c74cfec48c5\$lut for cells of type $lut.
Using template $paramod$c79aec6bf66334ca918f85c196e004c918c371ef\$lut for cells of type $lut.
Using template $paramod$b988610a14c964de7967507fc28e68be1aa97446\$lut for cells of type $lut.
Using template $paramod$1258ab3b66525487432736407b1059ca09764008\$lut for cells of type $lut.
Using template $paramod$46c996e7a9618241fdd9c5d5d655d644c34a3016\$lut for cells of type $lut.
Using template $paramod$4917f53f3765fd07719aa65b6fcd127db009b615\$lut for cells of type $lut.
Using template $paramod$c2ec04e79a837992e22a44516a441e33767962c2\$lut for cells of type $lut.
Using template $paramod$260529e2049527fadd2f561f5e1321d9964945d9\$lut for cells of type $lut.
Using template $paramod$161e999dcc9b1c5d8dbf27797f926efaf49df4de\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010001 for cells of type $lut.
Using template $paramod$7346bfa6c3e8b231f18a5b9be9339b2af037f9c4\$lut for cells of type $lut.
Using template $paramod$af763bca85949884aefa417266a961f9c91132de\$lut for cells of type $lut.
Using template $paramod$73d07df06bdcebf8bcc513075902f140fba061ec\$lut for cells of type $lut.
Using template $paramod$fcc9917c7d70f7a9e3eb46a489343004f17c6dc5\$lut for cells of type $lut.
Using template $paramod$c9f45ec160751c0dee00fede9a7d5a68ae2bea7d\$lut for cells of type $lut.
Using template $paramod$75020cdf7715bd4a5f7067d80cafc74eabba6a01\$lut for cells of type $lut.
Using template $paramod$e4f8d81c24db5be4d13730546a4ee5ffc8be826a\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$53c515f2b39a233c1a8b2e2b94bad74c50ebbcc9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110111 for cells of type $lut.
Using template $paramod$0e722e23cadf467c36aa9d8d2aa8f1c7c6d4b280\$lut for cells of type $lut.
Using template $paramod$027b71830bd0fbfb04ad11206c5a0de76ed9d3f5\$lut for cells of type $lut.
Using template $paramod$afddf753bc06379024ae15bcee2a9be2a1e56428\$lut for cells of type $lut.
Using template $paramod$586c733dbc02946b45f42f2c47b72245f8e1ca79\$lut for cells of type $lut.
Using template $paramod$73d32ef3922c34c7bc1b2a3cb009dd2606edde63\$lut for cells of type $lut.
Using template $paramod$db387a5559029ff3398d6692a1bbd3ed022c57df\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$5255f454a9b013493775514c70fe5f32da626aff\$lut for cells of type $lut.
Using template $paramod$30ac432886c485763bc385d1bbff6e79fbe73628\$lut for cells of type $lut.
Using template $paramod$5d5c445a476e2197d5b93b7a1e6cf093b1863741\$lut for cells of type $lut.
Using template $paramod$593aac7b20c8aeb5d9248f4384692819e64c0906\$lut for cells of type $lut.
Using template $paramod$37cbeec31f38b0195df2291fb34e411c726412bb\$lut for cells of type $lut.
Using template $paramod$dfbe8e786c7f379064aeb033414d20b58f7e79b2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$251f8fb7b0bea34ec953937c0117c8e9920f17e2\$lut for cells of type $lut.
Using template $paramod$f69f26d871b1713139ee8403a3eecd547f86cddc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$e81fb6e76e609c3106fd5ccece9eb62fc064388d\$lut for cells of type $lut.
Using template $paramod$d7856980c8e3df62f97c26ab34037f33a9e831b5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod$5ea8c15f3d82398543f4947b62d767d8109e4dc1\$lut for cells of type $lut.
Using template $paramod$fbed19fb84ee7c8a884778d28a96daea96245184\$lut for cells of type $lut.
Using template $paramod$d593a203cd0ec46bcb0fc449fb7fc1f586ef9e6a\$lut for cells of type $lut.
Using template $paramod$db953d79e0ec2cfd9d94b3b8573af403982a46cd\$lut for cells of type $lut.
Using template $paramod$cd05caaf261e4148f336c0ecc488c806e4433d99\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~8692 debug messages>

42.47. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in fpga.
  Optimizing lut $abc$121317$lut\ethCore0.eth_axis_rx_inst.s_axis_tready_next.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8218_Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$121317$lut\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.m_frame_valid_next.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$121317$lut\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.m_frame_valid_next.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$121317$lut\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.m_frame_valid_next.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$121317$lut\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.m_frame_valid_next.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$121317$lut\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.m_frame_valid_next.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$121317$lut\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.m_frame_valid_next.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$121317$lut\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.read_arp_header_next.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121597.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121597.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121597.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121597.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121597.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121597.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121524.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121524.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121524.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121445.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121435.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121435.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121435.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121435.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121413.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121355.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121355.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121351.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121348.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121348.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121348.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121348.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121348.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10550_Y[10].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10550_Y[10].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10550_Y[10].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10550_Y[10].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10550_Y[10].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10550_Y[10].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121693.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121805.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121805.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121857.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121722.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$4570.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4565.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4565.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4565.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4565.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4580.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$4580.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$4603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$6511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$6458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$6458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$6489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$6489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$6489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$6489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$6489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$6489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$6489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$6496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$6496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$6496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$6506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$6506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$0\m_eth_payload_axis_tdata_reg[7:0][1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$6628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$6628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$121317$lut\ethCore0.eth_axis_tx_inst.m_axis_tdata_int[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$121317$lut\ethCore0.eth_axis_tx_inst.m_axis_tdata_int[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$6685.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$6665.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$6665.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$6665.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$6665.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$6665.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$6665.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$6665.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8262_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$7076.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$0\m_eth_payload_axis_tdata_reg[7:0][2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$7135.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7135.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7135.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$7135.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$7135.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$7135.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$7140.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7177.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7177.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7177.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$7177.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$7177.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$7177.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7043.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8262_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_axis_tx_inst.$0\m_axis_tdata_reg[7:0][2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_axis_tx_inst.$0\m_axis_tdata_reg[7:0][2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_axis_tx_inst.$0\m_axis_tdata_reg[7:0][2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_axis_tx_inst.$0\m_axis_tdata_reg[7:0][2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$7269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$7269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$7269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$7269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$7269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10550_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10550_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10550_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10550_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$7472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$7472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$7472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$7472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121937.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121937.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$7614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$7614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$7606.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$7606.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$7749.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7708.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7708.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$7708.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$7738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$7738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$7738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$7744.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7744.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$7744.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$121317$lut$auto$wreduce.cc:454:run$16286[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$7797.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7797.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8262_Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$8061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$8080.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8080.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8080.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8080.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8080.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$8080.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8080.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$8396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$8448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$8466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$8466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$8474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$8474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$8495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$8495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$8495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8513.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8513.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8584.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$8584.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8584.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$8584.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$8584.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$8584.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$8847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$8847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$8865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$8865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$8865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$8865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$8865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$8865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$8873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$8873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$8873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8881.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121405.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121405.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$8929.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$8929.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8929.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8262_Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$121317$lut\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.m_eth_payload_axis_tdata_int[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$121317$lut\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.m_eth_payload_axis_tdata_int[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$121317$lut\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.m_eth_payload_axis_tdata_int[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$121317$lut\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.m_eth_payload_axis_tdata_int[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$121317$lut\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.m_eth_payload_axis_tdata_int[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$9077.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9077.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9077.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9077.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$9077.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9077.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9090.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9100.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9100.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9100.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$9100.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9100.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9100.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$9110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$9110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$9116.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9116.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$9116.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$9253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$9370.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9357.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9357.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9357.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$9357.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9357.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$9357.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$9383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$9395.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$9395.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$9465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$9481.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9481.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9481.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9481.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9481.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$9481.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$9481.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9546.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9546.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9546.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9546.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9546.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9546.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8262_Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121370.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121370.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$9504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$9504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10550_Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10550_Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10550_Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10550_Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10550_Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10550_Y[9].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10550_Y[9].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10550_Y[9].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10550_Y[9].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10550_Y[9].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8262_Y[9].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$5554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_axis_tx_inst.$0\m_axis_tlast_reg[0:0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8262_Y[11].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$121317$lut$auto$opt_dff.cc:197:make_patterns_logic$15175.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5886.Y_B.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5886.Y_B.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$4705.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4705.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4705.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4705.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4705.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4705.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121643.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121643.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121643.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121643.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121643.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4469.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$4469.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4469.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$4469.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4469.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$4469.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121651.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121651.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121651.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121651.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121651.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$121317$lut\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.m_eth_payload_axis_tdata_int[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$5727.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$5715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5763.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121663.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121663.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121663.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121663.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121663.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$5497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121667.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121667.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121667.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121667.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121667.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$121317$lut$auto$simplemap.cc:250:simplemap_eqne$23685[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$121317$lut$auto$simplemap.cc:250:simplemap_eqne$23685[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$121317$lut$auto$simplemap.cc:250:simplemap_eqne$23685[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$121317$lut$auto$simplemap.cc:250:simplemap_eqne$23685[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$121317$lut$auto$simplemap.cc:250:simplemap_eqne$23685[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$5440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$5440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$4953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5287.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121692.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$4926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$3758.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$4128.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$4128.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$4128.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$4128.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$3717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$3717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4115.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4115.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4115.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4115.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4115.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4140.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$4140.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$4140.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$4140.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$4140.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$4140.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$3917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$3917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$3917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$3917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$3917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$3847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$3847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$3878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$3878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$3878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$3878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$3878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$3892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$3899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$3899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$3899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$3899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$3910.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4341.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4341.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4341.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$4341.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$4341.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$4341.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$10173.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$10189.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$10382.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$10499.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_tx_inst.$procmux$5886.Y_B.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5840.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$3733.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$3747.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$3758.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$3827.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$3878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$3863.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$3892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$3878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$3899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$3892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$3910.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$3917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$3931.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$3938.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$3962.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4000.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4027.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4052.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4059.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4088.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4115.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4101.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4122.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4115.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4128.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$4140.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$4287.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4341.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$4341.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$4444.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4454.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4461.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4469.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4504.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$8865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4565.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4565.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4580.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4594.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5019.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4699.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$4705.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4787.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4856.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4887.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4906.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4921.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4938.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$4953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121692.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$5907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5006.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5023.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$5052.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5274.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5287.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5415.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$auto$simplemap.cc:250:simplemap_eqne$23685[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$5440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$5455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121667.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$5527.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5538.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5646.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$5763.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5731.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5740.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5756.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5750.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$5756.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5763.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5844.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121651.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$5864.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121645.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$5907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121643.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5962.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5971.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$5996.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121631.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$6013.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$6052.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$6458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$6458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$6471.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$6479.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$6489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$6496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$6506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$6511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$6524.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$6559.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$6623.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$6628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$6665.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$6680.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$6697.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8262_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$6804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$auto$fsm_map.cc:170:map_fsm$15035[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$7037.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7050.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$7068.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7076.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7076.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7085.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$7135.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7135.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9395.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7177.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7177.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10550_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$7279.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$7283.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.outgoing_arp_oper_next[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$7472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$7519.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7553.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7600.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$7606.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7708.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7712.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$7717.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$7721.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$7738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7744.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7749.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7792.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$7797.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8033.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$8072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8080.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8115.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8123.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8127.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$8131.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$8313.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8407.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8426.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8442.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8460.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$8466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8507.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8513.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8518.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$8529.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8533.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8584.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8584.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$8847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$8853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8877.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$8929.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_tx_inst.$procmux$12313.Y_B.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$9077.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$9077.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9083.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9100.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9100.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9104.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9116.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9145.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9225.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9304.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9357.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9357.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9375.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9395.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9460.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$9465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9472.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9481.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9485.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$9540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9546.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9570.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9584.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$9584.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_axis_tx_inst.$0\m_axis_tdata_reg[7:0][7].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$9874.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$9966.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$auto$fsm_map.cc:170:map_fsm$14690[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$auto$fsm_map.cc:170:map_fsm$14690[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$121317$lut$auto$fsm_map.cc:170:map_fsm$14937[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$121317$lut$auto$fsm_map.cc:170:map_fsm$14937[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$auto$fsm_map.cc:170:map_fsm$14937[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$auto$fsm_map.cc:170:map_fsm$15002[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$auto$fsm_map.cc:170:map_fsm$15035[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$auto$opt_dff.cc:197:make_patterns_logic$15175.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$121317$lut$auto$opt_dff.cc:222:make_patterns_logic$15190.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$121317$lut$auto$wreduce.cc:454:run$16286[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$3758.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$121317$lut\ethCore0.eth_axis_rx_inst.s_axis_tready_next.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_axis_tx_inst.$0\m_axis_tuser_reg[0:0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$121317$lut$auto$opt_dff.cc:222:make_patterns_logic$16197.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$auto$opt_dff.cc:222:make_patterns_logic$16203.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$auto$rtlil.cc:2424:AndGate$41269.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$auto$simplemap.cc:250:simplemap_eqne$23685[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$5440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$121317$lut$auto$simplemap.cc:250:simplemap_eqne$23706[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$121317$lut$auto$simplemap.cc:250:simplemap_eqne$23706[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$121317$lut\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.outgoing_arp_oper_next[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$auto$wreduce.cc:454:run$16286[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$121317$lut\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_request_retry_cnt_next[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$9245.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8262_Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_rx_inst.$4\m_axis_tuser_next[0:0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\eth_mac_1g_rgmii_inst.\eth_mac_1g_inst.\axis_gmii_tx_inst.$3\gmii_tx_er_next[0:0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut\ethCore0.udp_complete_inst.ip_complete_inst.ip_inst.ip_eth_rx_inst.m_ip_hdr_valid_next.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10506_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10521_Y[10].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10521_Y[11].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10521_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10521_Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10521_Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10521_Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10521_Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10521_Y[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10550_Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10550_Y[10].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10550_Y[12].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10550_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10550_Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10550_Y[9].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8218_Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8233_Y[11].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8233_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8233_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8233_Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8233_Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8233_Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8233_Y[9].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8262_Y[11].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8262_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8262_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8262_Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8262_Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8262_Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8262_Y[9].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8218_Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_axis_tx_inst.$0\m_axis_tdata_reg[7:0][2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procmux$3474_Y[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_eth_rx_inst.$eq$../lib/eth/rtl/arp_eth_rx.v:329$1792_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$auto$wreduce.cc:454:run$16286[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$121317$lut\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.outgoing_arp_tpa_next[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\arp_inst.\arp_cache_inst.$procmux$3474_Y[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$0\ip_addr_is_broadcast[3:0][0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$0\ip_addr_is_broadcast[3:0][1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$0\ip_addr_is_broadcast[3:0][2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$0\ip_addr_is_broadcast[3:0][3].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$0\ip_addr_is_subnet_broadcast[3:0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$0\request_is_local[3:0][0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$0\request_is_local[3:0][1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\udp_complete_inst.\ip_complete_inst.\ip_inst.\ip_eth_rx_inst.$0\request_is_local[3:0][2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121722.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121721.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$0\m_udp_payload_axis_tdata_reg[7:0][0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$0\m_udp_payload_axis_tdata_reg[7:0][1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$0\m_udp_payload_axis_tdata_reg[7:0][2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$0\m_udp_payload_axis_tdata_reg[7:0][3].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$0\m_udp_payload_axis_tdata_reg[7:0][4].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$0\m_udp_payload_axis_tdata_reg[7:0][5].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$0\m_udp_payload_axis_tdata_reg[7:0][6].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$0\m_udp_payload_axis_tdata_reg[7:0][7].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\udp_complete_inst.\udp_inst.\udp_ip_rx_inst.$0\m_udp_payload_axis_tlast_reg[0:0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$auto$opt_dff.cc:197:make_patterns_logic$15175.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8262_Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_axis_tx_inst.$0\m_axis_tdata_reg[7:0][6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\rx_fifo.\fifo_inst.$procmux$10550_Y[9].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$121317$lut\ethCore0.eth_axis_rx_inst.s_axis_tready_next.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$121317$lut\ethCore0.eth_axis_tx_inst.m_axis_tdata_int[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$3917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8262_Y[9].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$7237.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_rx_inst.m_frame_valid_next.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$121317$lut\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.m_eth_payload_axis_tdata_int[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$6511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.m_eth_payload_axis_tdata_int[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$7749.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.m_eth_payload_axis_tdata_int[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$121317$lut\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.m_eth_payload_axis_tdata_int[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$121317$lut\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.m_eth_payload_axis_tdata_int[7].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8262_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_axis_tx_inst.$0\m_axis_tdata_reg[7:0][4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$9540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121693.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$6804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.m_eth_payload_axis_tdata_int[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$121317$lut\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.outgoing_arp_tpa_next[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$121317$lut$aiger121316$8386.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$6429.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut\ethCore0.udp_complete_inst.s_select_udp.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121326.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121339.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121348.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121348.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121351.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121351.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121355.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121355.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121357.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121357.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121367.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121370.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121371.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121391.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121391.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121396.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8262_Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$121317$lut$auto$fsm_map.cc:170:map_fsm$14690[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121403.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121405.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121414.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121419.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121435.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121449.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121457.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121463.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121479.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121481.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121485.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121492.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121492.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121498.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121509.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121516.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121524.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121532.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121536.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121560.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121562.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121583.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121587.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121592.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121597.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121598.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121599.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121600.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121605.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121606.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121613.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121614.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121630.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$121317$lut$aiger121316$5953.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121643.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121651.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$121317$lut\ethCore0.udp_complete_inst.ip_complete_inst.arp_inst.arp_eth_tx_inst.m_eth_payload_axis_tdata_int[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121662.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$121317$lut$aiger121316$5501.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121667.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$121317$lut$aiger121316$5287.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121690.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121692.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121693.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121694.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121708.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121722.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121732.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121765.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121766.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121799.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121799.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121805.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121805.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121808.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121816.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121816.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121827.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121827.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121843.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121843.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121857.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121868.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121868.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$121317$lut$flatten\ethCore0.\eth_mac_inst.\tx_fifo.\fifo_inst.$procmux$8262_Y[11].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121918.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121918.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121926.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121937.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1533:reintegrate$121944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
Removed 0 unused cells and 5044 unused wires.

42.48. Executing AUTONAME pass.
Renamed 232090 objects in module fpga (188 iterations).
<suppressed ~10483 debug messages>

42.49. Executing HIERARCHY pass (managing design hierarchy).

42.49.1. Analyzing design hierarchy..
Top module:  \fpga

42.49.2. Analyzing design hierarchy..
Top module:  \fpga
Removed 0 unused modules.

42.50. Printing statistics.

=== fpga ===

   Number of wires:               5019
   Number of wire bits:          20954
   Number of public wires:        5019
   Number of public wire bits:   20954
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7163
     CCU2C                         273
     DELAYG                         11
     DP16KD                         20
     EHXPLLL                         1
     IDDRX1F                         5
     L6MUX21                       279
     LUT4                         3195
     ODDRX1F                         6
     PFUMX                         686
     TRELLIS_FF                   2687

42.51. Executing CHECK pass (checking for obvious problems).
Checking module fpga...
Found and reported 0 problems.

42.52. Executing JSON backend.

Warnings: 33 unique messages, 34 total
End of script. Logfile hash: e0a3560f97, CPU: user 14.89s system 12.59s, MEM: 507.62 MB peak
Yosys 0.10+1 (open-tool-forge build) (git sha1 62739f7b, gcc 9.3.0-17ubuntu1~20.04 -Os)
Time spent: 17% 70x opt_expr (4 sec), 16% 12x techmap (4 sec), ...
nextpnr-ecp5 --25k --package CABGA256 --speed 6 --json fpga.json --textcfg fpga_out.config --lpf ../pinout_v7.lpf --freq 166 --log PlaceAndRoute.log
ecppack --svf fpga.svf fpga_out.config fpga.bit
make[1]: Leaving directory '/home/anatoly/Projects/Forest Colorlight Ethernet/verilog-ethernet/example/ColorLight 5A-75B/fpga/fpga'
