<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_T_Aca_U_Ru_0b2a8308</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Ru_0b2a8308'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_T_Aca_U_Ru_0b2a8308')">rsnoc_z_H_R_T_Aca_U_Ru_0b2a8308</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.23</td>
<td class="s7 cl rt"><a href="mod971.html#Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod971.html#Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod971.html#Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod971.html#inst_tag_70707"  onclick="showContent('inst_tag_70707')">config_ss_tb.DUT.flexnoc.FPGA1_probe_main.SrvTxClkAdapt_Switch33_Async</a></td>
<td class="s5 cl rt"> 54.49</td>
<td class="s7 cl rt"><a href="mod971.html#inst_tag_70707_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod971.html#inst_tag_70707_Toggle" > 17.35</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod971.html#inst_tag_70707_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod971.html#inst_tag_70706"  onclick="showContent('inst_tag_70706')">config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.SrvTxClkAdapt_Switch29_Async</a></td>
<td class="s5 cl rt"> 54.83</td>
<td class="s7 cl rt"><a href="mod971.html#inst_tag_70706_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod971.html#inst_tag_70706_Toggle" > 18.37</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod971.html#inst_tag_70706_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod971.html#inst_tag_70711"  onclick="showContent('inst_tag_70711')">config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_FPGA1_probe_Async</a></td>
<td class="s5 cl rt"> 55.51</td>
<td class="s7 cl rt"><a href="mod971.html#inst_tag_70711_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod971.html#inst_tag_70711_Toggle" > 20.41</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod971.html#inst_tag_70711_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod971.html#inst_tag_70713"  onclick="showContent('inst_tag_70713')">config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_fpga_axi_m1_I_Async</a></td>
<td class="s5 cl rt"> 55.51</td>
<td class="s7 cl rt"><a href="mod971.html#inst_tag_70713_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod971.html#inst_tag_70713_Toggle" > 20.41</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod971.html#inst_tag_70713_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod971.html#inst_tag_70710"  onclick="showContent('inst_tag_70710')">config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_FPGA0_probe_Async</a></td>
<td class="s5 cl rt"> 56.87</td>
<td class="s7 cl rt"><a href="mod971.html#inst_tag_70710_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod971.html#inst_tag_70710_Toggle" > 24.49</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod971.html#inst_tag_70710_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod971.html#inst_tag_70712"  onclick="showContent('inst_tag_70712')">config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_fpga_axi_m0_I_Async</a></td>
<td class="s5 cl rt"> 56.87</td>
<td class="s7 cl rt"><a href="mod971.html#inst_tag_70712_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod971.html#inst_tag_70712_Toggle" > 24.49</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod971.html#inst_tag_70712_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod971.html#inst_tag_70708"  onclick="showContent('inst_tag_70708')">config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.SrvTxClkAdapt_Switch29_Async</a></td>
<td class="s5 cl rt"> 57.21</td>
<td class="s7 cl rt"><a href="mod971.html#inst_tag_70708_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod971.html#inst_tag_70708_Toggle" > 25.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod971.html#inst_tag_70708_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod971.html#inst_tag_70709"  onclick="showContent('inst_tag_70709')">config_ss_tb.DUT.flexnoc.FPGA0_probe_main.SrvTxClkAdapt_Switch33_Async</a></td>
<td class="s5 cl rt"> 57.21</td>
<td class="s7 cl rt"><a href="mod971.html#inst_tag_70709_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod971.html#inst_tag_70709_Toggle" > 25.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod971.html#inst_tag_70709_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_70707'>
<hr>
<a name="inst_tag_70707"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_70707" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.SrvTxClkAdapt_Switch33_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.49</td>
<td class="s7 cl rt"><a href="mod971.html#inst_tag_70707_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod971.html#inst_tag_70707_Toggle" > 17.35</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod971.html#inst_tag_70707_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 63.76</td>
<td class="s8 cl rt"> 89.74</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.39</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s8 cl rt"> 83.93</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  4.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2016.html#inst_tag_179039" >FPGA1_probe_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1466.html#inst_tag_95135" id="tag_urg_inst_95135">Rf</a></td>
<td class="s7 cl rt"> 71.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2747.html#inst_tag_253254" id="tag_urg_inst_253254">urs</a></td>
<td class="s7 cl rt"> 77.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 32.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod639.html#inst_tag_34522" id="tag_urg_inst_34522">urs39</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod639.html#inst_tag_34521" id="tag_urg_inst_34521">urs40</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1227.html#inst_tag_78936" id="tag_urg_inst_78936">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1227.html#inst_tag_78937" id="tag_urg_inst_78937">uu22</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70706'>
<hr>
<a name="inst_tag_70706"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_70706" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.SrvTxClkAdapt_Switch29_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.83</td>
<td class="s7 cl rt"><a href="mod971.html#inst_tag_70706_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod971.html#inst_tag_70706_Toggle" > 18.37</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod971.html#inst_tag_70706_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 64.31</td>
<td class="s8 cl rt"> 89.74</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.58</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s8 cl rt"> 83.93</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 87.61</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod729.html#inst_tag_40073" >fpga_axi_m1_I_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1466.html#inst_tag_95133" id="tag_urg_inst_95133">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2747.html#inst_tag_253253" id="tag_urg_inst_253253">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod639.html#inst_tag_34518" id="tag_urg_inst_34518">urs39</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod639.html#inst_tag_34517" id="tag_urg_inst_34517">urs40</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1227.html#inst_tag_78933" id="tag_urg_inst_78933">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1227.html#inst_tag_78934" id="tag_urg_inst_78934">uu22</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70711'>
<hr>
<a name="inst_tag_70711"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_70711" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_FPGA1_probe_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.51</td>
<td class="s7 cl rt"><a href="mod971.html#inst_tag_70711_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod971.html#inst_tag_70711_Toggle" > 20.41</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod971.html#inst_tag_70711_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.41</td>
<td class="s8 cl rt"> 89.74</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 37.96</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s8 cl rt"> 83.93</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  9.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod399.html#inst_tag_31598" >Switch32_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1466.html#inst_tag_95175" id="tag_urg_inst_95175">Rf</a></td>
<td class="s7 cl rt"> 74.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2747.html#inst_tag_253276" id="tag_urg_inst_253276">urs</a></td>
<td class="s7 cl rt"> 79.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 38.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod639.html#inst_tag_34607" id="tag_urg_inst_34607">urs39</a></td>
<td class="s8 cl rt"> 88.46</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.38</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod639.html#inst_tag_34606" id="tag_urg_inst_34606">urs40</a></td>
<td class="s8 cl rt"> 88.46</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.38</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1227.html#inst_tag_78998" id="tag_urg_inst_78998">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1227.html#inst_tag_78999" id="tag_urg_inst_78999">uu22</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70713'>
<hr>
<a name="inst_tag_70713"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_70713" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_fpga_axi_m1_I_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.51</td>
<td class="s7 cl rt"><a href="mod971.html#inst_tag_70713_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod971.html#inst_tag_70713_Toggle" > 20.41</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod971.html#inst_tag_70713_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.41</td>
<td class="s8 cl rt"> 89.74</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 37.96</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s8 cl rt"> 83.93</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  9.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2121.html#inst_tag_185809" >Switch28_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1466.html#inst_tag_95177" id="tag_urg_inst_95177">Rf</a></td>
<td class="s7 cl rt"> 74.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2747.html#inst_tag_253278" id="tag_urg_inst_253278">urs</a></td>
<td class="s7 cl rt"> 79.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 38.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod639.html#inst_tag_34611" id="tag_urg_inst_34611">urs39</a></td>
<td class="s8 cl rt"> 88.46</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.38</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod639.html#inst_tag_34610" id="tag_urg_inst_34610">urs40</a></td>
<td class="s8 cl rt"> 88.46</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.38</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1227.html#inst_tag_79002" id="tag_urg_inst_79002">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1227.html#inst_tag_79003" id="tag_urg_inst_79003">uu22</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70710'>
<hr>
<a name="inst_tag_70710"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_70710" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_FPGA0_probe_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.87</td>
<td class="s7 cl rt"><a href="mod971.html#inst_tag_70710_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod971.html#inst_tag_70710_Toggle" > 24.49</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod971.html#inst_tag_70710_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.68</td>
<td class="s8 cl rt"> 89.74</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.07</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s8 cl rt"> 83.93</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  9.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod399.html#inst_tag_31598" >Switch32_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1466.html#inst_tag_95174" id="tag_urg_inst_95174">Rf</a></td>
<td class="s7 cl rt"> 75.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2747.html#inst_tag_253275" id="tag_urg_inst_253275">urs</a></td>
<td class="s7 cl rt"> 79.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 38.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod639.html#inst_tag_34605" id="tag_urg_inst_34605">urs39</a></td>
<td class="s9 cl rt"> 93.59</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.77</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod639.html#inst_tag_34604" id="tag_urg_inst_34604">urs40</a></td>
<td class="s9 cl rt"> 93.59</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.77</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1227.html#inst_tag_78996" id="tag_urg_inst_78996">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1227.html#inst_tag_78997" id="tag_urg_inst_78997">uu22</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70712'>
<hr>
<a name="inst_tag_70712"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_70712" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_fpga_axi_m0_I_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.87</td>
<td class="s7 cl rt"><a href="mod971.html#inst_tag_70712_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod971.html#inst_tag_70712_Toggle" > 24.49</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod971.html#inst_tag_70712_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.68</td>
<td class="s8 cl rt"> 89.74</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.07</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s8 cl rt"> 83.93</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  9.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2121.html#inst_tag_185809" >Switch28_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1466.html#inst_tag_95176" id="tag_urg_inst_95176">Rf</a></td>
<td class="s7 cl rt"> 75.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2747.html#inst_tag_253277" id="tag_urg_inst_253277">urs</a></td>
<td class="s7 cl rt"> 79.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 38.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod639.html#inst_tag_34609" id="tag_urg_inst_34609">urs39</a></td>
<td class="s9 cl rt"> 93.59</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.77</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod639.html#inst_tag_34608" id="tag_urg_inst_34608">urs40</a></td>
<td class="s9 cl rt"> 93.59</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.77</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1227.html#inst_tag_79000" id="tag_urg_inst_79000">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1227.html#inst_tag_79001" id="tag_urg_inst_79001">uu22</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70708'>
<hr>
<a name="inst_tag_70708"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_70708" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.SrvTxClkAdapt_Switch29_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.21</td>
<td class="s7 cl rt"><a href="mod971.html#inst_tag_70708_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod971.html#inst_tag_70708_Toggle" > 25.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod971.html#inst_tag_70708_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.94</td>
<td class="s8 cl rt"> 89.74</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.08</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s8 cl rt"> 83.93</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.84</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.68</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod758.html#inst_tag_40247" >fpga_axi_m0_I_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1466.html#inst_tag_95157" id="tag_urg_inst_95157">Rf</a></td>
<td class="s8 cl rt"> 84.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2747.html#inst_tag_253264" id="tag_urg_inst_253264">urs</a></td>
<td class="s8 cl rt"> 81.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod639.html#inst_tag_34568" id="tag_urg_inst_34568">urs39</a></td>
<td class="s9 cl rt"> 92.31</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.92</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod639.html#inst_tag_34567" id="tag_urg_inst_34567">urs40</a></td>
<td class="s9 cl rt"> 94.87</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1227.html#inst_tag_78968" id="tag_urg_inst_78968">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1227.html#inst_tag_78969" id="tag_urg_inst_78969">uu22</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70709'>
<hr>
<a name="inst_tag_70709"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy40.html#tag_urg_inst_70709" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.SrvTxClkAdapt_Switch33_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.21</td>
<td class="s7 cl rt"><a href="mod971.html#inst_tag_70709_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod971.html#inst_tag_70709_Toggle" > 25.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod971.html#inst_tag_70709_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.94</td>
<td class="s8 cl rt"> 89.74</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.08</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s8 cl rt"> 83.93</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  7.58</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.58</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2201.html#inst_tag_196404" >FPGA0_probe_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1466.html#inst_tag_95159" id="tag_urg_inst_95159">Rf</a></td>
<td class="s8 cl rt"> 84.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2747.html#inst_tag_253265" id="tag_urg_inst_253265">urs</a></td>
<td class="s8 cl rt"> 81.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod639.html#inst_tag_34572" id="tag_urg_inst_34572">urs39</a></td>
<td class="s9 cl rt"> 92.31</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.92</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod639.html#inst_tag_34571" id="tag_urg_inst_34571">urs40</a></td>
<td class="s9 cl rt"> 94.87</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1227.html#inst_tag_78971" id="tag_urg_inst_78971">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1227.html#inst_tag_78972" id="tag_urg_inst_78972">uu22</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Ru_0b2a8308'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod971.html" >rsnoc_z_H_R_T_Aca_U_Ru_0b2a8308</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>25</td><td>78.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39541</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39559</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39564</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39569</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39574</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>39584</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39600</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39540                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39541      1/1          		if ( ! Sys_Clk_RstN )
39542      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
39543      1/1          		else if ( RegWr | ~ PwrOn )
39544      1/1          			WrCnt &lt;= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39545                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
39546                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
39547                   		.Clk( Sys_Clk )
39548                   	,	.Clk_ClkS( Sys_Clk_ClkS )
39549                   	,	.Clk_En( Sys_Clk_En )
39550                   	,	.Clk_EnS( Sys_Clk_EnS )
39551                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
39552                   	,	.Clk_RstN( Sys_Clk_RstN )
39553                   	,	.Clk_Tm( Sys_Clk_Tm )
39554                   	,	.I( Int_RdCnt )
39555                   	,	.O( RdCntSync )
39556                   	);
39557                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu22( .I( RdCntSync ) , .O( RdCntBin ) );
39558                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39559      1/1          		if ( ! Sys_Clk_RstN )
39560      1/1          			WrPtr &lt;= #1.0 ( 2'b0 );
39561      1/1          		else if ( RegWr | ~ PwrOn )
39562      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 2'b01 &amp; ~ { 2 { ( WrPtr == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39563                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39564      1/1          		if ( ! Sys_Clk_RstN )
39565      1/1          			RegData_3 &lt;= #1.0 ( 12'b0 );
39566      1/1          		else if ( RegWr &amp; WrPtr == 2'b11 )
39567      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39568                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39569      1/1          		if ( ! Sys_Clk_RstN )
39570      1/1          			RegData_2 &lt;= #1.0 ( 12'b0 );
39571      1/1          		else if ( RegWr &amp; WrPtr == 2'b10 )
39572      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39573                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39574      1/1          		if ( ! Sys_Clk_RstN )
39575      1/1          			RegData_1 &lt;= #1.0 ( 12'b0 );
39576      1/1          		else if ( RegWr &amp; WrPtr == 2'b01 )
39577      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39578                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39579      1/1          		if ( ! Sys_Clk_RstN )
39580      1/1          			RegData_0 &lt;= #1.0 ( 12'b0 );
39581      1/1          		else if ( RegWr &amp; WrPtr == 2'b0 )
39582      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39583                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or u_5389 ) begin
39584      1/1          		case ( u_5389 )
39585      <font color = "red">0/1     ==>  			2'b11 : RdData_0 = RegData_3 ;</font>
39586      <font color = "red">0/1     ==>  			2'b10 : RdData_0 = RegData_2 ;</font>
39587      <font color = "red">0/1     ==>  			2'b01 : RdData_0 = RegData_1 ;</font>
39588      1/1          			2'b0  : RdData_0 = RegData_0 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
39589                   		endcase
39590                   	end
39591                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
39592                   	assign Int_WrCnt = WrCnt;
39593                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
39594                   	assign WrEmpty = RdCntSync == WrCnt;
39595                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
39596                   	assign WakeUp_Rx = Rx_Vld;
39597                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39598                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
39599                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39600      1/1          		if ( ! Sys_Clk_RstN )
39601      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39602      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod971.html" >rsnoc_z_H_R_T_Aca_U_Ru_0b2a8308</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">98</td>
<td class="rt">28</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">98</td>
<td class="rt">28</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod971.html" >rsnoc_z_H_R_T_Aca_U_Ru_0b2a8308</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39541</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39559</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39564</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39569</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39574</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">39584</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39600</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39541      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39542      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39543      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39544      			WrCnt <= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39559      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39560      			WrPtr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39561      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39562      			WrPtr <= #1.0 ( WrPtr + 2'b01 & ~ { 2 { ( WrPtr == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39564      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39565      			RegData_3 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39566      		else if ( RegWr & WrPtr == 2'b11 )
           		     <font color = "red">-2-</font>  
39567      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39569      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39570      			RegData_2 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39571      		else if ( RegWr & WrPtr == 2'b10 )
           		     <font color = "red">-2-</font>  
39572      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39574      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39575      			RegData_1 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39576      		else if ( RegWr & WrPtr == 2'b01 )
           		     <font color = "red">-2-</font>  
39577      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39579      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39580      			RegData_0 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39581      		else if ( RegWr & WrPtr == 2'b0 )
           		     <font color = "red">-2-</font>  
39582      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39584      		case ( u_5389 )
           		<font color = "red">-1-</font>  
39585      			2'b11 : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
39586      			2'b10 : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
39587      			2'b01 : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
39588      			2'b0  : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39600      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39601      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39602      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70707'>
<a name="inst_tag_70707_Line"></a>
<b>Line Coverage for Instance : <a href="mod971.html#inst_tag_70707" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.SrvTxClkAdapt_Switch33_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>25</td><td>78.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39541</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39559</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39564</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39569</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39574</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>39584</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39600</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39540                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39541      1/1          		if ( ! Sys_Clk_RstN )
39542      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
39543      1/1          		else if ( RegWr | ~ PwrOn )
39544      1/1          			WrCnt &lt;= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39545                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
39546                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
39547                   		.Clk( Sys_Clk )
39548                   	,	.Clk_ClkS( Sys_Clk_ClkS )
39549                   	,	.Clk_En( Sys_Clk_En )
39550                   	,	.Clk_EnS( Sys_Clk_EnS )
39551                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
39552                   	,	.Clk_RstN( Sys_Clk_RstN )
39553                   	,	.Clk_Tm( Sys_Clk_Tm )
39554                   	,	.I( Int_RdCnt )
39555                   	,	.O( RdCntSync )
39556                   	);
39557                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu22( .I( RdCntSync ) , .O( RdCntBin ) );
39558                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39559      1/1          		if ( ! Sys_Clk_RstN )
39560      1/1          			WrPtr &lt;= #1.0 ( 2'b0 );
39561      1/1          		else if ( RegWr | ~ PwrOn )
39562      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 2'b01 &amp; ~ { 2 { ( WrPtr == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39563                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39564      1/1          		if ( ! Sys_Clk_RstN )
39565      1/1          			RegData_3 &lt;= #1.0 ( 12'b0 );
39566      1/1          		else if ( RegWr &amp; WrPtr == 2'b11 )
39567      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39568                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39569      1/1          		if ( ! Sys_Clk_RstN )
39570      1/1          			RegData_2 &lt;= #1.0 ( 12'b0 );
39571      1/1          		else if ( RegWr &amp; WrPtr == 2'b10 )
39572      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39573                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39574      1/1          		if ( ! Sys_Clk_RstN )
39575      1/1          			RegData_1 &lt;= #1.0 ( 12'b0 );
39576      1/1          		else if ( RegWr &amp; WrPtr == 2'b01 )
39577      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39578                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39579      1/1          		if ( ! Sys_Clk_RstN )
39580      1/1          			RegData_0 &lt;= #1.0 ( 12'b0 );
39581      1/1          		else if ( RegWr &amp; WrPtr == 2'b0 )
39582      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39583                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or u_5389 ) begin
39584      1/1          		case ( u_5389 )
39585      <font color = "red">0/1     ==>  			2'b11 : RdData_0 = RegData_3 ;</font>
39586      <font color = "red">0/1     ==>  			2'b10 : RdData_0 = RegData_2 ;</font>
39587      <font color = "red">0/1     ==>  			2'b01 : RdData_0 = RegData_1 ;</font>
39588      1/1          			2'b0  : RdData_0 = RegData_0 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
39589                   		endcase
39590                   	end
39591                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
39592                   	assign Int_WrCnt = WrCnt;
39593                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
39594                   	assign WrEmpty = RdCntSync == WrCnt;
39595                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
39596                   	assign WakeUp_Rx = Rx_Vld;
39597                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39598                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
39599                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39600      1/1          		if ( ! Sys_Clk_RstN )
39601      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39602      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_70707_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod971.html#inst_tag_70707" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.SrvTxClkAdapt_Switch33_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">98</td>
<td class="rt">17</td>
<td class="rt">17.35 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">12</td>
<td class="rt">24.49 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">5</td>
<td class="rt">10.20 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">98</td>
<td class="rt">17</td>
<td class="rt">17.35 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">12</td>
<td class="rt">24.49 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">5</td>
<td class="rt">10.20 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70707_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod971.html#inst_tag_70707" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.SrvTxClkAdapt_Switch33_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39541</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39559</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39564</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39569</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39574</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">39584</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39600</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39541      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39542      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39543      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39544      			WrCnt <= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39559      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39560      			WrPtr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39561      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39562      			WrPtr <= #1.0 ( WrPtr + 2'b01 & ~ { 2 { ( WrPtr == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39564      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39565      			RegData_3 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39566      		else if ( RegWr & WrPtr == 2'b11 )
           		     <font color = "red">-2-</font>  
39567      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39569      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39570      			RegData_2 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39571      		else if ( RegWr & WrPtr == 2'b10 )
           		     <font color = "red">-2-</font>  
39572      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39574      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39575      			RegData_1 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39576      		else if ( RegWr & WrPtr == 2'b01 )
           		     <font color = "red">-2-</font>  
39577      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39579      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39580      			RegData_0 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39581      		else if ( RegWr & WrPtr == 2'b0 )
           		     <font color = "red">-2-</font>  
39582      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39584      		case ( u_5389 )
           		<font color = "red">-1-</font>  
39585      			2'b11 : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
39586      			2'b10 : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
39587      			2'b01 : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
39588      			2'b0  : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39600      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39601      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39602      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70706'>
<a name="inst_tag_70706_Line"></a>
<b>Line Coverage for Instance : <a href="mod971.html#inst_tag_70706" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.SrvTxClkAdapt_Switch29_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>25</td><td>78.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39541</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39559</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39564</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39569</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39574</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>39584</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39600</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39540                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39541      1/1          		if ( ! Sys_Clk_RstN )
39542      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
39543      1/1          		else if ( RegWr | ~ PwrOn )
39544      1/1          			WrCnt &lt;= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39545                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
39546                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
39547                   		.Clk( Sys_Clk )
39548                   	,	.Clk_ClkS( Sys_Clk_ClkS )
39549                   	,	.Clk_En( Sys_Clk_En )
39550                   	,	.Clk_EnS( Sys_Clk_EnS )
39551                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
39552                   	,	.Clk_RstN( Sys_Clk_RstN )
39553                   	,	.Clk_Tm( Sys_Clk_Tm )
39554                   	,	.I( Int_RdCnt )
39555                   	,	.O( RdCntSync )
39556                   	);
39557                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu22( .I( RdCntSync ) , .O( RdCntBin ) );
39558                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39559      1/1          		if ( ! Sys_Clk_RstN )
39560      1/1          			WrPtr &lt;= #1.0 ( 2'b0 );
39561      1/1          		else if ( RegWr | ~ PwrOn )
39562      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 2'b01 &amp; ~ { 2 { ( WrPtr == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39563                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39564      1/1          		if ( ! Sys_Clk_RstN )
39565      1/1          			RegData_3 &lt;= #1.0 ( 12'b0 );
39566      1/1          		else if ( RegWr &amp; WrPtr == 2'b11 )
39567      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39568                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39569      1/1          		if ( ! Sys_Clk_RstN )
39570      1/1          			RegData_2 &lt;= #1.0 ( 12'b0 );
39571      1/1          		else if ( RegWr &amp; WrPtr == 2'b10 )
39572      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39573                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39574      1/1          		if ( ! Sys_Clk_RstN )
39575      1/1          			RegData_1 &lt;= #1.0 ( 12'b0 );
39576      1/1          		else if ( RegWr &amp; WrPtr == 2'b01 )
39577      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39578                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39579      1/1          		if ( ! Sys_Clk_RstN )
39580      1/1          			RegData_0 &lt;= #1.0 ( 12'b0 );
39581      1/1          		else if ( RegWr &amp; WrPtr == 2'b0 )
39582      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39583                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or u_5389 ) begin
39584      1/1          		case ( u_5389 )
39585      <font color = "red">0/1     ==>  			2'b11 : RdData_0 = RegData_3 ;</font>
39586      <font color = "red">0/1     ==>  			2'b10 : RdData_0 = RegData_2 ;</font>
39587      <font color = "red">0/1     ==>  			2'b01 : RdData_0 = RegData_1 ;</font>
39588      1/1          			2'b0  : RdData_0 = RegData_0 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
39589                   		endcase
39590                   	end
39591                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
39592                   	assign Int_WrCnt = WrCnt;
39593                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
39594                   	assign WrEmpty = RdCntSync == WrCnt;
39595                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
39596                   	assign WakeUp_Rx = Rx_Vld;
39597                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39598                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
39599                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39600      1/1          		if ( ! Sys_Clk_RstN )
39601      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39602      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_70706_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod971.html#inst_tag_70706" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.SrvTxClkAdapt_Switch29_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">98</td>
<td class="rt">18</td>
<td class="rt">18.37 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">13</td>
<td class="rt">26.53 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">5</td>
<td class="rt">10.20 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">98</td>
<td class="rt">18</td>
<td class="rt">18.37 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">13</td>
<td class="rt">26.53 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">5</td>
<td class="rt">10.20 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70706_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod971.html#inst_tag_70706" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.SrvTxClkAdapt_Switch29_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39541</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39559</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39564</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39569</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39574</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">39584</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39600</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39541      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39542      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39543      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39544      			WrCnt <= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39559      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39560      			WrPtr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39561      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39562      			WrPtr <= #1.0 ( WrPtr + 2'b01 & ~ { 2 { ( WrPtr == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39564      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39565      			RegData_3 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39566      		else if ( RegWr & WrPtr == 2'b11 )
           		     <font color = "red">-2-</font>  
39567      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39569      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39570      			RegData_2 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39571      		else if ( RegWr & WrPtr == 2'b10 )
           		     <font color = "red">-2-</font>  
39572      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39574      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39575      			RegData_1 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39576      		else if ( RegWr & WrPtr == 2'b01 )
           		     <font color = "red">-2-</font>  
39577      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39579      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39580      			RegData_0 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39581      		else if ( RegWr & WrPtr == 2'b0 )
           		     <font color = "red">-2-</font>  
39582      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39584      		case ( u_5389 )
           		<font color = "red">-1-</font>  
39585      			2'b11 : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
39586      			2'b10 : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
39587      			2'b01 : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
39588      			2'b0  : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39600      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39601      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39602      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70711'>
<a name="inst_tag_70711_Line"></a>
<b>Line Coverage for Instance : <a href="mod971.html#inst_tag_70711" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_FPGA1_probe_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>25</td><td>78.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39541</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39559</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39564</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39569</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39574</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>39584</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39600</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39540                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39541      1/1          		if ( ! Sys_Clk_RstN )
39542      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
39543      1/1          		else if ( RegWr | ~ PwrOn )
39544      1/1          			WrCnt &lt;= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39545                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
39546                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
39547                   		.Clk( Sys_Clk )
39548                   	,	.Clk_ClkS( Sys_Clk_ClkS )
39549                   	,	.Clk_En( Sys_Clk_En )
39550                   	,	.Clk_EnS( Sys_Clk_EnS )
39551                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
39552                   	,	.Clk_RstN( Sys_Clk_RstN )
39553                   	,	.Clk_Tm( Sys_Clk_Tm )
39554                   	,	.I( Int_RdCnt )
39555                   	,	.O( RdCntSync )
39556                   	);
39557                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu22( .I( RdCntSync ) , .O( RdCntBin ) );
39558                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39559      1/1          		if ( ! Sys_Clk_RstN )
39560      1/1          			WrPtr &lt;= #1.0 ( 2'b0 );
39561      1/1          		else if ( RegWr | ~ PwrOn )
39562      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 2'b01 &amp; ~ { 2 { ( WrPtr == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39563                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39564      1/1          		if ( ! Sys_Clk_RstN )
39565      1/1          			RegData_3 &lt;= #1.0 ( 12'b0 );
39566      1/1          		else if ( RegWr &amp; WrPtr == 2'b11 )
39567      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39568                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39569      1/1          		if ( ! Sys_Clk_RstN )
39570      1/1          			RegData_2 &lt;= #1.0 ( 12'b0 );
39571      1/1          		else if ( RegWr &amp; WrPtr == 2'b10 )
39572      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39573                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39574      1/1          		if ( ! Sys_Clk_RstN )
39575      1/1          			RegData_1 &lt;= #1.0 ( 12'b0 );
39576      1/1          		else if ( RegWr &amp; WrPtr == 2'b01 )
39577      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39578                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39579      1/1          		if ( ! Sys_Clk_RstN )
39580      1/1          			RegData_0 &lt;= #1.0 ( 12'b0 );
39581      1/1          		else if ( RegWr &amp; WrPtr == 2'b0 )
39582      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39583                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or u_5389 ) begin
39584      1/1          		case ( u_5389 )
39585      <font color = "red">0/1     ==>  			2'b11 : RdData_0 = RegData_3 ;</font>
39586      <font color = "red">0/1     ==>  			2'b10 : RdData_0 = RegData_2 ;</font>
39587      <font color = "red">0/1     ==>  			2'b01 : RdData_0 = RegData_1 ;</font>
39588      1/1          			2'b0  : RdData_0 = RegData_0 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
39589                   		endcase
39590                   	end
39591                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
39592                   	assign Int_WrCnt = WrCnt;
39593                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
39594                   	assign WrEmpty = RdCntSync == WrCnt;
39595                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
39596                   	assign WakeUp_Rx = Rx_Vld;
39597                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39598                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
39599                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39600      1/1          		if ( ! Sys_Clk_RstN )
39601      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39602      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_70711_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod971.html#inst_tag_70711" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_FPGA1_probe_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">6</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">98</td>
<td class="rt">20</td>
<td class="rt">20.41 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">6</td>
<td class="rt">12.24 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">6</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">98</td>
<td class="rt">20</td>
<td class="rt">20.41 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">6</td>
<td class="rt">12.24 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70711_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod971.html#inst_tag_70711" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_FPGA1_probe_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39541</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39559</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39564</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39569</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39574</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">39584</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39600</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39541      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39542      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39543      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39544      			WrCnt <= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39559      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39560      			WrPtr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39561      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39562      			WrPtr <= #1.0 ( WrPtr + 2'b01 & ~ { 2 { ( WrPtr == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39564      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39565      			RegData_3 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39566      		else if ( RegWr & WrPtr == 2'b11 )
           		     <font color = "red">-2-</font>  
39567      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39569      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39570      			RegData_2 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39571      		else if ( RegWr & WrPtr == 2'b10 )
           		     <font color = "red">-2-</font>  
39572      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39574      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39575      			RegData_1 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39576      		else if ( RegWr & WrPtr == 2'b01 )
           		     <font color = "red">-2-</font>  
39577      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39579      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39580      			RegData_0 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39581      		else if ( RegWr & WrPtr == 2'b0 )
           		     <font color = "red">-2-</font>  
39582      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39584      		case ( u_5389 )
           		<font color = "red">-1-</font>  
39585      			2'b11 : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
39586      			2'b10 : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
39587      			2'b01 : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
39588      			2'b0  : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39600      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39601      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39602      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70713'>
<a name="inst_tag_70713_Line"></a>
<b>Line Coverage for Instance : <a href="mod971.html#inst_tag_70713" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>25</td><td>78.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39541</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39559</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39564</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39569</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39574</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>39584</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39600</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39540                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39541      1/1          		if ( ! Sys_Clk_RstN )
39542      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
39543      1/1          		else if ( RegWr | ~ PwrOn )
39544      1/1          			WrCnt &lt;= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39545                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
39546                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
39547                   		.Clk( Sys_Clk )
39548                   	,	.Clk_ClkS( Sys_Clk_ClkS )
39549                   	,	.Clk_En( Sys_Clk_En )
39550                   	,	.Clk_EnS( Sys_Clk_EnS )
39551                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
39552                   	,	.Clk_RstN( Sys_Clk_RstN )
39553                   	,	.Clk_Tm( Sys_Clk_Tm )
39554                   	,	.I( Int_RdCnt )
39555                   	,	.O( RdCntSync )
39556                   	);
39557                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu22( .I( RdCntSync ) , .O( RdCntBin ) );
39558                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39559      1/1          		if ( ! Sys_Clk_RstN )
39560      1/1          			WrPtr &lt;= #1.0 ( 2'b0 );
39561      1/1          		else if ( RegWr | ~ PwrOn )
39562      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 2'b01 &amp; ~ { 2 { ( WrPtr == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39563                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39564      1/1          		if ( ! Sys_Clk_RstN )
39565      1/1          			RegData_3 &lt;= #1.0 ( 12'b0 );
39566      1/1          		else if ( RegWr &amp; WrPtr == 2'b11 )
39567      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39568                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39569      1/1          		if ( ! Sys_Clk_RstN )
39570      1/1          			RegData_2 &lt;= #1.0 ( 12'b0 );
39571      1/1          		else if ( RegWr &amp; WrPtr == 2'b10 )
39572      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39573                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39574      1/1          		if ( ! Sys_Clk_RstN )
39575      1/1          			RegData_1 &lt;= #1.0 ( 12'b0 );
39576      1/1          		else if ( RegWr &amp; WrPtr == 2'b01 )
39577      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39578                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39579      1/1          		if ( ! Sys_Clk_RstN )
39580      1/1          			RegData_0 &lt;= #1.0 ( 12'b0 );
39581      1/1          		else if ( RegWr &amp; WrPtr == 2'b0 )
39582      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39583                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or u_5389 ) begin
39584      1/1          		case ( u_5389 )
39585      <font color = "red">0/1     ==>  			2'b11 : RdData_0 = RegData_3 ;</font>
39586      <font color = "red">0/1     ==>  			2'b10 : RdData_0 = RegData_2 ;</font>
39587      <font color = "red">0/1     ==>  			2'b01 : RdData_0 = RegData_1 ;</font>
39588      1/1          			2'b0  : RdData_0 = RegData_0 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
39589                   		endcase
39590                   	end
39591                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
39592                   	assign Int_WrCnt = WrCnt;
39593                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
39594                   	assign WrEmpty = RdCntSync == WrCnt;
39595                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
39596                   	assign WakeUp_Rx = Rx_Vld;
39597                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39598                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
39599                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39600      1/1          		if ( ! Sys_Clk_RstN )
39601      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39602      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_70713_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod971.html#inst_tag_70713" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">6</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">98</td>
<td class="rt">20</td>
<td class="rt">20.41 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">6</td>
<td class="rt">12.24 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">6</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">98</td>
<td class="rt">20</td>
<td class="rt">20.41 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">6</td>
<td class="rt">12.24 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70713_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod971.html#inst_tag_70713" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39541</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39559</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39564</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39569</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39574</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">39584</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39600</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39541      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39542      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39543      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39544      			WrCnt <= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39559      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39560      			WrPtr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39561      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39562      			WrPtr <= #1.0 ( WrPtr + 2'b01 & ~ { 2 { ( WrPtr == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39564      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39565      			RegData_3 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39566      		else if ( RegWr & WrPtr == 2'b11 )
           		     <font color = "red">-2-</font>  
39567      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39569      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39570      			RegData_2 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39571      		else if ( RegWr & WrPtr == 2'b10 )
           		     <font color = "red">-2-</font>  
39572      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39574      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39575      			RegData_1 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39576      		else if ( RegWr & WrPtr == 2'b01 )
           		     <font color = "red">-2-</font>  
39577      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39579      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39580      			RegData_0 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39581      		else if ( RegWr & WrPtr == 2'b0 )
           		     <font color = "red">-2-</font>  
39582      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39584      		case ( u_5389 )
           		<font color = "red">-1-</font>  
39585      			2'b11 : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
39586      			2'b10 : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
39587      			2'b01 : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
39588      			2'b0  : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39600      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39601      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39602      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70710'>
<a name="inst_tag_70710_Line"></a>
<b>Line Coverage for Instance : <a href="mod971.html#inst_tag_70710" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_FPGA0_probe_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>25</td><td>78.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39541</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39559</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39564</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39569</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39574</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>39584</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39600</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39540                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39541      1/1          		if ( ! Sys_Clk_RstN )
39542      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
39543      1/1          		else if ( RegWr | ~ PwrOn )
39544      1/1          			WrCnt &lt;= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39545                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
39546                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
39547                   		.Clk( Sys_Clk )
39548                   	,	.Clk_ClkS( Sys_Clk_ClkS )
39549                   	,	.Clk_En( Sys_Clk_En )
39550                   	,	.Clk_EnS( Sys_Clk_EnS )
39551                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
39552                   	,	.Clk_RstN( Sys_Clk_RstN )
39553                   	,	.Clk_Tm( Sys_Clk_Tm )
39554                   	,	.I( Int_RdCnt )
39555                   	,	.O( RdCntSync )
39556                   	);
39557                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu22( .I( RdCntSync ) , .O( RdCntBin ) );
39558                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39559      1/1          		if ( ! Sys_Clk_RstN )
39560      1/1          			WrPtr &lt;= #1.0 ( 2'b0 );
39561      1/1          		else if ( RegWr | ~ PwrOn )
39562      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 2'b01 &amp; ~ { 2 { ( WrPtr == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39563                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39564      1/1          		if ( ! Sys_Clk_RstN )
39565      1/1          			RegData_3 &lt;= #1.0 ( 12'b0 );
39566      1/1          		else if ( RegWr &amp; WrPtr == 2'b11 )
39567      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39568                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39569      1/1          		if ( ! Sys_Clk_RstN )
39570      1/1          			RegData_2 &lt;= #1.0 ( 12'b0 );
39571      1/1          		else if ( RegWr &amp; WrPtr == 2'b10 )
39572      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39573                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39574      1/1          		if ( ! Sys_Clk_RstN )
39575      1/1          			RegData_1 &lt;= #1.0 ( 12'b0 );
39576      1/1          		else if ( RegWr &amp; WrPtr == 2'b01 )
39577      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39578                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39579      1/1          		if ( ! Sys_Clk_RstN )
39580      1/1          			RegData_0 &lt;= #1.0 ( 12'b0 );
39581      1/1          		else if ( RegWr &amp; WrPtr == 2'b0 )
39582      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39583                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or u_5389 ) begin
39584      1/1          		case ( u_5389 )
39585      <font color = "red">0/1     ==>  			2'b11 : RdData_0 = RegData_3 ;</font>
39586      <font color = "red">0/1     ==>  			2'b10 : RdData_0 = RegData_2 ;</font>
39587      <font color = "red">0/1     ==>  			2'b01 : RdData_0 = RegData_1 ;</font>
39588      1/1          			2'b0  : RdData_0 = RegData_0 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
39589                   		endcase
39590                   	end
39591                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
39592                   	assign Int_WrCnt = WrCnt;
39593                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
39594                   	assign WrEmpty = RdCntSync == WrCnt;
39595                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
39596                   	assign WakeUp_Rx = Rx_Vld;
39597                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39598                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
39599                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39600      1/1          		if ( ! Sys_Clk_RstN )
39601      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39602      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_70710_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod971.html#inst_tag_70710" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_FPGA0_probe_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">10</td>
<td class="rt">41.67 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">98</td>
<td class="rt">24</td>
<td class="rt">24.49 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">10</td>
<td class="rt">20.41 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">10</td>
<td class="rt">41.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">98</td>
<td class="rt">24</td>
<td class="rt">24.49 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">10</td>
<td class="rt">20.41 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70710_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod971.html#inst_tag_70710" >config_ss_tb.DUT.flexnoc.Switch32_main.SrvTxClkAdapt_FPGA0_probe_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39541</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39559</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39564</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39569</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39574</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">39584</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39600</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39541      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39542      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39543      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39544      			WrCnt <= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39559      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39560      			WrPtr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39561      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39562      			WrPtr <= #1.0 ( WrPtr + 2'b01 & ~ { 2 { ( WrPtr == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39564      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39565      			RegData_3 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39566      		else if ( RegWr & WrPtr == 2'b11 )
           		     <font color = "red">-2-</font>  
39567      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39569      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39570      			RegData_2 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39571      		else if ( RegWr & WrPtr == 2'b10 )
           		     <font color = "red">-2-</font>  
39572      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39574      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39575      			RegData_1 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39576      		else if ( RegWr & WrPtr == 2'b01 )
           		     <font color = "red">-2-</font>  
39577      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39579      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39580      			RegData_0 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39581      		else if ( RegWr & WrPtr == 2'b0 )
           		     <font color = "red">-2-</font>  
39582      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39584      		case ( u_5389 )
           		<font color = "red">-1-</font>  
39585      			2'b11 : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
39586      			2'b10 : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
39587      			2'b01 : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
39588      			2'b0  : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39600      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39601      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39602      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70712'>
<a name="inst_tag_70712_Line"></a>
<b>Line Coverage for Instance : <a href="mod971.html#inst_tag_70712" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_fpga_axi_m0_I_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>25</td><td>78.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39541</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39559</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39564</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39569</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39574</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>39584</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39600</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39540                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39541      1/1          		if ( ! Sys_Clk_RstN )
39542      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
39543      1/1          		else if ( RegWr | ~ PwrOn )
39544      1/1          			WrCnt &lt;= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39545                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
39546                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
39547                   		.Clk( Sys_Clk )
39548                   	,	.Clk_ClkS( Sys_Clk_ClkS )
39549                   	,	.Clk_En( Sys_Clk_En )
39550                   	,	.Clk_EnS( Sys_Clk_EnS )
39551                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
39552                   	,	.Clk_RstN( Sys_Clk_RstN )
39553                   	,	.Clk_Tm( Sys_Clk_Tm )
39554                   	,	.I( Int_RdCnt )
39555                   	,	.O( RdCntSync )
39556                   	);
39557                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu22( .I( RdCntSync ) , .O( RdCntBin ) );
39558                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39559      1/1          		if ( ! Sys_Clk_RstN )
39560      1/1          			WrPtr &lt;= #1.0 ( 2'b0 );
39561      1/1          		else if ( RegWr | ~ PwrOn )
39562      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 2'b01 &amp; ~ { 2 { ( WrPtr == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39563                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39564      1/1          		if ( ! Sys_Clk_RstN )
39565      1/1          			RegData_3 &lt;= #1.0 ( 12'b0 );
39566      1/1          		else if ( RegWr &amp; WrPtr == 2'b11 )
39567      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39568                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39569      1/1          		if ( ! Sys_Clk_RstN )
39570      1/1          			RegData_2 &lt;= #1.0 ( 12'b0 );
39571      1/1          		else if ( RegWr &amp; WrPtr == 2'b10 )
39572      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39573                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39574      1/1          		if ( ! Sys_Clk_RstN )
39575      1/1          			RegData_1 &lt;= #1.0 ( 12'b0 );
39576      1/1          		else if ( RegWr &amp; WrPtr == 2'b01 )
39577      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39578                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39579      1/1          		if ( ! Sys_Clk_RstN )
39580      1/1          			RegData_0 &lt;= #1.0 ( 12'b0 );
39581      1/1          		else if ( RegWr &amp; WrPtr == 2'b0 )
39582      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39583                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or u_5389 ) begin
39584      1/1          		case ( u_5389 )
39585      <font color = "red">0/1     ==>  			2'b11 : RdData_0 = RegData_3 ;</font>
39586      <font color = "red">0/1     ==>  			2'b10 : RdData_0 = RegData_2 ;</font>
39587      <font color = "red">0/1     ==>  			2'b01 : RdData_0 = RegData_1 ;</font>
39588      1/1          			2'b0  : RdData_0 = RegData_0 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
39589                   		endcase
39590                   	end
39591                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
39592                   	assign Int_WrCnt = WrCnt;
39593                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
39594                   	assign WrEmpty = RdCntSync == WrCnt;
39595                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
39596                   	assign WakeUp_Rx = Rx_Vld;
39597                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39598                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
39599                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39600      1/1          		if ( ! Sys_Clk_RstN )
39601      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39602      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_70712_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod971.html#inst_tag_70712" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_fpga_axi_m0_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">10</td>
<td class="rt">41.67 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">98</td>
<td class="rt">24</td>
<td class="rt">24.49 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">10</td>
<td class="rt">20.41 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">10</td>
<td class="rt">41.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">98</td>
<td class="rt">24</td>
<td class="rt">24.49 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">10</td>
<td class="rt">20.41 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70712_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod971.html#inst_tag_70712" >config_ss_tb.DUT.flexnoc.Switch28_main.SrvTxClkAdapt_fpga_axi_m0_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39541</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39559</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39564</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39569</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39574</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">39584</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39600</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39541      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39542      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39543      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39544      			WrCnt <= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39559      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39560      			WrPtr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39561      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39562      			WrPtr <= #1.0 ( WrPtr + 2'b01 & ~ { 2 { ( WrPtr == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39564      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39565      			RegData_3 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39566      		else if ( RegWr & WrPtr == 2'b11 )
           		     <font color = "red">-2-</font>  
39567      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39569      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39570      			RegData_2 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39571      		else if ( RegWr & WrPtr == 2'b10 )
           		     <font color = "red">-2-</font>  
39572      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39574      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39575      			RegData_1 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39576      		else if ( RegWr & WrPtr == 2'b01 )
           		     <font color = "red">-2-</font>  
39577      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39579      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39580      			RegData_0 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39581      		else if ( RegWr & WrPtr == 2'b0 )
           		     <font color = "red">-2-</font>  
39582      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39584      		case ( u_5389 )
           		<font color = "red">-1-</font>  
39585      			2'b11 : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
39586      			2'b10 : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
39587      			2'b01 : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
39588      			2'b0  : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39600      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39601      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39602      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70708'>
<a name="inst_tag_70708_Line"></a>
<b>Line Coverage for Instance : <a href="mod971.html#inst_tag_70708" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.SrvTxClkAdapt_Switch29_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>25</td><td>78.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39541</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39559</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39564</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39569</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39574</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>39584</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39600</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39540                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39541      1/1          		if ( ! Sys_Clk_RstN )
39542      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
39543      1/1          		else if ( RegWr | ~ PwrOn )
39544      1/1          			WrCnt &lt;= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39545                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
39546                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
39547                   		.Clk( Sys_Clk )
39548                   	,	.Clk_ClkS( Sys_Clk_ClkS )
39549                   	,	.Clk_En( Sys_Clk_En )
39550                   	,	.Clk_EnS( Sys_Clk_EnS )
39551                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
39552                   	,	.Clk_RstN( Sys_Clk_RstN )
39553                   	,	.Clk_Tm( Sys_Clk_Tm )
39554                   	,	.I( Int_RdCnt )
39555                   	,	.O( RdCntSync )
39556                   	);
39557                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu22( .I( RdCntSync ) , .O( RdCntBin ) );
39558                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39559      1/1          		if ( ! Sys_Clk_RstN )
39560      1/1          			WrPtr &lt;= #1.0 ( 2'b0 );
39561      1/1          		else if ( RegWr | ~ PwrOn )
39562      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 2'b01 &amp; ~ { 2 { ( WrPtr == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39563                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39564      1/1          		if ( ! Sys_Clk_RstN )
39565      1/1          			RegData_3 &lt;= #1.0 ( 12'b0 );
39566      1/1          		else if ( RegWr &amp; WrPtr == 2'b11 )
39567      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39568                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39569      1/1          		if ( ! Sys_Clk_RstN )
39570      1/1          			RegData_2 &lt;= #1.0 ( 12'b0 );
39571      1/1          		else if ( RegWr &amp; WrPtr == 2'b10 )
39572      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39573                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39574      1/1          		if ( ! Sys_Clk_RstN )
39575      1/1          			RegData_1 &lt;= #1.0 ( 12'b0 );
39576      1/1          		else if ( RegWr &amp; WrPtr == 2'b01 )
39577      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39578                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39579      1/1          		if ( ! Sys_Clk_RstN )
39580      1/1          			RegData_0 &lt;= #1.0 ( 12'b0 );
39581      1/1          		else if ( RegWr &amp; WrPtr == 2'b0 )
39582      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39583                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or u_5389 ) begin
39584      1/1          		case ( u_5389 )
39585      <font color = "red">0/1     ==>  			2'b11 : RdData_0 = RegData_3 ;</font>
39586      <font color = "red">0/1     ==>  			2'b10 : RdData_0 = RegData_2 ;</font>
39587      <font color = "red">0/1     ==>  			2'b01 : RdData_0 = RegData_1 ;</font>
39588      1/1          			2'b0  : RdData_0 = RegData_0 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
39589                   		endcase
39590                   	end
39591                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
39592                   	assign Int_WrCnt = WrCnt;
39593                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
39594                   	assign WrEmpty = RdCntSync == WrCnt;
39595                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
39596                   	assign WakeUp_Rx = Rx_Vld;
39597                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39598                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
39599                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39600      1/1          		if ( ! Sys_Clk_RstN )
39601      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39602      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_70708_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod971.html#inst_tag_70708" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.SrvTxClkAdapt_Switch29_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">12</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">98</td>
<td class="rt">25</td>
<td class="rt">25.51 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">13</td>
<td class="rt">26.53 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">12</td>
<td class="rt">24.49 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">12</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">98</td>
<td class="rt">25</td>
<td class="rt">25.51 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">13</td>
<td class="rt">26.53 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">12</td>
<td class="rt">24.49 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70708_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod971.html#inst_tag_70708" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.SrvTxClkAdapt_Switch29_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39541</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39559</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39564</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39569</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39574</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">39584</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39600</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39541      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39542      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39543      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39544      			WrCnt <= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39559      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39560      			WrPtr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39561      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39562      			WrPtr <= #1.0 ( WrPtr + 2'b01 & ~ { 2 { ( WrPtr == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39564      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39565      			RegData_3 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39566      		else if ( RegWr & WrPtr == 2'b11 )
           		     <font color = "red">-2-</font>  
39567      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39569      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39570      			RegData_2 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39571      		else if ( RegWr & WrPtr == 2'b10 )
           		     <font color = "red">-2-</font>  
39572      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39574      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39575      			RegData_1 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39576      		else if ( RegWr & WrPtr == 2'b01 )
           		     <font color = "red">-2-</font>  
39577      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39579      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39580      			RegData_0 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39581      		else if ( RegWr & WrPtr == 2'b0 )
           		     <font color = "red">-2-</font>  
39582      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39584      		case ( u_5389 )
           		<font color = "red">-1-</font>  
39585      			2'b11 : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
39586      			2'b10 : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
39587      			2'b01 : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
39588      			2'b0  : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39600      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39601      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39602      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70709'>
<a name="inst_tag_70709_Line"></a>
<b>Line Coverage for Instance : <a href="mod971.html#inst_tag_70709" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.SrvTxClkAdapt_Switch33_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>25</td><td>78.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39541</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39559</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39564</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39569</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39574</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>39584</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39600</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39540                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39541      1/1          		if ( ! Sys_Clk_RstN )
39542      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
39543      1/1          		else if ( RegWr | ~ PwrOn )
39544      1/1          			WrCnt &lt;= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39545                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
39546                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
39547                   		.Clk( Sys_Clk )
39548                   	,	.Clk_ClkS( Sys_Clk_ClkS )
39549                   	,	.Clk_En( Sys_Clk_En )
39550                   	,	.Clk_EnS( Sys_Clk_EnS )
39551                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
39552                   	,	.Clk_RstN( Sys_Clk_RstN )
39553                   	,	.Clk_Tm( Sys_Clk_Tm )
39554                   	,	.I( Int_RdCnt )
39555                   	,	.O( RdCntSync )
39556                   	);
39557                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu22( .I( RdCntSync ) , .O( RdCntBin ) );
39558                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39559      1/1          		if ( ! Sys_Clk_RstN )
39560      1/1          			WrPtr &lt;= #1.0 ( 2'b0 );
39561      1/1          		else if ( RegWr | ~ PwrOn )
39562      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 2'b01 &amp; ~ { 2 { ( WrPtr == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39563                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39564      1/1          		if ( ! Sys_Clk_RstN )
39565      1/1          			RegData_3 &lt;= #1.0 ( 12'b0 );
39566      1/1          		else if ( RegWr &amp; WrPtr == 2'b11 )
39567      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39568                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39569      1/1          		if ( ! Sys_Clk_RstN )
39570      1/1          			RegData_2 &lt;= #1.0 ( 12'b0 );
39571      1/1          		else if ( RegWr &amp; WrPtr == 2'b10 )
39572      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39573                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39574      1/1          		if ( ! Sys_Clk_RstN )
39575      1/1          			RegData_1 &lt;= #1.0 ( 12'b0 );
39576      1/1          		else if ( RegWr &amp; WrPtr == 2'b01 )
39577      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39578                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39579      1/1          		if ( ! Sys_Clk_RstN )
39580      1/1          			RegData_0 &lt;= #1.0 ( 12'b0 );
39581      1/1          		else if ( RegWr &amp; WrPtr == 2'b0 )
39582      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39583                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or u_5389 ) begin
39584      1/1          		case ( u_5389 )
39585      <font color = "red">0/1     ==>  			2'b11 : RdData_0 = RegData_3 ;</font>
39586      <font color = "red">0/1     ==>  			2'b10 : RdData_0 = RegData_2 ;</font>
39587      <font color = "red">0/1     ==>  			2'b01 : RdData_0 = RegData_1 ;</font>
39588      1/1          			2'b0  : RdData_0 = RegData_0 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
39589                   		endcase
39590                   	end
39591                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
39592                   	assign Int_WrCnt = WrCnt;
39593                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
39594                   	assign WrEmpty = RdCntSync == WrCnt;
39595                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
39596                   	assign WakeUp_Rx = Rx_Vld;
39597                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39598                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
39599                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39600      1/1          		if ( ! Sys_Clk_RstN )
39601      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39602      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_70709_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod971.html#inst_tag_70709" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.SrvTxClkAdapt_Switch33_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">12</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">98</td>
<td class="rt">25</td>
<td class="rt">25.51 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">13</td>
<td class="rt">26.53 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">12</td>
<td class="rt">24.49 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">12</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">98</td>
<td class="rt">25</td>
<td class="rt">25.51 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">13</td>
<td class="rt">26.53 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">12</td>
<td class="rt">24.49 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70709_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod971.html#inst_tag_70709" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.SrvTxClkAdapt_Switch33_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39541</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39559</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39564</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39569</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39574</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">39584</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39600</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39541      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39542      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39543      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39544      			WrCnt <= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39559      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39560      			WrPtr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39561      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39562      			WrPtr <= #1.0 ( WrPtr + 2'b01 & ~ { 2 { ( WrPtr == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39564      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39565      			RegData_3 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39566      		else if ( RegWr & WrPtr == 2'b11 )
           		     <font color = "red">-2-</font>  
39567      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39569      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39570      			RegData_2 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39571      		else if ( RegWr & WrPtr == 2'b10 )
           		     <font color = "red">-2-</font>  
39572      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39574      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39575      			RegData_1 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39576      		else if ( RegWr & WrPtr == 2'b01 )
           		     <font color = "red">-2-</font>  
39577      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39579      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39580      			RegData_0 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39581      		else if ( RegWr & WrPtr == 2'b0 )
           		     <font color = "red">-2-</font>  
39582      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39584      		case ( u_5389 )
           		<font color = "red">-1-</font>  
39585      			2'b11 : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
39586      			2'b10 : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
39587      			2'b01 : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
39588      			2'b0  : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39600      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39601      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39602      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_70706">
    <li>
      <a href="#inst_tag_70706_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70706_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70706_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70707">
    <li>
      <a href="#inst_tag_70707_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70707_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70707_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70708">
    <li>
      <a href="#inst_tag_70708_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70708_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70708_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70709">
    <li>
      <a href="#inst_tag_70709_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70709_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70709_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70710">
    <li>
      <a href="#inst_tag_70710_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70710_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70710_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70711">
    <li>
      <a href="#inst_tag_70711_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70711_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70711_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70712">
    <li>
      <a href="#inst_tag_70712_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70712_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70712_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70713">
    <li>
      <a href="#inst_tag_70713_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70713_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70713_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_T_Aca_U_Ru_0b2a8308">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
