vendor_name = ModelSim
source_file = 1, /home/helio/Documentos/OAC/OAC 2-18/TFINAL/mips_tb.vhd
source_file = 1, /home/helio/Documentos/OAC/OAC 2-18/TFINAL/mux_n.vhd
source_file = 1, /home/helio/Documentos/OAC/OAC 2-18/TFINAL/clk_div.vhd
source_file = 1, inst_mem.vhd
source_file = 1, /home/helio/Documentos/OAC/OAC 2-18/TFINAL/mips_mem.vhd
source_file = 1, /home/helio/Documentos/OAC/OAC 2-18/TFINAL/regbuf.vhd
source_file = 1, /home/helio/Documentos/OAC/OAC 2-18/TFINAL/mux_3.vhd
source_file = 1, /home/helio/Documentos/OAC/OAC 2-18/TFINAL/mips_pkg.vhd
source_file = 1, /home/helio/Documentos/OAC/OAC 2-18/TFINAL/extsgn.vhd
source_file = 1, /home/helio/Documentos/OAC/OAC 2-18/TFINAL/breg.vhd
source_file = 1, /home/helio/Documentos/OAC/OAC 2-18/TFINAL/alu_ctr.vhd
source_file = 1, /home/helio/Documentos/OAC/OAC 2-18/TFINAL/mem_addr.vhd
source_file = 1, /home/helio/Documentos/OAC/OAC 2-18/TFINAL/ulamips.vhd
source_file = 1, /home/helio/Documentos/OAC/OAC 2-18/TFINAL/reg.vhd
source_file = 1, /home/helio/Documentos/OAC/OAC 2-18/TFINAL/mips_controle.vhd
source_file = 1, /home/helio/Documentos/OAC/OAC 2-18/TFINAL/mux_2.vhd
source_file = 1, /home/helio/Documentos/OAC/OAC 2-18/TFINAL/mips_multi_tb.vhd
source_file = 1, /home/helio/Documentos/OAC/OAC 2-18/TFINAL/muxp_4.vhd
source_file = 1, mips_controal.vhd
source_file = 1, /home/helio/Documentos/OAC/OAC 2-18/TFINAL/adder.vhd
source_file = 1, /home/helio/Documentos/OAC/OAC 2-18/TFINAL/reg32.vhd
source_file = 1, mips_uni_pkg.vhd
source_file = 1, /home/helio/Documentos/OAC/OAC 2-18/TFINAL/mips_multi.vhd
source_file = 1, /home/helio/Documentos/OAC/OAC 2-18/TFINAL/db/mips_multi.cbx.xml
source_file = 1, /home/helio/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/helio/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/helio/altera/13.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/helio/altera/13.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/helio/Documentos/OAC/OAC 2-18/TFINAL/byte_ctl.vhd
source_file = 1, /home/helio/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/helio/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/helio/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/helio/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/helio/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, /home/helio/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/helio/altera/13.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/helio/altera/13.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/helio/altera/13.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/helio/altera/13.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/helio/Documentos/OAC/OAC 2-18/TFINAL/db/altsyncram_rff1.tdf
source_file = 1, /home/helio/Documentos/OAC/OAC 2-18/TFINAL/mips_rom.mif
source_file = 1, /home/helio/Documentos/OAC/OAC 2-18/TFINAL/extsgn_shift.vhd
source_file = 1, /home/helio/Documentos/OAC/OAC 2-18/TFINAL/mux_4_byte.vhd
source_file = 1, /home/helio/Documentos/OAC/OAC 2-18/TFINAL/extsgn8.vhd
source_file = 1, /home/helio/Documentos/OAC/OAC 2-18/TFINAL/mux_2_half.vhd
source_file = 1, /home/helio/Documentos/OAC/OAC 2-18/TFINAL/demux4.vhd
source_file = 1, /home/helio/Documentos/OAC/OAC 2-18/TFINAL/demux2.vhd
source_file = 1, /home/helio/Documentos/OAC/OAC 2-18/TFINAL/db/altsyncram_7ki1.tdf
source_file = 1, /home/helio/Documentos/OAC/OAC 2-18/TFINAL/db/mips_multi.ram0_breg_9a0f9e64.hdl.mif
design_name = mips_multi
instance = comp, \pc|sr_out[23]\, pc|sr_out[23], mips_multi, 1
instance = comp, \pc|sr_out[22]\, pc|sr_out[22], mips_multi, 1
instance = comp, \pc|sr_out[10]\, pc|sr_out[10], mips_multi, 1
instance = comp, \pc|sr_out[9]\, pc|sr_out[9], mips_multi, 1
instance = comp, \alu|tmp[1]~2\, alu|tmp[1]~2, mips_multi, 1
instance = comp, \alu|tmp[4]~8\, alu|tmp[4]~8, mips_multi, 1
instance = comp, \alu|tmp[5]~10\, alu|tmp[5]~10, mips_multi, 1
instance = comp, \alu|tmp[6]~12\, alu|tmp[6]~12, mips_multi, 1
instance = comp, \alu|tmp[7]~14\, alu|tmp[7]~14, mips_multi, 1
instance = comp, \alu|tmp[14]~28\, alu|tmp[14]~28, mips_multi, 1
instance = comp, \alu|tmp[15]~30\, alu|tmp[15]~30, mips_multi, 1
instance = comp, \alu|tmp[16]~32\, alu|tmp[16]~32, mips_multi, 1
instance = comp, \alu|tmp[30]~60\, alu|tmp[30]~60, mips_multi, 1
instance = comp, \alu|Add1~2\, alu|Add1~2, mips_multi, 1
instance = comp, \alu|Add1~8\, alu|Add1~8, mips_multi, 1
instance = comp, \alu|Add1~14\, alu|Add1~14, mips_multi, 1
instance = comp, \pc|sr_out[23]~4\, pc|sr_out[23]~4, mips_multi, 1
instance = comp, \pc|sr_out[22]~5\, pc|sr_out[22]~5, mips_multi, 1
instance = comp, \pc|sr_out[10]~17\, pc|sr_out[10]~17, mips_multi, 1
instance = comp, \pc|sr_out[9]~18\, pc|sr_out[9]~18, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0\, bcoreg|breg32_rtl_1|auto_generated|ram_block1a0, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0\, bcoreg|breg32_rtl_0|auto_generated|ram_block1a0, mips_multi, 1
instance = comp, \actr|alu_ctr~5\, actr|alu_ctr~5, mips_multi, 1
instance = comp, \actr|alu_ctr[2]~9\, actr|alu_ctr[2]~9, mips_multi, 1
instance = comp, \actr|alu_ctr~10\, actr|alu_ctr~10, mips_multi, 1
instance = comp, \actr|shift_ctr~0\, actr|shift_ctr~0, mips_multi, 1
instance = comp, \rgA|sr_out[25]\, rgA|sr_out[25], mips_multi, 1
instance = comp, \rgA|sr_out[24]\, rgA|sr_out[24], mips_multi, 1
instance = comp, \rgA|sr_out[21]\, rgA|sr_out[21], mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[21]~10\, mux_ulaA_shift|m_out[21]~10, mips_multi, 1
instance = comp, \rgA|sr_out[20]\, rgA|sr_out[20], mips_multi, 1
instance = comp, \rgA|sr_out[17]\, rgA|sr_out[17], mips_multi, 1
instance = comp, \rgA|sr_out[15]\, rgA|sr_out[15], mips_multi, 1
instance = comp, \mux_ulaB|m_out[14]~36\, mux_ulaB|m_out[14]~36, mips_multi, 1
instance = comp, \rgA|sr_out[14]\, rgA|sr_out[14], mips_multi, 1
instance = comp, \rgA|sr_out[13]\, rgA|sr_out[13], mips_multi, 1
instance = comp, \mux_ulaB|m_out[12]~40\, mux_ulaB|m_out[12]~40, mips_multi, 1
instance = comp, \rgA|sr_out[12]\, rgA|sr_out[12], mips_multi, 1
instance = comp, \rgA|sr_out[11]\, rgA|sr_out[11], mips_multi, 1
instance = comp, \rgA|sr_out[7]\, rgA|sr_out[7], mips_multi, 1
instance = comp, \rgA|sr_out[4]\, rgA|sr_out[4], mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[4]~27\, mux_ulaA_shift|m_out[4]~27, mips_multi, 1
instance = comp, \alu|ShiftLeft0~10\, alu|ShiftLeft0~10, mips_multi, 1
instance = comp, \alu|ShiftLeft0~13\, alu|ShiftLeft0~13, mips_multi, 1
instance = comp, \alu|ShiftRight0~22\, alu|ShiftRight0~22, mips_multi, 1
instance = comp, \alu|ShiftRight0~26\, alu|ShiftRight0~26, mips_multi, 1
instance = comp, \alu|Mux30~3\, alu|Mux30~3, mips_multi, 1
instance = comp, \alu|Mux30~6\, alu|Mux30~6, mips_multi, 1
instance = comp, \alu|ShiftRight0~33\, alu|ShiftRight0~33, mips_multi, 1
instance = comp, \alu|ShiftRight1~25\, alu|ShiftRight1~25, mips_multi, 1
instance = comp, \alu|ShiftRight1~27\, alu|ShiftRight1~27, mips_multi, 1
instance = comp, \alu|ShiftRight0~38\, alu|ShiftRight0~38, mips_multi, 1
instance = comp, \alu|ShiftRight0~39\, alu|ShiftRight0~39, mips_multi, 1
instance = comp, \alu|ShiftRight0~40\, alu|ShiftRight0~40, mips_multi, 1
instance = comp, \alu|ShiftRight1~30\, alu|ShiftRight1~30, mips_multi, 1
instance = comp, \alu|ShiftRight0~42\, alu|ShiftRight0~42, mips_multi, 1
instance = comp, \alu|ShiftLeft0~22\, alu|ShiftLeft0~22, mips_multi, 1
instance = comp, \alu|ShiftRight1~44\, alu|ShiftRight1~44, mips_multi, 1
instance = comp, \alu|ShiftRight1~48\, alu|ShiftRight1~48, mips_multi, 1
instance = comp, \alu|Mux29~2\, alu|Mux29~2, mips_multi, 1
instance = comp, \alu|ShiftRight1~53\, alu|ShiftRight1~53, mips_multi, 1
instance = comp, \alu|ShiftRight1~55\, alu|ShiftRight1~55, mips_multi, 1
instance = comp, \alu|a32~2\, alu|a32~2, mips_multi, 1
instance = comp, \alu|Mux28~11\, alu|Mux28~11, mips_multi, 1
instance = comp, \alu|ShiftRight0~56\, alu|ShiftRight0~56, mips_multi, 1
instance = comp, \alu|ShiftRight1~76\, alu|ShiftRight1~76, mips_multi, 1
instance = comp, \alu|ShiftRight0~61\, alu|ShiftRight0~61, mips_multi, 1
instance = comp, \alu|ShiftRight0~62\, alu|ShiftRight0~62, mips_multi, 1
instance = comp, \alu|ShiftRight0~66\, alu|ShiftRight0~66, mips_multi, 1
instance = comp, \alu|ShiftRight0~71\, alu|ShiftRight0~71, mips_multi, 1
instance = comp, \alu|ShiftRight0~72\, alu|ShiftRight0~72, mips_multi, 1
instance = comp, \alu|Mux25~6\, alu|Mux25~6, mips_multi, 1
instance = comp, \alu|a32~6\, alu|a32~6, mips_multi, 1
instance = comp, \alu|Mux23~6\, alu|Mux23~6, mips_multi, 1
instance = comp, \alu|ShiftLeft0~46\, alu|ShiftLeft0~46, mips_multi, 1
instance = comp, \alu|Mux22~6\, alu|Mux22~6, mips_multi, 1
instance = comp, \alu|Mux21~2\, alu|Mux21~2, mips_multi, 1
instance = comp, \alu|Mux21~6\, alu|Mux21~6, mips_multi, 1
instance = comp, \alu|Mux20~6\, alu|Mux20~6, mips_multi, 1
instance = comp, \alu|a32~11\, alu|a32~11, mips_multi, 1
instance = comp, \alu|Mux19~2\, alu|Mux19~2, mips_multi, 1
instance = comp, \alu|Mux19~6\, alu|Mux19~6, mips_multi, 1
instance = comp, \alu|ShiftRight0~83\, alu|ShiftRight0~83, mips_multi, 1
instance = comp, \alu|Mux19~10\, alu|Mux19~10, mips_multi, 1
instance = comp, \alu|a32~12\, alu|a32~12, mips_multi, 1
instance = comp, \alu|ShiftRight1~89\, alu|ShiftRight1~89, mips_multi, 1
instance = comp, \alu|Mux18~9\, alu|Mux18~9, mips_multi, 1
instance = comp, \alu|Mux17~2\, alu|Mux17~2, mips_multi, 1
instance = comp, \alu|Mux17~6\, alu|Mux17~6, mips_multi, 1
instance = comp, \alu|Mux17~9\, alu|Mux17~9, mips_multi, 1
instance = comp, \alu|Mux16~2\, alu|Mux16~2, mips_multi, 1
instance = comp, \alu|ShiftLeft0~69\, alu|ShiftLeft0~69, mips_multi, 1
instance = comp, \alu|Mux15~0\, alu|Mux15~0, mips_multi, 1
instance = comp, \alu|a32~14\, alu|a32~14, mips_multi, 1
instance = comp, \alu|a32~15\, alu|a32~15, mips_multi, 1
instance = comp, \alu|Mux13~1\, alu|Mux13~1, mips_multi, 1
instance = comp, \alu|Mux12~0\, alu|Mux12~0, mips_multi, 1
instance = comp, \alu|a32~16\, alu|a32~16, mips_multi, 1
instance = comp, \alu|Mux11~0\, alu|Mux11~0, mips_multi, 1
instance = comp, \alu|Mux10~0\, alu|Mux10~0, mips_multi, 1
instance = comp, \alu|ShiftLeft0~96\, alu|ShiftLeft0~96, mips_multi, 1
instance = comp, \alu|a32~17\, alu|a32~17, mips_multi, 1
instance = comp, \alu|Mux10~4\, alu|Mux10~4, mips_multi, 1
instance = comp, \alu|a32~18\, alu|a32~18, mips_multi, 1
instance = comp, \alu|a32~19\, alu|a32~19, mips_multi, 1
instance = comp, \alu|Mux8~1\, alu|Mux8~1, mips_multi, 1
instance = comp, \alu|Mux8~4\, alu|Mux8~4, mips_multi, 1
instance = comp, \alu|ShiftLeft0~111\, alu|ShiftLeft0~111, mips_multi, 1
instance = comp, \alu|a32~21\, alu|a32~21, mips_multi, 1
instance = comp, \alu|Mux6~4\, alu|Mux6~4, mips_multi, 1
instance = comp, \alu|Mux5~2\, alu|Mux5~2, mips_multi, 1
instance = comp, \alu|Mux5~3\, alu|Mux5~3, mips_multi, 1
instance = comp, \alu|a32~22\, alu|a32~22, mips_multi, 1
instance = comp, \alu|Mux5~5\, alu|Mux5~5, mips_multi, 1
instance = comp, \alu|a32~23\, alu|a32~23, mips_multi, 1
instance = comp, \alu|Mux4~11\, alu|Mux4~11, mips_multi, 1
instance = comp, \alu|Mux3~0\, alu|Mux3~0, mips_multi, 1
instance = comp, \alu|Mux3~1\, alu|Mux3~1, mips_multi, 1
instance = comp, \alu|Mux3~5\, alu|Mux3~5, mips_multi, 1
instance = comp, \alu|Mux3~7\, alu|Mux3~7, mips_multi, 1
instance = comp, \alu|Mux1~4\, alu|Mux1~4, mips_multi, 1
instance = comp, \alu|ShiftLeft0~122\, alu|ShiftLeft0~122, mips_multi, 1
instance = comp, \alu|Mux1~8\, alu|Mux1~8, mips_multi, 1
instance = comp, \alu|Mux0~1\, alu|Mux0~1, mips_multi, 1
instance = comp, \alu|Mux0~2\, alu|Mux0~2, mips_multi, 1
instance = comp, \alu|Mux0~3\, alu|Mux0~3, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[74]\, bcoreg|breg32_rtl_0_bypass[74], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[2]\, bcoreg|breg32_rtl_0_bypass[2], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[5]\, bcoreg|breg32_rtl_0_bypass[5], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[7]\, bcoreg|breg32_rtl_0_bypass[7], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[8]\, bcoreg|breg32_rtl_0_bypass[8], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[6]\, bcoreg|breg32_rtl_0_bypass[6], mips_multi, 1
instance = comp, \bcoreg|breg32~39\, bcoreg|breg32~39, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[0]\, bcoreg|breg32_rtl_0_bypass[0], mips_multi, 1
instance = comp, \bcoreg|regA[31]~52\, bcoreg|regA[31]~52, mips_multi, 1
instance = comp, \regULA|sr_out[31]\, regULA|sr_out[31], mips_multi, 1
instance = comp, \mux_pc|Equal1~0\, mux_pc|Equal1~0, mips_multi, 1
instance = comp, \alu|Equal0~1\, alu|Equal0~1, mips_multi, 1
instance = comp, \alu|Equal0~5\, alu|Equal0~5, mips_multi, 1
instance = comp, \alu|Equal0~8\, alu|Equal0~8, mips_multi, 1
instance = comp, \ctr_mips|Equal2~0\, ctr_mips|Equal2~0, mips_multi, 1
instance = comp, \ctr_mips|Mux7~0\, ctr_mips|Mux7~0, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[1]\, bcoreg|breg32_rtl_1_bypass[1], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[5]\, bcoreg|breg32_rtl_1_bypass[5], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[7]\, bcoreg|breg32_rtl_1_bypass[7], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[8]\, bcoreg|breg32_rtl_1_bypass[8], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[6]\, bcoreg|breg32_rtl_1_bypass[6], mips_multi, 1
instance = comp, \bcoreg|breg32~42\, bcoreg|breg32~42, mips_multi, 1
instance = comp, \ctr_mips|Mux0~0\, ctr_mips|Mux0~0, mips_multi, 1
instance = comp, \ctr_mips|Mux0~1\, ctr_mips|Mux0~1, mips_multi, 1
instance = comp, \ctr_mips|Selector1~0\, ctr_mips|Selector1~0, mips_multi, 1
instance = comp, \ctr_mips|pstate.stregbyte_st\, ctr_mips|pstate.stregbyte_st, mips_multi, 1
instance = comp, \regULA|sr_out[30]\, regULA|sr_out[30], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[70]\, bcoreg|breg32_rtl_0_bypass[70], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[63]\, bcoreg|breg32_rtl_0_bypass[63], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[64]\, bcoreg|breg32_rtl_0_bypass[64], mips_multi, 1
instance = comp, \bcoreg|regA[26]~58\, bcoreg|regA[26]~58, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[64]\, bcoreg|breg32_rtl_1_bypass[64], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[61]\, bcoreg|breg32_rtl_0_bypass[61], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[62]\, bcoreg|breg32_rtl_0_bypass[62], mips_multi, 1
instance = comp, \bcoreg|regA[25]~59\, bcoreg|regA[25]~59, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[62]\, bcoreg|breg32_rtl_1_bypass[62], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[59]\, bcoreg|breg32_rtl_0_bypass[59], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[60]\, bcoreg|breg32_rtl_0_bypass[60], mips_multi, 1
instance = comp, \bcoreg|regA[24]~60\, bcoreg|regA[24]~60, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[58]\, bcoreg|breg32_rtl_0_bypass[58], mips_multi, 1
instance = comp, \regULA|sr_out[23]\, regULA|sr_out[23], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[56]\, bcoreg|breg32_rtl_1_bypass[56], mips_multi, 1
instance = comp, \bcoreg|regB[22]~59\, bcoreg|regB[22]~59, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[53]\, bcoreg|breg32_rtl_0_bypass[53], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[54]\, bcoreg|breg32_rtl_0_bypass[54], mips_multi, 1
instance = comp, \bcoreg|regA[21]~63\, bcoreg|regA[21]~63, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[51]\, bcoreg|breg32_rtl_0_bypass[51], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[52]\, bcoreg|breg32_rtl_0_bypass[52], mips_multi, 1
instance = comp, \bcoreg|regA[20]~64\, bcoreg|regA[20]~64, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[52]\, bcoreg|breg32_rtl_1_bypass[52], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[50]\, bcoreg|breg32_rtl_1_bypass[50], mips_multi, 1
instance = comp, \bcoreg|regB[19]~63\, bcoreg|regB[19]~63, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[48]\, bcoreg|breg32_rtl_0_bypass[48], mips_multi, 1
instance = comp, \bcoreg|regA[18]~66\, bcoreg|regA[18]~66, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[45]\, bcoreg|breg32_rtl_0_bypass[45], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[46]\, bcoreg|breg32_rtl_0_bypass[46], mips_multi, 1
instance = comp, \bcoreg|regA[17]~68\, bcoreg|regA[17]~68, mips_multi, 1
instance = comp, \bcoreg|regA[17]~69\, bcoreg|regA[17]~69, mips_multi, 1
instance = comp, \regULA|sr_out[17]\, regULA|sr_out[17], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[44]\, bcoreg|breg32_rtl_0_bypass[44], mips_multi, 1
instance = comp, \bcoreg|regA[16]~70\, bcoreg|regA[16]~70, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[41]\, bcoreg|breg32_rtl_0_bypass[41], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[42]\, bcoreg|breg32_rtl_0_bypass[42], mips_multi, 1
instance = comp, \bcoreg|regA[15]~72\, bcoreg|regA[15]~72, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[39]\, bcoreg|breg32_rtl_0_bypass[39], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[40]\, bcoreg|breg32_rtl_0_bypass[40], mips_multi, 1
instance = comp, \bcoreg|regA[14]~73\, bcoreg|regA[14]~73, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[37]\, bcoreg|breg32_rtl_0_bypass[37], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[38]\, bcoreg|breg32_rtl_0_bypass[38], mips_multi, 1
instance = comp, \bcoreg|regA[13]~74\, bcoreg|regA[13]~74, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[35]\, bcoreg|breg32_rtl_1_bypass[35], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[36]\, bcoreg|breg32_rtl_1_bypass[36], mips_multi, 1
instance = comp, \bcoreg|regB[12]~72\, bcoreg|regB[12]~72, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[35]\, bcoreg|breg32_rtl_0_bypass[35], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[36]\, bcoreg|breg32_rtl_0_bypass[36], mips_multi, 1
instance = comp, \bcoreg|regA[12]~75\, bcoreg|regA[12]~75, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[34]\, bcoreg|breg32_rtl_1_bypass[34], mips_multi, 1
instance = comp, \bcoreg|regB[11]~73\, bcoreg|regB[11]~73, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[33]\, bcoreg|breg32_rtl_0_bypass[33], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[34]\, bcoreg|breg32_rtl_0_bypass[34], mips_multi, 1
instance = comp, \bcoreg|regA[11]~76\, bcoreg|regA[11]~76, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[32]\, bcoreg|breg32_rtl_1_bypass[32], mips_multi, 1
instance = comp, \regULA|sr_out[10]\, regULA|sr_out[10], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[30]\, bcoreg|breg32_rtl_1_bypass[30], mips_multi, 1
instance = comp, \bcoreg|regB[9]~76\, bcoreg|regB[9]~76, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[30]\, bcoreg|breg32_rtl_0_bypass[30], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[28]\, bcoreg|breg32_rtl_0_bypass[28], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[25]\, bcoreg|breg32_rtl_1_bypass[25], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[26]\, bcoreg|breg32_rtl_1_bypass[26], mips_multi, 1
instance = comp, \bcoreg|regB[7]~79\, bcoreg|regB[7]~79, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[25]\, bcoreg|breg32_rtl_0_bypass[25], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[26]\, bcoreg|breg32_rtl_0_bypass[26], mips_multi, 1
instance = comp, \bcoreg|regA[7]~80\, bcoreg|regA[7]~80, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[24]\, bcoreg|breg32_rtl_0_bypass[24], mips_multi, 1
instance = comp, \bcoreg|regA[6]~81\, bcoreg|regA[6]~81, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[22]\, bcoreg|breg32_rtl_1_bypass[22], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[19]\, bcoreg|breg32_rtl_0_bypass[19], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[20]\, bcoreg|breg32_rtl_0_bypass[20], mips_multi, 1
instance = comp, \bcoreg|regA[4]~84\, bcoreg|regA[4]~84, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[18]\, bcoreg|breg32_rtl_0_bypass[18], mips_multi, 1
instance = comp, \bcoreg|regA[3]~85\, bcoreg|regA[3]~85, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[16]\, bcoreg|breg32_rtl_0_bypass[16], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[13]\, bcoreg|breg32_rtl_1_bypass[13], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[14]\, bcoreg|breg32_rtl_1_bypass[14], mips_multi, 1
instance = comp, \bcoreg|regB[1]~86\, bcoreg|regB[1]~86, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[11]\, bcoreg|breg32_rtl_1_bypass[11], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[12]\, bcoreg|breg32_rtl_1_bypass[12], mips_multi, 1
instance = comp, \bcoreg|regB[0]~87\, bcoreg|regB[0]~87, mips_multi, 1
instance = comp, \ctr_mips|Selector2~1\, ctr_mips|Selector2~1, mips_multi, 1
instance = comp, \ctr_mips|nstate.writemem_st~1\, ctr_mips|nstate.writemem_st~1, mips_multi, 1
instance = comp, \ctr_mips|nstate.stregbyte_st~0\, ctr_mips|nstate.stregbyte_st~0, mips_multi, 1
instance = comp, \rdm|sr_out[27]\, rdm|sr_out[27], mips_multi, 1
instance = comp, \rdm|sr_out[22]\, rdm|sr_out[22], mips_multi, 1
instance = comp, \rdm|sr_out[20]\, rdm|sr_out[20], mips_multi, 1
instance = comp, \rdm|sr_out[14]\, rdm|sr_out[14], mips_multi, 1
instance = comp, \rdm|sr_out[13]\, rdm|sr_out[13], mips_multi, 1
instance = comp, \rdm|sr_out[12]\, rdm|sr_out[12], mips_multi, 1
instance = comp, \rdm|sr_out[5]\, rdm|sr_out[5], mips_multi, 1
instance = comp, \rdm|sr_out[4]\, rdm|sr_out[4], mips_multi, 1
instance = comp, \mux_ulaB|m_out[25]~71\, mux_ulaB|m_out[25]~71, mips_multi, 1
instance = comp, \bcoreg|regA[25]~95\, bcoreg|regA[25]~95, mips_multi, 1
instance = comp, \bcoreg|regA[24]~96\, bcoreg|regA[24]~96, mips_multi, 1
instance = comp, \bcoreg|regA[21]~99\, bcoreg|regA[21]~99, mips_multi, 1
instance = comp, \bcoreg|regA[20]~100\, bcoreg|regA[20]~100, mips_multi, 1
instance = comp, \bcoreg|regA[15]~102\, bcoreg|regA[15]~102, mips_multi, 1
instance = comp, \bcoreg|regA[14]~103\, bcoreg|regA[14]~103, mips_multi, 1
instance = comp, \bcoreg|regA[13]~104\, bcoreg|regA[13]~104, mips_multi, 1
instance = comp, \bcoreg|regA[12]~105\, bcoreg|regA[12]~105, mips_multi, 1
instance = comp, \bcoreg|regA[11]~106\, bcoreg|regA[11]~106, mips_multi, 1
instance = comp, \bcoreg|regA[7]~110\, bcoreg|regA[7]~110, mips_multi, 1
instance = comp, \bcoreg|regA[4]~112\, bcoreg|regA[4]~112, mips_multi, 1
instance = comp, \rdm|sr_out[5]~feeder\, rdm|sr_out[5]~feeder, mips_multi, 1
instance = comp, \rdm|sr_out[14]~feeder\, rdm|sr_out[14]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[2]~feeder\, bcoreg|breg32_rtl_0_bypass[2]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[6]~feeder\, bcoreg|breg32_rtl_0_bypass[6]~feeder, mips_multi, 1
instance = comp, \rdm|sr_out[27]~feeder\, rdm|sr_out[27]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[5]~feeder\, bcoreg|breg32_rtl_0_bypass[5]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[7]~feeder\, bcoreg|breg32_rtl_0_bypass[7]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[19]~feeder\, bcoreg|breg32_rtl_0_bypass[19]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[74]~feeder\, bcoreg|breg32_rtl_0_bypass[74]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[70]~feeder\, bcoreg|breg32_rtl_0_bypass[70]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[64]~feeder\, bcoreg|breg32_rtl_0_bypass[64]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[64]~feeder\, bcoreg|breg32_rtl_1_bypass[64]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[62]~feeder\, bcoreg|breg32_rtl_0_bypass[62]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[62]~feeder\, bcoreg|breg32_rtl_1_bypass[62]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[60]~feeder\, bcoreg|breg32_rtl_0_bypass[60]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[58]~feeder\, bcoreg|breg32_rtl_0_bypass[58]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[56]~feeder\, bcoreg|breg32_rtl_1_bypass[56]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[54]~feeder\, bcoreg|breg32_rtl_0_bypass[54]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[52]~feeder\, bcoreg|breg32_rtl_0_bypass[52]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[52]~feeder\, bcoreg|breg32_rtl_1_bypass[52]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[50]~feeder\, bcoreg|breg32_rtl_1_bypass[50]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[48]~feeder\, bcoreg|breg32_rtl_0_bypass[48]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[46]~feeder\, bcoreg|breg32_rtl_0_bypass[46]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[44]~feeder\, bcoreg|breg32_rtl_0_bypass[44]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[42]~feeder\, bcoreg|breg32_rtl_0_bypass[42]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[40]~feeder\, bcoreg|breg32_rtl_0_bypass[40]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[38]~feeder\, bcoreg|breg32_rtl_0_bypass[38]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[36]~feeder\, bcoreg|breg32_rtl_1_bypass[36]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[36]~feeder\, bcoreg|breg32_rtl_0_bypass[36]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[34]~feeder\, bcoreg|breg32_rtl_1_bypass[34]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[34]~feeder\, bcoreg|breg32_rtl_0_bypass[34]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[32]~feeder\, bcoreg|breg32_rtl_1_bypass[32]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[30]~feeder\, bcoreg|breg32_rtl_1_bypass[30]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[30]~feeder\, bcoreg|breg32_rtl_0_bypass[30]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[28]~feeder\, bcoreg|breg32_rtl_0_bypass[28]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[26]~feeder\, bcoreg|breg32_rtl_1_bypass[26]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[26]~feeder\, bcoreg|breg32_rtl_0_bypass[26]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[24]~feeder\, bcoreg|breg32_rtl_0_bypass[24]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[22]~feeder\, bcoreg|breg32_rtl_1_bypass[22]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[20]~feeder\, bcoreg|breg32_rtl_0_bypass[20]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[18]~feeder\, bcoreg|breg32_rtl_0_bypass[18]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[16]~feeder\, bcoreg|breg32_rtl_0_bypass[16]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[14]~feeder\, bcoreg|breg32_rtl_1_bypass[14]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[12]~feeder\, bcoreg|breg32_rtl_1_bypass[12]~feeder, mips_multi, 1
instance = comp, \data[0]~output\, data[0]~output, mips_multi, 1
instance = comp, \data[1]~output\, data[1]~output, mips_multi, 1
instance = comp, \data[2]~output\, data[2]~output, mips_multi, 1
instance = comp, \data[3]~output\, data[3]~output, mips_multi, 1
instance = comp, \data[4]~output\, data[4]~output, mips_multi, 1
instance = comp, \data[5]~output\, data[5]~output, mips_multi, 1
instance = comp, \data[6]~output\, data[6]~output, mips_multi, 1
instance = comp, \data[7]~output\, data[7]~output, mips_multi, 1
instance = comp, \data[8]~output\, data[8]~output, mips_multi, 1
instance = comp, \data[9]~output\, data[9]~output, mips_multi, 1
instance = comp, \data[10]~output\, data[10]~output, mips_multi, 1
instance = comp, \data[11]~output\, data[11]~output, mips_multi, 1
instance = comp, \data[12]~output\, data[12]~output, mips_multi, 1
instance = comp, \data[13]~output\, data[13]~output, mips_multi, 1
instance = comp, \data[14]~output\, data[14]~output, mips_multi, 1
instance = comp, \data[15]~output\, data[15]~output, mips_multi, 1
instance = comp, \data[16]~output\, data[16]~output, mips_multi, 1
instance = comp, \data[17]~output\, data[17]~output, mips_multi, 1
instance = comp, \data[18]~output\, data[18]~output, mips_multi, 1
instance = comp, \data[19]~output\, data[19]~output, mips_multi, 1
instance = comp, \data[20]~output\, data[20]~output, mips_multi, 1
instance = comp, \data[21]~output\, data[21]~output, mips_multi, 1
instance = comp, \data[22]~output\, data[22]~output, mips_multi, 1
instance = comp, \data[23]~output\, data[23]~output, mips_multi, 1
instance = comp, \data[24]~output\, data[24]~output, mips_multi, 1
instance = comp, \data[25]~output\, data[25]~output, mips_multi, 1
instance = comp, \data[26]~output\, data[26]~output, mips_multi, 1
instance = comp, \data[27]~output\, data[27]~output, mips_multi, 1
instance = comp, \data[28]~output\, data[28]~output, mips_multi, 1
instance = comp, \data[29]~output\, data[29]~output, mips_multi, 1
instance = comp, \data[30]~output\, data[30]~output, mips_multi, 1
instance = comp, \data[31]~output\, data[31]~output, mips_multi, 1
instance = comp, \led_clk~output\, led_clk~output, mips_multi, 1
instance = comp, \primeiro_7seg[0]~output\, primeiro_7seg[0]~output, mips_multi, 1
instance = comp, \primeiro_7seg[1]~output\, primeiro_7seg[1]~output, mips_multi, 1
instance = comp, \primeiro_7seg[2]~output\, primeiro_7seg[2]~output, mips_multi, 1
instance = comp, \primeiro_7seg[3]~output\, primeiro_7seg[3]~output, mips_multi, 1
instance = comp, \primeiro_7seg[4]~output\, primeiro_7seg[4]~output, mips_multi, 1
instance = comp, \primeiro_7seg[5]~output\, primeiro_7seg[5]~output, mips_multi, 1
instance = comp, \primeiro_7seg[6]~output\, primeiro_7seg[6]~output, mips_multi, 1
instance = comp, \primeiro_7seg[7]~output\, primeiro_7seg[7]~output, mips_multi, 1
instance = comp, \segundo_7seg[0]~output\, segundo_7seg[0]~output, mips_multi, 1
instance = comp, \segundo_7seg[1]~output\, segundo_7seg[1]~output, mips_multi, 1
instance = comp, \segundo_7seg[2]~output\, segundo_7seg[2]~output, mips_multi, 1
instance = comp, \segundo_7seg[3]~output\, segundo_7seg[3]~output, mips_multi, 1
instance = comp, \segundo_7seg[4]~output\, segundo_7seg[4]~output, mips_multi, 1
instance = comp, \segundo_7seg[5]~output\, segundo_7seg[5]~output, mips_multi, 1
instance = comp, \segundo_7seg[6]~output\, segundo_7seg[6]~output, mips_multi, 1
instance = comp, \segundo_7seg[7]~output\, segundo_7seg[7]~output, mips_multi, 1
instance = comp, \terceiro_7seg[0]~output\, terceiro_7seg[0]~output, mips_multi, 1
instance = comp, \terceiro_7seg[1]~output\, terceiro_7seg[1]~output, mips_multi, 1
instance = comp, \terceiro_7seg[2]~output\, terceiro_7seg[2]~output, mips_multi, 1
instance = comp, \terceiro_7seg[3]~output\, terceiro_7seg[3]~output, mips_multi, 1
instance = comp, \terceiro_7seg[4]~output\, terceiro_7seg[4]~output, mips_multi, 1
instance = comp, \terceiro_7seg[5]~output\, terceiro_7seg[5]~output, mips_multi, 1
instance = comp, \terceiro_7seg[6]~output\, terceiro_7seg[6]~output, mips_multi, 1
instance = comp, \terceiro_7seg[7]~output\, terceiro_7seg[7]~output, mips_multi, 1
instance = comp, \quarto_7seg[0]~output\, quarto_7seg[0]~output, mips_multi, 1
instance = comp, \quarto_7seg[1]~output\, quarto_7seg[1]~output, mips_multi, 1
instance = comp, \quarto_7seg[2]~output\, quarto_7seg[2]~output, mips_multi, 1
instance = comp, \quarto_7seg[3]~output\, quarto_7seg[3]~output, mips_multi, 1
instance = comp, \quarto_7seg[4]~output\, quarto_7seg[4]~output, mips_multi, 1
instance = comp, \quarto_7seg[5]~output\, quarto_7seg[5]~output, mips_multi, 1
instance = comp, \quarto_7seg[6]~output\, quarto_7seg[6]~output, mips_multi, 1
instance = comp, \quarto_7seg[7]~output\, quarto_7seg[7]~output, mips_multi, 1
instance = comp, \quinto_7seg[0]~output\, quinto_7seg[0]~output, mips_multi, 1
instance = comp, \quinto_7seg[1]~output\, quinto_7seg[1]~output, mips_multi, 1
instance = comp, \quinto_7seg[2]~output\, quinto_7seg[2]~output, mips_multi, 1
instance = comp, \quinto_7seg[3]~output\, quinto_7seg[3]~output, mips_multi, 1
instance = comp, \quinto_7seg[4]~output\, quinto_7seg[4]~output, mips_multi, 1
instance = comp, \quinto_7seg[5]~output\, quinto_7seg[5]~output, mips_multi, 1
instance = comp, \quinto_7seg[6]~output\, quinto_7seg[6]~output, mips_multi, 1
instance = comp, \quinto_7seg[7]~output\, quinto_7seg[7]~output, mips_multi, 1
instance = comp, \sexto_7seg[0]~output\, sexto_7seg[0]~output, mips_multi, 1
instance = comp, \sexto_7seg[1]~output\, sexto_7seg[1]~output, mips_multi, 1
instance = comp, \sexto_7seg[2]~output\, sexto_7seg[2]~output, mips_multi, 1
instance = comp, \sexto_7seg[3]~output\, sexto_7seg[3]~output, mips_multi, 1
instance = comp, \sexto_7seg[4]~output\, sexto_7seg[4]~output, mips_multi, 1
instance = comp, \sexto_7seg[5]~output\, sexto_7seg[5]~output, mips_multi, 1
instance = comp, \sexto_7seg[6]~output\, sexto_7seg[6]~output, mips_multi, 1
instance = comp, \sexto_7seg[7]~output\, sexto_7seg[7]~output, mips_multi, 1
instance = comp, \setimo_7seg[0]~output\, setimo_7seg[0]~output, mips_multi, 1
instance = comp, \setimo_7seg[1]~output\, setimo_7seg[1]~output, mips_multi, 1
instance = comp, \setimo_7seg[2]~output\, setimo_7seg[2]~output, mips_multi, 1
instance = comp, \setimo_7seg[3]~output\, setimo_7seg[3]~output, mips_multi, 1
instance = comp, \setimo_7seg[4]~output\, setimo_7seg[4]~output, mips_multi, 1
instance = comp, \setimo_7seg[5]~output\, setimo_7seg[5]~output, mips_multi, 1
instance = comp, \setimo_7seg[6]~output\, setimo_7seg[6]~output, mips_multi, 1
instance = comp, \setimo_7seg[7]~output\, setimo_7seg[7]~output, mips_multi, 1
instance = comp, \oitavo_7seg[0]~output\, oitavo_7seg[0]~output, mips_multi, 1
instance = comp, \oitavo_7seg[1]~output\, oitavo_7seg[1]~output, mips_multi, 1
instance = comp, \oitavo_7seg[2]~output\, oitavo_7seg[2]~output, mips_multi, 1
instance = comp, \oitavo_7seg[3]~output\, oitavo_7seg[3]~output, mips_multi, 1
instance = comp, \oitavo_7seg[4]~output\, oitavo_7seg[4]~output, mips_multi, 1
instance = comp, \oitavo_7seg[5]~output\, oitavo_7seg[5]~output, mips_multi, 1
instance = comp, \oitavo_7seg[6]~output\, oitavo_7seg[6]~output, mips_multi, 1
instance = comp, \oitavo_7seg[7]~output\, oitavo_7seg[7]~output, mips_multi, 1
instance = comp, \clk_rom~input\, clk_rom~input, mips_multi, 1
instance = comp, \clk_rom~inputclkctrl\, clk_rom~inputclkctrl, mips_multi, 1
instance = comp, \ir|sr_out[0]\, ir|sr_out[0], mips_multi, 1
instance = comp, \pc|sr_out[5]~22\, pc|sr_out[5]~22, mips_multi, 1
instance = comp, \bcoreg|regB[1]~110\, bcoreg|regB[1]~110, mips_multi, 1
instance = comp, \rgB|sr_out[1]\, rgB|sr_out[1], mips_multi, 1
instance = comp, \ctr_mips|pstate.fetch_st~_wirecell\, ctr_mips|pstate.fetch_st~_wirecell, mips_multi, 1
instance = comp, \clk~input\, clk~input, mips_multi, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[44]~feeder\, bcoreg|breg32_rtl_1_bypass[44]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[44]\, bcoreg|breg32_rtl_1_bypass[44], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[46]~feeder\, bcoreg|breg32_rtl_1_bypass[46]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[46]\, bcoreg|breg32_rtl_1_bypass[46], mips_multi, 1
instance = comp, \rdm|sr_out[17]\, rdm|sr_out[17], mips_multi, 1
instance = comp, \breg_data_mux|m_out[17]~14\, breg_data_mux|m_out[17]~14, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[45]\, bcoreg|breg32_rtl_1_bypass[45], mips_multi, 1
instance = comp, \ctr_mips|Selector2~0\, ctr_mips|Selector2~0, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[48]~feeder\, bcoreg|breg32_rtl_1_bypass[48]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[48]\, bcoreg|breg32_rtl_1_bypass[48], mips_multi, 1
instance = comp, \actr|Equal5~1\, actr|Equal5~1, mips_multi, 1
instance = comp, \rst~input\, rst~input, mips_multi, 1
instance = comp, \rst~inputclkctrl\, rst~inputclkctrl, mips_multi, 1
instance = comp, \ctr_mips|pstate.writereg_st\, ctr_mips|pstate.writereg_st, mips_multi, 1
instance = comp, \mux_reg_add|m_out[1]~1\, mux_reg_add|m_out[1]~1, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[3]\, bcoreg|breg32_rtl_1_bypass[3], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[2]\, bcoreg|breg32_rtl_1_bypass[2], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[4]\, bcoreg|breg32_rtl_1_bypass[4], mips_multi, 1
instance = comp, \bcoreg|breg32~41\, bcoreg|breg32~41, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[18]~feeder\, bcoreg|breg32_rtl_1_bypass[18]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[18]\, bcoreg|breg32_rtl_1_bypass[18], mips_multi, 1
instance = comp, \bcoreg|regB[3]~83\, bcoreg|regB[3]~83, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[20]~feeder\, bcoreg|breg32_rtl_1_bypass[20]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[20]\, bcoreg|breg32_rtl_1_bypass[20], mips_multi, 1
instance = comp, \breg_data_mux|m_out[4]~27\, breg_data_mux|m_out[4]~27, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[19]\, bcoreg|breg32_rtl_1_bypass[19], mips_multi, 1
instance = comp, \breg_data_mux|m_out[5]~26\, breg_data_mux|m_out[5]~26, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[21]\, bcoreg|breg32_rtl_1_bypass[21], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[24]~feeder\, bcoreg|breg32_rtl_1_bypass[24]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[24]\, bcoreg|breg32_rtl_1_bypass[24], mips_multi, 1
instance = comp, \bcoreg|regB[7]~105\, bcoreg|regB[7]~105, mips_multi, 1
instance = comp, \rgB|sr_out[7]\, rgB|sr_out[7], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[28]~feeder\, bcoreg|breg32_rtl_1_bypass[28]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[28]\, bcoreg|breg32_rtl_1_bypass[28], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[22]~feeder\, bcoreg|breg32_rtl_0_bypass[22]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[22]\, bcoreg|breg32_rtl_0_bypass[22], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[21]\, bcoreg|breg32_rtl_0_bypass[21], mips_multi, 1
instance = comp, \ir|sr_out[15]\, ir|sr_out[15], mips_multi, 1
instance = comp, \mux_reg_add|m_out[4]~4\, mux_reg_add|m_out[4]~4, mips_multi, 1
instance = comp, \ctr_mips|WideOr0~0\, ctr_mips|WideOr0~0, mips_multi, 1
instance = comp, \mux_ulaB|m_out[31]~28\, mux_ulaB|m_out[31]~28, mips_multi, 1
instance = comp, \ir|sr_out[21]\, ir|sr_out[21], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[58]~feeder\, bcoreg|breg32_rtl_1_bypass[58]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[58]\, bcoreg|breg32_rtl_1_bypass[58], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[60]~feeder\, bcoreg|breg32_rtl_1_bypass[60]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[60]\, bcoreg|breg32_rtl_1_bypass[60], mips_multi, 1
instance = comp, \pc|sr_out[24]~3\, pc|sr_out[24]~3, mips_multi, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, mips_multi, 1
instance = comp, \rdm|sr_out[9]~feeder\, rdm|sr_out[9]~feeder, mips_multi, 1
instance = comp, \rdm|sr_out[9]\, rdm|sr_out[9], mips_multi, 1
instance = comp, \ir|sr_out[25]~feeder\, ir|sr_out[25]~feeder, mips_multi, 1
instance = comp, \ir|sr_out[25]\, ir|sr_out[25], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[10]\, bcoreg|breg32_rtl_0_bypass[10], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[9]\, bcoreg|breg32_rtl_0_bypass[9], mips_multi, 1
instance = comp, \bcoreg|breg32~40\, bcoreg|breg32~40, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[3]\, bcoreg|breg32_rtl_0_bypass[3], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[4]\, bcoreg|breg32_rtl_0_bypass[4], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[1]~feeder\, bcoreg|breg32_rtl_0_bypass[1]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[1]\, bcoreg|breg32_rtl_0_bypass[1], mips_multi, 1
instance = comp, \bcoreg|breg32~38\, bcoreg|breg32~38, mips_multi, 1
instance = comp, \bcoreg|breg32~45\, bcoreg|breg32~45, mips_multi, 1
instance = comp, \rdm|sr_out[2]~feeder\, rdm|sr_out[2]~feeder, mips_multi, 1
instance = comp, \rdm|sr_out[2]\, rdm|sr_out[2], mips_multi, 1
instance = comp, \regULA|sr_out[2]\, regULA|sr_out[2], mips_multi, 1
instance = comp, \breg_data_mux|m_out[2]~29\, breg_data_mux|m_out[2]~29, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[15]\, bcoreg|breg32_rtl_0_bypass[15], mips_multi, 1
instance = comp, \rdm|sr_out[3]\, rdm|sr_out[3], mips_multi, 1
instance = comp, \regULA|sr_out[3]~feeder\, regULA|sr_out[3]~feeder, mips_multi, 1
instance = comp, \regULA|sr_out[3]\, regULA|sr_out[3], mips_multi, 1
instance = comp, \breg_data_mux|m_out[3]~28\, breg_data_mux|m_out[3]~28, mips_multi, 1
instance = comp, \rdm|sr_out[7]~feeder\, rdm|sr_out[7]~feeder, mips_multi, 1
instance = comp, \rdm|sr_out[7]\, rdm|sr_out[7], mips_multi, 1
instance = comp, \breg_data_mux|m_out[7]~24\, breg_data_mux|m_out[7]~24, mips_multi, 1
instance = comp, \rdm|sr_out[10]\, rdm|sr_out[10], mips_multi, 1
instance = comp, \breg_data_mux|m_out[10]~21\, breg_data_mux|m_out[10]~21, mips_multi, 1
instance = comp, \rdm|sr_out[11]~feeder\, rdm|sr_out[11]~feeder, mips_multi, 1
instance = comp, \rdm|sr_out[11]\, rdm|sr_out[11], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[14]~feeder\, bcoreg|breg32_rtl_0_bypass[14]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[14]\, bcoreg|breg32_rtl_0_bypass[14], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[13]\, bcoreg|breg32_rtl_0_bypass[13], mips_multi, 1
instance = comp, \ctr_mips|s_aluBin[0]\, ctr_mips|s_aluBin[0], mips_multi, 1
instance = comp, \mux_ulaB|m_out[17]~31\, mux_ulaB|m_out[17]~31, mips_multi, 1
instance = comp, \mux_ulaB|m_out[17]~32\, mux_ulaB|m_out[17]~32, mips_multi, 1
instance = comp, \mux_ulaB|m_out[16]~33\, mux_ulaB|m_out[16]~33, mips_multi, 1
instance = comp, \mux_ulaB|m_out[16]~79\, mux_ulaB|m_out[16]~79, mips_multi, 1
instance = comp, \alu|ShiftRight0~27\, alu|ShiftRight0~27, mips_multi, 1
instance = comp, \alu|ShiftRight0~28\, alu|ShiftRight0~28, mips_multi, 1
instance = comp, \alu|Mux19~9\, alu|Mux19~9, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[33]~feeder\, bcoreg|breg32_rtl_1_bypass[33]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[33]\, bcoreg|breg32_rtl_1_bypass[33], mips_multi, 1
instance = comp, \mux_ulaB|Equal2~0\, mux_ulaB|Equal2~0, mips_multi, 1
instance = comp, \alu|Mux18~10\, alu|Mux18~10, mips_multi, 1
instance = comp, \mux_ulaB|m_out[0]~65\, mux_ulaB|m_out[0]~65, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[11]~feeder\, bcoreg|breg32_rtl_0_bypass[11]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[11]\, bcoreg|breg32_rtl_0_bypass[11], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[12]~feeder\, bcoreg|breg32_rtl_0_bypass[12]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[12]\, bcoreg|breg32_rtl_0_bypass[12], mips_multi, 1
instance = comp, \actr|alu_ctr~0\, actr|alu_ctr~0, mips_multi, 1
instance = comp, \actr|alu_ctr~3\, actr|alu_ctr~3, mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[1]~37\, mux_ulaA_shift|m_out[1]~37, mips_multi, 1
instance = comp, \alu|ShiftRight0~35\, alu|ShiftRight0~35, mips_multi, 1
instance = comp, \alu|ShiftRight1~41\, alu|ShiftRight1~41, mips_multi, 1
instance = comp, \alu|ShiftRight1~38\, alu|ShiftRight1~38, mips_multi, 1
instance = comp, \alu|ShiftRight1~34\, alu|ShiftRight1~34, mips_multi, 1
instance = comp, \alu|ShiftRight1~39\, alu|ShiftRight1~39, mips_multi, 1
instance = comp, \alu|ShiftRight0~68\, alu|ShiftRight0~68, mips_multi, 1
instance = comp, \alu|Mux17~10\, alu|Mux17~10, mips_multi, 1
instance = comp, \pc|sr_out[14]~13\, pc|sr_out[14]~13, mips_multi, 1
instance = comp, \rdm|sr_out[21]~feeder\, rdm|sr_out[21]~feeder, mips_multi, 1
instance = comp, \rdm|sr_out[21]\, rdm|sr_out[21], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[74]~feeder\, bcoreg|breg32_rtl_1_bypass[74]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[74]\, bcoreg|breg32_rtl_1_bypass[74], mips_multi, 1
instance = comp, \rdm|sr_out[31]~feeder\, rdm|sr_out[31]~feeder, mips_multi, 1
instance = comp, \rdm|sr_out[31]\, rdm|sr_out[31], mips_multi, 1
instance = comp, \breg_data_mux|m_out[31]~0\, breg_data_mux|m_out[31]~0, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[73]\, bcoreg|breg32_rtl_1_bypass[73], mips_multi, 1
instance = comp, \mux_ulaB|m_out[15]~34\, mux_ulaB|m_out[15]~34, mips_multi, 1
instance = comp, \mux_ulaB|m_out[15]~35\, mux_ulaB|m_out[15]~35, mips_multi, 1
instance = comp, \alu|Mux16~7\, alu|Mux16~7, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[68]~feeder\, bcoreg|breg32_rtl_1_bypass[68]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[68]\, bcoreg|breg32_rtl_1_bypass[68], mips_multi, 1
instance = comp, \bcoreg|regB[28]~51\, bcoreg|regB[28]~51, mips_multi, 1
instance = comp, \alu|Mux2~0\, alu|Mux2~0, mips_multi, 1
instance = comp, \alu|Mux31~17\, alu|Mux31~17, mips_multi, 1
instance = comp, \alu|ShiftLeft0~118\, alu|ShiftLeft0~118, mips_multi, 1
instance = comp, \alu|ShiftLeft0~119\, alu|ShiftLeft0~119, mips_multi, 1
instance = comp, \alu|Mux3~2\, alu|Mux3~2, mips_multi, 1
instance = comp, \alu|ShiftLeft0~108\, alu|ShiftLeft0~108, mips_multi, 1
instance = comp, \alu|ShiftLeft0~107\, alu|ShiftLeft0~107, mips_multi, 1
instance = comp, \alu|ShiftLeft0~109\, alu|ShiftLeft0~109, mips_multi, 1
instance = comp, \alu|ShiftLeft0~92\, alu|ShiftLeft0~92, mips_multi, 1
instance = comp, \mux_ulaB|m_out[18]~78\, mux_ulaB|m_out[18]~78, mips_multi, 1
instance = comp, \alu|ShiftLeft0~91\, alu|ShiftLeft0~91, mips_multi, 1
instance = comp, \alu|ShiftLeft0~93\, alu|ShiftLeft0~93, mips_multi, 1
instance = comp, \alu|ShiftLeft0~75\, alu|ShiftLeft0~75, mips_multi, 1
instance = comp, \alu|ShiftLeft0~76\, alu|ShiftLeft0~76, mips_multi, 1
instance = comp, \alu|ShiftLeft0~94\, alu|ShiftLeft0~94, mips_multi, 1
instance = comp, \alu|Mux3~3\, alu|Mux3~3, mips_multi, 1
instance = comp, \alu|Mux3~4\, alu|Mux3~4, mips_multi, 1
instance = comp, \alu|Mux3~6\, alu|Mux3~6, mips_multi, 1
instance = comp, \alu|Mux28~4\, alu|Mux28~4, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[70]~feeder\, bcoreg|breg32_rtl_1_bypass[70]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[70]\, bcoreg|breg32_rtl_1_bypass[70], mips_multi, 1
instance = comp, \mux_ulaB|m_out[29]~67\, mux_ulaB|m_out[29]~67, mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[4]~28\, mux_ulaA_shift|m_out[4]~28, mips_multi, 1
instance = comp, \alu|Mux2~1\, alu|Mux2~1, mips_multi, 1
instance = comp, \alu|Mux2~2\, alu|Mux2~2, mips_multi, 1
instance = comp, \alu|Mux2~7\, alu|Mux2~7, mips_multi, 1
instance = comp, \alu|ShiftLeft0~120\, alu|ShiftLeft0~120, mips_multi, 1
instance = comp, \alu|Mux2~3\, alu|Mux2~3, mips_multi, 1
instance = comp, \alu|Mux2~4\, alu|Mux2~4, mips_multi, 1
instance = comp, \alu|ShiftLeft0~110\, alu|ShiftLeft0~110, mips_multi, 1
instance = comp, \alu|ShiftLeft0~112\, alu|ShiftLeft0~112, mips_multi, 1
instance = comp, \alu|ShiftLeft0~95\, alu|ShiftLeft0~95, mips_multi, 1
instance = comp, \alu|ShiftLeft0~97\, alu|ShiftLeft0~97, mips_multi, 1
instance = comp, \alu|ShiftLeft0~80\, alu|ShiftLeft0~80, mips_multi, 1
instance = comp, \alu|ShiftLeft0~81\, alu|ShiftLeft0~81, mips_multi, 1
instance = comp, \alu|ShiftLeft0~98\, alu|ShiftLeft0~98, mips_multi, 1
instance = comp, \alu|Mux2~5\, alu|Mux2~5, mips_multi, 1
instance = comp, \alu|Mux2~6\, alu|Mux2~6, mips_multi, 1
instance = comp, \alu|Mux2~8\, alu|Mux2~8, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[72]~feeder\, bcoreg|breg32_rtl_1_bypass[72]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[72]\, bcoreg|breg32_rtl_1_bypass[72], mips_multi, 1
instance = comp, \rdm|sr_out[30]\, rdm|sr_out[30], mips_multi, 1
instance = comp, \breg_data_mux|m_out[30]~1\, breg_data_mux|m_out[30]~1, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[71]\, bcoreg|breg32_rtl_1_bypass[71], mips_multi, 1
instance = comp, \alu|Mux28~8\, alu|Mux28~8, mips_multi, 1
instance = comp, \alu|Mux28~2\, alu|Mux28~2, mips_multi, 1
instance = comp, \alu|ShiftRight0~80\, alu|ShiftRight0~80, mips_multi, 1
instance = comp, \alu|ShiftRight0~81\, alu|ShiftRight0~81, mips_multi, 1
instance = comp, \alu|Mux28~6\, alu|Mux28~6, mips_multi, 1
instance = comp, \mux_ulaB|m_out[27]~69\, mux_ulaB|m_out[27]~69, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[65]\, bcoreg|breg32_rtl_0_bypass[65], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[66]~feeder\, bcoreg|breg32_rtl_0_bypass[66]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[66]\, bcoreg|breg32_rtl_0_bypass[66], mips_multi, 1
instance = comp, \bcoreg|regA[27]~57\, bcoreg|regA[27]~57, mips_multi, 1
instance = comp, \bcoreg|regA[27]~93\, bcoreg|regA[27]~93, mips_multi, 1
instance = comp, \rgA|sr_out[27]\, rgA|sr_out[27], mips_multi, 1
instance = comp, \pc|sr_out[27]~0\, pc|sr_out[27]~0, mips_multi, 1
instance = comp, \ctr_mips|nstate.jump_ex_st~0\, ctr_mips|nstate.jump_ex_st~0, mips_multi, 1
instance = comp, \ctr_mips|pstate.jump_ex_st\, ctr_mips|pstate.jump_ex_st, mips_multi, 1
instance = comp, \pc|sr_out[0]~49\, pc|sr_out[0]~49, mips_multi, 1
instance = comp, \pc|sr_out~44\, pc|sr_out~44, mips_multi, 1
instance = comp, \pc|sr_out[28]~42\, pc|sr_out[28]~42, mips_multi, 1
instance = comp, \pc|sr_out[28]~45\, pc|sr_out[28]~45, mips_multi, 1
instance = comp, \pc|sr_out[31]\, pc|sr_out[31], mips_multi, 1
instance = comp, \ctr_mips|WideOr1~0\, ctr_mips|WideOr1~0, mips_multi, 1
instance = comp, \ctr_mips|WideOr1\, ctr_mips|WideOr1, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[73]~feeder\, bcoreg|breg32_rtl_0_bypass[73]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[73]\, bcoreg|breg32_rtl_0_bypass[73], mips_multi, 1
instance = comp, \bcoreg|Equal0~1\, bcoreg|Equal0~1, mips_multi, 1
instance = comp, \bcoreg|regA[31]~53\, bcoreg|regA[31]~53, mips_multi, 1
instance = comp, \rgA|sr_out[31]\, rgA|sr_out[31], mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[31]~0\, mux_ulaA_shift|m_out[31]~0, mips_multi, 1
instance = comp, \alu|Mux0~0\, alu|Mux0~0, mips_multi, 1
instance = comp, \alu|Mux0~7\, alu|Mux0~7, mips_multi, 1
instance = comp, \alu|ShiftRight0~89\, alu|ShiftRight0~89, mips_multi, 1
instance = comp, \alu|Mux0~8\, alu|Mux0~8, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[38]~feeder\, bcoreg|breg32_rtl_1_bypass[38]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[38]\, bcoreg|breg32_rtl_1_bypass[38], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[37]\, bcoreg|breg32_rtl_1_bypass[37], mips_multi, 1
instance = comp, \bcoreg|regB[13]~71\, bcoreg|regB[13]~71, mips_multi, 1
instance = comp, \bcoreg|regB[13]~101\, bcoreg|regB[13]~101, mips_multi, 1
instance = comp, \rgB|sr_out[13]\, rgB|sr_out[13], mips_multi, 1
instance = comp, \mux_ulaB|m_out[13]~38\, mux_ulaB|m_out[13]~38, mips_multi, 1
instance = comp, \mux_ulaB|m_out[13]~39\, mux_ulaB|m_out[13]~39, mips_multi, 1
instance = comp, \alu|ShiftLeft0~70\, alu|ShiftLeft0~70, mips_multi, 1
instance = comp, \alu|ShiftLeft0~71\, alu|ShiftLeft0~71, mips_multi, 1
instance = comp, \alu|ShiftLeft0~72\, alu|ShiftLeft0~72, mips_multi, 1
instance = comp, \alu|ShiftLeft0~124\, alu|ShiftLeft0~124, mips_multi, 1
instance = comp, \alu|ShiftLeft0~88\, alu|ShiftLeft0~88, mips_multi, 1
instance = comp, \alu|ShiftLeft0~87\, alu|ShiftLeft0~87, mips_multi, 1
instance = comp, \alu|ShiftLeft0~89\, alu|ShiftLeft0~89, mips_multi, 1
instance = comp, \alu|ShiftLeft0~104\, alu|ShiftLeft0~104, mips_multi, 1
instance = comp, \alu|ShiftLeft0~103\, alu|ShiftLeft0~103, mips_multi, 1
instance = comp, \alu|ShiftLeft0~105\, alu|ShiftLeft0~105, mips_multi, 1
instance = comp, \alu|ShiftLeft0~106\, alu|ShiftLeft0~106, mips_multi, 1
instance = comp, \alu|Mux0~4\, alu|Mux0~4, mips_multi, 1
instance = comp, \alu|Mux0~5\, alu|Mux0~5, mips_multi, 1
instance = comp, \alu|Mux0~6\, alu|Mux0~6, mips_multi, 1
instance = comp, \alu|Mux0~9\, alu|Mux0~9, mips_multi, 1
instance = comp, \alu|Mux0~10\, alu|Mux0~10, mips_multi, 1
instance = comp, \mux_ulaB|m_out[30]~66\, mux_ulaB|m_out[30]~66, mips_multi, 1
instance = comp, \mux_ulaB|m_out[28]~68\, mux_ulaB|m_out[28]~68, mips_multi, 1
instance = comp, \mux_ulaB|m_out[26]~70\, mux_ulaB|m_out[26]~70, mips_multi, 1
instance = comp, \alu|Mux4~4\, alu|Mux4~4, mips_multi, 1
instance = comp, \alu|ShiftLeft0~43\, alu|ShiftLeft0~43, mips_multi, 1
instance = comp, \alu|ShiftLeft0~47\, alu|ShiftLeft0~47, mips_multi, 1
instance = comp, \alu|ShiftRight1~94\, alu|ShiftRight1~94, mips_multi, 1
instance = comp, \bcoreg|regB[12]~102\, bcoreg|regB[12]~102, mips_multi, 1
instance = comp, \rgB|sr_out[12]\, rgB|sr_out[12], mips_multi, 1
instance = comp, \mem|altsyncram_component|auto_generated|ram_block1a0\, mem|altsyncram_component|auto_generated|ram_block1a0, mips_multi, 1
instance = comp, \ir|sr_out[8]\, ir|sr_out[8], mips_multi, 1
instance = comp, \mux_ulaB|m_out[10]~44\, mux_ulaB|m_out[10]~44, mips_multi, 1
instance = comp, \mux_ulaB|m_out[10]~45\, mux_ulaB|m_out[10]~45, mips_multi, 1
instance = comp, \mux_ulaB|m_out[12]~41\, mux_ulaB|m_out[12]~41, mips_multi, 1
instance = comp, \alu|ShiftLeft0~56\, alu|ShiftLeft0~56, mips_multi, 1
instance = comp, \alu|ShiftLeft0~60\, alu|ShiftLeft0~60, mips_multi, 1
instance = comp, \alu|ShiftLeft0~61\, alu|ShiftLeft0~61, mips_multi, 1
instance = comp, \alu|ShiftLeft0~82\, alu|ShiftLeft0~82, mips_multi, 1
instance = comp, \alu|Mux6~2\, alu|Mux6~2, mips_multi, 1
instance = comp, \alu|Mux6~3\, alu|Mux6~3, mips_multi, 1
instance = comp, \alu|Mux6~8\, alu|Mux6~8, mips_multi, 1
instance = comp, \alu|ShiftRight0~73\, alu|ShiftRight0~73, mips_multi, 1
instance = comp, \alu|ShiftRight1~32\, alu|ShiftRight1~32, mips_multi, 1
instance = comp, \alu|ShiftRight0~16\, alu|ShiftRight0~16, mips_multi, 1
instance = comp, \alu|ShiftRight0~41\, alu|ShiftRight0~41, mips_multi, 1
instance = comp, \alu|ShiftRight0~43\, alu|ShiftRight0~43, mips_multi, 1
instance = comp, \alu|ShiftRight0~78\, alu|ShiftRight0~78, mips_multi, 1
instance = comp, \alu|Mux9~6\, alu|Mux9~6, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[57]\, bcoreg|breg32_rtl_0_bypass[57], mips_multi, 1
instance = comp, \bcoreg|regA[23]~61\, bcoreg|regA[23]~61, mips_multi, 1
instance = comp, \bcoreg|regA[23]~97\, bcoreg|regA[23]~97, mips_multi, 1
instance = comp, \rgA|sr_out[23]\, rgA|sr_out[23], mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[23]~8\, mux_ulaA_shift|m_out[23]~8, mips_multi, 1
instance = comp, \mux_ulaB|m_out[22]~74\, mux_ulaB|m_out[22]~74, mips_multi, 1
instance = comp, \mux_ulaB|m_out[21]~75\, mux_ulaB|m_out[21]~75, mips_multi, 1
instance = comp, \pc|sr_out[20]~7\, pc|sr_out[20]~7, mips_multi, 1
instance = comp, \ir|sr_out[18]\, ir|sr_out[18], mips_multi, 1
instance = comp, \pc|sr_out[20]\, pc|sr_out[20], mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[20]~11\, mux_ulaA_shift|m_out[20]~11, mips_multi, 1
instance = comp, \mux_ulaB|m_out[19]~77\, mux_ulaB|m_out[19]~77, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[47]~feeder\, bcoreg|breg32_rtl_0_bypass[47]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[47]\, bcoreg|breg32_rtl_0_bypass[47], mips_multi, 1
instance = comp, \bcoreg|regA[18]~67\, bcoreg|regA[18]~67, mips_multi, 1
instance = comp, \rgA|sr_out[18]\, rgA|sr_out[18], mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[18]~13\, mux_ulaA_shift|m_out[18]~13, mips_multi, 1
instance = comp, \alu|Mux14~2\, alu|Mux14~2, mips_multi, 1
instance = comp, \alu|Mux9~4\, alu|Mux9~4, mips_multi, 1
instance = comp, \alu|ShiftLeft0~83\, alu|ShiftLeft0~83, mips_multi, 1
instance = comp, \alu|Mux9~5\, alu|Mux9~5, mips_multi, 1
instance = comp, \alu|Mux9~17\, alu|Mux9~17, mips_multi, 1
instance = comp, \alu|Mux14~3\, alu|Mux14~3, mips_multi, 1
instance = comp, \alu|Mux14~4\, alu|Mux14~4, mips_multi, 1
instance = comp, \alu|Mux14~5\, alu|Mux14~5, mips_multi, 1
instance = comp, \alu|Mux9~7\, alu|Mux9~7, mips_multi, 1
instance = comp, \pc|sr_out[13]~14\, pc|sr_out[13]~14, mips_multi, 1
instance = comp, \pc|sr_out[13]\, pc|sr_out[13], mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[13]~18\, mux_ulaA_shift|m_out[13]~18, mips_multi, 1
instance = comp, \pc|sr_out[11]~16\, pc|sr_out[11]~16, mips_multi, 1
instance = comp, \pc|sr_out[11]\, pc|sr_out[11], mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[11]~20\, mux_ulaA_shift|m_out[11]~20, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[29]\, bcoreg|breg32_rtl_0_bypass[29], mips_multi, 1
instance = comp, \bcoreg|regA[9]~78\, bcoreg|regA[9]~78, mips_multi, 1
instance = comp, \bcoreg|regA[9]~108\, bcoreg|regA[9]~108, mips_multi, 1
instance = comp, \rgA|sr_out[9]\, rgA|sr_out[9], mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[9]~22\, mux_ulaA_shift|m_out[9]~22, mips_multi, 1
instance = comp, \ir|sr_out[6]\, ir|sr_out[6], mips_multi, 1
instance = comp, \mux_ulaB|m_out[8]~48\, mux_ulaB|m_out[8]~48, mips_multi, 1
instance = comp, \mux_ulaB|m_out[8]~49\, mux_ulaB|m_out[8]~49, mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[7]~24\, mux_ulaA_shift|m_out[7]~24, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[23]~feeder\, bcoreg|breg32_rtl_0_bypass[23]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[23]\, bcoreg|breg32_rtl_0_bypass[23], mips_multi, 1
instance = comp, \bcoreg|regA[6]~82\, bcoreg|regA[6]~82, mips_multi, 1
instance = comp, \rgA|sr_out[6]\, rgA|sr_out[6], mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[6]~25\, mux_ulaA_shift|m_out[6]~25, mips_multi, 1
instance = comp, \mux_ulaB|m_out[5]~54\, mux_ulaB|m_out[5]~54, mips_multi, 1
instance = comp, \mux_ulaB|m_out[5]~55\, mux_ulaB|m_out[5]~55, mips_multi, 1
instance = comp, \mux_ulaB|m_out[4]~56\, mux_ulaB|m_out[4]~56, mips_multi, 1
instance = comp, \mux_ulaB|m_out[4]~57\, mux_ulaB|m_out[4]~57, mips_multi, 1
instance = comp, \mux_ulaB|m_out[3]~58\, mux_ulaB|m_out[3]~58, mips_multi, 1
instance = comp, \mux_ulaB|m_out[3]~59\, mux_ulaB|m_out[3]~59, mips_multi, 1
instance = comp, \mux_ulaB|m_out[2]~60\, mux_ulaB|m_out[2]~60, mips_multi, 1
instance = comp, \mux_ulaB|m_out[2]~61\, mux_ulaB|m_out[2]~61, mips_multi, 1
instance = comp, \mux_ulaB|m_out[1]~62\, mux_ulaB|m_out[1]~62, mips_multi, 1
instance = comp, \mux_ulaB|m_out[0]~63\, mux_ulaB|m_out[0]~63, mips_multi, 1
instance = comp, \alu|tmp[0]~0\, alu|tmp[0]~0, mips_multi, 1
instance = comp, \alu|tmp[2]~4\, alu|tmp[2]~4, mips_multi, 1
instance = comp, \alu|tmp[3]~6\, alu|tmp[3]~6, mips_multi, 1
instance = comp, \alu|tmp[8]~16\, alu|tmp[8]~16, mips_multi, 1
instance = comp, \alu|tmp[9]~18\, alu|tmp[9]~18, mips_multi, 1
instance = comp, \alu|tmp[10]~20\, alu|tmp[10]~20, mips_multi, 1
instance = comp, \alu|tmp[11]~22\, alu|tmp[11]~22, mips_multi, 1
instance = comp, \alu|tmp[12]~24\, alu|tmp[12]~24, mips_multi, 1
instance = comp, \alu|tmp[13]~26\, alu|tmp[13]~26, mips_multi, 1
instance = comp, \alu|tmp[17]~34\, alu|tmp[17]~34, mips_multi, 1
instance = comp, \alu|Mux14~6\, alu|Mux14~6, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[43]\, bcoreg|breg32_rtl_0_bypass[43], mips_multi, 1
instance = comp, \bcoreg|regA[16]~71\, bcoreg|regA[16]~71, mips_multi, 1
instance = comp, \rgA|sr_out[16]\, rgA|sr_out[16], mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[16]~15\, mux_ulaA_shift|m_out[16]~15, mips_multi, 1
instance = comp, \mux_ulaB|m_out[14]~37\, mux_ulaB|m_out[14]~37, mips_multi, 1
instance = comp, \pc|sr_out[12]~15\, pc|sr_out[12]~15, mips_multi, 1
instance = comp, \pc|sr_out[12]\, pc|sr_out[12], mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[12]~19\, mux_ulaA_shift|m_out[12]~19, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[31]\, bcoreg|breg32_rtl_0_bypass[31], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[32]~feeder\, bcoreg|breg32_rtl_0_bypass[32]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[32]\, bcoreg|breg32_rtl_0_bypass[32], mips_multi, 1
instance = comp, \bcoreg|regA[10]~77\, bcoreg|regA[10]~77, mips_multi, 1
instance = comp, \bcoreg|regA[10]~107\, bcoreg|regA[10]~107, mips_multi, 1
instance = comp, \rgA|sr_out[10]\, rgA|sr_out[10], mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[10]~21\, mux_ulaA_shift|m_out[10]~21, mips_multi, 1
instance = comp, \mux_ulaB|m_out[9]~46\, mux_ulaB|m_out[9]~46, mips_multi, 1
instance = comp, \mux_ulaB|m_out[9]~47\, mux_ulaB|m_out[9]~47, mips_multi, 1
instance = comp, \mux_ulaB|m_out[6]~52\, mux_ulaB|m_out[6]~52, mips_multi, 1
instance = comp, \mux_ulaB|m_out[6]~53\, mux_ulaB|m_out[6]~53, mips_multi, 1
instance = comp, \alu|Add1~0\, alu|Add1~0, mips_multi, 1
instance = comp, \alu|Add1~4\, alu|Add1~4, mips_multi, 1
instance = comp, \alu|Add1~6\, alu|Add1~6, mips_multi, 1
instance = comp, \alu|Add1~10\, alu|Add1~10, mips_multi, 1
instance = comp, \alu|Add1~12\, alu|Add1~12, mips_multi, 1
instance = comp, \alu|Add1~16\, alu|Add1~16, mips_multi, 1
instance = comp, \alu|Add1~18\, alu|Add1~18, mips_multi, 1
instance = comp, \alu|Add1~20\, alu|Add1~20, mips_multi, 1
instance = comp, \alu|Add1~22\, alu|Add1~22, mips_multi, 1
instance = comp, \alu|Add1~24\, alu|Add1~24, mips_multi, 1
instance = comp, \alu|Add1~26\, alu|Add1~26, mips_multi, 1
instance = comp, \alu|Add1~28\, alu|Add1~28, mips_multi, 1
instance = comp, \alu|Add1~30\, alu|Add1~30, mips_multi, 1
instance = comp, \alu|Add1~32\, alu|Add1~32, mips_multi, 1
instance = comp, \alu|Add1~34\, alu|Add1~34, mips_multi, 1
instance = comp, \alu|ShiftRight1~31\, alu|ShiftRight1~31, mips_multi, 1
instance = comp, \alu|ShiftRight1~33\, alu|ShiftRight1~33, mips_multi, 1
instance = comp, \alu|ShiftRight1~35\, alu|ShiftRight1~35, mips_multi, 1
instance = comp, \alu|ShiftRight1~36\, alu|ShiftRight1~36, mips_multi, 1
instance = comp, \alu|ShiftRight1~29\, alu|ShiftRight1~29, mips_multi, 1
instance = comp, \alu|ShiftRight1~37\, alu|ShiftRight1~37, mips_multi, 1
instance = comp, \alu|Mux14~7\, alu|Mux14~7, mips_multi, 1
instance = comp, \alu|Mux14~8\, alu|Mux14~8, mips_multi, 1
instance = comp, \alu|Mux14~9\, alu|Mux14~9, mips_multi, 1
instance = comp, \alu|Mux14~11\, alu|Mux14~11, mips_multi, 1
instance = comp, \pc|sr_out[17]~10\, pc|sr_out[17]~10, mips_multi, 1
instance = comp, \pc|sr_out[17]\, pc|sr_out[17], mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[17]~14\, mux_ulaA_shift|m_out[17]~14, mips_multi, 1
instance = comp, \alu|Add1~36\, alu|Add1~36, mips_multi, 1
instance = comp, \alu|Add1~38\, alu|Add1~38, mips_multi, 1
instance = comp, \alu|Add1~40\, alu|Add1~40, mips_multi, 1
instance = comp, \alu|Add1~42\, alu|Add1~42, mips_multi, 1
instance = comp, \alu|Add1~44\, alu|Add1~44, mips_multi, 1
instance = comp, \alu|Add1~46\, alu|Add1~46, mips_multi, 1
instance = comp, \alu|Add1~48\, alu|Add1~48, mips_multi, 1
instance = comp, \alu|Add1~50\, alu|Add1~50, mips_multi, 1
instance = comp, \alu|ShiftRight1~87\, alu|ShiftRight1~87, mips_multi, 1
instance = comp, \alu|Mux6~5\, alu|Mux6~5, mips_multi, 1
instance = comp, \mux_ulaB|m_out[24]~72\, mux_ulaB|m_out[24]~72, mips_multi, 1
instance = comp, \mux_ulaB|m_out[20]~76\, mux_ulaB|m_out[20]~76, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[50]~feeder\, bcoreg|breg32_rtl_0_bypass[50]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[50]\, bcoreg|breg32_rtl_0_bypass[50], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[49]\, bcoreg|breg32_rtl_0_bypass[49], mips_multi, 1
instance = comp, \bcoreg|regA[19]~65\, bcoreg|regA[19]~65, mips_multi, 1
instance = comp, \bcoreg|regA[19]~101\, bcoreg|regA[19]~101, mips_multi, 1
instance = comp, \rgA|sr_out[19]\, rgA|sr_out[19], mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[19]~12\, mux_ulaA_shift|m_out[19]~12, mips_multi, 1
instance = comp, \alu|tmp[18]~36\, alu|tmp[18]~36, mips_multi, 1
instance = comp, \alu|tmp[19]~38\, alu|tmp[19]~38, mips_multi, 1
instance = comp, \alu|tmp[20]~40\, alu|tmp[20]~40, mips_multi, 1
instance = comp, \alu|tmp[21]~42\, alu|tmp[21]~42, mips_multi, 1
instance = comp, \alu|tmp[22]~44\, alu|tmp[22]~44, mips_multi, 1
instance = comp, \alu|tmp[23]~46\, alu|tmp[23]~46, mips_multi, 1
instance = comp, \alu|tmp[24]~48\, alu|tmp[24]~48, mips_multi, 1
instance = comp, \alu|tmp[25]~50\, alu|tmp[25]~50, mips_multi, 1
instance = comp, \alu|Mux6~6\, alu|Mux6~6, mips_multi, 1
instance = comp, \alu|Mux6~7\, alu|Mux6~7, mips_multi, 1
instance = comp, \alu|Mux6~10\, alu|Mux6~10, mips_multi, 1
instance = comp, \alu|Mux6~9\, alu|Mux6~9, mips_multi, 1
instance = comp, \alu|Mux6\, alu|Mux6, mips_multi, 1
instance = comp, \pc|sr_out[25]~2\, pc|sr_out[25]~2, mips_multi, 1
instance = comp, \ir|sr_out[23]\, ir|sr_out[23], mips_multi, 1
instance = comp, \pc|sr_out[25]\, pc|sr_out[25], mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[25]~6\, mux_ulaA_shift|m_out[25]~6, mips_multi, 1
instance = comp, \alu|Add1~52\, alu|Add1~52, mips_multi, 1
instance = comp, \alu|Add1~54\, alu|Add1~54, mips_multi, 1
instance = comp, \alu|Add1~56\, alu|Add1~56, mips_multi, 1
instance = comp, \alu|Add1~58\, alu|Add1~58, mips_multi, 1
instance = comp, \alu|Add1~60\, alu|Add1~60, mips_multi, 1
instance = comp, \alu|Add1~62\, alu|Add1~62, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[69]\, bcoreg|breg32_rtl_0_bypass[69], mips_multi, 1
instance = comp, \bcoreg|regA[29]~55\, bcoreg|regA[29]~55, mips_multi, 1
instance = comp, \bcoreg|regA[29]~91\, bcoreg|regA[29]~91, mips_multi, 1
instance = comp, \rgA|sr_out[29]\, rgA|sr_out[29], mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[29]~2\, mux_ulaA_shift|m_out[29]~2, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[67]\, bcoreg|breg32_rtl_0_bypass[67], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[68]~feeder\, bcoreg|breg32_rtl_0_bypass[68]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[68]\, bcoreg|breg32_rtl_0_bypass[68], mips_multi, 1
instance = comp, \bcoreg|regA[28]~56\, bcoreg|regA[28]~56, mips_multi, 1
instance = comp, \bcoreg|regA[28]~92\, bcoreg|regA[28]~92, mips_multi, 1
instance = comp, \rgA|sr_out[28]\, rgA|sr_out[28], mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[28]~3\, mux_ulaA_shift|m_out[28]~3, mips_multi, 1
instance = comp, \bcoreg|regA[26]~94\, bcoreg|regA[26]~94, mips_multi, 1
instance = comp, \rgA|sr_out[26]\, rgA|sr_out[26], mips_multi, 1
instance = comp, \pc|sr_out[26]~1\, pc|sr_out[26]~1, mips_multi, 1
instance = comp, \pc|sr_out[26]\, pc|sr_out[26], mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[26]~5\, mux_ulaA_shift|m_out[26]~5, mips_multi, 1
instance = comp, \alu|tmp[26]~52\, alu|tmp[26]~52, mips_multi, 1
instance = comp, \alu|tmp[27]~54\, alu|tmp[27]~54, mips_multi, 1
instance = comp, \alu|tmp[28]~56\, alu|tmp[28]~56, mips_multi, 1
instance = comp, \alu|tmp[29]~58\, alu|tmp[29]~58, mips_multi, 1
instance = comp, \alu|tmp[31]~62\, alu|tmp[31]~62, mips_multi, 1
instance = comp, \alu|Mux0~11\, alu|Mux0~11, mips_multi, 1
instance = comp, \alu|Mux0~12\, alu|Mux0~12, mips_multi, 1
instance = comp, \alu|Equal0~0\, alu|Equal0~0, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[71]\, bcoreg|breg32_rtl_0_bypass[71], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[72]~feeder\, bcoreg|breg32_rtl_0_bypass[72]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[72]\, bcoreg|breg32_rtl_0_bypass[72], mips_multi, 1
instance = comp, \bcoreg|regA[30]~54\, bcoreg|regA[30]~54, mips_multi, 1
instance = comp, \bcoreg|regA[30]~90\, bcoreg|regA[30]~90, mips_multi, 1
instance = comp, \rgA|sr_out[30]\, rgA|sr_out[30], mips_multi, 1
instance = comp, \pc|sr_out~46\, pc|sr_out~46, mips_multi, 1
instance = comp, \pc|sr_out[30]\, pc|sr_out[30], mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[30]~1\, mux_ulaA_shift|m_out[30]~1, mips_multi, 1
instance = comp, \alu|Mux1~12\, alu|Mux1~12, mips_multi, 1
instance = comp, \alu|Mux16~1\, alu|Mux16~1, mips_multi, 1
instance = comp, \alu|Mux1~10\, alu|Mux1~10, mips_multi, 1
instance = comp, \alu|Mux1~11\, alu|Mux1~11, mips_multi, 1
instance = comp, \alu|Mux1~13\, alu|Mux1~13, mips_multi, 1
instance = comp, \alu|ShiftLeft0~20\, alu|ShiftLeft0~20, mips_multi, 1
instance = comp, \alu|ShiftLeft0~21\, alu|ShiftLeft0~21, mips_multi, 1
instance = comp, \alu|ShiftLeft0~32\, alu|ShiftLeft0~32, mips_multi, 1
instance = comp, \alu|ShiftLeft0~29\, alu|ShiftLeft0~29, mips_multi, 1
instance = comp, \alu|ShiftLeft0~33\, alu|ShiftLeft0~33, mips_multi, 1
instance = comp, \alu|ShiftLeft0~64\, alu|ShiftLeft0~64, mips_multi, 1
instance = comp, \mux_ulaB|m_out[7]~50\, mux_ulaB|m_out[7]~50, mips_multi, 1
instance = comp, \mux_ulaB|m_out[7]~51\, mux_ulaB|m_out[7]~51, mips_multi, 1
instance = comp, \alu|ShiftLeft0~44\, alu|ShiftLeft0~44, mips_multi, 1
instance = comp, \alu|ShiftLeft0~48\, alu|ShiftLeft0~48, mips_multi, 1
instance = comp, \alu|ShiftLeft0~49\, alu|ShiftLeft0~49, mips_multi, 1
instance = comp, \alu|ShiftLeft0~65\, alu|ShiftLeft0~65, mips_multi, 1
instance = comp, \alu|ShiftLeft0~66\, alu|ShiftLeft0~66, mips_multi, 1
instance = comp, \alu|ShiftLeft0~67\, alu|ShiftLeft0~67, mips_multi, 1
instance = comp, \alu|ShiftLeft0~68\, alu|ShiftLeft0~68, mips_multi, 1
instance = comp, \alu|ShiftLeft0~113\, alu|ShiftLeft0~113, mips_multi, 1
instance = comp, \alu|ShiftLeft0~114\, alu|ShiftLeft0~114, mips_multi, 1
instance = comp, \alu|ShiftLeft0~115\, alu|ShiftLeft0~115, mips_multi, 1
instance = comp, \alu|ShiftLeft0~121\, alu|ShiftLeft0~121, mips_multi, 1
instance = comp, \alu|ShiftLeft0~123\, alu|ShiftLeft0~123, mips_multi, 1
instance = comp, \alu|Mux1~15\, alu|Mux1~15, mips_multi, 1
instance = comp, \alu|ShiftLeft0~100\, alu|ShiftLeft0~100, mips_multi, 1
instance = comp, \alu|ShiftLeft0~99\, alu|ShiftLeft0~99, mips_multi, 1
instance = comp, \alu|ShiftLeft0~101\, alu|ShiftLeft0~101, mips_multi, 1
instance = comp, \alu|ShiftLeft0~84\, alu|ShiftLeft0~84, mips_multi, 1
instance = comp, \alu|ShiftLeft0~85\, alu|ShiftLeft0~85, mips_multi, 1
instance = comp, \alu|ShiftLeft0~102\, alu|ShiftLeft0~102, mips_multi, 1
instance = comp, \alu|Mux1~5\, alu|Mux1~5, mips_multi, 1
instance = comp, \alu|Mux1~6\, alu|Mux1~6, mips_multi, 1
instance = comp, \alu|Mux1~17\, alu|Mux1~17, mips_multi, 1
instance = comp, \alu|Mux1~18\, alu|Mux1~18, mips_multi, 1
instance = comp, \actr|alu_ctr[3]~17\, actr|alu_ctr[3]~17, mips_multi, 1
instance = comp, \alu|Mux30~16\, alu|Mux30~16, mips_multi, 1
instance = comp, \alu|ShiftRight1~50\, alu|ShiftRight1~50, mips_multi, 1
instance = comp, \alu|ShiftRight1~90\, alu|ShiftRight1~90, mips_multi, 1
instance = comp, \alu|Mux1~16\, alu|Mux1~16, mips_multi, 1
instance = comp, \alu|Mux1~7\, alu|Mux1~7, mips_multi, 1
instance = comp, \alu|Mux1~9\, alu|Mux1~9, mips_multi, 1
instance = comp, \alu|Mux1~14\, alu|Mux1~14, mips_multi, 1
instance = comp, \alu|Mux21~10\, alu|Mux21~10, mips_multi, 1
instance = comp, \alu|ShiftRight1~19\, alu|ShiftRight1~19, mips_multi, 1
instance = comp, \alu|ShiftRight1~58\, alu|ShiftRight1~58, mips_multi, 1
instance = comp, \alu|ShiftRight1~59\, alu|ShiftRight1~59, mips_multi, 1
instance = comp, \alu|ShiftRight1~18\, alu|ShiftRight1~18, mips_multi, 1
instance = comp, \alu|ShiftRight1~56\, alu|ShiftRight1~56, mips_multi, 1
instance = comp, \alu|ShiftRight1~57\, alu|ShiftRight1~57, mips_multi, 1
instance = comp, \alu|Mux21~9\, alu|Mux21~9, mips_multi, 1
instance = comp, \alu|a32~9\, alu|a32~9, mips_multi, 1
instance = comp, \alu|ShiftLeft0~50\, alu|ShiftLeft0~50, mips_multi, 1
instance = comp, \alu|ShiftLeft0~51\, alu|ShiftLeft0~51, mips_multi, 1
instance = comp, \alu|ShiftRight0~79\, alu|ShiftRight0~79, mips_multi, 1
instance = comp, \alu|Mux28~7\, alu|Mux28~7, mips_multi, 1
instance = comp, \alu|Mux28~5\, alu|Mux28~5, mips_multi, 1
instance = comp, \alu|ShiftRight1~49\, alu|ShiftRight1~49, mips_multi, 1
instance = comp, \alu|ShiftRight1~47\, alu|ShiftRight1~47, mips_multi, 1
instance = comp, \alu|ShiftRight1~51\, alu|ShiftRight1~51, mips_multi, 1
instance = comp, \alu|ShiftRight1~92\, alu|ShiftRight1~92, mips_multi, 1
instance = comp, \alu|Mux21~3\, alu|Mux21~3, mips_multi, 1
instance = comp, \alu|Mux21~4\, alu|Mux21~4, mips_multi, 1
instance = comp, \alu|Mux21~5\, alu|Mux21~5, mips_multi, 1
instance = comp, \alu|Mux21~12\, alu|Mux21~12, mips_multi, 1
instance = comp, \alu|Mux21~7\, alu|Mux21~7, mips_multi, 1
instance = comp, \alu|Mux21~8\, alu|Mux21~8, mips_multi, 1
instance = comp, \alu|Mux21~11\, alu|Mux21~11, mips_multi, 1
instance = comp, \alu|Equal0~6\, alu|Equal0~6, mips_multi, 1
instance = comp, \alu|Equal0~7\, alu|Equal0~7, mips_multi, 1
instance = comp, \alu|Equal0~9\, alu|Equal0~9, mips_multi, 1
instance = comp, \alu|Equal0~10\, alu|Equal0~10, mips_multi, 1
instance = comp, \alu|Equal0~11\, alu|Equal0~11, mips_multi, 1
instance = comp, \alu|ShiftRight1~65\, alu|ShiftRight1~65, mips_multi, 1
instance = comp, \alu|ShiftRight1~83\, alu|ShiftRight1~83, mips_multi, 1
instance = comp, \alu|ShiftRight0~74\, alu|ShiftRight0~74, mips_multi, 1
instance = comp, \alu|ShiftRight0~90\, alu|ShiftRight0~90, mips_multi, 1
instance = comp, \alu|ShiftRight1~84\, alu|ShiftRight1~84, mips_multi, 1
instance = comp, \alu|ShiftRight1~85\, alu|ShiftRight1~85, mips_multi, 1
instance = comp, \alu|Mux8~5\, alu|Mux8~5, mips_multi, 1
instance = comp, \alu|Mux8~6\, alu|Mux8~6, mips_multi, 1
instance = comp, \alu|Mux8~7\, alu|Mux8~7, mips_multi, 1
instance = comp, \alu|Mux8~2\, alu|Mux8~2, mips_multi, 1
instance = comp, \mux_ulaB|m_out[23]~73\, mux_ulaB|m_out[23]~73, mips_multi, 1
instance = comp, \alu|Mux8~0\, alu|Mux8~0, mips_multi, 1
instance = comp, \alu|Mux8~3\, alu|Mux8~3, mips_multi, 1
instance = comp, \alu|Mux8~8\, alu|Mux8~8, mips_multi, 1
instance = comp, \alu|ShiftRight0~67\, alu|ShiftRight0~67, mips_multi, 1
instance = comp, \alu|ShiftRight0~69\, alu|ShiftRight0~69, mips_multi, 1
instance = comp, \alu|ShiftRight0~70\, alu|ShiftRight0~70, mips_multi, 1
instance = comp, \alu|Mux9~12\, alu|Mux9~12, mips_multi, 1
instance = comp, \alu|Mux9~13\, alu|Mux9~13, mips_multi, 1
instance = comp, \alu|Mux9~14\, alu|Mux9~14, mips_multi, 1
instance = comp, \alu|Mux9~15\, alu|Mux9~15, mips_multi, 1
instance = comp, \alu|Mux10~1\, alu|Mux10~1, mips_multi, 1
instance = comp, \alu|Mux10~2\, alu|Mux10~2, mips_multi, 1
instance = comp, \alu|Mux10~3\, alu|Mux10~3, mips_multi, 1
instance = comp, \alu|Equal0~2\, alu|Equal0~2, mips_multi, 1
instance = comp, \alu|Equal0~3\, alu|Equal0~3, mips_multi, 1
instance = comp, \alu|Mux31~15\, alu|Mux31~15, mips_multi, 1
instance = comp, \alu|Mux31~4\, alu|Mux31~4, mips_multi, 1
instance = comp, \alu|Mux31~5\, alu|Mux31~5, mips_multi, 1
instance = comp, \alu|Mux31~6\, alu|Mux31~6, mips_multi, 1
instance = comp, \alu|ShiftRight0~13\, alu|ShiftRight0~13, mips_multi, 1
instance = comp, \alu|ShiftRight0~14\, alu|ShiftRight0~14, mips_multi, 1
instance = comp, \alu|ShiftRight0~15\, alu|ShiftRight0~15, mips_multi, 1
instance = comp, \alu|ShiftRight0~11\, alu|ShiftRight0~11, mips_multi, 1
instance = comp, \alu|ShiftRight0~10\, alu|ShiftRight0~10, mips_multi, 1
instance = comp, \alu|ShiftRight0~12\, alu|ShiftRight0~12, mips_multi, 1
instance = comp, \alu|ShiftRight1~15\, alu|ShiftRight1~15, mips_multi, 1
instance = comp, \mux_ulaB|m_out[1]~64\, mux_ulaB|m_out[1]~64, mips_multi, 1
instance = comp, \alu|ShiftRight1~12\, alu|ShiftRight1~12, mips_multi, 1
instance = comp, \alu|ShiftRight1~13\, alu|ShiftRight1~13, mips_multi, 1
instance = comp, \alu|ShiftRight1~14\, alu|ShiftRight1~14, mips_multi, 1
instance = comp, \alu|ShiftRight1~16\, alu|ShiftRight1~16, mips_multi, 1
instance = comp, \alu|Mux30~2\, alu|Mux30~2, mips_multi, 1
instance = comp, \alu|ShiftRight0~23\, alu|ShiftRight0~23, mips_multi, 1
instance = comp, \alu|ShiftRight1~17\, alu|ShiftRight1~17, mips_multi, 1
instance = comp, \alu|ShiftRight0~24\, alu|ShiftRight0~24, mips_multi, 1
instance = comp, \alu|ShiftRight0~25\, alu|ShiftRight0~25, mips_multi, 1
instance = comp, \alu|ShiftRight0~29\, alu|ShiftRight0~29, mips_multi, 1
instance = comp, \alu|ShiftRight0~30\, alu|ShiftRight0~30, mips_multi, 1
instance = comp, \alu|Mux31~7\, alu|Mux31~7, mips_multi, 1
instance = comp, \alu|Mux31~8\, alu|Mux31~8, mips_multi, 1
instance = comp, \alu|Mux31~9\, alu|Mux31~9, mips_multi, 1
instance = comp, \alu|ShiftLeft0~17\, alu|ShiftLeft0~17, mips_multi, 1
instance = comp, \alu|Mux31~10\, alu|Mux31~10, mips_multi, 1
instance = comp, \alu|Mux31~11\, alu|Mux31~11, mips_multi, 1
instance = comp, \alu|Mux31~12\, alu|Mux31~12, mips_multi, 1
instance = comp, \alu|Mux31~13\, alu|Mux31~13, mips_multi, 1
instance = comp, \alu|Mux31~14\, alu|Mux31~14, mips_multi, 1
instance = comp, \alu|Mux31~16\, alu|Mux31~16, mips_multi, 1
instance = comp, \alu|Equal0~4\, alu|Equal0~4, mips_multi, 1
instance = comp, \alu|Equal0~12\, alu|Equal0~12, mips_multi, 1
instance = comp, \pc|sr_out[0]~43\, pc|sr_out[0]~43, mips_multi, 1
instance = comp, \pc|sr_out[27]\, pc|sr_out[27], mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[27]~4\, mux_ulaA_shift|m_out[27]~4, mips_multi, 1
instance = comp, \alu|Mux4~7\, alu|Mux4~7, mips_multi, 1
instance = comp, \alu|ShiftRight1~67\, alu|ShiftRight1~67, mips_multi, 1
instance = comp, \alu|ShiftRight1~68\, alu|ShiftRight1~68, mips_multi, 1
instance = comp, \alu|ShiftRight1~69\, alu|ShiftRight1~69, mips_multi, 1
instance = comp, \alu|ShiftRight1~93\, alu|ShiftRight1~93, mips_multi, 1
instance = comp, \alu|Mux4~8\, alu|Mux4~8, mips_multi, 1
instance = comp, \alu|Mux4~9\, alu|Mux4~9, mips_multi, 1
instance = comp, \alu|Mux4~10\, alu|Mux4~10, mips_multi, 1
instance = comp, \alu|Mux4~14\, alu|Mux4~14, mips_multi, 1
instance = comp, \alu|Mux4~12\, alu|Mux4~12, mips_multi, 1
instance = comp, \alu|ShiftLeft0~116\, alu|ShiftLeft0~116, mips_multi, 1
instance = comp, \alu|ShiftLeft0~117\, alu|ShiftLeft0~117, mips_multi, 1
instance = comp, \alu|ShiftLeft0~128\, alu|ShiftLeft0~128, mips_multi, 1
instance = comp, \alu|ShiftLeft0~90\, alu|ShiftLeft0~90, mips_multi, 1
instance = comp, \alu|Mux4~5\, alu|Mux4~5, mips_multi, 1
instance = comp, \alu|ShiftLeft0~23\, alu|ShiftLeft0~23, mips_multi, 1
instance = comp, \alu|ShiftLeft0~35\, alu|ShiftLeft0~35, mips_multi, 1
instance = comp, \alu|ShiftLeft0~53\, alu|ShiftLeft0~53, mips_multi, 1
instance = comp, \alu|ShiftLeft0~36\, alu|ShiftLeft0~36, mips_multi, 1
instance = comp, \alu|ShiftLeft0~37\, alu|ShiftLeft0~37, mips_multi, 1
instance = comp, \alu|ShiftLeft0~54\, alu|ShiftLeft0~54, mips_multi, 1
instance = comp, \alu|ShiftLeft0~55\, alu|ShiftLeft0~55, mips_multi, 1
instance = comp, \alu|Mux4~6\, alu|Mux4~6, mips_multi, 1
instance = comp, \alu|Mux4\, alu|Mux4, mips_multi, 1
instance = comp, \regULA|sr_out[27]\, regULA|sr_out[27], mips_multi, 1
instance = comp, \breg_data_mux|m_out[27]~4\, breg_data_mux|m_out[27]~4, mips_multi, 1
instance = comp, \bcoreg|regB[30]~49\, bcoreg|regB[30]~49, mips_multi, 1
instance = comp, \bcoreg|regB[30]~89\, bcoreg|regB[30]~89, mips_multi, 1
instance = comp, \rgB|sr_out[30]\, rgB|sr_out[30], mips_multi, 1
instance = comp, \alu|ShiftRight1~61\, alu|ShiftRight1~61, mips_multi, 1
instance = comp, \alu|ShiftRight0~84\, alu|ShiftRight0~84, mips_multi, 1
instance = comp, \alu|ShiftRight0~92\, alu|ShiftRight0~92, mips_multi, 1
instance = comp, \alu|Mux2~9\, alu|Mux2~9, mips_multi, 1
instance = comp, \alu|Mux2~10\, alu|Mux2~10, mips_multi, 1
instance = comp, \alu|Mux2~11\, alu|Mux2~11, mips_multi, 1
instance = comp, \alu|Mux2~12\, alu|Mux2~12, mips_multi, 1
instance = comp, \alu|Mux2~13\, alu|Mux2~13, mips_multi, 1
instance = comp, \regULA|sr_out[29]\, regULA|sr_out[29], mips_multi, 1
instance = comp, \rdm|sr_out[29]~feeder\, rdm|sr_out[29]~feeder, mips_multi, 1
instance = comp, \rdm|sr_out[29]\, rdm|sr_out[29], mips_multi, 1
instance = comp, \breg_data_mux|m_out[29]~2\, breg_data_mux|m_out[29]~2, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[69]\, bcoreg|breg32_rtl_1_bypass[69], mips_multi, 1
instance = comp, \bcoreg|regB[29]~50\, bcoreg|regB[29]~50, mips_multi, 1
instance = comp, \bcoreg|regB[29]~90\, bcoreg|regB[29]~90, mips_multi, 1
instance = comp, \rgB|sr_out[29]\, rgB|sr_out[29], mips_multi, 1
instance = comp, \alu|ShiftRight0~19\, alu|ShiftRight0~19, mips_multi, 1
instance = comp, \alu|ShiftRight0~20\, alu|ShiftRight0~20, mips_multi, 1
instance = comp, \alu|ShiftRight0~82\, alu|ShiftRight0~82, mips_multi, 1
instance = comp, \alu|ShiftRight0~91\, alu|ShiftRight0~91, mips_multi, 1
instance = comp, \alu|ShiftRight1~91\, alu|ShiftRight1~91, mips_multi, 1
instance = comp, \alu|ShiftRight1~88\, alu|ShiftRight1~88, mips_multi, 1
instance = comp, \alu|Mux3~8\, alu|Mux3~8, mips_multi, 1
instance = comp, \alu|Mux3~9\, alu|Mux3~9, mips_multi, 1
instance = comp, \alu|Mux3~10\, alu|Mux3~10, mips_multi, 1
instance = comp, \alu|Mux3~11\, alu|Mux3~11, mips_multi, 1
instance = comp, \regULA|sr_out[28]\, regULA|sr_out[28], mips_multi, 1
instance = comp, \rdm|sr_out[28]~feeder\, rdm|sr_out[28]~feeder, mips_multi, 1
instance = comp, \rdm|sr_out[28]\, rdm|sr_out[28], mips_multi, 1
instance = comp, \breg_data_mux|m_out[28]~3\, breg_data_mux|m_out[28]~3, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[67]\, bcoreg|breg32_rtl_1_bypass[67], mips_multi, 1
instance = comp, \bcoreg|regB[28]~52\, bcoreg|regB[28]~52, mips_multi, 1
instance = comp, \rgB|sr_out[28]\, rgB|sr_out[28], mips_multi, 1
instance = comp, \alu|ShiftRight1~60\, alu|ShiftRight1~60, mips_multi, 1
instance = comp, \alu|ShiftRight1~62\, alu|ShiftRight1~62, mips_multi, 1
instance = comp, \alu|ShiftRight0~87\, alu|ShiftRight0~87, mips_multi, 1
instance = comp, \alu|ShiftRight1~72\, alu|ShiftRight1~72, mips_multi, 1
instance = comp, \alu|ShiftRight1~73\, alu|ShiftRight1~73, mips_multi, 1
instance = comp, \alu|ShiftRight1~42\, alu|ShiftRight1~42, mips_multi, 1
instance = comp, \alu|ShiftRight1~64\, alu|ShiftRight1~64, mips_multi, 1
instance = comp, \alu|ShiftRight0~75\, alu|ShiftRight0~75, mips_multi, 1
instance = comp, \alu|ShiftRight0~76\, alu|ShiftRight0~76, mips_multi, 1
instance = comp, \alu|ShiftRight0~88\, alu|ShiftRight0~88, mips_multi, 1
instance = comp, \alu|Mux16~9\, alu|Mux16~9, mips_multi, 1
instance = comp, \alu|ShiftLeft0~73\, alu|ShiftLeft0~73, mips_multi, 1
instance = comp, \alu|Mux16~11\, alu|Mux16~11, mips_multi, 1
instance = comp, \alu|Mux16~12\, alu|Mux16~12, mips_multi, 1
instance = comp, \alu|Mux16~3\, alu|Mux16~3, mips_multi, 1
instance = comp, \alu|Mux30~8\, alu|Mux30~8, mips_multi, 1
instance = comp, \alu|Mux16~4\, alu|Mux16~4, mips_multi, 1
instance = comp, \alu|Mux16~5\, alu|Mux16~5, mips_multi, 1
instance = comp, \alu|Mux16~6\, alu|Mux16~6, mips_multi, 1
instance = comp, \alu|Mux16~10\, alu|Mux16~10, mips_multi, 1
instance = comp, \regULA|sr_out[15]\, regULA|sr_out[15], mips_multi, 1
instance = comp, \pc|sr_out[15]~12\, pc|sr_out[15]~12, mips_multi, 1
instance = comp, \pc|sr_out[15]\, pc|sr_out[15], mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[15]~16\, mux_ulaA_shift|m_out[15]~16, mips_multi, 1
instance = comp, \alu|ShiftLeft0~11\, alu|ShiftLeft0~11, mips_multi, 1
instance = comp, \alu|ShiftLeft0~8\, alu|ShiftLeft0~8, mips_multi, 1
instance = comp, \alu|ShiftLeft0~9\, alu|ShiftLeft0~9, mips_multi, 1
instance = comp, \alu|ShiftLeft0~12\, alu|ShiftLeft0~12, mips_multi, 1
instance = comp, \alu|Mux4~13\, alu|Mux4~13, mips_multi, 1
instance = comp, \alu|Mux5~9\, alu|Mux5~9, mips_multi, 1
instance = comp, \alu|Mux5~6\, alu|Mux5~6, mips_multi, 1
instance = comp, \alu|Mux5~7\, alu|Mux5~7, mips_multi, 1
instance = comp, \alu|Mux5~8\, alu|Mux5~8, mips_multi, 1
instance = comp, \alu|Mux5~11\, alu|Mux5~11, mips_multi, 1
instance = comp, \alu|Mux5~10\, alu|Mux5~10, mips_multi, 1
instance = comp, \alu|ShiftLeft0~86\, alu|ShiftLeft0~86, mips_multi, 1
instance = comp, \alu|Mux5~4\, alu|Mux5~4, mips_multi, 1
instance = comp, \alu|Mux5\, alu|Mux5, mips_multi, 1
instance = comp, \regULA|sr_out[26]\, regULA|sr_out[26], mips_multi, 1
instance = comp, \rdm|sr_out[26]\, rdm|sr_out[26], mips_multi, 1
instance = comp, \breg_data_mux|m_out[26]~5\, breg_data_mux|m_out[26]~5, mips_multi, 1
instance = comp, \bcoreg|regB[31]~48\, bcoreg|regB[31]~48, mips_multi, 1
instance = comp, \bcoreg|regB[31]~88\, bcoreg|regB[31]~88, mips_multi, 1
instance = comp, \rgB|sr_out[31]\, rgB|sr_out[31], mips_multi, 1
instance = comp, \mux_ulaB|m_out[31]~29\, mux_ulaB|m_out[31]~29, mips_multi, 1
instance = comp, \alu|ShiftRight0~36\, alu|ShiftRight0~36, mips_multi, 1
instance = comp, \alu|ShiftRight0~63\, alu|ShiftRight0~63, mips_multi, 1
instance = comp, \alu|ShiftRight0~64\, alu|ShiftRight0~64, mips_multi, 1
instance = comp, \alu|ShiftRight0~65\, alu|ShiftRight0~65, mips_multi, 1
instance = comp, \alu|ShiftRight1~78\, alu|ShiftRight1~78, mips_multi, 1
instance = comp, \alu|ShiftRight1~79\, alu|ShiftRight1~79, mips_multi, 1
instance = comp, \alu|Mux10~5\, alu|Mux10~5, mips_multi, 1
instance = comp, \alu|Mux10~6\, alu|Mux10~6, mips_multi, 1
instance = comp, \alu|Mux10~7\, alu|Mux10~7, mips_multi, 1
instance = comp, \alu|Mux10~8\, alu|Mux10~8, mips_multi, 1
instance = comp, \regULA|sr_out[21]\, regULA|sr_out[21], mips_multi, 1
instance = comp, \breg_data_mux|m_out[21]~10\, breg_data_mux|m_out[21]~10, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[31]\, bcoreg|breg32_rtl_1_bypass[31], mips_multi, 1
instance = comp, \bcoreg|regB[10]~75\, bcoreg|regB[10]~75, mips_multi, 1
instance = comp, \bcoreg|regB[10]~103\, bcoreg|regB[10]~103, mips_multi, 1
instance = comp, \rgB|sr_out[10]\, rgB|sr_out[10], mips_multi, 1
instance = comp, \ir|sr_out[12]\, ir|sr_out[12], mips_multi, 1
instance = comp, \pc|sr_out[14]\, pc|sr_out[14], mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[14]~17\, mux_ulaA_shift|m_out[14]~17, mips_multi, 1
instance = comp, \alu|a32~13\, alu|a32~13, mips_multi, 1
instance = comp, \alu|ShiftRight0~85\, alu|ShiftRight0~85, mips_multi, 1
instance = comp, \alu|ShiftRight0~86\, alu|ShiftRight0~86, mips_multi, 1
instance = comp, \alu|Mux17~3\, alu|Mux17~3, mips_multi, 1
instance = comp, \alu|Mux17~4\, alu|Mux17~4, mips_multi, 1
instance = comp, \alu|Mux17~5\, alu|Mux17~5, mips_multi, 1
instance = comp, \alu|Mux17~12\, alu|Mux17~12, mips_multi, 1
instance = comp, \alu|Mux17~7\, alu|Mux17~7, mips_multi, 1
instance = comp, \alu|Mux17~8\, alu|Mux17~8, mips_multi, 1
instance = comp, \alu|Mux17~11\, alu|Mux17~11, mips_multi, 1
instance = comp, \regULA|sr_out[14]\, regULA|sr_out[14], mips_multi, 1
instance = comp, \breg_data_mux|m_out[14]~17\, breg_data_mux|m_out[14]~17, mips_multi, 1
instance = comp, \bcoreg|regA[0]~89\, bcoreg|regA[0]~89, mips_multi, 1
instance = comp, \bcoreg|regA[0]~115\, bcoreg|regA[0]~115, mips_multi, 1
instance = comp, \rgA|sr_out[0]\, rgA|sr_out[0], mips_multi, 1
instance = comp, \regULA|sr_out[0]\, regULA|sr_out[0], mips_multi, 1
instance = comp, \pc|sr_out~51\, pc|sr_out~51, mips_multi, 1
instance = comp, \pc|sr_out[0]\, pc|sr_out[0], mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[0]~35\, mux_ulaA_shift|m_out[0]~35, mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[0]~36\, mux_ulaA_shift|m_out[0]~36, mips_multi, 1
instance = comp, \alu|ShiftLeft0~18\, alu|ShiftLeft0~18, mips_multi, 1
instance = comp, \alu|ShiftLeft0~26\, alu|ShiftLeft0~26, mips_multi, 1
instance = comp, \alu|ShiftLeft0~30\, alu|ShiftLeft0~30, mips_multi, 1
instance = comp, \alu|ShiftLeft0~31\, alu|ShiftLeft0~31, mips_multi, 1
instance = comp, \alu|ShiftLeft0~45\, alu|ShiftLeft0~45, mips_multi, 1
instance = comp, \alu|ShiftLeft0~62\, alu|ShiftLeft0~62, mips_multi, 1
instance = comp, \alu|ShiftLeft0~63\, alu|ShiftLeft0~63, mips_multi, 1
instance = comp, \alu|Mux18~6\, alu|Mux18~6, mips_multi, 1
instance = comp, \alu|Mux18~2\, alu|Mux18~2, mips_multi, 1
instance = comp, \alu|Mux18~3\, alu|Mux18~3, mips_multi, 1
instance = comp, \alu|Mux18~4\, alu|Mux18~4, mips_multi, 1
instance = comp, \alu|Mux18~5\, alu|Mux18~5, mips_multi, 1
instance = comp, \alu|Mux18~12\, alu|Mux18~12, mips_multi, 1
instance = comp, \alu|Mux18~7\, alu|Mux18~7, mips_multi, 1
instance = comp, \alu|Mux18~8\, alu|Mux18~8, mips_multi, 1
instance = comp, \alu|Mux18~11\, alu|Mux18~11, mips_multi, 1
instance = comp, \regULA|sr_out[13]\, regULA|sr_out[13], mips_multi, 1
instance = comp, \breg_data_mux|m_out[13]~18\, breg_data_mux|m_out[13]~18, mips_multi, 1
instance = comp, \bcoreg|Equal1~1\, bcoreg|Equal1~1, mips_multi, 1
instance = comp, \bcoreg|regB[11]~74\, bcoreg|regB[11]~74, mips_multi, 1
instance = comp, \rgB|sr_out[11]\, rgB|sr_out[11], mips_multi, 1
instance = comp, \mux_ulaB|m_out[11]~42\, mux_ulaB|m_out[11]~42, mips_multi, 1
instance = comp, \mux_ulaB|m_out[11]~43\, mux_ulaB|m_out[11]~43, mips_multi, 1
instance = comp, \alu|ShiftLeft0~52\, alu|ShiftLeft0~52, mips_multi, 1
instance = comp, \alu|ShiftLeft0~57\, alu|ShiftLeft0~57, mips_multi, 1
instance = comp, \alu|ShiftLeft0~39\, alu|ShiftLeft0~39, mips_multi, 1
instance = comp, \alu|ShiftLeft0~40\, alu|ShiftLeft0~40, mips_multi, 1
instance = comp, \alu|ShiftLeft0~58\, alu|ShiftLeft0~58, mips_multi, 1
instance = comp, \alu|ShiftLeft0~25\, alu|ShiftLeft0~25, mips_multi, 1
instance = comp, \alu|ShiftLeft0~27\, alu|ShiftLeft0~27, mips_multi, 1
instance = comp, \alu|ShiftLeft0~28\, alu|ShiftLeft0~28, mips_multi, 1
instance = comp, \alu|ShiftLeft0~59\, alu|ShiftLeft0~59, mips_multi, 1
instance = comp, \alu|Mux19~3\, alu|Mux19~3, mips_multi, 1
instance = comp, \alu|Mux19~4\, alu|Mux19~4, mips_multi, 1
instance = comp, \alu|Mux19~5\, alu|Mux19~5, mips_multi, 1
instance = comp, \alu|Mux19~12\, alu|Mux19~12, mips_multi, 1
instance = comp, \alu|Mux19~7\, alu|Mux19~7, mips_multi, 1
instance = comp, \alu|Mux19~8\, alu|Mux19~8, mips_multi, 1
instance = comp, \alu|Mux19~11\, alu|Mux19~11, mips_multi, 1
instance = comp, \regULA|sr_out[12]\, regULA|sr_out[12], mips_multi, 1
instance = comp, \breg_data_mux|m_out[12]~19\, breg_data_mux|m_out[12]~19, mips_multi, 1
instance = comp, \bcoreg|regA[1]~88\, bcoreg|regA[1]~88, mips_multi, 1
instance = comp, \bcoreg|regA[1]~114\, bcoreg|regA[1]~114, mips_multi, 1
instance = comp, \rgA|sr_out[1]\, rgA|sr_out[1], mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[1]~33\, mux_ulaA_shift|m_out[1]~33, mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[1]~38\, mux_ulaA_shift|m_out[1]~38, mips_multi, 1
instance = comp, \alu|ShiftRight1~40\, alu|ShiftRight1~40, mips_multi, 1
instance = comp, \alu|ShiftRight0~17\, alu|ShiftRight0~17, mips_multi, 1
instance = comp, \alu|ShiftRight1~63\, alu|ShiftRight1~63, mips_multi, 1
instance = comp, \alu|ShiftRight0~53\, alu|ShiftRight0~53, mips_multi, 1
instance = comp, \alu|Mux20~10\, alu|Mux20~10, mips_multi, 1
instance = comp, \alu|ShiftRight1~74\, alu|ShiftRight1~74, mips_multi, 1
instance = comp, \alu|Mux20~9\, alu|Mux20~9, mips_multi, 1
instance = comp, \alu|a32~10\, alu|a32~10, mips_multi, 1
instance = comp, \alu|Mux20~2\, alu|Mux20~2, mips_multi, 1
instance = comp, \alu|Mux20~3\, alu|Mux20~3, mips_multi, 1
instance = comp, \alu|Mux20~4\, alu|Mux20~4, mips_multi, 1
instance = comp, \alu|Mux20~5\, alu|Mux20~5, mips_multi, 1
instance = comp, \alu|Mux20~12\, alu|Mux20~12, mips_multi, 1
instance = comp, \alu|Mux20~7\, alu|Mux20~7, mips_multi, 1
instance = comp, \alu|Mux20~8\, alu|Mux20~8, mips_multi, 1
instance = comp, \alu|Mux20~11\, alu|Mux20~11, mips_multi, 1
instance = comp, \regULA|sr_out[11]\, regULA|sr_out[11], mips_multi, 1
instance = comp, \breg_data_mux|m_out[11]~20\, breg_data_mux|m_out[11]~20, mips_multi, 1
instance = comp, \bcoreg|regA[2]~87\, bcoreg|regA[2]~87, mips_multi, 1
instance = comp, \bcoreg|regA[2]~113\, bcoreg|regA[2]~113, mips_multi, 1
instance = comp, \rgA|sr_out[2]\, rgA|sr_out[2], mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[2]~31\, mux_ulaA_shift|m_out[2]~31, mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[2]~32\, mux_ulaA_shift|m_out[2]~32, mips_multi, 1
instance = comp, \alu|ShiftRight0~37\, alu|ShiftRight0~37, mips_multi, 1
instance = comp, \alu|ShiftRight0~31\, alu|ShiftRight0~31, mips_multi, 1
instance = comp, \alu|ShiftRight0~32\, alu|ShiftRight0~32, mips_multi, 1
instance = comp, \alu|Mux22~9\, alu|Mux22~9, mips_multi, 1
instance = comp, \alu|Mux22~10\, alu|Mux22~10, mips_multi, 1
instance = comp, \alu|a32~8\, alu|a32~8, mips_multi, 1
instance = comp, \alu|Mux22~2\, alu|Mux22~2, mips_multi, 1
instance = comp, \alu|Mux22~3\, alu|Mux22~3, mips_multi, 1
instance = comp, \alu|Mux22~4\, alu|Mux22~4, mips_multi, 1
instance = comp, \alu|Mux22~5\, alu|Mux22~5, mips_multi, 1
instance = comp, \alu|Mux22~12\, alu|Mux22~12, mips_multi, 1
instance = comp, \alu|Mux22~7\, alu|Mux22~7, mips_multi, 1
instance = comp, \alu|Mux22~8\, alu|Mux22~8, mips_multi, 1
instance = comp, \alu|Mux22~11\, alu|Mux22~11, mips_multi, 1
instance = comp, \regULA|sr_out[9]\, regULA|sr_out[9], mips_multi, 1
instance = comp, \breg_data_mux|m_out[9]~22\, breg_data_mux|m_out[9]~22, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[29]\, bcoreg|breg32_rtl_1_bypass[29], mips_multi, 1
instance = comp, \bcoreg|regB[9]~77\, bcoreg|regB[9]~77, mips_multi, 1
instance = comp, \rgB|sr_out[9]\, rgB|sr_out[9], mips_multi, 1
instance = comp, \ir|sr_out[1]\, ir|sr_out[1], mips_multi, 1
instance = comp, \actr|alu_ctr~1\, actr|alu_ctr~1, mips_multi, 1
instance = comp, \actr|alu_ctr~13\, actr|alu_ctr~13, mips_multi, 1
instance = comp, \actr|alu_ctr[1]~14\, actr|alu_ctr[1]~14, mips_multi, 1
instance = comp, \alu|ShiftRight1~23\, alu|ShiftRight1~23, mips_multi, 1
instance = comp, \alu|ShiftRight0~34\, alu|ShiftRight0~34, mips_multi, 1
instance = comp, \alu|ShiftRight1~24\, alu|ShiftRight1~24, mips_multi, 1
instance = comp, \alu|ShiftRight1~20\, alu|ShiftRight1~20, mips_multi, 1
instance = comp, \alu|ShiftRight1~21\, alu|ShiftRight1~21, mips_multi, 1
instance = comp, \alu|ShiftRight1~22\, alu|ShiftRight1~22, mips_multi, 1
instance = comp, \alu|ShiftRight1~28\, alu|ShiftRight1~28, mips_multi, 1
instance = comp, \alu|Mux30~7\, alu|Mux30~7, mips_multi, 1
instance = comp, \alu|Mux30~9\, alu|Mux30~9, mips_multi, 1
instance = comp, \alu|a32~0\, alu|a32~0, mips_multi, 1
instance = comp, \alu|Mux30~4\, alu|Mux30~4, mips_multi, 1
instance = comp, \alu|ShiftLeft0~19\, alu|ShiftLeft0~19, mips_multi, 1
instance = comp, \alu|Mux30~5\, alu|Mux30~5, mips_multi, 1
instance = comp, \alu|Mux30~10\, alu|Mux30~10, mips_multi, 1
instance = comp, \alu|Mux30~11\, alu|Mux30~11, mips_multi, 1
instance = comp, \alu|Mux30~12\, alu|Mux30~12, mips_multi, 1
instance = comp, \alu|ShiftRight0~44\, alu|ShiftRight0~44, mips_multi, 1
instance = comp, \alu|ShiftRight0~45\, alu|ShiftRight0~45, mips_multi, 1
instance = comp, \alu|Mux30~13\, alu|Mux30~13, mips_multi, 1
instance = comp, \alu|Mux30~14\, alu|Mux30~14, mips_multi, 1
instance = comp, \alu|Mux30~15\, alu|Mux30~15, mips_multi, 1
instance = comp, \regULA|sr_out[1]\, regULA|sr_out[1], mips_multi, 1
instance = comp, \rdm|sr_out[1]\, rdm|sr_out[1], mips_multi, 1
instance = comp, \breg_data_mux|m_out[1]~30\, breg_data_mux|m_out[1]~30, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[66]~feeder\, bcoreg|breg32_rtl_1_bypass[66]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[66]\, bcoreg|breg32_rtl_1_bypass[66], mips_multi, 1
instance = comp, \bcoreg|regB[27]~53\, bcoreg|regB[27]~53, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[65]~feeder\, bcoreg|breg32_rtl_1_bypass[65]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[65]\, bcoreg|breg32_rtl_1_bypass[65], mips_multi, 1
instance = comp, \bcoreg|regB[27]~54\, bcoreg|regB[27]~54, mips_multi, 1
instance = comp, \rgB|sr_out[27]\, rgB|sr_out[27], mips_multi, 1
instance = comp, \mem|altsyncram_component|auto_generated|ram_block1a14\, mem|altsyncram_component|auto_generated|ram_block1a14, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[63]\, bcoreg|breg32_rtl_1_bypass[63], mips_multi, 1
instance = comp, \bcoreg|regB[26]~55\, bcoreg|regB[26]~55, mips_multi, 1
instance = comp, \bcoreg|regB[26]~91\, bcoreg|regB[26]~91, mips_multi, 1
instance = comp, \rgB|sr_out[26]\, rgB|sr_out[26], mips_multi, 1
instance = comp, \rdm|sr_out[25]\, rdm|sr_out[25], mips_multi, 1
instance = comp, \regULA|sr_out[25]\, regULA|sr_out[25], mips_multi, 1
instance = comp, \breg_data_mux|m_out[25]~6\, breg_data_mux|m_out[25]~6, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[61]\, bcoreg|breg32_rtl_1_bypass[61], mips_multi, 1
instance = comp, \bcoreg|regB[25]~56\, bcoreg|regB[25]~56, mips_multi, 1
instance = comp, \bcoreg|regB[25]~92\, bcoreg|regB[25]~92, mips_multi, 1
instance = comp, \rgB|sr_out[25]\, rgB|sr_out[25], mips_multi, 1
instance = comp, \ir|sr_out[22]\, ir|sr_out[22], mips_multi, 1
instance = comp, \pc|sr_out[24]\, pc|sr_out[24], mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[24]~7\, mux_ulaA_shift|m_out[24]~7, mips_multi, 1
instance = comp, \alu|a32~20\, alu|a32~20, mips_multi, 1
instance = comp, \alu|Mux7~8\, alu|Mux7~8, mips_multi, 1
instance = comp, \alu|ShiftRight0~18\, alu|ShiftRight0~18, mips_multi, 1
instance = comp, \alu|ShiftRight0~21\, alu|ShiftRight0~21, mips_multi, 1
instance = comp, \alu|ShiftRight0~77\, alu|ShiftRight0~77, mips_multi, 1
instance = comp, \alu|Mux7~4\, alu|Mux7~4, mips_multi, 1
instance = comp, \alu|Mux7~5\, alu|Mux7~5, mips_multi, 1
instance = comp, \alu|Mux7~6\, alu|Mux7~6, mips_multi, 1
instance = comp, \alu|Mux7~7\, alu|Mux7~7, mips_multi, 1
instance = comp, \alu|Mux7~10\, alu|Mux7~10, mips_multi, 1
instance = comp, \alu|Mux7~9\, alu|Mux7~9, mips_multi, 1
instance = comp, \alu|Mux7~2\, alu|Mux7~2, mips_multi, 1
instance = comp, \alu|ShiftLeft0~41\, alu|ShiftLeft0~41, mips_multi, 1
instance = comp, \alu|ShiftLeft0~42\, alu|ShiftLeft0~42, mips_multi, 1
instance = comp, \alu|Mux7~3\, alu|Mux7~3, mips_multi, 1
instance = comp, \alu|Mux7\, alu|Mux7, mips_multi, 1
instance = comp, \regULA|sr_out[24]\, regULA|sr_out[24], mips_multi, 1
instance = comp, \rdm|sr_out[24]\, rdm|sr_out[24], mips_multi, 1
instance = comp, \breg_data_mux|m_out[24]~7\, breg_data_mux|m_out[24]~7, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[59]\, bcoreg|breg32_rtl_1_bypass[59], mips_multi, 1
instance = comp, \bcoreg|regB[24]~57\, bcoreg|regB[24]~57, mips_multi, 1
instance = comp, \bcoreg|regB[24]~93\, bcoreg|regB[24]~93, mips_multi, 1
instance = comp, \rgB|sr_out[24]\, rgB|sr_out[24], mips_multi, 1
instance = comp, \rdm|sr_out[23]~feeder\, rdm|sr_out[23]~feeder, mips_multi, 1
instance = comp, \rdm|sr_out[23]\, rdm|sr_out[23], mips_multi, 1
instance = comp, \breg_data_mux|m_out[23]~8\, breg_data_mux|m_out[23]~8, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[57]\, bcoreg|breg32_rtl_1_bypass[57], mips_multi, 1
instance = comp, \bcoreg|regB[23]~58\, bcoreg|regB[23]~58, mips_multi, 1
instance = comp, \bcoreg|regB[23]~94\, bcoreg|regB[23]~94, mips_multi, 1
instance = comp, \rgB|sr_out[23]\, rgB|sr_out[23], mips_multi, 1
instance = comp, \ir|sr_out[24]\, ir|sr_out[24], mips_multi, 1
instance = comp, \bcoreg|Equal0~0\, bcoreg|Equal0~0, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[56]~feeder\, bcoreg|breg32_rtl_0_bypass[56]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[56]\, bcoreg|breg32_rtl_0_bypass[56], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[55]\, bcoreg|breg32_rtl_0_bypass[55], mips_multi, 1
instance = comp, \bcoreg|regA[22]~62\, bcoreg|regA[22]~62, mips_multi, 1
instance = comp, \bcoreg|regA[22]~98\, bcoreg|regA[22]~98, mips_multi, 1
instance = comp, \rgA|sr_out[22]\, rgA|sr_out[22], mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[22]~9\, mux_ulaA_shift|m_out[22]~9, mips_multi, 1
instance = comp, \alu|Mux9~10\, alu|Mux9~10, mips_multi, 1
instance = comp, \alu|ShiftLeft0~34\, alu|ShiftLeft0~34, mips_multi, 1
instance = comp, \alu|Mux9~8\, alu|Mux9~8, mips_multi, 1
instance = comp, \alu|Mux9~9\, alu|Mux9~9, mips_multi, 1
instance = comp, \alu|Mux9~11\, alu|Mux9~11, mips_multi, 1
instance = comp, \alu|Mux9~16\, alu|Mux9~16, mips_multi, 1
instance = comp, \regULA|sr_out[22]\, regULA|sr_out[22], mips_multi, 1
instance = comp, \breg_data_mux|m_out[22]~9\, breg_data_mux|m_out[22]~9, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[55]~feeder\, bcoreg|breg32_rtl_1_bypass[55]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[55]\, bcoreg|breg32_rtl_1_bypass[55], mips_multi, 1
instance = comp, \bcoreg|regB[22]~60\, bcoreg|regB[22]~60, mips_multi, 1
instance = comp, \rgB|sr_out[22]\, rgB|sr_out[22], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[53]\, bcoreg|breg32_rtl_1_bypass[53], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[54]~feeder\, bcoreg|breg32_rtl_1_bypass[54]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[54]\, bcoreg|breg32_rtl_1_bypass[54], mips_multi, 1
instance = comp, \bcoreg|regB[21]~61\, bcoreg|regB[21]~61, mips_multi, 1
instance = comp, \bcoreg|regB[21]~95\, bcoreg|regB[21]~95, mips_multi, 1
instance = comp, \rgB|sr_out[21]\, rgB|sr_out[21], mips_multi, 1
instance = comp, \bcoreg|regA[5]~83\, bcoreg|regA[5]~83, mips_multi, 1
instance = comp, \bcoreg|regA[5]~111\, bcoreg|regA[5]~111, mips_multi, 1
instance = comp, \rgA|sr_out[5]\, rgA|sr_out[5], mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[5]~26\, mux_ulaA_shift|m_out[5]~26, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[27]\, bcoreg|breg32_rtl_0_bypass[27], mips_multi, 1
instance = comp, \bcoreg|regA[8]~79\, bcoreg|regA[8]~79, mips_multi, 1
instance = comp, \bcoreg|regA[8]~109\, bcoreg|regA[8]~109, mips_multi, 1
instance = comp, \rgA|sr_out[8]\, rgA|sr_out[8], mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[8]~23\, mux_ulaA_shift|m_out[8]~23, mips_multi, 1
instance = comp, \alu|ShiftLeft0~14\, alu|ShiftLeft0~14, mips_multi, 1
instance = comp, \alu|ShiftLeft0~15\, alu|ShiftLeft0~15, mips_multi, 1
instance = comp, \alu|ShiftLeft0~16\, alu|ShiftLeft0~16, mips_multi, 1
instance = comp, \alu|Mux16~0\, alu|Mux16~0, mips_multi, 1
instance = comp, \alu|Mux28~10\, alu|Mux28~10, mips_multi, 1
instance = comp, \alu|a32~7\, alu|a32~7, mips_multi, 1
instance = comp, \alu|Mux23~2\, alu|Mux23~2, mips_multi, 1
instance = comp, \alu|ShiftRight1~86\, alu|ShiftRight1~86, mips_multi, 1
instance = comp, \alu|Mux23~3\, alu|Mux23~3, mips_multi, 1
instance = comp, \alu|Mux23~4\, alu|Mux23~4, mips_multi, 1
instance = comp, \alu|Mux23~5\, alu|Mux23~5, mips_multi, 1
instance = comp, \alu|Mux23~11\, alu|Mux23~11, mips_multi, 1
instance = comp, \alu|Mux23~7\, alu|Mux23~7, mips_multi, 1
instance = comp, \alu|Mux23~8\, alu|Mux23~8, mips_multi, 1
instance = comp, \alu|Mux23~9\, alu|Mux23~9, mips_multi, 1
instance = comp, \alu|Mux23~10\, alu|Mux23~10, mips_multi, 1
instance = comp, \regULA|sr_out[8]\, regULA|sr_out[8], mips_multi, 1
instance = comp, \rdm|sr_out[8]\, rdm|sr_out[8], mips_multi, 1
instance = comp, \breg_data_mux|m_out[8]~23\, breg_data_mux|m_out[8]~23, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[27]\, bcoreg|breg32_rtl_1_bypass[27], mips_multi, 1
instance = comp, \bcoreg|regB[8]~78\, bcoreg|regB[8]~78, mips_multi, 1
instance = comp, \bcoreg|regB[8]~104\, bcoreg|regB[8]~104, mips_multi, 1
instance = comp, \rgB|sr_out[8]\, rgB|sr_out[8], mips_multi, 1
instance = comp, \rdm|sr_out[6]\, rdm|sr_out[6], mips_multi, 1
instance = comp, \breg_data_mux|m_out[6]~25\, breg_data_mux|m_out[6]~25, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[23]\, bcoreg|breg32_rtl_1_bypass[23], mips_multi, 1
instance = comp, \bcoreg|regB[6]~80\, bcoreg|regB[6]~80, mips_multi, 1
instance = comp, \bcoreg|regB[6]~106\, bcoreg|regB[6]~106, mips_multi, 1
instance = comp, \rgB|sr_out[6]\, rgB|sr_out[6], mips_multi, 1
instance = comp, \ir|sr_out[4]\, ir|sr_out[4], mips_multi, 1
instance = comp, \actr|alu_ctr~15\, actr|alu_ctr~15, mips_multi, 1
instance = comp, \actr|alu_ctr[3]~16\, actr|alu_ctr[3]~16, mips_multi, 1
instance = comp, \alu|Mux14~12\, alu|Mux14~12, mips_multi, 1
instance = comp, \alu|ShiftLeft0~125\, alu|ShiftLeft0~125, mips_multi, 1
instance = comp, \alu|Mux11~1\, alu|Mux11~1, mips_multi, 1
instance = comp, \alu|Mux11~2\, alu|Mux11~2, mips_multi, 1
instance = comp, \alu|Mux11~3\, alu|Mux11~3, mips_multi, 1
instance = comp, \alu|ShiftRight0~57\, alu|ShiftRight0~57, mips_multi, 1
instance = comp, \alu|ShiftRight1~75\, alu|ShiftRight1~75, mips_multi, 1
instance = comp, \alu|ShiftRight0~58\, alu|ShiftRight0~58, mips_multi, 1
instance = comp, \alu|ShiftRight0~59\, alu|ShiftRight0~59, mips_multi, 1
instance = comp, \alu|ShiftRight0~60\, alu|ShiftRight0~60, mips_multi, 1
instance = comp, \alu|Mux11~4\, alu|Mux11~4, mips_multi, 1
instance = comp, \alu|ShiftRight1~77\, alu|ShiftRight1~77, mips_multi, 1
instance = comp, \alu|Mux11~5\, alu|Mux11~5, mips_multi, 1
instance = comp, \alu|Mux11~6\, alu|Mux11~6, mips_multi, 1
instance = comp, \alu|Mux11~7\, alu|Mux11~7, mips_multi, 1
instance = comp, \alu|Mux11~8\, alu|Mux11~8, mips_multi, 1
instance = comp, \regULA|sr_out[20]\, regULA|sr_out[20], mips_multi, 1
instance = comp, \breg_data_mux|m_out[20]~11\, breg_data_mux|m_out[20]~11, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[51]\, bcoreg|breg32_rtl_1_bypass[51], mips_multi, 1
instance = comp, \bcoreg|regB[20]~62\, bcoreg|regB[20]~62, mips_multi, 1
instance = comp, \bcoreg|regB[20]~96\, bcoreg|regB[20]~96, mips_multi, 1
instance = comp, \rgB|sr_out[20]\, rgB|sr_out[20], mips_multi, 1
instance = comp, \ir|sr_out[14]\, ir|sr_out[14], mips_multi, 1
instance = comp, \ir|sr_out[19]\, ir|sr_out[19], mips_multi, 1
instance = comp, \mux_reg_add|m_out[3]~3\, mux_reg_add|m_out[3]~3, mips_multi, 1
instance = comp, \bcoreg|regB[5]~81\, bcoreg|regB[5]~81, mips_multi, 1
instance = comp, \bcoreg|regB[5]~107\, bcoreg|regB[5]~107, mips_multi, 1
instance = comp, \rgB|sr_out[5]\, rgB|sr_out[5], mips_multi, 1
instance = comp, \ir|sr_out[13]\, ir|sr_out[13], mips_multi, 1
instance = comp, \mux_reg_add|m_out[2]~2\, mux_reg_add|m_out[2]~2, mips_multi, 1
instance = comp, \bcoreg|regB[4]~82\, bcoreg|regB[4]~82, mips_multi, 1
instance = comp, \bcoreg|regB[4]~108\, bcoreg|regB[4]~108, mips_multi, 1
instance = comp, \rgB|sr_out[4]\, rgB|sr_out[4], mips_multi, 1
instance = comp, \ir|sr_out[11]\, ir|sr_out[11], mips_multi, 1
instance = comp, \mux_reg_add|m_out[0]~0\, mux_reg_add|m_out[0]~0, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[17]\, bcoreg|breg32_rtl_1_bypass[17], mips_multi, 1
instance = comp, \bcoreg|regB[3]~84\, bcoreg|regB[3]~84, mips_multi, 1
instance = comp, \rgB|sr_out[3]\, rgB|sr_out[3], mips_multi, 1
instance = comp, \ir|sr_out[2]\, ir|sr_out[2], mips_multi, 1
instance = comp, \actr|alu_ctr[2]~4\, actr|alu_ctr[2]~4, mips_multi, 1
instance = comp, \actr|alu_ctr[2]~8\, actr|alu_ctr[2]~8, mips_multi, 1
instance = comp, \actr|alu_ctr~2\, actr|alu_ctr~2, mips_multi, 1
instance = comp, \actr|alu_ctr[2]~22\, actr|alu_ctr[2]~22, mips_multi, 1
instance = comp, \alu|ShiftLeft0~24\, alu|ShiftLeft0~24, mips_multi, 1
instance = comp, \alu|Mux12~1\, alu|Mux12~1, mips_multi, 1
instance = comp, \alu|Mux12~2\, alu|Mux12~2, mips_multi, 1
instance = comp, \alu|Mux12~3\, alu|Mux12~3, mips_multi, 1
instance = comp, \alu|ShiftRight0~52\, alu|ShiftRight0~52, mips_multi, 1
instance = comp, \alu|ShiftRight0~54\, alu|ShiftRight0~54, mips_multi, 1
instance = comp, \alu|ShiftRight0~55\, alu|ShiftRight0~55, mips_multi, 1
instance = comp, \alu|Mux12~4\, alu|Mux12~4, mips_multi, 1
instance = comp, \alu|Mux12~5\, alu|Mux12~5, mips_multi, 1
instance = comp, \alu|Mux12~6\, alu|Mux12~6, mips_multi, 1
instance = comp, \alu|Mux12~7\, alu|Mux12~7, mips_multi, 1
instance = comp, \alu|Mux12~8\, alu|Mux12~8, mips_multi, 1
instance = comp, \regULA|sr_out[19]\, regULA|sr_out[19], mips_multi, 1
instance = comp, \rdm|sr_out[19]\, rdm|sr_out[19], mips_multi, 1
instance = comp, \breg_data_mux|m_out[19]~12\, breg_data_mux|m_out[19]~12, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[49]\, bcoreg|breg32_rtl_1_bypass[49], mips_multi, 1
instance = comp, \bcoreg|regB[19]~64\, bcoreg|regB[19]~64, mips_multi, 1
instance = comp, \rgB|sr_out[19]\, rgB|sr_out[19], mips_multi, 1
instance = comp, \ir|sr_out[29]\, ir|sr_out[29], mips_multi, 1
instance = comp, \ctr_mips|nstate.rtype_ex_st~2\, ctr_mips|nstate.rtype_ex_st~2, mips_multi, 1
instance = comp, \ctr_mips|nstate.rtype_ex_st~3\, ctr_mips|nstate.rtype_ex_st~3, mips_multi, 1
instance = comp, \ctr_mips|pstate.rtype_ex_st\, ctr_mips|pstate.rtype_ex_st, mips_multi, 1
instance = comp, \actr|Equal5~3\, actr|Equal5~3, mips_multi, 1
instance = comp, \actr|Equal5~2\, actr|Equal5~2, mips_multi, 1
instance = comp, \actr|alu_ctr[3]~11\, actr|alu_ctr[3]~11, mips_multi, 1
instance = comp, \actr|alu_ctr[3]~12\, actr|alu_ctr[3]~12, mips_multi, 1
instance = comp, \actr|alu_ctr[3]~18\, actr|alu_ctr[3]~18, mips_multi, 1
instance = comp, \alu|Mux14~10\, alu|Mux14~10, mips_multi, 1
instance = comp, \alu|Mux13~4\, alu|Mux13~4, mips_multi, 1
instance = comp, \alu|ShiftRight1~43\, alu|ShiftRight1~43, mips_multi, 1
instance = comp, \alu|ShiftRight1~45\, alu|ShiftRight1~45, mips_multi, 1
instance = comp, \alu|ShiftRight0~48\, alu|ShiftRight0~48, mips_multi, 1
instance = comp, \alu|ShiftRight1~46\, alu|ShiftRight1~46, mips_multi, 1
instance = comp, \alu|ShiftRight1~52\, alu|ShiftRight1~52, mips_multi, 1
instance = comp, \alu|Mux13~5\, alu|Mux13~5, mips_multi, 1
instance = comp, \alu|Mux13~6\, alu|Mux13~6, mips_multi, 1
instance = comp, \alu|ShiftRight0~46\, alu|ShiftRight0~46, mips_multi, 1
instance = comp, \alu|ShiftRight0~47\, alu|ShiftRight0~47, mips_multi, 1
instance = comp, \alu|ShiftRight0~49\, alu|ShiftRight0~49, mips_multi, 1
instance = comp, \alu|ShiftRight0~50\, alu|ShiftRight0~50, mips_multi, 1
instance = comp, \alu|Mux13~7\, alu|Mux13~7, mips_multi, 1
instance = comp, \alu|Mux13~0\, alu|Mux13~0, mips_multi, 1
instance = comp, \alu|Mux13~2\, alu|Mux13~2, mips_multi, 1
instance = comp, \alu|Mux13~3\, alu|Mux13~3, mips_multi, 1
instance = comp, \alu|Mux13~8\, alu|Mux13~8, mips_multi, 1
instance = comp, \regULA|sr_out[18]\, regULA|sr_out[18], mips_multi, 1
instance = comp, \rdm|sr_out[18]~feeder\, rdm|sr_out[18]~feeder, mips_multi, 1
instance = comp, \rdm|sr_out[18]\, rdm|sr_out[18], mips_multi, 1
instance = comp, \breg_data_mux|m_out[18]~13\, breg_data_mux|m_out[18]~13, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[47]~feeder\, bcoreg|breg32_rtl_1_bypass[47]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[47]\, bcoreg|breg32_rtl_1_bypass[47], mips_multi, 1
instance = comp, \bcoreg|regB[18]~65\, bcoreg|regB[18]~65, mips_multi, 1
instance = comp, \bcoreg|regB[18]~97\, bcoreg|regB[18]~97, mips_multi, 1
instance = comp, \rgB|sr_out[18]\, rgB|sr_out[18], mips_multi, 1
instance = comp, \ir|sr_out[28]\, ir|sr_out[28], mips_multi, 1
instance = comp, \ctr_mips|nstate.ori_ex_st~0\, ctr_mips|nstate.ori_ex_st~0, mips_multi, 1
instance = comp, \ctr_mips|nstate.ori_ex_st~1\, ctr_mips|nstate.ori_ex_st~1, mips_multi, 1
instance = comp, \ctr_mips|pstate.ori_ex_st\, ctr_mips|pstate.ori_ex_st, mips_multi, 1
instance = comp, \mux_ulaB|m_out[31]~30\, mux_ulaB|m_out[31]~30, mips_multi, 1
instance = comp, \ctr_mips|Selector2~2\, ctr_mips|Selector2~2, mips_multi, 1
instance = comp, \ctr_mips|pstate.arith_imm_st\, ctr_mips|pstate.arith_imm_st, mips_multi, 1
instance = comp, \ctr_mips|WideOr4~0\, ctr_mips|WideOr4~0, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[0]\, bcoreg|breg32_rtl_1_bypass[0], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[10]\, bcoreg|breg32_rtl_1_bypass[10], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[9]\, bcoreg|breg32_rtl_1_bypass[9], mips_multi, 1
instance = comp, \bcoreg|breg32~43\, bcoreg|breg32~43, mips_multi, 1
instance = comp, \bcoreg|breg32~44\, bcoreg|breg32~44, mips_multi, 1
instance = comp, \bcoreg|regB[17]~66\, bcoreg|regB[17]~66, mips_multi, 1
instance = comp, \bcoreg|regB[17]~98\, bcoreg|regB[17]~98, mips_multi, 1
instance = comp, \rgB|sr_out[17]\, rgB|sr_out[17], mips_multi, 1
instance = comp, \rdm|sr_out[16]~feeder\, rdm|sr_out[16]~feeder, mips_multi, 1
instance = comp, \rdm|sr_out[16]\, rdm|sr_out[16], mips_multi, 1
instance = comp, \alu|Mux15~3\, alu|Mux15~3, mips_multi, 1
instance = comp, \alu|Mux16~8\, alu|Mux16~8, mips_multi, 1
instance = comp, \alu|Mux15~4\, alu|Mux15~4, mips_multi, 1
instance = comp, \alu|ShiftLeft0~79\, alu|ShiftLeft0~79, mips_multi, 1
instance = comp, \alu|ShiftLeft0~74\, alu|ShiftLeft0~74, mips_multi, 1
instance = comp, \alu|ShiftLeft0~77\, alu|ShiftLeft0~77, mips_multi, 1
instance = comp, \alu|ShiftLeft0~78\, alu|ShiftLeft0~78, mips_multi, 1
instance = comp, \alu|ShiftLeft0~127\, alu|ShiftLeft0~127, mips_multi, 1
instance = comp, \alu|Mux15~6\, alu|Mux15~6, mips_multi, 1
instance = comp, \alu|Mux15~7\, alu|Mux15~7, mips_multi, 1
instance = comp, \alu|Mux15~1\, alu|Mux15~1, mips_multi, 1
instance = comp, \alu|Mux15~2\, alu|Mux15~2, mips_multi, 1
instance = comp, \alu|Mux15~5\, alu|Mux15~5, mips_multi, 1
instance = comp, \regULA|sr_out[16]\, regULA|sr_out[16], mips_multi, 1
instance = comp, \breg_data_mux|m_out[16]~15\, breg_data_mux|m_out[16]~15, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[43]\, bcoreg|breg32_rtl_1_bypass[43], mips_multi, 1
instance = comp, \bcoreg|regB[16]~67\, bcoreg|regB[16]~67, mips_multi, 1
instance = comp, \bcoreg|regB[16]~99\, bcoreg|regB[16]~99, mips_multi, 1
instance = comp, \rgB|sr_out[16]\, rgB|sr_out[16], mips_multi, 1
instance = comp, \rdm|sr_out[15]\, rdm|sr_out[15], mips_multi, 1
instance = comp, \breg_data_mux|m_out[15]~16\, breg_data_mux|m_out[15]~16, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[41]\, bcoreg|breg32_rtl_1_bypass[41], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[42]~feeder\, bcoreg|breg32_rtl_1_bypass[42]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[42]\, bcoreg|breg32_rtl_1_bypass[42], mips_multi, 1
instance = comp, \bcoreg|regB[15]~68\, bcoreg|regB[15]~68, mips_multi, 1
instance = comp, \bcoreg|regB[15]~69\, bcoreg|regB[15]~69, mips_multi, 1
instance = comp, \rgB|sr_out[15]\, rgB|sr_out[15], mips_multi, 1
instance = comp, \ir|sr_out[31]\, ir|sr_out[31], mips_multi, 1
instance = comp, \ctr_mips|nstate.streghalf_st~2\, ctr_mips|nstate.streghalf_st~2, mips_multi, 1
instance = comp, \ctr_mips|nstate.readmem_st~0\, ctr_mips|nstate.readmem_st~0, mips_multi, 1
instance = comp, \ctr_mips|pstate.readmem_st\, ctr_mips|pstate.readmem_st, mips_multi, 1
instance = comp, \ctr_mips|nstate.ldreghalf_st~0\, ctr_mips|nstate.ldreghalf_st~0, mips_multi, 1
instance = comp, \ctr_mips|pstate.ldreghalf_st\, ctr_mips|pstate.ldreghalf_st, mips_multi, 1
instance = comp, \ctr_mips|nstate.ldregbyte_st~0\, ctr_mips|nstate.ldregbyte_st~0, mips_multi, 1
instance = comp, \ctr_mips|pstate.ldregbyte_st\, ctr_mips|pstate.ldregbyte_st, mips_multi, 1
instance = comp, \ctr_mips|WideOr2~1\, ctr_mips|WideOr2~1, mips_multi, 1
instance = comp, \ctr_mips|pstate.ldreg_st\, ctr_mips|pstate.ldreg_st, mips_multi, 1
instance = comp, \rdm|sr_out[0]~feeder\, rdm|sr_out[0]~feeder, mips_multi, 1
instance = comp, \rdm|sr_out[0]\, rdm|sr_out[0], mips_multi, 1
instance = comp, \breg_data_mux|m_out[0]~31\, breg_data_mux|m_out[0]~31, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[15]\, bcoreg|breg32_rtl_1_bypass[15], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[16]~feeder\, bcoreg|breg32_rtl_1_bypass[16]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[16]\, bcoreg|breg32_rtl_1_bypass[16], mips_multi, 1
instance = comp, \bcoreg|regB[2]~85\, bcoreg|regB[2]~85, mips_multi, 1
instance = comp, \bcoreg|regB[2]~109\, bcoreg|regB[2]~109, mips_multi, 1
instance = comp, \rgB|sr_out[2]\, rgB|sr_out[2], mips_multi, 1
instance = comp, \ir|sr_out[7]\, ir|sr_out[7], mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[1]~34\, mux_ulaA_shift|m_out[1]~34, mips_multi, 1
instance = comp, \alu|Mux28~9\, alu|Mux28~9, mips_multi, 1
instance = comp, \alu|ShiftRight1~26\, alu|ShiftRight1~26, mips_multi, 1
instance = comp, \alu|ShiftRight1~54\, alu|ShiftRight1~54, mips_multi, 1
instance = comp, \alu|ShiftRight1~71\, alu|ShiftRight1~71, mips_multi, 1
instance = comp, \alu|Mux28~18\, alu|Mux28~18, mips_multi, 1
instance = comp, \alu|Mux28~19\, alu|Mux28~19, mips_multi, 1
instance = comp, \alu|Mux28~15\, alu|Mux28~15, mips_multi, 1
instance = comp, \alu|ShiftRight1~66\, alu|ShiftRight1~66, mips_multi, 1
instance = comp, \alu|ShiftRight1~70\, alu|ShiftRight1~70, mips_multi, 1
instance = comp, \alu|Mux28~12\, alu|Mux28~12, mips_multi, 1
instance = comp, \alu|Mux28~13\, alu|Mux28~13, mips_multi, 1
instance = comp, \alu|Mux28~14\, alu|Mux28~14, mips_multi, 1
instance = comp, \alu|Mux28~21\, alu|Mux28~21, mips_multi, 1
instance = comp, \alu|Mux28~16\, alu|Mux28~16, mips_multi, 1
instance = comp, \alu|Mux28~17\, alu|Mux28~17, mips_multi, 1
instance = comp, \alu|Mux28~20\, alu|Mux28~20, mips_multi, 1
instance = comp, \pc|sr_out[3]~24\, pc|sr_out[3]~24, mips_multi, 1
instance = comp, \pc|sr_out[3]\, pc|sr_out[3], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[17]\, bcoreg|breg32_rtl_0_bypass[17], mips_multi, 1
instance = comp, \bcoreg|regA[3]~86\, bcoreg|regA[3]~86, mips_multi, 1
instance = comp, \rgA|sr_out[3]\, rgA|sr_out[3], mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[3]~29\, mux_ulaA_shift|m_out[3]~29, mips_multi, 1
instance = comp, \mux_ulaA_shift|m_out[3]~30\, mux_ulaA_shift|m_out[3]~30, mips_multi, 1
instance = comp, \alu|ShiftLeft0~38\, alu|ShiftLeft0~38, mips_multi, 1
instance = comp, \alu|Mux24~11\, alu|Mux24~11, mips_multi, 1
instance = comp, \alu|Mux24~2\, alu|Mux24~2, mips_multi, 1
instance = comp, \alu|Mux24~13\, alu|Mux24~13, mips_multi, 1
instance = comp, \alu|Mux24~5\, alu|Mux24~5, mips_multi, 1
instance = comp, \alu|Mux24~6\, alu|Mux24~6, mips_multi, 1
instance = comp, \alu|Mux24~7\, alu|Mux24~7, mips_multi, 1
instance = comp, \alu|Mux24~8\, alu|Mux24~8, mips_multi, 1
instance = comp, \alu|Mux24~3\, alu|Mux24~3, mips_multi, 1
instance = comp, \alu|Mux24~4\, alu|Mux24~4, mips_multi, 1
instance = comp, \alu|Mux24~9\, alu|Mux24~9, mips_multi, 1
instance = comp, \alu|Mux24~10\, alu|Mux24~10, mips_multi, 1
instance = comp, \alu|Mux24~12\, alu|Mux24~12, mips_multi, 1
instance = comp, \alu|Mux24\, alu|Mux24, mips_multi, 1
instance = comp, \regULA|sr_out[7]~feeder\, regULA|sr_out[7]~feeder, mips_multi, 1
instance = comp, \regULA|sr_out[7]\, regULA|sr_out[7], mips_multi, 1
instance = comp, \pc|sr_out[7]~20\, pc|sr_out[7]~20, mips_multi, 1
instance = comp, \pc|sr_out[7]\, pc|sr_out[7], mips_multi, 1
instance = comp, \mux_mem|m_out[7]~7\, mux_mem|m_out[7]~7, mips_multi, 1
instance = comp, \ir|sr_out[26]\, ir|sr_out[26], mips_multi, 1
instance = comp, \ctr_mips|nstate.andi_ex_st~0\, ctr_mips|nstate.andi_ex_st~0, mips_multi, 1
instance = comp, \ctr_mips|pstate.andi_ex_st\, ctr_mips|pstate.andi_ex_st, mips_multi, 1
instance = comp, \actr|Equal5~0\, actr|Equal5~0, mips_multi, 1
instance = comp, \actr|alu_ctr[0]~6\, actr|alu_ctr[0]~6, mips_multi, 1
instance = comp, \actr|alu_ctr[0]~19\, actr|alu_ctr[0]~19, mips_multi, 1
instance = comp, \actr|alu_ctr~7\, actr|alu_ctr~7, mips_multi, 1
instance = comp, \actr|alu_ctr[0]~20\, actr|alu_ctr[0]~20, mips_multi, 1
instance = comp, \actr|alu_ctr[0]~21\, actr|alu_ctr[0]~21, mips_multi, 1
instance = comp, \alu|Mux28~3\, alu|Mux28~3, mips_multi, 1
instance = comp, \alu|a32~5\, alu|a32~5, mips_multi, 1
instance = comp, \alu|Mux25~0\, alu|Mux25~0, mips_multi, 1
instance = comp, \alu|ShiftRight1~80\, alu|ShiftRight1~80, mips_multi, 1
instance = comp, \alu|ShiftRight1~81\, alu|ShiftRight1~81, mips_multi, 1
instance = comp, \alu|ShiftRight1~82\, alu|ShiftRight1~82, mips_multi, 1
instance = comp, \alu|Mux25~1\, alu|Mux25~1, mips_multi, 1
instance = comp, \alu|Mux25~2\, alu|Mux25~2, mips_multi, 1
instance = comp, \alu|Mux25~3\, alu|Mux25~3, mips_multi, 1
instance = comp, \alu|Mux25~4\, alu|Mux25~4, mips_multi, 1
instance = comp, \alu|Mux25~5\, alu|Mux25~5, mips_multi, 1
instance = comp, \alu|Mux25~7\, alu|Mux25~7, mips_multi, 1
instance = comp, \alu|Mux25\, alu|Mux25, mips_multi, 1
instance = comp, \regULA|sr_out[6]\, regULA|sr_out[6], mips_multi, 1
instance = comp, \pc|sr_out[6]~21\, pc|sr_out[6]~21, mips_multi, 1
instance = comp, \pc|sr_out[6]\, pc|sr_out[6], mips_multi, 1
instance = comp, \mux_mem|m_out[6]~6\, mux_mem|m_out[6]~6, mips_multi, 1
instance = comp, \ir|sr_out[3]\, ir|sr_out[3], mips_multi, 1
instance = comp, \pc|sr_out[5]\, pc|sr_out[5], mips_multi, 1
instance = comp, \mux_mem|m_out[5]~5\, mux_mem|m_out[5]~5, mips_multi, 1
instance = comp, \ir|sr_out[10]\, ir|sr_out[10], mips_multi, 1
instance = comp, \alu|a32~3\, alu|a32~3, mips_multi, 1
instance = comp, \alu|Mux27~6\, alu|Mux27~6, mips_multi, 1
instance = comp, \alu|ShiftRight0~8\, alu|ShiftRight0~8, mips_multi, 1
instance = comp, \alu|ShiftRight1~10\, alu|ShiftRight1~10, mips_multi, 1
instance = comp, \alu|ShiftRight0~9\, alu|ShiftRight0~9, mips_multi, 1
instance = comp, \alu|Mux27~0\, alu|Mux27~0, mips_multi, 1
instance = comp, \alu|Mux27~1\, alu|Mux27~1, mips_multi, 1
instance = comp, \alu|Mux27~2\, alu|Mux27~2, mips_multi, 1
instance = comp, \alu|Mux27~3\, alu|Mux27~3, mips_multi, 1
instance = comp, \alu|Mux27~4\, alu|Mux27~4, mips_multi, 1
instance = comp, \alu|Mux27~5\, alu|Mux27~5, mips_multi, 1
instance = comp, \alu|Mux27~7\, alu|Mux27~7, mips_multi, 1
instance = comp, \alu|Mux27\, alu|Mux27, mips_multi, 1
instance = comp, \regULA|sr_out[4]\, regULA|sr_out[4], mips_multi, 1
instance = comp, \pc|sr_out[4]~25\, pc|sr_out[4]~25, mips_multi, 1
instance = comp, \pc|sr_out[4]\, pc|sr_out[4], mips_multi, 1
instance = comp, \mux_mem|m_out[4]~4\, mux_mem|m_out[4]~4, mips_multi, 1
instance = comp, \ir|sr_out[9]\, ir|sr_out[9], mips_multi, 1
instance = comp, \alu|ShiftLeft0~126\, alu|ShiftLeft0~126, mips_multi, 1
instance = comp, \alu|a32~4\, alu|a32~4, mips_multi, 1
instance = comp, \alu|Mux26~6\, alu|Mux26~6, mips_multi, 1
instance = comp, \alu|Mux26~0\, alu|Mux26~0, mips_multi, 1
instance = comp, \alu|Mux26~1\, alu|Mux26~1, mips_multi, 1
instance = comp, \alu|Mux26~2\, alu|Mux26~2, mips_multi, 1
instance = comp, \alu|Mux26~3\, alu|Mux26~3, mips_multi, 1
instance = comp, \alu|Mux26~4\, alu|Mux26~4, mips_multi, 1
instance = comp, \alu|Mux26~5\, alu|Mux26~5, mips_multi, 1
instance = comp, \alu|Mux26~7\, alu|Mux26~7, mips_multi, 1
instance = comp, \alu|Mux26\, alu|Mux26, mips_multi, 1
instance = comp, \regULA|sr_out[5]~feeder\, regULA|sr_out[5]~feeder, mips_multi, 1
instance = comp, \regULA|sr_out[5]\, regULA|sr_out[5], mips_multi, 1
instance = comp, \mux_mem|m_out[3]~3\, mux_mem|m_out[3]~3, mips_multi, 1
instance = comp, \ir|sr_out[5]\, ir|sr_out[5], mips_multi, 1
instance = comp, \actr|shift_ctr~1\, actr|shift_ctr~1, mips_multi, 1
instance = comp, \alu|a32~1\, alu|a32~1, mips_multi, 1
instance = comp, \alu|Mux29~6\, alu|Mux29~6, mips_multi, 1
instance = comp, \alu|Mux29~3\, alu|Mux29~3, mips_multi, 1
instance = comp, \alu|Mux29~4\, alu|Mux29~4, mips_multi, 1
instance = comp, \alu|Mux29~5\, alu|Mux29~5, mips_multi, 1
instance = comp, \alu|Mux29~12\, alu|Mux29~12, mips_multi, 1
instance = comp, \alu|Mux29~7\, alu|Mux29~7, mips_multi, 1
instance = comp, \alu|Mux29~8\, alu|Mux29~8, mips_multi, 1
instance = comp, \alu|ShiftRight0~51\, alu|ShiftRight0~51, mips_multi, 1
instance = comp, \alu|ShiftRight1~11\, alu|ShiftRight1~11, mips_multi, 1
instance = comp, \alu|Mux29~9\, alu|Mux29~9, mips_multi, 1
instance = comp, \alu|Mux29~10\, alu|Mux29~10, mips_multi, 1
instance = comp, \alu|Mux29~11\, alu|Mux29~11, mips_multi, 1
instance = comp, \pc|sr_out[2]~23\, pc|sr_out[2]~23, mips_multi, 1
instance = comp, \pc|sr_out[2]\, pc|sr_out[2], mips_multi, 1
instance = comp, \mux_mem|m_out[2]~2\, mux_mem|m_out[2]~2, mips_multi, 1
instance = comp, \ir|sr_out[30]\, ir|sr_out[30], mips_multi, 1
instance = comp, \ctr_mips|Mux7~1\, ctr_mips|Mux7~1, mips_multi, 1
instance = comp, \ctr_mips|nstate.c_mem_add_st~0\, ctr_mips|nstate.c_mem_add_st~0, mips_multi, 1
instance = comp, \ctr_mips|pstate.c_mem_add_st\, ctr_mips|pstate.c_mem_add_st, mips_multi, 1
instance = comp, \ctr_mips|Selector1~1\, ctr_mips|Selector1~1, mips_multi, 1
instance = comp, \ctr_mips|Selector1~2\, ctr_mips|Selector1~2, mips_multi, 1
instance = comp, \ctr_mips|pstate.fetch_st\, ctr_mips|pstate.fetch_st, mips_multi, 1
instance = comp, \ctr_mips|pstate.decode_st~0\, ctr_mips|pstate.decode_st~0, mips_multi, 1
instance = comp, \ctr_mips|pstate.decode_st\, ctr_mips|pstate.decode_st, mips_multi, 1
instance = comp, \ctr_mips|nstate.branch_ex_st~0\, ctr_mips|nstate.branch_ex_st~0, mips_multi, 1
instance = comp, \ctr_mips|pstate.branch_ex_st\, ctr_mips|pstate.branch_ex_st, mips_multi, 1
instance = comp, \pc|sr_out~50\, pc|sr_out~50, mips_multi, 1
instance = comp, \pc|sr_out[1]\, pc|sr_out[1], mips_multi, 1
instance = comp, \mux_mem|m_out[1]~1\, mux_mem|m_out[1]~1, mips_multi, 1
instance = comp, \ir|sr_out[27]\, ir|sr_out[27], mips_multi, 1
instance = comp, \ctr_mips|nstate.streghalf_st~3\, ctr_mips|nstate.streghalf_st~3, mips_multi, 1
instance = comp, \ctr_mips|pstate.streghalf_st\, ctr_mips|pstate.streghalf_st, mips_multi, 1
instance = comp, \ctr_mips|nstate.writemem_st~0\, ctr_mips|nstate.writemem_st~0, mips_multi, 1
instance = comp, \ctr_mips|pstate.writemem_st\, ctr_mips|pstate.writemem_st, mips_multi, 1
instance = comp, \ctr_mips|WideOr2~0\, ctr_mips|WideOr2~0, mips_multi, 1
instance = comp, \mux_mem|m_out[0]~0\, mux_mem|m_out[0]~0, mips_multi, 1
instance = comp, \ir|sr_out[17]\, ir|sr_out[17], mips_multi, 1
instance = comp, \ir|sr_out[16]~feeder\, ir|sr_out[16]~feeder, mips_multi, 1
instance = comp, \ir|sr_out[16]\, ir|sr_out[16], mips_multi, 1
instance = comp, \bcoreg|Equal1~0\, bcoreg|Equal1~0, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[40]~feeder\, bcoreg|breg32_rtl_1_bypass[40]~feeder, mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[40]\, bcoreg|breg32_rtl_1_bypass[40], mips_multi, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[39]\, bcoreg|breg32_rtl_1_bypass[39], mips_multi, 1
instance = comp, \bcoreg|regB[14]~70\, bcoreg|regB[14]~70, mips_multi, 1
instance = comp, \bcoreg|regB[14]~100\, bcoreg|regB[14]~100, mips_multi, 1
instance = comp, \rgB|sr_out[14]\, rgB|sr_out[14], mips_multi, 1
instance = comp, \ir|sr_out[20]\, ir|sr_out[20], mips_multi, 1
instance = comp, \bcoreg|regB[0]~111\, bcoreg|regB[0]~111, mips_multi, 1
instance = comp, \rgB|sr_out[0]\, rgB|sr_out[0], mips_multi, 1
instance = comp, \debug[0]~input\, debug[0]~input, mips_multi, 1
instance = comp, \fpga_out~0\, fpga_out~0, mips_multi, 1
instance = comp, \debug[1]~input\, debug[1]~input, mips_multi, 1
instance = comp, \fpga_out~1\, fpga_out~1, mips_multi, 1
instance = comp, \fpga_out~2\, fpga_out~2, mips_multi, 1
instance = comp, \fpga_out~3\, fpga_out~3, mips_multi, 1
instance = comp, \fpga_out~4\, fpga_out~4, mips_multi, 1
instance = comp, \fpga_out~5\, fpga_out~5, mips_multi, 1
instance = comp, \fpga_out~6\, fpga_out~6, mips_multi, 1
instance = comp, \fpga_out~7\, fpga_out~7, mips_multi, 1
instance = comp, \fpga_out~8\, fpga_out~8, mips_multi, 1
instance = comp, \fpga_out~9\, fpga_out~9, mips_multi, 1
instance = comp, \fpga_out~10\, fpga_out~10, mips_multi, 1
instance = comp, \fpga_out~11\, fpga_out~11, mips_multi, 1
instance = comp, \fpga_out~12\, fpga_out~12, mips_multi, 1
instance = comp, \fpga_out~13\, fpga_out~13, mips_multi, 1
instance = comp, \fpga_out~14\, fpga_out~14, mips_multi, 1
instance = comp, \fpga_out~15\, fpga_out~15, mips_multi, 1
instance = comp, \pc|sr_out[8]~19\, pc|sr_out[8]~19, mips_multi, 1
instance = comp, \pc|sr_out[8]\, pc|sr_out[8], mips_multi, 1
instance = comp, \fpga_out~16\, fpga_out~16, mips_multi, 1
instance = comp, \fpga_out~17\, fpga_out~17, mips_multi, 1
instance = comp, \fpga_out~18\, fpga_out~18, mips_multi, 1
instance = comp, \fpga_out~19\, fpga_out~19, mips_multi, 1
instance = comp, \fpga_out~20\, fpga_out~20, mips_multi, 1
instance = comp, \fpga_out~21\, fpga_out~21, mips_multi, 1
instance = comp, \fpga_out~22\, fpga_out~22, mips_multi, 1
instance = comp, \fpga_out~23\, fpga_out~23, mips_multi, 1
instance = comp, \fpga_out~24\, fpga_out~24, mips_multi, 1
instance = comp, \fpga_out~25\, fpga_out~25, mips_multi, 1
instance = comp, \fpga_out~26\, fpga_out~26, mips_multi, 1
instance = comp, \fpga_out~27\, fpga_out~27, mips_multi, 1
instance = comp, \fpga_out~28\, fpga_out~28, mips_multi, 1
instance = comp, \fpga_out~29\, fpga_out~29, mips_multi, 1
instance = comp, \fpga_out~30\, fpga_out~30, mips_multi, 1
instance = comp, \fpga_out~31\, fpga_out~31, mips_multi, 1
instance = comp, \pc|sr_out[16]~11\, pc|sr_out[16]~11, mips_multi, 1
instance = comp, \pc|sr_out[16]\, pc|sr_out[16], mips_multi, 1
instance = comp, \fpga_out~32\, fpga_out~32, mips_multi, 1
instance = comp, \fpga_out~33\, fpga_out~33, mips_multi, 1
instance = comp, \fpga_out~34\, fpga_out~34, mips_multi, 1
instance = comp, \fpga_out~35\, fpga_out~35, mips_multi, 1
instance = comp, \pc|sr_out[18]~9\, pc|sr_out[18]~9, mips_multi, 1
instance = comp, \pc|sr_out[18]\, pc|sr_out[18], mips_multi, 1
instance = comp, \fpga_out~36\, fpga_out~36, mips_multi, 1
instance = comp, \fpga_out~37\, fpga_out~37, mips_multi, 1
instance = comp, \pc|sr_out[19]~8\, pc|sr_out[19]~8, mips_multi, 1
instance = comp, \pc|sr_out[19]\, pc|sr_out[19], mips_multi, 1
instance = comp, \fpga_out~38\, fpga_out~38, mips_multi, 1
instance = comp, \fpga_out~39\, fpga_out~39, mips_multi, 1
instance = comp, \fpga_out~40\, fpga_out~40, mips_multi, 1
instance = comp, \fpga_out~41\, fpga_out~41, mips_multi, 1
instance = comp, \pc|sr_out[21]~6\, pc|sr_out[21]~6, mips_multi, 1
instance = comp, \pc|sr_out[21]\, pc|sr_out[21], mips_multi, 1
instance = comp, \fpga_out~42\, fpga_out~42, mips_multi, 1
instance = comp, \fpga_out~43\, fpga_out~43, mips_multi, 1
instance = comp, \fpga_out~44\, fpga_out~44, mips_multi, 1
instance = comp, \fpga_out~45\, fpga_out~45, mips_multi, 1
instance = comp, \fpga_out~46\, fpga_out~46, mips_multi, 1
instance = comp, \fpga_out~47\, fpga_out~47, mips_multi, 1
instance = comp, \fpga_out~48\, fpga_out~48, mips_multi, 1
instance = comp, \fpga_out~49\, fpga_out~49, mips_multi, 1
instance = comp, \fpga_out~50\, fpga_out~50, mips_multi, 1
instance = comp, \fpga_out~51\, fpga_out~51, mips_multi, 1
instance = comp, \fpga_out~52\, fpga_out~52, mips_multi, 1
instance = comp, \fpga_out~53\, fpga_out~53, mips_multi, 1
instance = comp, \fpga_out~54\, fpga_out~54, mips_multi, 1
instance = comp, \fpga_out~55\, fpga_out~55, mips_multi, 1
instance = comp, \pc|sr_out~48\, pc|sr_out~48, mips_multi, 1
instance = comp, \pc|sr_out[28]\, pc|sr_out[28], mips_multi, 1
instance = comp, \fpga_out~56\, fpga_out~56, mips_multi, 1
instance = comp, \fpga_out~57\, fpga_out~57, mips_multi, 1
instance = comp, \pc|sr_out~47\, pc|sr_out~47, mips_multi, 1
instance = comp, \pc|sr_out[29]\, pc|sr_out[29], mips_multi, 1
instance = comp, \fpga_out~58\, fpga_out~58, mips_multi, 1
instance = comp, \fpga_out~59\, fpga_out~59, mips_multi, 1
instance = comp, \fpga_out~60\, fpga_out~60, mips_multi, 1
instance = comp, \fpga_out~61\, fpga_out~61, mips_multi, 1
instance = comp, \fpga_out~62\, fpga_out~62, mips_multi, 1
instance = comp, \fpga_out~63\, fpga_out~63, mips_multi, 1
