<?xml version="1.0"?>
<!-- Release file -->

<sip_release>
  <version>8.4 November 13, 2013</version>
  <date>Tue May  8 20:48:55 PDT 2018</date>
  <user>vnandaku</user>
  <sip_name>31</sip_name>
  <sip_variation>147</sip_variation>
  <sip_variation_id>147</sip_variation_id>
  <sip_reldate>2018WW19</sip_reldate>
  <sip_milestone>1p0</sip_milestone>
  <sip_relver>PICr25</sip_relver>
  <sip_relname>ALL_2018WW19_R1p0_PICr25</sip_relname>
  <sip_owner>vnandaku</sip_owner>
  <sip_dist></sip_dist>
  <sip_fixed></sip_fixed>
  <sip_open></sip_open>
  <sip_attachment>
  </sip_attachment>
  <sip_customers>
      <sip_customer>27</sip_customer>
  </sip_customers>
  <sip_base>0</sip_base>
  <sip_features>
    <sip_feature>
<![CDATA[
HTML
   <h2>RTL Updates:</h2>
   <dl>
      <dt>HSDs: <dt>
    </dl>

<dd>1.	<a href="https://hsdes.intel.com/appstore/article/#/1406716270">1406716270:</a> "FWD (PCR) Deliver SBE using MAT 1.4.10 TFM "</dd>
<dd>2.	<a href="https://hsdes.intel.com/appstore/article/#/1406716340">1406716340:</a> "FWD (PCR) ADL TFM & HDK requirements - phase 1"</dd>
<dd>3.	<a href="https://hsdes.intel.com/appstore/article/#/1406999398">1406999398:</a> "SB Agent ISM moved from ACTIVE to IDLE_REQtoo soon --- less than 16 clocks of inactivity."</dd>
<dd>4.	<a href="https://hsdes.intel.com/appstore/article/#/1406636252">1406636252:</a> "FWD (PCR) SnR Widget - Bulk Rd/Wr (Save/Restore) on Sideband EP "</dd>
<dd>5.	<a href="https://hsdes.intel.com/appstore/article/#/1406838566">1406838566:</a> "Update uniquify script to include RP-flow modules"</dd>

   </dl> 
   <h2>Backend Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
   </dl>

   <h2>Validation Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
   </dl>]]>    </sip_feature>
  </sip_features>
  <sip_knissues>
    <sip_knissue>
<![CDATA[
HTML
            <dt> None. </dt>]]>    </sip_knissue>
  </sip_knissues>
  <sip_speccons>
    <sip_speccon>
<![CDATA[
HTML
   <h2>Integration Notes:</h2>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable CTECH library when synthesising the IP.</p>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable/behavior CTECH library when simulating the IP.</p>]]>    </sip_speccon>
  </sip_speccons>
  <sip_specins>
    <sip_specin>
<![CDATA[
HTML
   <p>This SBE release uses the latest version of SVC (2018WW19) in IRR.</p>
   <p>For support file an <b>HSD</b> at <a href="https://hsdes.intel.com/appstore/article/#/sip.bugeco/create?=&subject=bugeco&tenant=sip">SIP HSD</a></p>
   <p>Please note that Sideband Endpoint instantiations need to be uniquified in all IP's per the SEG POR instantiation and uniquification methodology to avoid module collisions with other instances of the endpoint with other IPs.</p>
   <p>Please read integration guide carefully for handling current clock request logic</p>
   <p>Please read integration guide carefully for conditions of locally clock gating the agent_clk in asynchronous endpoints.</p>
   <p>Please read integration guide carefully for any necessary power gating logic that may be needed.</p>
   <p>The Zircon scores are uploaded to the IPDS dashboard for the SBE IP at <a href="https://zircon.echo.intel.com/zircon/index.php/zirconReleaseDashboardTable.php?FiltersModel    0IP_id    0=17324&FiltersModel    0Ver_id    0=2.10&FiltersModel    0ruleversion    0=2.10.02&FiltersModel    0App_id    0=1&FiltersModel    0Milestone    0=4&FiltersModel    0Rules_type    0=SOC&FiltersModel    0top_filter_checkbox    0=0&FiltersModel    0showlatest    0=0&FiltersModel    0showAllIp    0=0&FiltersModel[IP_id]=17324&FiltersModel[Ver_id]=2.10&FiltersModel[ruleversion]=2.10.02&FiltersModel[App_id]=1&FiltersModel[Milestone]=4&FiltersModel[Rules_type]=SOC&FiltersModel[top_filter_checkbox]=0&FiltersModel[showlatest]=0&FiltersModel[showAllIp]=0">Zircon Scores</a></p>  ]]>    </sip_specin>
  </sip_specins>
  <sip_models>
  </sip_models>
</sip_release>
