{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583651410137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583651410143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 03:10:10 2020 " "Processing started: Sun Mar 08 03:10:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583651410143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651410143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU289 -c CPU289 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU289 -c CPU289" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651410143 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583651410399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583651410399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavioral " "Found design unit 1: alu-behavioral" {  } { { "alu.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/alu.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583651418107 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583651418107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlFSM-behavior " "Found design unit 1: controlFSM-behavior" {  } { { "controlFSM.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/controlFSM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583651418109 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlFSM " "Found entity 1: controlFSM" {  } { { "controlFSM.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/controlFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583651418109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-SYN " "Found design unit 1: memory-SYN" {  } { { "memory.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/memory.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583651418110 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/memory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583651418110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32by32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32by32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32by32-behavior " "Found design unit 1: reg32by32-behavior" {  } { { "reg32by32.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/reg32by32.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583651418111 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32by32 " "Found entity 1: reg32by32" {  } { { "reg32by32.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/reg32by32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583651418111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_unit-Behavioral " "Found design unit 1: pc_unit-Behavioral" {  } { { "pc_Unit.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/pc_Unit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583651418113 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_unit " "Found entity 1: pc_unit" {  } { { "pc_Unit.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/pc_Unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583651418113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionmemory-SYN " "Found design unit 1: instructionmemory-SYN" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/instructionMemory.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583651418114 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/instructionMemory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583651418114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu289.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu289.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU289-RTL " "Found design unit 1: CPU289-RTL" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583651418115 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU289 " "Found entity 1: CPU289" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583651418115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instdecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instdecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-Behavioral " "Found design unit 1: decode-Behavioral" {  } { { "instDecode.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/instDecode.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583651418116 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "instDecode.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/instDecode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583651418116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-RTL " "Found design unit 1: controlUnit-RTL" {  } { { "controlUnit.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/controlUnit.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583651418118 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/controlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583651418118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aludecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aluDecode-RTL " "Found design unit 1: aluDecode-RTL" {  } { { "aluDecode.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/aluDecode.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583651418119 ""} { "Info" "ISGN_ENTITY_NAME" "1 aluDecode " "Found entity 1: aluDecode" {  } { { "aluDecode.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/aluDecode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583651418119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418119 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU289 " "Elaborating entity \"CPU289\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583651418149 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regREn CPU289.vhd(100) " "Verilog HDL or VHDL warning at CPU289.vhd(100): object \"regREn\" assigned a value but never read" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583651418159 "|CPU289"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regWEn CPU289.vhd(101) " "Verilog HDL or VHDL warning at CPU289.vhd(101): object \"regWEn\" assigned a value but never read" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583651418159 "|CPU289"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memoryEn CPU289.vhd(103) " "Verilog HDL or VHDL warning at CPU289.vhd(103): object \"memoryEn\" assigned a value but never read" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583651418159 "|CPU289"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[0\] CPU289.vhd(117) " "Inferred latch for \"aluB\[0\]\" at CPU289.vhd(117)" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418165 "|CPU289"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[1\] CPU289.vhd(117) " "Inferred latch for \"aluB\[1\]\" at CPU289.vhd(117)" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418165 "|CPU289"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[2\] CPU289.vhd(117) " "Inferred latch for \"aluB\[2\]\" at CPU289.vhd(117)" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418165 "|CPU289"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[3\] CPU289.vhd(117) " "Inferred latch for \"aluB\[3\]\" at CPU289.vhd(117)" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418165 "|CPU289"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[4\] CPU289.vhd(117) " "Inferred latch for \"aluB\[4\]\" at CPU289.vhd(117)" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418165 "|CPU289"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[5\] CPU289.vhd(117) " "Inferred latch for \"aluB\[5\]\" at CPU289.vhd(117)" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418165 "|CPU289"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[6\] CPU289.vhd(117) " "Inferred latch for \"aluB\[6\]\" at CPU289.vhd(117)" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418166 "|CPU289"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[7\] CPU289.vhd(117) " "Inferred latch for \"aluB\[7\]\" at CPU289.vhd(117)" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418166 "|CPU289"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[8\] CPU289.vhd(117) " "Inferred latch for \"aluB\[8\]\" at CPU289.vhd(117)" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418166 "|CPU289"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[9\] CPU289.vhd(117) " "Inferred latch for \"aluB\[9\]\" at CPU289.vhd(117)" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418166 "|CPU289"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[10\] CPU289.vhd(117) " "Inferred latch for \"aluB\[10\]\" at CPU289.vhd(117)" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418166 "|CPU289"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[11\] CPU289.vhd(117) " "Inferred latch for \"aluB\[11\]\" at CPU289.vhd(117)" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418166 "|CPU289"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[12\] CPU289.vhd(117) " "Inferred latch for \"aluB\[12\]\" at CPU289.vhd(117)" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418166 "|CPU289"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[13\] CPU289.vhd(117) " "Inferred latch for \"aluB\[13\]\" at CPU289.vhd(117)" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418166 "|CPU289"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[14\] CPU289.vhd(117) " "Inferred latch for \"aluB\[14\]\" at CPU289.vhd(117)" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418166 "|CPU289"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[15\] CPU289.vhd(117) " "Inferred latch for \"aluB\[15\]\" at CPU289.vhd(117)" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418166 "|CPU289"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[16\] CPU289.vhd(117) " "Inferred latch for \"aluB\[16\]\" at CPU289.vhd(117)" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418166 "|CPU289"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[17\] CPU289.vhd(117) " "Inferred latch for \"aluB\[17\]\" at CPU289.vhd(117)" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418166 "|CPU289"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[18\] CPU289.vhd(117) " "Inferred latch for \"aluB\[18\]\" at CPU289.vhd(117)" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418166 "|CPU289"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[19\] CPU289.vhd(117) " "Inferred latch for \"aluB\[19\]\" at CPU289.vhd(117)" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418166 "|CPU289"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[20\] CPU289.vhd(117) " "Inferred latch for \"aluB\[20\]\" at CPU289.vhd(117)" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418166 "|CPU289"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[21\] CPU289.vhd(117) " "Inferred latch for \"aluB\[21\]\" at CPU289.vhd(117)" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418166 "|CPU289"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[22\] CPU289.vhd(117) " "Inferred latch for \"aluB\[22\]\" at CPU289.vhd(117)" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418166 "|CPU289"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[23\] CPU289.vhd(117) " "Inferred latch for \"aluB\[23\]\" at CPU289.vhd(117)" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418166 "|CPU289"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[24\] CPU289.vhd(117) " "Inferred latch for \"aluB\[24\]\" at CPU289.vhd(117)" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418166 "|CPU289"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[25\] CPU289.vhd(117) " "Inferred latch for \"aluB\[25\]\" at CPU289.vhd(117)" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418166 "|CPU289"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[26\] CPU289.vhd(117) " "Inferred latch for \"aluB\[26\]\" at CPU289.vhd(117)" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418167 "|CPU289"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[27\] CPU289.vhd(117) " "Inferred latch for \"aluB\[27\]\" at CPU289.vhd(117)" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418167 "|CPU289"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[28\] CPU289.vhd(117) " "Inferred latch for \"aluB\[28\]\" at CPU289.vhd(117)" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418167 "|CPU289"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[29\] CPU289.vhd(117) " "Inferred latch for \"aluB\[29\]\" at CPU289.vhd(117)" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418167 "|CPU289"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[30\] CPU289.vhd(117) " "Inferred latch for \"aluB\[30\]\" at CPU289.vhd(117)" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418167 "|CPU289"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[31\] CPU289.vhd(117) " "Inferred latch for \"aluB\[31\]\" at CPU289.vhd(117)" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418167 "|CPU289"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:instROM " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:instROM\"" {  } { { "CPU289.vhd" "instROM" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583651418199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructionMemory:instROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instructionMemory:instROM\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.vhd" "altsyncram_component" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/instructionMemory.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583651418325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMemory:instROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instructionMemory:instROM\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/instructionMemory.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583651418341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMemory:instROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"instructionMemory:instROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpuInstructions.mif " "Parameter \"init_file\" = \"cpuInstructions.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583651418342 ""}  } { { "instructionMemory.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/instructionMemory.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583651418342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gas3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gas3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gas3 " "Found entity 1: altsyncram_gas3" {  } { { "db/altsyncram_gas3.tdf" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/db/altsyncram_gas3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583651418397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gas3 instructionMemory:instROM\|altsyncram:altsyncram_component\|altsyncram_gas3:auto_generated " "Elaborating entity \"altsyncram_gas3\" for hierarchy \"instructionMemory:instROM\|altsyncram:altsyncram_component\|altsyncram_gas3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583651418398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:control " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:control\"" {  } { { "CPU289.vhd" "control" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583651418432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlFSM controlUnit:control\|controlFSM:fsm " "Elaborating entity \"controlFSM\" for hierarchy \"controlUnit:control\|controlFSM:fsm\"" {  } { { "controlUnit.vhd" "fsm" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/controlUnit.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583651418445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode controlUnit:control\|decode:decoder " "Elaborating entity \"decode\" for hierarchy \"controlUnit:control\|decode:decoder\"" {  } { { "controlUnit.vhd" "decoder" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/controlUnit.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583651418457 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_en instDecode.vhd(29) " "VHDL Process Statement warning at instDecode.vhd(29): signal \"I_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "instDecode.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/instDecode.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583651418458 "|CPU289|controlUnit:control|decode:decoder"}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"00100111\" 8 7 instDecode.vhd(43) " "VHDL Expression error at instDecode.vhd(43): expression \"\"00100111\"\" has 8 elements ; expected 7 elements." {  } { { "instDecode.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/instDecode.vhd" 43 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1583651418459 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "controlUnit:control\|decode:decoder " "Can't elaborate user hierarchy \"controlUnit:control\|decode:decoder\"" {  } { { "controlUnit.vhd" "decoder" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/controlUnit.vhd" 92 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583651418459 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583651418583 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 08 03:10:18 2020 " "Processing ended: Sun Mar 08 03:10:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583651418583 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583651418583 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583651418583 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651418583 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583651419253 ""}
