

================================================================
== Vivado HLS Report for 'sigmoid_activation_L'
================================================================
* Date:           Sat Oct 26 22:26:24 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        mlp
* Solution:       area_optimized
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     3.215|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   81|   81|   81|   81|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- activ   |   80|   80|         8|          -|          -|    10|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|     188|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      85|
|Register         |        -|      -|     141|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|     141|     273|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |mlp_mul_mul_18s_1g8j_U23  |mlp_mul_mul_18s_1g8j  |  i0 * i0  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_107_p2       |     +    |      0|  0|  13|           4|           1|
    |p_Val2_5_fu_163_p2  |     +    |      0|  0|  25|          18|          16|
    |p_Val2_1_fu_126_p2  |     -    |      0|  0|  25|           1|          18|
    |p_Val2_3_fu_185_p2  |     -    |      0|  0|  35|          28|          28|
    |p_Val2_7_fu_209_p2  |     -    |      0|  0|  25|          17|          18|
    |tmp_7_fu_137_p2     |   icmp   |      0|  0|  18|          18|          16|
    |tmp_fu_101_p2       |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_state1     |    or    |      0|  0|   2|           1|           1|
    |p_Val2_2_fu_131_p3  |  select  |      0|  0|  18|           1|          18|
    |p_Val2_4_fu_201_p3  |  select  |      0|  0|  18|           1|          17|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 188|          93|         137|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  41|         10|    1|         10|
    |ap_done            |   9|          2|    1|          2|
    |i_reg_90           |   9|          2|    4|          8|
    |result_V_address0  |  13|          3|    4|         12|
    |result_V_d0        |  13|          3|   18|         54|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  85|         20|   28|         86|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   9|   0|    9|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |i_1_reg_224       |   4|   0|    4|          0|
    |i_reg_90          |   4|   0|    4|          0|
    |p_Val2_2_reg_251  |  18|   0|   18|          0|
    |p_Val2_4_reg_282  |  18|   0|   18|          0|
    |p_Val2_5_reg_277  |  15|   0|   18|          3|
    |p_Val2_s_reg_240  |  18|   0|   18|          0|
    |tmp_1_reg_229     |   4|   0|   64|         60|
    |tmp_2_reg_246     |   1|   0|    1|          0|
    |tmp_3_reg_261     |  15|   0|   15|          0|
    |tmp_7_reg_256     |   1|   0|    1|          0|
    |tmp_8_reg_272     |  33|   0|   33|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 141|   0|  204|         63|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | sigmoid_activation_L | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | sigmoid_activation_L | return value |
|ap_start           |  in |    1| ap_ctrl_hs | sigmoid_activation_L | return value |
|ap_done            | out |    1| ap_ctrl_hs | sigmoid_activation_L | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | sigmoid_activation_L | return value |
|ap_idle            | out |    1| ap_ctrl_hs | sigmoid_activation_L | return value |
|ap_ready           | out |    1| ap_ctrl_hs | sigmoid_activation_L | return value |
|input_V_address0   | out |    4|  ap_memory |        input_V       |     array    |
|input_V_ce0        | out |    1|  ap_memory |        input_V       |     array    |
|input_V_q0         |  in |   18|  ap_memory |        input_V       |     array    |
|result_V_address0  | out |    4|  ap_memory |       result_V       |     array    |
|result_V_ce0       | out |    1|  ap_memory |       result_V       |     array    |
|result_V_we0       | out |    1|  ap_memory |       result_V       |     array    |
|result_V_d0        | out |   18|  ap_memory |       result_V       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

