// Seed: 891541590
module module_0 (
    output reg id_0,
    input id_1,
    output id_2,
    output reg id_3
);
  reg id_4;
  type_8(
      id_0, id_3
  );
  initial begin
    if (id_4) id_0 <= (id_4);
    id_4 <= id_1;
  end
endmodule
