{"vcs1":{"timestamp_begin":1680383798.377549254, "rt":1.85, "ut":0.21, "st":0.13}}
{"vcselab":{"timestamp_begin":1680383800.262460000, "rt":1.34, "ut":0.19, "st":0.10}}
{"link":{"timestamp_begin":1680383801.831635885, "rt":1.12, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680383798.095907526}
{"VCS_COMP_START_TIME": 1680383798.095907526}
{"VCS_COMP_END_TIME": 1680383804.310184999}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338560}}
{"stitch_vcselab": {"peak_mem": 239012}}
