// Code generated by Icestudio 0.5.1n210107

`default_nettype none

//---- Top entity
module main (
 input v656efd,
 input v0a90cf,
 input v18f26f,
 input vff1459,
 input v53b257,
 input v625bd7,
 input [7:0] v97fef0,
 input v198630,
 output [5:0] v096ab9,
 output vcd2b88,
 output v9246f1,
 output vf70424,
 output v938565,
 output vc704f5,
 output va5c337,
 output [3:0] v696753,
 output v3a4a1f,
 output [3:0] v5c2da3,
 output [3:0] vc3486c,
 output v470815
);
 wire w0;
 wire w1;
 wire w2;
 wire [0:11] w3;
 wire w4;
 wire w5;
 wire w6;
 wire w7;
 wire w8;
 wire w9;
 wire w10;
 wire [0:5] w11;
 wire w12;
 wire w13;
 wire w14;
 wire w15;
 wire w16;
 wire w17;
 wire w18;
 wire [0:11] w19;
 wire w20;
 wire w21;
 wire [0:11] w22;
 wire w23;
 wire [0:11] w24;
 wire w25;
 wire w26;
 wire w27;
 wire w28;
 wire w29;
 wire w30;
 wire w31;
 wire [0:16] w32;
 wire [0:2] w33;
 wire [0:16] w34;
 wire [0:16] w35;
 wire [0:16] w36;
 wire w37;
 wire [0:7] w38;
 wire [0:3] w39;
 wire [0:3] w40;
 wire [0:3] w41;
 wire w42;
 wire w43;
 wire w44;
 wire w45;
 assign w4 = v656efd;
 assign w5 = v0a90cf;
 assign vcd2b88 = w6;
 assign v938565 = w7;
 assign vc704f5 = w8;
 assign v3a4a1f = w9;
 assign w10 = v18f26f;
 assign v096ab9 = w11;
 assign w12 = v18f26f;
 assign va5c337 = w14;
 assign v9246f1 = w15;
 assign w16 = vff1459;
 assign w17 = v53b257;
 assign w21 = v18f26f;
 assign w26 = v18f26f;
 assign w27 = v198630;
 assign w37 = v625bd7;
 assign w38 = v97fef0;
 assign v696753 = w39;
 assign v5c2da3 = w40;
 assign vc3486c = w41;
 assign v470815 = w42;
 assign vf70424 = w43;
 assign w1 = w0;
 assign w12 = w10;
 assign w13 = w0;
 assign w13 = w1;
 assign w18 = w0;
 assign w18 = w1;
 assign w18 = w13;
 assign w20 = w0;
 assign w20 = w1;
 assign w20 = w13;
 assign w20 = w18;
 assign w21 = w10;
 assign w21 = w12;
 assign w25 = w0; /clk50
 assign w25 = w1;
 assign w25 = w13;
 assign w25 = w18;
 assign w25 = w20;
 assign w26 = w10;
 assign w26 = w12;
 assign w26 = w21;
 assign w30 = w28;
 assign w31 = w29;
 vb950e8 vf5324c (
  .v499c2a(w1),
  .v1d0cfa(w2),
  .v55be3f(w3),
  .v53aa18(w22),
  .v190af1(w32),
  .vd522aa(w34)
 );
 vb0f50e v9d6c24 (
  .v502ac2(w0), //clk50
  .v4ed35a(w2),
  .vf4e7d4(w3),
  .vde95c3(w5),
  .vce1a13(w6),
  .v2de6ff(w7),
  .vcf5c71(w8),
  .v12de31(w9),
  .vefc03a(w10),
  .ve4f815(w11),
  .v09dbd4(w16),
  .vb30c03(w17),
  .vdd2c1a(w28),
  .vea0d18(w29),
  .vff3e4e(w32),
  .vea74f7(w38),
  .v87ce88(w42),
  .vea7dae(w44),
  .v342f42(w45)
 );
 v73da77 va05532 ( //pll
  .v73ce71(w0), //clk50
  .v262286(w4)  // clk25
 );
 vf65fac ve64290 (
  .v8d925d(w12),
  .v025353(w13),
  .v4006d4(w14),
  .v06036e(w15),
  .ve81328(w19),
  .v675058(w30),
  .v220422(w31),
  .vf5a7d7(w33),
  .v6661ca(w36),
  .v56f3c4(w39),
  .v6f66ae(w40),
  .vefb3e5(w41)
 );
 vb950e8 v79777f (
  .v499c2a(w18),
  .v53aa18(w19),
  .v1d0cfa(w23),
  .v55be3f(w24),
  .v190af1(w35),
  .vd522aa(w36)
 );
 v728cc4 vc7cd83 (
  .vd8b32e(w20),
  .vd6d39e(w21),
  .v693ffc(w22),
  .vfb9b9d(w23),
  .v8cca3e(w24),
  .v0001b3(w33),
  .ve65a98(w34),
  .v0a37a5(w35),
  .v34bbf1(w37)
 );
 vb72de6 v4a6174 ( //modesel
  .v849f88(w25), // clk
  .vb46586(w26),
  .vdda3a7(w27),
  .v2ff3f8(w28),
  .v4a8180(w29)
 );
 v242bac vaec343 (  //tristate
  .v9ad371(w43),
  .v1c67bd(w44),
  .vc02291(w45)
 );
endmodule

/*-------------------------------------------------*/
/*-- ov7670_rgb_yuv  */
/*-- - - - - - - - - - - - - - - - - - - - - - - --*/
/*-- Configures ov7670 in either RGB444 or YUV and shows it
/*-------------------------------------------------*/
//---- Top entity
module vb950e8 (
 input v499c2a,
 input v1d0cfa,
 input [16:0] v190af1,
 input [11:0] v55be3f,
 input [16:0] vd522aa,
 output [11:0] v53aa18
);
 wire w0;
 wire w1;
 wire [0:11] w2;
 wire [0:11] w3;
 wire [0:16] w4;
 wire [0:16] w5;
 assign w0 = v499c2a;
 assign w1 = v1d0cfa;
 assign w2 = v55be3f;
 assign v53aa18 = w3;
 assign w4 = v190af1;
 assign w5 = vd522aa;
 vb950e8_v401844 v401844 (
  .clk(w0),
  .wea(w1),
  .dina(w2),
  .doutb(w3),
  .addra(w4),
  .addrb(w5)
 );
endmodule

/*-------------------------------------------------*/
/*-- framebuf_320x240_12b  */
/*-- - - - - - - - - - - - - - - - - - - - - - - --*/
/*-- memory for 320x240 image, double port, one for writting and the other for reading. 12-bit word length
/*-------------------------------------------------*/

module vb950e8_v401844 (
 input clk,
 input wea,
 input [16:0] addra,
 input [11:0] dina,
 input [16:0] addrb,
 output [11:0] doutb
);
   parameter c_img_cols = 320; // # cols
   parameter c_img_rows = 240; // # rows
   parameter c_img_pxls = c_img_cols * c_img_rows; //76800=320x240
   parameter c_nb_img_pxls =  17;  //320*240=76,800 -> 2^17
   
   parameter c_nb_buf = 12; //4 bits for each color
   
   reg doutb;
   reg  [c_nb_buf-1:0] ram[c_img_pxls-1:0];
 
   always @ (posedge clk)
   begin
     if (wea)
       ram[addra] <= dina;
     doutb <= ram[addrb];
   end
endmodule
//---- Top entity
module vb0f50e (
 input vefc03a,
 input v502ac2,
 input vea0d18,
 input vde95c3,
 input v09dbd4,
 input vb30c03,
 input [7:0] vea74f7,
 input vdd2c1a,
 output [5:0] ve4f815,
 output vce1a13,
 output v2de6ff,
 output v342f42,
 output vea7dae,
 output vcf5c71,
 output v12de31,
 output v87ce88,
 output [16:0] vff3e4e,
 output [11:0] vf4e7d4,
 output v4ed35a
);
 wire w0;
 wire w1;
 wire w2;
 wire w3;
 wire w4;
 wire w5;
 wire w6;
 wire [0:7] w7;
 wire [0:5] w8;
 wire w9;
 wire w10;
 wire w11;
 wire w12;
 wire w13;
 wire w14;
 wire w15;
 wire [0:11] w16;
 wire w17;
 wire w18;
 wire w19;
 wire w20;
 wire [0:16] w21;
 assign w0 = vefc03a;
 assign w1 = vefc03a;
 assign w2 = v502ac2;
 assign w3 = v502ac2;
 assign w4 = vde95c3;
 assign w5 = v09dbd4;
 assign w6 = vb30c03;
 assign w7 = vea74f7;
 assign ve4f815 = w8;
 assign vce1a13 = w9;
 assign v2de6ff = w10;
 assign vea7dae = w11;
 assign v342f42 = w12;
 assign v12de31 = w13;
 assign vcf5c71 = w14;
 assign v87ce88 = w15;
 assign vf4e7d4 = w16;
 assign v4ed35a = w17;
 assign w18 = vdd2c1a;
 assign w19 = vdd2c1a;
 assign w20 = vea0d18;
 assign vff3e4e = w21;
 assign w1 = w0;
 assign w3 = w2;
 assign w19 = w18;
 v9d9474 vce20e9 (
  .vd10bac(w1),
  .v3faf09(w3),
  .v8d9eb3(w4),
  .v18268a(w5),
  .v072d3f(w6),
  .v1563c0(w7),
  .vc1f5b2(w16),
  .v923bc7(w17),
  .v18a31e(w18),
  .vdf9aaf(w21)
 );
 v3d210b vde3cfc (
  .v12f7ed(w0),
  .v6f7526(w2),
  .v029b2d(w8),
  .ve4a930(w9),
  .vd17b4b(w10),
  .v1997c6(w11),
  .v6e82fd(w12),
  .v8d7210(w13),
  .v5887ce(w14),
  .v8aa3fe(w15),
  .vac4735(w19),
  .v0ca2e6(w20)
 );
endmodule

/*-------------------------------------------------*/
/*-- ov7670_interface  */
/*-- - - - - - - - - - - - - - - - - - - - - - - --*/
/*-- ov7670 camera interface. Configures camera and captures pixels
/*-------------------------------------------------*/
//---- Top entity
module v9d9474 (
 input vd10bac,
 input v3faf09,
 input v8d9eb3,
 input v18268a,
 input v072d3f,
 input [7:0] v1563c0,
 input v18a31e,
 output [16:0] vdf9aaf,
 output [11:0] vc1f5b2,
 output v923bc7
);
 wire w0;
 wire w1;
 wire w2;
 wire w3;
 wire [0:7] w4;
 wire [0:11] w5;
 wire w6;
 wire w7;
 wire [0:16] w8;
 wire w9;
 assign w0 = vd10bac;
 assign w1 = v8d9eb3;
 assign w2 = v18268a;
 assign w3 = v072d3f;
 assign w4 = v1563c0;
 assign vc1f5b2 = w5;
 assign v923bc7 = w6;
 assign w7 = v18a31e;
 assign vdf9aaf = w8;
 assign w9 = v3faf09;
 v9d9474_v556213 v556213 (
  .rst(w0),
  .ov7670_pclk(w1),
  .ov7670_vsync(w2),
  .ov7670_href(w3),
  .ov7670_d(w4),
  .capture_data(w5),
  .capture_we(w6),
  .rgbmode(w7),
  .capture_addr(w8),
  .clk50mhz(w9)
 );
endmodule

/*-------------------------------------------------*/
/*-- ov7670_capture  */
/*-- - - - - - - - - - - - - - - - - - - - - - - --*/
/*-- Capture for the ov7670 camera
/*-------------------------------------------------*/

module v9d9474_v556213 (
 input rst,
 input clk50mhz,
 input ov7670_pclk,
 input ov7670_vsync,
 input ov7670_href,
 input [7:0] ov7670_d,
 input rgbmode,
 output [16:0] capture_addr,
 output [11:0] capture_data,
 output capture_we
);
 // @include ov7670_capture.v
 
 wire    swap_r_b;
 assign  swap_r_b = 1'b1;
 
   ov7670_capture lnk2vrlg 
   (
      .rst          (rst),
      .clk          (clk50mhz),
      .pclk         (ov7670_pclk),
      .vsync        (ov7670_vsync),
      .href         (ov7670_href),
      .rgbmode      (rgbmode),
      .swap_r_b     (swap_r_b),
      .data         (ov7670_d),
      .addr         (capture_addr),
      .dout         (capture_data),
      .we           (capture_we)
   );
   
endmodule
//---- Top entity
module v3d210b (
 input v12f7ed,
 input v6f7526,
 input vac4735,
 input v0ca2e6,
 output [5:0] v029b2d,
 output ve4a930,
 output vd17b4b,
 output v6e82fd,
 output v1997c6,
 output v5887ce,
 output v8d7210,
 output v8aa3fe
);
 wire w0;
 wire w1;
 wire [0:5] w2;
 wire w3;
 wire w4;
 wire w5;
 wire w6;
 wire w7;
 wire w8;
 wire w9;
 wire w10;
 wire w11;
 wire w12;
 assign w0 = v12f7ed;
 assign v029b2d = w2;
 assign v6e82fd = w3;
 assign v1997c6 = w4;
 assign v5887ce = w5;
 assign v8aa3fe = w6;
 assign vd17b4b = w7;
 assign ve4a930 = w8;
 assign v8d7210 = w9;
 assign w10 = vac4735;
 assign w11 = v0ca2e6;
 assign w12 = v6f7526;
 vc4dd08 ve02061 (
  .v608bd9(w1)
 );
 v3d210b_v7c12e2 v7c12e2 (
  .rst(w0),
  .resend(w1),
  .cnt_reg_test(w2),
  .sdat_on(w3),
  .sdat_out(w4),
  .ov7670_rst_n(w5),
  .ov7670_pwdn(w6),
  .ov7670_sioc(w7),
  .ov7670_cfgdone(w8),
  .ov7670_xclk(w9),
  .rgbmode(w10),
  .testmode(w11),
  .clk50mhz(w12)
 );
endmodule

/*-------------------------------------------------*/
/*-- ov7670_ctrl  */
/*-- - - - - - - - - - - - - - - - - - - - - - - --*/
/*-- configures ov7670 camera
/*-------------------------------------------------*/

module v3d210b_v7c12e2 (
 input rst,
 input clk50mhz,
 input resend,
 input rgbmode,
 input testmode,
 output [5:0] cnt_reg_test,
 output ov7670_cfgdone,
 output ov7670_sioc,
 output sdat_on,
 output sdat_out,
 output ov7670_rst_n,
 output ov7670_xclk,
 output ov7670_pwdn
);
   // @include ov7670_top_ctrl.v
   // @include ov7670_ctrl_reg.v
   // @include sccb_master.v
   
   ov7670_top_ctrl lnk2vrlg 
   (
      .rst          (rst),
      .clk          (clk50mhz),
      .resend       (resend),
      .rgbmode      (rgbmode),
      .testmode     (testmode),     
      .cnt_reg_test (cnt_reg_test[5:0]),
      .done         (ov7670_cfgdone),
      .sclk         (ov7670_sioc),
      .sdat_on      (sdat_on),
      .sdat_out     (sdat_out),
      .ov7670_rst_n (ov7670_rst_n),
      .ov7670_clk   (ov7670_xclk),
      .ov7670_pwdn  (ov7670_pwdn)
   );
endmodule
//---- Top entity
module vc4dd08 (
 output v608bd9
);
 wire w0;
 assign v608bd9 = w0;
 vc4dd08_v68c173 v68c173 (
  .v(w0)
 );
endmodule

/*-------------------------------------------------*/
/*-- Bit 0  */
/*-- - - - - - - - - - - - - - - - - - - - - - - --*/
/*-- Assign 0 to the output wire
/*-------------------------------------------------*/

module vc4dd08_v68c173 (
 output v
);
 // Bit 0
 
 assign v = 1'b0;
endmodule
//---- Top entity
module v73da77 (
 input v262286,
 output v73ce71
);
 wire w0;
 wire w1;
 assign w0 = v262286;
 assign v73ce71 = w1;
 v73da77_vf38b30 vf38b30 (
  .clk_brd(w0),
  .clk50mhz(w1)
 );
endmodule

/*-------------------------------------------------*/
/*-- 25MHz to 50MHz  */
/*-- - - - - - - - - - - - - - - - - - - - - - - --*/
/*-- PLL converts the 25MHz clock to 50MHz
/*-------------------------------------------------*/

module v73da77_vf38b30 (
 input clk_brd,
 output clk50mhz
);
 // @include pll_25to50mhz.v
   // 50 MHz clock
   
    pll pll_vrlg
    (
      .clkin(clk_brd),
      .clkout0(clk50mhz)
    );
endmodule
//---- Top entity
module vf65fac (
 input v8d925d,
 input v025353,
 input [11:0] ve81328,
 input v675058,
 input v220422,
 input [2:0] vf5a7d7,
 output [16:0] v6661ca,
 output v06036e,
 output v4006d4,
 output [3:0] v56f3c4,
 output [3:0] v6f66ae,
 output [3:0] vefb3e5
);
 wire w0;
 wire w1;
 wire w2;
 wire w3;
 wire w4;
 wire w5;
 wire [0:9] w6;
 wire [0:9] w7;
 wire w8;
 wire w9;
 wire [0:11] w10;
 wire [0:3] w11;
 wire [0:3] w12;
 wire [0:3] w13;
 wire w14;
 wire w15;
 wire [0:2] w16;
 wire w17;
 wire w18;
 wire [0:16] w19;
 assign w0 = v8d925d;
 assign w1 = v8d925d;
 assign w8 = v025353;
 assign w9 = v025353;
 assign w10 = ve81328;
 assign v56f3c4 = w11;
 assign v6f66ae = w12;
 assign vefb3e5 = w13;
 assign w14 = v675058;
 assign w15 = v220422;
 assign w16 = vf5a7d7;
 assign v06036e = w17;
 assign v4006d4 = w18;
 assign v6661ca = w19;
 assign w1 = w0;
 assign w9 = w8;
 v8635c8 v95fc84 (
  .vfdd2de(w0),
  .vd8985e(w2),
  .v603d30(w3),
  .vd5feb3(w4),
  .v485520(w5),
  .v4b793c(w6),
  .vc98ac8(w7),
  .vf39542(w9)
 );
 ve98f0e vf8f032 (
  .v94fa0b(w1),
  .v81949b(w2),
  .vc09fd8(w3),
  .v4c9124(w4),
  .v23fa0e(w5),
  .vb46d26(w6),
  .vc6c17f(w7),
  .v22cead(w8),
  .v797938(w10),
  .vac7b6e(w11),
  .vc12384(w12),
  .v329586(w13),
  .v784c55(w14),
  .veb370a(w15),
  .v44b91f(w16),
  .vb80cdb(w17),
  .ve286eb(w18),
  .v31e712(w19)
 );
endmodule

/*-------------------------------------------------*/
/*-- top_vga_display_buffer  */
/*-- - - - - - - - - - - - - - - - - - - - - - - --*/
/*-- Shows the content of a memory (buffer) on a VGA. Just 80x60. 100MHz clock, includes synch
/*-------------------------------------------------*/
//---- Top entity
module v8635c8 (
 input vfdd2de,
 input vf39542,
 output vd8985e,
 output v603d30,
 output vd5feb3,
 output v485520,
 output [9:0] v4b793c,
 output [9:0] vc98ac8
);
 wire w0;
 wire w1;
 wire w2;
 wire [0:9] w3;
 wire [0:9] w4;
 wire w5;
 wire w6;
 wire w7;
 assign w0 = vfdd2de;
 assign vd8985e = w1;
 assign v603d30 = w2;
 assign v4b793c = w3;
 assign vc98ac8 = w4;
 assign w5 = vf39542;
 assign vd5feb3 = w6;
 assign v485520 = w7;
 v8635c8_v1233d9 v1233d9 (
  .rst(w0),
  .vga_visible(w1),
  .vga_new_pxl(w2),
  .vga_col(w3),
  .vga_row(w4),
  .clk50mhz(w5),
  .vga_hsync_wr(w6),
  .vga_vsync_wr(w7)
 );
endmodule

/*-------------------------------------------------*/
/*-- vga_sync  */
/*-- - - - - - - - - - - - - - - - - - - - - - - --*/
/*-- VGA synch 640x480 input clock 100MHz
/*-------------------------------------------------*/

module v8635c8_v1233d9 (
 input rst,
 input clk50mhz,
 output vga_visible,
 output vga_new_pxl,
 output vga_hsync_wr,
 output vga_vsync_wr,
 output [9:0] vga_col,
 output [9:0] vga_row
);
    // @include vga_sync.v
    
    vga_sync link_vrlg
    (
      .rst     (rst),
      .clk     (clk50mhz),
      .visible (vga_visible),
      .new_pxl (vga_new_pxl),
      .hsync   (vga_hsync_wr),
      .vsync   (vga_vsync_wr),
      .col     (vga_col),
      .row     (vga_row)
   );
endmodule
//---- Top entity
module ve98f0e #(
 parameter vd1ec83 = 320,
 parameter v56bbae = 240
) (
 input v94fa0b,
 input v22cead,
 input v81949b,
 input vc09fd8,
 input v4c9124,
 input v23fa0e,
 input [9:0] vb46d26,
 input [9:0] vc6c17f,
 input [11:0] v797938,
 input v784c55,
 input veb370a,
 input [2:0] v44b91f,
 output [16:0] v31e712,
 output vb80cdb,
 output ve286eb,
 output [3:0] vac7b6e,
 output [3:0] vc12384,
 output [3:0] v329586
);
 localparam p0 = vd1ec83;
 localparam p1 = v56bbae;
 wire w2;
 wire w3;
 wire w4;
 wire [0:9] w5;
 wire [0:9] w6;
 wire [0:11] w7;
 wire [0:3] w8;
 wire [0:3] w9;
 wire [0:3] w10;
 wire w11;
 wire w12;
 wire [0:2] w13;
 wire w14;
 wire w15;
 wire w16;
 wire w17;
 wire w18;
 wire [0:16] w19;
 assign w2 = v94fa0b;
 assign w3 = v81949b;
 assign w4 = vc09fd8;
 assign w5 = vb46d26;
 assign w6 = vc6c17f;
 assign w7 = v797938;
 assign vac7b6e = w8;
 assign vc12384 = w9;
 assign v329586 = w10;
 assign w11 = v784c55;
 assign w12 = veb370a;
 assign w13 = v44b91f;
 assign w14 = v22cead;
 assign w15 = v4c9124;
 assign w16 = v23fa0e;
 assign vb80cdb = w17;
 assign ve286eb = w18;
 assign v31e712 = w19;
 ve98f0e_v43e9e3 #(
  .c_img_cols(p0),
  .c_img_rows(p1)
 ) v43e9e3 (
  .rst(w2),
  .vga_visible(w3),
  .vga_new_pxl(w4),
  .vga_col(w5),
  .vga_row(w6),
  .frame_pixel(w7),
  .vga_red(w8),
  .vga_green(w9),
  .vga_blue(w10),
  .rgbmode(w11),
  .testmode(w12),
  .rgbfilter(w13),
  .clk50mhz(w14),
  .hsync_wr(w15),
  .vsync_wr(w16),
  .hsync_out(w17),
  .vsync_out(w18),
  .frame_addr(w19)
 );
endmodule

/*-------------------------------------------------*/
/*-- vga_display_buf  */
/*-- - - - - - - - - - - - - - - - - - - - - - - --*/
/*-- shows in a VGA the content of a memory (buffer). synch not included
/*-------------------------------------------------*/

module ve98f0e_v43e9e3 #(
 parameter c_img_cols = 0,
 parameter c_img_rows = 0
) (
 input rst,
 input clk50mhz,
 input vga_visible,
 input vga_new_pxl,
 input hsync_wr,
 input vsync_wr,
 input [9:0] vga_col,
 input [9:0] vga_row,
 input [11:0] frame_pixel,
 input rgbmode,
 input testmode,
 input [2:0] rgbfilter,
 output [16:0] frame_addr,
 output hsync_out,
 output vsync_out,
 output [3:0] vga_red,
 output [3:0] vga_green,
 output [3:0] vga_blue
);
   // @include vga_display.v
   
   vga_display link2vrlg 
   (
      .rst        (rst),
      .clk        (clk50mhz),
      .visible    (vga_visible),
      .new_pxl    (vga_new_pxl),
      .hsync      (hsync_wr),
      .vsync      (vsync_wr),
      .rgbmode    (rgbmode),
      .testmode   (testmode),
      .rgbfilter  (rgbfilter),
      .col        (vga_col),
      .row        (vga_row),
      .frame_pixel(frame_pixel),
      .frame_addr (frame_addr),
      .hsync_out  (hsync_out),
      .vsync_out  (vsync_out),
      .vga_red    (vga_red),
      .vga_green  (vga_green),
      .vga_blue   (vga_blue)
   );
endmodule
//---- Top entity
module v728cc4 (
 input vd6d39e,
 input vd8b32e,
 input v34bbf1,
 input [11:0] v693ffc,
 output vfb9b9d,
 output [16:0] v0a37a5,
 output [11:0] v8cca3e,
 output [16:0] ve65a98,
 output [2:0] v0001b3
);
 wire w0;
 wire w1;
 wire w2;
 wire [0:11] w3;
 wire w4;
 wire [0:11] w5;
 wire [0:2] w6;
 wire [0:16] w7;
 wire [0:16] w8;
 assign w0 = vd6d39e;
 assign w1 = vd8b32e;
 assign w2 = v34bbf1;
 assign w3 = v693ffc;
 assign vfb9b9d = w4;
 assign v8cca3e = w5;
 assign v0001b3 = w6;
 assign v0a37a5 = w7;
 assign ve65a98 = w8;
 v728cc4_ve7c06b ve7c06b (
  .rst(w0),
  .clk(w1),
  .proc_ctrl(w2),
  .orig_img_pxl(w3),
  .proc_we(w4),
  .proc_img_pxl(w5),
  .rgbfilter(w6),
  .proc_img_addr(w7),
  .orig_img_addr(w8)
 );
endmodule

/*-------------------------------------------------*/
/*-- color_proc  */
/*-- - - - - - - - - - - - - - - - - - - - - - - --*/
/*-- Applies different color filters to the original image and saves in another memory
/*-------------------------------------------------*/

module v728cc4_ve7c06b (
 input rst,
 input clk,
 input proc_ctrl,
 input [11:0] orig_img_pxl,
 output proc_we,
 output [16:0] proc_img_addr,
 output [11:0] proc_img_pxl,
 output [16:0] orig_img_addr,
 output [2:0] rgbfilter
);
 // @include color_proc.v
 
     color_proc lnk2vrlg
   (
      .rst        (rst),
      .clk        (clk),
      .proc_ctrl  (proc_ctrl),//pushbutton
      .rgbfilter  (rgbfilter),
      // from original image frame buffer
      .orig_addr  (orig_img_addr),
      .orig_pxl   (orig_img_pxl),
      // to processed image frame buffer
      .proc_we        (proc_we),
      .proc_addr  (proc_img_addr),
      .proc_pxl   (proc_img_pxl)
   );
endmodule
//---- Top entity
module vb72de6 (
 input vb46586,
 input v849f88,
 input vdda3a7,
 output v2ff3f8,
 output v4a8180
);
 wire w0;
 wire w1;
 wire w2;
 wire w3;
 wire w4;
 assign w0 = vb46586;
 assign w1 = v849f88;
 assign w2 = vdda3a7;
 assign v2ff3f8 = w3;
 assign v4a8180 = w4;
 vb72de6_va0c74b va0c74b (
  .rst(w0),
  .clk(w1),
  .sig_in(w2),
  .rgbmode(w3),
  .testmode(w4)
 );
endmodule

/*-------------------------------------------------*/
/*--   */
/*-- - - - - - - - - - - - - - - - - - - - - - - --*/
/*-- 
/*-------------------------------------------------*/

module vb72de6_va0c74b (
 input rst,
 input clk,
 input sig_in,
 output rgbmode,
 output testmode
);
  // @include mode_sel.v
  
     mode_sel lnk2vrlg 
     (
       .rst     (rst),
       .clk     (clk),
       .sig_in  (sig_in),
       .rgbmode (rgbmode),
       .testmode(testmode)
     );
endmodule
//---- Top entity
module v242bac (
 input v1c67bd,
 input vc02291,
 output v9ad371
);
 wire w0;
 wire w1;
 wire w2;
 assign w0 = v1c67bd;
 assign w1 = vc02291;
 assign v9ad371 = w2;
 v242bac_v7d3e91 v7d3e91 (
  .d_in(w0),
  .d_out_en(w1),
  .d_out_z(w2)
 );
endmodule

/*-------------------------------------------------*/
/*-- tristate_o  */
/*-- - - - - - - - - - - - - - - - - - - - - - - --*/
/*-- trisate 
/*-------------------------------------------------*/

module v242bac_v7d3e91 (
 input d_in,
 input d_out_en,
 output d_out_z
);
 
 assign d_out_z = d_out_en ? d_in : 1'bz;
endmodule
