{
  "messages" : [
    "Start of IO Analysis",
    "  Get Ports",
    "    Detect input port \\addrA (index=0, width=8, offset=0)",
    "    Detect input port \\addrA (index=1, width=8, offset=0)",
    "    Detect input port \\addrA (index=2, width=8, offset=0)",
    "    Detect input port \\addrA (index=3, width=8, offset=0)",
    "    Detect input port \\addrA (index=4, width=8, offset=0)",
    "    Detect input port \\addrA (index=5, width=8, offset=0)",
    "    Detect input port \\addrA (index=6, width=8, offset=0)",
    "    Detect input port \\addrA (index=7, width=8, offset=0)",
    "    Detect input port \\addrB (index=0, width=9, offset=0)",
    "    Detect input port \\addrB (index=1, width=9, offset=0)",
    "    Detect input port \\addrB (index=2, width=9, offset=0)",
    "    Detect input port \\addrB (index=3, width=9, offset=0)",
    "    Detect input port \\addrB (index=4, width=9, offset=0)",
    "    Detect input port \\addrB (index=5, width=9, offset=0)",
    "    Detect input port \\addrB (index=6, width=9, offset=0)",
    "    Detect input port \\addrB (index=7, width=9, offset=0)",
    "    Detect input port \\addrB (index=8, width=9, offset=0)",
    "    Detect input port \\clkA (index=0, width=1, offset=0)",
    "    Detect input port \\clkB (index=0, width=1, offset=0)",
    "    Detect input port \\diA (index=0, width=16, offset=0)",
    "    Detect input port \\diA (index=1, width=16, offset=0)",
    "    Detect input port \\diA (index=2, width=16, offset=0)",
    "    Detect input port \\diA (index=3, width=16, offset=0)",
    "    Detect input port \\diA (index=4, width=16, offset=0)",
    "    Detect input port \\diA (index=5, width=16, offset=0)",
    "    Detect input port \\diA (index=6, width=16, offset=0)",
    "    Detect input port \\diA (index=7, width=16, offset=0)",
    "    Detect input port \\diA (index=8, width=16, offset=0)",
    "    Detect input port \\diA (index=9, width=16, offset=0)",
    "    Detect input port \\diA (index=10, width=16, offset=0)",
    "    Detect input port \\diA (index=11, width=16, offset=0)",
    "    Detect input port \\diA (index=12, width=16, offset=0)",
    "    Detect input port \\diA (index=13, width=16, offset=0)",
    "    Detect input port \\diA (index=14, width=16, offset=0)",
    "    Detect input port \\diA (index=15, width=16, offset=0)",
    "    Detect output port \\doB (index=0, width=8, offset=0)",
    "    Detect output port \\doB (index=1, width=8, offset=0)",
    "    Detect output port \\doB (index=2, width=8, offset=0)",
    "    Detect output port \\doB (index=3, width=8, offset=0)",
    "    Detect output port \\doB (index=4, width=8, offset=0)",
    "    Detect output port \\doB (index=5, width=8, offset=0)",
    "    Detect output port \\doB (index=6, width=8, offset=0)",
    "    Detect output port \\doB (index=7, width=8, offset=0)",
    "    Detect input port \\enaA (index=0, width=1, offset=0)",
    "    Detect input port \\enaB (index=0, width=1, offset=0)",
    "    Detect input port \\weA (index=0, width=1, offset=0)",
    "  Get Port Primitives",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.addrA",
    "      Cell port \\I is connected to input port \\addrA[0]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.addrA_1",
    "      Cell port \\I is connected to input port \\addrA[1]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.addrA_2",
    "      Cell port \\I is connected to input port \\addrA[2]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.addrA_3",
    "      Cell port \\I is connected to input port \\addrA[3]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.addrA_4",
    "      Cell port \\I is connected to input port \\addrA[4]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.addrA_5",
    "      Cell port \\I is connected to input port \\addrA[5]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.addrA_6",
    "      Cell port \\I is connected to input port \\addrA[6]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.addrA_7",
    "      Cell port \\I is connected to input port \\addrA[7]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.addrB",
    "      Cell port \\I is connected to input port \\addrB[0]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.addrB_1",
    "      Cell port \\I is connected to input port \\addrB[1]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.addrB_2",
    "      Cell port \\I is connected to input port \\addrB[2]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.addrB_3",
    "      Cell port \\I is connected to input port \\addrB[3]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.addrB_4",
    "      Cell port \\I is connected to input port \\addrB[4]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.addrB_5",
    "      Cell port \\I is connected to input port \\addrB[5]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.addrB_6",
    "      Cell port \\I is connected to input port \\addrB[6]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.addrB_7",
    "      Cell port \\I is connected to input port \\addrB[7]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.addrB_8",
    "      Cell port \\I is connected to input port \\addrB[8]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.clkA",
    "      Cell port \\I is connected to input port \\clkA",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.clkB",
    "      Cell port \\I is connected to input port \\clkB",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.diA",
    "      Cell port \\I is connected to input port \\diA[0]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_1",
    "      Cell port \\I is connected to input port \\diA[1]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_10",
    "      Cell port \\I is connected to input port \\diA[10]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_11",
    "      Cell port \\I is connected to input port \\diA[11]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_12",
    "      Cell port \\I is connected to input port \\diA[12]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_13",
    "      Cell port \\I is connected to input port \\diA[13]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_14",
    "      Cell port \\I is connected to input port \\diA[14]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_15",
    "      Cell port \\I is connected to input port \\diA[15]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_2",
    "      Cell port \\I is connected to input port \\diA[2]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_3",
    "      Cell port \\I is connected to input port \\diA[3]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_4",
    "      Cell port \\I is connected to input port \\diA[4]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_5",
    "      Cell port \\I is connected to input port \\diA[5]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_6",
    "      Cell port \\I is connected to input port \\diA[6]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_7",
    "      Cell port \\I is connected to input port \\diA[7]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_8",
    "      Cell port \\I is connected to input port \\diA[8]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_9",
    "      Cell port \\I is connected to input port \\diA[9]",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\O_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.doB",
    "      Cell port \\O is connected to output port \\doB[0]",
    "    Get important connection of cell \\O_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.doB_1",
    "      Cell port \\O is connected to output port \\doB[1]",
    "    Get important connection of cell \\O_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.doB_2",
    "      Cell port \\O is connected to output port \\doB[2]",
    "    Get important connection of cell \\O_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.doB_3",
    "      Cell port \\O is connected to output port \\doB[3]",
    "    Get important connection of cell \\O_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.doB_4",
    "      Cell port \\O is connected to output port \\doB[4]",
    "    Get important connection of cell \\O_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.doB_5",
    "      Cell port \\O is connected to output port \\doB[5]",
    "    Get important connection of cell \\O_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.doB_6",
    "      Cell port \\O is connected to output port \\doB[6]",
    "    Get important connection of cell \\O_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.doB_7",
    "      Cell port \\O is connected to output port \\doB[7]",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.enaA",
    "      Cell port \\I is connected to input port \\enaA",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.enaB",
    "      Cell port \\I is connected to input port \\enaB",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.weA",
    "      Cell port \\I is connected to input port \\weA",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "  Trace \\I_BUF --> \\CLK_BUF",
    "    Try \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.clkA out connection: $iopadmap$clkA",
    "      Connected $auto$clkbufmap.cc:265:execute$2611",
    "    Try \\I_BUF $iopadmap$asym_ram_sdp_write_wider_dc_logic.clkB out connection: $iopadmap$clkB",
    "      Connected $auto$clkbufmap.cc:265:execute$2614",
    "  Trace \\CLK_BUF --> \\PLL",
    "  Trace \\I_BUF --> \\I_DELAY",
    "  Trace \\I_BUF --> \\I_DDR",
    "  Trace \\I_BUF_DS --> \\I_DELAY",
    "  Trace \\I_BUF_DS --> \\I_DDR",
    "  Trace \\I_DELAY --> \\I_DDR",
    "  Trace \\O_BUF --> \\O_DELAY",
    "  Trace \\O_BUF --> \\O_DDR",
    "  Trace \\O_BUFT --> \\O_DELAY",
    "  Trace \\O_BUFT --> \\O_DDR",
    "  Trace \\O_BUF_DS --> \\O_DELAY",
    "  Trace \\O_BUF_DS --> \\O_DDR",
    "  Trace \\O_BUFT_DS --> \\O_DELAY",
    "  Trace \\O_BUFT_DS --> \\O_DDR",
    "  Trace \\O_DELAY --> \\O_DDR",
    "  Trace gearbox clock source",
    "End of IO Analysis"
  ],
  "instances" : [
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrA",
      "linked_object" : "addrA[0]",
      "linked_objects" : {
        "addrA[0]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "addrA[0]",
        "O" : "$iopadmap$addrA[0]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrA_1",
      "linked_object" : "addrA[1]",
      "linked_objects" : {
        "addrA[1]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "addrA[1]",
        "O" : "$iopadmap$addrA[1]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrA_2",
      "linked_object" : "addrA[2]",
      "linked_objects" : {
        "addrA[2]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "addrA[2]",
        "O" : "$iopadmap$addrA[2]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrA_3",
      "linked_object" : "addrA[3]",
      "linked_objects" : {
        "addrA[3]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "addrA[3]",
        "O" : "$iopadmap$addrA[3]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrA_4",
      "linked_object" : "addrA[4]",
      "linked_objects" : {
        "addrA[4]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "addrA[4]",
        "O" : "$iopadmap$addrA[4]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrA_5",
      "linked_object" : "addrA[5]",
      "linked_objects" : {
        "addrA[5]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "addrA[5]",
        "O" : "$iopadmap$addrA[5]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrA_6",
      "linked_object" : "addrA[6]",
      "linked_objects" : {
        "addrA[6]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "addrA[6]",
        "O" : "$iopadmap$addrA[6]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrA_7",
      "linked_object" : "addrA[7]",
      "linked_objects" : {
        "addrA[7]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "addrA[7]",
        "O" : "$iopadmap$addrA[7]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrB",
      "linked_object" : "addrB[0]",
      "linked_objects" : {
        "addrB[0]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "addrB[0]",
        "O" : "$iopadmap$addrB[0]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrB_1",
      "linked_object" : "addrB[1]",
      "linked_objects" : {
        "addrB[1]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "addrB[1]",
        "O" : "$iopadmap$addrB[1]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrB_2",
      "linked_object" : "addrB[2]",
      "linked_objects" : {
        "addrB[2]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "addrB[2]",
        "O" : "$iopadmap$addrB[2]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrB_3",
      "linked_object" : "addrB[3]",
      "linked_objects" : {
        "addrB[3]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "addrB[3]",
        "O" : "$iopadmap$addrB[3]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrB_4",
      "linked_object" : "addrB[4]",
      "linked_objects" : {
        "addrB[4]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "addrB[4]",
        "O" : "$iopadmap$addrB[4]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrB_5",
      "linked_object" : "addrB[5]",
      "linked_objects" : {
        "addrB[5]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "addrB[5]",
        "O" : "$iopadmap$addrB[5]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrB_6",
      "linked_object" : "addrB[6]",
      "linked_objects" : {
        "addrB[6]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "addrB[6]",
        "O" : "$iopadmap$addrB[6]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrB_7",
      "linked_object" : "addrB[7]",
      "linked_objects" : {
        "addrB[7]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "addrB[7]",
        "O" : "$iopadmap$addrB[7]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.addrB_8",
      "linked_object" : "addrB[8]",
      "linked_objects" : {
        "addrB[8]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "addrB[8]",
        "O" : "$iopadmap$addrB[8]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.clkA",
      "linked_object" : "clkA",
      "linked_objects" : {
        "clkA" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "clkA",
        "O" : "$iopadmap$clkA"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "CLK_BUF"
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "CLK_BUF",
      "name" : "$auto$clkbufmap.cc:265:execute$2611",
      "linked_object" : "clkA",
      "linked_objects" : {
        "clkA" : {
          "location" : "",
          "properties" : {
            "ROUTE_TO_FABRIC_CLK" : "0"
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$clkA",
        "O" : "$auto$clkbufmap.cc:298:execute$2613"
      },
      "parameters" : {
        "ROUTE_TO_FABRIC_CLK" : "0"
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.clkB",
      "linked_object" : "clkB",
      "linked_objects" : {
        "clkB" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "clkB",
        "O" : "$iopadmap$clkB"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "CLK_BUF"
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "CLK_BUF",
      "name" : "$auto$clkbufmap.cc:265:execute$2614",
      "linked_object" : "clkB",
      "linked_objects" : {
        "clkB" : {
          "location" : "",
          "properties" : {
            "ROUTE_TO_FABRIC_CLK" : "1"
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$clkB",
        "O" : "$auto$clkbufmap.cc:298:execute$2616"
      },
      "parameters" : {
        "ROUTE_TO_FABRIC_CLK" : "1"
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.diA",
      "linked_object" : "diA[0]",
      "linked_objects" : {
        "diA[0]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "diA[0]",
        "O" : "$iopadmap$diA[0]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_1",
      "linked_object" : "diA[1]",
      "linked_objects" : {
        "diA[1]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "diA[1]",
        "O" : "$iopadmap$diA[1]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_10",
      "linked_object" : "diA[10]",
      "linked_objects" : {
        "diA[10]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "diA[10]",
        "O" : "$iopadmap$diA[10]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_11",
      "linked_object" : "diA[11]",
      "linked_objects" : {
        "diA[11]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "diA[11]",
        "O" : "$iopadmap$diA[11]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_12",
      "linked_object" : "diA[12]",
      "linked_objects" : {
        "diA[12]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "diA[12]",
        "O" : "$iopadmap$diA[12]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_13",
      "linked_object" : "diA[13]",
      "linked_objects" : {
        "diA[13]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "diA[13]",
        "O" : "$iopadmap$diA[13]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_14",
      "linked_object" : "diA[14]",
      "linked_objects" : {
        "diA[14]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "diA[14]",
        "O" : "$iopadmap$diA[14]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_15",
      "linked_object" : "diA[15]",
      "linked_objects" : {
        "diA[15]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "diA[15]",
        "O" : "$iopadmap$diA[15]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_2",
      "linked_object" : "diA[2]",
      "linked_objects" : {
        "diA[2]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "diA[2]",
        "O" : "$iopadmap$diA[2]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_3",
      "linked_object" : "diA[3]",
      "linked_objects" : {
        "diA[3]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "diA[3]",
        "O" : "$iopadmap$diA[3]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_4",
      "linked_object" : "diA[4]",
      "linked_objects" : {
        "diA[4]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "diA[4]",
        "O" : "$iopadmap$diA[4]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_5",
      "linked_object" : "diA[5]",
      "linked_objects" : {
        "diA[5]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "diA[5]",
        "O" : "$iopadmap$diA[5]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_6",
      "linked_object" : "diA[6]",
      "linked_objects" : {
        "diA[6]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "diA[6]",
        "O" : "$iopadmap$diA[6]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_7",
      "linked_object" : "diA[7]",
      "linked_objects" : {
        "diA[7]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "diA[7]",
        "O" : "$iopadmap$diA[7]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_8",
      "linked_object" : "diA[8]",
      "linked_objects" : {
        "diA[8]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "diA[8]",
        "O" : "$iopadmap$diA[8]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.diA_9",
      "linked_object" : "diA[9]",
      "linked_objects" : {
        "diA[9]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "diA[9]",
        "O" : "$iopadmap$diA[9]"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.doB",
      "linked_object" : "doB[0]",
      "linked_objects" : {
        "doB[0]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$doB[0]",
        "O" : "doB[0]"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.doB_1",
      "linked_object" : "doB[1]",
      "linked_objects" : {
        "doB[1]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$doB[1]",
        "O" : "doB[1]"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.doB_2",
      "linked_object" : "doB[2]",
      "linked_objects" : {
        "doB[2]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$doB[2]",
        "O" : "doB[2]"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.doB_3",
      "linked_object" : "doB[3]",
      "linked_objects" : {
        "doB[3]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$doB[3]",
        "O" : "doB[3]"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.doB_4",
      "linked_object" : "doB[4]",
      "linked_objects" : {
        "doB[4]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$doB[4]",
        "O" : "doB[4]"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.doB_5",
      "linked_object" : "doB[5]",
      "linked_objects" : {
        "doB[5]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$doB[5]",
        "O" : "doB[5]"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.doB_6",
      "linked_object" : "doB[6]",
      "linked_objects" : {
        "doB[6]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$doB[6]",
        "O" : "doB[6]"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.doB_7",
      "linked_object" : "doB[7]",
      "linked_objects" : {
        "doB[7]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$doB[7]",
        "O" : "doB[7]"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.enaA",
      "linked_object" : "enaA",
      "linked_objects" : {
        "enaA" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "enaA",
        "O" : "$iopadmap$enaA"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.enaB",
      "linked_object" : "enaB",
      "linked_objects" : {
        "enaB" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "enaB",
        "O" : "$iopadmap$enaB"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$asym_ram_sdp_write_wider_dc_logic.weA",
      "linked_object" : "weA",
      "linked_objects" : {
        "weA" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "weA",
        "O" : "$iopadmap$weA"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      }
    }
  ]
}
