# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: C:\Users\David\Desktop\David\Programming\HDL\projects\dcpu\pin_setup\dcpu.csv
# Generated on: Wed Dec 08 20:36:03 2021

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Differential Pair
clk,Input,,,,PIN_64,,,,
reg[7],Output,PIN_103,3,B3_N0,PIN_126,,,,
reg[6],Output,PIN_101,3,B3_N0,PIN_120,,,,
reg[5],Output,PIN_100,3,B3_N0,PIN_122,,,,
reg[4],Output,PIN_99,3,B3_N0,PIN_104,,,,
reg[3],Output,PIN_97,3,B3_N0,PIN_87,,,,
reg[2],Output,PIN_96,3,B3_N0,PIN_119,,,,
reg[1],Output,PIN_94,3,B3_N0,PIN_112,,,,
reg[0],Output,PIN_93,3,B3_N0,PIN_125,,,,
regIC[7],Output,,,,PIN_74,,,,
regIC[6],Output,,,,PIN_73,,,,
regIC[5],Output,,,,PIN_121,,,,
regIC[4],Output,,,,PIN_94,,,,
regIC[3],Output,,,,PIN_81,,,,
regIC[2],Output,,,,PIN_92,,,,
regIC[1],Output,,,,PIN_57,,,,
regIC[0],Output,,,,PIN_58,,,,
regIR[7],Output,PIN_142,2,B2_N1,PIN_70,,,,
regIR[6],Output,PIN_143,2,B2_N1,PIN_69,,,,
regIR[5],Output,PIN_139,2,B2_N1,PIN_71,,,,
regIR[4],Output,PIN_141,2,B2_N1,PIN_72,,,,
regIR[3],Output,PIN_136,2,B2_N1,PIN_75,,,,
regIR[2],Output,PIN_137,2,B2_N1,PIN_65,,,,
regIR[1],Output,PIN_134,2,B2_N1,PIN_59,,,,
regIR[0],Output,PIN_135,2,B2_N1,PIN_80,,,,
regSel[3],Input,PIN_90,3,B3_N0,PIN_115,,,,
regSel[2],Input,PIN_89,3,B3_N1,PIN_101,,,,
regSel[1],Input,PIN_88,3,B3_N1,PIN_99,,,,
regSel[0],Input,PIN_87,3,B3_N1,PIN_100,,,,
reset,Input,PIN_40,4,B4_N1,PIN_96,,,,
run,Input,PIN_41,4,B4_N1,PIN_67,,,,
state_0,Output,PIN_121,2,B2_N0,PIN_60,,,,
state_1,Output,PIN_120,2,B2_N0,PIN_97,,,,
state_2,Output,PIN_125,2,B2_N0,PIN_118,,,,
state_3,Output,PIN_122,2,B2_N0,PIN_79,,,,
state_4,Output,PIN_129,2,B2_N1,PIN_93,,,,
state_5,Output,PIN_126,2,B2_N0,PIN_63,,,,
state_6,Output,PIN_133,2,B2_N1,PIN_86,,,,
step,Input,PIN_42,4,B4_N1,PIN_88,,,,
