# Single_Cycle_Riscv_Architecture