// Seed: 699311761
module module_0;
  assign id_1 = 1;
  always @(1 or posedge id_1) begin
    id_1 <= 1;
    id_1 = #id_2 1;
    case (1)
      id_1: id_1 = #1{1} & 1'h0;
      1:
      if (id_1) id_2 = 1;
      else if (1 == id_2) id_1 <= 1;
      1'b0 & id_1 > id_2: id_1 <= id_2;
      1'h0: id_1 = !id_1;
      default: id_2 = 1 === id_2;
    endcase
  end
endmodule
module module_1;
  always @(posedge 1) begin
    id_1 <= 1 + 1;
  end
  wire id_3;
  wire id_4;
  module_0();
  wire id_5;
  wire id_6;
endmodule
