
dez_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d3f8  080001f8  080001f8  000011f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000058c  0800d5f0  0800d5f0  0000e5f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800db7c  0800db7c  0000f1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800db7c  0800db7c  0000eb7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800db84  0800db84  0000f1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800db84  0800db84  0000eb84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800db88  0800db88  0000eb88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800db8c  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000324  200001d4  0800dd60  0000f1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004f8  0800dd60  0000f4f8  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000f1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017ba1  00000000  00000000  0000f20a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ef9  00000000  00000000  00026dab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013c0  00000000  00000000  00029ca8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f29  00000000  00000000  0002b068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002bbe7  00000000  00000000  0002bf91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015d43  00000000  00000000  00057b78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001198e0  00000000  00000000  0006d8bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018719b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006c80  00000000  00000000  001871e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  0018de60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	@ (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	@ (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	@ (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	200001d4 	.word	0x200001d4
 8000214:	00000000 	.word	0x00000000
 8000218:	0800d5d8 	.word	0x0800d5d8

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	@ (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	@ (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	@ (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	200001d8 	.word	0x200001d8
 8000234:	0800d5d8 	.word	0x0800d5d8

08000238 <strlen>:
 8000238:	4603      	mov	r3, r0
 800023a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023e:	2a00      	cmp	r2, #0
 8000240:	d1fb      	bne.n	800023a <strlen+0x2>
 8000242:	1a18      	subs	r0, r3, r0
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr

08000248 <__aeabi_drsub>:
 8000248:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800024c:	e002      	b.n	8000254 <__adddf3>
 800024e:	bf00      	nop

08000250 <__aeabi_dsub>:
 8000250:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000254 <__adddf3>:
 8000254:	b530      	push	{r4, r5, lr}
 8000256:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800025a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800025e:	ea94 0f05 	teq	r4, r5
 8000262:	bf08      	it	eq
 8000264:	ea90 0f02 	teqeq	r0, r2
 8000268:	bf1f      	itttt	ne
 800026a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800026e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000272:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000276:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800027a:	f000 80e2 	beq.w	8000442 <__adddf3+0x1ee>
 800027e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000282:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000286:	bfb8      	it	lt
 8000288:	426d      	neglt	r5, r5
 800028a:	dd0c      	ble.n	80002a6 <__adddf3+0x52>
 800028c:	442c      	add	r4, r5
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	ea82 0000 	eor.w	r0, r2, r0
 800029a:	ea83 0101 	eor.w	r1, r3, r1
 800029e:	ea80 0202 	eor.w	r2, r0, r2
 80002a2:	ea81 0303 	eor.w	r3, r1, r3
 80002a6:	2d36      	cmp	r5, #54	@ 0x36
 80002a8:	bf88      	it	hi
 80002aa:	bd30      	pophi	{r4, r5, pc}
 80002ac:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002b4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002b8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002bc:	d002      	beq.n	80002c4 <__adddf3+0x70>
 80002be:	4240      	negs	r0, r0
 80002c0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002c4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002cc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002d0:	d002      	beq.n	80002d8 <__adddf3+0x84>
 80002d2:	4252      	negs	r2, r2
 80002d4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d8:	ea94 0f05 	teq	r4, r5
 80002dc:	f000 80a7 	beq.w	800042e <__adddf3+0x1da>
 80002e0:	f1a4 0401 	sub.w	r4, r4, #1
 80002e4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e8:	db0d      	blt.n	8000306 <__adddf3+0xb2>
 80002ea:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ee:	fa22 f205 	lsr.w	r2, r2, r5
 80002f2:	1880      	adds	r0, r0, r2
 80002f4:	f141 0100 	adc.w	r1, r1, #0
 80002f8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002fc:	1880      	adds	r0, r0, r2
 80002fe:	fa43 f305 	asr.w	r3, r3, r5
 8000302:	4159      	adcs	r1, r3
 8000304:	e00e      	b.n	8000324 <__adddf3+0xd0>
 8000306:	f1a5 0520 	sub.w	r5, r5, #32
 800030a:	f10e 0e20 	add.w	lr, lr, #32
 800030e:	2a01      	cmp	r2, #1
 8000310:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000314:	bf28      	it	cs
 8000316:	f04c 0c02 	orrcs.w	ip, ip, #2
 800031a:	fa43 f305 	asr.w	r3, r3, r5
 800031e:	18c0      	adds	r0, r0, r3
 8000320:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000324:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000328:	d507      	bpl.n	800033a <__adddf3+0xe6>
 800032a:	f04f 0e00 	mov.w	lr, #0
 800032e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000332:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000336:	eb6e 0101 	sbc.w	r1, lr, r1
 800033a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800033e:	d31b      	bcc.n	8000378 <__adddf3+0x124>
 8000340:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000344:	d30c      	bcc.n	8000360 <__adddf3+0x10c>
 8000346:	0849      	lsrs	r1, r1, #1
 8000348:	ea5f 0030 	movs.w	r0, r0, rrx
 800034c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000350:	f104 0401 	add.w	r4, r4, #1
 8000354:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000358:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800035c:	f080 809a 	bcs.w	8000494 <__adddf3+0x240>
 8000360:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000364:	bf08      	it	eq
 8000366:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800036a:	f150 0000 	adcs.w	r0, r0, #0
 800036e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000372:	ea41 0105 	orr.w	r1, r1, r5
 8000376:	bd30      	pop	{r4, r5, pc}
 8000378:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800037c:	4140      	adcs	r0, r0
 800037e:	eb41 0101 	adc.w	r1, r1, r1
 8000382:	3c01      	subs	r4, #1
 8000384:	bf28      	it	cs
 8000386:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800038a:	d2e9      	bcs.n	8000360 <__adddf3+0x10c>
 800038c:	f091 0f00 	teq	r1, #0
 8000390:	bf04      	itt	eq
 8000392:	4601      	moveq	r1, r0
 8000394:	2000      	moveq	r0, #0
 8000396:	fab1 f381 	clz	r3, r1
 800039a:	bf08      	it	eq
 800039c:	3320      	addeq	r3, #32
 800039e:	f1a3 030b 	sub.w	r3, r3, #11
 80003a2:	f1b3 0220 	subs.w	r2, r3, #32
 80003a6:	da0c      	bge.n	80003c2 <__adddf3+0x16e>
 80003a8:	320c      	adds	r2, #12
 80003aa:	dd08      	ble.n	80003be <__adddf3+0x16a>
 80003ac:	f102 0c14 	add.w	ip, r2, #20
 80003b0:	f1c2 020c 	rsb	r2, r2, #12
 80003b4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b8:	fa21 f102 	lsr.w	r1, r1, r2
 80003bc:	e00c      	b.n	80003d8 <__adddf3+0x184>
 80003be:	f102 0214 	add.w	r2, r2, #20
 80003c2:	bfd8      	it	le
 80003c4:	f1c2 0c20 	rsble	ip, r2, #32
 80003c8:	fa01 f102 	lsl.w	r1, r1, r2
 80003cc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003d0:	bfdc      	itt	le
 80003d2:	ea41 010c 	orrle.w	r1, r1, ip
 80003d6:	4090      	lslle	r0, r2
 80003d8:	1ae4      	subs	r4, r4, r3
 80003da:	bfa2      	ittt	ge
 80003dc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003e0:	4329      	orrge	r1, r5
 80003e2:	bd30      	popge	{r4, r5, pc}
 80003e4:	ea6f 0404 	mvn.w	r4, r4
 80003e8:	3c1f      	subs	r4, #31
 80003ea:	da1c      	bge.n	8000426 <__adddf3+0x1d2>
 80003ec:	340c      	adds	r4, #12
 80003ee:	dc0e      	bgt.n	800040e <__adddf3+0x1ba>
 80003f0:	f104 0414 	add.w	r4, r4, #20
 80003f4:	f1c4 0220 	rsb	r2, r4, #32
 80003f8:	fa20 f004 	lsr.w	r0, r0, r4
 80003fc:	fa01 f302 	lsl.w	r3, r1, r2
 8000400:	ea40 0003 	orr.w	r0, r0, r3
 8000404:	fa21 f304 	lsr.w	r3, r1, r4
 8000408:	ea45 0103 	orr.w	r1, r5, r3
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f1c4 040c 	rsb	r4, r4, #12
 8000412:	f1c4 0220 	rsb	r2, r4, #32
 8000416:	fa20 f002 	lsr.w	r0, r0, r2
 800041a:	fa01 f304 	lsl.w	r3, r1, r4
 800041e:	ea40 0003 	orr.w	r0, r0, r3
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	fa21 f004 	lsr.w	r0, r1, r4
 800042a:	4629      	mov	r1, r5
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	f094 0f00 	teq	r4, #0
 8000432:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000436:	bf06      	itte	eq
 8000438:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800043c:	3401      	addeq	r4, #1
 800043e:	3d01      	subne	r5, #1
 8000440:	e74e      	b.n	80002e0 <__adddf3+0x8c>
 8000442:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000446:	bf18      	it	ne
 8000448:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800044c:	d029      	beq.n	80004a2 <__adddf3+0x24e>
 800044e:	ea94 0f05 	teq	r4, r5
 8000452:	bf08      	it	eq
 8000454:	ea90 0f02 	teqeq	r0, r2
 8000458:	d005      	beq.n	8000466 <__adddf3+0x212>
 800045a:	ea54 0c00 	orrs.w	ip, r4, r0
 800045e:	bf04      	itt	eq
 8000460:	4619      	moveq	r1, r3
 8000462:	4610      	moveq	r0, r2
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	ea91 0f03 	teq	r1, r3
 800046a:	bf1e      	ittt	ne
 800046c:	2100      	movne	r1, #0
 800046e:	2000      	movne	r0, #0
 8000470:	bd30      	popne	{r4, r5, pc}
 8000472:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000476:	d105      	bne.n	8000484 <__adddf3+0x230>
 8000478:	0040      	lsls	r0, r0, #1
 800047a:	4149      	adcs	r1, r1
 800047c:	bf28      	it	cs
 800047e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000482:	bd30      	pop	{r4, r5, pc}
 8000484:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000488:	bf3c      	itt	cc
 800048a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800048e:	bd30      	popcc	{r4, r5, pc}
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000494:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000498:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800049c:	f04f 0000 	mov.w	r0, #0
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004a6:	bf1a      	itte	ne
 80004a8:	4619      	movne	r1, r3
 80004aa:	4610      	movne	r0, r2
 80004ac:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004b0:	bf1c      	itt	ne
 80004b2:	460b      	movne	r3, r1
 80004b4:	4602      	movne	r2, r0
 80004b6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004ba:	bf06      	itte	eq
 80004bc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004c0:	ea91 0f03 	teqeq	r1, r3
 80004c4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	bf00      	nop

080004cc <__aeabi_ui2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e0:	f04f 0500 	mov.w	r5, #0
 80004e4:	f04f 0100 	mov.w	r1, #0
 80004e8:	e750      	b.n	800038c <__adddf3+0x138>
 80004ea:	bf00      	nop

080004ec <__aeabi_i2d>:
 80004ec:	f090 0f00 	teq	r0, #0
 80004f0:	bf04      	itt	eq
 80004f2:	2100      	moveq	r1, #0
 80004f4:	4770      	bxeq	lr
 80004f6:	b530      	push	{r4, r5, lr}
 80004f8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000500:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000504:	bf48      	it	mi
 8000506:	4240      	negmi	r0, r0
 8000508:	f04f 0100 	mov.w	r1, #0
 800050c:	e73e      	b.n	800038c <__adddf3+0x138>
 800050e:	bf00      	nop

08000510 <__aeabi_f2d>:
 8000510:	0042      	lsls	r2, r0, #1
 8000512:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000516:	ea4f 0131 	mov.w	r1, r1, rrx
 800051a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800051e:	bf1f      	itttt	ne
 8000520:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000524:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000528:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800052c:	4770      	bxne	lr
 800052e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000532:	bf08      	it	eq
 8000534:	4770      	bxeq	lr
 8000536:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800053a:	bf04      	itt	eq
 800053c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000540:	4770      	bxeq	lr
 8000542:	b530      	push	{r4, r5, lr}
 8000544:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000548:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800054c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000550:	e71c      	b.n	800038c <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_ul2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f04f 0500 	mov.w	r5, #0
 8000562:	e00a      	b.n	800057a <__aeabi_l2d+0x16>

08000564 <__aeabi_l2d>:
 8000564:	ea50 0201 	orrs.w	r2, r0, r1
 8000568:	bf08      	it	eq
 800056a:	4770      	bxeq	lr
 800056c:	b530      	push	{r4, r5, lr}
 800056e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000572:	d502      	bpl.n	800057a <__aeabi_l2d+0x16>
 8000574:	4240      	negs	r0, r0
 8000576:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800057a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800057e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000582:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000586:	f43f aed8 	beq.w	800033a <__adddf3+0xe6>
 800058a:	f04f 0203 	mov.w	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800059a:	bf18      	it	ne
 800059c:	3203      	addne	r2, #3
 800059e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005a2:	f1c2 0320 	rsb	r3, r2, #32
 80005a6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005aa:	fa20 f002 	lsr.w	r0, r0, r2
 80005ae:	fa01 fe03 	lsl.w	lr, r1, r3
 80005b2:	ea40 000e 	orr.w	r0, r0, lr
 80005b6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ba:	4414      	add	r4, r2
 80005bc:	e6bd      	b.n	800033a <__adddf3+0xe6>
 80005be:	bf00      	nop

080005c0 <__aeabi_dmul>:
 80005c0:	b570      	push	{r4, r5, r6, lr}
 80005c2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005c6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ce:	bf1d      	ittte	ne
 80005d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005d4:	ea94 0f0c 	teqne	r4, ip
 80005d8:	ea95 0f0c 	teqne	r5, ip
 80005dc:	f000 f8de 	bleq	800079c <__aeabi_dmul+0x1dc>
 80005e0:	442c      	add	r4, r5
 80005e2:	ea81 0603 	eor.w	r6, r1, r3
 80005e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005f2:	bf18      	it	ne
 80005f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000600:	d038      	beq.n	8000674 <__aeabi_dmul+0xb4>
 8000602:	fba0 ce02 	umull	ip, lr, r0, r2
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800060e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000612:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000616:	f04f 0600 	mov.w	r6, #0
 800061a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800061e:	f09c 0f00 	teq	ip, #0
 8000622:	bf18      	it	ne
 8000624:	f04e 0e01 	orrne.w	lr, lr, #1
 8000628:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800062c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000630:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000634:	d204      	bcs.n	8000640 <__aeabi_dmul+0x80>
 8000636:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800063a:	416d      	adcs	r5, r5
 800063c:	eb46 0606 	adc.w	r6, r6, r6
 8000640:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000644:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000648:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800064c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000650:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000654:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000658:	bf88      	it	hi
 800065a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800065e:	d81e      	bhi.n	800069e <__aeabi_dmul+0xde>
 8000660:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000664:	bf08      	it	eq
 8000666:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800066a:	f150 0000 	adcs.w	r0, r0, #0
 800066e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000678:	ea46 0101 	orr.w	r1, r6, r1
 800067c:	ea40 0002 	orr.w	r0, r0, r2
 8000680:	ea81 0103 	eor.w	r1, r1, r3
 8000684:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000688:	bfc2      	ittt	gt
 800068a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800068e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000692:	bd70      	popgt	{r4, r5, r6, pc}
 8000694:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000698:	f04f 0e00 	mov.w	lr, #0
 800069c:	3c01      	subs	r4, #1
 800069e:	f300 80ab 	bgt.w	80007f8 <__aeabi_dmul+0x238>
 80006a2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006a6:	bfde      	ittt	le
 80006a8:	2000      	movle	r0, #0
 80006aa:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006ae:	bd70      	pople	{r4, r5, r6, pc}
 80006b0:	f1c4 0400 	rsb	r4, r4, #0
 80006b4:	3c20      	subs	r4, #32
 80006b6:	da35      	bge.n	8000724 <__aeabi_dmul+0x164>
 80006b8:	340c      	adds	r4, #12
 80006ba:	dc1b      	bgt.n	80006f4 <__aeabi_dmul+0x134>
 80006bc:	f104 0414 	add.w	r4, r4, #20
 80006c0:	f1c4 0520 	rsb	r5, r4, #32
 80006c4:	fa00 f305 	lsl.w	r3, r0, r5
 80006c8:	fa20 f004 	lsr.w	r0, r0, r4
 80006cc:	fa01 f205 	lsl.w	r2, r1, r5
 80006d0:	ea40 0002 	orr.w	r0, r0, r2
 80006d4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006d8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e0:	fa21 f604 	lsr.w	r6, r1, r4
 80006e4:	eb42 0106 	adc.w	r1, r2, r6
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 040c 	rsb	r4, r4, #12
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f304 	lsl.w	r3, r0, r4
 8000700:	fa20 f005 	lsr.w	r0, r0, r5
 8000704:	fa01 f204 	lsl.w	r2, r1, r4
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000710:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000714:	f141 0100 	adc.w	r1, r1, #0
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 0520 	rsb	r5, r4, #32
 8000728:	fa00 f205 	lsl.w	r2, r0, r5
 800072c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000730:	fa20 f304 	lsr.w	r3, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea43 0302 	orr.w	r3, r3, r2
 800073c:	fa21 f004 	lsr.w	r0, r1, r4
 8000740:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	fa21 f204 	lsr.w	r2, r1, r4
 8000748:	ea20 0002 	bic.w	r0, r0, r2
 800074c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f094 0f00 	teq	r4, #0
 8000760:	d10f      	bne.n	8000782 <__aeabi_dmul+0x1c2>
 8000762:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000766:	0040      	lsls	r0, r0, #1
 8000768:	eb41 0101 	adc.w	r1, r1, r1
 800076c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000770:	bf08      	it	eq
 8000772:	3c01      	subeq	r4, #1
 8000774:	d0f7      	beq.n	8000766 <__aeabi_dmul+0x1a6>
 8000776:	ea41 0106 	orr.w	r1, r1, r6
 800077a:	f095 0f00 	teq	r5, #0
 800077e:	bf18      	it	ne
 8000780:	4770      	bxne	lr
 8000782:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000786:	0052      	lsls	r2, r2, #1
 8000788:	eb43 0303 	adc.w	r3, r3, r3
 800078c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000790:	bf08      	it	eq
 8000792:	3d01      	subeq	r5, #1
 8000794:	d0f7      	beq.n	8000786 <__aeabi_dmul+0x1c6>
 8000796:	ea43 0306 	orr.w	r3, r3, r6
 800079a:	4770      	bx	lr
 800079c:	ea94 0f0c 	teq	r4, ip
 80007a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007a4:	bf18      	it	ne
 80007a6:	ea95 0f0c 	teqne	r5, ip
 80007aa:	d00c      	beq.n	80007c6 <__aeabi_dmul+0x206>
 80007ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b0:	bf18      	it	ne
 80007b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007b6:	d1d1      	bne.n	800075c <__aeabi_dmul+0x19c>
 80007b8:	ea81 0103 	eor.w	r1, r1, r3
 80007bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c0:	f04f 0000 	mov.w	r0, #0
 80007c4:	bd70      	pop	{r4, r5, r6, pc}
 80007c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ca:	bf06      	itte	eq
 80007cc:	4610      	moveq	r0, r2
 80007ce:	4619      	moveq	r1, r3
 80007d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007d4:	d019      	beq.n	800080a <__aeabi_dmul+0x24a>
 80007d6:	ea94 0f0c 	teq	r4, ip
 80007da:	d102      	bne.n	80007e2 <__aeabi_dmul+0x222>
 80007dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007e0:	d113      	bne.n	800080a <__aeabi_dmul+0x24a>
 80007e2:	ea95 0f0c 	teq	r5, ip
 80007e6:	d105      	bne.n	80007f4 <__aeabi_dmul+0x234>
 80007e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ec:	bf1c      	itt	ne
 80007ee:	4610      	movne	r0, r2
 80007f0:	4619      	movne	r1, r3
 80007f2:	d10a      	bne.n	800080a <__aeabi_dmul+0x24a>
 80007f4:	ea81 0103 	eor.w	r1, r1, r3
 80007f8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007fc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000800:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000804:	f04f 0000 	mov.w	r0, #0
 8000808:	bd70      	pop	{r4, r5, r6, pc}
 800080a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800080e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000812:	bd70      	pop	{r4, r5, r6, pc}

08000814 <__aeabi_ddiv>:
 8000814:	b570      	push	{r4, r5, r6, lr}
 8000816:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800081a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800081e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000822:	bf1d      	ittte	ne
 8000824:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000828:	ea94 0f0c 	teqne	r4, ip
 800082c:	ea95 0f0c 	teqne	r5, ip
 8000830:	f000 f8a7 	bleq	8000982 <__aeabi_ddiv+0x16e>
 8000834:	eba4 0405 	sub.w	r4, r4, r5
 8000838:	ea81 0e03 	eor.w	lr, r1, r3
 800083c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000840:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000844:	f000 8088 	beq.w	8000958 <__aeabi_ddiv+0x144>
 8000848:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800084c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000850:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000854:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000858:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800085c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000860:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000864:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000868:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800086c:	429d      	cmp	r5, r3
 800086e:	bf08      	it	eq
 8000870:	4296      	cmpeq	r6, r2
 8000872:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000876:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800087a:	d202      	bcs.n	8000882 <__aeabi_ddiv+0x6e>
 800087c:	085b      	lsrs	r3, r3, #1
 800087e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000882:	1ab6      	subs	r6, r6, r2
 8000884:	eb65 0503 	sbc.w	r5, r5, r3
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000892:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008f0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008f4:	d018      	beq.n	8000928 <__aeabi_ddiv+0x114>
 80008f6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008fa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008fe:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000902:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000906:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800090a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800090e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000912:	d1c0      	bne.n	8000896 <__aeabi_ddiv+0x82>
 8000914:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000918:	d10b      	bne.n	8000932 <__aeabi_ddiv+0x11e>
 800091a:	ea41 0100 	orr.w	r1, r1, r0
 800091e:	f04f 0000 	mov.w	r0, #0
 8000922:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000926:	e7b6      	b.n	8000896 <__aeabi_ddiv+0x82>
 8000928:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800092c:	bf04      	itt	eq
 800092e:	4301      	orreq	r1, r0
 8000930:	2000      	moveq	r0, #0
 8000932:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000936:	bf88      	it	hi
 8000938:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800093c:	f63f aeaf 	bhi.w	800069e <__aeabi_dmul+0xde>
 8000940:	ebb5 0c03 	subs.w	ip, r5, r3
 8000944:	bf04      	itt	eq
 8000946:	ebb6 0c02 	subseq.w	ip, r6, r2
 800094a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800094e:	f150 0000 	adcs.w	r0, r0, #0
 8000952:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000956:	bd70      	pop	{r4, r5, r6, pc}
 8000958:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800095c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000960:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000964:	bfc2      	ittt	gt
 8000966:	ebd4 050c 	rsbsgt	r5, r4, ip
 800096a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800096e:	bd70      	popgt	{r4, r5, r6, pc}
 8000970:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000974:	f04f 0e00 	mov.w	lr, #0
 8000978:	3c01      	subs	r4, #1
 800097a:	e690      	b.n	800069e <__aeabi_dmul+0xde>
 800097c:	ea45 0e06 	orr.w	lr, r5, r6
 8000980:	e68d      	b.n	800069e <__aeabi_dmul+0xde>
 8000982:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000986:	ea94 0f0c 	teq	r4, ip
 800098a:	bf08      	it	eq
 800098c:	ea95 0f0c 	teqeq	r5, ip
 8000990:	f43f af3b 	beq.w	800080a <__aeabi_dmul+0x24a>
 8000994:	ea94 0f0c 	teq	r4, ip
 8000998:	d10a      	bne.n	80009b0 <__aeabi_ddiv+0x19c>
 800099a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800099e:	f47f af34 	bne.w	800080a <__aeabi_dmul+0x24a>
 80009a2:	ea95 0f0c 	teq	r5, ip
 80009a6:	f47f af25 	bne.w	80007f4 <__aeabi_dmul+0x234>
 80009aa:	4610      	mov	r0, r2
 80009ac:	4619      	mov	r1, r3
 80009ae:	e72c      	b.n	800080a <__aeabi_dmul+0x24a>
 80009b0:	ea95 0f0c 	teq	r5, ip
 80009b4:	d106      	bne.n	80009c4 <__aeabi_ddiv+0x1b0>
 80009b6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ba:	f43f aefd 	beq.w	80007b8 <__aeabi_dmul+0x1f8>
 80009be:	4610      	mov	r0, r2
 80009c0:	4619      	mov	r1, r3
 80009c2:	e722      	b.n	800080a <__aeabi_dmul+0x24a>
 80009c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ce:	f47f aec5 	bne.w	800075c <__aeabi_dmul+0x19c>
 80009d2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009d6:	f47f af0d 	bne.w	80007f4 <__aeabi_dmul+0x234>
 80009da:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009de:	f47f aeeb 	bne.w	80007b8 <__aeabi_dmul+0x1f8>
 80009e2:	e712      	b.n	800080a <__aeabi_dmul+0x24a>

080009e4 <__gedf2>:
 80009e4:	f04f 3cff 	mov.w	ip, #4294967295
 80009e8:	e006      	b.n	80009f8 <__cmpdf2+0x4>
 80009ea:	bf00      	nop

080009ec <__ledf2>:
 80009ec:	f04f 0c01 	mov.w	ip, #1
 80009f0:	e002      	b.n	80009f8 <__cmpdf2+0x4>
 80009f2:	bf00      	nop

080009f4 <__cmpdf2>:
 80009f4:	f04f 0c01 	mov.w	ip, #1
 80009f8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a0e:	d01b      	beq.n	8000a48 <__cmpdf2+0x54>
 8000a10:	b001      	add	sp, #4
 8000a12:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a16:	bf0c      	ite	eq
 8000a18:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a1c:	ea91 0f03 	teqne	r1, r3
 8000a20:	bf02      	ittt	eq
 8000a22:	ea90 0f02 	teqeq	r0, r2
 8000a26:	2000      	moveq	r0, #0
 8000a28:	4770      	bxeq	lr
 8000a2a:	f110 0f00 	cmn.w	r0, #0
 8000a2e:	ea91 0f03 	teq	r1, r3
 8000a32:	bf58      	it	pl
 8000a34:	4299      	cmppl	r1, r3
 8000a36:	bf08      	it	eq
 8000a38:	4290      	cmpeq	r0, r2
 8000a3a:	bf2c      	ite	cs
 8000a3c:	17d8      	asrcs	r0, r3, #31
 8000a3e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a42:	f040 0001 	orr.w	r0, r0, #1
 8000a46:	4770      	bx	lr
 8000a48:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d102      	bne.n	8000a58 <__cmpdf2+0x64>
 8000a52:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a56:	d107      	bne.n	8000a68 <__cmpdf2+0x74>
 8000a58:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a5c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a60:	d1d6      	bne.n	8000a10 <__cmpdf2+0x1c>
 8000a62:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a66:	d0d3      	beq.n	8000a10 <__cmpdf2+0x1c>
 8000a68:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdrcmple>:
 8000a70:	4684      	mov	ip, r0
 8000a72:	4610      	mov	r0, r2
 8000a74:	4662      	mov	r2, ip
 8000a76:	468c      	mov	ip, r1
 8000a78:	4619      	mov	r1, r3
 8000a7a:	4663      	mov	r3, ip
 8000a7c:	e000      	b.n	8000a80 <__aeabi_cdcmpeq>
 8000a7e:	bf00      	nop

08000a80 <__aeabi_cdcmpeq>:
 8000a80:	b501      	push	{r0, lr}
 8000a82:	f7ff ffb7 	bl	80009f4 <__cmpdf2>
 8000a86:	2800      	cmp	r0, #0
 8000a88:	bf48      	it	mi
 8000a8a:	f110 0f00 	cmnmi.w	r0, #0
 8000a8e:	bd01      	pop	{r0, pc}

08000a90 <__aeabi_dcmpeq>:
 8000a90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a94:	f7ff fff4 	bl	8000a80 <__aeabi_cdcmpeq>
 8000a98:	bf0c      	ite	eq
 8000a9a:	2001      	moveq	r0, #1
 8000a9c:	2000      	movne	r0, #0
 8000a9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_dcmplt>:
 8000aa4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa8:	f7ff ffea 	bl	8000a80 <__aeabi_cdcmpeq>
 8000aac:	bf34      	ite	cc
 8000aae:	2001      	movcc	r0, #1
 8000ab0:	2000      	movcs	r0, #0
 8000ab2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_dcmple>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff ffe0 	bl	8000a80 <__aeabi_cdcmpeq>
 8000ac0:	bf94      	ite	ls
 8000ac2:	2001      	movls	r0, #1
 8000ac4:	2000      	movhi	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmpge>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffce 	bl	8000a70 <__aeabi_cdrcmple>
 8000ad4:	bf94      	ite	ls
 8000ad6:	2001      	movls	r0, #1
 8000ad8:	2000      	movhi	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmpgt>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffc4 	bl	8000a70 <__aeabi_cdrcmple>
 8000ae8:	bf34      	ite	cc
 8000aea:	2001      	movcc	r0, #1
 8000aec:	2000      	movcs	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpun>:
 8000af4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x10>
 8000afe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b02:	d10a      	bne.n	8000b1a <__aeabi_dcmpun+0x26>
 8000b04:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b0c:	d102      	bne.n	8000b14 <__aeabi_dcmpun+0x20>
 8000b0e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b12:	d102      	bne.n	8000b1a <__aeabi_dcmpun+0x26>
 8000b14:	f04f 0000 	mov.w	r0, #0
 8000b18:	4770      	bx	lr
 8000b1a:	f04f 0001 	mov.w	r0, #1
 8000b1e:	4770      	bx	lr

08000b20 <__aeabi_d2iz>:
 8000b20:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b24:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b28:	d215      	bcs.n	8000b56 <__aeabi_d2iz+0x36>
 8000b2a:	d511      	bpl.n	8000b50 <__aeabi_d2iz+0x30>
 8000b2c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b30:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b34:	d912      	bls.n	8000b5c <__aeabi_d2iz+0x3c>
 8000b36:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b3a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b3e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b42:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b46:	fa23 f002 	lsr.w	r0, r3, r2
 8000b4a:	bf18      	it	ne
 8000b4c:	4240      	negne	r0, r0
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b5a:	d105      	bne.n	8000b68 <__aeabi_d2iz+0x48>
 8000b5c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b60:	bf08      	it	eq
 8000b62:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b66:	4770      	bx	lr
 8000b68:	f04f 0000 	mov.w	r0, #0
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop

08000b70 <__aeabi_d2uiz>:
 8000b70:	004a      	lsls	r2, r1, #1
 8000b72:	d211      	bcs.n	8000b98 <__aeabi_d2uiz+0x28>
 8000b74:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b78:	d211      	bcs.n	8000b9e <__aeabi_d2uiz+0x2e>
 8000b7a:	d50d      	bpl.n	8000b98 <__aeabi_d2uiz+0x28>
 8000b7c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b80:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b84:	d40e      	bmi.n	8000ba4 <__aeabi_d2uiz+0x34>
 8000b86:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b8a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b8e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b92:	fa23 f002 	lsr.w	r0, r3, r2
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d102      	bne.n	8000baa <__aeabi_d2uiz+0x3a>
 8000ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba8:	4770      	bx	lr
 8000baa:	f04f 0000 	mov.w	r0, #0
 8000bae:	4770      	bx	lr

08000bb0 <__aeabi_d2f>:
 8000bb0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bb4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb8:	bf24      	itt	cs
 8000bba:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bbe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bc2:	d90d      	bls.n	8000be0 <__aeabi_d2f+0x30>
 8000bc4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bcc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bd4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd8:	bf08      	it	eq
 8000bda:	f020 0001 	biceq.w	r0, r0, #1
 8000bde:	4770      	bx	lr
 8000be0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000be4:	d121      	bne.n	8000c2a <__aeabi_d2f+0x7a>
 8000be6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bea:	bfbc      	itt	lt
 8000bec:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf0:	4770      	bxlt	lr
 8000bf2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bf6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bfa:	f1c2 0218 	rsb	r2, r2, #24
 8000bfe:	f1c2 0c20 	rsb	ip, r2, #32
 8000c02:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c06:	fa20 f002 	lsr.w	r0, r0, r2
 8000c0a:	bf18      	it	ne
 8000c0c:	f040 0001 	orrne.w	r0, r0, #1
 8000c10:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c14:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c18:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c1c:	ea40 000c 	orr.w	r0, r0, ip
 8000c20:	fa23 f302 	lsr.w	r3, r3, r2
 8000c24:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c28:	e7cc      	b.n	8000bc4 <__aeabi_d2f+0x14>
 8000c2a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c2e:	d107      	bne.n	8000c40 <__aeabi_d2f+0x90>
 8000c30:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c34:	bf1e      	ittt	ne
 8000c36:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c3a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c3e:	4770      	bxne	lr
 8000c40:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c44:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c48:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop

08000c50 <__aeabi_uldivmod>:
 8000c50:	b953      	cbnz	r3, 8000c68 <__aeabi_uldivmod+0x18>
 8000c52:	b94a      	cbnz	r2, 8000c68 <__aeabi_uldivmod+0x18>
 8000c54:	2900      	cmp	r1, #0
 8000c56:	bf08      	it	eq
 8000c58:	2800      	cmpeq	r0, #0
 8000c5a:	bf1c      	itt	ne
 8000c5c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c60:	f04f 30ff 	movne.w	r0, #4294967295
 8000c64:	f000 b9e6 	b.w	8001034 <__aeabi_idiv0>
 8000c68:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c6c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c70:	f000 f83c 	bl	8000cec <__udivmoddi4>
 8000c74:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c7c:	b004      	add	sp, #16
 8000c7e:	4770      	bx	lr

08000c80 <__aeabi_d2lz>:
 8000c80:	b538      	push	{r3, r4, r5, lr}
 8000c82:	2200      	movs	r2, #0
 8000c84:	2300      	movs	r3, #0
 8000c86:	4604      	mov	r4, r0
 8000c88:	460d      	mov	r5, r1
 8000c8a:	f7ff ff0b 	bl	8000aa4 <__aeabi_dcmplt>
 8000c8e:	b928      	cbnz	r0, 8000c9c <__aeabi_d2lz+0x1c>
 8000c90:	4620      	mov	r0, r4
 8000c92:	4629      	mov	r1, r5
 8000c94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c98:	f000 b80a 	b.w	8000cb0 <__aeabi_d2ulz>
 8000c9c:	4620      	mov	r0, r4
 8000c9e:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000ca2:	f000 f805 	bl	8000cb0 <__aeabi_d2ulz>
 8000ca6:	4240      	negs	r0, r0
 8000ca8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cac:	bd38      	pop	{r3, r4, r5, pc}
 8000cae:	bf00      	nop

08000cb0 <__aeabi_d2ulz>:
 8000cb0:	b5d0      	push	{r4, r6, r7, lr}
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	4b0b      	ldr	r3, [pc, #44]	@ (8000ce4 <__aeabi_d2ulz+0x34>)
 8000cb6:	4606      	mov	r6, r0
 8000cb8:	460f      	mov	r7, r1
 8000cba:	f7ff fc81 	bl	80005c0 <__aeabi_dmul>
 8000cbe:	f7ff ff57 	bl	8000b70 <__aeabi_d2uiz>
 8000cc2:	4604      	mov	r4, r0
 8000cc4:	f7ff fc02 	bl	80004cc <__aeabi_ui2d>
 8000cc8:	2200      	movs	r2, #0
 8000cca:	4b07      	ldr	r3, [pc, #28]	@ (8000ce8 <__aeabi_d2ulz+0x38>)
 8000ccc:	f7ff fc78 	bl	80005c0 <__aeabi_dmul>
 8000cd0:	4602      	mov	r2, r0
 8000cd2:	460b      	mov	r3, r1
 8000cd4:	4630      	mov	r0, r6
 8000cd6:	4639      	mov	r1, r7
 8000cd8:	f7ff faba 	bl	8000250 <__aeabi_dsub>
 8000cdc:	f7ff ff48 	bl	8000b70 <__aeabi_d2uiz>
 8000ce0:	4621      	mov	r1, r4
 8000ce2:	bdd0      	pop	{r4, r6, r7, pc}
 8000ce4:	3df00000 	.word	0x3df00000
 8000ce8:	41f00000 	.word	0x41f00000

08000cec <__udivmoddi4>:
 8000cec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000cf0:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000cf2:	4688      	mov	r8, r1
 8000cf4:	4604      	mov	r4, r0
 8000cf6:	468e      	mov	lr, r1
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d14a      	bne.n	8000d92 <__udivmoddi4+0xa6>
 8000cfc:	428a      	cmp	r2, r1
 8000cfe:	4617      	mov	r7, r2
 8000d00:	d95f      	bls.n	8000dc2 <__udivmoddi4+0xd6>
 8000d02:	fab2 f682 	clz	r6, r2
 8000d06:	b14e      	cbz	r6, 8000d1c <__udivmoddi4+0x30>
 8000d08:	f1c6 0320 	rsb	r3, r6, #32
 8000d0c:	fa01 fe06 	lsl.w	lr, r1, r6
 8000d10:	40b7      	lsls	r7, r6
 8000d12:	40b4      	lsls	r4, r6
 8000d14:	fa20 f303 	lsr.w	r3, r0, r3
 8000d18:	ea43 0e0e 	orr.w	lr, r3, lr
 8000d1c:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d20:	fa1f fc87 	uxth.w	ip, r7
 8000d24:	0c23      	lsrs	r3, r4, #16
 8000d26:	fbbe f1f8 	udiv	r1, lr, r8
 8000d2a:	fb08 ee11 	mls	lr, r8, r1, lr
 8000d2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d32:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000d36:	429a      	cmp	r2, r3
 8000d38:	d907      	bls.n	8000d4a <__udivmoddi4+0x5e>
 8000d3a:	18fb      	adds	r3, r7, r3
 8000d3c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d40:	d202      	bcs.n	8000d48 <__udivmoddi4+0x5c>
 8000d42:	429a      	cmp	r2, r3
 8000d44:	f200 8154 	bhi.w	8000ff0 <__udivmoddi4+0x304>
 8000d48:	4601      	mov	r1, r0
 8000d4a:	1a9b      	subs	r3, r3, r2
 8000d4c:	b2a2      	uxth	r2, r4
 8000d4e:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d52:	fb08 3310 	mls	r3, r8, r0, r3
 8000d56:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000d5e:	4594      	cmp	ip, r2
 8000d60:	d90b      	bls.n	8000d7a <__udivmoddi4+0x8e>
 8000d62:	18ba      	adds	r2, r7, r2
 8000d64:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d68:	bf2c      	ite	cs
 8000d6a:	2401      	movcs	r4, #1
 8000d6c:	2400      	movcc	r4, #0
 8000d6e:	4594      	cmp	ip, r2
 8000d70:	d902      	bls.n	8000d78 <__udivmoddi4+0x8c>
 8000d72:	2c00      	cmp	r4, #0
 8000d74:	f000 813f 	beq.w	8000ff6 <__udivmoddi4+0x30a>
 8000d78:	4618      	mov	r0, r3
 8000d7a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d7e:	eba2 020c 	sub.w	r2, r2, ip
 8000d82:	2100      	movs	r1, #0
 8000d84:	b11d      	cbz	r5, 8000d8e <__udivmoddi4+0xa2>
 8000d86:	40f2      	lsrs	r2, r6
 8000d88:	2300      	movs	r3, #0
 8000d8a:	e9c5 2300 	strd	r2, r3, [r5]
 8000d8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d905      	bls.n	8000da2 <__udivmoddi4+0xb6>
 8000d96:	b10d      	cbz	r5, 8000d9c <__udivmoddi4+0xb0>
 8000d98:	e9c5 0100 	strd	r0, r1, [r5]
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	4608      	mov	r0, r1
 8000da0:	e7f5      	b.n	8000d8e <__udivmoddi4+0xa2>
 8000da2:	fab3 f183 	clz	r1, r3
 8000da6:	2900      	cmp	r1, #0
 8000da8:	d14e      	bne.n	8000e48 <__udivmoddi4+0x15c>
 8000daa:	4543      	cmp	r3, r8
 8000dac:	f0c0 8112 	bcc.w	8000fd4 <__udivmoddi4+0x2e8>
 8000db0:	4282      	cmp	r2, r0
 8000db2:	f240 810f 	bls.w	8000fd4 <__udivmoddi4+0x2e8>
 8000db6:	4608      	mov	r0, r1
 8000db8:	2d00      	cmp	r5, #0
 8000dba:	d0e8      	beq.n	8000d8e <__udivmoddi4+0xa2>
 8000dbc:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dc0:	e7e5      	b.n	8000d8e <__udivmoddi4+0xa2>
 8000dc2:	2a00      	cmp	r2, #0
 8000dc4:	f000 80ac 	beq.w	8000f20 <__udivmoddi4+0x234>
 8000dc8:	fab2 f682 	clz	r6, r2
 8000dcc:	2e00      	cmp	r6, #0
 8000dce:	f040 80bb 	bne.w	8000f48 <__udivmoddi4+0x25c>
 8000dd2:	1a8b      	subs	r3, r1, r2
 8000dd4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000dd8:	b2bc      	uxth	r4, r7
 8000dda:	2101      	movs	r1, #1
 8000ddc:	0c02      	lsrs	r2, r0, #16
 8000dde:	b280      	uxth	r0, r0
 8000de0:	fbb3 fcfe 	udiv	ip, r3, lr
 8000de4:	fb0e 331c 	mls	r3, lr, ip, r3
 8000de8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000dec:	fb04 f20c 	mul.w	r2, r4, ip
 8000df0:	429a      	cmp	r2, r3
 8000df2:	d90e      	bls.n	8000e12 <__udivmoddi4+0x126>
 8000df4:	18fb      	adds	r3, r7, r3
 8000df6:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dfa:	bf2c      	ite	cs
 8000dfc:	f04f 0901 	movcs.w	r9, #1
 8000e00:	f04f 0900 	movcc.w	r9, #0
 8000e04:	429a      	cmp	r2, r3
 8000e06:	d903      	bls.n	8000e10 <__udivmoddi4+0x124>
 8000e08:	f1b9 0f00 	cmp.w	r9, #0
 8000e0c:	f000 80ec 	beq.w	8000fe8 <__udivmoddi4+0x2fc>
 8000e10:	46c4      	mov	ip, r8
 8000e12:	1a9b      	subs	r3, r3, r2
 8000e14:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e1c:	fb04 f408 	mul.w	r4, r4, r8
 8000e20:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000e24:	4294      	cmp	r4, r2
 8000e26:	d90b      	bls.n	8000e40 <__udivmoddi4+0x154>
 8000e28:	18ba      	adds	r2, r7, r2
 8000e2a:	f108 33ff 	add.w	r3, r8, #4294967295
 8000e2e:	bf2c      	ite	cs
 8000e30:	2001      	movcs	r0, #1
 8000e32:	2000      	movcc	r0, #0
 8000e34:	4294      	cmp	r4, r2
 8000e36:	d902      	bls.n	8000e3e <__udivmoddi4+0x152>
 8000e38:	2800      	cmp	r0, #0
 8000e3a:	f000 80d1 	beq.w	8000fe0 <__udivmoddi4+0x2f4>
 8000e3e:	4698      	mov	r8, r3
 8000e40:	1b12      	subs	r2, r2, r4
 8000e42:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000e46:	e79d      	b.n	8000d84 <__udivmoddi4+0x98>
 8000e48:	f1c1 0620 	rsb	r6, r1, #32
 8000e4c:	408b      	lsls	r3, r1
 8000e4e:	fa08 f401 	lsl.w	r4, r8, r1
 8000e52:	fa00 f901 	lsl.w	r9, r0, r1
 8000e56:	fa22 f706 	lsr.w	r7, r2, r6
 8000e5a:	fa28 f806 	lsr.w	r8, r8, r6
 8000e5e:	408a      	lsls	r2, r1
 8000e60:	431f      	orrs	r7, r3
 8000e62:	fa20 f306 	lsr.w	r3, r0, r6
 8000e66:	0c38      	lsrs	r0, r7, #16
 8000e68:	4323      	orrs	r3, r4
 8000e6a:	fa1f fc87 	uxth.w	ip, r7
 8000e6e:	0c1c      	lsrs	r4, r3, #16
 8000e70:	fbb8 fef0 	udiv	lr, r8, r0
 8000e74:	fb00 881e 	mls	r8, r0, lr, r8
 8000e78:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000e7c:	fb0e f80c 	mul.w	r8, lr, ip
 8000e80:	45a0      	cmp	r8, r4
 8000e82:	d90e      	bls.n	8000ea2 <__udivmoddi4+0x1b6>
 8000e84:	193c      	adds	r4, r7, r4
 8000e86:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e8a:	bf2c      	ite	cs
 8000e8c:	f04f 0b01 	movcs.w	fp, #1
 8000e90:	f04f 0b00 	movcc.w	fp, #0
 8000e94:	45a0      	cmp	r8, r4
 8000e96:	d903      	bls.n	8000ea0 <__udivmoddi4+0x1b4>
 8000e98:	f1bb 0f00 	cmp.w	fp, #0
 8000e9c:	f000 80b8 	beq.w	8001010 <__udivmoddi4+0x324>
 8000ea0:	46d6      	mov	lr, sl
 8000ea2:	eba4 0408 	sub.w	r4, r4, r8
 8000ea6:	fa1f f883 	uxth.w	r8, r3
 8000eaa:	fbb4 f3f0 	udiv	r3, r4, r0
 8000eae:	fb00 4413 	mls	r4, r0, r3, r4
 8000eb2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eb6:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000eba:	45a4      	cmp	ip, r4
 8000ebc:	d90e      	bls.n	8000edc <__udivmoddi4+0x1f0>
 8000ebe:	193c      	adds	r4, r7, r4
 8000ec0:	f103 30ff 	add.w	r0, r3, #4294967295
 8000ec4:	bf2c      	ite	cs
 8000ec6:	f04f 0801 	movcs.w	r8, #1
 8000eca:	f04f 0800 	movcc.w	r8, #0
 8000ece:	45a4      	cmp	ip, r4
 8000ed0:	d903      	bls.n	8000eda <__udivmoddi4+0x1ee>
 8000ed2:	f1b8 0f00 	cmp.w	r8, #0
 8000ed6:	f000 809f 	beq.w	8001018 <__udivmoddi4+0x32c>
 8000eda:	4603      	mov	r3, r0
 8000edc:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000ee0:	eba4 040c 	sub.w	r4, r4, ip
 8000ee4:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ee8:	4564      	cmp	r4, ip
 8000eea:	4673      	mov	r3, lr
 8000eec:	46e0      	mov	r8, ip
 8000eee:	d302      	bcc.n	8000ef6 <__udivmoddi4+0x20a>
 8000ef0:	d107      	bne.n	8000f02 <__udivmoddi4+0x216>
 8000ef2:	45f1      	cmp	r9, lr
 8000ef4:	d205      	bcs.n	8000f02 <__udivmoddi4+0x216>
 8000ef6:	ebbe 0302 	subs.w	r3, lr, r2
 8000efa:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000efe:	3801      	subs	r0, #1
 8000f00:	46e0      	mov	r8, ip
 8000f02:	b15d      	cbz	r5, 8000f1c <__udivmoddi4+0x230>
 8000f04:	ebb9 0203 	subs.w	r2, r9, r3
 8000f08:	eb64 0408 	sbc.w	r4, r4, r8
 8000f0c:	fa04 f606 	lsl.w	r6, r4, r6
 8000f10:	fa22 f301 	lsr.w	r3, r2, r1
 8000f14:	40cc      	lsrs	r4, r1
 8000f16:	431e      	orrs	r6, r3
 8000f18:	e9c5 6400 	strd	r6, r4, [r5]
 8000f1c:	2100      	movs	r1, #0
 8000f1e:	e736      	b.n	8000d8e <__udivmoddi4+0xa2>
 8000f20:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f24:	0c01      	lsrs	r1, r0, #16
 8000f26:	4614      	mov	r4, r2
 8000f28:	b280      	uxth	r0, r0
 8000f2a:	4696      	mov	lr, r2
 8000f2c:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000f30:	2620      	movs	r6, #32
 8000f32:	4690      	mov	r8, r2
 8000f34:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000f38:	4610      	mov	r0, r2
 8000f3a:	fbb1 f1f2 	udiv	r1, r1, r2
 8000f3e:	eba3 0308 	sub.w	r3, r3, r8
 8000f42:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f46:	e74b      	b.n	8000de0 <__udivmoddi4+0xf4>
 8000f48:	40b7      	lsls	r7, r6
 8000f4a:	f1c6 0320 	rsb	r3, r6, #32
 8000f4e:	fa01 f206 	lsl.w	r2, r1, r6
 8000f52:	fa21 f803 	lsr.w	r8, r1, r3
 8000f56:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f5a:	fa20 f303 	lsr.w	r3, r0, r3
 8000f5e:	b2bc      	uxth	r4, r7
 8000f60:	40b0      	lsls	r0, r6
 8000f62:	4313      	orrs	r3, r2
 8000f64:	0c02      	lsrs	r2, r0, #16
 8000f66:	0c19      	lsrs	r1, r3, #16
 8000f68:	b280      	uxth	r0, r0
 8000f6a:	fbb8 f9fe 	udiv	r9, r8, lr
 8000f6e:	fb0e 8819 	mls	r8, lr, r9, r8
 8000f72:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000f76:	fb09 f804 	mul.w	r8, r9, r4
 8000f7a:	4588      	cmp	r8, r1
 8000f7c:	d951      	bls.n	8001022 <__udivmoddi4+0x336>
 8000f7e:	1879      	adds	r1, r7, r1
 8000f80:	f109 3cff 	add.w	ip, r9, #4294967295
 8000f84:	bf2c      	ite	cs
 8000f86:	f04f 0a01 	movcs.w	sl, #1
 8000f8a:	f04f 0a00 	movcc.w	sl, #0
 8000f8e:	4588      	cmp	r8, r1
 8000f90:	d902      	bls.n	8000f98 <__udivmoddi4+0x2ac>
 8000f92:	f1ba 0f00 	cmp.w	sl, #0
 8000f96:	d031      	beq.n	8000ffc <__udivmoddi4+0x310>
 8000f98:	eba1 0108 	sub.w	r1, r1, r8
 8000f9c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa0:	fb09 f804 	mul.w	r8, r9, r4
 8000fa4:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fa8:	b29b      	uxth	r3, r3
 8000faa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fae:	4543      	cmp	r3, r8
 8000fb0:	d235      	bcs.n	800101e <__udivmoddi4+0x332>
 8000fb2:	18fb      	adds	r3, r7, r3
 8000fb4:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fb8:	bf2c      	ite	cs
 8000fba:	f04f 0a01 	movcs.w	sl, #1
 8000fbe:	f04f 0a00 	movcc.w	sl, #0
 8000fc2:	4543      	cmp	r3, r8
 8000fc4:	d2bb      	bcs.n	8000f3e <__udivmoddi4+0x252>
 8000fc6:	f1ba 0f00 	cmp.w	sl, #0
 8000fca:	d1b8      	bne.n	8000f3e <__udivmoddi4+0x252>
 8000fcc:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd0:	443b      	add	r3, r7
 8000fd2:	e7b4      	b.n	8000f3e <__udivmoddi4+0x252>
 8000fd4:	1a84      	subs	r4, r0, r2
 8000fd6:	eb68 0203 	sbc.w	r2, r8, r3
 8000fda:	2001      	movs	r0, #1
 8000fdc:	4696      	mov	lr, r2
 8000fde:	e6eb      	b.n	8000db8 <__udivmoddi4+0xcc>
 8000fe0:	443a      	add	r2, r7
 8000fe2:	f1a8 0802 	sub.w	r8, r8, #2
 8000fe6:	e72b      	b.n	8000e40 <__udivmoddi4+0x154>
 8000fe8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fec:	443b      	add	r3, r7
 8000fee:	e710      	b.n	8000e12 <__udivmoddi4+0x126>
 8000ff0:	3902      	subs	r1, #2
 8000ff2:	443b      	add	r3, r7
 8000ff4:	e6a9      	b.n	8000d4a <__udivmoddi4+0x5e>
 8000ff6:	443a      	add	r2, r7
 8000ff8:	3802      	subs	r0, #2
 8000ffa:	e6be      	b.n	8000d7a <__udivmoddi4+0x8e>
 8000ffc:	eba7 0808 	sub.w	r8, r7, r8
 8001000:	f1a9 0c02 	sub.w	ip, r9, #2
 8001004:	4441      	add	r1, r8
 8001006:	fbb1 f9fe 	udiv	r9, r1, lr
 800100a:	fb09 f804 	mul.w	r8, r9, r4
 800100e:	e7c9      	b.n	8000fa4 <__udivmoddi4+0x2b8>
 8001010:	f1ae 0e02 	sub.w	lr, lr, #2
 8001014:	443c      	add	r4, r7
 8001016:	e744      	b.n	8000ea2 <__udivmoddi4+0x1b6>
 8001018:	3b02      	subs	r3, #2
 800101a:	443c      	add	r4, r7
 800101c:	e75e      	b.n	8000edc <__udivmoddi4+0x1f0>
 800101e:	4649      	mov	r1, r9
 8001020:	e78d      	b.n	8000f3e <__udivmoddi4+0x252>
 8001022:	eba1 0108 	sub.w	r1, r1, r8
 8001026:	46cc      	mov	ip, r9
 8001028:	fbb1 f9fe 	udiv	r9, r1, lr
 800102c:	fb09 f804 	mul.w	r8, r9, r4
 8001030:	e7b8      	b.n	8000fa4 <__udivmoddi4+0x2b8>
 8001032:	bf00      	nop

08001034 <__aeabi_idiv0>:
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop

08001038 <read_voltage>:

/**
  * @brief Read voltage from ADC
  */
static float read_voltage(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b088      	sub	sp, #32
 800103c:	af00      	add	r7, sp, #0
    uint32_t adcValue = 0;
 800103e:	2300      	movs	r3, #0
 8001040:	61bb      	str	r3, [r7, #24]
    float voltage = 0.0f;
 8001042:	f04f 0300 	mov.w	r3, #0
 8001046:	61fb      	str	r3, [r7, #28]
    ADC_ChannelConfTypeDef sConfig = {0};
 8001048:	463b      	mov	r3, r7
 800104a:	2200      	movs	r2, #0
 800104c:	601a      	str	r2, [r3, #0]
 800104e:	605a      	str	r2, [r3, #4]
 8001050:	609a      	str	r2, [r3, #8]
 8001052:	60da      	str	r2, [r3, #12]
 8001054:	611a      	str	r2, [r3, #16]
 8001056:	615a      	str	r2, [r3, #20]

    //   ADC
    sConfig.Channel = ADC_CHANNEL_5;
 8001058:	4b20      	ldr	r3, [pc, #128]	@ (80010dc <read_voltage+0xa4>)
 800105a:	603b      	str	r3, [r7, #0]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 800105c:	2306      	movs	r3, #6
 800105e:	607b      	str	r3, [r7, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001060:	2300      	movs	r3, #0
 8001062:	60bb      	str	r3, [r7, #8]
    sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001064:	237f      	movs	r3, #127	@ 0x7f
 8001066:	60fb      	str	r3, [r7, #12]
    sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001068:	2304      	movs	r3, #4
 800106a:	613b      	str	r3, [r7, #16]
    sConfig.Offset = 0;
 800106c:	2300      	movs	r3, #0
 800106e:	617b      	str	r3, [r7, #20]

    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001070:	463b      	mov	r3, r7
 8001072:	4619      	mov	r1, r3
 8001074:	481a      	ldr	r0, [pc, #104]	@ (80010e0 <read_voltage+0xa8>)
 8001076:	f001 fe13 	bl	8002ca0 <HAL_ADC_ConfigChannel>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d002      	beq.n	8001086 <read_voltage+0x4e>
    {
        return 0.0f;
 8001080:	f04f 0300 	mov.w	r3, #0
 8001084:	e023      	b.n	80010ce <read_voltage+0x96>
    }

    //   ADC
    if (HAL_ADC_Start(&hadc1) == HAL_OK)
 8001086:	4816      	ldr	r0, [pc, #88]	@ (80010e0 <read_voltage+0xa8>)
 8001088:	f001 fc36 	bl	80028f8 <HAL_ADC_Start>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d11c      	bne.n	80010cc <read_voltage+0x94>
    {
        //   
        if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)
 8001092:	2164      	movs	r1, #100	@ 0x64
 8001094:	4812      	ldr	r0, [pc, #72]	@ (80010e0 <read_voltage+0xa8>)
 8001096:	f001 fd1d 	bl	8002ad4 <HAL_ADC_PollForConversion>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d112      	bne.n	80010c6 <read_voltage+0x8e>
        {
            adcValue = HAL_ADC_GetValue(&hadc1);
 80010a0:	480f      	ldr	r0, [pc, #60]	@ (80010e0 <read_voltage+0xa8>)
 80010a2:	f001 fdef 	bl	8002c84 <HAL_ADC_GetValue>
 80010a6:	61b8      	str	r0, [r7, #24]
            voltage = (float)adcValue * 3.3f / 4095.0f;
 80010a8:	69bb      	ldr	r3, [r7, #24]
 80010aa:	ee07 3a90 	vmov	s15, r3
 80010ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010b2:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80010e4 <read_voltage+0xac>
 80010b6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010ba:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 80010e8 <read_voltage+0xb0>
 80010be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010c2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        HAL_ADC_Stop(&hadc1);
 80010c6:	4806      	ldr	r0, [pc, #24]	@ (80010e0 <read_voltage+0xa8>)
 80010c8:	f001 fcd0 	bl	8002a6c <HAL_ADC_Stop>
    }

    return voltage;
 80010cc:	69fb      	ldr	r3, [r7, #28]
}
 80010ce:	ee07 3a90 	vmov	s15, r3
 80010d2:	eeb0 0a67 	vmov.f32	s0, s15
 80010d6:	3720      	adds	r7, #32
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	14f00020 	.word	0x14f00020
 80010e0:	200001f0 	.word	0x200001f0
 80010e4:	40533333 	.word	0x40533333
 80010e8:	457ff000 	.word	0x457ff000

080010ec <read_temperature>:

/**
  * @brief Read temperature from internal sensor
  */
static float read_temperature(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b08a      	sub	sp, #40	@ 0x28
 80010f0:	af00      	add	r7, sp, #0
    uint32_t adcValue = 0;
 80010f2:	2300      	movs	r3, #0
 80010f4:	623b      	str	r3, [r7, #32]
    float temperature = 0.0f;
 80010f6:	f04f 0300 	mov.w	r3, #0
 80010fa:	627b      	str	r3, [r7, #36]	@ 0x24
    ADC_ChannelConfTypeDef sConfig = {0};
 80010fc:	463b      	mov	r3, r7
 80010fe:	2200      	movs	r2, #0
 8001100:	601a      	str	r2, [r3, #0]
 8001102:	605a      	str	r2, [r3, #4]
 8001104:	609a      	str	r2, [r3, #8]
 8001106:	60da      	str	r2, [r3, #12]
 8001108:	611a      	str	r2, [r3, #16]
 800110a:	615a      	str	r2, [r3, #20]

    //    
    sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800110c:	4b33      	ldr	r3, [pc, #204]	@ (80011dc <read_temperature+0xf0>)
 800110e:	603b      	str	r3, [r7, #0]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 8001110:	2306      	movs	r3, #6
 8001112:	607b      	str	r3, [r7, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001114:	2307      	movs	r3, #7
 8001116:	60bb      	str	r3, [r7, #8]
    sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001118:	237f      	movs	r3, #127	@ 0x7f
 800111a:	60fb      	str	r3, [r7, #12]
    sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800111c:	2304      	movs	r3, #4
 800111e:	613b      	str	r3, [r7, #16]
    sConfig.Offset = 0;
 8001120:	2300      	movs	r3, #0
 8001122:	617b      	str	r3, [r7, #20]

    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001124:	463b      	mov	r3, r7
 8001126:	4619      	mov	r1, r3
 8001128:	482d      	ldr	r0, [pc, #180]	@ (80011e0 <read_temperature+0xf4>)
 800112a:	f001 fdb9 	bl	8002ca0 <HAL_ADC_ConfigChannel>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d002      	beq.n	800113a <read_temperature+0x4e>
    {
        return 0.0f;
 8001134:	f04f 0300 	mov.w	r3, #0
 8001138:	e048      	b.n	80011cc <read_temperature+0xe0>
    }

    //  ADC
    if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) != HAL_OK)
 800113a:	217f      	movs	r1, #127	@ 0x7f
 800113c:	4828      	ldr	r0, [pc, #160]	@ (80011e0 <read_temperature+0xf4>)
 800113e:	f002 fb8d 	bl	800385c <HAL_ADCEx_Calibration_Start>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d002      	beq.n	800114e <read_temperature+0x62>
    {
        return 0.0f;
 8001148:	f04f 0300 	mov.w	r3, #0
 800114c:	e03e      	b.n	80011cc <read_temperature+0xe0>
    }

    //   ADC
    if (HAL_ADC_Start(&hadc1) == HAL_OK)
 800114e:	4824      	ldr	r0, [pc, #144]	@ (80011e0 <read_temperature+0xf4>)
 8001150:	f001 fbd2 	bl	80028f8 <HAL_ADC_Start>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d137      	bne.n	80011ca <read_temperature+0xde>
    {
        //   
        if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)
 800115a:	2164      	movs	r1, #100	@ 0x64
 800115c:	4820      	ldr	r0, [pc, #128]	@ (80011e0 <read_temperature+0xf4>)
 800115e:	f001 fcb9 	bl	8002ad4 <HAL_ADC_PollForConversion>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d12d      	bne.n	80011c4 <read_temperature+0xd8>
        {
            adcValue = HAL_ADC_GetValue(&hadc1);
 8001168:	481d      	ldr	r0, [pc, #116]	@ (80011e0 <read_temperature+0xf4>)
 800116a:	f001 fd8b 	bl	8002c84 <HAL_ADC_GetValue>
 800116e:	6238      	str	r0, [r7, #32]

            //    STM32L5
            uint32_t raw_ts_cal1 = *((uint16_t*)0x0BFA05A8); //   30C
 8001170:	4b1c      	ldr	r3, [pc, #112]	@ (80011e4 <read_temperature+0xf8>)
 8001172:	881b      	ldrh	r3, [r3, #0]
 8001174:	61fb      	str	r3, [r7, #28]
            uint32_t raw_ts_cal2 = *((uint16_t*)0x0BFA05CA); //   130C
 8001176:	4b1c      	ldr	r3, [pc, #112]	@ (80011e8 <read_temperature+0xfc>)
 8001178:	881b      	ldrh	r3, [r3, #0]
 800117a:	61bb      	str	r3, [r7, #24]

            //     
            temperature = 30.0f + ((float)adcValue - (float)raw_ts_cal1) *
 800117c:	6a3b      	ldr	r3, [r7, #32]
 800117e:	ee07 3a90 	vmov	s15, r3
 8001182:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001186:	69fb      	ldr	r3, [r7, #28]
 8001188:	ee07 3a90 	vmov	s15, r3
 800118c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001190:	ee37 7a67 	vsub.f32	s14, s14, s15
                         (100.0f / ((float)raw_ts_cal2 - (float)raw_ts_cal1));
 8001194:	69bb      	ldr	r3, [r7, #24]
 8001196:	ee07 3a90 	vmov	s15, r3
 800119a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800119e:	69fb      	ldr	r3, [r7, #28]
 80011a0:	ee07 3a90 	vmov	s15, r3
 80011a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011a8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80011ac:	ed9f 6a0f 	vldr	s12, [pc, #60]	@ 80011ec <read_temperature+0x100>
 80011b0:	eec6 7a26 	vdiv.f32	s15, s12, s13
            temperature = 30.0f + ((float)adcValue - (float)raw_ts_cal1) *
 80011b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011b8:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80011bc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80011c0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
        }
        HAL_ADC_Stop(&hadc1);
 80011c4:	4806      	ldr	r0, [pc, #24]	@ (80011e0 <read_temperature+0xf4>)
 80011c6:	f001 fc51 	bl	8002a6c <HAL_ADC_Stop>
    }

    return temperature;
 80011ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80011cc:	ee07 3a90 	vmov	s15, r3
 80011d0:	eeb0 0a67 	vmov.f32	s0, s15
 80011d4:	3728      	adds	r7, #40	@ 0x28
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	c7520000 	.word	0xc7520000
 80011e0:	200001f0 	.word	0x200001f0
 80011e4:	0bfa05a8 	.word	0x0bfa05a8
 80011e8:	0bfa05ca 	.word	0x0bfa05ca
 80011ec:	42c80000 	.word	0x42c80000

080011f0 <HAL_UART_RxCpltCallback>:

/**
  * @brief UART receive complete callback
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
    if(huart->Instance == LPUART1) {
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a19      	ldr	r2, [pc, #100]	@ (8001264 <HAL_UART_RxCpltCallback+0x74>)
 80011fe:	4293      	cmp	r3, r2
 8001200:	d12c      	bne.n	800125c <HAL_UART_RxCpltCallback+0x6c>
        uart_last_rx_time = HAL_GetTick();
 8001202:	f000 ffb9 	bl	8002178 <HAL_GetTick>
 8001206:	4603      	mov	r3, r0
 8001208:	4a17      	ldr	r2, [pc, #92]	@ (8001268 <HAL_UART_RxCpltCallback+0x78>)
 800120a:	6013      	str	r3, [r2, #0]

        if(uart_rx_buf[uart_rx_pos] == '\n' || uart_rx_pos >= sizeof(uart_rx_buf)-1) {
 800120c:	4b17      	ldr	r3, [pc, #92]	@ (800126c <HAL_UART_RxCpltCallback+0x7c>)
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	461a      	mov	r2, r3
 8001212:	4b17      	ldr	r3, [pc, #92]	@ (8001270 <HAL_UART_RxCpltCallback+0x80>)
 8001214:	5c9b      	ldrb	r3, [r3, r2]
 8001216:	2b0a      	cmp	r3, #10
 8001218:	d003      	beq.n	8001222 <HAL_UART_RxCpltCallback+0x32>
 800121a:	4b14      	ldr	r3, [pc, #80]	@ (800126c <HAL_UART_RxCpltCallback+0x7c>)
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	2b7e      	cmp	r3, #126	@ 0x7e
 8001220:	d90c      	bls.n	800123c <HAL_UART_RxCpltCallback+0x4c>
            uart_cmd_ready = 1;
 8001222:	4b14      	ldr	r3, [pc, #80]	@ (8001274 <HAL_UART_RxCpltCallback+0x84>)
 8001224:	2201      	movs	r2, #1
 8001226:	701a      	strb	r2, [r3, #0]
            uart_rx_buf[uart_rx_pos] = '\0';
 8001228:	4b10      	ldr	r3, [pc, #64]	@ (800126c <HAL_UART_RxCpltCallback+0x7c>)
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	461a      	mov	r2, r3
 800122e:	4b10      	ldr	r3, [pc, #64]	@ (8001270 <HAL_UART_RxCpltCallback+0x80>)
 8001230:	2100      	movs	r1, #0
 8001232:	5499      	strb	r1, [r3, r2]
            HAL_UART_AbortReceive_IT(&hlpuart1);
 8001234:	4810      	ldr	r0, [pc, #64]	@ (8001278 <HAL_UART_RxCpltCallback+0x88>)
 8001236:	f005 f8bb 	bl	80063b0 <HAL_UART_AbortReceive_IT>
        } else {
            uart_rx_pos++;
            HAL_UART_Receive_IT(&hlpuart1, &uart_rx_buf[uart_rx_pos], 1);
        }
    }
}
 800123a:	e00f      	b.n	800125c <HAL_UART_RxCpltCallback+0x6c>
            uart_rx_pos++;
 800123c:	4b0b      	ldr	r3, [pc, #44]	@ (800126c <HAL_UART_RxCpltCallback+0x7c>)
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	3301      	adds	r3, #1
 8001242:	b2da      	uxtb	r2, r3
 8001244:	4b09      	ldr	r3, [pc, #36]	@ (800126c <HAL_UART_RxCpltCallback+0x7c>)
 8001246:	701a      	strb	r2, [r3, #0]
            HAL_UART_Receive_IT(&hlpuart1, &uart_rx_buf[uart_rx_pos], 1);
 8001248:	4b08      	ldr	r3, [pc, #32]	@ (800126c <HAL_UART_RxCpltCallback+0x7c>)
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	461a      	mov	r2, r3
 800124e:	4b08      	ldr	r3, [pc, #32]	@ (8001270 <HAL_UART_RxCpltCallback+0x80>)
 8001250:	4413      	add	r3, r2
 8001252:	2201      	movs	r2, #1
 8001254:	4619      	mov	r1, r3
 8001256:	4808      	ldr	r0, [pc, #32]	@ (8001278 <HAL_UART_RxCpltCallback+0x88>)
 8001258:	f005 f85e 	bl	8006318 <HAL_UART_Receive_IT>
}
 800125c:	bf00      	nop
 800125e:	3708      	adds	r7, #8
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	40008000 	.word	0x40008000
 8001268:	20000398 	.word	0x20000398
 800126c:	20000394 	.word	0x20000394
 8001270:	20000314 	.word	0x20000314
 8001274:	20000395 	.word	0x20000395
 8001278:	20000258 	.word	0x20000258

0800127c <process_uart_command>:

/**
  * @brief Process UART command from main MCU
  */
static void process_uart_command(uint8_t* data, uint8_t len)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b08e      	sub	sp, #56	@ 0x38
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
 8001284:	460b      	mov	r3, r1
 8001286:	70fb      	strb	r3, [r7, #3]
    char* date_ptr = strstr((char*)data, "DATE:");
 8001288:	4944      	ldr	r1, [pc, #272]	@ (800139c <process_uart_command+0x120>)
 800128a:	6878      	ldr	r0, [r7, #4]
 800128c:	f008 f99e 	bl	80095cc <strstr>
 8001290:	6378      	str	r0, [r7, #52]	@ 0x34
    char* time_ptr = strstr((char*)data, ";TIME:");
 8001292:	4943      	ldr	r1, [pc, #268]	@ (80013a0 <process_uart_command+0x124>)
 8001294:	6878      	ldr	r0, [r7, #4]
 8001296:	f008 f999 	bl	80095cc <strstr>
 800129a:	6338      	str	r0, [r7, #48]	@ 0x30
    char* period_ptr = strstr((char*)data, ";PERIOD:");
 800129c:	4941      	ldr	r1, [pc, #260]	@ (80013a4 <process_uart_command+0x128>)
 800129e:	6878      	ldr	r0, [r7, #4]
 80012a0:	f008 f994 	bl	80095cc <strstr>
 80012a4:	62f8      	str	r0, [r7, #44]	@ 0x2c

    if(date_ptr && time_ptr && period_ptr) {
 80012a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d060      	beq.n	800136e <process_uart_command+0xf2>
 80012ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d05d      	beq.n	800136e <process_uart_command+0xf2>
 80012b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d05a      	beq.n	800136e <process_uart_command+0xf2>
        char date_str[16] = {0};
 80012b8:	f107 0318 	add.w	r3, r7, #24
 80012bc:	2200      	movs	r2, #0
 80012be:	601a      	str	r2, [r3, #0]
 80012c0:	605a      	str	r2, [r3, #4]
 80012c2:	609a      	str	r2, [r3, #8]
 80012c4:	60da      	str	r2, [r3, #12]
        char time_str[16] = {0};
 80012c6:	f107 0308 	add.w	r3, r7, #8
 80012ca:	2200      	movs	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
 80012ce:	605a      	str	r2, [r3, #4]
 80012d0:	609a      	str	r2, [r3, #8]
 80012d2:	60da      	str	r2, [r3, #12]

        //      
        sscanf(date_ptr, "DATE:%15[^;]", date_ptr);
 80012d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80012d6:	4934      	ldr	r1, [pc, #208]	@ (80013a8 <process_uart_command+0x12c>)
 80012d8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80012da:	f008 f8eb 	bl	80094b4 <siscanf>
        sscanf(time_ptr, ";TIME:%15[^;]", time_ptr);
 80012de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80012e0:	4932      	ldr	r1, [pc, #200]	@ (80013ac <process_uart_command+0x130>)
 80012e2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80012e4:	f008 f8e6 	bl	80094b4 <siscanf>
        sscanf(period_ptr, ";PERIOD:%lu", &period_sec);
 80012e8:	4a31      	ldr	r2, [pc, #196]	@ (80013b0 <process_uart_command+0x134>)
 80012ea:	4932      	ldr	r1, [pc, #200]	@ (80013b4 <process_uart_command+0x138>)
 80012ec:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80012ee:	f008 f8e1 	bl	80094b4 <siscanf>

        //    
        strncpy(date_str, date_ptr + 5, 10); // "DATE:YYYY-MM-DD"
 80012f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012f4:	1d59      	adds	r1, r3, #5
 80012f6:	f107 0318 	add.w	r3, r7, #24
 80012fa:	220a      	movs	r2, #10
 80012fc:	4618      	mov	r0, r3
 80012fe:	f008 f952 	bl	80095a6 <strncpy>
        strncpy(time_str, time_ptr + 6, 8);  // "TIME:HH:MM:SS"
 8001302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001304:	1d99      	adds	r1, r3, #6
 8001306:	f107 0308 	add.w	r3, r7, #8
 800130a:	2208      	movs	r2, #8
 800130c:	4618      	mov	r0, r3
 800130e:	f008 f94a 	bl	80095a6 <strncpy>

        //      
        send_datetime_with_voltage_and_temp(date_str, time_str);
 8001312:	f107 0208 	add.w	r2, r7, #8
 8001316:	f107 0318 	add.w	r3, r7, #24
 800131a:	4611      	mov	r1, r2
 800131c:	4618      	mov	r0, r3
 800131e:	f000 f857 	bl	80013d0 <send_datetime_with_voltage_and_temp>

        //  5   
        HAL_Delay(5000);
 8001322:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001326:	f000 ff33 	bl	8002190 <HAL_Delay>

        //   PB0  PC13
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 800132a:	2200      	movs	r2, #0
 800132c:	2101      	movs	r1, #1
 800132e:	4822      	ldr	r0, [pc, #136]	@ (80013b8 <process_uart_command+0x13c>)
 8001330:	f002 fee4 	bl	80040fc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001334:	2200      	movs	r2, #0
 8001336:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800133a:	4820      	ldr	r0, [pc, #128]	@ (80013bc <process_uart_command+0x140>)
 800133c:	f002 fede 	bl	80040fc <HAL_GPIO_WritePin>

        //  RTC WakeUp   
        HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 8001340:	481f      	ldr	r0, [pc, #124]	@ (80013c0 <process_uart_command+0x144>)
 8001342:	f004 fe75 	bl	8006030 <HAL_RTCEx_DeactivateWakeUpTimer>

        //    : LSI = ~32.768 kHz,  16 -> 2048 
        // 2048  * _ =  
        uint32_t wakeup_ticks = (period_sec * 2048) - 1;
 8001346:	4b1a      	ldr	r3, [pc, #104]	@ (80013b0 <process_uart_command+0x134>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	02db      	lsls	r3, r3, #11
 800134c:	3b01      	subs	r3, #1
 800134e:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, wakeup_ticks, RTC_WAKEUPCLOCK_RTCCLK_DIV16, 0) != HAL_OK)
 8001350:	2300      	movs	r3, #0
 8001352:	2200      	movs	r2, #0
 8001354:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001356:	481a      	ldr	r0, [pc, #104]	@ (80013c0 <process_uart_command+0x144>)
 8001358:	f004 fde4 	bl	8005f24 <HAL_RTCEx_SetWakeUpTimer_IT>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <process_uart_command+0xea>
        {
            Error_Handler();
 8001362:	f000 fb6d 	bl	8001a40 <Error_Handler>
        }

        //    
        HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8001366:	2101      	movs	r1, #1
 8001368:	2000      	movs	r0, #0
 800136a:	f002 fedf 	bl	800412c <HAL_PWR_EnterSLEEPMode>
    }

    uart_rx_pos = 0;
 800136e:	4b15      	ldr	r3, [pc, #84]	@ (80013c4 <process_uart_command+0x148>)
 8001370:	2200      	movs	r2, #0
 8001372:	701a      	strb	r2, [r3, #0]
    memset(uart_rx_buf, 0, sizeof(uart_rx_buf));
 8001374:	2280      	movs	r2, #128	@ 0x80
 8001376:	2100      	movs	r1, #0
 8001378:	4813      	ldr	r0, [pc, #76]	@ (80013c8 <process_uart_command+0x14c>)
 800137a:	f008 f90c 	bl	8009596 <memset>
    HAL_UART_Receive_IT(&hlpuart1, &uart_rx_buf[uart_rx_pos], 1);
 800137e:	4b11      	ldr	r3, [pc, #68]	@ (80013c4 <process_uart_command+0x148>)
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	461a      	mov	r2, r3
 8001384:	4b10      	ldr	r3, [pc, #64]	@ (80013c8 <process_uart_command+0x14c>)
 8001386:	4413      	add	r3, r2
 8001388:	2201      	movs	r2, #1
 800138a:	4619      	mov	r1, r3
 800138c:	480f      	ldr	r0, [pc, #60]	@ (80013cc <process_uart_command+0x150>)
 800138e:	f004 ffc3 	bl	8006318 <HAL_UART_Receive_IT>
}
 8001392:	bf00      	nop
 8001394:	3738      	adds	r7, #56	@ 0x38
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	0800d5f0 	.word	0x0800d5f0
 80013a0:	0800d5f8 	.word	0x0800d5f8
 80013a4:	0800d600 	.word	0x0800d600
 80013a8:	0800d60c 	.word	0x0800d60c
 80013ac:	0800d61c 	.word	0x0800d61c
 80013b0:	2000039c 	.word	0x2000039c
 80013b4:	0800d62c 	.word	0x0800d62c
 80013b8:	42020400 	.word	0x42020400
 80013bc:	42020800 	.word	0x42020800
 80013c0:	200002ec 	.word	0x200002ec
 80013c4:	20000394 	.word	0x20000394
 80013c8:	20000314 	.word	0x20000314
 80013cc:	20000258 	.word	0x20000258

080013d0 <send_datetime_with_voltage_and_temp>:

/**
  * @brief Send datetime with voltage and temperature to main MCU
  */
static void send_datetime_with_voltage_and_temp(char* date_str, char* time_str)
{
 80013d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013d2:	b0ab      	sub	sp, #172	@ 0xac
 80013d4:	af06      	add	r7, sp, #24
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	6039      	str	r1, [r7, #0]
    float voltage = read_voltage();
 80013da:	f7ff fe2d 	bl	8001038 <read_voltage>
 80013de:	ed87 0a23 	vstr	s0, [r7, #140]	@ 0x8c
    float temperature = read_temperature();
 80013e2:	f7ff fe83 	bl	80010ec <read_temperature>
 80013e6:	ed87 0a22 	vstr	s0, [r7, #136]	@ 0x88
    char uart_msg[128];

    //      ,     
    snprintf(uart_msg, sizeof(uart_msg),
 80013ea:	4b16      	ldr	r3, [pc, #88]	@ (8001444 <send_datetime_with_voltage_and_temp+0x74>)
 80013ec:	681e      	ldr	r6, [r3, #0]
 80013ee:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80013f2:	f7ff f88d 	bl	8000510 <__aeabi_f2d>
 80013f6:	4604      	mov	r4, r0
 80013f8:	460d      	mov	r5, r1
 80013fa:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 80013fe:	f7ff f887 	bl	8000510 <__aeabi_f2d>
 8001402:	4602      	mov	r2, r0
 8001404:	460b      	mov	r3, r1
 8001406:	f107 0008 	add.w	r0, r7, #8
 800140a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800140e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8001412:	9601      	str	r6, [sp, #4]
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	9300      	str	r3, [sp, #0]
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	4a0b      	ldr	r2, [pc, #44]	@ (8001448 <send_datetime_with_voltage_and_temp+0x78>)
 800141c:	2180      	movs	r1, #128	@ 0x80
 800141e:	f007 fff1 	bl	8009404 <sniprintf>
           "DATE:%s;TIME:%s;PERIOD:%lu;VOLTAGE:%.4f;TEMP:%.2f\r\n",
           date_str, time_str, period_sec, voltage, temperature);

    HAL_UART_Transmit(&hlpuart1, (uint8_t*)uart_msg, strlen(uart_msg), 100);
 8001422:	f107 0308 	add.w	r3, r7, #8
 8001426:	4618      	mov	r0, r3
 8001428:	f7fe ff06 	bl	8000238 <strlen>
 800142c:	4603      	mov	r3, r0
 800142e:	b29a      	uxth	r2, r3
 8001430:	f107 0108 	add.w	r1, r7, #8
 8001434:	2364      	movs	r3, #100	@ 0x64
 8001436:	4805      	ldr	r0, [pc, #20]	@ (800144c <send_datetime_with_voltage_and_temp+0x7c>)
 8001438:	f004 fee0 	bl	80061fc <HAL_UART_Transmit>
}
 800143c:	bf00      	nop
 800143e:	3794      	adds	r7, #148	@ 0x94
 8001440:	46bd      	mov	sp, r7
 8001442:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001444:	2000039c 	.word	0x2000039c
 8001448:	0800d638 	.word	0x0800d638
 800144c:	20000258 	.word	0x20000258

08001450 <HAL_RTCEx_WakeUpTimerEventCallback>:
/**
  * @brief    WakeUp Timer.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8001450:	b480      	push	{r7}
 8001452:	b083      	sub	sp, #12
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  //   
  wakeup_flag = 1;
 8001458:	4b04      	ldr	r3, [pc, #16]	@ (800146c <HAL_RTCEx_WakeUpTimerEventCallback+0x1c>)
 800145a:	2201      	movs	r2, #1
 800145c:	701a      	strb	r2, [r3, #0]
}
 800145e:	bf00      	nop
 8001460:	370c      	adds	r7, #12
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr
 800146a:	bf00      	nop
 800146c:	200003a0 	.word	0x200003a0

08001470 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001470:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001472:	b0a9      	sub	sp, #164	@ 0xa4
 8001474:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001476:	f000 fe14 	bl	80020a2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800147a:	f000 f8d9 	bl	8001630 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800147e:	f000 fa51 	bl	8001924 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8001482:	f000 f9b9 	bl	80017f8 <MX_LPUART1_UART_Init>
  MX_ADC1_Init();
 8001486:	f000 f91d 	bl	80016c4 <MX_ADC1_Init>
  MX_RTC_Init();
 800148a:	f000 fa01 	bl	8001890 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  //    RTC WakeUp
  HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 800148e:	2200      	movs	r2, #0
 8001490:	2100      	movs	r1, #0
 8001492:	2002      	movs	r0, #2
 8001494:	f002 fbc3 	bl	8003c1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RTC_IRQn);
 8001498:	2002      	movs	r0, #2
 800149a:	f002 fbda 	bl	8003c52 <HAL_NVIC_EnableIRQ>

  //   PC13  PB0  
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 800149e:	2201      	movs	r2, #1
 80014a0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014a4:	4857      	ldr	r0, [pc, #348]	@ (8001604 <main+0x194>)
 80014a6:	f002 fe29 	bl	80040fc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80014aa:	2201      	movs	r2, #1
 80014ac:	2101      	movs	r1, #1
 80014ae:	4856      	ldr	r0, [pc, #344]	@ (8001608 <main+0x198>)
 80014b0:	f002 fe24 	bl	80040fc <HAL_GPIO_WritePin>

  //  UART 
  uart_last_rx_time = HAL_GetTick();
 80014b4:	f000 fe60 	bl	8002178 <HAL_GetTick>
 80014b8:	4603      	mov	r3, r0
 80014ba:	4a54      	ldr	r2, [pc, #336]	@ (800160c <main+0x19c>)
 80014bc:	6013      	str	r3, [r2, #0]
  HAL_UART_Receive_IT(&hlpuart1, &uart_rx_buf[uart_rx_pos], 1);
 80014be:	4b54      	ldr	r3, [pc, #336]	@ (8001610 <main+0x1a0>)
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	461a      	mov	r2, r3
 80014c4:	4b53      	ldr	r3, [pc, #332]	@ (8001614 <main+0x1a4>)
 80014c6:	4413      	add	r3, r2
 80014c8:	2201      	movs	r2, #1
 80014ca:	4619      	mov	r1, r3
 80014cc:	4852      	ldr	r0, [pc, #328]	@ (8001618 <main+0x1a8>)
 80014ce:	f004 ff23 	bl	8006318 <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    //     RTC
    if(wakeup_flag)
 80014d2:	4b52      	ldr	r3, [pc, #328]	@ (800161c <main+0x1ac>)
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	b2db      	uxtb	r3, r3
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d064      	beq.n	80015a6 <main+0x136>
    {
      //  
      wakeup_flag = 0;
 80014dc:	4b4f      	ldr	r3, [pc, #316]	@ (800161c <main+0x1ac>)
 80014de:	2200      	movs	r2, #0
 80014e0:	701a      	strb	r2, [r3, #0]

      //   PC13  PB0
      HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80014e2:	2201      	movs	r2, #1
 80014e4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014e8:	4846      	ldr	r0, [pc, #280]	@ (8001604 <main+0x194>)
 80014ea:	f002 fe07 	bl	80040fc <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80014ee:	2201      	movs	r2, #1
 80014f0:	2101      	movs	r1, #1
 80014f2:	4845      	ldr	r0, [pc, #276]	@ (8001608 <main+0x198>)
 80014f4:	f002 fe02 	bl	80040fc <HAL_GPIO_WritePin>
      //  5   
      HAL_Delay(5000);
 80014f8:	f241 3088 	movw	r0, #5000	@ 0x1388
 80014fc:	f000 fe48 	bl	8002190 <HAL_Delay>
      //    
      float voltage = read_voltage();
 8001500:	f7ff fd9a 	bl	8001038 <read_voltage>
 8001504:	ed87 0a23 	vstr	s0, [r7, #140]	@ 0x8c
      float temperature = read_temperature();
 8001508:	f7ff fdf0 	bl	80010ec <read_temperature>
 800150c:	ed87 0a22 	vstr	s0, [r7, #136]	@ 0x88

      //      
      char uart_msg[128];
      snprintf(uart_msg, sizeof(uart_msg),
 8001510:	4b43      	ldr	r3, [pc, #268]	@ (8001620 <main+0x1b0>)
 8001512:	681e      	ldr	r6, [r3, #0]
 8001514:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001518:	f7fe fffa 	bl	8000510 <__aeabi_f2d>
 800151c:	4604      	mov	r4, r0
 800151e:	460d      	mov	r5, r1
 8001520:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8001524:	f7fe fff4 	bl	8000510 <__aeabi_f2d>
 8001528:	4602      	mov	r2, r0
 800152a:	460b      	mov	r3, r1
 800152c:	1d38      	adds	r0, r7, #4
 800152e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001532:	e9cd 4500 	strd	r4, r5, [sp]
 8001536:	4633      	mov	r3, r6
 8001538:	4a3a      	ldr	r2, [pc, #232]	@ (8001624 <main+0x1b4>)
 800153a:	2180      	movs	r1, #128	@ 0x80
 800153c:	f007 ff62 	bl	8009404 <sniprintf>
             "DATE:2000-01-01;TIME:00:00:00;PERIOD:%lu;VOLTAGE:%.4f;TEMP:%.2f\r\n",
             period_sec, voltage, temperature);

      HAL_UART_Transmit(&hlpuart1, (uint8_t*)uart_msg, strlen(uart_msg), 100);
 8001540:	1d3b      	adds	r3, r7, #4
 8001542:	4618      	mov	r0, r3
 8001544:	f7fe fe78 	bl	8000238 <strlen>
 8001548:	4603      	mov	r3, r0
 800154a:	b29a      	uxth	r2, r3
 800154c:	1d39      	adds	r1, r7, #4
 800154e:	2364      	movs	r3, #100	@ 0x64
 8001550:	4831      	ldr	r0, [pc, #196]	@ (8001618 <main+0x1a8>)
 8001552:	f004 fe53 	bl	80061fc <HAL_UART_Transmit>

      //  5   
      HAL_Delay(10000);
 8001556:	f242 7010 	movw	r0, #10000	@ 0x2710
 800155a:	f000 fe19 	bl	8002190 <HAL_Delay>

      //   PB0  PC13
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 800155e:	2200      	movs	r2, #0
 8001560:	2101      	movs	r1, #1
 8001562:	4829      	ldr	r0, [pc, #164]	@ (8001608 <main+0x198>)
 8001564:	f002 fdca 	bl	80040fc <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001568:	2200      	movs	r2, #0
 800156a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800156e:	4825      	ldr	r0, [pc, #148]	@ (8001604 <main+0x194>)
 8001570:	f002 fdc4 	bl	80040fc <HAL_GPIO_WritePin>

      //   RTC WakeUp    
      HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 8001574:	482c      	ldr	r0, [pc, #176]	@ (8001628 <main+0x1b8>)
 8001576:	f004 fd5b 	bl	8006030 <HAL_RTCEx_DeactivateWakeUpTimer>
      uint32_t wakeup_ticks = (period_sec * 2048) - 1;
 800157a:	4b29      	ldr	r3, [pc, #164]	@ (8001620 <main+0x1b0>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	02db      	lsls	r3, r3, #11
 8001580:	3b01      	subs	r3, #1
 8001582:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
      if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, wakeup_ticks, RTC_WAKEUPCLOCK_RTCCLK_DIV16, 0) != HAL_OK)
 8001586:	2300      	movs	r3, #0
 8001588:	2200      	movs	r2, #0
 800158a:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 800158e:	4826      	ldr	r0, [pc, #152]	@ (8001628 <main+0x1b8>)
 8001590:	f004 fcc8 	bl	8005f24 <HAL_RTCEx_SetWakeUpTimer_IT>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <main+0x12e>
      {
        Error_Handler();
 800159a:	f000 fa51 	bl	8001a40 <Error_Handler>
      }

      //    
      HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 800159e:	2101      	movs	r1, #1
 80015a0:	2000      	movs	r0, #0
 80015a2:	f002 fdc3 	bl	800412c <HAL_PWR_EnterSLEEPMode>
    }

    //  UART 
    if(uart_cmd_ready) {
 80015a6:	4b21      	ldr	r3, [pc, #132]	@ (800162c <main+0x1bc>)
 80015a8:	781b      	ldrb	r3, [r3, #0]
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d008      	beq.n	80015c2 <main+0x152>
        uart_cmd_ready = 0;
 80015b0:	4b1e      	ldr	r3, [pc, #120]	@ (800162c <main+0x1bc>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	701a      	strb	r2, [r3, #0]
        process_uart_command(uart_rx_buf, uart_rx_pos);
 80015b6:	4b16      	ldr	r3, [pc, #88]	@ (8001610 <main+0x1a0>)
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	4619      	mov	r1, r3
 80015bc:	4815      	ldr	r0, [pc, #84]	@ (8001614 <main+0x1a4>)
 80015be:	f7ff fe5d 	bl	800127c <process_uart_command>
    }

    //   UART
    if(uart_rx_pos > 0 && (HAL_GetTick() - uart_last_rx_time) > UART_TIMEOUT_MS) {
 80015c2:	4b13      	ldr	r3, [pc, #76]	@ (8001610 <main+0x1a0>)
 80015c4:	781b      	ldrb	r3, [r3, #0]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d083      	beq.n	80014d2 <main+0x62>
 80015ca:	f000 fdd5 	bl	8002178 <HAL_GetTick>
 80015ce:	4602      	mov	r2, r0
 80015d0:	4b0e      	ldr	r3, [pc, #56]	@ (800160c <main+0x19c>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	1ad3      	subs	r3, r2, r3
 80015d6:	2b64      	cmp	r3, #100	@ 0x64
 80015d8:	f67f af7b 	bls.w	80014d2 <main+0x62>
        uart_rx_pos = 0;
 80015dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001610 <main+0x1a0>)
 80015de:	2200      	movs	r2, #0
 80015e0:	701a      	strb	r2, [r3, #0]
        memset(uart_rx_buf, 0, sizeof(uart_rx_buf));
 80015e2:	2280      	movs	r2, #128	@ 0x80
 80015e4:	2100      	movs	r1, #0
 80015e6:	480b      	ldr	r0, [pc, #44]	@ (8001614 <main+0x1a4>)
 80015e8:	f007 ffd5 	bl	8009596 <memset>
        HAL_UART_Receive_IT(&hlpuart1, &uart_rx_buf[uart_rx_pos], 1);
 80015ec:	4b08      	ldr	r3, [pc, #32]	@ (8001610 <main+0x1a0>)
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	461a      	mov	r2, r3
 80015f2:	4b08      	ldr	r3, [pc, #32]	@ (8001614 <main+0x1a4>)
 80015f4:	4413      	add	r3, r2
 80015f6:	2201      	movs	r2, #1
 80015f8:	4619      	mov	r1, r3
 80015fa:	4807      	ldr	r0, [pc, #28]	@ (8001618 <main+0x1a8>)
 80015fc:	f004 fe8c 	bl	8006318 <HAL_UART_Receive_IT>
    if(wakeup_flag)
 8001600:	e767      	b.n	80014d2 <main+0x62>
 8001602:	bf00      	nop
 8001604:	42020800 	.word	0x42020800
 8001608:	42020400 	.word	0x42020400
 800160c:	20000398 	.word	0x20000398
 8001610:	20000394 	.word	0x20000394
 8001614:	20000314 	.word	0x20000314
 8001618:	20000258 	.word	0x20000258
 800161c:	200003a0 	.word	0x200003a0
 8001620:	2000039c 	.word	0x2000039c
 8001624:	0800d66c 	.word	0x0800d66c
 8001628:	200002ec 	.word	0x200002ec
 800162c:	20000395 	.word	0x20000395

08001630 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b098      	sub	sp, #96	@ 0x60
 8001634:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001636:	f107 0318 	add.w	r3, r7, #24
 800163a:	2248      	movs	r2, #72	@ 0x48
 800163c:	2100      	movs	r1, #0
 800163e:	4618      	mov	r0, r3
 8001640:	f007 ffa9 	bl	8009596 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001644:	1d3b      	adds	r3, r7, #4
 8001646:	2200      	movs	r2, #0
 8001648:	601a      	str	r2, [r3, #0]
 800164a:	605a      	str	r2, [r3, #4]
 800164c:	609a      	str	r2, [r3, #8]
 800164e:	60da      	str	r2, [r3, #12]
 8001650:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2) != HAL_OK)
 8001652:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001656:	f002 fdab 	bl	80041b0 <HAL_PWREx_ControlVoltageScaling>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001660:	f000 f9ee 	bl	8001a40 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 8001664:	2318      	movs	r3, #24
 8001666:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSIDiv = RCC_LSI_DIV1;
 8001668:	2300      	movs	r3, #0
 800166a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800166c:	2301      	movs	r3, #1
 800166e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001670:	2301      	movs	r3, #1
 8001672:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001674:	2300      	movs	r3, #0
 8001676:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001678:	2360      	movs	r3, #96	@ 0x60
 800167a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800167c:	2300      	movs	r3, #0
 800167e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001680:	f107 0318 	add.w	r3, r7, #24
 8001684:	4618      	mov	r0, r3
 8001686:	f002 fe73 	bl	8004370 <HAL_RCC_OscConfig>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8001690:	f000 f9d6 	bl	8001a40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001694:	230f      	movs	r3, #15
 8001696:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001698:	2300      	movs	r3, #0
 800169a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800169c:	2300      	movs	r3, #0
 800169e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016a0:	2300      	movs	r3, #0
 80016a2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016a4:	2300      	movs	r3, #0
 80016a6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80016a8:	1d3b      	adds	r3, r7, #4
 80016aa:	2100      	movs	r1, #0
 80016ac:	4618      	mov	r0, r3
 80016ae:	f003 fb35 	bl	8004d1c <HAL_RCC_ClockConfig>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d001      	beq.n	80016bc <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80016b8:	f000 f9c2 	bl	8001a40 <Error_Handler>
  }
}
 80016bc:	bf00      	nop
 80016be:	3760      	adds	r7, #96	@ 0x60
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}

080016c4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b08a      	sub	sp, #40	@ 0x28
 80016c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80016ca:	f107 031c 	add.w	r3, r7, #28
 80016ce:	2200      	movs	r2, #0
 80016d0:	601a      	str	r2, [r3, #0]
 80016d2:	605a      	str	r2, [r3, #4]
 80016d4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80016d6:	1d3b      	adds	r3, r7, #4
 80016d8:	2200      	movs	r2, #0
 80016da:	601a      	str	r2, [r3, #0]
 80016dc:	605a      	str	r2, [r3, #4]
 80016de:	609a      	str	r2, [r3, #8]
 80016e0:	60da      	str	r2, [r3, #12]
 80016e2:	611a      	str	r2, [r3, #16]
 80016e4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80016e6:	4b41      	ldr	r3, [pc, #260]	@ (80017ec <MX_ADC1_Init+0x128>)
 80016e8:	4a41      	ldr	r2, [pc, #260]	@ (80017f0 <MX_ADC1_Init+0x12c>)
 80016ea:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80016ec:	4b3f      	ldr	r3, [pc, #252]	@ (80017ec <MX_ADC1_Init+0x128>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80016f2:	4b3e      	ldr	r3, [pc, #248]	@ (80017ec <MX_ADC1_Init+0x128>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80016f8:	4b3c      	ldr	r3, [pc, #240]	@ (80017ec <MX_ADC1_Init+0x128>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80016fe:	4b3b      	ldr	r3, [pc, #236]	@ (80017ec <MX_ADC1_Init+0x128>)
 8001700:	2201      	movs	r2, #1
 8001702:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001704:	4b39      	ldr	r3, [pc, #228]	@ (80017ec <MX_ADC1_Init+0x128>)
 8001706:	2204      	movs	r2, #4
 8001708:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800170a:	4b38      	ldr	r3, [pc, #224]	@ (80017ec <MX_ADC1_Init+0x128>)
 800170c:	2200      	movs	r2, #0
 800170e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001710:	4b36      	ldr	r3, [pc, #216]	@ (80017ec <MX_ADC1_Init+0x128>)
 8001712:	2200      	movs	r2, #0
 8001714:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 4;
 8001716:	4b35      	ldr	r3, [pc, #212]	@ (80017ec <MX_ADC1_Init+0x128>)
 8001718:	2204      	movs	r2, #4
 800171a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800171c:	4b33      	ldr	r3, [pc, #204]	@ (80017ec <MX_ADC1_Init+0x128>)
 800171e:	2200      	movs	r2, #0
 8001720:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001724:	4b31      	ldr	r3, [pc, #196]	@ (80017ec <MX_ADC1_Init+0x128>)
 8001726:	2200      	movs	r2, #0
 8001728:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800172a:	4b30      	ldr	r3, [pc, #192]	@ (80017ec <MX_ADC1_Init+0x128>)
 800172c:	2200      	movs	r2, #0
 800172e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001730:	4b2e      	ldr	r3, [pc, #184]	@ (80017ec <MX_ADC1_Init+0x128>)
 8001732:	2200      	movs	r2, #0
 8001734:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001738:	4b2c      	ldr	r3, [pc, #176]	@ (80017ec <MX_ADC1_Init+0x128>)
 800173a:	2200      	movs	r2, #0
 800173c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800173e:	4b2b      	ldr	r3, [pc, #172]	@ (80017ec <MX_ADC1_Init+0x128>)
 8001740:	2200      	movs	r2, #0
 8001742:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001746:	4829      	ldr	r0, [pc, #164]	@ (80017ec <MX_ADC1_Init+0x128>)
 8001748:	f000 ff8a 	bl	8002660 <HAL_ADC_Init>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8001752:	f000 f975 	bl	8001a40 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001756:	2300      	movs	r3, #0
 8001758:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800175a:	f107 031c 	add.w	r3, r7, #28
 800175e:	4619      	mov	r1, r3
 8001760:	4822      	ldr	r0, [pc, #136]	@ (80017ec <MX_ADC1_Init+0x128>)
 8001762:	f002 f8dd 	bl	8003920 <HAL_ADCEx_MultiModeConfigChannel>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d001      	beq.n	8001770 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800176c:	f000 f968 	bl	8001a40 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001770:	4b20      	ldr	r3, [pc, #128]	@ (80017f4 <MX_ADC1_Init+0x130>)
 8001772:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001774:	2306      	movs	r3, #6
 8001776:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001778:	2300      	movs	r3, #0
 800177a:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800177c:	237f      	movs	r3, #127	@ 0x7f
 800177e:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001780:	2304      	movs	r3, #4
 8001782:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001784:	2300      	movs	r3, #0
 8001786:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001788:	1d3b      	adds	r3, r7, #4
 800178a:	4619      	mov	r1, r3
 800178c:	4817      	ldr	r0, [pc, #92]	@ (80017ec <MX_ADC1_Init+0x128>)
 800178e:	f001 fa87 	bl	8002ca0 <HAL_ADC_ConfigChannel>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8001798:	f000 f952 	bl	8001a40 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800179c:	230c      	movs	r3, #12
 800179e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017a0:	1d3b      	adds	r3, r7, #4
 80017a2:	4619      	mov	r1, r3
 80017a4:	4811      	ldr	r0, [pc, #68]	@ (80017ec <MX_ADC1_Init+0x128>)
 80017a6:	f001 fa7b 	bl	8002ca0 <HAL_ADC_ConfigChannel>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d001      	beq.n	80017b4 <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 80017b0:	f000 f946 	bl	8001a40 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80017b4:	2312      	movs	r3, #18
 80017b6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017b8:	1d3b      	adds	r3, r7, #4
 80017ba:	4619      	mov	r1, r3
 80017bc:	480b      	ldr	r0, [pc, #44]	@ (80017ec <MX_ADC1_Init+0x128>)
 80017be:	f001 fa6f 	bl	8002ca0 <HAL_ADC_ConfigChannel>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d001      	beq.n	80017cc <MX_ADC1_Init+0x108>
  {
    Error_Handler();
 80017c8:	f000 f93a 	bl	8001a40 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80017cc:	2318      	movs	r3, #24
 80017ce:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017d0:	1d3b      	adds	r3, r7, #4
 80017d2:	4619      	mov	r1, r3
 80017d4:	4805      	ldr	r0, [pc, #20]	@ (80017ec <MX_ADC1_Init+0x128>)
 80017d6:	f001 fa63 	bl	8002ca0 <HAL_ADC_ConfigChannel>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d001      	beq.n	80017e4 <MX_ADC1_Init+0x120>
  {
    Error_Handler();
 80017e0:	f000 f92e 	bl	8001a40 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80017e4:	bf00      	nop
 80017e6:	3728      	adds	r7, #40	@ 0x28
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	200001f0 	.word	0x200001f0
 80017f0:	42028000 	.word	0x42028000
 80017f4:	14f00020 	.word	0x14f00020

080017f8 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80017fc:	4b22      	ldr	r3, [pc, #136]	@ (8001888 <MX_LPUART1_UART_Init+0x90>)
 80017fe:	4a23      	ldr	r2, [pc, #140]	@ (800188c <MX_LPUART1_UART_Init+0x94>)
 8001800:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 9600;
 8001802:	4b21      	ldr	r3, [pc, #132]	@ (8001888 <MX_LPUART1_UART_Init+0x90>)
 8001804:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001808:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800180a:	4b1f      	ldr	r3, [pc, #124]	@ (8001888 <MX_LPUART1_UART_Init+0x90>)
 800180c:	2200      	movs	r2, #0
 800180e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001810:	4b1d      	ldr	r3, [pc, #116]	@ (8001888 <MX_LPUART1_UART_Init+0x90>)
 8001812:	2200      	movs	r2, #0
 8001814:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001816:	4b1c      	ldr	r3, [pc, #112]	@ (8001888 <MX_LPUART1_UART_Init+0x90>)
 8001818:	2200      	movs	r2, #0
 800181a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800181c:	4b1a      	ldr	r3, [pc, #104]	@ (8001888 <MX_LPUART1_UART_Init+0x90>)
 800181e:	220c      	movs	r2, #12
 8001820:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001822:	4b19      	ldr	r3, [pc, #100]	@ (8001888 <MX_LPUART1_UART_Init+0x90>)
 8001824:	2200      	movs	r2, #0
 8001826:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001828:	4b17      	ldr	r3, [pc, #92]	@ (8001888 <MX_LPUART1_UART_Init+0x90>)
 800182a:	2200      	movs	r2, #0
 800182c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800182e:	4b16      	ldr	r3, [pc, #88]	@ (8001888 <MX_LPUART1_UART_Init+0x90>)
 8001830:	2200      	movs	r2, #0
 8001832:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001834:	4b14      	ldr	r3, [pc, #80]	@ (8001888 <MX_LPUART1_UART_Init+0x90>)
 8001836:	2200      	movs	r2, #0
 8001838:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800183a:	4b13      	ldr	r3, [pc, #76]	@ (8001888 <MX_LPUART1_UART_Init+0x90>)
 800183c:	2200      	movs	r2, #0
 800183e:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001840:	4811      	ldr	r0, [pc, #68]	@ (8001888 <MX_LPUART1_UART_Init+0x90>)
 8001842:	f004 fc8b 	bl	800615c <HAL_UART_Init>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 800184c:	f000 f8f8 	bl	8001a40 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001850:	2100      	movs	r1, #0
 8001852:	480d      	ldr	r0, [pc, #52]	@ (8001888 <MX_LPUART1_UART_Init+0x90>)
 8001854:	f006 fde3 	bl	800841e <HAL_UARTEx_SetTxFifoThreshold>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d001      	beq.n	8001862 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 800185e:	f000 f8ef 	bl	8001a40 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001862:	2100      	movs	r1, #0
 8001864:	4808      	ldr	r0, [pc, #32]	@ (8001888 <MX_LPUART1_UART_Init+0x90>)
 8001866:	f006 fe18 	bl	800849a <HAL_UARTEx_SetRxFifoThreshold>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001870:	f000 f8e6 	bl	8001a40 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001874:	4804      	ldr	r0, [pc, #16]	@ (8001888 <MX_LPUART1_UART_Init+0x90>)
 8001876:	f006 fd99 	bl	80083ac <HAL_UARTEx_DisableFifoMode>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d001      	beq.n	8001884 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001880:	f000 f8de 	bl	8001a40 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001884:	bf00      	nop
 8001886:	bd80      	pop	{r7, pc}
 8001888:	20000258 	.word	0x20000258
 800188c:	40008000 	.word	0x40008000

08001890 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b086      	sub	sp, #24
 8001894:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_PrivilegeStateTypeDef privilegeState = {0};
 8001896:	463b      	mov	r3, r7
 8001898:	2200      	movs	r2, #0
 800189a:	601a      	str	r2, [r3, #0]
 800189c:	605a      	str	r2, [r3, #4]
 800189e:	609a      	str	r2, [r3, #8]
 80018a0:	60da      	str	r2, [r3, #12]
 80018a2:	611a      	str	r2, [r3, #16]
 80018a4:	615a      	str	r2, [r3, #20]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80018a6:	4b1d      	ldr	r3, [pc, #116]	@ (800191c <MX_RTC_Init+0x8c>)
 80018a8:	4a1d      	ldr	r2, [pc, #116]	@ (8001920 <MX_RTC_Init+0x90>)
 80018aa:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80018ac:	4b1b      	ldr	r3, [pc, #108]	@ (800191c <MX_RTC_Init+0x8c>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80018b2:	4b1a      	ldr	r3, [pc, #104]	@ (800191c <MX_RTC_Init+0x8c>)
 80018b4:	227f      	movs	r2, #127	@ 0x7f
 80018b6:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80018b8:	4b18      	ldr	r3, [pc, #96]	@ (800191c <MX_RTC_Init+0x8c>)
 80018ba:	22ff      	movs	r2, #255	@ 0xff
 80018bc:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80018be:	4b17      	ldr	r3, [pc, #92]	@ (800191c <MX_RTC_Init+0x8c>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80018c4:	4b15      	ldr	r3, [pc, #84]	@ (800191c <MX_RTC_Init+0x8c>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80018ca:	4b14      	ldr	r3, [pc, #80]	@ (800191c <MX_RTC_Init+0x8c>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80018d0:	4b12      	ldr	r3, [pc, #72]	@ (800191c <MX_RTC_Init+0x8c>)
 80018d2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80018d6:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80018d8:	4b10      	ldr	r3, [pc, #64]	@ (800191c <MX_RTC_Init+0x8c>)
 80018da:	2200      	movs	r2, #0
 80018dc:	621a      	str	r2, [r3, #32]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80018de:	480f      	ldr	r0, [pc, #60]	@ (800191c <MX_RTC_Init+0x8c>)
 80018e0:	f004 fa12 	bl	8005d08 <HAL_RTC_Init>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <MX_RTC_Init+0x5e>
  {
    Error_Handler();
 80018ea:	f000 f8a9 	bl	8001a40 <Error_Handler>
  }
  privilegeState.rtcPrivilegeFull = RTC_PRIVILEGE_FULL_NO;
 80018ee:	2300      	movs	r3, #0
 80018f0:	603b      	str	r3, [r7, #0]
  privilegeState.backupRegisterPrivZone = RTC_PRIVILEGE_BKUP_ZONE_NONE;
 80018f2:	2300      	movs	r3, #0
 80018f4:	60fb      	str	r3, [r7, #12]
  privilegeState.backupRegisterStartZone2 = RTC_BKP_DR0;
 80018f6:	2300      	movs	r3, #0
 80018f8:	613b      	str	r3, [r7, #16]
  privilegeState.backupRegisterStartZone3 = RTC_BKP_DR0;
 80018fa:	2300      	movs	r3, #0
 80018fc:	617b      	str	r3, [r7, #20]
  if (HAL_RTCEx_PrivilegeModeSet(&hrtc, &privilegeState) != HAL_OK)
 80018fe:	463b      	mov	r3, r7
 8001900:	4619      	mov	r1, r3
 8001902:	4806      	ldr	r0, [pc, #24]	@ (800191c <MX_RTC_Init+0x8c>)
 8001904:	f004 fbfe 	bl	8006104 <HAL_RTCEx_PrivilegeModeSet>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d001      	beq.n	8001912 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 800190e:	f000 f897 	bl	8001a40 <Error_Handler>

  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001912:	bf00      	nop
 8001914:	3718      	adds	r7, #24
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	200002ec 	.word	0x200002ec
 8001920:	40002800 	.word	0x40002800

08001924 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b08a      	sub	sp, #40	@ 0x28
 8001928:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800192a:	f107 0314 	add.w	r3, r7, #20
 800192e:	2200      	movs	r2, #0
 8001930:	601a      	str	r2, [r3, #0]
 8001932:	605a      	str	r2, [r3, #4]
 8001934:	609a      	str	r2, [r3, #8]
 8001936:	60da      	str	r2, [r3, #12]
 8001938:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800193a:	4b3d      	ldr	r3, [pc, #244]	@ (8001a30 <MX_GPIO_Init+0x10c>)
 800193c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800193e:	4a3c      	ldr	r2, [pc, #240]	@ (8001a30 <MX_GPIO_Init+0x10c>)
 8001940:	f043 0304 	orr.w	r3, r3, #4
 8001944:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001946:	4b3a      	ldr	r3, [pc, #232]	@ (8001a30 <MX_GPIO_Init+0x10c>)
 8001948:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800194a:	f003 0304 	and.w	r3, r3, #4
 800194e:	613b      	str	r3, [r7, #16]
 8001950:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001952:	4b37      	ldr	r3, [pc, #220]	@ (8001a30 <MX_GPIO_Init+0x10c>)
 8001954:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001956:	4a36      	ldr	r2, [pc, #216]	@ (8001a30 <MX_GPIO_Init+0x10c>)
 8001958:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800195c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800195e:	4b34      	ldr	r3, [pc, #208]	@ (8001a30 <MX_GPIO_Init+0x10c>)
 8001960:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001962:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001966:	60fb      	str	r3, [r7, #12]
 8001968:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800196a:	4b31      	ldr	r3, [pc, #196]	@ (8001a30 <MX_GPIO_Init+0x10c>)
 800196c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800196e:	4a30      	ldr	r2, [pc, #192]	@ (8001a30 <MX_GPIO_Init+0x10c>)
 8001970:	f043 0301 	orr.w	r3, r3, #1
 8001974:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001976:	4b2e      	ldr	r3, [pc, #184]	@ (8001a30 <MX_GPIO_Init+0x10c>)
 8001978:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800197a:	f003 0301 	and.w	r3, r3, #1
 800197e:	60bb      	str	r3, [r7, #8]
 8001980:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001982:	4b2b      	ldr	r3, [pc, #172]	@ (8001a30 <MX_GPIO_Init+0x10c>)
 8001984:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001986:	4a2a      	ldr	r2, [pc, #168]	@ (8001a30 <MX_GPIO_Init+0x10c>)
 8001988:	f043 0302 	orr.w	r3, r3, #2
 800198c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800198e:	4b28      	ldr	r3, [pc, #160]	@ (8001a30 <MX_GPIO_Init+0x10c>)
 8001990:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001992:	f003 0302 	and.w	r3, r3, #2
 8001996:	607b      	str	r3, [r7, #4]
 8001998:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800199a:	2200      	movs	r2, #0
 800199c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80019a0:	4824      	ldr	r0, [pc, #144]	@ (8001a34 <MX_GPIO_Init+0x110>)
 80019a2:	f002 fbab 	bl	80040fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80019a6:	2200      	movs	r2, #0
 80019a8:	2110      	movs	r1, #16
 80019aa:	4823      	ldr	r0, [pc, #140]	@ (8001a38 <MX_GPIO_Init+0x114>)
 80019ac:	f002 fba6 	bl	80040fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80019b0:	2200      	movs	r2, #0
 80019b2:	2101      	movs	r1, #1
 80019b4:	4821      	ldr	r0, [pc, #132]	@ (8001a3c <MX_GPIO_Init+0x118>)
 80019b6:	f002 fba1 	bl	80040fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80019ba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019c0:	2301      	movs	r3, #1
 80019c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c4:	2300      	movs	r3, #0
 80019c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019c8:	2300      	movs	r3, #0
 80019ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019cc:	f107 0314 	add.w	r3, r7, #20
 80019d0:	4619      	mov	r1, r3
 80019d2:	4818      	ldr	r0, [pc, #96]	@ (8001a34 <MX_GPIO_Init+0x110>)
 80019d4:	f002 fa12 	bl	8003dfc <HAL_GPIO_Init>

  /*Configure GPIO pin : Bat23_Pin */
  GPIO_InitStruct.Pin = Bat23_Pin;
 80019d8:	2302      	movs	r3, #2
 80019da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019dc:	2300      	movs	r3, #0
 80019de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e0:	2300      	movs	r3, #0
 80019e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Bat23_GPIO_Port, &GPIO_InitStruct);
 80019e4:	f107 0314 	add.w	r3, r7, #20
 80019e8:	4619      	mov	r1, r3
 80019ea:	4813      	ldr	r0, [pc, #76]	@ (8001a38 <MX_GPIO_Init+0x114>)
 80019ec:	f002 fa06 	bl	8003dfc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80019f0:	2310      	movs	r3, #16
 80019f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f4:	2301      	movs	r3, #1
 80019f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f8:	2300      	movs	r3, #0
 80019fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019fc:	2300      	movs	r3, #0
 80019fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a00:	f107 0314 	add.w	r3, r7, #20
 8001a04:	4619      	mov	r1, r3
 8001a06:	480c      	ldr	r0, [pc, #48]	@ (8001a38 <MX_GPIO_Init+0x114>)
 8001a08:	f002 f9f8 	bl	8003dfc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a10:	2301      	movs	r3, #1
 8001a12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a14:	2300      	movs	r3, #0
 8001a16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a1c:	f107 0314 	add.w	r3, r7, #20
 8001a20:	4619      	mov	r1, r3
 8001a22:	4806      	ldr	r0, [pc, #24]	@ (8001a3c <MX_GPIO_Init+0x118>)
 8001a24:	f002 f9ea 	bl	8003dfc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001a28:	bf00      	nop
 8001a2a:	3728      	adds	r7, #40	@ 0x28
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	40021000 	.word	0x40021000
 8001a34:	42020800 	.word	0x42020800
 8001a38:	42020000 	.word	0x42020000
 8001a3c:	42020400 	.word	0x42020400

08001a40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a44:	b672      	cpsid	i
}
 8001a46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a48:	bf00      	nop
 8001a4a:	e7fd      	b.n	8001a48 <Error_Handler+0x8>

08001a4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a52:	4b0f      	ldr	r3, [pc, #60]	@ (8001a90 <HAL_MspInit+0x44>)
 8001a54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a56:	4a0e      	ldr	r2, [pc, #56]	@ (8001a90 <HAL_MspInit+0x44>)
 8001a58:	f043 0301 	orr.w	r3, r3, #1
 8001a5c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a5e:	4b0c      	ldr	r3, [pc, #48]	@ (8001a90 <HAL_MspInit+0x44>)
 8001a60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a62:	f003 0301 	and.w	r3, r3, #1
 8001a66:	607b      	str	r3, [r7, #4]
 8001a68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a6a:	4b09      	ldr	r3, [pc, #36]	@ (8001a90 <HAL_MspInit+0x44>)
 8001a6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a6e:	4a08      	ldr	r2, [pc, #32]	@ (8001a90 <HAL_MspInit+0x44>)
 8001a70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a74:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a76:	4b06      	ldr	r3, [pc, #24]	@ (8001a90 <HAL_MspInit+0x44>)
 8001a78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a7e:	603b      	str	r3, [r7, #0]
 8001a80:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

    /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001a82:	f002 fc41 	bl	8004308 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a86:	bf00      	nop
 8001a88:	3708      	adds	r7, #8
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	40021000 	.word	0x40021000

08001a94 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b0ae      	sub	sp, #184	@ 0xb8
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a9c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	601a      	str	r2, [r3, #0]
 8001aa4:	605a      	str	r2, [r3, #4]
 8001aa6:	609a      	str	r2, [r3, #8]
 8001aa8:	60da      	str	r2, [r3, #12]
 8001aaa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001aac:	f107 0310 	add.w	r3, r7, #16
 8001ab0:	2294      	movs	r2, #148	@ 0x94
 8001ab2:	2100      	movs	r1, #0
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f007 fd6e 	bl	8009596 <memset>
  if(hadc->Instance==ADC1)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4a27      	ldr	r2, [pc, #156]	@ (8001b5c <HAL_ADC_MspInit+0xc8>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d146      	bne.n	8001b52 <HAL_ADC_MspInit+0xbe>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001ac4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001ac8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001aca:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001ace:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSAI1SOURCE_MSI;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8001ada:	2310      	movs	r3, #16
 8001adc:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001ade:	2307      	movs	r3, #7
 8001ae0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001ae2:	2302      	movs	r3, #2
 8001ae4:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001ae6:	2302      	movs	r3, #2
 8001ae8:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001aea:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001aee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001af0:	f107 0310 	add.w	r3, r7, #16
 8001af4:	4618      	mov	r0, r3
 8001af6:	f003 fbf1 	bl	80052dc <HAL_RCCEx_PeriphCLKConfig>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d001      	beq.n	8001b04 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8001b00:	f7ff ff9e 	bl	8001a40 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001b04:	4b16      	ldr	r3, [pc, #88]	@ (8001b60 <HAL_ADC_MspInit+0xcc>)
 8001b06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b08:	4a15      	ldr	r2, [pc, #84]	@ (8001b60 <HAL_ADC_MspInit+0xcc>)
 8001b0a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001b0e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b10:	4b13      	ldr	r3, [pc, #76]	@ (8001b60 <HAL_ADC_MspInit+0xcc>)
 8001b12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b14:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b18:	60fb      	str	r3, [r7, #12]
 8001b1a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b1c:	4b10      	ldr	r3, [pc, #64]	@ (8001b60 <HAL_ADC_MspInit+0xcc>)
 8001b1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b20:	4a0f      	ldr	r2, [pc, #60]	@ (8001b60 <HAL_ADC_MspInit+0xcc>)
 8001b22:	f043 0301 	orr.w	r3, r3, #1
 8001b26:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b28:	4b0d      	ldr	r3, [pc, #52]	@ (8001b60 <HAL_ADC_MspInit+0xcc>)
 8001b2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b2c:	f003 0301 	and.w	r3, r3, #1
 8001b30:	60bb      	str	r3, [r7, #8]
 8001b32:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001b34:	2301      	movs	r3, #1
 8001b36:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b3a:	2303      	movs	r3, #3
 8001b3c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b40:	2300      	movs	r3, #0
 8001b42:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b46:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	4805      	ldr	r0, [pc, #20]	@ (8001b64 <HAL_ADC_MspInit+0xd0>)
 8001b4e:	f002 f955 	bl	8003dfc <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001b52:	bf00      	nop
 8001b54:	37b8      	adds	r7, #184	@ 0xb8
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	42028000 	.word	0x42028000
 8001b60:	40021000 	.word	0x40021000
 8001b64:	42020000 	.word	0x42020000

08001b68 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b0ae      	sub	sp, #184	@ 0xb8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b70:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001b74:	2200      	movs	r2, #0
 8001b76:	601a      	str	r2, [r3, #0]
 8001b78:	605a      	str	r2, [r3, #4]
 8001b7a:	609a      	str	r2, [r3, #8]
 8001b7c:	60da      	str	r2, [r3, #12]
 8001b7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b80:	f107 0310 	add.w	r3, r7, #16
 8001b84:	2294      	movs	r2, #148	@ 0x94
 8001b86:	2100      	movs	r1, #0
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f007 fd04 	bl	8009596 <memset>
  if(huart->Instance==LPUART1)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a25      	ldr	r2, [pc, #148]	@ (8001c28 <HAL_UART_MspInit+0xc0>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d143      	bne.n	8001c20 <HAL_UART_MspInit+0xb8>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001b98:	2320      	movs	r3, #32
 8001b9a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ba0:	f107 0310 	add.w	r3, r7, #16
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f003 fb99 	bl	80052dc <HAL_RCCEx_PeriphCLKConfig>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d001      	beq.n	8001bb4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001bb0:	f7ff ff46 	bl	8001a40 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001bb4:	4b1d      	ldr	r3, [pc, #116]	@ (8001c2c <HAL_UART_MspInit+0xc4>)
 8001bb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bb8:	4a1c      	ldr	r2, [pc, #112]	@ (8001c2c <HAL_UART_MspInit+0xc4>)
 8001bba:	f043 0301 	orr.w	r3, r3, #1
 8001bbe:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001bc0:	4b1a      	ldr	r3, [pc, #104]	@ (8001c2c <HAL_UART_MspInit+0xc4>)
 8001bc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bc4:	f003 0301 	and.w	r3, r3, #1
 8001bc8:	60fb      	str	r3, [r7, #12]
 8001bca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bcc:	4b17      	ldr	r3, [pc, #92]	@ (8001c2c <HAL_UART_MspInit+0xc4>)
 8001bce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bd0:	4a16      	ldr	r2, [pc, #88]	@ (8001c2c <HAL_UART_MspInit+0xc4>)
 8001bd2:	f043 0302 	orr.w	r3, r3, #2
 8001bd6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bd8:	4b14      	ldr	r3, [pc, #80]	@ (8001c2c <HAL_UART_MspInit+0xc4>)
 8001bda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bdc:	f003 0302 	and.w	r3, r3, #2
 8001be0:	60bb      	str	r3, [r7, #8]
 8001be2:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PB10     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001be4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001be8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bec:	2302      	movs	r3, #2
 8001bee:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001bfe:	2308      	movs	r3, #8
 8001c00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c04:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001c08:	4619      	mov	r1, r3
 8001c0a:	4809      	ldr	r0, [pc, #36]	@ (8001c30 <HAL_UART_MspInit+0xc8>)
 8001c0c:	f002 f8f6 	bl	8003dfc <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8001c10:	2200      	movs	r2, #0
 8001c12:	2100      	movs	r1, #0
 8001c14:	2042      	movs	r0, #66	@ 0x42
 8001c16:	f002 f802 	bl	8003c1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8001c1a:	2042      	movs	r0, #66	@ 0x42
 8001c1c:	f002 f819 	bl	8003c52 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8001c20:	bf00      	nop
 8001c22:	37b8      	adds	r7, #184	@ 0xb8
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	40008000 	.word	0x40008000
 8001c2c:	40021000 	.word	0x40021000
 8001c30:	42020400 	.word	0x42020400

08001c34 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b0a8      	sub	sp, #160	@ 0xa0
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c3c:	f107 030c 	add.w	r3, r7, #12
 8001c40:	2294      	movs	r2, #148	@ 0x94
 8001c42:	2100      	movs	r1, #0
 8001c44:	4618      	mov	r0, r3
 8001c46:	f007 fca6 	bl	8009596 <memset>
  if(hrtc->Instance==RTC)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a1a      	ldr	r2, [pc, #104]	@ (8001cb8 <HAL_RTC_MspInit+0x84>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d12c      	bne.n	8001cae <HAL_RTC_MspInit+0x7a>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001c54:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001c58:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001c5a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c5e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c62:	f107 030c 	add.w	r3, r7, #12
 8001c66:	4618      	mov	r0, r3
 8001c68:	f003 fb38 	bl	80052dc <HAL_RCCEx_PeriphCLKConfig>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d001      	beq.n	8001c76 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001c72:	f7ff fee5 	bl	8001a40 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001c76:	4b11      	ldr	r3, [pc, #68]	@ (8001cbc <HAL_RTC_MspInit+0x88>)
 8001c78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c7c:	4a0f      	ldr	r2, [pc, #60]	@ (8001cbc <HAL_RTC_MspInit+0x88>)
 8001c7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001c82:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001c86:	4b0d      	ldr	r3, [pc, #52]	@ (8001cbc <HAL_RTC_MspInit+0x88>)
 8001c88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c8a:	4a0c      	ldr	r2, [pc, #48]	@ (8001cbc <HAL_RTC_MspInit+0x88>)
 8001c8c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c90:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c92:	4b0a      	ldr	r3, [pc, #40]	@ (8001cbc <HAL_RTC_MspInit+0x88>)
 8001c94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c9a:	60bb      	str	r3, [r7, #8]
 8001c9c:	68bb      	ldr	r3, [r7, #8]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	2100      	movs	r1, #0
 8001ca2:	2002      	movs	r0, #2
 8001ca4:	f001 ffbb 	bl	8003c1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8001ca8:	2002      	movs	r0, #2
 8001caa:	f001 ffd2 	bl	8003c52 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001cae:	bf00      	nop
 8001cb0:	37a0      	adds	r7, #160	@ 0xa0
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	40002800 	.word	0x40002800
 8001cbc:	40021000 	.word	0x40021000

08001cc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cc4:	bf00      	nop
 8001cc6:	e7fd      	b.n	8001cc4 <NMI_Handler+0x4>

08001cc8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ccc:	bf00      	nop
 8001cce:	e7fd      	b.n	8001ccc <HardFault_Handler+0x4>

08001cd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cd4:	bf00      	nop
 8001cd6:	e7fd      	b.n	8001cd4 <MemManage_Handler+0x4>

08001cd8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cdc:	bf00      	nop
 8001cde:	e7fd      	b.n	8001cdc <BusFault_Handler+0x4>

08001ce0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ce4:	bf00      	nop
 8001ce6:	e7fd      	b.n	8001ce4 <UsageFault_Handler+0x4>

08001ce8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cec:	bf00      	nop
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf4:	4770      	bx	lr

08001cf6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cf6:	b480      	push	{r7}
 8001cf8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cfa:	bf00      	nop
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr

08001d04 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d08:	bf00      	nop
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr

08001d12 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d12:	b580      	push	{r7, lr}
 8001d14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d16:	f000 fa1b 	bl	8002150 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d1a:	bf00      	nop
 8001d1c:	bd80      	pop	{r7, pc}
	...

08001d20 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC non-secure interrupts through EXTI line 17.
  */
void RTC_IRQHandler(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8001d24:	4802      	ldr	r0, [pc, #8]	@ (8001d30 <RTC_IRQHandler+0x10>)
 8001d26:	f004 f9d3 	bl	80060d0 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8001d2a:	bf00      	nop
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	200002ec 	.word	0x200002ec

08001d34 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt / LPUART1 wake-up interrupt through EXTI line 31.
  */
void LPUART1_IRQHandler(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8001d38:	4802      	ldr	r0, [pc, #8]	@ (8001d44 <LPUART1_IRQHandler+0x10>)
 8001d3a:	f004 fc07 	bl	800654c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8001d3e:	bf00      	nop
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	20000258 	.word	0x20000258

08001d48 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  return 1;
 8001d4c:	2301      	movs	r3, #1
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr

08001d58 <_kill>:

int _kill(int pid, int sig)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
 8001d60:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d62:	f007 fc93 	bl	800968c <__errno>
 8001d66:	4603      	mov	r3, r0
 8001d68:	2216      	movs	r2, #22
 8001d6a:	601a      	str	r2, [r3, #0]
  return -1;
 8001d6c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	3708      	adds	r7, #8
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}

08001d78 <_exit>:

void _exit (int status)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d80:	f04f 31ff 	mov.w	r1, #4294967295
 8001d84:	6878      	ldr	r0, [r7, #4]
 8001d86:	f7ff ffe7 	bl	8001d58 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d8a:	bf00      	nop
 8001d8c:	e7fd      	b.n	8001d8a <_exit+0x12>

08001d8e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d8e:	b580      	push	{r7, lr}
 8001d90:	b086      	sub	sp, #24
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	60f8      	str	r0, [r7, #12]
 8001d96:	60b9      	str	r1, [r7, #8]
 8001d98:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	617b      	str	r3, [r7, #20]
 8001d9e:	e00a      	b.n	8001db6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001da0:	f3af 8000 	nop.w
 8001da4:	4601      	mov	r1, r0
 8001da6:	68bb      	ldr	r3, [r7, #8]
 8001da8:	1c5a      	adds	r2, r3, #1
 8001daa:	60ba      	str	r2, [r7, #8]
 8001dac:	b2ca      	uxtb	r2, r1
 8001dae:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	3301      	adds	r3, #1
 8001db4:	617b      	str	r3, [r7, #20]
 8001db6:	697a      	ldr	r2, [r7, #20]
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	dbf0      	blt.n	8001da0 <_read+0x12>
  }

  return len;
 8001dbe:	687b      	ldr	r3, [r7, #4]
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3718      	adds	r7, #24
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}

08001dc8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b086      	sub	sp, #24
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	60f8      	str	r0, [r7, #12]
 8001dd0:	60b9      	str	r1, [r7, #8]
 8001dd2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	617b      	str	r3, [r7, #20]
 8001dd8:	e009      	b.n	8001dee <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001dda:	68bb      	ldr	r3, [r7, #8]
 8001ddc:	1c5a      	adds	r2, r3, #1
 8001dde:	60ba      	str	r2, [r7, #8]
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	4618      	mov	r0, r3
 8001de4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	3301      	adds	r3, #1
 8001dec:	617b      	str	r3, [r7, #20]
 8001dee:	697a      	ldr	r2, [r7, #20]
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	429a      	cmp	r2, r3
 8001df4:	dbf1      	blt.n	8001dda <_write+0x12>
  }
  return len;
 8001df6:	687b      	ldr	r3, [r7, #4]
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	3718      	adds	r7, #24
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}

08001e00 <_close>:

int _close(int file)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b083      	sub	sp, #12
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e08:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr

08001e18 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
 8001e20:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e28:	605a      	str	r2, [r3, #4]
  return 0;
 8001e2a:	2300      	movs	r3, #0
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	370c      	adds	r7, #12
 8001e30:	46bd      	mov	sp, r7
 8001e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e36:	4770      	bx	lr

08001e38 <_isatty>:

int _isatty(int file)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b083      	sub	sp, #12
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e40:	2301      	movs	r3, #1
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	370c      	adds	r7, #12
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr

08001e4e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e4e:	b480      	push	{r7}
 8001e50:	b085      	sub	sp, #20
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	60f8      	str	r0, [r7, #12]
 8001e56:	60b9      	str	r1, [r7, #8]
 8001e58:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e5a:	2300      	movs	r3, #0
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	3714      	adds	r7, #20
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr

08001e68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b086      	sub	sp, #24
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e70:	4a14      	ldr	r2, [pc, #80]	@ (8001ec4 <_sbrk+0x5c>)
 8001e72:	4b15      	ldr	r3, [pc, #84]	@ (8001ec8 <_sbrk+0x60>)
 8001e74:	1ad3      	subs	r3, r2, r3
 8001e76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e7c:	4b13      	ldr	r3, [pc, #76]	@ (8001ecc <_sbrk+0x64>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d102      	bne.n	8001e8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e84:	4b11      	ldr	r3, [pc, #68]	@ (8001ecc <_sbrk+0x64>)
 8001e86:	4a12      	ldr	r2, [pc, #72]	@ (8001ed0 <_sbrk+0x68>)
 8001e88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e8a:	4b10      	ldr	r3, [pc, #64]	@ (8001ecc <_sbrk+0x64>)
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	4413      	add	r3, r2
 8001e92:	693a      	ldr	r2, [r7, #16]
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d207      	bcs.n	8001ea8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e98:	f007 fbf8 	bl	800968c <__errno>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	220c      	movs	r2, #12
 8001ea0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ea2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ea6:	e009      	b.n	8001ebc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ea8:	4b08      	ldr	r3, [pc, #32]	@ (8001ecc <_sbrk+0x64>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001eae:	4b07      	ldr	r3, [pc, #28]	@ (8001ecc <_sbrk+0x64>)
 8001eb0:	681a      	ldr	r2, [r3, #0]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4413      	add	r3, r2
 8001eb6:	4a05      	ldr	r2, [pc, #20]	@ (8001ecc <_sbrk+0x64>)
 8001eb8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001eba:	68fb      	ldr	r3, [r7, #12]
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	3718      	adds	r7, #24
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	20030000 	.word	0x20030000
 8001ec8:	00000400 	.word	0x00000400
 8001ecc:	200003a4 	.word	0x200003a4
 8001ed0:	200004f8 	.word	0x200004f8

08001ed4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001ed8:	4b06      	ldr	r3, [pc, #24]	@ (8001ef4 <SystemInit+0x20>)
 8001eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ede:	4a05      	ldr	r2, [pc, #20]	@ (8001ef4 <SystemInit+0x20>)
 8001ee0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ee4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001ee8:	bf00      	nop
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr
 8001ef2:	bf00      	nop
 8001ef4:	e000ed00 	.word	0xe000ed00

08001ef8 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b087      	sub	sp, #28
 8001efc:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 8001efe:	4b4f      	ldr	r3, [pc, #316]	@ (800203c <SystemCoreClockUpdate+0x144>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f003 0308 	and.w	r3, r3, #8
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d107      	bne.n	8001f1a <SystemCoreClockUpdate+0x22>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 8001f0a:	4b4c      	ldr	r3, [pc, #304]	@ (800203c <SystemCoreClockUpdate+0x144>)
 8001f0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f10:	0a1b      	lsrs	r3, r3, #8
 8001f12:	f003 030f 	and.w	r3, r3, #15
 8001f16:	617b      	str	r3, [r7, #20]
 8001f18:	e005      	b.n	8001f26 <SystemCoreClockUpdate+0x2e>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 8001f1a:	4b48      	ldr	r3, [pc, #288]	@ (800203c <SystemCoreClockUpdate+0x144>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	091b      	lsrs	r3, r3, #4
 8001f20:	f003 030f 	and.w	r3, r3, #15
 8001f24:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 8001f26:	4a46      	ldr	r2, [pc, #280]	@ (8002040 <SystemCoreClockUpdate+0x148>)
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f2e:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f30:	4b42      	ldr	r3, [pc, #264]	@ (800203c <SystemCoreClockUpdate+0x144>)
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	f003 030c 	and.w	r3, r3, #12
 8001f38:	2b0c      	cmp	r3, #12
 8001f3a:	d866      	bhi.n	800200a <SystemCoreClockUpdate+0x112>
 8001f3c:	a201      	add	r2, pc, #4	@ (adr r2, 8001f44 <SystemCoreClockUpdate+0x4c>)
 8001f3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f42:	bf00      	nop
 8001f44:	08001f79 	.word	0x08001f79
 8001f48:	0800200b 	.word	0x0800200b
 8001f4c:	0800200b 	.word	0x0800200b
 8001f50:	0800200b 	.word	0x0800200b
 8001f54:	08001f81 	.word	0x08001f81
 8001f58:	0800200b 	.word	0x0800200b
 8001f5c:	0800200b 	.word	0x0800200b
 8001f60:	0800200b 	.word	0x0800200b
 8001f64:	08001f89 	.word	0x08001f89
 8001f68:	0800200b 	.word	0x0800200b
 8001f6c:	0800200b 	.word	0x0800200b
 8001f70:	0800200b 	.word	0x0800200b
 8001f74:	08001f91 	.word	0x08001f91
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 8001f78:	4a32      	ldr	r2, [pc, #200]	@ (8002044 <SystemCoreClockUpdate+0x14c>)
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	6013      	str	r3, [r2, #0]
      break;
 8001f7e:	e048      	b.n	8002012 <SystemCoreClockUpdate+0x11a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8001f80:	4b30      	ldr	r3, [pc, #192]	@ (8002044 <SystemCoreClockUpdate+0x14c>)
 8001f82:	4a31      	ldr	r2, [pc, #196]	@ (8002048 <SystemCoreClockUpdate+0x150>)
 8001f84:	601a      	str	r2, [r3, #0]
      break;
 8001f86:	e044      	b.n	8002012 <SystemCoreClockUpdate+0x11a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8001f88:	4b2e      	ldr	r3, [pc, #184]	@ (8002044 <SystemCoreClockUpdate+0x14c>)
 8001f8a:	4a2f      	ldr	r2, [pc, #188]	@ (8002048 <SystemCoreClockUpdate+0x150>)
 8001f8c:	601a      	str	r2, [r3, #0]
      break;
 8001f8e:	e040      	b.n	8002012 <SystemCoreClockUpdate+0x11a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001f90:	4b2a      	ldr	r3, [pc, #168]	@ (800203c <SystemCoreClockUpdate+0x144>)
 8001f92:	68db      	ldr	r3, [r3, #12]
 8001f94:	f003 0303 	and.w	r3, r3, #3
 8001f98:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 8001f9a:	4b28      	ldr	r3, [pc, #160]	@ (800203c <SystemCoreClockUpdate+0x144>)
 8001f9c:	68db      	ldr	r3, [r3, #12]
 8001f9e:	091b      	lsrs	r3, r3, #4
 8001fa0:	f003 030f 	and.w	r3, r3, #15
 8001fa4:	3301      	adds	r3, #1
 8001fa6:	60bb      	str	r3, [r7, #8]

      switch (pllsource)
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	2b02      	cmp	r3, #2
 8001fac:	d003      	beq.n	8001fb6 <SystemCoreClockUpdate+0xbe>
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	2b03      	cmp	r3, #3
 8001fb2:	d006      	beq.n	8001fc2 <SystemCoreClockUpdate+0xca>
 8001fb4:	e00b      	b.n	8001fce <SystemCoreClockUpdate+0xd6>
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 8001fb6:	4a24      	ldr	r2, [pc, #144]	@ (8002048 <SystemCoreClockUpdate+0x150>)
 8001fb8:	68bb      	ldr	r3, [r7, #8]
 8001fba:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fbe:	613b      	str	r3, [r7, #16]
          break;
 8001fc0:	e00b      	b.n	8001fda <SystemCoreClockUpdate+0xe2>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 8001fc2:	4a21      	ldr	r2, [pc, #132]	@ (8002048 <SystemCoreClockUpdate+0x150>)
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fca:	613b      	str	r3, [r7, #16]
          break;
 8001fcc:	e005      	b.n	8001fda <SystemCoreClockUpdate+0xe2>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 8001fce:	697a      	ldr	r2, [r7, #20]
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fd6:	613b      	str	r3, [r7, #16]
          break;
 8001fd8:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 8001fda:	4b18      	ldr	r3, [pc, #96]	@ (800203c <SystemCoreClockUpdate+0x144>)
 8001fdc:	68db      	ldr	r3, [r3, #12]
 8001fde:	0a1b      	lsrs	r3, r3, #8
 8001fe0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	fb02 f303 	mul.w	r3, r2, r3
 8001fea:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 8001fec:	4b13      	ldr	r3, [pc, #76]	@ (800203c <SystemCoreClockUpdate+0x144>)
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	0e5b      	lsrs	r3, r3, #25
 8001ff2:	f003 0303 	and.w	r3, r3, #3
 8001ff6:	3301      	adds	r3, #1
 8001ff8:	005b      	lsls	r3, r3, #1
 8001ffa:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllr;
 8001ffc:	693a      	ldr	r2, [r7, #16]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	fbb2 f3f3 	udiv	r3, r2, r3
 8002004:	4a0f      	ldr	r2, [pc, #60]	@ (8002044 <SystemCoreClockUpdate+0x14c>)
 8002006:	6013      	str	r3, [r2, #0]
      break;
 8002008:	e003      	b.n	8002012 <SystemCoreClockUpdate+0x11a>

    default:
      SystemCoreClock = msirange;
 800200a:	4a0e      	ldr	r2, [pc, #56]	@ (8002044 <SystemCoreClockUpdate+0x14c>)
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	6013      	str	r3, [r2, #0]
      break;
 8002010:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 8002012:	4b0a      	ldr	r3, [pc, #40]	@ (800203c <SystemCoreClockUpdate+0x144>)
 8002014:	689b      	ldr	r3, [r3, #8]
 8002016:	091b      	lsrs	r3, r3, #4
 8002018:	f003 030f 	and.w	r3, r3, #15
 800201c:	4a0b      	ldr	r2, [pc, #44]	@ (800204c <SystemCoreClockUpdate+0x154>)
 800201e:	5cd3      	ldrb	r3, [r2, r3]
 8002020:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8002022:	4b08      	ldr	r3, [pc, #32]	@ (8002044 <SystemCoreClockUpdate+0x14c>)
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	fa22 f303 	lsr.w	r3, r2, r3
 800202c:	4a05      	ldr	r2, [pc, #20]	@ (8002044 <SystemCoreClockUpdate+0x14c>)
 800202e:	6013      	str	r3, [r2, #0]
}
 8002030:	bf00      	nop
 8002032:	371c      	adds	r7, #28
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr
 800203c:	40021000 	.word	0x40021000
 8002040:	0800d6d4 	.word	0x0800d6d4
 8002044:	20000000 	.word	0x20000000
 8002048:	00f42400 	.word	0x00f42400
 800204c:	0800d6bc 	.word	0x0800d6bc

08002050 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8002050:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002088 <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002054:	f7ff ff3e 	bl	8001ed4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002058:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800205a:	e003      	b.n	8002064 <LoopCopyDataInit>

0800205c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800205c:	4b0b      	ldr	r3, [pc, #44]	@ (800208c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800205e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002060:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002062:	3104      	adds	r1, #4

08002064 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002064:	480a      	ldr	r0, [pc, #40]	@ (8002090 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002066:	4b0b      	ldr	r3, [pc, #44]	@ (8002094 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002068:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800206a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800206c:	d3f6      	bcc.n	800205c <CopyDataInit>
	ldr	r2, =_sbss
 800206e:	4a0a      	ldr	r2, [pc, #40]	@ (8002098 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002070:	e002      	b.n	8002078 <LoopFillZerobss>

08002072 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002072:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002074:	f842 3b04 	str.w	r3, [r2], #4

08002078 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002078:	4b08      	ldr	r3, [pc, #32]	@ (800209c <LoopForever+0x16>)
	cmp	r2, r3
 800207a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800207c:	d3f9      	bcc.n	8002072 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800207e:	f007 fb0b 	bl	8009698 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002082:	f7ff f9f5 	bl	8001470 <main>

08002086 <LoopForever>:

LoopForever:
    b LoopForever
 8002086:	e7fe      	b.n	8002086 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8002088:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 800208c:	0800db8c 	.word	0x0800db8c
	ldr	r0, =_sdata
 8002090:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002094:	200001d4 	.word	0x200001d4
	ldr	r2, =_sbss
 8002098:	200001d4 	.word	0x200001d4
	ldr	r3, = _ebss
 800209c:	200004f8 	.word	0x200004f8

080020a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80020a0:	e7fe      	b.n	80020a0 <ADC1_2_IRQHandler>

080020a2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020a2:	b580      	push	{r7, lr}
 80020a4:	b082      	sub	sp, #8
 80020a6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80020a8:	2300      	movs	r3, #0
 80020aa:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 80020ac:	2004      	movs	r0, #4
 80020ae:	f001 fdab 	bl	8003c08 <HAL_NVIC_SetPriorityGrouping>

  /* Insure time base clock coherency */
  SystemCoreClockUpdate();
 80020b2:	f7ff ff21 	bl	8001ef8 <SystemCoreClockUpdate>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80020b6:	2007      	movs	r0, #7
 80020b8:	f000 f80e 	bl	80020d8 <HAL_InitTick>
 80020bc:	4603      	mov	r3, r0
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d002      	beq.n	80020c8 <HAL_Init+0x26>
  {
    status = HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
 80020c4:	71fb      	strb	r3, [r7, #7]
 80020c6:	e001      	b.n	80020cc <HAL_Init+0x2a>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80020c8:	f7ff fcc0 	bl	8001a4c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80020cc:	79fb      	ldrb	r3, [r7, #7]
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	3708      	adds	r7, #8
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
	...

080020d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b084      	sub	sp, #16
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80020e0:	2300      	movs	r3, #0
 80020e2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80020e4:	4b17      	ldr	r3, [pc, #92]	@ (8002144 <HAL_InitTick+0x6c>)
 80020e6:	781b      	ldrb	r3, [r3, #0]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d023      	beq.n	8002134 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80020ec:	4b16      	ldr	r3, [pc, #88]	@ (8002148 <HAL_InitTick+0x70>)
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	4b14      	ldr	r3, [pc, #80]	@ (8002144 <HAL_InitTick+0x6c>)
 80020f2:	781b      	ldrb	r3, [r3, #0]
 80020f4:	4619      	mov	r1, r3
 80020f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80020fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002102:	4618      	mov	r0, r3
 8002104:	f001 fdb3 	bl	8003c6e <HAL_SYSTICK_Config>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d10f      	bne.n	800212e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2b07      	cmp	r3, #7
 8002112:	d809      	bhi.n	8002128 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002114:	2200      	movs	r2, #0
 8002116:	6879      	ldr	r1, [r7, #4]
 8002118:	f04f 30ff 	mov.w	r0, #4294967295
 800211c:	f001 fd7f 	bl	8003c1e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002120:	4a0a      	ldr	r2, [pc, #40]	@ (800214c <HAL_InitTick+0x74>)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6013      	str	r3, [r2, #0]
 8002126:	e007      	b.n	8002138 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002128:	2301      	movs	r3, #1
 800212a:	73fb      	strb	r3, [r7, #15]
 800212c:	e004      	b.n	8002138 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800212e:	2301      	movs	r3, #1
 8002130:	73fb      	strb	r3, [r7, #15]
 8002132:	e001      	b.n	8002138 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002134:	2301      	movs	r3, #1
 8002136:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002138:	7bfb      	ldrb	r3, [r7, #15]
}
 800213a:	4618      	mov	r0, r3
 800213c:	3710      	adds	r7, #16
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	20000008 	.word	0x20000008
 8002148:	20000000 	.word	0x20000000
 800214c:	20000004 	.word	0x20000004

08002150 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002154:	4b06      	ldr	r3, [pc, #24]	@ (8002170 <HAL_IncTick+0x20>)
 8002156:	781b      	ldrb	r3, [r3, #0]
 8002158:	461a      	mov	r2, r3
 800215a:	4b06      	ldr	r3, [pc, #24]	@ (8002174 <HAL_IncTick+0x24>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4413      	add	r3, r2
 8002160:	4a04      	ldr	r2, [pc, #16]	@ (8002174 <HAL_IncTick+0x24>)
 8002162:	6013      	str	r3, [r2, #0]
}
 8002164:	bf00      	nop
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr
 800216e:	bf00      	nop
 8002170:	20000008 	.word	0x20000008
 8002174:	200003a8 	.word	0x200003a8

08002178 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0
  return uwTick;
 800217c:	4b03      	ldr	r3, [pc, #12]	@ (800218c <HAL_GetTick+0x14>)
 800217e:	681b      	ldr	r3, [r3, #0]
}
 8002180:	4618      	mov	r0, r3
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr
 800218a:	bf00      	nop
 800218c:	200003a8 	.word	0x200003a8

08002190 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b084      	sub	sp, #16
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002198:	f7ff ffee 	bl	8002178 <HAL_GetTick>
 800219c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021a8:	d005      	beq.n	80021b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80021aa:	4b0a      	ldr	r3, [pc, #40]	@ (80021d4 <HAL_Delay+0x44>)
 80021ac:	781b      	ldrb	r3, [r3, #0]
 80021ae:	461a      	mov	r2, r3
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	4413      	add	r3, r2
 80021b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80021b6:	bf00      	nop
 80021b8:	f7ff ffde 	bl	8002178 <HAL_GetTick>
 80021bc:	4602      	mov	r2, r0
 80021be:	68bb      	ldr	r3, [r7, #8]
 80021c0:	1ad3      	subs	r3, r2, r3
 80021c2:	68fa      	ldr	r2, [r7, #12]
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d8f7      	bhi.n	80021b8 <HAL_Delay+0x28>
  {
  }
}
 80021c8:	bf00      	nop
 80021ca:	bf00      	nop
 80021cc:	3710      	adds	r7, #16
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	20000008 	.word	0x20000008

080021d8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80021d8:	b480      	push	{r7}
 80021da:	b083      	sub	sp, #12
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	431a      	orrs	r2, r3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	609a      	str	r2, [r3, #8]
}
 80021f2:	bf00      	nop
 80021f4:	370c      	adds	r7, #12
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr

080021fe <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80021fe:	b480      	push	{r7}
 8002200:	b083      	sub	sp, #12
 8002202:	af00      	add	r7, sp, #0
 8002204:	6078      	str	r0, [r7, #4]
 8002206:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	689b      	ldr	r3, [r3, #8]
 800220c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	431a      	orrs	r2, r3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	609a      	str	r2, [r3, #8]
}
 8002218:	bf00      	nop
 800221a:	370c      	adds	r7, #12
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr

08002224 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002234:	4618      	mov	r0, r3
 8002236:	370c      	adds	r7, #12
 8002238:	46bd      	mov	sp, r7
 800223a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223e:	4770      	bx	lr

08002240 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002240:	b480      	push	{r7}
 8002242:	b087      	sub	sp, #28
 8002244:	af00      	add	r7, sp, #0
 8002246:	60f8      	str	r0, [r7, #12]
 8002248:	60b9      	str	r1, [r7, #8]
 800224a:	607a      	str	r2, [r7, #4]
 800224c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	3360      	adds	r3, #96	@ 0x60
 8002252:	461a      	mov	r2, r3
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	4413      	add	r3, r2
 800225a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	4b08      	ldr	r3, [pc, #32]	@ (8002284 <LL_ADC_SetOffset+0x44>)
 8002262:	4013      	ands	r3, r2
 8002264:	687a      	ldr	r2, [r7, #4]
 8002266:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800226a:	683a      	ldr	r2, [r7, #0]
 800226c:	430a      	orrs	r2, r1
 800226e:	4313      	orrs	r3, r2
 8002270:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002278:	bf00      	nop
 800227a:	371c      	adds	r7, #28
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr
 8002284:	03fff000 	.word	0x03fff000

08002288 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002288:	b480      	push	{r7}
 800228a:	b085      	sub	sp, #20
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
 8002290:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	3360      	adds	r3, #96	@ 0x60
 8002296:	461a      	mov	r2, r3
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	4413      	add	r3, r2
 800229e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	3714      	adds	r7, #20
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr

080022b4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b087      	sub	sp, #28
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	60f8      	str	r0, [r7, #12]
 80022bc:	60b9      	str	r1, [r7, #8]
 80022be:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	3360      	adds	r3, #96	@ 0x60
 80022c4:	461a      	mov	r2, r3
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	4413      	add	r3, r2
 80022cc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	431a      	orrs	r2, r3
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80022de:	bf00      	nop
 80022e0:	371c      	adds	r7, #28
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr

080022ea <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80022ea:	b480      	push	{r7}
 80022ec:	b083      	sub	sp, #12
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	6078      	str	r0, [r7, #4]
 80022f2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	695b      	ldr	r3, [r3, #20]
 80022f8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	431a      	orrs	r2, r3
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	615a      	str	r2, [r3, #20]
}
 8002304:	bf00      	nop
 8002306:	370c      	adds	r7, #12
 8002308:	46bd      	mov	sp, r7
 800230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230e:	4770      	bx	lr

08002310 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002310:	b480      	push	{r7}
 8002312:	b083      	sub	sp, #12
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	68db      	ldr	r3, [r3, #12]
 800231c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002320:	2b00      	cmp	r3, #0
 8002322:	d101      	bne.n	8002328 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002324:	2301      	movs	r3, #1
 8002326:	e000      	b.n	800232a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002328:	2300      	movs	r3, #0
}
 800232a:	4618      	mov	r0, r3
 800232c:	370c      	adds	r7, #12
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr

08002336 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L5, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002336:	b480      	push	{r7}
 8002338:	b087      	sub	sp, #28
 800233a:	af00      	add	r7, sp, #0
 800233c:	60f8      	str	r0, [r7, #12]
 800233e:	60b9      	str	r1, [r7, #8]
 8002340:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	3330      	adds	r3, #48	@ 0x30
 8002346:	461a      	mov	r2, r3
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	0a1b      	lsrs	r3, r3, #8
 800234c:	009b      	lsls	r3, r3, #2
 800234e:	f003 030c 	and.w	r3, r3, #12
 8002352:	4413      	add	r3, r2
 8002354:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	f003 031f 	and.w	r3, r3, #31
 8002360:	211f      	movs	r1, #31
 8002362:	fa01 f303 	lsl.w	r3, r1, r3
 8002366:	43db      	mvns	r3, r3
 8002368:	401a      	ands	r2, r3
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	0e9b      	lsrs	r3, r3, #26
 800236e:	f003 011f 	and.w	r1, r3, #31
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	f003 031f 	and.w	r3, r3, #31
 8002378:	fa01 f303 	lsl.w	r3, r1, r3
 800237c:	431a      	orrs	r2, r3
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002382:	bf00      	nop
 8002384:	371c      	adds	r7, #28
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr

0800238e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800238e:	b480      	push	{r7}
 8002390:	b087      	sub	sp, #28
 8002392:	af00      	add	r7, sp, #0
 8002394:	60f8      	str	r0, [r7, #12]
 8002396:	60b9      	str	r1, [r7, #8]
 8002398:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	3314      	adds	r3, #20
 800239e:	461a      	mov	r2, r3
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	0e5b      	lsrs	r3, r3, #25
 80023a4:	009b      	lsls	r3, r3, #2
 80023a6:	f003 0304 	and.w	r3, r3, #4
 80023aa:	4413      	add	r3, r2
 80023ac:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	681a      	ldr	r2, [r3, #0]
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	0d1b      	lsrs	r3, r3, #20
 80023b6:	f003 031f 	and.w	r3, r3, #31
 80023ba:	2107      	movs	r1, #7
 80023bc:	fa01 f303 	lsl.w	r3, r1, r3
 80023c0:	43db      	mvns	r3, r3
 80023c2:	401a      	ands	r2, r3
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	0d1b      	lsrs	r3, r3, #20
 80023c8:	f003 031f 	and.w	r3, r3, #31
 80023cc:	6879      	ldr	r1, [r7, #4]
 80023ce:	fa01 f303 	lsl.w	r3, r1, r3
 80023d2:	431a      	orrs	r2, r3
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80023d8:	bf00      	nop
 80023da:	371c      	adds	r7, #28
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr

080023e4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b085      	sub	sp, #20
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	60f8      	str	r0, [r7, #12]
 80023ec:	60b9      	str	r1, [r7, #8]
 80023ee:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023fc:	43db      	mvns	r3, r3
 80023fe:	401a      	ands	r2, r3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	f003 0318 	and.w	r3, r3, #24
 8002406:	4908      	ldr	r1, [pc, #32]	@ (8002428 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002408:	40d9      	lsrs	r1, r3
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	400b      	ands	r3, r1
 800240e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002412:	431a      	orrs	r2, r3
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800241a:	bf00      	nop
 800241c:	3714      	adds	r7, #20
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr
 8002426:	bf00      	nop
 8002428:	0007ffff 	.word	0x0007ffff

0800242c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800242c:	b480      	push	{r7}
 800242e:	b083      	sub	sp, #12
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	f003 031f 	and.w	r3, r3, #31
}
 800243c:	4618      	mov	r0, r3
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002448:	b480      	push	{r7}
 800244a:	b083      	sub	sp, #12
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002458:	4618      	mov	r0, r3
 800245a:	370c      	adds	r7, #12
 800245c:	46bd      	mov	sp, r7
 800245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002462:	4770      	bx	lr

08002464 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002464:	b480      	push	{r7}
 8002466:	b083      	sub	sp, #12
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002474:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002478:	687a      	ldr	r2, [r7, #4]
 800247a:	6093      	str	r3, [r2, #8]
}
 800247c:	bf00      	nop
 800247e:	370c      	adds	r7, #12
 8002480:	46bd      	mov	sp, r7
 8002482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002486:	4770      	bx	lr

08002488 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002488:	b480      	push	{r7}
 800248a:	b083      	sub	sp, #12
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002498:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800249c:	d101      	bne.n	80024a2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800249e:	2301      	movs	r3, #1
 80024a0:	e000      	b.n	80024a4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80024a2:	2300      	movs	r3, #0
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	370c      	adds	r7, #12
 80024a8:	46bd      	mov	sp, r7
 80024aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ae:	4770      	bx	lr

080024b0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80024c0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80024c4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80024cc:	bf00      	nop
 80024ce:	370c      	adds	r7, #12
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr

080024d8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80024d8:	b480      	push	{r7}
 80024da:	b083      	sub	sp, #12
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80024ec:	d101      	bne.n	80024f2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80024ee:	2301      	movs	r3, #1
 80024f0:	e000      	b.n	80024f4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80024f2:	2300      	movs	r3, #0
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	370c      	adds	r7, #12
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr

08002500 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	689b      	ldr	r3, [r3, #8]
 800250c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002510:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002514:	f043 0201 	orr.w	r2, r3, #1
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800251c:	bf00      	nop
 800251e:	370c      	adds	r7, #12
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr

08002528 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002538:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800253c:	f043 0202 	orr.w	r2, r3, #2
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002544:	bf00      	nop
 8002546:	370c      	adds	r7, #12
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr

08002550 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002550:	b480      	push	{r7}
 8002552:	b083      	sub	sp, #12
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	f003 0301 	and.w	r3, r3, #1
 8002560:	2b01      	cmp	r3, #1
 8002562:	d101      	bne.n	8002568 <LL_ADC_IsEnabled+0x18>
 8002564:	2301      	movs	r3, #1
 8002566:	e000      	b.n	800256a <LL_ADC_IsEnabled+0x1a>
 8002568:	2300      	movs	r3, #0
}
 800256a:	4618      	mov	r0, r3
 800256c:	370c      	adds	r7, #12
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr

08002576 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002576:	b480      	push	{r7}
 8002578:	b083      	sub	sp, #12
 800257a:	af00      	add	r7, sp, #0
 800257c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	f003 0302 	and.w	r3, r3, #2
 8002586:	2b02      	cmp	r3, #2
 8002588:	d101      	bne.n	800258e <LL_ADC_IsDisableOngoing+0x18>
 800258a:	2301      	movs	r3, #1
 800258c:	e000      	b.n	8002590 <LL_ADC_IsDisableOngoing+0x1a>
 800258e:	2300      	movs	r3, #0
}
 8002590:	4618      	mov	r0, r3
 8002592:	370c      	adds	r7, #12
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr

0800259c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800259c:	b480      	push	{r7}
 800259e:	b083      	sub	sp, #12
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80025ac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80025b0:	f043 0204 	orr.w	r2, r3, #4
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80025b8:	bf00      	nop
 80025ba:	370c      	adds	r7, #12
 80025bc:	46bd      	mov	sp, r7
 80025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c2:	4770      	bx	lr

080025c4 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b083      	sub	sp, #12
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80025d4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80025d8:	f043 0210 	orr.w	r2, r3, #16
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80025e0:	bf00      	nop
 80025e2:	370c      	adds	r7, #12
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr

080025ec <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	689b      	ldr	r3, [r3, #8]
 80025f8:	f003 0304 	and.w	r3, r3, #4
 80025fc:	2b04      	cmp	r3, #4
 80025fe:	d101      	bne.n	8002604 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002600:	2301      	movs	r3, #1
 8002602:	e000      	b.n	8002606 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002604:	2300      	movs	r3, #0
}
 8002606:	4618      	mov	r0, r3
 8002608:	370c      	adds	r7, #12
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr

08002612 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002612:	b480      	push	{r7}
 8002614:	b083      	sub	sp, #12
 8002616:	af00      	add	r7, sp, #0
 8002618:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002622:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002626:	f043 0220 	orr.w	r2, r3, #32
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800262e:	bf00      	nop
 8002630:	370c      	adds	r7, #12
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr

0800263a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800263a:	b480      	push	{r7}
 800263c:	b083      	sub	sp, #12
 800263e:	af00      	add	r7, sp, #0
 8002640:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	f003 0308 	and.w	r3, r3, #8
 800264a:	2b08      	cmp	r3, #8
 800264c:	d101      	bne.n	8002652 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800264e:	2301      	movs	r3, #1
 8002650:	e000      	b.n	8002654 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002652:	2300      	movs	r3, #0
}
 8002654:	4618      	mov	r0, r3
 8002656:	370c      	adds	r7, #12
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr

08002660 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002660:	b590      	push	{r4, r7, lr}
 8002662:	b089      	sub	sp, #36	@ 0x24
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002668:	2300      	movs	r3, #0
 800266a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800266c:	2300      	movs	r3, #0
 800266e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d101      	bne.n	800267a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e12e      	b.n	80028d8 <HAL_ADC_Init+0x278>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	691b      	ldr	r3, [r3, #16]
 800267e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002684:	2b00      	cmp	r3, #0
 8002686:	d109      	bne.n	800269c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002688:	6878      	ldr	r0, [r7, #4]
 800268a:	f7ff fa03 	bl	8001a94 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2200      	movs	r2, #0
 8002692:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2200      	movs	r2, #0
 8002698:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4618      	mov	r0, r3
 80026a2:	f7ff fef1 	bl	8002488 <LL_ADC_IsDeepPowerDownEnabled>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d004      	beq.n	80026b6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4618      	mov	r0, r3
 80026b2:	f7ff fed7 	bl	8002464 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4618      	mov	r0, r3
 80026bc:	f7ff ff0c 	bl	80024d8 <LL_ADC_IsInternalRegulatorEnabled>
 80026c0:	4603      	mov	r3, r0
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d115      	bne.n	80026f2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4618      	mov	r0, r3
 80026cc:	f7ff fef0 	bl	80024b0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80026d0:	4b83      	ldr	r3, [pc, #524]	@ (80028e0 <HAL_ADC_Init+0x280>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	099b      	lsrs	r3, r3, #6
 80026d6:	4a83      	ldr	r2, [pc, #524]	@ (80028e4 <HAL_ADC_Init+0x284>)
 80026d8:	fba2 2303 	umull	r2, r3, r2, r3
 80026dc:	099b      	lsrs	r3, r3, #6
 80026de:	3301      	adds	r3, #1
 80026e0:	005b      	lsls	r3, r3, #1
 80026e2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80026e4:	e002      	b.n	80026ec <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	3b01      	subs	r3, #1
 80026ea:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d1f9      	bne.n	80026e6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4618      	mov	r0, r3
 80026f8:	f7ff feee 	bl	80024d8 <LL_ADC_IsInternalRegulatorEnabled>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d10d      	bne.n	800271e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002706:	f043 0210 	orr.w	r2, r3, #16
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002712:	f043 0201 	orr.w	r2, r3, #1
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4618      	mov	r0, r3
 8002724:	f7ff ff62 	bl	80025ec <LL_ADC_REG_IsConversionOngoing>
 8002728:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800272e:	f003 0310 	and.w	r3, r3, #16
 8002732:	2b00      	cmp	r3, #0
 8002734:	f040 80c7 	bne.w	80028c6 <HAL_ADC_Init+0x266>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	2b00      	cmp	r3, #0
 800273c:	f040 80c3 	bne.w	80028c6 <HAL_ADC_Init+0x266>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002744:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002748:	f043 0202 	orr.w	r2, r3, #2
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4618      	mov	r0, r3
 8002756:	f7ff fefb 	bl	8002550 <LL_ADC_IsEnabled>
 800275a:	4603      	mov	r3, r0
 800275c:	2b00      	cmp	r3, #0
 800275e:	d110      	bne.n	8002782 <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002760:	4861      	ldr	r0, [pc, #388]	@ (80028e8 <HAL_ADC_Init+0x288>)
 8002762:	f7ff fef5 	bl	8002550 <LL_ADC_IsEnabled>
 8002766:	4604      	mov	r4, r0
 8002768:	4860      	ldr	r0, [pc, #384]	@ (80028ec <HAL_ADC_Init+0x28c>)
 800276a:	f7ff fef1 	bl	8002550 <LL_ADC_IsEnabled>
 800276e:	4603      	mov	r3, r0
 8002770:	4323      	orrs	r3, r4
 8002772:	2b00      	cmp	r3, #0
 8002774:	d105      	bne.n	8002782 <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	4619      	mov	r1, r3
 800277c:	485c      	ldr	r0, [pc, #368]	@ (80028f0 <HAL_ADC_Init+0x290>)
 800277e:	f7ff fd2b 	bl	80021d8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	7e5b      	ldrb	r3, [r3, #25]
 8002786:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800278c:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002792:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002798:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027a0:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80027a2:	4313      	orrs	r3, r2
 80027a4:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027ac:	2b01      	cmp	r3, #1
 80027ae:	d106      	bne.n	80027be <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027b4:	3b01      	subs	r3, #1
 80027b6:	045b      	lsls	r3, r3, #17
 80027b8:	69ba      	ldr	r2, [r7, #24]
 80027ba:	4313      	orrs	r3, r2
 80027bc:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d009      	beq.n	80027da <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027ca:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027d2:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80027d4:	69ba      	ldr	r2, [r7, #24]
 80027d6:	4313      	orrs	r3, r2
 80027d8:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	68da      	ldr	r2, [r3, #12]
 80027e0:	4b44      	ldr	r3, [pc, #272]	@ (80028f4 <HAL_ADC_Init+0x294>)
 80027e2:	4013      	ands	r3, r2
 80027e4:	687a      	ldr	r2, [r7, #4]
 80027e6:	6812      	ldr	r2, [r2, #0]
 80027e8:	69b9      	ldr	r1, [r7, #24]
 80027ea:	430b      	orrs	r3, r1
 80027ec:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4618      	mov	r0, r3
 80027f4:	f7ff ff21 	bl	800263a <LL_ADC_INJ_IsConversionOngoing>
 80027f8:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d140      	bne.n	8002882 <HAL_ADC_Init+0x222>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002800:	693b      	ldr	r3, [r7, #16]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d13d      	bne.n	8002882 <HAL_ADC_Init+0x222>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	7e1b      	ldrb	r3, [r3, #24]
 800280e:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002810:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002818:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800281a:	4313      	orrs	r3, r2
 800281c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	68db      	ldr	r3, [r3, #12]
 8002824:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002828:	f023 0306 	bic.w	r3, r3, #6
 800282c:	687a      	ldr	r2, [r7, #4]
 800282e:	6812      	ldr	r2, [r2, #0]
 8002830:	69b9      	ldr	r1, [r7, #24]
 8002832:	430b      	orrs	r3, r1
 8002834:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800283c:	2b01      	cmp	r3, #1
 800283e:	d118      	bne.n	8002872 <HAL_ADC_Init+0x212>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	691b      	ldr	r3, [r3, #16]
 8002846:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800284a:	f023 0304 	bic.w	r3, r3, #4
 800284e:	687a      	ldr	r2, [r7, #4]
 8002850:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002852:	687a      	ldr	r2, [r7, #4]
 8002854:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002856:	4311      	orrs	r1, r2
 8002858:	687a      	ldr	r2, [r7, #4]
 800285a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800285c:	4311      	orrs	r1, r2
 800285e:	687a      	ldr	r2, [r7, #4]
 8002860:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002862:	430a      	orrs	r2, r1
 8002864:	431a      	orrs	r2, r3
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f042 0201 	orr.w	r2, r2, #1
 800286e:	611a      	str	r2, [r3, #16]
 8002870:	e007      	b.n	8002882 <HAL_ADC_Init+0x222>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	691a      	ldr	r2, [r3, #16]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f022 0201 	bic.w	r2, r2, #1
 8002880:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	691b      	ldr	r3, [r3, #16]
 8002886:	2b01      	cmp	r3, #1
 8002888:	d10c      	bne.n	80028a4 <HAL_ADC_Init+0x244>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002890:	f023 010f 	bic.w	r1, r3, #15
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	69db      	ldr	r3, [r3, #28]
 8002898:	1e5a      	subs	r2, r3, #1
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	430a      	orrs	r2, r1
 80028a0:	631a      	str	r2, [r3, #48]	@ 0x30
 80028a2:	e007      	b.n	80028b4 <HAL_ADC_Init+0x254>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f022 020f 	bic.w	r2, r2, #15
 80028b2:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028b8:	f023 0303 	bic.w	r3, r3, #3
 80028bc:	f043 0201 	orr.w	r2, r3, #1
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	659a      	str	r2, [r3, #88]	@ 0x58
 80028c4:	e007      	b.n	80028d6 <HAL_ADC_Init+0x276>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028ca:	f043 0210 	orr.w	r2, r3, #16
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80028d2:	2301      	movs	r3, #1
 80028d4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80028d6:	7ffb      	ldrb	r3, [r7, #31]
}
 80028d8:	4618      	mov	r0, r3
 80028da:	3724      	adds	r7, #36	@ 0x24
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd90      	pop	{r4, r7, pc}
 80028e0:	20000000 	.word	0x20000000
 80028e4:	053e2d63 	.word	0x053e2d63
 80028e8:	42028000 	.word	0x42028000
 80028ec:	42028100 	.word	0x42028100
 80028f0:	42028300 	.word	0x42028300
 80028f4:	fff0c007 	.word	0xfff0c007

080028f8 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b086      	sub	sp, #24
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002900:	4857      	ldr	r0, [pc, #348]	@ (8002a60 <HAL_ADC_Start+0x168>)
 8002902:	f7ff fd93 	bl	800242c <LL_ADC_GetMultimode>
 8002906:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4618      	mov	r0, r3
 800290e:	f7ff fe6d 	bl	80025ec <LL_ADC_REG_IsConversionOngoing>
 8002912:	4603      	mov	r3, r0
 8002914:	2b00      	cmp	r3, #0
 8002916:	f040 809c 	bne.w	8002a52 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002920:	2b01      	cmp	r3, #1
 8002922:	d101      	bne.n	8002928 <HAL_ADC_Start+0x30>
 8002924:	2302      	movs	r3, #2
 8002926:	e097      	b.n	8002a58 <HAL_ADC_Start+0x160>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2201      	movs	r2, #1
 800292c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002930:	6878      	ldr	r0, [r7, #4]
 8002932:	f000 fe5b 	bl	80035ec <ADC_Enable>
 8002936:	4603      	mov	r3, r0
 8002938:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800293a:	7dfb      	ldrb	r3, [r7, #23]
 800293c:	2b00      	cmp	r3, #0
 800293e:	f040 8083 	bne.w	8002a48 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002946:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800294a:	f023 0301 	bic.w	r3, r3, #1
 800294e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a42      	ldr	r2, [pc, #264]	@ (8002a64 <HAL_ADC_Start+0x16c>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d002      	beq.n	8002966 <HAL_ADC_Start+0x6e>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	e000      	b.n	8002968 <HAL_ADC_Start+0x70>
 8002966:	4b40      	ldr	r3, [pc, #256]	@ (8002a68 <HAL_ADC_Start+0x170>)
 8002968:	687a      	ldr	r2, [r7, #4]
 800296a:	6812      	ldr	r2, [r2, #0]
 800296c:	4293      	cmp	r3, r2
 800296e:	d002      	beq.n	8002976 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d105      	bne.n	8002982 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800297a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002986:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800298a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800298e:	d106      	bne.n	800299e <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002994:	f023 0206 	bic.w	r2, r3, #6
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800299c:	e002      	b.n	80029a4 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2200      	movs	r2, #0
 80029a2:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	221c      	movs	r2, #28
 80029aa:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2200      	movs	r2, #0
 80029b0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a2a      	ldr	r2, [pc, #168]	@ (8002a64 <HAL_ADC_Start+0x16c>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d002      	beq.n	80029c4 <HAL_ADC_Start+0xcc>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	e000      	b.n	80029c6 <HAL_ADC_Start+0xce>
 80029c4:	4b28      	ldr	r3, [pc, #160]	@ (8002a68 <HAL_ADC_Start+0x170>)
 80029c6:	687a      	ldr	r2, [r7, #4]
 80029c8:	6812      	ldr	r2, [r2, #0]
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d008      	beq.n	80029e0 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d005      	beq.n	80029e0 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	2b05      	cmp	r3, #5
 80029d8:	d002      	beq.n	80029e0 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	2b09      	cmp	r3, #9
 80029de:	d114      	bne.n	8002a0a <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	68db      	ldr	r3, [r3, #12]
 80029e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d007      	beq.n	80029fe <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029f2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80029f6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4618      	mov	r0, r3
 8002a04:	f7ff fdca 	bl	800259c <LL_ADC_REG_StartConversion>
 8002a08:	e025      	b.n	8002a56 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a0e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	659a      	str	r2, [r3, #88]	@ 0x58
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a12      	ldr	r2, [pc, #72]	@ (8002a64 <HAL_ADC_Start+0x16c>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d002      	beq.n	8002a26 <HAL_ADC_Start+0x12e>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	e000      	b.n	8002a28 <HAL_ADC_Start+0x130>
 8002a26:	4b10      	ldr	r3, [pc, #64]	@ (8002a68 <HAL_ADC_Start+0x170>)
 8002a28:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	68db      	ldr	r3, [r3, #12]
 8002a2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d00f      	beq.n	8002a56 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a3a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002a3e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	659a      	str	r2, [r3, #88]	@ 0x58
 8002a46:	e006      	b.n	8002a56 <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8002a50:	e001      	b.n	8002a56 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002a52:	2302      	movs	r3, #2
 8002a54:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002a56:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	3718      	adds	r7, #24
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bd80      	pop	{r7, pc}
 8002a60:	42028300 	.word	0x42028300
 8002a64:	42028100 	.word	0x42028100
 8002a68:	42028000 	.word	0x42028000

08002a6c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b084      	sub	sp, #16
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	d101      	bne.n	8002a82 <HAL_ADC_Stop+0x16>
 8002a7e:	2302      	movs	r3, #2
 8002a80:	e023      	b.n	8002aca <HAL_ADC_Stop+0x5e>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2201      	movs	r2, #1
 8002a86:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002a8a:	2103      	movs	r1, #3
 8002a8c:	6878      	ldr	r0, [r7, #4]
 8002a8e:	f000 fcf1 	bl	8003474 <ADC_ConversionStop>
 8002a92:	4603      	mov	r3, r0
 8002a94:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002a96:	7bfb      	ldrb	r3, [r7, #15]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d111      	bne.n	8002ac0 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002a9c:	6878      	ldr	r0, [r7, #4]
 8002a9e:	f000 fe2b 	bl	80036f8 <ADC_Disable>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002aa6:	7bfb      	ldrb	r3, [r7, #15]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d109      	bne.n	8002ac0 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ab0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002ab4:	f023 0301 	bic.w	r3, r3, #1
 8002ab8:	f043 0201 	orr.w	r2, r3, #1
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002ac8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3710      	adds	r7, #16
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
	...

08002ad4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b088      	sub	sp, #32
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
 8002adc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ade:	4866      	ldr	r0, [pc, #408]	@ (8002c78 <HAL_ADC_PollForConversion+0x1a4>)
 8002ae0:	f7ff fca4 	bl	800242c <LL_ADC_GetMultimode>
 8002ae4:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	695b      	ldr	r3, [r3, #20]
 8002aea:	2b08      	cmp	r3, #8
 8002aec:	d102      	bne.n	8002af4 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002aee:	2308      	movs	r3, #8
 8002af0:	61fb      	str	r3, [r7, #28]
 8002af2:	e02a      	b.n	8002b4a <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d005      	beq.n	8002b06 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	2b05      	cmp	r3, #5
 8002afe:	d002      	beq.n	8002b06 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	2b09      	cmp	r3, #9
 8002b04:	d111      	bne.n	8002b2a <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	68db      	ldr	r3, [r3, #12]
 8002b0c:	f003 0301 	and.w	r3, r3, #1
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d007      	beq.n	8002b24 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b18:	f043 0220 	orr.w	r2, r3, #32
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	e0a4      	b.n	8002c6e <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002b24:	2304      	movs	r3, #4
 8002b26:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002b28:	e00f      	b.n	8002b4a <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002b2a:	4853      	ldr	r0, [pc, #332]	@ (8002c78 <HAL_ADC_PollForConversion+0x1a4>)
 8002b2c:	f7ff fc8c 	bl	8002448 <LL_ADC_GetMultiDMATransfer>
 8002b30:	4603      	mov	r3, r0
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d007      	beq.n	8002b46 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b3a:	f043 0220 	orr.w	r2, r3, #32
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e093      	b.n	8002c6e <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002b46:	2304      	movs	r3, #4
 8002b48:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002b4a:	f7ff fb15 	bl	8002178 <HAL_GetTick>
 8002b4e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002b50:	e021      	b.n	8002b96 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b58:	d01d      	beq.n	8002b96 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002b5a:	f7ff fb0d 	bl	8002178 <HAL_GetTick>
 8002b5e:	4602      	mov	r2, r0
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	1ad3      	subs	r3, r2, r3
 8002b64:	683a      	ldr	r2, [r7, #0]
 8002b66:	429a      	cmp	r2, r3
 8002b68:	d302      	bcc.n	8002b70 <HAL_ADC_PollForConversion+0x9c>
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d112      	bne.n	8002b96 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	69fb      	ldr	r3, [r7, #28]
 8002b78:	4013      	ands	r3, r2
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d10b      	bne.n	8002b96 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b82:	f043 0204 	orr.w	r2, r3, #4
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 8002b92:	2303      	movs	r3, #3
 8002b94:	e06b      	b.n	8002c6e <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	69fb      	ldr	r3, [r7, #28]
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d0d6      	beq.n	8002b52 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ba8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f7ff fbab 	bl	8002310 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d01c      	beq.n	8002bfa <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	7e5b      	ldrb	r3, [r3, #25]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d118      	bne.n	8002bfa <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 0308 	and.w	r3, r3, #8
 8002bd2:	2b08      	cmp	r3, #8
 8002bd4:	d111      	bne.n	8002bfa <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bda:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002be6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d105      	bne.n	8002bfa <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bf2:	f043 0201 	orr.w	r2, r3, #1
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a1f      	ldr	r2, [pc, #124]	@ (8002c7c <HAL_ADC_PollForConversion+0x1a8>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d002      	beq.n	8002c0a <HAL_ADC_PollForConversion+0x136>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	e000      	b.n	8002c0c <HAL_ADC_PollForConversion+0x138>
 8002c0a:	4b1d      	ldr	r3, [pc, #116]	@ (8002c80 <HAL_ADC_PollForConversion+0x1ac>)
 8002c0c:	687a      	ldr	r2, [r7, #4]
 8002c0e:	6812      	ldr	r2, [r2, #0]
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d008      	beq.n	8002c26 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d005      	beq.n	8002c26 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	2b05      	cmp	r3, #5
 8002c1e:	d002      	beq.n	8002c26 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	2b09      	cmp	r3, #9
 8002c24:	d104      	bne.n	8002c30 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	68db      	ldr	r3, [r3, #12]
 8002c2c:	61bb      	str	r3, [r7, #24]
 8002c2e:	e00c      	b.n	8002c4a <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a11      	ldr	r2, [pc, #68]	@ (8002c7c <HAL_ADC_PollForConversion+0x1a8>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d002      	beq.n	8002c40 <HAL_ADC_PollForConversion+0x16c>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	e000      	b.n	8002c42 <HAL_ADC_PollForConversion+0x16e>
 8002c40:	4b0f      	ldr	r3, [pc, #60]	@ (8002c80 <HAL_ADC_PollForConversion+0x1ac>)
 8002c42:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	68db      	ldr	r3, [r3, #12]
 8002c48:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002c4a:	69fb      	ldr	r3, [r7, #28]
 8002c4c:	2b08      	cmp	r3, #8
 8002c4e:	d104      	bne.n	8002c5a <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	2208      	movs	r2, #8
 8002c56:	601a      	str	r2, [r3, #0]
 8002c58:	e008      	b.n	8002c6c <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002c5a:	69bb      	ldr	r3, [r7, #24]
 8002c5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d103      	bne.n	8002c6c <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	220c      	movs	r2, #12
 8002c6a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002c6c:	2300      	movs	r3, #0
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	3720      	adds	r7, #32
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop
 8002c78:	42028300 	.word	0x42028300
 8002c7c:	42028100 	.word	0x42028100
 8002c80:	42028000 	.word	0x42028000

08002c84 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b083      	sub	sp, #12
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	370c      	adds	r7, #12
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr
	...

08002ca0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002ca0:	b590      	push	{r4, r7, lr}
 8002ca2:	b0b7      	sub	sp, #220	@ 0xdc
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
 8002ca8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002caa:	2300      	movs	r3, #0
 8002cac:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d101      	bne.n	8002cc2 <HAL_ADC_ConfigChannel+0x22>
 8002cbe:	2302      	movs	r3, #2
 8002cc0:	e3c1      	b.n	8003446 <HAL_ADC_ConfigChannel+0x7a6>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f7ff fc8c 	bl	80025ec <LL_ADC_REG_IsConversionOngoing>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	f040 83a6 	bne.w	8003428 <HAL_ADC_ConfigChannel+0x788>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6818      	ldr	r0, [r3, #0]
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	6859      	ldr	r1, [r3, #4]
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	461a      	mov	r2, r3
 8002cea:	f7ff fb24 	bl	8002336 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	f7ff fc7a 	bl	80025ec <LL_ADC_REG_IsConversionOngoing>
 8002cf8:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4618      	mov	r0, r3
 8002d02:	f7ff fc9a 	bl	800263a <LL_ADC_INJ_IsConversionOngoing>
 8002d06:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002d0a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	f040 81c1 	bne.w	8003096 <HAL_ADC_ConfigChannel+0x3f6>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002d14:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	f040 81bc 	bne.w	8003096 <HAL_ADC_ConfigChannel+0x3f6>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002d26:	d10f      	bne.n	8002d48 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6818      	ldr	r0, [r3, #0]
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	2200      	movs	r2, #0
 8002d32:	4619      	mov	r1, r3
 8002d34:	f7ff fb2b 	bl	800238e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002d40:	4618      	mov	r0, r3
 8002d42:	f7ff fad2 	bl	80022ea <LL_ADC_SetSamplingTimeCommonConfig>
 8002d46:	e00e      	b.n	8002d66 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6818      	ldr	r0, [r3, #0]
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	6819      	ldr	r1, [r3, #0]
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	461a      	mov	r2, r3
 8002d56:	f7ff fb1a 	bl	800238e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	2100      	movs	r1, #0
 8002d60:	4618      	mov	r0, r3
 8002d62:	f7ff fac2 	bl	80022ea <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	695a      	ldr	r2, [r3, #20]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	68db      	ldr	r3, [r3, #12]
 8002d70:	08db      	lsrs	r3, r3, #3
 8002d72:	f003 0303 	and.w	r3, r3, #3
 8002d76:	005b      	lsls	r3, r3, #1
 8002d78:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	691b      	ldr	r3, [r3, #16]
 8002d84:	2b04      	cmp	r3, #4
 8002d86:	d00a      	beq.n	8002d9e <HAL_ADC_ConfigChannel+0xfe>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6818      	ldr	r0, [r3, #0]
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	6919      	ldr	r1, [r3, #16]
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	681a      	ldr	r2, [r3, #0]
 8002d94:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002d98:	f7ff fa52 	bl	8002240 <LL_ADC_SetOffset>
 8002d9c:	e17b      	b.n	8003096 <HAL_ADC_ConfigChannel+0x3f6>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	2100      	movs	r1, #0
 8002da4:	4618      	mov	r0, r3
 8002da6:	f7ff fa6f 	bl	8002288 <LL_ADC_GetOffsetChannel>
 8002daa:	4603      	mov	r3, r0
 8002dac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d10a      	bne.n	8002dca <HAL_ADC_ConfigChannel+0x12a>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	2100      	movs	r1, #0
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f7ff fa64 	bl	8002288 <LL_ADC_GetOffsetChannel>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	0e9b      	lsrs	r3, r3, #26
 8002dc4:	f003 021f 	and.w	r2, r3, #31
 8002dc8:	e01e      	b.n	8002e08 <HAL_ADC_ConfigChannel+0x168>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	2100      	movs	r1, #0
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f7ff fa59 	bl	8002288 <LL_ADC_GetOffsetChannel>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ddc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002de0:	fa93 f3a3 	rbit	r3, r3
 8002de4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002de8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002dec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002df0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d101      	bne.n	8002dfc <HAL_ADC_ConfigChannel+0x15c>
  {
    return 32U;
 8002df8:	2320      	movs	r3, #32
 8002dfa:	e004      	b.n	8002e06 <HAL_ADC_ConfigChannel+0x166>
  }
  return __builtin_clz(value);
 8002dfc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002e00:	fab3 f383 	clz	r3, r3
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d105      	bne.n	8002e20 <HAL_ADC_ConfigChannel+0x180>
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	0e9b      	lsrs	r3, r3, #26
 8002e1a:	f003 031f 	and.w	r3, r3, #31
 8002e1e:	e018      	b.n	8002e52 <HAL_ADC_ConfigChannel+0x1b2>
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e28:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e2c:	fa93 f3a3 	rbit	r3, r3
 8002e30:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002e34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002e38:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002e3c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d101      	bne.n	8002e48 <HAL_ADC_ConfigChannel+0x1a8>
    return 32U;
 8002e44:	2320      	movs	r3, #32
 8002e46:	e004      	b.n	8002e52 <HAL_ADC_ConfigChannel+0x1b2>
  return __builtin_clz(value);
 8002e48:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e4c:	fab3 f383 	clz	r3, r3
 8002e50:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002e52:	429a      	cmp	r2, r3
 8002e54:	d106      	bne.n	8002e64 <HAL_ADC_ConfigChannel+0x1c4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	2100      	movs	r1, #0
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f7ff fa28 	bl	80022b4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	2101      	movs	r1, #1
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f7ff fa0c 	bl	8002288 <LL_ADC_GetOffsetChannel>
 8002e70:	4603      	mov	r3, r0
 8002e72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d10a      	bne.n	8002e90 <HAL_ADC_ConfigChannel+0x1f0>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	2101      	movs	r1, #1
 8002e80:	4618      	mov	r0, r3
 8002e82:	f7ff fa01 	bl	8002288 <LL_ADC_GetOffsetChannel>
 8002e86:	4603      	mov	r3, r0
 8002e88:	0e9b      	lsrs	r3, r3, #26
 8002e8a:	f003 021f 	and.w	r2, r3, #31
 8002e8e:	e01e      	b.n	8002ece <HAL_ADC_ConfigChannel+0x22e>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	2101      	movs	r1, #1
 8002e96:	4618      	mov	r0, r3
 8002e98:	f7ff f9f6 	bl	8002288 <LL_ADC_GetOffsetChannel>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ea2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002ea6:	fa93 f3a3 	rbit	r3, r3
 8002eaa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002eae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002eb2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002eb6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d101      	bne.n	8002ec2 <HAL_ADC_ConfigChannel+0x222>
    return 32U;
 8002ebe:	2320      	movs	r3, #32
 8002ec0:	e004      	b.n	8002ecc <HAL_ADC_ConfigChannel+0x22c>
  return __builtin_clz(value);
 8002ec2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002ec6:	fab3 f383 	clz	r3, r3
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d105      	bne.n	8002ee6 <HAL_ADC_ConfigChannel+0x246>
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	0e9b      	lsrs	r3, r3, #26
 8002ee0:	f003 031f 	and.w	r3, r3, #31
 8002ee4:	e018      	b.n	8002f18 <HAL_ADC_ConfigChannel+0x278>
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eee:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002ef2:	fa93 f3a3 	rbit	r3, r3
 8002ef6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002efa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002efe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002f02:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d101      	bne.n	8002f0e <HAL_ADC_ConfigChannel+0x26e>
    return 32U;
 8002f0a:	2320      	movs	r3, #32
 8002f0c:	e004      	b.n	8002f18 <HAL_ADC_ConfigChannel+0x278>
  return __builtin_clz(value);
 8002f0e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002f12:	fab3 f383 	clz	r3, r3
 8002f16:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002f18:	429a      	cmp	r2, r3
 8002f1a:	d106      	bne.n	8002f2a <HAL_ADC_ConfigChannel+0x28a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	2200      	movs	r2, #0
 8002f22:	2101      	movs	r1, #1
 8002f24:	4618      	mov	r0, r3
 8002f26:	f7ff f9c5 	bl	80022b4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	2102      	movs	r1, #2
 8002f30:	4618      	mov	r0, r3
 8002f32:	f7ff f9a9 	bl	8002288 <LL_ADC_GetOffsetChannel>
 8002f36:	4603      	mov	r3, r0
 8002f38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d10a      	bne.n	8002f56 <HAL_ADC_ConfigChannel+0x2b6>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	2102      	movs	r1, #2
 8002f46:	4618      	mov	r0, r3
 8002f48:	f7ff f99e 	bl	8002288 <LL_ADC_GetOffsetChannel>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	0e9b      	lsrs	r3, r3, #26
 8002f50:	f003 021f 	and.w	r2, r3, #31
 8002f54:	e01e      	b.n	8002f94 <HAL_ADC_ConfigChannel+0x2f4>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	2102      	movs	r1, #2
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f7ff f993 	bl	8002288 <LL_ADC_GetOffsetChannel>
 8002f62:	4603      	mov	r3, r0
 8002f64:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f68:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f6c:	fa93 f3a3 	rbit	r3, r3
 8002f70:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002f74:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002f78:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002f7c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d101      	bne.n	8002f88 <HAL_ADC_ConfigChannel+0x2e8>
    return 32U;
 8002f84:	2320      	movs	r3, #32
 8002f86:	e004      	b.n	8002f92 <HAL_ADC_ConfigChannel+0x2f2>
  return __builtin_clz(value);
 8002f88:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002f8c:	fab3 f383 	clz	r3, r3
 8002f90:	b2db      	uxtb	r3, r3
 8002f92:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d105      	bne.n	8002fac <HAL_ADC_ConfigChannel+0x30c>
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	0e9b      	lsrs	r3, r3, #26
 8002fa6:	f003 031f 	and.w	r3, r3, #31
 8002faa:	e016      	b.n	8002fda <HAL_ADC_ConfigChannel+0x33a>
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fb4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002fb8:	fa93 f3a3 	rbit	r3, r3
 8002fbc:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002fbe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002fc0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002fc4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d101      	bne.n	8002fd0 <HAL_ADC_ConfigChannel+0x330>
    return 32U;
 8002fcc:	2320      	movs	r3, #32
 8002fce:	e004      	b.n	8002fda <HAL_ADC_ConfigChannel+0x33a>
  return __builtin_clz(value);
 8002fd0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002fd4:	fab3 f383 	clz	r3, r3
 8002fd8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002fda:	429a      	cmp	r2, r3
 8002fdc:	d106      	bne.n	8002fec <HAL_ADC_ConfigChannel+0x34c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	2102      	movs	r1, #2
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f7ff f964 	bl	80022b4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	2103      	movs	r1, #3
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f7ff f948 	bl	8002288 <LL_ADC_GetOffsetChannel>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d10a      	bne.n	8003018 <HAL_ADC_ConfigChannel+0x378>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	2103      	movs	r1, #3
 8003008:	4618      	mov	r0, r3
 800300a:	f7ff f93d 	bl	8002288 <LL_ADC_GetOffsetChannel>
 800300e:	4603      	mov	r3, r0
 8003010:	0e9b      	lsrs	r3, r3, #26
 8003012:	f003 021f 	and.w	r2, r3, #31
 8003016:	e017      	b.n	8003048 <HAL_ADC_ConfigChannel+0x3a8>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	2103      	movs	r1, #3
 800301e:	4618      	mov	r0, r3
 8003020:	f7ff f932 	bl	8002288 <LL_ADC_GetOffsetChannel>
 8003024:	4603      	mov	r3, r0
 8003026:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003028:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800302a:	fa93 f3a3 	rbit	r3, r3
 800302e:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003030:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003032:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003034:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003036:	2b00      	cmp	r3, #0
 8003038:	d101      	bne.n	800303e <HAL_ADC_ConfigChannel+0x39e>
    return 32U;
 800303a:	2320      	movs	r3, #32
 800303c:	e003      	b.n	8003046 <HAL_ADC_ConfigChannel+0x3a6>
  return __builtin_clz(value);
 800303e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003040:	fab3 f383 	clz	r3, r3
 8003044:	b2db      	uxtb	r3, r3
 8003046:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003050:	2b00      	cmp	r3, #0
 8003052:	d105      	bne.n	8003060 <HAL_ADC_ConfigChannel+0x3c0>
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	0e9b      	lsrs	r3, r3, #26
 800305a:	f003 031f 	and.w	r3, r3, #31
 800305e:	e011      	b.n	8003084 <HAL_ADC_ConfigChannel+0x3e4>
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003066:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003068:	fa93 f3a3 	rbit	r3, r3
 800306c:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800306e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003070:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003072:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003074:	2b00      	cmp	r3, #0
 8003076:	d101      	bne.n	800307c <HAL_ADC_ConfigChannel+0x3dc>
    return 32U;
 8003078:	2320      	movs	r3, #32
 800307a:	e003      	b.n	8003084 <HAL_ADC_ConfigChannel+0x3e4>
  return __builtin_clz(value);
 800307c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800307e:	fab3 f383 	clz	r3, r3
 8003082:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003084:	429a      	cmp	r2, r3
 8003086:	d106      	bne.n	8003096 <HAL_ADC_ConfigChannel+0x3f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	2200      	movs	r2, #0
 800308e:	2103      	movs	r1, #3
 8003090:	4618      	mov	r0, r3
 8003092:	f7ff f90f 	bl	80022b4 <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4618      	mov	r0, r3
 800309c:	f7ff fa58 	bl	8002550 <LL_ADC_IsEnabled>
 80030a0:	4603      	mov	r3, r0
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	f040 81c9 	bne.w	800343a <HAL_ADC_ConfigChannel+0x79a>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6818      	ldr	r0, [r3, #0]
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	6819      	ldr	r1, [r3, #0]
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	461a      	mov	r2, r3
 80030b6:	f7ff f995 	bl	80023e4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	68db      	ldr	r3, [r3, #12]
 80030be:	4a8f      	ldr	r2, [pc, #572]	@ (80032fc <HAL_ADC_ConfigChannel+0x65c>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	f040 8131 	bne.w	8003328 <HAL_ADC_ConfigChannel+0x688>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d10b      	bne.n	80030ee <HAL_ADC_ConfigChannel+0x44e>
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	0e9b      	lsrs	r3, r3, #26
 80030dc:	3301      	adds	r3, #1
 80030de:	f003 031f 	and.w	r3, r3, #31
 80030e2:	2b09      	cmp	r3, #9
 80030e4:	bf94      	ite	ls
 80030e6:	2301      	movls	r3, #1
 80030e8:	2300      	movhi	r3, #0
 80030ea:	b2db      	uxtb	r3, r3
 80030ec:	e019      	b.n	8003122 <HAL_ADC_ConfigChannel+0x482>
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80030f6:	fa93 f3a3 	rbit	r3, r3
 80030fa:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80030fc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80030fe:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003100:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003102:	2b00      	cmp	r3, #0
 8003104:	d101      	bne.n	800310a <HAL_ADC_ConfigChannel+0x46a>
    return 32U;
 8003106:	2320      	movs	r3, #32
 8003108:	e003      	b.n	8003112 <HAL_ADC_ConfigChannel+0x472>
  return __builtin_clz(value);
 800310a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800310c:	fab3 f383 	clz	r3, r3
 8003110:	b2db      	uxtb	r3, r3
 8003112:	3301      	adds	r3, #1
 8003114:	f003 031f 	and.w	r3, r3, #31
 8003118:	2b09      	cmp	r3, #9
 800311a:	bf94      	ite	ls
 800311c:	2301      	movls	r3, #1
 800311e:	2300      	movhi	r3, #0
 8003120:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003122:	2b00      	cmp	r3, #0
 8003124:	d079      	beq.n	800321a <HAL_ADC_ConfigChannel+0x57a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800312e:	2b00      	cmp	r3, #0
 8003130:	d107      	bne.n	8003142 <HAL_ADC_ConfigChannel+0x4a2>
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	0e9b      	lsrs	r3, r3, #26
 8003138:	3301      	adds	r3, #1
 800313a:	069b      	lsls	r3, r3, #26
 800313c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003140:	e015      	b.n	800316e <HAL_ADC_ConfigChannel+0x4ce>
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003148:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800314a:	fa93 f3a3 	rbit	r3, r3
 800314e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003150:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003152:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003154:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003156:	2b00      	cmp	r3, #0
 8003158:	d101      	bne.n	800315e <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 800315a:	2320      	movs	r3, #32
 800315c:	e003      	b.n	8003166 <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 800315e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003160:	fab3 f383 	clz	r3, r3
 8003164:	b2db      	uxtb	r3, r3
 8003166:	3301      	adds	r3, #1
 8003168:	069b      	lsls	r3, r3, #26
 800316a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003176:	2b00      	cmp	r3, #0
 8003178:	d109      	bne.n	800318e <HAL_ADC_ConfigChannel+0x4ee>
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	0e9b      	lsrs	r3, r3, #26
 8003180:	3301      	adds	r3, #1
 8003182:	f003 031f 	and.w	r3, r3, #31
 8003186:	2101      	movs	r1, #1
 8003188:	fa01 f303 	lsl.w	r3, r1, r3
 800318c:	e017      	b.n	80031be <HAL_ADC_ConfigChannel+0x51e>
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003194:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003196:	fa93 f3a3 	rbit	r3, r3
 800319a:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800319c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800319e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80031a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d101      	bne.n	80031aa <HAL_ADC_ConfigChannel+0x50a>
    return 32U;
 80031a6:	2320      	movs	r3, #32
 80031a8:	e003      	b.n	80031b2 <HAL_ADC_ConfigChannel+0x512>
  return __builtin_clz(value);
 80031aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80031ac:	fab3 f383 	clz	r3, r3
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	3301      	adds	r3, #1
 80031b4:	f003 031f 	and.w	r3, r3, #31
 80031b8:	2101      	movs	r1, #1
 80031ba:	fa01 f303 	lsl.w	r3, r1, r3
 80031be:	ea42 0103 	orr.w	r1, r2, r3
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d10a      	bne.n	80031e4 <HAL_ADC_ConfigChannel+0x544>
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	0e9b      	lsrs	r3, r3, #26
 80031d4:	3301      	adds	r3, #1
 80031d6:	f003 021f 	and.w	r2, r3, #31
 80031da:	4613      	mov	r3, r2
 80031dc:	005b      	lsls	r3, r3, #1
 80031de:	4413      	add	r3, r2
 80031e0:	051b      	lsls	r3, r3, #20
 80031e2:	e018      	b.n	8003216 <HAL_ADC_ConfigChannel+0x576>
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031ec:	fa93 f3a3 	rbit	r3, r3
 80031f0:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80031f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80031f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d101      	bne.n	8003200 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 80031fc:	2320      	movs	r3, #32
 80031fe:	e003      	b.n	8003208 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8003200:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003202:	fab3 f383 	clz	r3, r3
 8003206:	b2db      	uxtb	r3, r3
 8003208:	3301      	adds	r3, #1
 800320a:	f003 021f 	and.w	r2, r3, #31
 800320e:	4613      	mov	r3, r2
 8003210:	005b      	lsls	r3, r3, #1
 8003212:	4413      	add	r3, r2
 8003214:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003216:	430b      	orrs	r3, r1
 8003218:	e081      	b.n	800331e <HAL_ADC_ConfigChannel+0x67e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003222:	2b00      	cmp	r3, #0
 8003224:	d107      	bne.n	8003236 <HAL_ADC_ConfigChannel+0x596>
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	0e9b      	lsrs	r3, r3, #26
 800322c:	3301      	adds	r3, #1
 800322e:	069b      	lsls	r3, r3, #26
 8003230:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003234:	e015      	b.n	8003262 <HAL_ADC_ConfigChannel+0x5c2>
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800323c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800323e:	fa93 f3a3 	rbit	r3, r3
 8003242:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003244:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003246:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800324a:	2b00      	cmp	r3, #0
 800324c:	d101      	bne.n	8003252 <HAL_ADC_ConfigChannel+0x5b2>
    return 32U;
 800324e:	2320      	movs	r3, #32
 8003250:	e003      	b.n	800325a <HAL_ADC_ConfigChannel+0x5ba>
  return __builtin_clz(value);
 8003252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003254:	fab3 f383 	clz	r3, r3
 8003258:	b2db      	uxtb	r3, r3
 800325a:	3301      	adds	r3, #1
 800325c:	069b      	lsls	r3, r3, #26
 800325e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800326a:	2b00      	cmp	r3, #0
 800326c:	d109      	bne.n	8003282 <HAL_ADC_ConfigChannel+0x5e2>
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	0e9b      	lsrs	r3, r3, #26
 8003274:	3301      	adds	r3, #1
 8003276:	f003 031f 	and.w	r3, r3, #31
 800327a:	2101      	movs	r1, #1
 800327c:	fa01 f303 	lsl.w	r3, r1, r3
 8003280:	e017      	b.n	80032b2 <HAL_ADC_ConfigChannel+0x612>
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003288:	6a3b      	ldr	r3, [r7, #32]
 800328a:	fa93 f3a3 	rbit	r3, r3
 800328e:	61fb      	str	r3, [r7, #28]
  return result;
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003296:	2b00      	cmp	r3, #0
 8003298:	d101      	bne.n	800329e <HAL_ADC_ConfigChannel+0x5fe>
    return 32U;
 800329a:	2320      	movs	r3, #32
 800329c:	e003      	b.n	80032a6 <HAL_ADC_ConfigChannel+0x606>
  return __builtin_clz(value);
 800329e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a0:	fab3 f383 	clz	r3, r3
 80032a4:	b2db      	uxtb	r3, r3
 80032a6:	3301      	adds	r3, #1
 80032a8:	f003 031f 	and.w	r3, r3, #31
 80032ac:	2101      	movs	r1, #1
 80032ae:	fa01 f303 	lsl.w	r3, r1, r3
 80032b2:	ea42 0103 	orr.w	r1, r2, r3
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d10d      	bne.n	80032de <HAL_ADC_ConfigChannel+0x63e>
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	0e9b      	lsrs	r3, r3, #26
 80032c8:	3301      	adds	r3, #1
 80032ca:	f003 021f 	and.w	r2, r3, #31
 80032ce:	4613      	mov	r3, r2
 80032d0:	005b      	lsls	r3, r3, #1
 80032d2:	4413      	add	r3, r2
 80032d4:	3b1e      	subs	r3, #30
 80032d6:	051b      	lsls	r3, r3, #20
 80032d8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80032dc:	e01e      	b.n	800331c <HAL_ADC_ConfigChannel+0x67c>
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	fa93 f3a3 	rbit	r3, r3
 80032ea:	613b      	str	r3, [r7, #16]
  return result;
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80032f0:	69bb      	ldr	r3, [r7, #24]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d104      	bne.n	8003300 <HAL_ADC_ConfigChannel+0x660>
    return 32U;
 80032f6:	2320      	movs	r3, #32
 80032f8:	e006      	b.n	8003308 <HAL_ADC_ConfigChannel+0x668>
 80032fa:	bf00      	nop
 80032fc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003300:	69bb      	ldr	r3, [r7, #24]
 8003302:	fab3 f383 	clz	r3, r3
 8003306:	b2db      	uxtb	r3, r3
 8003308:	3301      	adds	r3, #1
 800330a:	f003 021f 	and.w	r2, r3, #31
 800330e:	4613      	mov	r3, r2
 8003310:	005b      	lsls	r3, r3, #1
 8003312:	4413      	add	r3, r2
 8003314:	3b1e      	subs	r3, #30
 8003316:	051b      	lsls	r3, r3, #20
 8003318:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800331c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800331e:	683a      	ldr	r2, [r7, #0]
 8003320:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003322:	4619      	mov	r1, r3
 8003324:	f7ff f833 	bl	800238e <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	681a      	ldr	r2, [r3, #0]
 800332c:	4b48      	ldr	r3, [pc, #288]	@ (8003450 <HAL_ADC_ConfigChannel+0x7b0>)
 800332e:	4013      	ands	r3, r2
 8003330:	2b00      	cmp	r3, #0
 8003332:	f000 8082 	beq.w	800343a <HAL_ADC_ConfigChannel+0x79a>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003336:	4847      	ldr	r0, [pc, #284]	@ (8003454 <HAL_ADC_ConfigChannel+0x7b4>)
 8003338:	f7fe ff74 	bl	8002224 <LL_ADC_GetCommonPathInternalCh>
 800333c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003340:	4845      	ldr	r0, [pc, #276]	@ (8003458 <HAL_ADC_ConfigChannel+0x7b8>)
 8003342:	f7ff f905 	bl	8002550 <LL_ADC_IsEnabled>
 8003346:	4604      	mov	r4, r0
 8003348:	4844      	ldr	r0, [pc, #272]	@ (800345c <HAL_ADC_ConfigChannel+0x7bc>)
 800334a:	f7ff f901 	bl	8002550 <LL_ADC_IsEnabled>
 800334e:	4603      	mov	r3, r0
 8003350:	4323      	orrs	r3, r4
 8003352:	2b00      	cmp	r3, #0
 8003354:	d15e      	bne.n	8003414 <HAL_ADC_ConfigChannel+0x774>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a41      	ldr	r2, [pc, #260]	@ (8003460 <HAL_ADC_ConfigChannel+0x7c0>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d127      	bne.n	80033b0 <HAL_ADC_ConfigChannel+0x710>
              && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003360:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003364:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003368:	2b00      	cmp	r3, #0
 800336a:	d121      	bne.n	80033b0 <HAL_ADC_ConfigChannel+0x710>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a39      	ldr	r2, [pc, #228]	@ (8003458 <HAL_ADC_ConfigChannel+0x7b8>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d161      	bne.n	800343a <HAL_ADC_ConfigChannel+0x79a>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003376:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800337a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800337e:	4619      	mov	r1, r3
 8003380:	4834      	ldr	r0, [pc, #208]	@ (8003454 <HAL_ADC_ConfigChannel+0x7b4>)
 8003382:	f7fe ff3c 	bl	80021fe <LL_ADC_SetCommonPathInternalCh>
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                                 * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003386:	4b37      	ldr	r3, [pc, #220]	@ (8003464 <HAL_ADC_ConfigChannel+0x7c4>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	099b      	lsrs	r3, r3, #6
 800338c:	4a36      	ldr	r2, [pc, #216]	@ (8003468 <HAL_ADC_ConfigChannel+0x7c8>)
 800338e:	fba2 2303 	umull	r2, r3, r2, r3
 8003392:	099b      	lsrs	r3, r3, #6
 8003394:	1c5a      	adds	r2, r3, #1
 8003396:	4613      	mov	r3, r2
 8003398:	005b      	lsls	r3, r3, #1
 800339a:	4413      	add	r3, r2
 800339c:	009b      	lsls	r3, r3, #2
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 800339e:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 80033a0:	e002      	b.n	80033a8 <HAL_ADC_ConfigChannel+0x708>
              {
                wait_loop_index--;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	3b01      	subs	r3, #1
 80033a6:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d1f9      	bne.n	80033a2 <HAL_ADC_ConfigChannel+0x702>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80033ae:	e044      	b.n	800343a <HAL_ADC_ConfigChannel+0x79a>
              }
            }
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a2d      	ldr	r2, [pc, #180]	@ (800346c <HAL_ADC_ConfigChannel+0x7cc>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d113      	bne.n	80033e2 <HAL_ADC_ConfigChannel+0x742>
                   && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80033ba:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80033be:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d10d      	bne.n	80033e2 <HAL_ADC_ConfigChannel+0x742>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4a23      	ldr	r2, [pc, #140]	@ (8003458 <HAL_ADC_ConfigChannel+0x7b8>)
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d134      	bne.n	800343a <HAL_ADC_ConfigChannel+0x79a>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80033d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80033d4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80033d8:	4619      	mov	r1, r3
 80033da:	481e      	ldr	r0, [pc, #120]	@ (8003454 <HAL_ADC_ConfigChannel+0x7b4>)
 80033dc:	f7fe ff0f 	bl	80021fe <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80033e0:	e02b      	b.n	800343a <HAL_ADC_ConfigChannel+0x79a>
                                             LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
            }
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a22      	ldr	r2, [pc, #136]	@ (8003470 <HAL_ADC_ConfigChannel+0x7d0>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d126      	bne.n	800343a <HAL_ADC_ConfigChannel+0x79a>
                   && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80033ec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80033f0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d120      	bne.n	800343a <HAL_ADC_ConfigChannel+0x79a>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a16      	ldr	r2, [pc, #88]	@ (8003458 <HAL_ADC_ConfigChannel+0x7b8>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d11b      	bne.n	800343a <HAL_ADC_ConfigChannel+0x79a>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003402:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003406:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800340a:	4619      	mov	r1, r3
 800340c:	4811      	ldr	r0, [pc, #68]	@ (8003454 <HAL_ADC_ConfigChannel+0x7b4>)
 800340e:	f7fe fef6 	bl	80021fe <LL_ADC_SetCommonPathInternalCh>
 8003412:	e012      	b.n	800343a <HAL_ADC_ConfigChannel+0x79a>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003418:	f043 0220 	orr.w	r2, r3, #32
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	659a      	str	r2, [r3, #88]	@ 0x58

          tmp_hal_status = HAL_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003426:	e008      	b.n	800343a <HAL_ADC_ConfigChannel+0x79a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800342c:	f043 0220 	orr.w	r2, r3, #32
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2200      	movs	r2, #0
 800343e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8003442:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003446:	4618      	mov	r0, r3
 8003448:	37dc      	adds	r7, #220	@ 0xdc
 800344a:	46bd      	mov	sp, r7
 800344c:	bd90      	pop	{r4, r7, pc}
 800344e:	bf00      	nop
 8003450:	80080000 	.word	0x80080000
 8003454:	42028300 	.word	0x42028300
 8003458:	42028000 	.word	0x42028000
 800345c:	42028100 	.word	0x42028100
 8003460:	c7520000 	.word	0xc7520000
 8003464:	20000000 	.word	0x20000000
 8003468:	053e2d63 	.word	0x053e2d63
 800346c:	cb840000 	.word	0xcb840000
 8003470:	80000001 	.word	0x80000001

08003474 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b088      	sub	sp, #32
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
 800347c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800347e:	2300      	movs	r3, #0
 8003480:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4618      	mov	r0, r3
 800348c:	f7ff f8ae 	bl	80025ec <LL_ADC_REG_IsConversionOngoing>
 8003490:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4618      	mov	r0, r3
 8003498:	f7ff f8cf 	bl	800263a <LL_ADC_INJ_IsConversionOngoing>
 800349c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d103      	bne.n	80034ac <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	f000 8098 	beq.w	80035dc <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	68db      	ldr	r3, [r3, #12]
 80034b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d02a      	beq.n	8003510 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	7e5b      	ldrb	r3, [r3, #25]
 80034be:	2b01      	cmp	r3, #1
 80034c0:	d126      	bne.n	8003510 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	7e1b      	ldrb	r3, [r3, #24]
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d122      	bne.n	8003510 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80034ca:	2301      	movs	r3, #1
 80034cc:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80034ce:	e014      	b.n	80034fa <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80034d0:	69fb      	ldr	r3, [r7, #28]
 80034d2:	4a45      	ldr	r2, [pc, #276]	@ (80035e8 <ADC_ConversionStop+0x174>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d90d      	bls.n	80034f4 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034dc:	f043 0210 	orr.w	r2, r3, #16
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034e8:	f043 0201 	orr.w	r2, r3, #1
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	e074      	b.n	80035de <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80034f4:	69fb      	ldr	r3, [r7, #28]
 80034f6:	3301      	adds	r3, #1
 80034f8:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003504:	2b40      	cmp	r3, #64	@ 0x40
 8003506:	d1e3      	bne.n	80034d0 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	2240      	movs	r2, #64	@ 0x40
 800350e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003510:	69bb      	ldr	r3, [r7, #24]
 8003512:	2b02      	cmp	r3, #2
 8003514:	d014      	beq.n	8003540 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4618      	mov	r0, r3
 800351c:	f7ff f866 	bl	80025ec <LL_ADC_REG_IsConversionOngoing>
 8003520:	4603      	mov	r3, r0
 8003522:	2b00      	cmp	r3, #0
 8003524:	d00c      	beq.n	8003540 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4618      	mov	r0, r3
 800352c:	f7ff f823 	bl	8002576 <LL_ADC_IsDisableOngoing>
 8003530:	4603      	mov	r3, r0
 8003532:	2b00      	cmp	r3, #0
 8003534:	d104      	bne.n	8003540 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4618      	mov	r0, r3
 800353c:	f7ff f842 	bl	80025c4 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003540:	69bb      	ldr	r3, [r7, #24]
 8003542:	2b01      	cmp	r3, #1
 8003544:	d014      	beq.n	8003570 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4618      	mov	r0, r3
 800354c:	f7ff f875 	bl	800263a <LL_ADC_INJ_IsConversionOngoing>
 8003550:	4603      	mov	r3, r0
 8003552:	2b00      	cmp	r3, #0
 8003554:	d00c      	beq.n	8003570 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4618      	mov	r0, r3
 800355c:	f7ff f80b 	bl	8002576 <LL_ADC_IsDisableOngoing>
 8003560:	4603      	mov	r3, r0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d104      	bne.n	8003570 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4618      	mov	r0, r3
 800356c:	f7ff f851 	bl	8002612 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003570:	69bb      	ldr	r3, [r7, #24]
 8003572:	2b02      	cmp	r3, #2
 8003574:	d005      	beq.n	8003582 <ADC_ConversionStop+0x10e>
 8003576:	69bb      	ldr	r3, [r7, #24]
 8003578:	2b03      	cmp	r3, #3
 800357a:	d105      	bne.n	8003588 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800357c:	230c      	movs	r3, #12
 800357e:	617b      	str	r3, [r7, #20]
        break;
 8003580:	e005      	b.n	800358e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003582:	2308      	movs	r3, #8
 8003584:	617b      	str	r3, [r7, #20]
        break;
 8003586:	e002      	b.n	800358e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003588:	2304      	movs	r3, #4
 800358a:	617b      	str	r3, [r7, #20]
        break;
 800358c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800358e:	f7fe fdf3 	bl	8002178 <HAL_GetTick>
 8003592:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003594:	e01b      	b.n	80035ce <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003596:	f7fe fdef 	bl	8002178 <HAL_GetTick>
 800359a:	4602      	mov	r2, r0
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	1ad3      	subs	r3, r2, r3
 80035a0:	2b05      	cmp	r3, #5
 80035a2:	d914      	bls.n	80035ce <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	689a      	ldr	r2, [r3, #8]
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	4013      	ands	r3, r2
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d00d      	beq.n	80035ce <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035b6:	f043 0210 	orr.w	r2, r3, #16
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035c2:	f043 0201 	orr.w	r2, r3, #1
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	e007      	b.n	80035de <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	689a      	ldr	r2, [r3, #8]
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	4013      	ands	r3, r2
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d1dc      	bne.n	8003596 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80035dc:	2300      	movs	r3, #0
}
 80035de:	4618      	mov	r0, r3
 80035e0:	3720      	adds	r7, #32
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}
 80035e6:	bf00      	nop
 80035e8:	a33fffff 	.word	0xa33fffff

080035ec <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b084      	sub	sp, #16
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80035f4:	2300      	movs	r3, #0
 80035f6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4618      	mov	r0, r3
 80035fe:	f7fe ffa7 	bl	8002550 <LL_ADC_IsEnabled>
 8003602:	4603      	mov	r3, r0
 8003604:	2b00      	cmp	r3, #0
 8003606:	d169      	bne.n	80036dc <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	689a      	ldr	r2, [r3, #8]
 800360e:	4b36      	ldr	r3, [pc, #216]	@ (80036e8 <ADC_Enable+0xfc>)
 8003610:	4013      	ands	r3, r2
 8003612:	2b00      	cmp	r3, #0
 8003614:	d00d      	beq.n	8003632 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800361a:	f043 0210 	orr.w	r2, r3, #16
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003626:	f043 0201 	orr.w	r2, r3, #1
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e055      	b.n	80036de <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4618      	mov	r0, r3
 8003638:	f7fe ff62 	bl	8002500 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800363c:	482b      	ldr	r0, [pc, #172]	@ (80036ec <ADC_Enable+0x100>)
 800363e:	f7fe fdf1 	bl	8002224 <LL_ADC_GetCommonPathInternalCh>
 8003642:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003644:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003648:	2b00      	cmp	r3, #0
 800364a:	d013      	beq.n	8003674 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800364c:	4b28      	ldr	r3, [pc, #160]	@ (80036f0 <ADC_Enable+0x104>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	099b      	lsrs	r3, r3, #6
 8003652:	4a28      	ldr	r2, [pc, #160]	@ (80036f4 <ADC_Enable+0x108>)
 8003654:	fba2 2303 	umull	r2, r3, r2, r3
 8003658:	099b      	lsrs	r3, r3, #6
 800365a:	1c5a      	adds	r2, r3, #1
 800365c:	4613      	mov	r3, r2
 800365e:	005b      	lsls	r3, r3, #1
 8003660:	4413      	add	r3, r2
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003666:	e002      	b.n	800366e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003668:	68bb      	ldr	r3, [r7, #8]
 800366a:	3b01      	subs	r3, #1
 800366c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d1f9      	bne.n	8003668 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003674:	f7fe fd80 	bl	8002178 <HAL_GetTick>
 8003678:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800367a:	e028      	b.n	80036ce <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4618      	mov	r0, r3
 8003682:	f7fe ff65 	bl	8002550 <LL_ADC_IsEnabled>
 8003686:	4603      	mov	r3, r0
 8003688:	2b00      	cmp	r3, #0
 800368a:	d104      	bne.n	8003696 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4618      	mov	r0, r3
 8003692:	f7fe ff35 	bl	8002500 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003696:	f7fe fd6f 	bl	8002178 <HAL_GetTick>
 800369a:	4602      	mov	r2, r0
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	1ad3      	subs	r3, r2, r3
 80036a0:	2b02      	cmp	r3, #2
 80036a2:	d914      	bls.n	80036ce <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f003 0301 	and.w	r3, r3, #1
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	d00d      	beq.n	80036ce <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036b6:	f043 0210 	orr.w	r2, r3, #16
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036c2:	f043 0201 	orr.w	r2, r3, #1
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e007      	b.n	80036de <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f003 0301 	and.w	r3, r3, #1
 80036d8:	2b01      	cmp	r3, #1
 80036da:	d1cf      	bne.n	800367c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80036dc:	2300      	movs	r3, #0
}
 80036de:	4618      	mov	r0, r3
 80036e0:	3710      	adds	r7, #16
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd80      	pop	{r7, pc}
 80036e6:	bf00      	nop
 80036e8:	8000003f 	.word	0x8000003f
 80036ec:	42028300 	.word	0x42028300
 80036f0:	20000000 	.word	0x20000000
 80036f4:	053e2d63 	.word	0x053e2d63

080036f8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b084      	sub	sp, #16
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4618      	mov	r0, r3
 8003706:	f7fe ff36 	bl	8002576 <LL_ADC_IsDisableOngoing>
 800370a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4618      	mov	r0, r3
 8003712:	f7fe ff1d 	bl	8002550 <LL_ADC_IsEnabled>
 8003716:	4603      	mov	r3, r0
 8003718:	2b00      	cmp	r3, #0
 800371a:	d047      	beq.n	80037ac <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d144      	bne.n	80037ac <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	f003 030d 	and.w	r3, r3, #13
 800372c:	2b01      	cmp	r3, #1
 800372e:	d10c      	bne.n	800374a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4618      	mov	r0, r3
 8003736:	f7fe fef7 	bl	8002528 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	2203      	movs	r2, #3
 8003740:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003742:	f7fe fd19 	bl	8002178 <HAL_GetTick>
 8003746:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003748:	e029      	b.n	800379e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800374e:	f043 0210 	orr.w	r2, r3, #16
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800375a:	f043 0201 	orr.w	r2, r3, #1
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	e023      	b.n	80037ae <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003766:	f7fe fd07 	bl	8002178 <HAL_GetTick>
 800376a:	4602      	mov	r2, r0
 800376c:	68bb      	ldr	r3, [r7, #8]
 800376e:	1ad3      	subs	r3, r2, r3
 8003770:	2b02      	cmp	r3, #2
 8003772:	d914      	bls.n	800379e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	689b      	ldr	r3, [r3, #8]
 800377a:	f003 0301 	and.w	r3, r3, #1
 800377e:	2b00      	cmp	r3, #0
 8003780:	d00d      	beq.n	800379e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003786:	f043 0210 	orr.w	r2, r3, #16
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003792:	f043 0201 	orr.w	r2, r3, #1
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e007      	b.n	80037ae <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	f003 0301 	and.w	r3, r3, #1
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d1dc      	bne.n	8003766 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80037ac:	2300      	movs	r3, #0
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	3710      	adds	r7, #16
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}

080037b6 <LL_ADC_IsEnabled>:
{
 80037b6:	b480      	push	{r7}
 80037b8:	b083      	sub	sp, #12
 80037ba:	af00      	add	r7, sp, #0
 80037bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	f003 0301 	and.w	r3, r3, #1
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d101      	bne.n	80037ce <LL_ADC_IsEnabled+0x18>
 80037ca:	2301      	movs	r3, #1
 80037cc:	e000      	b.n	80037d0 <LL_ADC_IsEnabled+0x1a>
 80037ce:	2300      	movs	r3, #0
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	370c      	adds	r7, #12
 80037d4:	46bd      	mov	sp, r7
 80037d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037da:	4770      	bx	lr

080037dc <LL_ADC_StartCalibration>:
{
 80037dc:	b480      	push	{r7}
 80037de:	b083      	sub	sp, #12
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	689b      	ldr	r3, [r3, #8]
 80037ea:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80037ee:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80037f2:	683a      	ldr	r2, [r7, #0]
 80037f4:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80037f8:	4313      	orrs	r3, r2
 80037fa:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	609a      	str	r2, [r3, #8]
}
 8003802:	bf00      	nop
 8003804:	370c      	adds	r7, #12
 8003806:	46bd      	mov	sp, r7
 8003808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380c:	4770      	bx	lr

0800380e <LL_ADC_IsCalibrationOnGoing>:
{
 800380e:	b480      	push	{r7}
 8003810:	b083      	sub	sp, #12
 8003812:	af00      	add	r7, sp, #0
 8003814:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800381e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003822:	d101      	bne.n	8003828 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003824:	2301      	movs	r3, #1
 8003826:	e000      	b.n	800382a <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003828:	2300      	movs	r3, #0
}
 800382a:	4618      	mov	r0, r3
 800382c:	370c      	adds	r7, #12
 800382e:	46bd      	mov	sp, r7
 8003830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003834:	4770      	bx	lr

08003836 <LL_ADC_REG_IsConversionOngoing>:
{
 8003836:	b480      	push	{r7}
 8003838:	b083      	sub	sp, #12
 800383a:	af00      	add	r7, sp, #0
 800383c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	f003 0304 	and.w	r3, r3, #4
 8003846:	2b04      	cmp	r3, #4
 8003848:	d101      	bne.n	800384e <LL_ADC_REG_IsConversionOngoing+0x18>
 800384a:	2301      	movs	r3, #1
 800384c:	e000      	b.n	8003850 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800384e:	2300      	movs	r3, #0
}
 8003850:	4618      	mov	r0, r3
 8003852:	370c      	adds	r7, #12
 8003854:	46bd      	mov	sp, r7
 8003856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385a:	4770      	bx	lr

0800385c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b084      	sub	sp, #16
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
 8003864:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003866:	2300      	movs	r3, #0
 8003868:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003870:	2b01      	cmp	r3, #1
 8003872:	d101      	bne.n	8003878 <HAL_ADCEx_Calibration_Start+0x1c>
 8003874:	2302      	movs	r3, #2
 8003876:	e04d      	b.n	8003914 <HAL_ADCEx_Calibration_Start+0xb8>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2201      	movs	r2, #1
 800387c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003880:	6878      	ldr	r0, [r7, #4]
 8003882:	f7ff ff39 	bl	80036f8 <ADC_Disable>
 8003886:	4603      	mov	r3, r0
 8003888:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800388a:	7bfb      	ldrb	r3, [r7, #15]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d136      	bne.n	80038fe <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003894:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003898:	f023 0302 	bic.w	r3, r3, #2
 800389c:	f043 0202 	orr.w	r2, r3, #2
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	6839      	ldr	r1, [r7, #0]
 80038aa:	4618      	mov	r0, r3
 80038ac:	f7ff ff96 	bl	80037dc <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80038b0:	e014      	b.n	80038dc <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80038b2:	68bb      	ldr	r3, [r7, #8]
 80038b4:	3301      	adds	r3, #1
 80038b6:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	4a18      	ldr	r2, [pc, #96]	@ (800391c <HAL_ADCEx_Calibration_Start+0xc0>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d90d      	bls.n	80038dc <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038c4:	f023 0312 	bic.w	r3, r3, #18
 80038c8:	f043 0210 	orr.w	r2, r3, #16
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2200      	movs	r2, #0
 80038d4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	e01b      	b.n	8003914 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4618      	mov	r0, r3
 80038e2:	f7ff ff94 	bl	800380e <LL_ADC_IsCalibrationOnGoing>
 80038e6:	4603      	mov	r3, r0
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d1e2      	bne.n	80038b2 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038f0:	f023 0303 	bic.w	r3, r3, #3
 80038f4:	f043 0201 	orr.w	r2, r3, #1
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	659a      	str	r2, [r3, #88]	@ 0x58
 80038fc:	e005      	b.n	800390a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003902:	f043 0210 	orr.w	r2, r3, #16
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8003912:	7bfb      	ldrb	r3, [r7, #15]
}
 8003914:	4618      	mov	r0, r3
 8003916:	3710      	adds	r7, #16
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}
 800391c:	0006cbff 	.word	0x0006cbff

08003920 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003920:	b590      	push	{r4, r7, lr}
 8003922:	b0a1      	sub	sp, #132	@ 0x84
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
 8003928:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800392a:	2300      	movs	r3, #0
 800392c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003936:	2b01      	cmp	r3, #1
 8003938:	d101      	bne.n	800393e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800393a:	2302      	movs	r3, #2
 800393c:	e089      	b.n	8003a52 <HAL_ADCEx_MultiModeConfigChannel+0x132>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2201      	movs	r2, #1
 8003942:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003946:	2300      	movs	r3, #0
 8003948:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800394a:	2300      	movs	r3, #0
 800394c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a42      	ldr	r2, [pc, #264]	@ (8003a5c <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d102      	bne.n	800395e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003958:	4b41      	ldr	r3, [pc, #260]	@ (8003a60 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800395a:	60fb      	str	r3, [r7, #12]
 800395c:	e001      	b.n	8003962 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800395e:	2300      	movs	r3, #0
 8003960:	60fb      	str	r3, [r7, #12]

  if (tmp_hadc_slave.Instance == NULL)
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d10b      	bne.n	8003980 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800396c:	f043 0220 	orr.w	r2, r3, #32
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2200      	movs	r2, #0
 8003978:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e068      	b.n	8003a52 <HAL_ADCEx_MultiModeConfigChannel+0x132>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	4618      	mov	r0, r3
 8003984:	f7ff ff57 	bl	8003836 <LL_ADC_REG_IsConversionOngoing>
 8003988:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4618      	mov	r0, r3
 8003990:	f7ff ff51 	bl	8003836 <LL_ADC_REG_IsConversionOngoing>
 8003994:	4603      	mov	r3, r0
 8003996:	2b00      	cmp	r3, #0
 8003998:	d14a      	bne.n	8003a30 <HAL_ADCEx_MultiModeConfigChannel+0x110>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800399a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800399c:	2b00      	cmp	r3, #0
 800399e:	d147      	bne.n	8003a30 <HAL_ADCEx_MultiModeConfigChannel+0x110>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80039a0:	4b30      	ldr	r3, [pc, #192]	@ (8003a64 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80039a2:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d027      	beq.n	80039fc <HAL_ADCEx_MultiModeConfigChannel+0xdc>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80039ac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80039ae:	689b      	ldr	r3, [r3, #8]
 80039b0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	6859      	ldr	r1, [r3, #4]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80039be:	035b      	lsls	r3, r3, #13
 80039c0:	430b      	orrs	r3, r1
 80039c2:	431a      	orrs	r2, r3
 80039c4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80039c6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80039c8:	4824      	ldr	r0, [pc, #144]	@ (8003a5c <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 80039ca:	f7ff fef4 	bl	80037b6 <LL_ADC_IsEnabled>
 80039ce:	4604      	mov	r4, r0
 80039d0:	4823      	ldr	r0, [pc, #140]	@ (8003a60 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80039d2:	f7ff fef0 	bl	80037b6 <LL_ADC_IsEnabled>
 80039d6:	4603      	mov	r3, r0
 80039d8:	4323      	orrs	r3, r4
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d132      	bne.n	8003a44 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80039de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80039e6:	f023 030f 	bic.w	r3, r3, #15
 80039ea:	683a      	ldr	r2, [r7, #0]
 80039ec:	6811      	ldr	r1, [r2, #0]
 80039ee:	683a      	ldr	r2, [r7, #0]
 80039f0:	6892      	ldr	r2, [r2, #8]
 80039f2:	430a      	orrs	r2, r1
 80039f4:	431a      	orrs	r2, r3
 80039f6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80039f8:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80039fa:	e023      	b.n	8003a44 <HAL_ADCEx_MultiModeConfigChannel+0x124>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80039fc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80039fe:	689b      	ldr	r3, [r3, #8]
 8003a00:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003a04:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a06:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003a08:	4814      	ldr	r0, [pc, #80]	@ (8003a5c <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8003a0a:	f7ff fed4 	bl	80037b6 <LL_ADC_IsEnabled>
 8003a0e:	4604      	mov	r4, r0
 8003a10:	4813      	ldr	r0, [pc, #76]	@ (8003a60 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003a12:	f7ff fed0 	bl	80037b6 <LL_ADC_IsEnabled>
 8003a16:	4603      	mov	r3, r0
 8003a18:	4323      	orrs	r3, r4
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d112      	bne.n	8003a44 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003a1e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003a26:	f023 030f 	bic.w	r3, r3, #15
 8003a2a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003a2c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003a2e:	e009      	b.n	8003a44 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a34:	f043 0220 	orr.w	r2, r3, #32
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003a42:	e000      	b.n	8003a46 <HAL_ADCEx_MultiModeConfigChannel+0x126>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003a44:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8003a4e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	3784      	adds	r7, #132	@ 0x84
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd90      	pop	{r4, r7, pc}
 8003a5a:	bf00      	nop
 8003a5c:	42028000 	.word	0x42028000
 8003a60:	42028100 	.word	0x42028100
 8003a64:	42028300 	.word	0x42028300

08003a68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b085      	sub	sp, #20
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	f003 0307 	and.w	r3, r3, #7
 8003a76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a78:	4b0c      	ldr	r3, [pc, #48]	@ (8003aac <__NVIC_SetPriorityGrouping+0x44>)
 8003a7a:	68db      	ldr	r3, [r3, #12]
 8003a7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a7e:	68ba      	ldr	r2, [r7, #8]
 8003a80:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003a84:	4013      	ands	r3, r2
 8003a86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a90:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003a94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a9a:	4a04      	ldr	r2, [pc, #16]	@ (8003aac <__NVIC_SetPriorityGrouping+0x44>)
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	60d3      	str	r3, [r2, #12]
}
 8003aa0:	bf00      	nop
 8003aa2:	3714      	adds	r7, #20
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aaa:	4770      	bx	lr
 8003aac:	e000ed00 	.word	0xe000ed00

08003ab0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ab4:	4b04      	ldr	r3, [pc, #16]	@ (8003ac8 <__NVIC_GetPriorityGrouping+0x18>)
 8003ab6:	68db      	ldr	r3, [r3, #12]
 8003ab8:	0a1b      	lsrs	r3, r3, #8
 8003aba:	f003 0307 	and.w	r3, r3, #7
}
 8003abe:	4618      	mov	r0, r3
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac6:	4770      	bx	lr
 8003ac8:	e000ed00 	.word	0xe000ed00

08003acc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b083      	sub	sp, #12
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ad6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	db0b      	blt.n	8003af6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ade:	79fb      	ldrb	r3, [r7, #7]
 8003ae0:	f003 021f 	and.w	r2, r3, #31
 8003ae4:	4907      	ldr	r1, [pc, #28]	@ (8003b04 <__NVIC_EnableIRQ+0x38>)
 8003ae6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aea:	095b      	lsrs	r3, r3, #5
 8003aec:	2001      	movs	r0, #1
 8003aee:	fa00 f202 	lsl.w	r2, r0, r2
 8003af2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003af6:	bf00      	nop
 8003af8:	370c      	adds	r7, #12
 8003afa:	46bd      	mov	sp, r7
 8003afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b00:	4770      	bx	lr
 8003b02:	bf00      	nop
 8003b04:	e000e100 	.word	0xe000e100

08003b08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b083      	sub	sp, #12
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	4603      	mov	r3, r0
 8003b10:	6039      	str	r1, [r7, #0]
 8003b12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	db0a      	blt.n	8003b32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	b2da      	uxtb	r2, r3
 8003b20:	490c      	ldr	r1, [pc, #48]	@ (8003b54 <__NVIC_SetPriority+0x4c>)
 8003b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b26:	0152      	lsls	r2, r2, #5
 8003b28:	b2d2      	uxtb	r2, r2
 8003b2a:	440b      	add	r3, r1
 8003b2c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b30:	e00a      	b.n	8003b48 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	b2da      	uxtb	r2, r3
 8003b36:	4908      	ldr	r1, [pc, #32]	@ (8003b58 <__NVIC_SetPriority+0x50>)
 8003b38:	79fb      	ldrb	r3, [r7, #7]
 8003b3a:	f003 030f 	and.w	r3, r3, #15
 8003b3e:	3b04      	subs	r3, #4
 8003b40:	0152      	lsls	r2, r2, #5
 8003b42:	b2d2      	uxtb	r2, r2
 8003b44:	440b      	add	r3, r1
 8003b46:	761a      	strb	r2, [r3, #24]
}
 8003b48:	bf00      	nop
 8003b4a:	370c      	adds	r7, #12
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b52:	4770      	bx	lr
 8003b54:	e000e100 	.word	0xe000e100
 8003b58:	e000ed00 	.word	0xe000ed00

08003b5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	b089      	sub	sp, #36	@ 0x24
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	60f8      	str	r0, [r7, #12]
 8003b64:	60b9      	str	r1, [r7, #8]
 8003b66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	f003 0307 	and.w	r3, r3, #7
 8003b6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b70:	69fb      	ldr	r3, [r7, #28]
 8003b72:	f1c3 0307 	rsb	r3, r3, #7
 8003b76:	2b03      	cmp	r3, #3
 8003b78:	bf28      	it	cs
 8003b7a:	2303      	movcs	r3, #3
 8003b7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b7e:	69fb      	ldr	r3, [r7, #28]
 8003b80:	3303      	adds	r3, #3
 8003b82:	2b06      	cmp	r3, #6
 8003b84:	d902      	bls.n	8003b8c <NVIC_EncodePriority+0x30>
 8003b86:	69fb      	ldr	r3, [r7, #28]
 8003b88:	3b04      	subs	r3, #4
 8003b8a:	e000      	b.n	8003b8e <NVIC_EncodePriority+0x32>
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b90:	f04f 32ff 	mov.w	r2, #4294967295
 8003b94:	69bb      	ldr	r3, [r7, #24]
 8003b96:	fa02 f303 	lsl.w	r3, r2, r3
 8003b9a:	43da      	mvns	r2, r3
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	401a      	ands	r2, r3
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ba4:	f04f 31ff 	mov.w	r1, #4294967295
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	fa01 f303 	lsl.w	r3, r1, r3
 8003bae:	43d9      	mvns	r1, r3
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bb4:	4313      	orrs	r3, r2
         );
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	3724      	adds	r7, #36	@ 0x24
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc0:	4770      	bx	lr
	...

08003bc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b082      	sub	sp, #8
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	3b01      	subs	r3, #1
 8003bd0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003bd4:	d301      	bcc.n	8003bda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	e00f      	b.n	8003bfa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003bda:	4a0a      	ldr	r2, [pc, #40]	@ (8003c04 <SysTick_Config+0x40>)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	3b01      	subs	r3, #1
 8003be0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003be2:	2107      	movs	r1, #7
 8003be4:	f04f 30ff 	mov.w	r0, #4294967295
 8003be8:	f7ff ff8e 	bl	8003b08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003bec:	4b05      	ldr	r3, [pc, #20]	@ (8003c04 <SysTick_Config+0x40>)
 8003bee:	2200      	movs	r2, #0
 8003bf0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003bf2:	4b04      	ldr	r3, [pc, #16]	@ (8003c04 <SysTick_Config+0x40>)
 8003bf4:	2207      	movs	r2, #7
 8003bf6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003bf8:	2300      	movs	r3, #0
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3708      	adds	r7, #8
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}
 8003c02:	bf00      	nop
 8003c04:	e000e010 	.word	0xe000e010

08003c08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b082      	sub	sp, #8
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c10:	6878      	ldr	r0, [r7, #4]
 8003c12:	f7ff ff29 	bl	8003a68 <__NVIC_SetPriorityGrouping>
}
 8003c16:	bf00      	nop
 8003c18:	3708      	adds	r7, #8
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}

08003c1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c1e:	b580      	push	{r7, lr}
 8003c20:	b086      	sub	sp, #24
 8003c22:	af00      	add	r7, sp, #0
 8003c24:	4603      	mov	r3, r0
 8003c26:	60b9      	str	r1, [r7, #8]
 8003c28:	607a      	str	r2, [r7, #4]
 8003c2a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003c2c:	f7ff ff40 	bl	8003ab0 <__NVIC_GetPriorityGrouping>
 8003c30:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c32:	687a      	ldr	r2, [r7, #4]
 8003c34:	68b9      	ldr	r1, [r7, #8]
 8003c36:	6978      	ldr	r0, [r7, #20]
 8003c38:	f7ff ff90 	bl	8003b5c <NVIC_EncodePriority>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c42:	4611      	mov	r1, r2
 8003c44:	4618      	mov	r0, r3
 8003c46:	f7ff ff5f 	bl	8003b08 <__NVIC_SetPriority>
}
 8003c4a:	bf00      	nop
 8003c4c:	3718      	adds	r7, #24
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}

08003c52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c52:	b580      	push	{r7, lr}
 8003c54:	b082      	sub	sp, #8
 8003c56:	af00      	add	r7, sp, #0
 8003c58:	4603      	mov	r3, r0
 8003c5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c60:	4618      	mov	r0, r3
 8003c62:	f7ff ff33 	bl	8003acc <__NVIC_EnableIRQ>
}
 8003c66:	bf00      	nop
 8003c68:	3708      	adds	r7, #8
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}

08003c6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c6e:	b580      	push	{r7, lr}
 8003c70:	b082      	sub	sp, #8
 8003c72:	af00      	add	r7, sp, #0
 8003c74:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003c76:	6878      	ldr	r0, [r7, #4]
 8003c78:	f7ff ffa4 	bl	8003bc4 <SysTick_Config>
 8003c7c:	4603      	mov	r3, r0
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3708      	adds	r7, #8
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}

08003c86 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003c86:	b480      	push	{r7}
 8003c88:	b085      	sub	sp, #20
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c8e:	2300      	movs	r3, #0
 8003c90:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003c98:	b2db      	uxtb	r3, r3
 8003c9a:	2b02      	cmp	r3, #2
 8003c9c:	d008      	beq.n	8003cb0 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2204      	movs	r2, #4
 8003ca2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003cac:	2301      	movs	r3, #1
 8003cae:	e040      	b.n	8003d32 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681a      	ldr	r2, [r3, #0]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f022 020e 	bic.w	r2, r2, #14
 8003cbe:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cca:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003cce:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f022 0201 	bic.w	r2, r2, #1
 8003cde:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ce4:	f003 021c 	and.w	r2, r3, #28
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cec:	2101      	movs	r1, #1
 8003cee:	fa01 f202 	lsl.w	r2, r1, r2
 8003cf2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cf8:	687a      	ldr	r2, [r7, #4]
 8003cfa:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8003cfc:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d00c      	beq.n	8003d20 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d0a:	681a      	ldr	r2, [r3, #0]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d10:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003d14:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d1a:	687a      	ldr	r2, [r7, #4]
 8003d1c:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 8003d1e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2201      	movs	r2, #1
 8003d24:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8003d30:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	3714      	adds	r7, #20
 8003d36:	46bd      	mov	sp, r7
 8003d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3c:	4770      	bx	lr

08003d3e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003d3e:	b580      	push	{r7, lr}
 8003d40:	b084      	sub	sp, #16
 8003d42:	af00      	add	r7, sp, #0
 8003d44:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d46:	2300      	movs	r3, #0
 8003d48:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	2b02      	cmp	r3, #2
 8003d54:	d005      	beq.n	8003d62 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2204      	movs	r2, #4
 8003d5a:	645a      	str	r2, [r3, #68]	@ 0x44

    status = HAL_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	73fb      	strb	r3, [r7, #15]
 8003d60:	e047      	b.n	8003df2 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	681a      	ldr	r2, [r3, #0]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f022 020e 	bic.w	r2, r2, #14
 8003d70:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	681a      	ldr	r2, [r3, #0]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f022 0201 	bic.w	r2, r2, #1
 8003d80:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d8c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003d90:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d96:	f003 021c 	and.w	r2, r3, #28
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d9e:	2101      	movs	r1, #1
 8003da0:	fa01 f202 	lsl.w	r2, r1, r2
 8003da4:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003daa:	687a      	ldr	r2, [r7, #4]
 8003dac:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8003dae:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d00c      	beq.n	8003dd2 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dbc:	681a      	ldr	r2, [r3, #0]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dc2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003dc6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dcc:	687a      	ldr	r2, [r7, #4]
 8003dce:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 8003dd0:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2201      	movs	r2, #1
 8003dd6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d003      	beq.n	8003df2 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dee:	6878      	ldr	r0, [r7, #4]
 8003df0:	4798      	blx	r3
    }
  }
  return status;
 8003df2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003df4:	4618      	mov	r0, r3
 8003df6:	3710      	adds	r7, #16
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}

08003dfc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b087      	sub	sp, #28
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
 8003e04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0U;
 8003e06:	2300      	movs	r3, #0
 8003e08:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003e0a:	e158      	b.n	80040be <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	681a      	ldr	r2, [r3, #0]
 8003e10:	2101      	movs	r1, #1
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	fa01 f303 	lsl.w	r3, r1, r3
 8003e18:	4013      	ands	r3, r2
 8003e1a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	f000 814a 	beq.w	80040b8 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	f003 0303 	and.w	r3, r3, #3
 8003e2c:	2b01      	cmp	r3, #1
 8003e2e:	d005      	beq.n	8003e3c <HAL_GPIO_Init+0x40>
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	f003 0303 	and.w	r3, r3, #3
 8003e38:	2b02      	cmp	r3, #2
 8003e3a:	d130      	bne.n	8003e9e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	005b      	lsls	r3, r3, #1
 8003e46:	2203      	movs	r2, #3
 8003e48:	fa02 f303 	lsl.w	r3, r2, r3
 8003e4c:	43db      	mvns	r3, r3
 8003e4e:	693a      	ldr	r2, [r7, #16]
 8003e50:	4013      	ands	r3, r2
 8003e52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	68da      	ldr	r2, [r3, #12]
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	005b      	lsls	r3, r3, #1
 8003e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e60:	693a      	ldr	r2, [r7, #16]
 8003e62:	4313      	orrs	r3, r2
 8003e64:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	693a      	ldr	r2, [r7, #16]
 8003e6a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003e72:	2201      	movs	r2, #1
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7a:	43db      	mvns	r3, r3
 8003e7c:	693a      	ldr	r2, [r7, #16]
 8003e7e:	4013      	ands	r3, r2
 8003e80:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	091b      	lsrs	r3, r3, #4
 8003e88:	f003 0201 	and.w	r2, r3, #1
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e92:	693a      	ldr	r2, [r7, #16]
 8003e94:	4313      	orrs	r3, r2
 8003e96:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	693a      	ldr	r2, [r7, #16]
 8003e9c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	f003 0303 	and.w	r3, r3, #3
 8003ea6:	2b03      	cmp	r3, #3
 8003ea8:	d017      	beq.n	8003eda <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	68db      	ldr	r3, [r3, #12]
 8003eae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003eb0:	697b      	ldr	r3, [r7, #20]
 8003eb2:	005b      	lsls	r3, r3, #1
 8003eb4:	2203      	movs	r2, #3
 8003eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eba:	43db      	mvns	r3, r3
 8003ebc:	693a      	ldr	r2, [r7, #16]
 8003ebe:	4013      	ands	r3, r2
 8003ec0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	689a      	ldr	r2, [r3, #8]
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	005b      	lsls	r3, r3, #1
 8003eca:	fa02 f303 	lsl.w	r3, r2, r3
 8003ece:	693a      	ldr	r2, [r7, #16]
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	693a      	ldr	r2, [r7, #16]
 8003ed8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	f003 0303 	and.w	r3, r3, #3
 8003ee2:	2b02      	cmp	r3, #2
 8003ee4:	d123      	bne.n	8003f2e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	08da      	lsrs	r2, r3, #3
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	3208      	adds	r2, #8
 8003eee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ef2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 8003ef4:	697b      	ldr	r3, [r7, #20]
 8003ef6:	f003 0307 	and.w	r3, r3, #7
 8003efa:	009b      	lsls	r3, r3, #2
 8003efc:	220f      	movs	r2, #15
 8003efe:	fa02 f303 	lsl.w	r3, r2, r3
 8003f02:	43db      	mvns	r3, r3
 8003f04:	693a      	ldr	r2, [r7, #16]
 8003f06:	4013      	ands	r3, r2
 8003f08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	691a      	ldr	r2, [r3, #16]
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	f003 0307 	and.w	r3, r3, #7
 8003f14:	009b      	lsls	r3, r3, #2
 8003f16:	fa02 f303 	lsl.w	r3, r2, r3
 8003f1a:	693a      	ldr	r2, [r7, #16]
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	08da      	lsrs	r2, r3, #3
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	3208      	adds	r2, #8
 8003f28:	6939      	ldr	r1, [r7, #16]
 8003f2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003f34:	697b      	ldr	r3, [r7, #20]
 8003f36:	005b      	lsls	r3, r3, #1
 8003f38:	2203      	movs	r2, #3
 8003f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f3e:	43db      	mvns	r3, r3
 8003f40:	693a      	ldr	r2, [r7, #16]
 8003f42:	4013      	ands	r3, r2
 8003f44:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	f003 0203 	and.w	r2, r3, #3
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	005b      	lsls	r3, r3, #1
 8003f52:	fa02 f303 	lsl.w	r3, r2, r3
 8003f56:	693a      	ldr	r2, [r7, #16]
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	693a      	ldr	r2, [r7, #16]
 8003f60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	f000 80a4 	beq.w	80040b8 <HAL_GPIO_Init+0x2bc>
      {
        temp = EXTI->EXTICR[position >> 2U];
 8003f70:	4a5a      	ldr	r2, [pc, #360]	@ (80040dc <HAL_GPIO_Init+0x2e0>)
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	089b      	lsrs	r3, r3, #2
 8003f76:	3318      	adds	r3, #24
 8003f78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f7c:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	f003 0303 	and.w	r3, r3, #3
 8003f84:	00db      	lsls	r3, r3, #3
 8003f86:	220f      	movs	r2, #15
 8003f88:	fa02 f303 	lsl.w	r3, r2, r3
 8003f8c:	43db      	mvns	r3, r3
 8003f8e:	693a      	ldr	r2, [r7, #16]
 8003f90:	4013      	ands	r3, r2
 8003f92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	4a52      	ldr	r2, [pc, #328]	@ (80040e0 <HAL_GPIO_Init+0x2e4>)
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d025      	beq.n	8003fe8 <HAL_GPIO_Init+0x1ec>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	4a51      	ldr	r2, [pc, #324]	@ (80040e4 <HAL_GPIO_Init+0x2e8>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d01f      	beq.n	8003fe4 <HAL_GPIO_Init+0x1e8>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	4a50      	ldr	r2, [pc, #320]	@ (80040e8 <HAL_GPIO_Init+0x2ec>)
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d019      	beq.n	8003fe0 <HAL_GPIO_Init+0x1e4>
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	4a4f      	ldr	r2, [pc, #316]	@ (80040ec <HAL_GPIO_Init+0x2f0>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d013      	beq.n	8003fdc <HAL_GPIO_Init+0x1e0>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	4a4e      	ldr	r2, [pc, #312]	@ (80040f0 <HAL_GPIO_Init+0x2f4>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d00d      	beq.n	8003fd8 <HAL_GPIO_Init+0x1dc>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	4a4d      	ldr	r2, [pc, #308]	@ (80040f4 <HAL_GPIO_Init+0x2f8>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d007      	beq.n	8003fd4 <HAL_GPIO_Init+0x1d8>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	4a4c      	ldr	r2, [pc, #304]	@ (80040f8 <HAL_GPIO_Init+0x2fc>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d101      	bne.n	8003fd0 <HAL_GPIO_Init+0x1d4>
 8003fcc:	2306      	movs	r3, #6
 8003fce:	e00c      	b.n	8003fea <HAL_GPIO_Init+0x1ee>
 8003fd0:	2307      	movs	r3, #7
 8003fd2:	e00a      	b.n	8003fea <HAL_GPIO_Init+0x1ee>
 8003fd4:	2305      	movs	r3, #5
 8003fd6:	e008      	b.n	8003fea <HAL_GPIO_Init+0x1ee>
 8003fd8:	2304      	movs	r3, #4
 8003fda:	e006      	b.n	8003fea <HAL_GPIO_Init+0x1ee>
 8003fdc:	2303      	movs	r3, #3
 8003fde:	e004      	b.n	8003fea <HAL_GPIO_Init+0x1ee>
 8003fe0:	2302      	movs	r3, #2
 8003fe2:	e002      	b.n	8003fea <HAL_GPIO_Init+0x1ee>
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e000      	b.n	8003fea <HAL_GPIO_Init+0x1ee>
 8003fe8:	2300      	movs	r3, #0
 8003fea:	697a      	ldr	r2, [r7, #20]
 8003fec:	f002 0203 	and.w	r2, r2, #3
 8003ff0:	00d2      	lsls	r2, r2, #3
 8003ff2:	4093      	lsls	r3, r2
 8003ff4:	693a      	ldr	r2, [r7, #16]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 8003ffa:	4938      	ldr	r1, [pc, #224]	@ (80040dc <HAL_GPIO_Init+0x2e0>)
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	089b      	lsrs	r3, r3, #2
 8004000:	3318      	adds	r3, #24
 8004002:	693a      	ldr	r2, [r7, #16]
 8004004:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004008:	4b34      	ldr	r3, [pc, #208]	@ (80040dc <HAL_GPIO_Init+0x2e0>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	43db      	mvns	r3, r3
 8004012:	693a      	ldr	r2, [r7, #16]
 8004014:	4013      	ands	r3, r2
 8004016:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004020:	2b00      	cmp	r3, #0
 8004022:	d003      	beq.n	800402c <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8004024:	693a      	ldr	r2, [r7, #16]
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	4313      	orrs	r3, r2
 800402a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800402c:	4a2b      	ldr	r2, [pc, #172]	@ (80040dc <HAL_GPIO_Init+0x2e0>)
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004032:	4b2a      	ldr	r3, [pc, #168]	@ (80040dc <HAL_GPIO_Init+0x2e0>)
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	43db      	mvns	r3, r3
 800403c:	693a      	ldr	r2, [r7, #16]
 800403e:	4013      	ands	r3, r2
 8004040:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800404a:	2b00      	cmp	r3, #0
 800404c:	d003      	beq.n	8004056 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800404e:	693a      	ldr	r2, [r7, #16]
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	4313      	orrs	r3, r2
 8004054:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004056:	4a21      	ldr	r2, [pc, #132]	@ (80040dc <HAL_GPIO_Init+0x2e0>)
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800405c:	4b1f      	ldr	r3, [pc, #124]	@ (80040dc <HAL_GPIO_Init+0x2e0>)
 800405e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004062:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	43db      	mvns	r3, r3
 8004068:	693a      	ldr	r2, [r7, #16]
 800406a:	4013      	ands	r3, r2
 800406c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004076:	2b00      	cmp	r3, #0
 8004078:	d003      	beq.n	8004082 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800407a:	693a      	ldr	r2, [r7, #16]
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	4313      	orrs	r3, r2
 8004080:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004082:	4a16      	ldr	r2, [pc, #88]	@ (80040dc <HAL_GPIO_Init+0x2e0>)
 8004084:	693b      	ldr	r3, [r7, #16]
 8004086:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        temp = EXTI->IMR1;
 800408a:	4b14      	ldr	r3, [pc, #80]	@ (80040dc <HAL_GPIO_Init+0x2e0>)
 800408c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004090:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	43db      	mvns	r3, r3
 8004096:	693a      	ldr	r2, [r7, #16]
 8004098:	4013      	ands	r3, r2
 800409a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d003      	beq.n	80040b0 <HAL_GPIO_Init+0x2b4>
        {
          temp |= iocurrent;
 80040a8:	693a      	ldr	r2, [r7, #16]
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	4313      	orrs	r3, r2
 80040ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80040b0:	4a0a      	ldr	r2, [pc, #40]	@ (80040dc <HAL_GPIO_Init+0x2e0>)
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	3301      	adds	r3, #1
 80040bc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	681a      	ldr	r2, [r3, #0]
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	fa22 f303 	lsr.w	r3, r2, r3
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	f47f ae9f 	bne.w	8003e0c <HAL_GPIO_Init+0x10>
  }
}
 80040ce:	bf00      	nop
 80040d0:	bf00      	nop
 80040d2:	371c      	adds	r7, #28
 80040d4:	46bd      	mov	sp, r7
 80040d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040da:	4770      	bx	lr
 80040dc:	4002f400 	.word	0x4002f400
 80040e0:	42020000 	.word	0x42020000
 80040e4:	42020400 	.word	0x42020400
 80040e8:	42020800 	.word	0x42020800
 80040ec:	42020c00 	.word	0x42020c00
 80040f0:	42021000 	.word	0x42021000
 80040f4:	42021400 	.word	0x42021400
 80040f8:	42021800 	.word	0x42021800

080040fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80040fc:	b480      	push	{r7}
 80040fe:	b083      	sub	sp, #12
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
 8004104:	460b      	mov	r3, r1
 8004106:	807b      	strh	r3, [r7, #2]
 8004108:	4613      	mov	r3, r2
 800410a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800410c:	787b      	ldrb	r3, [r7, #1]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d003      	beq.n	800411a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004112:	887a      	ldrh	r2, [r7, #2]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004118:	e002      	b.n	8004120 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800411a:	887a      	ldrh	r2, [r7, #2]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004120:	bf00      	nop
 8004122:	370c      	adds	r7, #12
 8004124:	46bd      	mov	sp, r7
 8004126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412a:	4770      	bx	lr

0800412c <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b082      	sub	sp, #8
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
 8004134:	460b      	mov	r3, r1
 8004136:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d10c      	bne.n	8004158 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 800413e:	4b13      	ldr	r3, [pc, #76]	@ (800418c <HAL_PWR_EnterSLEEPMode+0x60>)
 8004140:	695b      	ldr	r3, [r3, #20]
 8004142:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004146:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800414a:	d10e      	bne.n	800416a <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 800414c:	f000 f89c 	bl	8004288 <HAL_PWREx_DisableLowPowerRunMode>
 8004150:	4603      	mov	r3, r0
 8004152:	2b00      	cmp	r3, #0
 8004154:	d009      	beq.n	800416a <HAL_PWR_EnterSLEEPMode+0x3e>
      {
        return ;
 8004156:	e016      	b.n	8004186 <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == RESET)
 8004158:	4b0c      	ldr	r3, [pc, #48]	@ (800418c <HAL_PWR_EnterSLEEPMode+0x60>)
 800415a:	695b      	ldr	r3, [r3, #20]
 800415c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004160:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004164:	d001      	beq.n	800416a <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8004166:	f000 f87f 	bl	8004268 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800416a:	4b09      	ldr	r3, [pc, #36]	@ (8004190 <HAL_PWR_EnterSLEEPMode+0x64>)
 800416c:	691b      	ldr	r3, [r3, #16]
 800416e:	4a08      	ldr	r2, [pc, #32]	@ (8004190 <HAL_PWR_EnterSLEEPMode+0x64>)
 8004170:	f023 0304 	bic.w	r3, r3, #4
 8004174:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8004176:	78fb      	ldrb	r3, [r7, #3]
 8004178:	2b01      	cmp	r3, #1
 800417a:	d101      	bne.n	8004180 <HAL_PWR_EnterSLEEPMode+0x54>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800417c:	bf30      	wfi
 800417e:	e002      	b.n	8004186 <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8004180:	bf40      	sev
    __WFE();
 8004182:	bf20      	wfe
    __WFE();
 8004184:	bf20      	wfe
  }

}
 8004186:	3708      	adds	r7, #8
 8004188:	46bd      	mov	sp, r7
 800418a:	bd80      	pop	{r7, pc}
 800418c:	40007000 	.word	0x40007000
 8004190:	e000ed00 	.word	0xe000ed00

08004194 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004194:	b480      	push	{r7}
 8004196:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8004198:	4b04      	ldr	r3, [pc, #16]	@ (80041ac <HAL_PWREx_GetVoltageRange+0x18>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 80041a0:	4618      	mov	r0, r3
 80041a2:	46bd      	mov	sp, r7
 80041a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a8:	4770      	bx	lr
 80041aa:	bf00      	nop
 80041ac:	40007000 	.word	0x40007000

080041b0 <HAL_PWREx_ControlVoltageScaling>:
  * @note  The VOS shall NOT be changed in LP Mode of if LP mode is asked.
  * @note  The function shall not be called in Low-power run mode (meaningless and misleading).
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b084      	sub	sp, #16
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 80041b8:	4b27      	ldr	r3, [pc, #156]	@ (8004258 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80041c0:	60bb      	str	r3, [r7, #8]

  /* VOS shall not be changed in LP Mode            */
  /* or if LP Mode is asked but not yet established */
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 80041c2:	f000 f8b1 	bl	8004328 <HAL_PWREx_SMPS_GetEffectiveMode>
 80041c6:	4603      	mov	r3, r0
 80041c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041cc:	d101      	bne.n	80041d2 <HAL_PWREx_ControlVoltageScaling+0x22>
  {
    return HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	e03e      	b.n	8004250 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 80041d2:	4b21      	ldr	r3, [pc, #132]	@ (8004258 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80041d4:	68db      	ldr	r3, [r3, #12]
 80041d6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80041da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041de:	d101      	bne.n	80041e4 <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    return HAL_ERROR;
 80041e0:	2301      	movs	r3, #1
 80041e2:	e035      	b.n	8004250 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 80041e4:	68ba      	ldr	r2, [r7, #8]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	429a      	cmp	r2, r3
 80041ea:	d101      	bne.n	80041f0 <HAL_PWREx_ControlVoltageScaling+0x40>
  {
    return HAL_OK;
 80041ec:	2300      	movs	r3, #0
 80041ee:	e02f      	b.n	8004250 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80041f0:	4b19      	ldr	r3, [pc, #100]	@ (8004258 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80041f8:	4917      	ldr	r1, [pc, #92]	@ (8004258 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	4313      	orrs	r3, r2
 80041fe:	600b      	str	r3, [r1, #0]

  /* Wait until VOSF is cleared */
  /* and at least one iteration loop */
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 8004200:	4b16      	ldr	r3, [pc, #88]	@ (800425c <HAL_PWREx_ControlVoltageScaling+0xac>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	095b      	lsrs	r3, r3, #5
 8004206:	4a16      	ldr	r2, [pc, #88]	@ (8004260 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8004208:	fba2 2303 	umull	r2, r3, r2, r3
 800420c:	09db      	lsrs	r3, r3, #7
 800420e:	2232      	movs	r2, #50	@ 0x32
 8004210:	fb02 f303 	mul.w	r3, r2, r3
 8004214:	4a13      	ldr	r2, [pc, #76]	@ (8004264 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8004216:	fba2 2303 	umull	r2, r3, r2, r3
 800421a:	08db      	lsrs	r3, r3, #3
 800421c:	3301      	adds	r3, #1
 800421e:	60fb      	str	r3, [r7, #12]

  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004220:	e002      	b.n	8004228 <HAL_PWREx_ControlVoltageScaling+0x78>
  {
    wait_loop_index--;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	3b01      	subs	r3, #1
 8004226:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004228:	4b0b      	ldr	r3, [pc, #44]	@ (8004258 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800422a:	695b      	ldr	r3, [r3, #20]
 800422c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004230:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004234:	d102      	bne.n	800423c <HAL_PWREx_ControlVoltageScaling+0x8c>
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d1f2      	bne.n	8004222 <HAL_PWREx_ControlVoltageScaling+0x72>
  }

  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800423c:	4b06      	ldr	r3, [pc, #24]	@ (8004258 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800423e:	695b      	ldr	r3, [r3, #20]
 8004240:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004244:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004248:	d101      	bne.n	800424e <HAL_PWREx_ControlVoltageScaling+0x9e>
  {
    return HAL_TIMEOUT;
 800424a:	2303      	movs	r3, #3
 800424c:	e000      	b.n	8004250 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  return HAL_OK;
 800424e:	2300      	movs	r3, #0
}
 8004250:	4618      	mov	r0, r3
 8004252:	3710      	adds	r7, #16
 8004254:	46bd      	mov	sp, r7
 8004256:	bd80      	pop	{r7, pc}
 8004258:	40007000 	.word	0x40007000
 800425c:	20000000 	.word	0x20000000
 8004260:	0a7c5ac5 	.word	0x0a7c5ac5
 8004264:	cccccccd 	.word	0xcccccccd

08004268 <HAL_PWREx_EnableLowPowerRunMode>:
  *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
  *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8004268:	b480      	push	{r7}
 800426a:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 800426c:	4b05      	ldr	r3, [pc, #20]	@ (8004284 <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a04      	ldr	r2, [pc, #16]	@ (8004284 <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 8004272:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004276:	6013      	str	r3, [r2, #0]
}
 8004278:	bf00      	nop
 800427a:	46bd      	mov	sp, r7
 800427c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004280:	4770      	bx	lr
 8004282:	bf00      	nop
 8004284:	40007000 	.word	0x40007000

08004288 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8004288:	b480      	push	{r7}
 800428a:	b083      	sub	sp, #12
 800428c:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 800428e:	4b1a      	ldr	r3, [pc, #104]	@ (80042f8 <HAL_PWREx_DisableLowPowerRunMode+0x70>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a19      	ldr	r2, [pc, #100]	@ (80042f8 <HAL_PWREx_DisableLowPowerRunMode+0x70>)
 8004294:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004298:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  /* and at least one iteration loop */
  wait_loop_index = ((PWR_REGLP_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 800429a:	4b18      	ldr	r3, [pc, #96]	@ (80042fc <HAL_PWREx_DisableLowPowerRunMode+0x74>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	095b      	lsrs	r3, r3, #5
 80042a0:	4a17      	ldr	r2, [pc, #92]	@ (8004300 <HAL_PWREx_DisableLowPowerRunMode+0x78>)
 80042a2:	fba2 2303 	umull	r2, r3, r2, r3
 80042a6:	09db      	lsrs	r3, r3, #7
 80042a8:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80042ac:	fb02 f303 	mul.w	r3, r2, r3
 80042b0:	4a14      	ldr	r2, [pc, #80]	@ (8004304 <HAL_PWREx_DisableLowPowerRunMode+0x7c>)
 80042b2:	fba2 2303 	umull	r2, r3, r2, r3
 80042b6:	08db      	lsrs	r3, r3, #3
 80042b8:	3301      	adds	r3, #1
 80042ba:	607b      	str	r3, [r7, #4]

  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 80042bc:	e002      	b.n	80042c4 <HAL_PWREx_DisableLowPowerRunMode+0x3c>
  {
    wait_loop_index--;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	3b01      	subs	r3, #1
 80042c2:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 80042c4:	4b0c      	ldr	r3, [pc, #48]	@ (80042f8 <HAL_PWREx_DisableLowPowerRunMode+0x70>)
 80042c6:	695b      	ldr	r3, [r3, #20]
 80042c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80042cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042d0:	d102      	bne.n	80042d8 <HAL_PWREx_DisableLowPowerRunMode+0x50>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d1f2      	bne.n	80042be <HAL_PWREx_DisableLowPowerRunMode+0x36>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 80042d8:	4b07      	ldr	r3, [pc, #28]	@ (80042f8 <HAL_PWREx_DisableLowPowerRunMode+0x70>)
 80042da:	695b      	ldr	r3, [r3, #20]
 80042dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80042e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042e4:	d101      	bne.n	80042ea <HAL_PWREx_DisableLowPowerRunMode+0x62>
  {
    return HAL_TIMEOUT;
 80042e6:	2303      	movs	r3, #3
 80042e8:	e000      	b.n	80042ec <HAL_PWREx_DisableLowPowerRunMode+0x64>
  }

  return HAL_OK;
 80042ea:	2300      	movs	r3, #0
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	370c      	adds	r7, #12
 80042f0:	46bd      	mov	sp, r7
 80042f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f6:	4770      	bx	lr
 80042f8:	40007000 	.word	0x40007000
 80042fc:	20000000 	.word	0x20000000
 8004300:	0a7c5ac5 	.word	0x0a7c5ac5
 8004304:	cccccccd 	.word	0xcccccccd

08004308 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004308:	b480      	push	{r7}
 800430a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800430c:	4b05      	ldr	r3, [pc, #20]	@ (8004324 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800430e:	689b      	ldr	r3, [r3, #8]
 8004310:	4a04      	ldr	r2, [pc, #16]	@ (8004324 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004312:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004316:	6093      	str	r3, [r2, #8]
}
 8004318:	bf00      	nop
 800431a:	46bd      	mov	sp, r7
 800431c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004320:	4770      	bx	lr
 8004322:	bf00      	nop
 8004324:	40007000 	.word	0x40007000

08004328 <HAL_PWREx_SMPS_GetEffectiveMode>:
  *         @arg @ref PWR_SMPS_HIGH_POWER    SMPS step down converter in high-power mode (default)
  *         @arg @ref PWR_SMPS_LOW_POWER     SMPS step down converter in low-power mode
  *         @arg @ref PWR_SMPS_BYPASS        SMPS step down converter in bypass mode
  */
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
 8004328:	b480      	push	{r7}
 800432a:	b083      	sub	sp, #12
 800432c:	af00      	add	r7, sp, #0
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 800432e:	4b0f      	ldr	r3, [pc, #60]	@ (800436c <HAL_PWREx_SMPS_GetEffectiveMode+0x44>)
 8004330:	691b      	ldr	r3, [r3, #16]
 8004332:	603b      	str	r3, [r7, #0]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800433a:	2b00      	cmp	r3, #0
 800433c:	d003      	beq.n	8004346 <HAL_PWREx_SMPS_GetEffectiveMode+0x1e>
  {
    mode = PWR_SMPS_BYPASS;
 800433e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004342:	607b      	str	r3, [r7, #4]
 8004344:	e00a      	b.n	800435c <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800434c:	2b00      	cmp	r3, #0
 800434e:	d103      	bne.n	8004358 <HAL_PWREx_SMPS_GetEffectiveMode+0x30>
  {
    mode = PWR_SMPS_LOW_POWER;
 8004350:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004354:	607b      	str	r3, [r7, #4]
 8004356:	e001      	b.n	800435c <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else
  {
    mode = PWR_SMPS_HIGH_POWER;
 8004358:	2300      	movs	r3, #0
 800435a:	607b      	str	r3, [r7, #4]
  }

  return mode;
 800435c:	687b      	ldr	r3, [r7, #4]
}
 800435e:	4618      	mov	r0, r3
 8004360:	370c      	adds	r7, #12
 8004362:	46bd      	mov	sp, r7
 8004364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004368:	4770      	bx	lr
 800436a:	bf00      	nop
 800436c:	40007000 	.word	0x40007000

08004370 <HAL_RCC_OscConfig>:
  *         and is updated by this function in case of simple MSI range update when MSI
  *         used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b088      	sub	sp, #32
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d102      	bne.n	8004384 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800437e:	2301      	movs	r3, #1
 8004380:	f000 bcc2 	b.w	8004d08 <HAL_RCC_OscConfig+0x998>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004384:	4b99      	ldr	r3, [pc, #612]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	f003 030c 	and.w	r3, r3, #12
 800438c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800438e:	4b97      	ldr	r3, [pc, #604]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 8004390:	68db      	ldr	r3, [r3, #12]
 8004392:	f003 0303 	and.w	r3, r3, #3
 8004396:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f003 0310 	and.w	r3, r3, #16
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	f000 80e9 	beq.w	8004578 <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80043a6:	69bb      	ldr	r3, [r7, #24]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d006      	beq.n	80043ba <HAL_RCC_OscConfig+0x4a>
 80043ac:	69bb      	ldr	r3, [r7, #24]
 80043ae:	2b0c      	cmp	r3, #12
 80043b0:	f040 8083 	bne.w	80044ba <HAL_RCC_OscConfig+0x14a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80043b4:	697b      	ldr	r3, [r7, #20]
 80043b6:	2b01      	cmp	r3, #1
 80043b8:	d17f      	bne.n	80044ba <HAL_RCC_OscConfig+0x14a>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80043ba:	4b8c      	ldr	r3, [pc, #560]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f003 0302 	and.w	r3, r3, #2
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d006      	beq.n	80043d4 <HAL_RCC_OscConfig+0x64>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	69db      	ldr	r3, [r3, #28]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d102      	bne.n	80043d4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	f000 bc9a 	b.w	8004d08 <HAL_RCC_OscConfig+0x998>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80043d8:	4b84      	ldr	r3, [pc, #528]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f003 0308 	and.w	r3, r3, #8
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d004      	beq.n	80043ee <HAL_RCC_OscConfig+0x7e>
 80043e4:	4b81      	ldr	r3, [pc, #516]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80043ec:	e005      	b.n	80043fa <HAL_RCC_OscConfig+0x8a>
 80043ee:	4b7f      	ldr	r3, [pc, #508]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 80043f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80043f4:	091b      	lsrs	r3, r3, #4
 80043f6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d224      	bcs.n	8004448 <HAL_RCC_OscConfig+0xd8>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004402:	4618      	mov	r0, r3
 8004404:	f000 fe9a 	bl	800513c <RCC_SetFlashLatencyFromMSIRange>
 8004408:	4603      	mov	r3, r0
 800440a:	2b00      	cmp	r3, #0
 800440c:	d002      	beq.n	8004414 <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_ERROR;
 800440e:	2301      	movs	r3, #1
 8004410:	f000 bc7a 	b.w	8004d08 <HAL_RCC_OscConfig+0x998>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004414:	4b75      	ldr	r3, [pc, #468]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a74      	ldr	r2, [pc, #464]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 800441a:	f043 0308 	orr.w	r3, r3, #8
 800441e:	6013      	str	r3, [r2, #0]
 8004420:	4b72      	ldr	r3, [pc, #456]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800442c:	496f      	ldr	r1, [pc, #444]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 800442e:	4313      	orrs	r3, r2
 8004430:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004432:	4b6e      	ldr	r3, [pc, #440]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6a1b      	ldr	r3, [r3, #32]
 800443e:	021b      	lsls	r3, r3, #8
 8004440:	496a      	ldr	r1, [pc, #424]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 8004442:	4313      	orrs	r3, r2
 8004444:	604b      	str	r3, [r1, #4]
 8004446:	e026      	b.n	8004496 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004448:	4b68      	ldr	r3, [pc, #416]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a67      	ldr	r2, [pc, #412]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 800444e:	f043 0308 	orr.w	r3, r3, #8
 8004452:	6013      	str	r3, [r2, #0]
 8004454:	4b65      	ldr	r3, [pc, #404]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004460:	4962      	ldr	r1, [pc, #392]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 8004462:	4313      	orrs	r3, r2
 8004464:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004466:	4b61      	ldr	r3, [pc, #388]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6a1b      	ldr	r3, [r3, #32]
 8004472:	021b      	lsls	r3, r3, #8
 8004474:	495d      	ldr	r1, [pc, #372]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 8004476:	4313      	orrs	r3, r2
 8004478:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800447a:	69bb      	ldr	r3, [r7, #24]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d10a      	bne.n	8004496 <HAL_RCC_OscConfig+0x126>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004484:	4618      	mov	r0, r3
 8004486:	f000 fe59 	bl	800513c <RCC_SetFlashLatencyFromMSIRange>
 800448a:	4603      	mov	r3, r0
 800448c:	2b00      	cmp	r3, #0
 800448e:	d002      	beq.n	8004496 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8004490:	2301      	movs	r3, #1
 8004492:	f000 bc39 	b.w	8004d08 <HAL_RCC_OscConfig+0x998>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8004496:	f000 fe15 	bl	80050c4 <HAL_RCC_GetHCLKFreq>
 800449a:	4603      	mov	r3, r0
 800449c:	4a54      	ldr	r2, [pc, #336]	@ (80045f0 <HAL_RCC_OscConfig+0x280>)
 800449e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80044a0:	4b54      	ldr	r3, [pc, #336]	@ (80045f4 <HAL_RCC_OscConfig+0x284>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4618      	mov	r0, r3
 80044a6:	f7fd fe17 	bl	80020d8 <HAL_InitTick>
 80044aa:	4603      	mov	r3, r0
 80044ac:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 80044ae:	7bfb      	ldrb	r3, [r7, #15]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d060      	beq.n	8004576 <HAL_RCC_OscConfig+0x206>
        {
          return status;
 80044b4:	7bfb      	ldrb	r3, [r7, #15]
 80044b6:	f000 bc27 	b.w	8004d08 <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	69db      	ldr	r3, [r3, #28]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d039      	beq.n	8004536 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80044c2:	4b4a      	ldr	r3, [pc, #296]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a49      	ldr	r2, [pc, #292]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 80044c8:	f043 0301 	orr.w	r3, r3, #1
 80044cc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80044ce:	f7fd fe53 	bl	8002178 <HAL_GetTick>
 80044d2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80044d4:	e00f      	b.n	80044f6 <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80044d6:	f7fd fe4f 	bl	8002178 <HAL_GetTick>
 80044da:	4602      	mov	r2, r0
 80044dc:	693b      	ldr	r3, [r7, #16]
 80044de:	1ad3      	subs	r3, r2, r3
 80044e0:	2b02      	cmp	r3, #2
 80044e2:	d908      	bls.n	80044f6 <HAL_RCC_OscConfig+0x186>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80044e4:	4b41      	ldr	r3, [pc, #260]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 0302 	and.w	r3, r3, #2
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d102      	bne.n	80044f6 <HAL_RCC_OscConfig+0x186>
            {
              return HAL_TIMEOUT;
 80044f0:	2303      	movs	r3, #3
 80044f2:	f000 bc09 	b.w	8004d08 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80044f6:	4b3d      	ldr	r3, [pc, #244]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f003 0302 	and.w	r3, r3, #2
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d0e9      	beq.n	80044d6 <HAL_RCC_OscConfig+0x166>
            }
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004502:	4b3a      	ldr	r3, [pc, #232]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a39      	ldr	r2, [pc, #228]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 8004508:	f043 0308 	orr.w	r3, r3, #8
 800450c:	6013      	str	r3, [r2, #0]
 800450e:	4b37      	ldr	r3, [pc, #220]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800451a:	4934      	ldr	r1, [pc, #208]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 800451c:	4313      	orrs	r3, r2
 800451e:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004520:	4b32      	ldr	r3, [pc, #200]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6a1b      	ldr	r3, [r3, #32]
 800452c:	021b      	lsls	r3, r3, #8
 800452e:	492f      	ldr	r1, [pc, #188]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 8004530:	4313      	orrs	r3, r2
 8004532:	604b      	str	r3, [r1, #4]
 8004534:	e020      	b.n	8004578 <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004536:	4b2d      	ldr	r3, [pc, #180]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a2c      	ldr	r2, [pc, #176]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 800453c:	f023 0301 	bic.w	r3, r3, #1
 8004540:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004542:	f7fd fe19 	bl	8002178 <HAL_GetTick>
 8004546:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004548:	e00e      	b.n	8004568 <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800454a:	f7fd fe15 	bl	8002178 <HAL_GetTick>
 800454e:	4602      	mov	r2, r0
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	1ad3      	subs	r3, r2, r3
 8004554:	2b02      	cmp	r3, #2
 8004556:	d907      	bls.n	8004568 <HAL_RCC_OscConfig+0x1f8>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004558:	4b24      	ldr	r3, [pc, #144]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f003 0302 	and.w	r3, r3, #2
 8004560:	2b00      	cmp	r3, #0
 8004562:	d001      	beq.n	8004568 <HAL_RCC_OscConfig+0x1f8>
            {
              return HAL_TIMEOUT;
 8004564:	2303      	movs	r3, #3
 8004566:	e3cf      	b.n	8004d08 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004568:	4b20      	ldr	r3, [pc, #128]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 0302 	and.w	r3, r3, #2
 8004570:	2b00      	cmp	r3, #0
 8004572:	d1ea      	bne.n	800454a <HAL_RCC_OscConfig+0x1da>
 8004574:	e000      	b.n	8004578 <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004576:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f003 0301 	and.w	r3, r3, #1
 8004580:	2b00      	cmp	r3, #0
 8004582:	d07e      	beq.n	8004682 <HAL_RCC_OscConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8004584:	69bb      	ldr	r3, [r7, #24]
 8004586:	2b08      	cmp	r3, #8
 8004588:	d005      	beq.n	8004596 <HAL_RCC_OscConfig+0x226>
 800458a:	69bb      	ldr	r3, [r7, #24]
 800458c:	2b0c      	cmp	r3, #12
 800458e:	d10e      	bne.n	80045ae <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004590:	697b      	ldr	r3, [r7, #20]
 8004592:	2b03      	cmp	r3, #3
 8004594:	d10b      	bne.n	80045ae <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004596:	4b15      	ldr	r3, [pc, #84]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d06e      	beq.n	8004680 <HAL_RCC_OscConfig+0x310>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d16a      	bne.n	8004680 <HAL_RCC_OscConfig+0x310>
      {
        return HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	e3ac      	b.n	8004d08 <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045b6:	d106      	bne.n	80045c6 <HAL_RCC_OscConfig+0x256>
 80045b8:	4b0c      	ldr	r3, [pc, #48]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a0b      	ldr	r2, [pc, #44]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 80045be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045c2:	6013      	str	r3, [r2, #0]
 80045c4:	e024      	b.n	8004610 <HAL_RCC_OscConfig+0x2a0>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80045ce:	d113      	bne.n	80045f8 <HAL_RCC_OscConfig+0x288>
 80045d0:	4b06      	ldr	r3, [pc, #24]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a05      	ldr	r2, [pc, #20]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 80045d6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80045da:	6013      	str	r3, [r2, #0]
 80045dc:	4b03      	ldr	r3, [pc, #12]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a02      	ldr	r2, [pc, #8]	@ (80045ec <HAL_RCC_OscConfig+0x27c>)
 80045e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045e6:	6013      	str	r3, [r2, #0]
 80045e8:	e012      	b.n	8004610 <HAL_RCC_OscConfig+0x2a0>
 80045ea:	bf00      	nop
 80045ec:	40021000 	.word	0x40021000
 80045f0:	20000000 	.word	0x20000000
 80045f4:	20000004 	.word	0x20000004
 80045f8:	4b8b      	ldr	r3, [pc, #556]	@ (8004828 <HAL_RCC_OscConfig+0x4b8>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a8a      	ldr	r2, [pc, #552]	@ (8004828 <HAL_RCC_OscConfig+0x4b8>)
 80045fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004602:	6013      	str	r3, [r2, #0]
 8004604:	4b88      	ldr	r3, [pc, #544]	@ (8004828 <HAL_RCC_OscConfig+0x4b8>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a87      	ldr	r2, [pc, #540]	@ (8004828 <HAL_RCC_OscConfig+0x4b8>)
 800460a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800460e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d019      	beq.n	800464c <HAL_RCC_OscConfig+0x2dc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004618:	f7fd fdae 	bl	8002178 <HAL_GetTick>
 800461c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800461e:	e00e      	b.n	800463e <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004620:	f7fd fdaa 	bl	8002178 <HAL_GetTick>
 8004624:	4602      	mov	r2, r0
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	1ad3      	subs	r3, r2, r3
 800462a:	2b64      	cmp	r3, #100	@ 0x64
 800462c:	d907      	bls.n	800463e <HAL_RCC_OscConfig+0x2ce>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800462e:	4b7e      	ldr	r3, [pc, #504]	@ (8004828 <HAL_RCC_OscConfig+0x4b8>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004636:	2b00      	cmp	r3, #0
 8004638:	d101      	bne.n	800463e <HAL_RCC_OscConfig+0x2ce>
            {
              return HAL_TIMEOUT;
 800463a:	2303      	movs	r3, #3
 800463c:	e364      	b.n	8004d08 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800463e:	4b7a      	ldr	r3, [pc, #488]	@ (8004828 <HAL_RCC_OscConfig+0x4b8>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004646:	2b00      	cmp	r3, #0
 8004648:	d0ea      	beq.n	8004620 <HAL_RCC_OscConfig+0x2b0>
 800464a:	e01a      	b.n	8004682 <HAL_RCC_OscConfig+0x312>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800464c:	f7fd fd94 	bl	8002178 <HAL_GetTick>
 8004650:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004652:	e00e      	b.n	8004672 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004654:	f7fd fd90 	bl	8002178 <HAL_GetTick>
 8004658:	4602      	mov	r2, r0
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	1ad3      	subs	r3, r2, r3
 800465e:	2b64      	cmp	r3, #100	@ 0x64
 8004660:	d907      	bls.n	8004672 <HAL_RCC_OscConfig+0x302>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004662:	4b71      	ldr	r3, [pc, #452]	@ (8004828 <HAL_RCC_OscConfig+0x4b8>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800466a:	2b00      	cmp	r3, #0
 800466c:	d001      	beq.n	8004672 <HAL_RCC_OscConfig+0x302>
            {
              return HAL_TIMEOUT;
 800466e:	2303      	movs	r3, #3
 8004670:	e34a      	b.n	8004d08 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004672:	4b6d      	ldr	r3, [pc, #436]	@ (8004828 <HAL_RCC_OscConfig+0x4b8>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800467a:	2b00      	cmp	r3, #0
 800467c:	d1ea      	bne.n	8004654 <HAL_RCC_OscConfig+0x2e4>
 800467e:	e000      	b.n	8004682 <HAL_RCC_OscConfig+0x312>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004680:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f003 0302 	and.w	r3, r3, #2
 800468a:	2b00      	cmp	r3, #0
 800468c:	d06c      	beq.n	8004768 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800468e:	69bb      	ldr	r3, [r7, #24]
 8004690:	2b04      	cmp	r3, #4
 8004692:	d005      	beq.n	80046a0 <HAL_RCC_OscConfig+0x330>
 8004694:	69bb      	ldr	r3, [r7, #24]
 8004696:	2b0c      	cmp	r3, #12
 8004698:	d119      	bne.n	80046ce <HAL_RCC_OscConfig+0x35e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	2b02      	cmp	r3, #2
 800469e:	d116      	bne.n	80046ce <HAL_RCC_OscConfig+0x35e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80046a0:	4b61      	ldr	r3, [pc, #388]	@ (8004828 <HAL_RCC_OscConfig+0x4b8>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d005      	beq.n	80046b8 <HAL_RCC_OscConfig+0x348>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	68db      	ldr	r3, [r3, #12]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d101      	bne.n	80046b8 <HAL_RCC_OscConfig+0x348>
      {
        return HAL_ERROR;
 80046b4:	2301      	movs	r3, #1
 80046b6:	e327      	b.n	8004d08 <HAL_RCC_OscConfig+0x998>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046b8:	4b5b      	ldr	r3, [pc, #364]	@ (8004828 <HAL_RCC_OscConfig+0x4b8>)
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	691b      	ldr	r3, [r3, #16]
 80046c4:	061b      	lsls	r3, r3, #24
 80046c6:	4958      	ldr	r1, [pc, #352]	@ (8004828 <HAL_RCC_OscConfig+0x4b8>)
 80046c8:	4313      	orrs	r3, r2
 80046ca:	604b      	str	r3, [r1, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80046cc:	e04c      	b.n	8004768 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	68db      	ldr	r3, [r3, #12]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d029      	beq.n	800472a <HAL_RCC_OscConfig+0x3ba>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80046d6:	4b54      	ldr	r3, [pc, #336]	@ (8004828 <HAL_RCC_OscConfig+0x4b8>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4a53      	ldr	r2, [pc, #332]	@ (8004828 <HAL_RCC_OscConfig+0x4b8>)
 80046dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046e2:	f7fd fd49 	bl	8002178 <HAL_GetTick>
 80046e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80046e8:	e00e      	b.n	8004708 <HAL_RCC_OscConfig+0x398>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046ea:	f7fd fd45 	bl	8002178 <HAL_GetTick>
 80046ee:	4602      	mov	r2, r0
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	1ad3      	subs	r3, r2, r3
 80046f4:	2b02      	cmp	r3, #2
 80046f6:	d907      	bls.n	8004708 <HAL_RCC_OscConfig+0x398>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80046f8:	4b4b      	ldr	r3, [pc, #300]	@ (8004828 <HAL_RCC_OscConfig+0x4b8>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004700:	2b00      	cmp	r3, #0
 8004702:	d101      	bne.n	8004708 <HAL_RCC_OscConfig+0x398>
            {
              return HAL_TIMEOUT;
 8004704:	2303      	movs	r3, #3
 8004706:	e2ff      	b.n	8004d08 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004708:	4b47      	ldr	r3, [pc, #284]	@ (8004828 <HAL_RCC_OscConfig+0x4b8>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004710:	2b00      	cmp	r3, #0
 8004712:	d0ea      	beq.n	80046ea <HAL_RCC_OscConfig+0x37a>
            }
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004714:	4b44      	ldr	r3, [pc, #272]	@ (8004828 <HAL_RCC_OscConfig+0x4b8>)
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	691b      	ldr	r3, [r3, #16]
 8004720:	061b      	lsls	r3, r3, #24
 8004722:	4941      	ldr	r1, [pc, #260]	@ (8004828 <HAL_RCC_OscConfig+0x4b8>)
 8004724:	4313      	orrs	r3, r2
 8004726:	604b      	str	r3, [r1, #4]
 8004728:	e01e      	b.n	8004768 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800472a:	4b3f      	ldr	r3, [pc, #252]	@ (8004828 <HAL_RCC_OscConfig+0x4b8>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4a3e      	ldr	r2, [pc, #248]	@ (8004828 <HAL_RCC_OscConfig+0x4b8>)
 8004730:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004734:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004736:	f7fd fd1f 	bl	8002178 <HAL_GetTick>
 800473a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800473c:	e00e      	b.n	800475c <HAL_RCC_OscConfig+0x3ec>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800473e:	f7fd fd1b 	bl	8002178 <HAL_GetTick>
 8004742:	4602      	mov	r2, r0
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	1ad3      	subs	r3, r2, r3
 8004748:	2b02      	cmp	r3, #2
 800474a:	d907      	bls.n	800475c <HAL_RCC_OscConfig+0x3ec>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800474c:	4b36      	ldr	r3, [pc, #216]	@ (8004828 <HAL_RCC_OscConfig+0x4b8>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004754:	2b00      	cmp	r3, #0
 8004756:	d001      	beq.n	800475c <HAL_RCC_OscConfig+0x3ec>
            {
              return HAL_TIMEOUT;
 8004758:	2303      	movs	r3, #3
 800475a:	e2d5      	b.n	8004d08 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800475c:	4b32      	ldr	r3, [pc, #200]	@ (8004828 <HAL_RCC_OscConfig+0x4b8>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004764:	2b00      	cmp	r3, #0
 8004766:	d1ea      	bne.n	800473e <HAL_RCC_OscConfig+0x3ce>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f003 0308 	and.w	r3, r3, #8
 8004770:	2b00      	cmp	r3, #0
 8004772:	d062      	beq.n	800483a <HAL_RCC_OscConfig+0x4ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	695b      	ldr	r3, [r3, #20]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d038      	beq.n	80047ee <HAL_RCC_OscConfig+0x47e>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	699b      	ldr	r3, [r3, #24]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d108      	bne.n	8004796 <HAL_RCC_OscConfig+0x426>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8004784:	4b28      	ldr	r3, [pc, #160]	@ (8004828 <HAL_RCC_OscConfig+0x4b8>)
 8004786:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800478a:	4a27      	ldr	r2, [pc, #156]	@ (8004828 <HAL_RCC_OscConfig+0x4b8>)
 800478c:	f023 0310 	bic.w	r3, r3, #16
 8004790:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004794:	e007      	b.n	80047a6 <HAL_RCC_OscConfig+0x436>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8004796:	4b24      	ldr	r3, [pc, #144]	@ (8004828 <HAL_RCC_OscConfig+0x4b8>)
 8004798:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800479c:	4a22      	ldr	r2, [pc, #136]	@ (8004828 <HAL_RCC_OscConfig+0x4b8>)
 800479e:	f043 0310 	orr.w	r3, r3, #16
 80047a2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047a6:	4b20      	ldr	r3, [pc, #128]	@ (8004828 <HAL_RCC_OscConfig+0x4b8>)
 80047a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047ac:	4a1e      	ldr	r2, [pc, #120]	@ (8004828 <HAL_RCC_OscConfig+0x4b8>)
 80047ae:	f043 0301 	orr.w	r3, r3, #1
 80047b2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047b6:	f7fd fcdf 	bl	8002178 <HAL_GetTick>
 80047ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80047bc:	e00f      	b.n	80047de <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047be:	f7fd fcdb 	bl	8002178 <HAL_GetTick>
 80047c2:	4602      	mov	r2, r0
 80047c4:	693b      	ldr	r3, [r7, #16]
 80047c6:	1ad3      	subs	r3, r2, r3
 80047c8:	2b07      	cmp	r3, #7
 80047ca:	d908      	bls.n	80047de <HAL_RCC_OscConfig+0x46e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80047cc:	4b16      	ldr	r3, [pc, #88]	@ (8004828 <HAL_RCC_OscConfig+0x4b8>)
 80047ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047d2:	f003 0302 	and.w	r3, r3, #2
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d101      	bne.n	80047de <HAL_RCC_OscConfig+0x46e>
          {
            return HAL_TIMEOUT;
 80047da:	2303      	movs	r3, #3
 80047dc:	e294      	b.n	8004d08 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80047de:	4b12      	ldr	r3, [pc, #72]	@ (8004828 <HAL_RCC_OscConfig+0x4b8>)
 80047e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047e4:	f003 0302 	and.w	r3, r3, #2
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d0e8      	beq.n	80047be <HAL_RCC_OscConfig+0x44e>
 80047ec:	e025      	b.n	800483a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047ee:	4b0e      	ldr	r3, [pc, #56]	@ (8004828 <HAL_RCC_OscConfig+0x4b8>)
 80047f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047f4:	4a0c      	ldr	r2, [pc, #48]	@ (8004828 <HAL_RCC_OscConfig+0x4b8>)
 80047f6:	f023 0301 	bic.w	r3, r3, #1
 80047fa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047fe:	f7fd fcbb 	bl	8002178 <HAL_GetTick>
 8004802:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004804:	e012      	b.n	800482c <HAL_RCC_OscConfig+0x4bc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004806:	f7fd fcb7 	bl	8002178 <HAL_GetTick>
 800480a:	4602      	mov	r2, r0
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	1ad3      	subs	r3, r2, r3
 8004810:	2b07      	cmp	r3, #7
 8004812:	d90b      	bls.n	800482c <HAL_RCC_OscConfig+0x4bc>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004814:	4b04      	ldr	r3, [pc, #16]	@ (8004828 <HAL_RCC_OscConfig+0x4b8>)
 8004816:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800481a:	f003 0302 	and.w	r3, r3, #2
 800481e:	2b00      	cmp	r3, #0
 8004820:	d004      	beq.n	800482c <HAL_RCC_OscConfig+0x4bc>
          {
            return HAL_TIMEOUT;
 8004822:	2303      	movs	r3, #3
 8004824:	e270      	b.n	8004d08 <HAL_RCC_OscConfig+0x998>
 8004826:	bf00      	nop
 8004828:	40021000 	.word	0x40021000
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800482c:	4ba8      	ldr	r3, [pc, #672]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 800482e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004832:	f003 0302 	and.w	r3, r3, #2
 8004836:	2b00      	cmp	r3, #0
 8004838:	d1e5      	bne.n	8004806 <HAL_RCC_OscConfig+0x496>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 0304 	and.w	r3, r3, #4
 8004842:	2b00      	cmp	r3, #0
 8004844:	f000 812d 	beq.w	8004aa2 <HAL_RCC_OscConfig+0x732>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004848:	2300      	movs	r3, #0
 800484a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800484c:	4ba0      	ldr	r3, [pc, #640]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 800484e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004850:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004854:	2b00      	cmp	r3, #0
 8004856:	d10d      	bne.n	8004874 <HAL_RCC_OscConfig+0x504>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004858:	4b9d      	ldr	r3, [pc, #628]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 800485a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800485c:	4a9c      	ldr	r2, [pc, #624]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 800485e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004862:	6593      	str	r3, [r2, #88]	@ 0x58
 8004864:	4b9a      	ldr	r3, [pc, #616]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 8004866:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004868:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800486c:	60bb      	str	r3, [r7, #8]
 800486e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004870:	2301      	movs	r3, #1
 8004872:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004874:	4b97      	ldr	r3, [pc, #604]	@ (8004ad4 <HAL_RCC_OscConfig+0x764>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800487c:	2b00      	cmp	r3, #0
 800487e:	d11e      	bne.n	80048be <HAL_RCC_OscConfig+0x54e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004880:	4b94      	ldr	r3, [pc, #592]	@ (8004ad4 <HAL_RCC_OscConfig+0x764>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a93      	ldr	r2, [pc, #588]	@ (8004ad4 <HAL_RCC_OscConfig+0x764>)
 8004886:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800488a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800488c:	f7fd fc74 	bl	8002178 <HAL_GetTick>
 8004890:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004892:	e00e      	b.n	80048b2 <HAL_RCC_OscConfig+0x542>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004894:	f7fd fc70 	bl	8002178 <HAL_GetTick>
 8004898:	4602      	mov	r2, r0
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	1ad3      	subs	r3, r2, r3
 800489e:	2b02      	cmp	r3, #2
 80048a0:	d907      	bls.n	80048b2 <HAL_RCC_OscConfig+0x542>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048a2:	4b8c      	ldr	r3, [pc, #560]	@ (8004ad4 <HAL_RCC_OscConfig+0x764>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d101      	bne.n	80048b2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80048ae:	2303      	movs	r3, #3
 80048b0:	e22a      	b.n	8004d08 <HAL_RCC_OscConfig+0x998>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048b2:	4b88      	ldr	r3, [pc, #544]	@ (8004ad4 <HAL_RCC_OscConfig+0x764>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d0ea      	beq.n	8004894 <HAL_RCC_OscConfig+0x524>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	f003 0301 	and.w	r3, r3, #1
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d01f      	beq.n	800490a <HAL_RCC_OscConfig+0x59a>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	f003 0304 	and.w	r3, r3, #4
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d010      	beq.n	80048f8 <HAL_RCC_OscConfig+0x588>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80048d6:	4b7e      	ldr	r3, [pc, #504]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 80048d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048dc:	4a7c      	ldr	r2, [pc, #496]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 80048de:	f043 0304 	orr.w	r3, r3, #4
 80048e2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80048e6:	4b7a      	ldr	r3, [pc, #488]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 80048e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048ec:	4a78      	ldr	r2, [pc, #480]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 80048ee:	f043 0301 	orr.w	r3, r3, #1
 80048f2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80048f6:	e018      	b.n	800492a <HAL_RCC_OscConfig+0x5ba>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80048f8:	4b75      	ldr	r3, [pc, #468]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 80048fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048fe:	4a74      	ldr	r2, [pc, #464]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 8004900:	f043 0301 	orr.w	r3, r3, #1
 8004904:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004908:	e00f      	b.n	800492a <HAL_RCC_OscConfig+0x5ba>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800490a:	4b71      	ldr	r3, [pc, #452]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 800490c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004910:	4a6f      	ldr	r2, [pc, #444]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 8004912:	f023 0301 	bic.w	r3, r3, #1
 8004916:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800491a:	4b6d      	ldr	r3, [pc, #436]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 800491c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004920:	4a6b      	ldr	r2, [pc, #428]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 8004922:	f023 0304 	bic.w	r3, r3, #4
 8004926:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d068      	beq.n	8004a04 <HAL_RCC_OscConfig+0x694>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004932:	f7fd fc21 	bl	8002178 <HAL_GetTick>
 8004936:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004938:	e011      	b.n	800495e <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800493a:	f7fd fc1d 	bl	8002178 <HAL_GetTick>
 800493e:	4602      	mov	r2, r0
 8004940:	693b      	ldr	r3, [r7, #16]
 8004942:	1ad3      	subs	r3, r2, r3
 8004944:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004948:	4293      	cmp	r3, r2
 800494a:	d908      	bls.n	800495e <HAL_RCC_OscConfig+0x5ee>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800494c:	4b60      	ldr	r3, [pc, #384]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 800494e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004952:	f003 0302 	and.w	r3, r3, #2
 8004956:	2b00      	cmp	r3, #0
 8004958:	d101      	bne.n	800495e <HAL_RCC_OscConfig+0x5ee>
          {
            return HAL_TIMEOUT;
 800495a:	2303      	movs	r3, #3
 800495c:	e1d4      	b.n	8004d08 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800495e:	4b5c      	ldr	r3, [pc, #368]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 8004960:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004964:	f003 0302 	and.w	r3, r3, #2
 8004968:	2b00      	cmp	r3, #0
 800496a:	d0e6      	beq.n	800493a <HAL_RCC_OscConfig+0x5ca>
          }
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004974:	2b00      	cmp	r3, #0
 8004976:	d022      	beq.n	80049be <HAL_RCC_OscConfig+0x64e>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004978:	4b55      	ldr	r3, [pc, #340]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 800497a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800497e:	4a54      	ldr	r2, [pc, #336]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 8004980:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004984:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8004988:	e011      	b.n	80049ae <HAL_RCC_OscConfig+0x63e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800498a:	f7fd fbf5 	bl	8002178 <HAL_GetTick>
 800498e:	4602      	mov	r2, r0
 8004990:	693b      	ldr	r3, [r7, #16]
 8004992:	1ad3      	subs	r3, r2, r3
 8004994:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004998:	4293      	cmp	r3, r2
 800499a:	d908      	bls.n	80049ae <HAL_RCC_OscConfig+0x63e>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800499c:	4b4c      	ldr	r3, [pc, #304]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 800499e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d101      	bne.n	80049ae <HAL_RCC_OscConfig+0x63e>
            {
              return HAL_TIMEOUT;
 80049aa:	2303      	movs	r3, #3
 80049ac:	e1ac      	b.n	8004d08 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80049ae:	4b48      	ldr	r3, [pc, #288]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 80049b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d0e6      	beq.n	800498a <HAL_RCC_OscConfig+0x61a>
 80049bc:	e068      	b.n	8004a90 <HAL_RCC_OscConfig+0x720>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80049be:	4b44      	ldr	r3, [pc, #272]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 80049c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049c4:	4a42      	ldr	r2, [pc, #264]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 80049c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80049ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80049ce:	e011      	b.n	80049f4 <HAL_RCC_OscConfig+0x684>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049d0:	f7fd fbd2 	bl	8002178 <HAL_GetTick>
 80049d4:	4602      	mov	r2, r0
 80049d6:	693b      	ldr	r3, [r7, #16]
 80049d8:	1ad3      	subs	r3, r2, r3
 80049da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049de:	4293      	cmp	r3, r2
 80049e0:	d908      	bls.n	80049f4 <HAL_RCC_OscConfig+0x684>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80049e2:	4b3b      	ldr	r3, [pc, #236]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 80049e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d001      	beq.n	80049f4 <HAL_RCC_OscConfig+0x684>
            {
              return HAL_TIMEOUT;
 80049f0:	2303      	movs	r3, #3
 80049f2:	e189      	b.n	8004d08 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80049f4:	4b36      	ldr	r3, [pc, #216]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 80049f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049fa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d1e6      	bne.n	80049d0 <HAL_RCC_OscConfig+0x660>
 8004a02:	e045      	b.n	8004a90 <HAL_RCC_OscConfig+0x720>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a04:	f7fd fbb8 	bl	8002178 <HAL_GetTick>
 8004a08:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004a0a:	e011      	b.n	8004a30 <HAL_RCC_OscConfig+0x6c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a0c:	f7fd fbb4 	bl	8002178 <HAL_GetTick>
 8004a10:	4602      	mov	r2, r0
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	1ad3      	subs	r3, r2, r3
 8004a16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d908      	bls.n	8004a30 <HAL_RCC_OscConfig+0x6c0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004a1e:	4b2c      	ldr	r3, [pc, #176]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 8004a20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a24:	f003 0302 	and.w	r3, r3, #2
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d001      	beq.n	8004a30 <HAL_RCC_OscConfig+0x6c0>
          {
            return HAL_TIMEOUT;
 8004a2c:	2303      	movs	r3, #3
 8004a2e:	e16b      	b.n	8004d08 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004a30:	4b27      	ldr	r3, [pc, #156]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 8004a32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a36:	f003 0302 	and.w	r3, r3, #2
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d1e6      	bne.n	8004a0c <HAL_RCC_OscConfig+0x69c>
          }
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8004a3e:	4b24      	ldr	r3, [pc, #144]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 8004a40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d021      	beq.n	8004a90 <HAL_RCC_OscConfig+0x720>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004a4c:	4b20      	ldr	r3, [pc, #128]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 8004a4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a52:	4a1f      	ldr	r2, [pc, #124]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 8004a54:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004a58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004a5c:	e011      	b.n	8004a82 <HAL_RCC_OscConfig+0x712>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a5e:	f7fd fb8b 	bl	8002178 <HAL_GetTick>
 8004a62:	4602      	mov	r2, r0
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	1ad3      	subs	r3, r2, r3
 8004a68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d908      	bls.n	8004a82 <HAL_RCC_OscConfig+0x712>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004a70:	4b17      	ldr	r3, [pc, #92]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 8004a72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a76:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d001      	beq.n	8004a82 <HAL_RCC_OscConfig+0x712>
            {
              return HAL_TIMEOUT;
 8004a7e:	2303      	movs	r3, #3
 8004a80:	e142      	b.n	8004d08 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004a82:	4b13      	ldr	r3, [pc, #76]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 8004a84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d1e6      	bne.n	8004a5e <HAL_RCC_OscConfig+0x6ee>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004a90:	7ffb      	ldrb	r3, [r7, #31]
 8004a92:	2b01      	cmp	r3, #1
 8004a94:	d105      	bne.n	8004aa2 <HAL_RCC_OscConfig+0x732>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a96:	4b0e      	ldr	r3, [pc, #56]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 8004a98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a9a:	4a0d      	ldr	r2, [pc, #52]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 8004a9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004aa0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f003 0320 	and.w	r3, r3, #32
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d04f      	beq.n	8004b4e <HAL_RCC_OscConfig+0x7de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d028      	beq.n	8004b08 <HAL_RCC_OscConfig+0x798>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004ab6:	4b06      	ldr	r3, [pc, #24]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 8004ab8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004abc:	4a04      	ldr	r2, [pc, #16]	@ (8004ad0 <HAL_RCC_OscConfig+0x760>)
 8004abe:	f043 0301 	orr.w	r3, r3, #1
 8004ac2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ac6:	f7fd fb57 	bl	8002178 <HAL_GetTick>
 8004aca:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004acc:	e014      	b.n	8004af8 <HAL_RCC_OscConfig+0x788>
 8004ace:	bf00      	nop
 8004ad0:	40021000 	.word	0x40021000
 8004ad4:	40007000 	.word	0x40007000
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004ad8:	f7fd fb4e 	bl	8002178 <HAL_GetTick>
 8004adc:	4602      	mov	r2, r0
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	1ad3      	subs	r3, r2, r3
 8004ae2:	2b02      	cmp	r3, #2
 8004ae4:	d908      	bls.n	8004af8 <HAL_RCC_OscConfig+0x788>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004ae6:	4b8a      	ldr	r3, [pc, #552]	@ (8004d10 <HAL_RCC_OscConfig+0x9a0>)
 8004ae8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004aec:	f003 0302 	and.w	r3, r3, #2
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d101      	bne.n	8004af8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004af4:	2303      	movs	r3, #3
 8004af6:	e107      	b.n	8004d08 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004af8:	4b85      	ldr	r3, [pc, #532]	@ (8004d10 <HAL_RCC_OscConfig+0x9a0>)
 8004afa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004afe:	f003 0302 	and.w	r3, r3, #2
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d0e8      	beq.n	8004ad8 <HAL_RCC_OscConfig+0x768>
 8004b06:	e022      	b.n	8004b4e <HAL_RCC_OscConfig+0x7de>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004b08:	4b81      	ldr	r3, [pc, #516]	@ (8004d10 <HAL_RCC_OscConfig+0x9a0>)
 8004b0a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b0e:	4a80      	ldr	r2, [pc, #512]	@ (8004d10 <HAL_RCC_OscConfig+0x9a0>)
 8004b10:	f023 0301 	bic.w	r3, r3, #1
 8004b14:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b18:	f7fd fb2e 	bl	8002178 <HAL_GetTick>
 8004b1c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004b1e:	e00f      	b.n	8004b40 <HAL_RCC_OscConfig+0x7d0>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004b20:	f7fd fb2a 	bl	8002178 <HAL_GetTick>
 8004b24:	4602      	mov	r2, r0
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	1ad3      	subs	r3, r2, r3
 8004b2a:	2b02      	cmp	r3, #2
 8004b2c:	d908      	bls.n	8004b40 <HAL_RCC_OscConfig+0x7d0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004b2e:	4b78      	ldr	r3, [pc, #480]	@ (8004d10 <HAL_RCC_OscConfig+0x9a0>)
 8004b30:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b34:	f003 0302 	and.w	r3, r3, #2
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d001      	beq.n	8004b40 <HAL_RCC_OscConfig+0x7d0>
          {
            return HAL_TIMEOUT;
 8004b3c:	2303      	movs	r3, #3
 8004b3e:	e0e3      	b.n	8004d08 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004b40:	4b73      	ldr	r3, [pc, #460]	@ (8004d10 <HAL_RCC_OscConfig+0x9a0>)
 8004b42:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b46:	f003 0302 	and.w	r3, r3, #2
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d1e8      	bne.n	8004b20 <HAL_RCC_OscConfig+0x7b0>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	f000 80d7 	beq.w	8004d06 <HAL_RCC_OscConfig+0x996>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004b58:	4b6d      	ldr	r3, [pc, #436]	@ (8004d10 <HAL_RCC_OscConfig+0x9a0>)
 8004b5a:	689b      	ldr	r3, [r3, #8]
 8004b5c:	f003 030c 	and.w	r3, r3, #12
 8004b60:	2b0c      	cmp	r3, #12
 8004b62:	f000 8091 	beq.w	8004c88 <HAL_RCC_OscConfig+0x918>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b6a:	2b02      	cmp	r3, #2
 8004b6c:	d166      	bne.n	8004c3c <HAL_RCC_OscConfig+0x8cc>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b6e:	4b68      	ldr	r3, [pc, #416]	@ (8004d10 <HAL_RCC_OscConfig+0x9a0>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	4a67      	ldr	r2, [pc, #412]	@ (8004d10 <HAL_RCC_OscConfig+0x9a0>)
 8004b74:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b7a:	f7fd fafd 	bl	8002178 <HAL_GetTick>
 8004b7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b80:	e00e      	b.n	8004ba0 <HAL_RCC_OscConfig+0x830>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b82:	f7fd faf9 	bl	8002178 <HAL_GetTick>
 8004b86:	4602      	mov	r2, r0
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	1ad3      	subs	r3, r2, r3
 8004b8c:	2b02      	cmp	r3, #2
 8004b8e:	d907      	bls.n	8004ba0 <HAL_RCC_OscConfig+0x830>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b90:	4b5f      	ldr	r3, [pc, #380]	@ (8004d10 <HAL_RCC_OscConfig+0x9a0>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d001      	beq.n	8004ba0 <HAL_RCC_OscConfig+0x830>
            {
              return HAL_TIMEOUT;
 8004b9c:	2303      	movs	r3, #3
 8004b9e:	e0b3      	b.n	8004d08 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ba0:	4b5b      	ldr	r3, [pc, #364]	@ (8004d10 <HAL_RCC_OscConfig+0x9a0>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d1ea      	bne.n	8004b82 <HAL_RCC_OscConfig+0x812>
            }
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004bac:	4b58      	ldr	r3, [pc, #352]	@ (8004d10 <HAL_RCC_OscConfig+0x9a0>)
 8004bae:	68da      	ldr	r2, [r3, #12]
 8004bb0:	4b58      	ldr	r3, [pc, #352]	@ (8004d14 <HAL_RCC_OscConfig+0x9a4>)
 8004bb2:	4013      	ands	r3, r2
 8004bb4:	687a      	ldr	r2, [r7, #4]
 8004bb6:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8004bb8:	687a      	ldr	r2, [r7, #4]
 8004bba:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004bbc:	3a01      	subs	r2, #1
 8004bbe:	0112      	lsls	r2, r2, #4
 8004bc0:	4311      	orrs	r1, r2
 8004bc2:	687a      	ldr	r2, [r7, #4]
 8004bc4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004bc6:	0212      	lsls	r2, r2, #8
 8004bc8:	4311      	orrs	r1, r2
 8004bca:	687a      	ldr	r2, [r7, #4]
 8004bcc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004bce:	0852      	lsrs	r2, r2, #1
 8004bd0:	3a01      	subs	r2, #1
 8004bd2:	0552      	lsls	r2, r2, #21
 8004bd4:	4311      	orrs	r1, r2
 8004bd6:	687a      	ldr	r2, [r7, #4]
 8004bd8:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004bda:	0852      	lsrs	r2, r2, #1
 8004bdc:	3a01      	subs	r2, #1
 8004bde:	0652      	lsls	r2, r2, #25
 8004be0:	4311      	orrs	r1, r2
 8004be2:	687a      	ldr	r2, [r7, #4]
 8004be4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004be6:	06d2      	lsls	r2, r2, #27
 8004be8:	430a      	orrs	r2, r1
 8004bea:	4949      	ldr	r1, [pc, #292]	@ (8004d10 <HAL_RCC_OscConfig+0x9a0>)
 8004bec:	4313      	orrs	r3, r2
 8004bee:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004bf0:	4b47      	ldr	r3, [pc, #284]	@ (8004d10 <HAL_RCC_OscConfig+0x9a0>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a46      	ldr	r2, [pc, #280]	@ (8004d10 <HAL_RCC_OscConfig+0x9a0>)
 8004bf6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004bfa:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004bfc:	4b44      	ldr	r3, [pc, #272]	@ (8004d10 <HAL_RCC_OscConfig+0x9a0>)
 8004bfe:	68db      	ldr	r3, [r3, #12]
 8004c00:	4a43      	ldr	r2, [pc, #268]	@ (8004d10 <HAL_RCC_OscConfig+0x9a0>)
 8004c02:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c06:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c08:	f7fd fab6 	bl	8002178 <HAL_GetTick>
 8004c0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c0e:	e00e      	b.n	8004c2e <HAL_RCC_OscConfig+0x8be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c10:	f7fd fab2 	bl	8002178 <HAL_GetTick>
 8004c14:	4602      	mov	r2, r0
 8004c16:	693b      	ldr	r3, [r7, #16]
 8004c18:	1ad3      	subs	r3, r2, r3
 8004c1a:	2b02      	cmp	r3, #2
 8004c1c:	d907      	bls.n	8004c2e <HAL_RCC_OscConfig+0x8be>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c1e:	4b3c      	ldr	r3, [pc, #240]	@ (8004d10 <HAL_RCC_OscConfig+0x9a0>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d101      	bne.n	8004c2e <HAL_RCC_OscConfig+0x8be>
            {
              return HAL_TIMEOUT;
 8004c2a:	2303      	movs	r3, #3
 8004c2c:	e06c      	b.n	8004d08 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c2e:	4b38      	ldr	r3, [pc, #224]	@ (8004d10 <HAL_RCC_OscConfig+0x9a0>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d0ea      	beq.n	8004c10 <HAL_RCC_OscConfig+0x8a0>
 8004c3a:	e064      	b.n	8004d06 <HAL_RCC_OscConfig+0x996>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c3c:	4b34      	ldr	r3, [pc, #208]	@ (8004d10 <HAL_RCC_OscConfig+0x9a0>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a33      	ldr	r2, [pc, #204]	@ (8004d10 <HAL_RCC_OscConfig+0x9a0>)
 8004c42:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c48:	f7fd fa96 	bl	8002178 <HAL_GetTick>
 8004c4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c4e:	e00e      	b.n	8004c6e <HAL_RCC_OscConfig+0x8fe>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c50:	f7fd fa92 	bl	8002178 <HAL_GetTick>
 8004c54:	4602      	mov	r2, r0
 8004c56:	693b      	ldr	r3, [r7, #16]
 8004c58:	1ad3      	subs	r3, r2, r3
 8004c5a:	2b02      	cmp	r3, #2
 8004c5c:	d907      	bls.n	8004c6e <HAL_RCC_OscConfig+0x8fe>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c5e:	4b2c      	ldr	r3, [pc, #176]	@ (8004d10 <HAL_RCC_OscConfig+0x9a0>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d001      	beq.n	8004c6e <HAL_RCC_OscConfig+0x8fe>
            {
              return HAL_TIMEOUT;
 8004c6a:	2303      	movs	r3, #3
 8004c6c:	e04c      	b.n	8004d08 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c6e:	4b28      	ldr	r3, [pc, #160]	@ (8004d10 <HAL_RCC_OscConfig+0x9a0>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d1ea      	bne.n	8004c50 <HAL_RCC_OscConfig+0x8e0>
            }
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004c7a:	4b25      	ldr	r3, [pc, #148]	@ (8004d10 <HAL_RCC_OscConfig+0x9a0>)
 8004c7c:	68da      	ldr	r2, [r3, #12]
 8004c7e:	4924      	ldr	r1, [pc, #144]	@ (8004d10 <HAL_RCC_OscConfig+0x9a0>)
 8004c80:	4b25      	ldr	r3, [pc, #148]	@ (8004d18 <HAL_RCC_OscConfig+0x9a8>)
 8004c82:	4013      	ands	r3, r2
 8004c84:	60cb      	str	r3, [r1, #12]
 8004c86:	e03e      	b.n	8004d06 <HAL_RCC_OscConfig+0x996>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c8c:	2b01      	cmp	r3, #1
 8004c8e:	d101      	bne.n	8004c94 <HAL_RCC_OscConfig+0x924>
      {
        return HAL_ERROR;
 8004c90:	2301      	movs	r3, #1
 8004c92:	e039      	b.n	8004d08 <HAL_RCC_OscConfig+0x998>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8004c94:	4b1e      	ldr	r3, [pc, #120]	@ (8004d10 <HAL_RCC_OscConfig+0x9a0>)
 8004c96:	68db      	ldr	r3, [r3, #12]
 8004c98:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c9a:	697b      	ldr	r3, [r7, #20]
 8004c9c:	f003 0203 	and.w	r2, r3, #3
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ca4:	429a      	cmp	r2, r3
 8004ca6:	d12c      	bne.n	8004d02 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cb2:	3b01      	subs	r3, #1
 8004cb4:	011b      	lsls	r3, r3, #4
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cb6:	429a      	cmp	r2, r3
 8004cb8:	d123      	bne.n	8004d02 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cc4:	021b      	lsls	r3, r3, #8
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004cc6:	429a      	cmp	r2, r3
 8004cc8:	d11b      	bne.n	8004d02 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cd4:	06db      	lsls	r3, r3, #27
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004cd6:	429a      	cmp	r2, r3
 8004cd8:	d113      	bne.n	8004d02 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ce4:	085b      	lsrs	r3, r3, #1
 8004ce6:	3b01      	subs	r3, #1
 8004ce8:	055b      	lsls	r3, r3, #21
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004cea:	429a      	cmp	r2, r3
 8004cec:	d109      	bne.n	8004d02 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cf8:	085b      	lsrs	r3, r3, #1
 8004cfa:	3b01      	subs	r3, #1
 8004cfc:	065b      	lsls	r3, r3, #25
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004cfe:	429a      	cmp	r2, r3
 8004d00:	d001      	beq.n	8004d06 <HAL_RCC_OscConfig+0x996>
        {
          return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e000      	b.n	8004d08 <HAL_RCC_OscConfig+0x998>
        }
      }
    }
  }

  return HAL_OK;
 8004d06:	2300      	movs	r3, #0
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	3720      	adds	r7, #32
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bd80      	pop	{r7, pc}
 8004d10:	40021000 	.word	0x40021000
 8004d14:	019f800c 	.word	0x019f800c
 8004d18:	feeefffc 	.word	0xfeeefffc

08004d1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b086      	sub	sp, #24
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
 8004d24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004d26:	2300      	movs	r3, #0
 8004d28:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d101      	bne.n	8004d34 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004d30:	2301      	movs	r3, #1
 8004d32:	e11c      	b.n	8004f6e <HAL_RCC_ClockConfig+0x252>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004d34:	4b90      	ldr	r3, [pc, #576]	@ (8004f78 <HAL_RCC_ClockConfig+0x25c>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f003 030f 	and.w	r3, r3, #15
 8004d3c:	683a      	ldr	r2, [r7, #0]
 8004d3e:	429a      	cmp	r2, r3
 8004d40:	d910      	bls.n	8004d64 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d42:	4b8d      	ldr	r3, [pc, #564]	@ (8004f78 <HAL_RCC_ClockConfig+0x25c>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f023 020f 	bic.w	r2, r3, #15
 8004d4a:	498b      	ldr	r1, [pc, #556]	@ (8004f78 <HAL_RCC_ClockConfig+0x25c>)
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d52:	4b89      	ldr	r3, [pc, #548]	@ (8004f78 <HAL_RCC_ClockConfig+0x25c>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f003 030f 	and.w	r3, r3, #15
 8004d5a:	683a      	ldr	r2, [r7, #0]
 8004d5c:	429a      	cmp	r2, r3
 8004d5e:	d001      	beq.n	8004d64 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	e104      	b.n	8004f6e <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f003 0302 	and.w	r3, r3, #2
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d010      	beq.n	8004d92 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	689a      	ldr	r2, [r3, #8]
 8004d74:	4b81      	ldr	r3, [pc, #516]	@ (8004f7c <HAL_RCC_ClockConfig+0x260>)
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d908      	bls.n	8004d92 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d80:	4b7e      	ldr	r3, [pc, #504]	@ (8004f7c <HAL_RCC_ClockConfig+0x260>)
 8004d82:	689b      	ldr	r3, [r3, #8]
 8004d84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	497b      	ldr	r1, [pc, #492]	@ (8004f7c <HAL_RCC_ClockConfig+0x260>)
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 0301 	and.w	r3, r3, #1
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	f000 8085 	beq.w	8004eaa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	2b03      	cmp	r3, #3
 8004da6:	d11f      	bne.n	8004de8 <HAL_RCC_ClockConfig+0xcc>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004da8:	4b74      	ldr	r3, [pc, #464]	@ (8004f7c <HAL_RCC_ClockConfig+0x260>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d101      	bne.n	8004db8 <HAL_RCC_ClockConfig+0x9c>
      {
        return HAL_ERROR;
 8004db4:	2301      	movs	r3, #1
 8004db6:	e0da      	b.n	8004f6e <HAL_RCC_ClockConfig+0x252>
      }

      /* Transition state management when selecting PLL as SYSCLK source and */
      /* target frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004db8:	f000 fa24 	bl	8005204 <RCC_GetSysClockFreqFromPLLSource>
 8004dbc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if (pllfreq > 80000000U)
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	4a6f      	ldr	r2, [pc, #444]	@ (8004f80 <HAL_RCC_ClockConfig+0x264>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d947      	bls.n	8004e56 <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004dc6:	4b6d      	ldr	r3, [pc, #436]	@ (8004f7c <HAL_RCC_ClockConfig+0x260>)
 8004dc8:	689b      	ldr	r3, [r3, #8]
 8004dca:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d141      	bne.n	8004e56 <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004dd2:	4b6a      	ldr	r3, [pc, #424]	@ (8004f7c <HAL_RCC_ClockConfig+0x260>)
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004dda:	4a68      	ldr	r2, [pc, #416]	@ (8004f7c <HAL_RCC_ClockConfig+0x260>)
 8004ddc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004de0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004de2:	2380      	movs	r3, #128	@ 0x80
 8004de4:	617b      	str	r3, [r7, #20]
 8004de6:	e036      	b.n	8004e56 <HAL_RCC_ClockConfig+0x13a>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	2b02      	cmp	r3, #2
 8004dee:	d107      	bne.n	8004e00 <HAL_RCC_ClockConfig+0xe4>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004df0:	4b62      	ldr	r3, [pc, #392]	@ (8004f7c <HAL_RCC_ClockConfig+0x260>)
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d115      	bne.n	8004e28 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	e0b6      	b.n	8004f6e <HAL_RCC_ClockConfig+0x252>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d107      	bne.n	8004e18 <HAL_RCC_ClockConfig+0xfc>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004e08:	4b5c      	ldr	r3, [pc, #368]	@ (8004f7c <HAL_RCC_ClockConfig+0x260>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f003 0302 	and.w	r3, r3, #2
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d109      	bne.n	8004e28 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8004e14:	2301      	movs	r3, #1
 8004e16:	e0aa      	b.n	8004f6e <HAL_RCC_ClockConfig+0x252>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e18:	4b58      	ldr	r3, [pc, #352]	@ (8004f7c <HAL_RCC_ClockConfig+0x260>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d101      	bne.n	8004e28 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8004e24:	2301      	movs	r3, #1
 8004e26:	e0a2      	b.n	8004f6e <HAL_RCC_ClockConfig+0x252>
        }
      }

      /* Transition state management when when going down from PLL used as */
      /* SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004e28:	f000 f8b0 	bl	8004f8c <HAL_RCC_GetSysClockFreq>
 8004e2c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if (pllfreq > 80000000U)
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	4a53      	ldr	r2, [pc, #332]	@ (8004f80 <HAL_RCC_ClockConfig+0x264>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d90f      	bls.n	8004e56 <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004e36:	4b51      	ldr	r3, [pc, #324]	@ (8004f7c <HAL_RCC_ClockConfig+0x260>)
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d109      	bne.n	8004e56 <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004e42:	4b4e      	ldr	r3, [pc, #312]	@ (8004f7c <HAL_RCC_ClockConfig+0x260>)
 8004e44:	689b      	ldr	r3, [r3, #8]
 8004e46:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e4a:	4a4c      	ldr	r2, [pc, #304]	@ (8004f7c <HAL_RCC_ClockConfig+0x260>)
 8004e4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e50:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004e52:	2380      	movs	r3, #128	@ 0x80
 8004e54:	617b      	str	r3, [r7, #20]
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004e56:	4b49      	ldr	r3, [pc, #292]	@ (8004f7c <HAL_RCC_ClockConfig+0x260>)
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	f023 0203 	bic.w	r2, r3, #3
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	4946      	ldr	r1, [pc, #280]	@ (8004f7c <HAL_RCC_ClockConfig+0x260>)
 8004e64:	4313      	orrs	r3, r2
 8004e66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e68:	f7fd f986 	bl	8002178 <HAL_GetTick>
 8004e6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e6e:	e013      	b.n	8004e98 <HAL_RCC_ClockConfig+0x17c>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e70:	f7fd f982 	bl	8002178 <HAL_GetTick>
 8004e74:	4602      	mov	r2, r0
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	1ad3      	subs	r3, r2, r3
 8004e7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d90a      	bls.n	8004e98 <HAL_RCC_ClockConfig+0x17c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e82:	4b3e      	ldr	r3, [pc, #248]	@ (8004f7c <HAL_RCC_ClockConfig+0x260>)
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	f003 020c 	and.w	r2, r3, #12
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	009b      	lsls	r3, r3, #2
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d001      	beq.n	8004e98 <HAL_RCC_ClockConfig+0x17c>
        {
          return HAL_TIMEOUT;
 8004e94:	2303      	movs	r3, #3
 8004e96:	e06a      	b.n	8004f6e <HAL_RCC_ClockConfig+0x252>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e98:	4b38      	ldr	r3, [pc, #224]	@ (8004f7c <HAL_RCC_ClockConfig+0x260>)
 8004e9a:	689b      	ldr	r3, [r3, #8]
 8004e9c:	f003 020c 	and.w	r2, r3, #12
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	009b      	lsls	r3, r3, #2
 8004ea6:	429a      	cmp	r2, r3
 8004ea8:	d1e2      	bne.n	8004e70 <HAL_RCC_ClockConfig+0x154>
      }
    }
  }

  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	2b80      	cmp	r3, #128	@ 0x80
 8004eae:	d105      	bne.n	8004ebc <HAL_RCC_ClockConfig+0x1a0>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004eb0:	4b32      	ldr	r3, [pc, #200]	@ (8004f7c <HAL_RCC_ClockConfig+0x260>)
 8004eb2:	689b      	ldr	r3, [r3, #8]
 8004eb4:	4a31      	ldr	r2, [pc, #196]	@ (8004f7c <HAL_RCC_ClockConfig+0x260>)
 8004eb6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004eba:	6093      	str	r3, [r2, #8]
  }

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f003 0302 	and.w	r3, r3, #2
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d010      	beq.n	8004eea <HAL_RCC_ClockConfig+0x1ce>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	689a      	ldr	r2, [r3, #8]
 8004ecc:	4b2b      	ldr	r3, [pc, #172]	@ (8004f7c <HAL_RCC_ClockConfig+0x260>)
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ed4:	429a      	cmp	r2, r3
 8004ed6:	d208      	bcs.n	8004eea <HAL_RCC_ClockConfig+0x1ce>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ed8:	4b28      	ldr	r3, [pc, #160]	@ (8004f7c <HAL_RCC_ClockConfig+0x260>)
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	689b      	ldr	r3, [r3, #8]
 8004ee4:	4925      	ldr	r1, [pc, #148]	@ (8004f7c <HAL_RCC_ClockConfig+0x260>)
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004eea:	4b23      	ldr	r3, [pc, #140]	@ (8004f78 <HAL_RCC_ClockConfig+0x25c>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f003 030f 	and.w	r3, r3, #15
 8004ef2:	683a      	ldr	r2, [r7, #0]
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d210      	bcs.n	8004f1a <HAL_RCC_ClockConfig+0x1fe>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ef8:	4b1f      	ldr	r3, [pc, #124]	@ (8004f78 <HAL_RCC_ClockConfig+0x25c>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f023 020f 	bic.w	r2, r3, #15
 8004f00:	491d      	ldr	r1, [pc, #116]	@ (8004f78 <HAL_RCC_ClockConfig+0x25c>)
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	4313      	orrs	r3, r2
 8004f06:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f08:	4b1b      	ldr	r3, [pc, #108]	@ (8004f78 <HAL_RCC_ClockConfig+0x25c>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f003 030f 	and.w	r3, r3, #15
 8004f10:	683a      	ldr	r2, [r7, #0]
 8004f12:	429a      	cmp	r2, r3
 8004f14:	d001      	beq.n	8004f1a <HAL_RCC_ClockConfig+0x1fe>
    {
      return HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	e029      	b.n	8004f6e <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 0304 	and.w	r3, r3, #4
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d008      	beq.n	8004f38 <HAL_RCC_ClockConfig+0x21c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f26:	4b15      	ldr	r3, [pc, #84]	@ (8004f7c <HAL_RCC_ClockConfig+0x260>)
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	68db      	ldr	r3, [r3, #12]
 8004f32:	4912      	ldr	r1, [pc, #72]	@ (8004f7c <HAL_RCC_ClockConfig+0x260>)
 8004f34:	4313      	orrs	r3, r2
 8004f36:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f003 0308 	and.w	r3, r3, #8
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d009      	beq.n	8004f58 <HAL_RCC_ClockConfig+0x23c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f44:	4b0d      	ldr	r3, [pc, #52]	@ (8004f7c <HAL_RCC_ClockConfig+0x260>)
 8004f46:	689b      	ldr	r3, [r3, #8]
 8004f48:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	691b      	ldr	r3, [r3, #16]
 8004f50:	00db      	lsls	r3, r3, #3
 8004f52:	490a      	ldr	r1, [pc, #40]	@ (8004f7c <HAL_RCC_ClockConfig+0x260>)
 8004f54:	4313      	orrs	r3, r2
 8004f56:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8004f58:	f000 f8b4 	bl	80050c4 <HAL_RCC_GetHCLKFreq>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	4a09      	ldr	r2, [pc, #36]	@ (8004f84 <HAL_RCC_ClockConfig+0x268>)
 8004f60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004f62:	4b09      	ldr	r3, [pc, #36]	@ (8004f88 <HAL_RCC_ClockConfig+0x26c>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4618      	mov	r0, r3
 8004f68:	f7fd f8b6 	bl	80020d8 <HAL_InitTick>
 8004f6c:	4603      	mov	r3, r0
}
 8004f6e:	4618      	mov	r0, r3
 8004f70:	3718      	adds	r7, #24
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bd80      	pop	{r7, pc}
 8004f76:	bf00      	nop
 8004f78:	40022000 	.word	0x40022000
 8004f7c:	40021000 	.word	0x40021000
 8004f80:	04c4b400 	.word	0x04c4b400
 8004f84:	20000000 	.word	0x20000000
 8004f88:	20000004 	.word	0x20000004

08004f8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	b089      	sub	sp, #36	@ 0x24
 8004f90:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004f92:	2300      	movs	r3, #0
 8004f94:	61fb      	str	r3, [r7, #28]
 8004f96:	2300      	movs	r3, #0
 8004f98:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f9a:	4b47      	ldr	r3, [pc, #284]	@ (80050b8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8004f9c:	689b      	ldr	r3, [r3, #8]
 8004f9e:	f003 030c 	and.w	r3, r3, #12
 8004fa2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004fa4:	4b44      	ldr	r3, [pc, #272]	@ (80050b8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8004fa6:	68db      	ldr	r3, [r3, #12]
 8004fa8:	f003 0303 	and.w	r3, r3, #3
 8004fac:	60fb      	str	r3, [r7, #12]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d005      	beq.n	8004fc0 <HAL_RCC_GetSysClockFreq+0x34>
 8004fb4:	693b      	ldr	r3, [r7, #16]
 8004fb6:	2b0c      	cmp	r3, #12
 8004fb8:	d121      	bne.n	8004ffe <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d11e      	bne.n	8004ffe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004fc0:	4b3d      	ldr	r3, [pc, #244]	@ (80050b8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f003 0308 	and.w	r3, r3, #8
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d107      	bne.n	8004fdc <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004fcc:	4b3a      	ldr	r3, [pc, #232]	@ (80050b8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8004fce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004fd2:	0a1b      	lsrs	r3, r3, #8
 8004fd4:	f003 030f 	and.w	r3, r3, #15
 8004fd8:	61fb      	str	r3, [r7, #28]
 8004fda:	e005      	b.n	8004fe8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004fdc:	4b36      	ldr	r3, [pc, #216]	@ (80050b8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	091b      	lsrs	r3, r3, #4
 8004fe2:	f003 030f 	and.w	r3, r3, #15
 8004fe6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 8004fe8:	4a34      	ldr	r2, [pc, #208]	@ (80050bc <HAL_RCC_GetSysClockFreq+0x130>)
 8004fea:	69fb      	ldr	r3, [r7, #28]
 8004fec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ff0:	61fb      	str	r3, [r7, #28]

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004ff2:	693b      	ldr	r3, [r7, #16]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d10d      	bne.n	8005014 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004ff8:	69fb      	ldr	r3, [r7, #28]
 8004ffa:	61bb      	str	r3, [r7, #24]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004ffc:	e00a      	b.n	8005014 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004ffe:	693b      	ldr	r3, [r7, #16]
 8005000:	2b04      	cmp	r3, #4
 8005002:	d102      	bne.n	800500a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005004:	4b2e      	ldr	r3, [pc, #184]	@ (80050c0 <HAL_RCC_GetSysClockFreq+0x134>)
 8005006:	61bb      	str	r3, [r7, #24]
 8005008:	e004      	b.n	8005014 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800500a:	693b      	ldr	r3, [r7, #16]
 800500c:	2b08      	cmp	r3, #8
 800500e:	d101      	bne.n	8005014 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005010:	4b2b      	ldr	r3, [pc, #172]	@ (80050c0 <HAL_RCC_GetSysClockFreq+0x134>)
 8005012:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005014:	693b      	ldr	r3, [r7, #16]
 8005016:	2b0c      	cmp	r3, #12
 8005018:	d146      	bne.n	80050a8 <HAL_RCC_GetSysClockFreq+0x11c>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800501a:	4b27      	ldr	r3, [pc, #156]	@ (80050b8 <HAL_RCC_GetSysClockFreq+0x12c>)
 800501c:	68db      	ldr	r3, [r3, #12]
 800501e:	f003 0303 	and.w	r3, r3, #3
 8005022:	60bb      	str	r3, [r7, #8]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005024:	4b24      	ldr	r3, [pc, #144]	@ (80050b8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8005026:	68db      	ldr	r3, [r3, #12]
 8005028:	091b      	lsrs	r3, r3, #4
 800502a:	f003 030f 	and.w	r3, r3, #15
 800502e:	3301      	adds	r3, #1
 8005030:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	2b02      	cmp	r3, #2
 8005036:	d003      	beq.n	8005040 <HAL_RCC_GetSysClockFreq+0xb4>
 8005038:	68bb      	ldr	r3, [r7, #8]
 800503a:	2b03      	cmp	r3, #3
 800503c:	d00d      	beq.n	800505a <HAL_RCC_GetSysClockFreq+0xce>
 800503e:	e019      	b.n	8005074 <HAL_RCC_GetSysClockFreq+0xe8>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005040:	4a1f      	ldr	r2, [pc, #124]	@ (80050c0 <HAL_RCC_GetSysClockFreq+0x134>)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	fbb2 f3f3 	udiv	r3, r2, r3
 8005048:	4a1b      	ldr	r2, [pc, #108]	@ (80050b8 <HAL_RCC_GetSysClockFreq+0x12c>)
 800504a:	68d2      	ldr	r2, [r2, #12]
 800504c:	0a12      	lsrs	r2, r2, #8
 800504e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005052:	fb02 f303 	mul.w	r3, r2, r3
 8005056:	617b      	str	r3, [r7, #20]
        break;
 8005058:	e019      	b.n	800508e <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800505a:	4a19      	ldr	r2, [pc, #100]	@ (80050c0 <HAL_RCC_GetSysClockFreq+0x134>)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005062:	4a15      	ldr	r2, [pc, #84]	@ (80050b8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8005064:	68d2      	ldr	r2, [r2, #12]
 8005066:	0a12      	lsrs	r2, r2, #8
 8005068:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800506c:	fb02 f303 	mul.w	r3, r2, r3
 8005070:	617b      	str	r3, [r7, #20]
        break;
 8005072:	e00c      	b.n	800508e <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005074:	69fa      	ldr	r2, [r7, #28]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	fbb2 f3f3 	udiv	r3, r2, r3
 800507c:	4a0e      	ldr	r2, [pc, #56]	@ (80050b8 <HAL_RCC_GetSysClockFreq+0x12c>)
 800507e:	68d2      	ldr	r2, [r2, #12]
 8005080:	0a12      	lsrs	r2, r2, #8
 8005082:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005086:	fb02 f303 	mul.w	r3, r2, r3
 800508a:	617b      	str	r3, [r7, #20]
        break;
 800508c:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 800508e:	4b0a      	ldr	r3, [pc, #40]	@ (80050b8 <HAL_RCC_GetSysClockFreq+0x12c>)
 8005090:	68db      	ldr	r3, [r3, #12]
 8005092:	0e5b      	lsrs	r3, r3, #25
 8005094:	f003 0303 	and.w	r3, r3, #3
 8005098:	3301      	adds	r3, #1
 800509a:	005b      	lsls	r3, r3, #1
 800509c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800509e:	697a      	ldr	r2, [r7, #20]
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80050a6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80050a8:	69bb      	ldr	r3, [r7, #24]
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	3724      	adds	r7, #36	@ 0x24
 80050ae:	46bd      	mov	sp, r7
 80050b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b4:	4770      	bx	lr
 80050b6:	bf00      	nop
 80050b8:	40021000 	.word	0x40021000
 80050bc:	0800d6d4 	.word	0x0800d6d4
 80050c0:	00f42400 	.word	0x00f42400

080050c4 <HAL_RCC_GetHCLKFreq>:
  * @note   Each time HCLK changes, this function must be called to update the
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	af00      	add	r7, sp, #0
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 80050c8:	f7ff ff60 	bl	8004f8c <HAL_RCC_GetSysClockFreq>
 80050cc:	4602      	mov	r2, r0
 80050ce:	4b05      	ldr	r3, [pc, #20]	@ (80050e4 <HAL_RCC_GetHCLKFreq+0x20>)
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	091b      	lsrs	r3, r3, #4
 80050d4:	f003 030f 	and.w	r3, r3, #15
 80050d8:	4903      	ldr	r1, [pc, #12]	@ (80050e8 <HAL_RCC_GetHCLKFreq+0x24>)
 80050da:	5ccb      	ldrb	r3, [r1, r3]
 80050dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	bd80      	pop	{r7, pc}
 80050e4:	40021000 	.word	0x40021000
 80050e8:	0800d6bc 	.word	0x0800d6bc

080050ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80050f0:	f7ff ffe8 	bl	80050c4 <HAL_RCC_GetHCLKFreq>
 80050f4:	4602      	mov	r2, r0
 80050f6:	4b05      	ldr	r3, [pc, #20]	@ (800510c <HAL_RCC_GetPCLK1Freq+0x20>)
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	0a1b      	lsrs	r3, r3, #8
 80050fc:	f003 0307 	and.w	r3, r3, #7
 8005100:	4903      	ldr	r1, [pc, #12]	@ (8005110 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005102:	5ccb      	ldrb	r3, [r1, r3]
 8005104:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005108:	4618      	mov	r0, r3
 800510a:	bd80      	pop	{r7, pc}
 800510c:	40021000 	.word	0x40021000
 8005110:	0800d6cc 	.word	0x0800d6cc

08005114 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005118:	f7ff ffd4 	bl	80050c4 <HAL_RCC_GetHCLKFreq>
 800511c:	4602      	mov	r2, r0
 800511e:	4b05      	ldr	r3, [pc, #20]	@ (8005134 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005120:	689b      	ldr	r3, [r3, #8]
 8005122:	0adb      	lsrs	r3, r3, #11
 8005124:	f003 0307 	and.w	r3, r3, #7
 8005128:	4903      	ldr	r1, [pc, #12]	@ (8005138 <HAL_RCC_GetPCLK2Freq+0x24>)
 800512a:	5ccb      	ldrb	r3, [r1, r3]
 800512c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005130:	4618      	mov	r0, r3
 8005132:	bd80      	pop	{r7, pc}
 8005134:	40021000 	.word	0x40021000
 8005138:	0800d6cc 	.word	0x0800d6cc

0800513c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b086      	sub	sp, #24
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005144:	2300      	movs	r3, #0
 8005146:	617b      	str	r3, [r7, #20]
  uint32_t vos;

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005148:	4b2c      	ldr	r3, [pc, #176]	@ (80051fc <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800514a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800514c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005150:	2b00      	cmp	r3, #0
 8005152:	d003      	beq.n	800515c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005154:	f7ff f81e 	bl	8004194 <HAL_PWREx_GetVoltageRange>
 8005158:	6138      	str	r0, [r7, #16]
 800515a:	e014      	b.n	8005186 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800515c:	4b27      	ldr	r3, [pc, #156]	@ (80051fc <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800515e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005160:	4a26      	ldr	r2, [pc, #152]	@ (80051fc <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8005162:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005166:	6593      	str	r3, [r2, #88]	@ 0x58
 8005168:	4b24      	ldr	r3, [pc, #144]	@ (80051fc <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800516a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800516c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005170:	60fb      	str	r3, [r7, #12]
 8005172:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005174:	f7ff f80e 	bl	8004194 <HAL_PWREx_GetVoltageRange>
 8005178:	6138      	str	r0, [r7, #16]
    __HAL_RCC_PWR_CLK_DISABLE();
 800517a:	4b20      	ldr	r3, [pc, #128]	@ (80051fc <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800517c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800517e:	4a1f      	ldr	r2, [pc, #124]	@ (80051fc <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8005180:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005184:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 8005186:	693b      	ldr	r3, [r7, #16]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d003      	beq.n	8005194 <RCC_SetFlashLatencyFromMSIRange+0x58>
 800518c:	693b      	ldr	r3, [r7, #16]
 800518e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005192:	d10b      	bne.n	80051ac <RCC_SetFlashLatencyFromMSIRange+0x70>
  {
    if (msirange > RCC_MSIRANGE_8)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2b80      	cmp	r3, #128	@ 0x80
 8005198:	d919      	bls.n	80051ce <RCC_SetFlashLatencyFromMSIRange+0x92>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_10)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2ba0      	cmp	r3, #160	@ 0xa0
 800519e:	d902      	bls.n	80051a6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80051a0:	2302      	movs	r3, #2
 80051a2:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 80051a4:	e013      	b.n	80051ce <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80051a6:	2301      	movs	r3, #1
 80051a8:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 80051aa:	e010      	b.n	80051ce <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange > RCC_MSIRANGE_8)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2b80      	cmp	r3, #128	@ 0x80
 80051b0:	d902      	bls.n	80051b8 <RCC_SetFlashLatencyFromMSIRange+0x7c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80051b2:	2303      	movs	r3, #3
 80051b4:	617b      	str	r3, [r7, #20]
 80051b6:	e00a      	b.n	80051ce <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    else
    {
      if (msirange == RCC_MSIRANGE_8)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2b80      	cmp	r3, #128	@ 0x80
 80051bc:	d102      	bne.n	80051c4 <RCC_SetFlashLatencyFromMSIRange+0x88>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80051be:	2302      	movs	r3, #2
 80051c0:	617b      	str	r3, [r7, #20]
 80051c2:	e004      	b.n	80051ce <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else if (msirange == RCC_MSIRANGE_7)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2b70      	cmp	r3, #112	@ 0x70
 80051c8:	d101      	bne.n	80051ce <RCC_SetFlashLatencyFromMSIRange+0x92>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80051ca:	2301      	movs	r3, #1
 80051cc:	617b      	str	r3, [r7, #20]
        /* MSI < 8Mhz default FLASH_LATENCY_0 0WS */
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80051ce:	4b0c      	ldr	r3, [pc, #48]	@ (8005200 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f023 020f 	bic.w	r2, r3, #15
 80051d6:	490a      	ldr	r1, [pc, #40]	@ (8005200 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	4313      	orrs	r3, r2
 80051dc:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80051de:	4b08      	ldr	r3, [pc, #32]	@ (8005200 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f003 030f 	and.w	r3, r3, #15
 80051e6:	697a      	ldr	r2, [r7, #20]
 80051e8:	429a      	cmp	r2, r3
 80051ea:	d001      	beq.n	80051f0 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  {
    return HAL_ERROR;
 80051ec:	2301      	movs	r3, #1
 80051ee:	e000      	b.n	80051f2 <RCC_SetFlashLatencyFromMSIRange+0xb6>
  }

  return HAL_OK;
 80051f0:	2300      	movs	r3, #0
}
 80051f2:	4618      	mov	r0, r3
 80051f4:	3718      	adds	r7, #24
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bd80      	pop	{r7, pc}
 80051fa:	bf00      	nop
 80051fc:	40021000 	.word	0x40021000
 8005200:	40022000 	.word	0x40022000

08005204 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005204:	b480      	push	{r7}
 8005206:	b087      	sub	sp, #28
 8005208:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800520a:	4b31      	ldr	r3, [pc, #196]	@ (80052d0 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 800520c:	68db      	ldr	r3, [r3, #12]
 800520e:	f003 0303 	and.w	r3, r3, #3
 8005212:	60fb      	str	r3, [r7, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005214:	4b2e      	ldr	r3, [pc, #184]	@ (80052d0 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8005216:	68db      	ldr	r3, [r3, #12]
 8005218:	091b      	lsrs	r3, r3, #4
 800521a:	f003 030f 	and.w	r3, r3, #15
 800521e:	3301      	adds	r3, #1
 8005220:	60bb      	str	r3, [r7, #8]

  switch (pllsource)
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	2b03      	cmp	r3, #3
 8005226:	d015      	beq.n	8005254 <RCC_GetSysClockFreqFromPLLSource+0x50>
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	2b03      	cmp	r3, #3
 800522c:	d839      	bhi.n	80052a2 <RCC_GetSysClockFreqFromPLLSource+0x9e>
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2b01      	cmp	r3, #1
 8005232:	d01c      	beq.n	800526e <RCC_GetSysClockFreqFromPLLSource+0x6a>
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2b02      	cmp	r3, #2
 8005238:	d133      	bne.n	80052a2 <RCC_GetSysClockFreqFromPLLSource+0x9e>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800523a:	4a26      	ldr	r2, [pc, #152]	@ (80052d4 <RCC_GetSysClockFreqFromPLLSource+0xd0>)
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005242:	4a23      	ldr	r2, [pc, #140]	@ (80052d0 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8005244:	68d2      	ldr	r2, [r2, #12]
 8005246:	0a12      	lsrs	r2, r2, #8
 8005248:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800524c:	fb02 f303 	mul.w	r3, r2, r3
 8005250:	613b      	str	r3, [r7, #16]
      break;
 8005252:	e029      	b.n	80052a8 <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005254:	4a1f      	ldr	r2, [pc, #124]	@ (80052d4 <RCC_GetSysClockFreqFromPLLSource+0xd0>)
 8005256:	68bb      	ldr	r3, [r7, #8]
 8005258:	fbb2 f3f3 	udiv	r3, r2, r3
 800525c:	4a1c      	ldr	r2, [pc, #112]	@ (80052d0 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 800525e:	68d2      	ldr	r2, [r2, #12]
 8005260:	0a12      	lsrs	r2, r2, #8
 8005262:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005266:	fb02 f303 	mul.w	r3, r2, r3
 800526a:	613b      	str	r3, [r7, #16]
      break;
 800526c:	e01c      	b.n	80052a8 <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      /* Get MSI range source */
      if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800526e:	4b18      	ldr	r3, [pc, #96]	@ (80052d0 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f003 0308 	and.w	r3, r3, #8
 8005276:	2b00      	cmp	r3, #0
 8005278:	d107      	bne.n	800528a <RCC_GetSysClockFreqFromPLLSource+0x86>
      { /* MSISRANGE from RCC_CSR applies */
        msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800527a:	4b15      	ldr	r3, [pc, #84]	@ (80052d0 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 800527c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005280:	0a1b      	lsrs	r3, r3, #8
 8005282:	f003 030f 	and.w	r3, r3, #15
 8005286:	617b      	str	r3, [r7, #20]
 8005288:	e005      	b.n	8005296 <RCC_GetSysClockFreqFromPLLSource+0x92>
      }
      else
      { /* MSIRANGE from RCC_CR applies */
        msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800528a:	4b11      	ldr	r3, [pc, #68]	@ (80052d0 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	091b      	lsrs	r3, r3, #4
 8005290:	f003 030f 	and.w	r3, r3, #15
 8005294:	617b      	str	r3, [r7, #20]
      }
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[msirange];
 8005296:	4a10      	ldr	r2, [pc, #64]	@ (80052d8 <RCC_GetSysClockFreqFromPLLSource+0xd4>)
 8005298:	697b      	ldr	r3, [r7, #20]
 800529a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800529e:	613b      	str	r3, [r7, #16]
        break;
 80052a0:	e002      	b.n	80052a8 <RCC_GetSysClockFreqFromPLLSource+0xa4>
    default:
      /* unexpected */
      pllvco = 0;
 80052a2:	2300      	movs	r3, #0
 80052a4:	613b      	str	r3, [r7, #16]
      break;
 80052a6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 80052a8:	4b09      	ldr	r3, [pc, #36]	@ (80052d0 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 80052aa:	68db      	ldr	r3, [r3, #12]
 80052ac:	0e5b      	lsrs	r3, r3, #25
 80052ae:	f003 0303 	and.w	r3, r3, #3
 80052b2:	3301      	adds	r3, #1
 80052b4:	005b      	lsls	r3, r3, #1
 80052b6:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80052b8:	693a      	ldr	r2, [r7, #16]
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80052c0:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80052c2:	683b      	ldr	r3, [r7, #0]
}
 80052c4:	4618      	mov	r0, r3
 80052c6:	371c      	adds	r7, #28
 80052c8:	46bd      	mov	sp, r7
 80052ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ce:	4770      	bx	lr
 80052d0:	40021000 	.word	0x40021000
 80052d4:	00f42400 	.word	0x00f42400
 80052d8:	0800d6d4 	.word	0x0800d6d4

080052dc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b088      	sub	sp, #32
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80052e4:	2300      	movs	r3, #0
 80052e6:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80052e8:	2300      	movs	r3, #0
 80052ea:	77bb      	strb	r3, [r7, #30]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d040      	beq.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80052fc:	2b80      	cmp	r3, #128	@ 0x80
 80052fe:	d02a      	beq.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005300:	2b80      	cmp	r3, #128	@ 0x80
 8005302:	d825      	bhi.n	8005350 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005304:	2b60      	cmp	r3, #96	@ 0x60
 8005306:	d026      	beq.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005308:	2b60      	cmp	r3, #96	@ 0x60
 800530a:	d821      	bhi.n	8005350 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800530c:	2b40      	cmp	r3, #64	@ 0x40
 800530e:	d006      	beq.n	800531e <HAL_RCCEx_PeriphCLKConfig+0x42>
 8005310:	2b40      	cmp	r3, #64	@ 0x40
 8005312:	d81d      	bhi.n	8005350 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005314:	2b00      	cmp	r3, #0
 8005316:	d009      	beq.n	800532c <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005318:	2b20      	cmp	r3, #32
 800531a:	d010      	beq.n	800533e <HAL_RCCEx_PeriphCLKConfig+0x62>
 800531c:	e018      	b.n	8005350 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800531e:	4b8f      	ldr	r3, [pc, #572]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005320:	68db      	ldr	r3, [r3, #12]
 8005322:	4a8e      	ldr	r2, [pc, #568]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005324:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005328:	60d3      	str	r3, [r2, #12]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800532a:	e015      	b.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	3304      	adds	r3, #4
 8005330:	2100      	movs	r1, #0
 8005332:	4618      	mov	r0, r3
 8005334:	f000 fb56 	bl	80059e4 <RCCEx_PLLSAI1_Config>
 8005338:	4603      	mov	r3, r0
 800533a:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800533c:	e00c      	b.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
        /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	3320      	adds	r3, #32
 8005342:	2100      	movs	r1, #0
 8005344:	4618      	mov	r0, r3
 8005346:	f000 fc33 	bl	8005bb0 <RCCEx_PLLSAI2_Config>
 800534a:	4603      	mov	r3, r0
 800534c:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800534e:	e003      	b.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	77fb      	strb	r3, [r7, #31]
        break;
 8005354:	e000      	b.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x7c>
        break;
 8005356:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005358:	7ffb      	ldrb	r3, [r7, #31]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d10b      	bne.n	8005376 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800535e:	4b7f      	ldr	r3, [pc, #508]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005360:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005364:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800536c:	497b      	ldr	r1, [pc, #492]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800536e:	4313      	orrs	r3, r2
 8005370:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005374:	e001      	b.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005376:	7ffb      	ldrb	r3, [r7, #31]
 8005378:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005382:	2b00      	cmp	r3, #0
 8005384:	d047      	beq.n	8005416 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800538a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800538e:	d030      	beq.n	80053f2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005390:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005394:	d82a      	bhi.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005396:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800539a:	d02a      	beq.n	80053f2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 800539c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80053a0:	d824      	bhi.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0x110>
 80053a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053a6:	d008      	beq.n	80053ba <HAL_RCCEx_PeriphCLKConfig+0xde>
 80053a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053ac:	d81e      	bhi.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0x110>
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d00a      	beq.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80053b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053b6:	d010      	beq.n	80053da <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80053b8:	e018      	b.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
      case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80053ba:	4b68      	ldr	r3, [pc, #416]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80053bc:	68db      	ldr	r3, [r3, #12]
 80053be:	4a67      	ldr	r2, [pc, #412]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80053c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053c4:	60d3      	str	r3, [r2, #12]
        /* SAI2 clock source config set later after clock selection check */
        break;
 80053c6:	e015      	b.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	3304      	adds	r3, #4
 80053cc:	2100      	movs	r1, #0
 80053ce:	4618      	mov	r0, r3
 80053d0:	f000 fb08 	bl	80059e4 <RCCEx_PLLSAI1_Config>
 80053d4:	4603      	mov	r3, r0
 80053d6:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 80053d8:	e00c      	b.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
        /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	3320      	adds	r3, #32
 80053de:	2100      	movs	r1, #0
 80053e0:	4618      	mov	r0, r3
 80053e2:	f000 fbe5 	bl	8005bb0 <RCCEx_PLLSAI2_Config>
 80053e6:	4603      	mov	r3, r0
 80053e8:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 80053ea:	e003      	b.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x118>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80053ec:	2301      	movs	r3, #1
 80053ee:	77fb      	strb	r3, [r7, #31]
        break;
 80053f0:	e000      	b.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x118>
        break;
 80053f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053f4:	7ffb      	ldrb	r3, [r7, #31]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d10b      	bne.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80053fa:	4b58      	ldr	r3, [pc, #352]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80053fc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005400:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005408:	4954      	ldr	r1, [pc, #336]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800540a:	4313      	orrs	r3, r2
 800540c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005410:	e001      	b.n	8005416 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005412:	7ffb      	ldrb	r3, [r7, #31]
 8005414:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800541e:	2b00      	cmp	r3, #0
 8005420:	f000 80ab 	beq.w	800557a <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005424:	2300      	movs	r3, #0
 8005426:	75fb      	strb	r3, [r7, #23]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005428:	4b4c      	ldr	r3, [pc, #304]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800542a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800542c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005430:	2b00      	cmp	r3, #0
 8005432:	d10d      	bne.n	8005450 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005434:	4b49      	ldr	r3, [pc, #292]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005436:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005438:	4a48      	ldr	r2, [pc, #288]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800543a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800543e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005440:	4b46      	ldr	r3, [pc, #280]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005442:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005444:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005448:	60fb      	str	r3, [r7, #12]
 800544a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800544c:	2301      	movs	r3, #1
 800544e:	75fb      	strb	r3, [r7, #23]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005450:	4b43      	ldr	r3, [pc, #268]	@ (8005560 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a42      	ldr	r2, [pc, #264]	@ (8005560 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005456:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800545a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800545c:	f7fc fe8c 	bl	8002178 <HAL_GetTick>
 8005460:	6138      	str	r0, [r7, #16]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005462:	e00f      	b.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005464:	f7fc fe88 	bl	8002178 <HAL_GetTick>
 8005468:	4602      	mov	r2, r0
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	1ad3      	subs	r3, r2, r3
 800546e:	2b02      	cmp	r3, #2
 8005470:	d908      	bls.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005472:	4b3b      	ldr	r3, [pc, #236]	@ (8005560 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800547a:	2b00      	cmp	r3, #0
 800547c:	d109      	bne.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
        {
          ret = HAL_TIMEOUT;
 800547e:	2303      	movs	r3, #3
 8005480:	77fb      	strb	r3, [r7, #31]
        }
        break;
 8005482:	e006      	b.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005484:	4b36      	ldr	r3, [pc, #216]	@ (8005560 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800548c:	2b00      	cmp	r3, #0
 800548e:	d0e9      	beq.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0x188>
 8005490:	e000      	b.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
        break;
 8005492:	bf00      	nop
      }
    }

    if (ret == HAL_OK)
 8005494:	7ffb      	ldrb	r3, [r7, #31]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d164      	bne.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x288>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800549a:	4b30      	ldr	r3, [pc, #192]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800549c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054a0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054a4:	61bb      	str	r3, [r7, #24]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80054a6:	69bb      	ldr	r3, [r7, #24]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d01f      	beq.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0x210>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054b2:	69ba      	ldr	r2, [r7, #24]
 80054b4:	429a      	cmp	r2, r3
 80054b6:	d019      	beq.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0x210>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80054b8:	4b28      	ldr	r3, [pc, #160]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80054ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054c2:	61bb      	str	r3, [r7, #24]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80054c4:	4b25      	ldr	r3, [pc, #148]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80054c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054ca:	4a24      	ldr	r2, [pc, #144]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80054cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80054d4:	4b21      	ldr	r3, [pc, #132]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80054d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054da:	4a20      	ldr	r2, [pc, #128]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80054dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80054e4:	4a1d      	ldr	r2, [pc, #116]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80054e6:	69bb      	ldr	r3, [r7, #24]
 80054e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80054ec:	69bb      	ldr	r3, [r7, #24]
 80054ee:	f003 0301 	and.w	r3, r3, #1
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d01f      	beq.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x25a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054f6:	f7fc fe3f 	bl	8002178 <HAL_GetTick>
 80054fa:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80054fc:	e012      	b.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054fe:	f7fc fe3b 	bl	8002178 <HAL_GetTick>
 8005502:	4602      	mov	r2, r0
 8005504:	693b      	ldr	r3, [r7, #16]
 8005506:	1ad3      	subs	r3, r2, r3
 8005508:	f241 3288 	movw	r2, #5000	@ 0x1388
 800550c:	4293      	cmp	r3, r2
 800550e:	d909      	bls.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0x248>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005510:	4b12      	ldr	r3, [pc, #72]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005512:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005516:	f003 0302 	and.w	r3, r3, #2
 800551a:	2b00      	cmp	r3, #0
 800551c:	d10a      	bne.n	8005534 <HAL_RCCEx_PeriphCLKConfig+0x258>
            {
              ret = HAL_TIMEOUT;
 800551e:	2303      	movs	r3, #3
 8005520:	77fb      	strb	r3, [r7, #31]
            }
            break;
 8005522:	e007      	b.n	8005534 <HAL_RCCEx_PeriphCLKConfig+0x258>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005524:	4b0d      	ldr	r3, [pc, #52]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005526:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800552a:	f003 0302 	and.w	r3, r3, #2
 800552e:	2b00      	cmp	r3, #0
 8005530:	d0e5      	beq.n	80054fe <HAL_RCCEx_PeriphCLKConfig+0x222>
 8005532:	e000      	b.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x25a>
            break;
 8005534:	bf00      	nop
          }
        }
      }

      if (ret == HAL_OK)
 8005536:	7ffb      	ldrb	r3, [r7, #31]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d10c      	bne.n	8005556 <HAL_RCCEx_PeriphCLKConfig+0x27a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800553c:	4b07      	ldr	r3, [pc, #28]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800553e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005542:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800554c:	4903      	ldr	r1, [pc, #12]	@ (800555c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800554e:	4313      	orrs	r3, r2
 8005550:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005554:	e008      	b.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005556:	7ffb      	ldrb	r3, [r7, #31]
 8005558:	77bb      	strb	r3, [r7, #30]
 800555a:	e005      	b.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x28c>
 800555c:	40021000 	.word	0x40021000
 8005560:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005564:	7ffb      	ldrb	r3, [r7, #31]
 8005566:	77bb      	strb	r3, [r7, #30]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005568:	7dfb      	ldrb	r3, [r7, #23]
 800556a:	2b01      	cmp	r3, #1
 800556c:	d105      	bne.n	800557a <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800556e:	4b9c      	ldr	r3, [pc, #624]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005570:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005572:	4a9b      	ldr	r2, [pc, #620]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005574:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005578:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f003 0301 	and.w	r3, r3, #1
 8005582:	2b00      	cmp	r3, #0
 8005584:	d00a      	beq.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x2c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005586:	4b96      	ldr	r3, [pc, #600]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005588:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800558c:	f023 0203 	bic.w	r2, r3, #3
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005594:	4992      	ldr	r1, [pc, #584]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005596:	4313      	orrs	r3, r2
 8005598:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f003 0302 	and.w	r3, r3, #2
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d00a      	beq.n	80055be <HAL_RCCEx_PeriphCLKConfig+0x2e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80055a8:	4b8d      	ldr	r3, [pc, #564]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80055aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055ae:	f023 020c 	bic.w	r2, r3, #12
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055b6:	498a      	ldr	r1, [pc, #552]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80055b8:	4313      	orrs	r3, r2
 80055ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f003 0304 	and.w	r3, r3, #4
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d00a      	beq.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x304>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80055ca:	4b85      	ldr	r3, [pc, #532]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80055cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055d0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055d8:	4981      	ldr	r1, [pc, #516]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80055da:	4313      	orrs	r3, r2
 80055dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f003 0308 	and.w	r3, r3, #8
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d00a      	beq.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x326>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80055ec:	4b7c      	ldr	r3, [pc, #496]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80055ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055f2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055fa:	4979      	ldr	r1, [pc, #484]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80055fc:	4313      	orrs	r3, r2
 80055fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f003 0310 	and.w	r3, r3, #16
 800560a:	2b00      	cmp	r3, #0
 800560c:	d00a      	beq.n	8005624 <HAL_RCCEx_PeriphCLKConfig+0x348>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800560e:	4b74      	ldr	r3, [pc, #464]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005610:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005614:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800561c:	4970      	ldr	r1, [pc, #448]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800561e:	4313      	orrs	r3, r2
 8005620:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f003 0320 	and.w	r3, r3, #32
 800562c:	2b00      	cmp	r3, #0
 800562e:	d00a      	beq.n	8005646 <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005630:	4b6b      	ldr	r3, [pc, #428]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005632:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005636:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800563e:	4968      	ldr	r1, [pc, #416]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005640:	4313      	orrs	r3, r2
 8005642:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800564e:	2b00      	cmp	r3, #0
 8005650:	d00a      	beq.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x38c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005652:	4b63      	ldr	r3, [pc, #396]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005654:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005658:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005660:	495f      	ldr	r1, [pc, #380]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005662:	4313      	orrs	r3, r2
 8005664:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005670:	2b00      	cmp	r3, #0
 8005672:	d00a      	beq.n	800568a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005674:	4b5a      	ldr	r3, [pc, #360]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005676:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800567a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005682:	4957      	ldr	r1, [pc, #348]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005684:	4313      	orrs	r3, r2
 8005686:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005692:	2b00      	cmp	r3, #0
 8005694:	d00a      	beq.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8005696:	4b52      	ldr	r3, [pc, #328]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005698:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800569c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80056a4:	494e      	ldr	r1, [pc, #312]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80056a6:	4313      	orrs	r3, r2
 80056a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == (RCC_PERIPHCLK_FDCAN))
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d031      	beq.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLK(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN kernel clock source */
    switch (PeriphClkInit->FdcanClockSelection)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80056bc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80056c0:	d00e      	beq.n	80056e0 <HAL_RCCEx_PeriphCLKConfig+0x404>
 80056c2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80056c6:	d814      	bhi.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d015      	beq.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80056cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80056d0:	d10f      	bne.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0x416>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN kernel clock*/
        /* Enable PLL48M1CLK output clock generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80056d2:	4b43      	ldr	r3, [pc, #268]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80056d4:	68db      	ldr	r3, [r3, #12]
 80056d6:	4a42      	ldr	r2, [pc, #264]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80056d8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80056dc:	60d3      	str	r3, [r2, #12]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80056de:	e00c      	b.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x41e>

      case RCC_FDCANCLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for FDCAN kernel clock*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	3304      	adds	r3, #4
 80056e4:	2100      	movs	r1, #0
 80056e6:	4618      	mov	r0, r3
 80056e8:	f000 f97c 	bl	80059e4 <RCCEx_PLLSAI1_Config>
 80056ec:	4603      	mov	r3, r0
 80056ee:	77fb      	strb	r3, [r7, #31]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80056f0:	e003      	b.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x41e>

      default:
        ret = HAL_ERROR;
 80056f2:	2301      	movs	r3, #1
 80056f4:	77fb      	strb	r3, [r7, #31]
        break;
 80056f6:	e000      	b.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x41e>
        break;
 80056f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056fa:	7ffb      	ldrb	r3, [r7, #31]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d10b      	bne.n	8005718 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005700:	4b37      	ldr	r3, [pc, #220]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005702:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005706:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800570e:	4934      	ldr	r1, [pc, #208]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005710:	4313      	orrs	r3, r2
 8005712:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005716:	e001      	b.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x440>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005718:	7ffb      	ldrb	r3, [r7, #31]
 800571a:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005724:	2b00      	cmp	r3, #0
 8005726:	d00a      	beq.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005728:	4b2d      	ldr	r3, [pc, #180]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800572a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800572e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005736:	492a      	ldr	r1, [pc, #168]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005738:	4313      	orrs	r3, r2
 800573a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005746:	2b00      	cmp	r3, #0
 8005748:	d00a      	beq.n	8005760 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800574a:	4b25      	ldr	r3, [pc, #148]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800574c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005750:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005758:	4921      	ldr	r1, [pc, #132]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800575a:	4313      	orrs	r3, r2
 800575c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005768:	2b00      	cmp	r3, #0
 800576a:	d00a      	beq.n	8005782 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800576c:	4b1c      	ldr	r3, [pc, #112]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800576e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005772:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800577a:	4919      	ldr	r1, [pc, #100]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800577c:	4313      	orrs	r3, r2
 800577e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800578a:	2b00      	cmp	r3, #0
 800578c:	d00a      	beq.n	80057a4 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800578e:	4b14      	ldr	r3, [pc, #80]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005790:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005794:	f023 0203 	bic.w	r2, r3, #3
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800579c:	4910      	ldr	r1, [pc, #64]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800579e:	4313      	orrs	r3, r2
 80057a0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d02b      	beq.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0x52c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80057b0:	4b0b      	ldr	r3, [pc, #44]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80057b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057b6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057be:	4908      	ldr	r1, [pc, #32]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80057c0:	4313      	orrs	r3, r2
 80057c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80057ce:	d109      	bne.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80057d0:	4b03      	ldr	r3, [pc, #12]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80057d2:	68db      	ldr	r3, [r3, #12]
 80057d4:	4a02      	ldr	r2, [pc, #8]	@ (80057e0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80057d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80057da:	60d3      	str	r3, [r2, #12]
 80057dc:	e014      	b.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 80057de:	bf00      	nop
 80057e0:	40021000 	.word	0x40021000
    }
    else
    {
      if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057e8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80057ec:	d10c      	bne.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	3304      	adds	r3, #4
 80057f2:	2101      	movs	r1, #1
 80057f4:	4618      	mov	r0, r3
 80057f6:	f000 f8f5 	bl	80059e4 <RCCEx_PLLSAI1_Config>
 80057fa:	4603      	mov	r3, r0
 80057fc:	77fb      	strb	r3, [r7, #31]

        if (ret != HAL_OK)
 80057fe:	7ffb      	ldrb	r3, [r7, #31]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d001      	beq.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0x52c>
        {
          /* set overall return value */
          status = ret;
 8005804:	7ffb      	ldrb	r3, [r7, #31]
 8005806:	77bb      	strb	r3, [r7, #30]
  }

#endif /* USB */

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005810:	2b00      	cmp	r3, #0
 8005812:	d04a      	beq.n	80058aa <HAL_RCCEx_PeriphCLKConfig+0x5ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005818:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800581c:	d108      	bne.n	8005830 <HAL_RCCEx_PeriphCLKConfig+0x554>
 800581e:	4b70      	ldr	r3, [pc, #448]	@ (80059e0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005820:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005824:	4a6e      	ldr	r2, [pc, #440]	@ (80059e0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005826:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800582a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800582e:	e012      	b.n	8005856 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8005830:	4b6b      	ldr	r3, [pc, #428]	@ (80059e0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005832:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005836:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800583e:	4968      	ldr	r1, [pc, #416]	@ (80059e0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005840:	4313      	orrs	r3, r2
 8005842:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005846:	4b66      	ldr	r3, [pc, #408]	@ (80059e0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005848:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800584c:	4a64      	ldr	r2, [pc, #400]	@ (80059e0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 800584e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005852:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800585a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800585e:	d10d      	bne.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	3304      	adds	r3, #4
 8005864:	2101      	movs	r1, #1
 8005866:	4618      	mov	r0, r3
 8005868:	f000 f8bc 	bl	80059e4 <RCCEx_PLLSAI1_Config>
 800586c:	4603      	mov	r3, r0
 800586e:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8005870:	7ffb      	ldrb	r3, [r7, #31]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d019      	beq.n	80058aa <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        /* set overall return value */
        status = ret;
 8005876:	7ffb      	ldrb	r3, [r7, #31]
 8005878:	77bb      	strb	r3, [r7, #30]
 800587a:	e016      	b.n	80058aa <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      }
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005880:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005884:	d106      	bne.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005886:	4b56      	ldr	r3, [pc, #344]	@ (80059e0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005888:	68db      	ldr	r3, [r3, #12]
 800588a:	4a55      	ldr	r2, [pc, #340]	@ (80059e0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 800588c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005890:	60d3      	str	r3, [r2, #12]
 8005892:	e00a      	b.n	80058aa <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005898:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800589c:	d105      	bne.n	80058aa <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      /* Enable PLLSAI3CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800589e:	4b50      	ldr	r3, [pc, #320]	@ (80059e0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80058a0:	68db      	ldr	r3, [r3, #12]
 80058a2:	4a4f      	ldr	r2, [pc, #316]	@ (80059e0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80058a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058a8:	60d3      	str	r3, [r2, #12]
      /* Nothing to do */
    }
  }

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d028      	beq.n	8005908 <HAL_RCCEx_PeriphCLKConfig+0x62c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80058b6:	4b4a      	ldr	r3, [pc, #296]	@ (80059e0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80058b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058bc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80058c4:	4946      	ldr	r1, [pc, #280]	@ (80059e0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80058c6:	4313      	orrs	r3, r2
 80058c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80058d0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80058d4:	d106      	bne.n	80058e4 <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80058d6:	4b42      	ldr	r3, [pc, #264]	@ (80059e0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80058d8:	68db      	ldr	r3, [r3, #12]
 80058da:	4a41      	ldr	r2, [pc, #260]	@ (80059e0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80058dc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80058e0:	60d3      	str	r3, [r2, #12]
 80058e2:	e011      	b.n	8005908 <HAL_RCCEx_PeriphCLKConfig+0x62c>
    }
    else if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80058e8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80058ec:	d10c      	bne.n	8005908 <HAL_RCCEx_PeriphCLKConfig+0x62c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	3304      	adds	r3, #4
 80058f2:	2101      	movs	r1, #1
 80058f4:	4618      	mov	r0, r3
 80058f6:	f000 f875 	bl	80059e4 <RCCEx_PLLSAI1_Config>
 80058fa:	4603      	mov	r3, r0
 80058fc:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 80058fe:	7ffb      	ldrb	r3, [r7, #31]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d001      	beq.n	8005908 <HAL_RCCEx_PeriphCLKConfig+0x62c>
      {
        /* set overall return value */
        status = ret;
 8005904:	7ffb      	ldrb	r3, [r7, #31]
 8005906:	77bb      	strb	r3, [r7, #30]
      /* Nothing to do */
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005910:	2b00      	cmp	r3, #0
 8005912:	d01e      	beq.n	8005952 <HAL_RCCEx_PeriphCLKConfig+0x676>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005914:	4b32      	ldr	r3, [pc, #200]	@ (80059e0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005916:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800591a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005924:	492e      	ldr	r1, [pc, #184]	@ (80059e0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005926:	4313      	orrs	r3, r2
 8005928:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005932:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005936:	d10c      	bne.n	8005952 <HAL_RCCEx_PeriphCLKConfig+0x676>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	3304      	adds	r3, #4
 800593c:	2102      	movs	r1, #2
 800593e:	4618      	mov	r0, r3
 8005940:	f000 f850 	bl	80059e4 <RCCEx_PLLSAI1_Config>
 8005944:	4603      	mov	r3, r0
 8005946:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8005948:	7ffb      	ldrb	r3, [r7, #31]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d001      	beq.n	8005952 <HAL_RCCEx_PeriphCLKConfig+0x676>
      {
        /* set overall return value */
        status = ret;
 800594e:	7ffb      	ldrb	r3, [r7, #31]
 8005950:	77bb      	strb	r3, [r7, #30]
      }
    }
  }

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800595a:	2b00      	cmp	r3, #0
 800595c:	d00b      	beq.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800595e:	4b20      	ldr	r3, [pc, #128]	@ (80059e0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005960:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005964:	f023 0204 	bic.w	r2, r3, #4
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800596e:	491c      	ldr	r1, [pc, #112]	@ (80059e0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005970:	4313      	orrs	r3, r2
 8005972:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800597e:	2b00      	cmp	r3, #0
 8005980:	d00b      	beq.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x6be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005982:	4b17      	ldr	r3, [pc, #92]	@ (80059e0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005984:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005988:	f023 0218 	bic.w	r2, r3, #24
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005992:	4913      	ldr	r1, [pc, #76]	@ (80059e0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8005994:	4313      	orrs	r3, r2
 8005996:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d017      	beq.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0x6fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80059a6:	4b0e      	ldr	r3, [pc, #56]	@ (80059e0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80059a8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80059ac:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80059b6:	490a      	ldr	r1, [pc, #40]	@ (80059e0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80059b8:	4313      	orrs	r3, r2
 80059ba:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if (PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80059c4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80059c8:	d105      	bne.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0x6fa>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80059ca:	4b05      	ldr	r3, [pc, #20]	@ (80059e0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80059cc:	68db      	ldr	r3, [r3, #12]
 80059ce:	4a04      	ldr	r2, [pc, #16]	@ (80059e0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80059d0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80059d4:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 80059d6:	7fbb      	ldrb	r3, [r7, #30]
}
 80059d8:	4618      	mov	r0, r3
 80059da:	3720      	adds	r7, #32
 80059dc:	46bd      	mov	sp, r7
 80059de:	bd80      	pop	{r7, pc}
 80059e0:	40021000 	.word	0x40021000

080059e4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *pPllSai1, uint32_t Divider)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b084      	sub	sp, #16
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
 80059ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80059ee:	2300      	movs	r3, #0
 80059f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(pPllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(pPllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(pPllSai1->PLLSAI1ClockOut));

  /* Check PLLSAI1 clock source availability */
  switch (pPllSai1->PLLSAI1Source)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	2b03      	cmp	r3, #3
 80059f8:	d018      	beq.n	8005a2c <RCCEx_PLLSAI1_Config+0x48>
 80059fa:	2b03      	cmp	r3, #3
 80059fc:	d81f      	bhi.n	8005a3e <RCCEx_PLLSAI1_Config+0x5a>
 80059fe:	2b01      	cmp	r3, #1
 8005a00:	d002      	beq.n	8005a08 <RCCEx_PLLSAI1_Config+0x24>
 8005a02:	2b02      	cmp	r3, #2
 8005a04:	d009      	beq.n	8005a1a <RCCEx_PLLSAI1_Config+0x36>
 8005a06:	e01a      	b.n	8005a3e <RCCEx_PLLSAI1_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005a08:	4b65      	ldr	r3, [pc, #404]	@ (8005ba0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f003 0302 	and.w	r3, r3, #2
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d117      	bne.n	8005a44 <RCCEx_PLLSAI1_Config+0x60>
      {
        status = HAL_ERROR;
 8005a14:	2301      	movs	r3, #1
 8005a16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a18:	e014      	b.n	8005a44 <RCCEx_PLLSAI1_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005a1a:	4b61      	ldr	r3, [pc, #388]	@ (8005ba0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d110      	bne.n	8005a48 <RCCEx_PLLSAI1_Config+0x64>
      {
        status = HAL_ERROR;
 8005a26:	2301      	movs	r3, #1
 8005a28:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a2a:	e00d      	b.n	8005a48 <RCCEx_PLLSAI1_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 8005a2c:	4b5c      	ldr	r3, [pc, #368]	@ (8005ba0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d109      	bne.n	8005a4c <RCCEx_PLLSAI1_Config+0x68>
      {
        status = HAL_ERROR;
 8005a38:	2301      	movs	r3, #1
 8005a3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a3c:	e006      	b.n	8005a4c <RCCEx_PLLSAI1_Config+0x68>
    default:
      status = HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	73fb      	strb	r3, [r7, #15]
      break;
 8005a42:	e004      	b.n	8005a4e <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8005a44:	bf00      	nop
 8005a46:	e002      	b.n	8005a4e <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8005a48:	bf00      	nop
 8005a4a:	e000      	b.n	8005a4e <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8005a4c:	bf00      	nop
  }

  if (status == HAL_OK)
 8005a4e:	7bfb      	ldrb	r3, [r7, #15]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	f040 809f 	bne.w	8005b94 <RCCEx_PLLSAI1_Config+0x1b0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005a56:	4b52      	ldr	r3, [pc, #328]	@ (8005ba0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a51      	ldr	r2, [pc, #324]	@ (8005ba0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005a5c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005a60:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a62:	f7fc fb89 	bl	8002178 <HAL_GetTick>
 8005a66:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005a68:	e00f      	b.n	8005a8a <RCCEx_PLLSAI1_Config+0xa6>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005a6a:	f7fc fb85 	bl	8002178 <HAL_GetTick>
 8005a6e:	4602      	mov	r2, r0
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	1ad3      	subs	r3, r2, r3
 8005a74:	2b02      	cmp	r3, #2
 8005a76:	d908      	bls.n	8005a8a <RCCEx_PLLSAI1_Config+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005a78:	4b49      	ldr	r3, [pc, #292]	@ (8005ba0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d009      	beq.n	8005a98 <RCCEx_PLLSAI1_Config+0xb4>
        {
          status = HAL_TIMEOUT;
 8005a84:	2303      	movs	r3, #3
 8005a86:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005a88:	e006      	b.n	8005a98 <RCCEx_PLLSAI1_Config+0xb4>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005a8a:	4b45      	ldr	r3, [pc, #276]	@ (8005ba0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d1e9      	bne.n	8005a6a <RCCEx_PLLSAI1_Config+0x86>
 8005a96:	e000      	b.n	8005a9a <RCCEx_PLLSAI1_Config+0xb6>
        break;
 8005a98:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 8005a9a:	7bfb      	ldrb	r3, [r7, #15]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d179      	bne.n	8005b94 <RCCEx_PLLSAI1_Config+0x1b0>
    {
      if (Divider == DIVIDER_P_UPDATE)
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d116      	bne.n	8005ad4 <RCCEx_PLLSAI1_Config+0xf0>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(pPllSai1->PLLSAI1P));

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005aa6:	4b3e      	ldr	r3, [pc, #248]	@ (8005ba0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005aa8:	691a      	ldr	r2, [r3, #16]
 8005aaa:	4b3e      	ldr	r3, [pc, #248]	@ (8005ba4 <RCCEx_PLLSAI1_Config+0x1c0>)
 8005aac:	4013      	ands	r3, r2
 8005aae:	687a      	ldr	r2, [r7, #4]
 8005ab0:	6892      	ldr	r2, [r2, #8]
 8005ab2:	0211      	lsls	r1, r2, #8
 8005ab4:	687a      	ldr	r2, [r7, #4]
 8005ab6:	68d2      	ldr	r2, [r2, #12]
 8005ab8:	06d2      	lsls	r2, r2, #27
 8005aba:	4311      	orrs	r1, r2
 8005abc:	687a      	ldr	r2, [r7, #4]
 8005abe:	6852      	ldr	r2, [r2, #4]
 8005ac0:	3a01      	subs	r2, #1
 8005ac2:	0112      	lsls	r2, r2, #4
 8005ac4:	4311      	orrs	r1, r2
 8005ac6:	687a      	ldr	r2, [r7, #4]
 8005ac8:	6812      	ldr	r2, [r2, #0]
 8005aca:	430a      	orrs	r2, r1
 8005acc:	4934      	ldr	r1, [pc, #208]	@ (8005ba0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	610b      	str	r3, [r1, #16]
 8005ad2:	e033      	b.n	8005b3c <RCCEx_PLLSAI1_Config+0x158>
                   (pPllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (pPllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) |
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }
      else if (Divider == DIVIDER_Q_UPDATE)
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	2b01      	cmp	r3, #1
 8005ad8:	d118      	bne.n	8005b0c <RCCEx_PLLSAI1_Config+0x128>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(pPllSai1->PLLSAI1Q));

        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005ada:	4b31      	ldr	r3, [pc, #196]	@ (8005ba0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005adc:	691a      	ldr	r2, [r3, #16]
 8005ade:	4b32      	ldr	r3, [pc, #200]	@ (8005ba8 <RCCEx_PLLSAI1_Config+0x1c4>)
 8005ae0:	4013      	ands	r3, r2
 8005ae2:	687a      	ldr	r2, [r7, #4]
 8005ae4:	6892      	ldr	r2, [r2, #8]
 8005ae6:	0211      	lsls	r1, r2, #8
 8005ae8:	687a      	ldr	r2, [r7, #4]
 8005aea:	6912      	ldr	r2, [r2, #16]
 8005aec:	0852      	lsrs	r2, r2, #1
 8005aee:	3a01      	subs	r2, #1
 8005af0:	0552      	lsls	r2, r2, #21
 8005af2:	4311      	orrs	r1, r2
 8005af4:	687a      	ldr	r2, [r7, #4]
 8005af6:	6852      	ldr	r2, [r2, #4]
 8005af8:	3a01      	subs	r2, #1
 8005afa:	0112      	lsls	r2, r2, #4
 8005afc:	4311      	orrs	r1, r2
 8005afe:	687a      	ldr	r2, [r7, #4]
 8005b00:	6812      	ldr	r2, [r2, #0]
 8005b02:	430a      	orrs	r2, r1
 8005b04:	4926      	ldr	r1, [pc, #152]	@ (8005ba0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005b06:	4313      	orrs	r3, r2
 8005b08:	610b      	str	r3, [r1, #16]
 8005b0a:	e017      	b.n	8005b3c <RCCEx_PLLSAI1_Config+0x158>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(pPllSai1->PLLSAI1R));

        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005b0c:	4b24      	ldr	r3, [pc, #144]	@ (8005ba0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005b0e:	691a      	ldr	r2, [r3, #16]
 8005b10:	4b26      	ldr	r3, [pc, #152]	@ (8005bac <RCCEx_PLLSAI1_Config+0x1c8>)
 8005b12:	4013      	ands	r3, r2
 8005b14:	687a      	ldr	r2, [r7, #4]
 8005b16:	6892      	ldr	r2, [r2, #8]
 8005b18:	0211      	lsls	r1, r2, #8
 8005b1a:	687a      	ldr	r2, [r7, #4]
 8005b1c:	6952      	ldr	r2, [r2, #20]
 8005b1e:	0852      	lsrs	r2, r2, #1
 8005b20:	3a01      	subs	r2, #1
 8005b22:	0652      	lsls	r2, r2, #25
 8005b24:	4311      	orrs	r1, r2
 8005b26:	687a      	ldr	r2, [r7, #4]
 8005b28:	6852      	ldr	r2, [r2, #4]
 8005b2a:	3a01      	subs	r2, #1
 8005b2c:	0112      	lsls	r2, r2, #4
 8005b2e:	4311      	orrs	r1, r2
 8005b30:	687a      	ldr	r2, [r7, #4]
 8005b32:	6812      	ldr	r2, [r2, #0]
 8005b34:	430a      	orrs	r2, r1
 8005b36:	491a      	ldr	r1, [pc, #104]	@ (8005ba0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	610b      	str	r3, [r1, #16]
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005b3c:	4b18      	ldr	r3, [pc, #96]	@ (8005ba0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	4a17      	ldr	r2, [pc, #92]	@ (8005ba0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005b42:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005b46:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b48:	f7fc fb16 	bl	8002178 <HAL_GetTick>
 8005b4c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005b4e:	e00f      	b.n	8005b70 <RCCEx_PLLSAI1_Config+0x18c>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005b50:	f7fc fb12 	bl	8002178 <HAL_GetTick>
 8005b54:	4602      	mov	r2, r0
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	1ad3      	subs	r3, r2, r3
 8005b5a:	2b02      	cmp	r3, #2
 8005b5c:	d908      	bls.n	8005b70 <RCCEx_PLLSAI1_Config+0x18c>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005b5e:	4b10      	ldr	r3, [pc, #64]	@ (8005ba0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d109      	bne.n	8005b7e <RCCEx_PLLSAI1_Config+0x19a>
          {
            status = HAL_TIMEOUT;
 8005b6a:	2303      	movs	r3, #3
 8005b6c:	73fb      	strb	r3, [r7, #15]
          }
          break;
 8005b6e:	e006      	b.n	8005b7e <RCCEx_PLLSAI1_Config+0x19a>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005b70:	4b0b      	ldr	r3, [pc, #44]	@ (8005ba0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d0e9      	beq.n	8005b50 <RCCEx_PLLSAI1_Config+0x16c>
 8005b7c:	e000      	b.n	8005b80 <RCCEx_PLLSAI1_Config+0x19c>
          break;
 8005b7e:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 8005b80:	7bfb      	ldrb	r3, [r7, #15]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d106      	bne.n	8005b94 <RCCEx_PLLSAI1_Config+0x1b0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(pPllSai1->PLLSAI1ClockOut);
 8005b86:	4b06      	ldr	r3, [pc, #24]	@ (8005ba0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005b88:	691a      	ldr	r2, [r3, #16]
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	699b      	ldr	r3, [r3, #24]
 8005b8e:	4904      	ldr	r1, [pc, #16]	@ (8005ba0 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005b90:	4313      	orrs	r3, r2
 8005b92:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005b94:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3710      	adds	r7, #16
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bd80      	pop	{r7, pc}
 8005b9e:	bf00      	nop
 8005ba0:	40021000 	.word	0x40021000
 8005ba4:	07ff800c 	.word	0x07ff800c
 8005ba8:	ff9f800c 	.word	0xff9f800c
 8005bac:	f9ff800c 	.word	0xf9ff800c

08005bb0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *pPllSai2, uint32_t Divider)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b084      	sub	sp, #16
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
 8005bb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005bba:	2300      	movs	r3, #0
 8005bbc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(pPllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(pPllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(pPllSai2->PLLSAI2ClockOut));

  /* Check PLLSAI2 clock source availability */
  switch (pPllSai2->PLLSAI2Source)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	2b03      	cmp	r3, #3
 8005bc4:	d018      	beq.n	8005bf8 <RCCEx_PLLSAI2_Config+0x48>
 8005bc6:	2b03      	cmp	r3, #3
 8005bc8:	d81f      	bhi.n	8005c0a <RCCEx_PLLSAI2_Config+0x5a>
 8005bca:	2b01      	cmp	r3, #1
 8005bcc:	d002      	beq.n	8005bd4 <RCCEx_PLLSAI2_Config+0x24>
 8005bce:	2b02      	cmp	r3, #2
 8005bd0:	d009      	beq.n	8005be6 <RCCEx_PLLSAI2_Config+0x36>
 8005bd2:	e01a      	b.n	8005c0a <RCCEx_PLLSAI2_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005bd4:	4b4a      	ldr	r3, [pc, #296]	@ (8005d00 <RCCEx_PLLSAI2_Config+0x150>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f003 0302 	and.w	r3, r3, #2
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d117      	bne.n	8005c10 <RCCEx_PLLSAI2_Config+0x60>
      {
        status = HAL_ERROR;
 8005be0:	2301      	movs	r3, #1
 8005be2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005be4:	e014      	b.n	8005c10 <RCCEx_PLLSAI2_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005be6:	4b46      	ldr	r3, [pc, #280]	@ (8005d00 <RCCEx_PLLSAI2_Config+0x150>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d110      	bne.n	8005c14 <RCCEx_PLLSAI2_Config+0x64>
      {
        status = HAL_ERROR;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005bf6:	e00d      	b.n	8005c14 <RCCEx_PLLSAI2_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 8005bf8:	4b41      	ldr	r3, [pc, #260]	@ (8005d00 <RCCEx_PLLSAI2_Config+0x150>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d109      	bne.n	8005c18 <RCCEx_PLLSAI2_Config+0x68>
      {
        status = HAL_ERROR;
 8005c04:	2301      	movs	r3, #1
 8005c06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c08:	e006      	b.n	8005c18 <RCCEx_PLLSAI2_Config+0x68>
    default:
      status = HAL_ERROR;
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	73fb      	strb	r3, [r7, #15]
      break;
 8005c0e:	e004      	b.n	8005c1a <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8005c10:	bf00      	nop
 8005c12:	e002      	b.n	8005c1a <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8005c14:	bf00      	nop
 8005c16:	e000      	b.n	8005c1a <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8005c18:	bf00      	nop
  }

  if (status == HAL_OK)
 8005c1a:	7bfb      	ldrb	r3, [r7, #15]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d169      	bne.n	8005cf4 <RCCEx_PLLSAI2_Config+0x144>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005c20:	4b37      	ldr	r3, [pc, #220]	@ (8005d00 <RCCEx_PLLSAI2_Config+0x150>)
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4a36      	ldr	r2, [pc, #216]	@ (8005d00 <RCCEx_PLLSAI2_Config+0x150>)
 8005c26:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005c2a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c2c:	f7fc faa4 	bl	8002178 <HAL_GetTick>
 8005c30:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005c32:	e00f      	b.n	8005c54 <RCCEx_PLLSAI2_Config+0xa4>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005c34:	f7fc faa0 	bl	8002178 <HAL_GetTick>
 8005c38:	4602      	mov	r2, r0
 8005c3a:	68bb      	ldr	r3, [r7, #8]
 8005c3c:	1ad3      	subs	r3, r2, r3
 8005c3e:	2b02      	cmp	r3, #2
 8005c40:	d908      	bls.n	8005c54 <RCCEx_PLLSAI2_Config+0xa4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005c42:	4b2f      	ldr	r3, [pc, #188]	@ (8005d00 <RCCEx_PLLSAI2_Config+0x150>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d009      	beq.n	8005c62 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_TIMEOUT;
 8005c4e:	2303      	movs	r3, #3
 8005c50:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005c52:	e006      	b.n	8005c62 <RCCEx_PLLSAI2_Config+0xb2>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005c54:	4b2a      	ldr	r3, [pc, #168]	@ (8005d00 <RCCEx_PLLSAI2_Config+0x150>)
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d1e9      	bne.n	8005c34 <RCCEx_PLLSAI2_Config+0x84>
 8005c60:	e000      	b.n	8005c64 <RCCEx_PLLSAI2_Config+0xb4>
        break;
 8005c62:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 8005c64:	7bfb      	ldrb	r3, [r7, #15]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d144      	bne.n	8005cf4 <RCCEx_PLLSAI2_Config+0x144>
    {
      if (Divider == DIVIDER_P_UPDATE)
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d115      	bne.n	8005c9c <RCCEx_PLLSAI2_Config+0xec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(pPllSai2->PLLSAI2P));

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005c70:	4b23      	ldr	r3, [pc, #140]	@ (8005d00 <RCCEx_PLLSAI2_Config+0x150>)
 8005c72:	695a      	ldr	r2, [r3, #20]
 8005c74:	4b23      	ldr	r3, [pc, #140]	@ (8005d04 <RCCEx_PLLSAI2_Config+0x154>)
 8005c76:	4013      	ands	r3, r2
 8005c78:	687a      	ldr	r2, [r7, #4]
 8005c7a:	6892      	ldr	r2, [r2, #8]
 8005c7c:	0211      	lsls	r1, r2, #8
 8005c7e:	687a      	ldr	r2, [r7, #4]
 8005c80:	68d2      	ldr	r2, [r2, #12]
 8005c82:	06d2      	lsls	r2, r2, #27
 8005c84:	4311      	orrs	r1, r2
 8005c86:	687a      	ldr	r2, [r7, #4]
 8005c88:	6852      	ldr	r2, [r2, #4]
 8005c8a:	3a01      	subs	r2, #1
 8005c8c:	0112      	lsls	r2, r2, #4
 8005c8e:	4311      	orrs	r1, r2
 8005c90:	687a      	ldr	r2, [r7, #4]
 8005c92:	6812      	ldr	r2, [r2, #0]
 8005c94:	430a      	orrs	r2, r1
 8005c96:	491a      	ldr	r1, [pc, #104]	@ (8005d00 <RCCEx_PLLSAI2_Config+0x150>)
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	614b      	str	r3, [r1, #20]
                   pPllSai2->PLLSAI2Source);

      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005c9c:	4b18      	ldr	r3, [pc, #96]	@ (8005d00 <RCCEx_PLLSAI2_Config+0x150>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a17      	ldr	r2, [pc, #92]	@ (8005d00 <RCCEx_PLLSAI2_Config+0x150>)
 8005ca2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ca6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ca8:	f7fc fa66 	bl	8002178 <HAL_GetTick>
 8005cac:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005cae:	e00f      	b.n	8005cd0 <RCCEx_PLLSAI2_Config+0x120>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005cb0:	f7fc fa62 	bl	8002178 <HAL_GetTick>
 8005cb4:	4602      	mov	r2, r0
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	1ad3      	subs	r3, r2, r3
 8005cba:	2b02      	cmp	r3, #2
 8005cbc:	d908      	bls.n	8005cd0 <RCCEx_PLLSAI2_Config+0x120>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005cbe:	4b10      	ldr	r3, [pc, #64]	@ (8005d00 <RCCEx_PLLSAI2_Config+0x150>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d109      	bne.n	8005cde <RCCEx_PLLSAI2_Config+0x12e>
          {
            status = HAL_TIMEOUT;
 8005cca:	2303      	movs	r3, #3
 8005ccc:	73fb      	strb	r3, [r7, #15]
          }
          break;
 8005cce:	e006      	b.n	8005cde <RCCEx_PLLSAI2_Config+0x12e>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005cd0:	4b0b      	ldr	r3, [pc, #44]	@ (8005d00 <RCCEx_PLLSAI2_Config+0x150>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d0e9      	beq.n	8005cb0 <RCCEx_PLLSAI2_Config+0x100>
 8005cdc:	e000      	b.n	8005ce0 <RCCEx_PLLSAI2_Config+0x130>
          break;
 8005cde:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 8005ce0:	7bfb      	ldrb	r3, [r7, #15]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d106      	bne.n	8005cf4 <RCCEx_PLLSAI2_Config+0x144>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(pPllSai2->PLLSAI2ClockOut);
 8005ce6:	4b06      	ldr	r3, [pc, #24]	@ (8005d00 <RCCEx_PLLSAI2_Config+0x150>)
 8005ce8:	695a      	ldr	r2, [r3, #20]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	691b      	ldr	r3, [r3, #16]
 8005cee:	4904      	ldr	r1, [pc, #16]	@ (8005d00 <RCCEx_PLLSAI2_Config+0x150>)
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005cf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	3710      	adds	r7, #16
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bd80      	pop	{r7, pc}
 8005cfe:	bf00      	nop
 8005d00:	40021000 	.word	0x40021000
 8005d04:	07ff800c 	.word	0x07ff800c

08005d08 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b084      	sub	sp, #16
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005d10:	2301      	movs	r3, #1
 8005d12:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d066      	beq.n	8005de8 <HAL_RTC_Init+0xe0>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005d20:	b2db      	uxtb	r3, r3
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d106      	bne.n	8005d34 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f7fb ff80 	bl	8001c34 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2202      	movs	r2, #2
 8005d38:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	68db      	ldr	r3, [r3, #12]
 8005d42:	f003 0310 	and.w	r3, r3, #16
 8005d46:	2b10      	cmp	r3, #16
 8005d48:	d045      	beq.n	8005dd6 <HAL_RTC_Init+0xce>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005d4a:	4b2a      	ldr	r3, [pc, #168]	@ (8005df4 <HAL_RTC_Init+0xec>)
 8005d4c:	22ca      	movs	r2, #202	@ 0xca
 8005d4e:	625a      	str	r2, [r3, #36]	@ 0x24
 8005d50:	4b28      	ldr	r3, [pc, #160]	@ (8005df4 <HAL_RTC_Init+0xec>)
 8005d52:	2253      	movs	r2, #83	@ 0x53
 8005d54:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8005d56:	6878      	ldr	r0, [r7, #4]
 8005d58:	f000 f872 	bl	8005e40 <RTC_EnterInitMode>
 8005d5c:	4603      	mov	r3, r0
 8005d5e:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8005d60:	7bfb      	ldrb	r3, [r7, #15]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d121      	bne.n	8005daa <HAL_RTC_Init+0xa2>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8005d66:	4b23      	ldr	r3, [pc, #140]	@ (8005df4 <HAL_RTC_Init+0xec>)
 8005d68:	699b      	ldr	r3, [r3, #24]
 8005d6a:	4a22      	ldr	r2, [pc, #136]	@ (8005df4 <HAL_RTC_Init+0xec>)
 8005d6c:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 8005d70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d74:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8005d76:	4b1f      	ldr	r3, [pc, #124]	@ (8005df4 <HAL_RTC_Init+0xec>)
 8005d78:	699a      	ldr	r2, [r3, #24]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6859      	ldr	r1, [r3, #4]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	691b      	ldr	r3, [r3, #16]
 8005d82:	4319      	orrs	r1, r3
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	699b      	ldr	r3, [r3, #24]
 8005d88:	430b      	orrs	r3, r1
 8005d8a:	491a      	ldr	r1, [pc, #104]	@ (8005df4 <HAL_RTC_Init+0xec>)
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	618b      	str	r3, [r1, #24]

        /* Configure the RTC PRER */
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	68da      	ldr	r2, [r3, #12]
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	689b      	ldr	r3, [r3, #8]
 8005d98:	041b      	lsls	r3, r3, #16
 8005d9a:	4916      	ldr	r1, [pc, #88]	@ (8005df4 <HAL_RTC_Init+0xec>)
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	610b      	str	r3, [r1, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8005da0:	6878      	ldr	r0, [r7, #4]
 8005da2:	f000 f881 	bl	8005ea8 <RTC_ExitInitMode>
 8005da6:	4603      	mov	r3, r0
 8005da8:	73fb      	strb	r3, [r7, #15]
      }

      if (status == HAL_OK)
 8005daa:	7bfb      	ldrb	r3, [r7, #15]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d10e      	bne.n	8005dce <HAL_RTC_Init+0xc6>
      {
        MODIFY_REG(RTC->CR, \
 8005db0:	4b10      	ldr	r3, [pc, #64]	@ (8005df4 <HAL_RTC_Init+0xec>)
 8005db2:	699b      	ldr	r3, [r3, #24]
 8005db4:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6a19      	ldr	r1, [r3, #32]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	69db      	ldr	r3, [r3, #28]
 8005dc0:	4319      	orrs	r1, r3
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	695b      	ldr	r3, [r3, #20]
 8005dc6:	430b      	orrs	r3, r1
 8005dc8:	490a      	ldr	r1, [pc, #40]	@ (8005df4 <HAL_RTC_Init+0xec>)
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }


    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005dce:	4b09      	ldr	r3, [pc, #36]	@ (8005df4 <HAL_RTC_Init+0xec>)
 8005dd0:	22ff      	movs	r2, #255	@ 0xff
 8005dd2:	625a      	str	r2, [r3, #36]	@ 0x24
 8005dd4:	e001      	b.n	8005dda <HAL_RTC_Init+0xd2>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8005dda:	7bfb      	ldrb	r3, [r7, #15]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d103      	bne.n	8005de8 <HAL_RTC_Init+0xe0>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2201      	movs	r2, #1
 8005de4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
  }

  return status;
 8005de8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	3710      	adds	r7, #16
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd80      	pop	{r7, pc}
 8005df2:	bf00      	nop
 8005df4:	40002800 	.word	0x40002800

08005df8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b084      	sub	sp, #16
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  WRITE_REG(RTC->ICSR, ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK)));
 8005e00:	4b0d      	ldr	r3, [pc, #52]	@ (8005e38 <HAL_RTC_WaitForSynchro+0x40>)
 8005e02:	4a0e      	ldr	r2, [pc, #56]	@ (8005e3c <HAL_RTC_WaitForSynchro+0x44>)
 8005e04:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8005e06:	f7fc f9b7 	bl	8002178 <HAL_GetTick>
 8005e0a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8005e0c:	e009      	b.n	8005e22 <HAL_RTC_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005e0e:	f7fc f9b3 	bl	8002178 <HAL_GetTick>
 8005e12:	4602      	mov	r2, r0
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	1ad3      	subs	r3, r2, r3
 8005e18:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005e1c:	d901      	bls.n	8005e22 <HAL_RTC_WaitForSynchro+0x2a>
    {
      return HAL_TIMEOUT;
 8005e1e:	2303      	movs	r3, #3
 8005e20:	e006      	b.n	8005e30 <HAL_RTC_WaitForSynchro+0x38>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8005e22:	4b05      	ldr	r3, [pc, #20]	@ (8005e38 <HAL_RTC_WaitForSynchro+0x40>)
 8005e24:	68db      	ldr	r3, [r3, #12]
 8005e26:	f003 0320 	and.w	r3, r3, #32
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d0ef      	beq.n	8005e0e <HAL_RTC_WaitForSynchro+0x16>
    }
  }

  return HAL_OK;
 8005e2e:	2300      	movs	r3, #0
}
 8005e30:	4618      	mov	r0, r3
 8005e32:	3710      	adds	r7, #16
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bd80      	pop	{r7, pc}
 8005e38:	40002800 	.word	0x40002800
 8005e3c:	0001005c 	.word	0x0001005c

08005e40 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b084      	sub	sp, #16
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8005e4c:	4b15      	ldr	r3, [pc, #84]	@ (8005ea4 <RTC_EnterInitMode+0x64>)
 8005e4e:	68db      	ldr	r3, [r3, #12]
 8005e50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d120      	bne.n	8005e9a <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8005e58:	4b12      	ldr	r3, [pc, #72]	@ (8005ea4 <RTC_EnterInitMode+0x64>)
 8005e5a:	68db      	ldr	r3, [r3, #12]
 8005e5c:	4a11      	ldr	r2, [pc, #68]	@ (8005ea4 <RTC_EnterInitMode+0x64>)
 8005e5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e62:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 8005e64:	f7fc f988 	bl	8002178 <HAL_GetTick>
 8005e68:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005e6a:	e00d      	b.n	8005e88 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8005e6c:	f7fc f984 	bl	8002178 <HAL_GetTick>
 8005e70:	4602      	mov	r2, r0
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	1ad3      	subs	r3, r2, r3
 8005e76:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005e7a:	d905      	bls.n	8005e88 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8005e7c:	2303      	movs	r3, #3
 8005e7e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2203      	movs	r2, #3
 8005e84:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005e88:	4b06      	ldr	r3, [pc, #24]	@ (8005ea4 <RTC_EnterInitMode+0x64>)
 8005e8a:	68db      	ldr	r3, [r3, #12]
 8005e8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d102      	bne.n	8005e9a <RTC_EnterInitMode+0x5a>
 8005e94:	7bfb      	ldrb	r3, [r7, #15]
 8005e96:	2b03      	cmp	r3, #3
 8005e98:	d1e8      	bne.n	8005e6c <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 8005e9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	3710      	adds	r7, #16
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	bd80      	pop	{r7, pc}
 8005ea4:	40002800 	.word	0x40002800

08005ea8 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b084      	sub	sp, #16
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8005eb4:	4b1a      	ldr	r3, [pc, #104]	@ (8005f20 <RTC_ExitInitMode+0x78>)
 8005eb6:	68db      	ldr	r3, [r3, #12]
 8005eb8:	4a19      	ldr	r2, [pc, #100]	@ (8005f20 <RTC_ExitInitMode+0x78>)
 8005eba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ebe:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005ec0:	4b17      	ldr	r3, [pc, #92]	@ (8005f20 <RTC_ExitInitMode+0x78>)
 8005ec2:	699b      	ldr	r3, [r3, #24]
 8005ec4:	f003 0320 	and.w	r3, r3, #32
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d10c      	bne.n	8005ee6 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005ecc:	6878      	ldr	r0, [r7, #4]
 8005ece:	f7ff ff93 	bl	8005df8 <HAL_RTC_WaitForSynchro>
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d01e      	beq.n	8005f16 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2203      	movs	r2, #3
 8005edc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      status = HAL_TIMEOUT;
 8005ee0:	2303      	movs	r3, #3
 8005ee2:	73fb      	strb	r3, [r7, #15]
 8005ee4:	e017      	b.n	8005f16 <RTC_ExitInitMode+0x6e>
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32L552xx STM32L562xx Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005ee6:	4b0e      	ldr	r3, [pc, #56]	@ (8005f20 <RTC_ExitInitMode+0x78>)
 8005ee8:	699b      	ldr	r3, [r3, #24]
 8005eea:	4a0d      	ldr	r2, [pc, #52]	@ (8005f20 <RTC_ExitInitMode+0x78>)
 8005eec:	f023 0320 	bic.w	r3, r3, #32
 8005ef0:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005ef2:	6878      	ldr	r0, [r7, #4]
 8005ef4:	f7ff ff80 	bl	8005df8 <HAL_RTC_WaitForSynchro>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d005      	beq.n	8005f0a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2203      	movs	r2, #3
 8005f02:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      status = HAL_TIMEOUT;
 8005f06:	2303      	movs	r3, #3
 8005f08:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005f0a:	4b05      	ldr	r3, [pc, #20]	@ (8005f20 <RTC_ExitInitMode+0x78>)
 8005f0c:	699b      	ldr	r3, [r3, #24]
 8005f0e:	4a04      	ldr	r2, [pc, #16]	@ (8005f20 <RTC_ExitInitMode+0x78>)
 8005f10:	f043 0320 	orr.w	r3, r3, #32
 8005f14:	6193      	str	r3, [r2, #24]
  }

  return status;
 8005f16:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	3710      	adds	r7, #16
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bd80      	pop	{r7, pc}
 8005f20:	40002800 	.word	0x40002800

08005f24 <HAL_RTCEx_SetWakeUpTimer_IT>:
  *                       - This feature is meaningful in case of Low power mode to avoid any RTC software execution after Wake Up.
  *                         That is why when WakeUpAutoClr is set, EXTI is configured as EVENT instead of Interrupt to avoid useless IRQ handler execution.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock, uint32_t WakeUpAutoClr)
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b086      	sub	sp, #24
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	60f8      	str	r0, [r7, #12]
 8005f2c:	60b9      	str	r1, [r7, #8]
 8005f2e:	607a      	str	r2, [r7, #4]
 8005f30:	603b      	str	r3, [r7, #0]
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));
  /* (0x0000<=WUTOCLR<=WUT) */
  assert_param(WakeUpAutoClr <= WakeUpCounter);

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005f38:	2b01      	cmp	r3, #1
 8005f3a:	d101      	bne.n	8005f40 <HAL_RTCEx_SetWakeUpTimer_IT+0x1c>
 8005f3c:	2302      	movs	r3, #2
 8005f3e:	e06f      	b.n	8006020 <HAL_RTCEx_SetWakeUpTimer_IT+0xfc>
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	2201      	movs	r2, #1
 8005f44:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	2202      	movs	r2, #2
 8005f4c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005f50:	4b35      	ldr	r3, [pc, #212]	@ (8006028 <HAL_RTCEx_SetWakeUpTimer_IT+0x104>)
 8005f52:	22ca      	movs	r2, #202	@ 0xca
 8005f54:	625a      	str	r2, [r3, #36]	@ 0x24
 8005f56:	4b34      	ldr	r3, [pc, #208]	@ (8006028 <HAL_RTCEx_SetWakeUpTimer_IT+0x104>)
 8005f58:	2253      	movs	r2, #83	@ 0x53
 8005f5a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Clear WUTE in RTC_CR to disable the wakeup timer */
  CLEAR_BIT(RTC->CR, RTC_CR_WUTE);
 8005f5c:	4b32      	ldr	r3, [pc, #200]	@ (8006028 <HAL_RTCEx_SetWakeUpTimer_IT+0x104>)
 8005f5e:	699b      	ldr	r3, [r3, #24]
 8005f60:	4a31      	ldr	r2, [pc, #196]	@ (8006028 <HAL_RTCEx_SetWakeUpTimer_IT+0x104>)
 8005f62:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005f66:	6193      	str	r3, [r2, #24]

  /* Clear flag Wake-Up */
  WRITE_REG(RTC->SCR, RTC_SCR_CWUTF);
 8005f68:	4b2f      	ldr	r3, [pc, #188]	@ (8006028 <HAL_RTCEx_SetWakeUpTimer_IT+0x104>)
 8005f6a:	2204      	movs	r2, #4
 8005f6c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Poll WUTWF until it is set in RTC_ICSR to make sure the access to wakeup autoreload
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8005f6e:	4b2e      	ldr	r3, [pc, #184]	@ (8006028 <HAL_RTCEx_SetWakeUpTimer_IT+0x104>)
 8005f70:	68db      	ldr	r3, [r3, #12]
 8005f72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d11e      	bne.n	8005fb8 <HAL_RTCEx_SetWakeUpTimer_IT+0x94>
  {
    tickstart = HAL_GetTick();
 8005f7a:	f7fc f8fd 	bl	8002178 <HAL_GetTick>
 8005f7e:	6178      	str	r0, [r7, #20]
    while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) == 0U)
 8005f80:	e014      	b.n	8005fac <HAL_RTCEx_SetWakeUpTimer_IT+0x88>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005f82:	f7fc f8f9 	bl	8002178 <HAL_GetTick>
 8005f86:	4602      	mov	r2, r0
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	1ad3      	subs	r3, r2, r3
 8005f8c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005f90:	d90c      	bls.n	8005fac <HAL_RTCEx_SetWakeUpTimer_IT+0x88>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005f92:	4b25      	ldr	r3, [pc, #148]	@ (8006028 <HAL_RTCEx_SetWakeUpTimer_IT+0x104>)
 8005f94:	22ff      	movs	r2, #255	@ 0xff
 8005f96:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	2203      	movs	r2, #3
 8005f9c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

        return HAL_TIMEOUT;
 8005fa8:	2303      	movs	r3, #3
 8005faa:	e039      	b.n	8006020 <HAL_RTCEx_SetWakeUpTimer_IT+0xfc>
    while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) == 0U)
 8005fac:	4b1e      	ldr	r3, [pc, #120]	@ (8006028 <HAL_RTCEx_SetWakeUpTimer_IT+0x104>)
 8005fae:	68db      	ldr	r3, [r3, #12]
 8005fb0:	f003 0304 	and.w	r3, r3, #4
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d0e4      	beq.n	8005f82 <HAL_RTCEx_SetWakeUpTimer_IT+0x5e>
      }
    }
  }

  /* Configure the Wakeup Timer counter and auto clear value */
  WRITE_REG(RTC->WUTR, (uint32_t)(WakeUpCounter | (WakeUpAutoClr << RTC_WUTR_WUTOCLR_Pos)));
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	041a      	lsls	r2, r3, #16
 8005fbc:	491a      	ldr	r1, [pc, #104]	@ (8006028 <HAL_RTCEx_SetWakeUpTimer_IT+0x104>)
 8005fbe:	68bb      	ldr	r3, [r7, #8]
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	614b      	str	r3, [r1, #20]

  /* Configure the clock source */
  MODIFY_REG(RTC->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock);
 8005fc4:	4b18      	ldr	r3, [pc, #96]	@ (8006028 <HAL_RTCEx_SetWakeUpTimer_IT+0x104>)
 8005fc6:	699b      	ldr	r3, [r3, #24]
 8005fc8:	f023 0207 	bic.w	r2, r3, #7
 8005fcc:	4916      	ldr	r1, [pc, #88]	@ (8006028 <HAL_RTCEx_SetWakeUpTimer_IT+0x104>)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	618b      	str	r3, [r1, #24]

  /* In case of WUT autoclr, the IRQ handler should not be called */
  if (WakeUpAutoClr != 0U)
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d008      	beq.n	8005fec <HAL_RTCEx_SetWakeUpTimer_IT+0xc8>
  {
    /* RTC WakeUpTimer EXTI Configuration: Event configuration */
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_EVENT();
 8005fda:	4b14      	ldr	r3, [pc, #80]	@ (800602c <HAL_RTCEx_SetWakeUpTimer_IT+0x108>)
 8005fdc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005fe0:	4a12      	ldr	r2, [pc, #72]	@ (800602c <HAL_RTCEx_SetWakeUpTimer_IT+0x108>)
 8005fe2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005fe6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
 8005fea:	e007      	b.n	8005ffc <HAL_RTCEx_SetWakeUpTimer_IT+0xd8>
  }
  else
  {
    /* RTC WakeUpTimer EXTI Configuration: Interrupt configuration */
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8005fec:	4b0f      	ldr	r3, [pc, #60]	@ (800602c <HAL_RTCEx_SetWakeUpTimer_IT+0x108>)
 8005fee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ff2:	4a0e      	ldr	r2, [pc, #56]	@ (800602c <HAL_RTCEx_SetWakeUpTimer_IT+0x108>)
 8005ff4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ff8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  }

  /* Configure the Interrupt in the RTC_CR register and Enable the Wakeup Timer*/
  SET_BIT(RTC->CR, (RTC_CR_WUTIE | RTC_CR_WUTE));
 8005ffc:	4b0a      	ldr	r3, [pc, #40]	@ (8006028 <HAL_RTCEx_SetWakeUpTimer_IT+0x104>)
 8005ffe:	699b      	ldr	r3, [r3, #24]
 8006000:	4a09      	ldr	r2, [pc, #36]	@ (8006028 <HAL_RTCEx_SetWakeUpTimer_IT+0x104>)
 8006002:	f443 4388 	orr.w	r3, r3, #17408	@ 0x4400
 8006006:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006008:	4b07      	ldr	r3, [pc, #28]	@ (8006028 <HAL_RTCEx_SetWakeUpTimer_IT+0x104>)
 800600a:	22ff      	movs	r2, #255	@ 0xff
 800600c:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	2201      	movs	r2, #1
 8006012:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	2200      	movs	r2, #0
 800601a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800601e:	2300      	movs	r3, #0
}
 8006020:	4618      	mov	r0, r3
 8006022:	3718      	adds	r7, #24
 8006024:	46bd      	mov	sp, r7
 8006026:	bd80      	pop	{r7, pc}
 8006028:	40002800 	.word	0x40002800
 800602c:	4002f400 	.word	0x4002f400

08006030 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @brief  Deactivate wake up timer counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 8006030:	b580      	push	{r7, lr}
 8006032:	b084      	sub	sp, #16
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800603e:	2b01      	cmp	r3, #1
 8006040:	d101      	bne.n	8006046 <HAL_RTCEx_DeactivateWakeUpTimer+0x16>
 8006042:	2302      	movs	r3, #2
 8006044:	e03e      	b.n	80060c4 <HAL_RTCEx_DeactivateWakeUpTimer+0x94>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2201      	movs	r2, #1
 800604a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_BUSY;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2202      	movs	r2, #2
 8006052:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006056:	4b1d      	ldr	r3, [pc, #116]	@ (80060cc <HAL_RTCEx_DeactivateWakeUpTimer+0x9c>)
 8006058:	22ca      	movs	r2, #202	@ 0xca
 800605a:	625a      	str	r2, [r3, #36]	@ 0x24
 800605c:	4b1b      	ldr	r3, [pc, #108]	@ (80060cc <HAL_RTCEx_DeactivateWakeUpTimer+0x9c>)
 800605e:	2253      	movs	r2, #83	@ 0x53
 8006060:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the Wakeup Timer */
  /* In case of interrupt mode is used, the interrupt source must disabled */
  CLEAR_BIT(RTC->CR, (RTC_CR_WUTE | RTC_CR_WUTIE));
 8006062:	4b1a      	ldr	r3, [pc, #104]	@ (80060cc <HAL_RTCEx_DeactivateWakeUpTimer+0x9c>)
 8006064:	699b      	ldr	r3, [r3, #24]
 8006066:	4a19      	ldr	r2, [pc, #100]	@ (80060cc <HAL_RTCEx_DeactivateWakeUpTimer+0x9c>)
 8006068:	f423 4388 	bic.w	r3, r3, #17408	@ 0x4400
 800606c:	6193      	str	r3, [r2, #24]

  tickstart = HAL_GetTick();
 800606e:	f7fc f883 	bl	8002178 <HAL_GetTick>
 8006072:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) == 0U)
 8006074:	e014      	b.n	80060a0 <HAL_RTCEx_DeactivateWakeUpTimer+0x70>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006076:	f7fc f87f 	bl	8002178 <HAL_GetTick>
 800607a:	4602      	mov	r2, r0
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	1ad3      	subs	r3, r2, r3
 8006080:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006084:	d90c      	bls.n	80060a0 <HAL_RTCEx_DeactivateWakeUpTimer+0x70>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006086:	4b11      	ldr	r3, [pc, #68]	@ (80060cc <HAL_RTCEx_DeactivateWakeUpTimer+0x9c>)
 8006088:	22ff      	movs	r2, #255	@ 0xff
 800608a:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2203      	movs	r2, #3
 8006090:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2200      	movs	r2, #0
 8006098:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      return HAL_TIMEOUT;
 800609c:	2303      	movs	r3, #3
 800609e:	e011      	b.n	80060c4 <HAL_RTCEx_DeactivateWakeUpTimer+0x94>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) == 0U)
 80060a0:	4b0a      	ldr	r3, [pc, #40]	@ (80060cc <HAL_RTCEx_DeactivateWakeUpTimer+0x9c>)
 80060a2:	68db      	ldr	r3, [r3, #12]
 80060a4:	f003 0304 	and.w	r3, r3, #4
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d0e4      	beq.n	8006076 <HAL_RTCEx_DeactivateWakeUpTimer+0x46>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80060ac:	4b07      	ldr	r3, [pc, #28]	@ (80060cc <HAL_RTCEx_DeactivateWakeUpTimer+0x9c>)
 80060ae:	22ff      	movs	r2, #255	@ 0xff
 80060b0:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2201      	movs	r2, #1
 80060b6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2200      	movs	r2, #0
 80060be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80060c2:	2300      	movs	r3, #0
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	3710      	adds	r7, #16
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bd80      	pop	{r7, pc}
 80060cc:	40002800 	.word	0x40002800

080060d0 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer non-secure interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b082      	sub	sp, #8
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if (READ_BIT(RTC->MISR, RTC_MISR_WUTMF) != 0U)
 80060d8:	4b09      	ldr	r3, [pc, #36]	@ (8006100 <HAL_RTCEx_WakeUpTimerIRQHandler+0x30>)
 80060da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060dc:	f003 0304 	and.w	r3, r3, #4
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d005      	beq.n	80060f0 <HAL_RTCEx_WakeUpTimerIRQHandler+0x20>
  {
    /* Clear the WAKEUPTIMER interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CWUTF);
 80060e4:	4b06      	ldr	r3, [pc, #24]	@ (8006100 <HAL_RTCEx_WakeUpTimerIRQHandler+0x30>)
 80060e6:	2204      	movs	r2, #4
 80060e8:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call WakeUpTimerEvent registered Callback */
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    /* WAKEUPTIMER callback */
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	f7fb f9b0 	bl	8001450 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2201      	movs	r2, #1
 80060f4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
}
 80060f8:	bf00      	nop
 80060fa:	3708      	adds	r7, #8
 80060fc:	46bd      	mov	sp, r7
 80060fe:	bd80      	pop	{r7, pc}
 8006100:	40002800 	.word	0x40002800

08006104 <HAL_RTCEx_PrivilegeModeSet>:
  * @param  hrtc RTC handle
  * @param  privilegeState  Privilege state
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef HAL_RTCEx_PrivilegeModeSet(RTC_HandleTypeDef *hrtc, RTC_PrivilegeStateTypeDef *privilegeState)
{
 8006104:	b480      	push	{r7}
 8006106:	b083      	sub	sp, #12
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
 800610c:	6039      	str	r1, [r7, #0]
  assert_param(IS_RTC_PRIVILEGE_BKUP_ZONE(privilegeState->backupRegisterPrivZone));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone2));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone3));

  /* RTC privilege configuration */
  WRITE_REG(RTC->PRIVCR, privilegeState->rtcPrivilegeFull | privilegeState->rtcPrivilegeFeatures);
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	681a      	ldr	r2, [r3, #0]
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	685b      	ldr	r3, [r3, #4]
 8006116:	490f      	ldr	r1, [pc, #60]	@ (8006154 <HAL_RTCEx_PrivilegeModeSet+0x50>)
 8006118:	4313      	orrs	r3, r2
 800611a:	61cb      	str	r3, [r1, #28]

  /* TAMP and Backup registers privilege configuration
     Warning : privilegeState->backupRegisterPrivZone is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC (TrustZone interrupt controller). The bits are not written. */
  WRITE_REG(TAMP->PRIVCR, privilegeState->tampPrivilegeFull | privilegeState->backupRegisterPrivZone);
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	689a      	ldr	r2, [r3, #8]
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	68db      	ldr	r3, [r3, #12]
 8006124:	490c      	ldr	r1, [pc, #48]	@ (8006158 <HAL_RTCEx_PrivilegeModeSet+0x54>)
 8006126:	4313      	orrs	r3, r2
 8006128:	624b      	str	r3, [r1, #36]	@ 0x24

  /* Backup register start zone
     Warning : This parameter is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC (TrustZone interrupt controller). The bits are not written.
     Warning : Backup register start zones are shared with secure configuration */
  MODIFY_REG(TAMP->SMCR,
 800612a:	4b0b      	ldr	r3, [pc, #44]	@ (8006158 <HAL_RTCEx_PrivilegeModeSet+0x54>)
 800612c:	6a1b      	ldr	r3, [r3, #32]
 800612e:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	6919      	ldr	r1, [r3, #16]
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	695b      	ldr	r3, [r3, #20]
 800613a:	041b      	lsls	r3, r3, #16
 800613c:	430b      	orrs	r3, r1
 800613e:	4906      	ldr	r1, [pc, #24]	@ (8006158 <HAL_RTCEx_PrivilegeModeSet+0x54>)
 8006140:	4313      	orrs	r3, r2
 8006142:	620b      	str	r3, [r1, #32]
             (TAMP_SMCR_BKPRWDPROT | TAMP_SMCR_BKPWDPROT),
             ((privilegeState->backupRegisterStartZone2 << TAMP_SMCR_BKPRWDPROT_Pos) | (privilegeState->backupRegisterStartZone3 << TAMP_SMCR_BKPWDPROT_Pos)));

  return HAL_OK;
 8006144:	2300      	movs	r3, #0
}
 8006146:	4618      	mov	r0, r3
 8006148:	370c      	adds	r7, #12
 800614a:	46bd      	mov	sp, r7
 800614c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006150:	4770      	bx	lr
 8006152:	bf00      	nop
 8006154:	40002800 	.word	0x40002800
 8006158:	40003400 	.word	0x40003400

0800615c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b082      	sub	sp, #8
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d101      	bne.n	800616e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800616a:	2301      	movs	r3, #1
 800616c:	e042      	b.n	80061f4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006174:	2b00      	cmp	r3, #0
 8006176:	d106      	bne.n	8006186 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2200      	movs	r2, #0
 800617c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006180:	6878      	ldr	r0, [r7, #4]
 8006182:	f7fb fcf1 	bl	8001b68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2224      	movs	r2, #36	@ 0x24
 800618a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	681a      	ldr	r2, [r3, #0]
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f022 0201 	bic.w	r2, r2, #1
 800619c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d002      	beq.n	80061ac <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80061a6:	6878      	ldr	r0, [r7, #4]
 80061a8:	f001 f81e 	bl	80071e8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80061ac:	6878      	ldr	r0, [r7, #4]
 80061ae:	f000 fd1b 	bl	8006be8 <UART_SetConfig>
 80061b2:	4603      	mov	r3, r0
 80061b4:	2b01      	cmp	r3, #1
 80061b6:	d101      	bne.n	80061bc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80061b8:	2301      	movs	r3, #1
 80061ba:	e01b      	b.n	80061f4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	685a      	ldr	r2, [r3, #4]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80061ca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	689a      	ldr	r2, [r3, #8]
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80061da:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	681a      	ldr	r2, [r3, #0]
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f042 0201 	orr.w	r2, r2, #1
 80061ea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80061ec:	6878      	ldr	r0, [r7, #4]
 80061ee:	f001 f89d 	bl	800732c <UART_CheckIdleState>
 80061f2:	4603      	mov	r3, r0
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	3708      	adds	r7, #8
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}

080061fc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b08a      	sub	sp, #40	@ 0x28
 8006200:	af02      	add	r7, sp, #8
 8006202:	60f8      	str	r0, [r7, #12]
 8006204:	60b9      	str	r1, [r7, #8]
 8006206:	603b      	str	r3, [r7, #0]
 8006208:	4613      	mov	r3, r2
 800620a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006212:	2b20      	cmp	r3, #32
 8006214:	d17b      	bne.n	800630e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006216:	68bb      	ldr	r3, [r7, #8]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d002      	beq.n	8006222 <HAL_UART_Transmit+0x26>
 800621c:	88fb      	ldrh	r3, [r7, #6]
 800621e:	2b00      	cmp	r3, #0
 8006220:	d101      	bne.n	8006226 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006222:	2301      	movs	r3, #1
 8006224:	e074      	b.n	8006310 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	2200      	movs	r2, #0
 800622a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2221      	movs	r2, #33	@ 0x21
 8006232:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006236:	f7fb ff9f 	bl	8002178 <HAL_GetTick>
 800623a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	88fa      	ldrh	r2, [r7, #6]
 8006240:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	88fa      	ldrh	r2, [r7, #6]
 8006248:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	689b      	ldr	r3, [r3, #8]
 8006250:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006254:	d108      	bne.n	8006268 <HAL_UART_Transmit+0x6c>
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	691b      	ldr	r3, [r3, #16]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d104      	bne.n	8006268 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800625e:	2300      	movs	r3, #0
 8006260:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006262:	68bb      	ldr	r3, [r7, #8]
 8006264:	61bb      	str	r3, [r7, #24]
 8006266:	e003      	b.n	8006270 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800626c:	2300      	movs	r3, #0
 800626e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006270:	e030      	b.n	80062d4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	9300      	str	r3, [sp, #0]
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	2200      	movs	r2, #0
 800627a:	2180      	movs	r1, #128	@ 0x80
 800627c:	68f8      	ldr	r0, [r7, #12]
 800627e:	f001 f8ff 	bl	8007480 <UART_WaitOnFlagUntilTimeout>
 8006282:	4603      	mov	r3, r0
 8006284:	2b00      	cmp	r3, #0
 8006286:	d005      	beq.n	8006294 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	2220      	movs	r2, #32
 800628c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006290:	2303      	movs	r3, #3
 8006292:	e03d      	b.n	8006310 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006294:	69fb      	ldr	r3, [r7, #28]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d10b      	bne.n	80062b2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800629a:	69bb      	ldr	r3, [r7, #24]
 800629c:	881b      	ldrh	r3, [r3, #0]
 800629e:	461a      	mov	r2, r3
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80062a8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80062aa:	69bb      	ldr	r3, [r7, #24]
 80062ac:	3302      	adds	r3, #2
 80062ae:	61bb      	str	r3, [r7, #24]
 80062b0:	e007      	b.n	80062c2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80062b2:	69fb      	ldr	r3, [r7, #28]
 80062b4:	781a      	ldrb	r2, [r3, #0]
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80062bc:	69fb      	ldr	r3, [r7, #28]
 80062be:	3301      	adds	r3, #1
 80062c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80062c8:	b29b      	uxth	r3, r3
 80062ca:	3b01      	subs	r3, #1
 80062cc:	b29a      	uxth	r2, r3
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80062da:	b29b      	uxth	r3, r3
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d1c8      	bne.n	8006272 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	9300      	str	r3, [sp, #0]
 80062e4:	697b      	ldr	r3, [r7, #20]
 80062e6:	2200      	movs	r2, #0
 80062e8:	2140      	movs	r1, #64	@ 0x40
 80062ea:	68f8      	ldr	r0, [r7, #12]
 80062ec:	f001 f8c8 	bl	8007480 <UART_WaitOnFlagUntilTimeout>
 80062f0:	4603      	mov	r3, r0
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d005      	beq.n	8006302 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	2220      	movs	r2, #32
 80062fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80062fe:	2303      	movs	r3, #3
 8006300:	e006      	b.n	8006310 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	2220      	movs	r2, #32
 8006306:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800630a:	2300      	movs	r3, #0
 800630c:	e000      	b.n	8006310 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800630e:	2302      	movs	r3, #2
  }
}
 8006310:	4618      	mov	r0, r3
 8006312:	3720      	adds	r7, #32
 8006314:	46bd      	mov	sp, r7
 8006316:	bd80      	pop	{r7, pc}

08006318 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b08a      	sub	sp, #40	@ 0x28
 800631c:	af00      	add	r7, sp, #0
 800631e:	60f8      	str	r0, [r7, #12]
 8006320:	60b9      	str	r1, [r7, #8]
 8006322:	4613      	mov	r3, r2
 8006324:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800632c:	2b20      	cmp	r3, #32
 800632e:	d137      	bne.n	80063a0 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d002      	beq.n	800633c <HAL_UART_Receive_IT+0x24>
 8006336:	88fb      	ldrh	r3, [r7, #6]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d101      	bne.n	8006340 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800633c:	2301      	movs	r3, #1
 800633e:	e030      	b.n	80063a2 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	2200      	movs	r2, #0
 8006344:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a18      	ldr	r2, [pc, #96]	@ (80063ac <HAL_UART_Receive_IT+0x94>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d01f      	beq.n	8006390 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800635a:	2b00      	cmp	r3, #0
 800635c:	d018      	beq.n	8006390 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	e853 3f00 	ldrex	r3, [r3]
 800636a:	613b      	str	r3, [r7, #16]
   return(result);
 800636c:	693b      	ldr	r3, [r7, #16]
 800636e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006372:	627b      	str	r3, [r7, #36]	@ 0x24
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	461a      	mov	r2, r3
 800637a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800637c:	623b      	str	r3, [r7, #32]
 800637e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006380:	69f9      	ldr	r1, [r7, #28]
 8006382:	6a3a      	ldr	r2, [r7, #32]
 8006384:	e841 2300 	strex	r3, r2, [r1]
 8006388:	61bb      	str	r3, [r7, #24]
   return(result);
 800638a:	69bb      	ldr	r3, [r7, #24]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d1e6      	bne.n	800635e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006390:	88fb      	ldrh	r3, [r7, #6]
 8006392:	461a      	mov	r2, r3
 8006394:	68b9      	ldr	r1, [r7, #8]
 8006396:	68f8      	ldr	r0, [r7, #12]
 8006398:	f001 f8e0 	bl	800755c <UART_Start_Receive_IT>
 800639c:	4603      	mov	r3, r0
 800639e:	e000      	b.n	80063a2 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80063a0:	2302      	movs	r3, #2
  }
}
 80063a2:	4618      	mov	r0, r3
 80063a4:	3728      	adds	r7, #40	@ 0x28
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bd80      	pop	{r7, pc}
 80063aa:	bf00      	nop
 80063ac:	40008000 	.word	0x40008000

080063b0 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b09a      	sub	sp, #104	@ 0x68
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80063c0:	e853 3f00 	ldrex	r3, [r3]
 80063c4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80063c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80063cc:	667b      	str	r3, [r7, #100]	@ 0x64
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	461a      	mov	r2, r3
 80063d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80063d6:	657b      	str	r3, [r7, #84]	@ 0x54
 80063d8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063da:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80063dc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80063de:	e841 2300 	strex	r3, r2, [r1]
 80063e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80063e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d1e6      	bne.n	80063b8 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	3308      	adds	r3, #8
 80063f0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063f4:	e853 3f00 	ldrex	r3, [r3]
 80063f8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80063fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006400:	f023 0301 	bic.w	r3, r3, #1
 8006404:	663b      	str	r3, [r7, #96]	@ 0x60
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	3308      	adds	r3, #8
 800640c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800640e:	643a      	str	r2, [r7, #64]	@ 0x40
 8006410:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006412:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006414:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006416:	e841 2300 	strex	r3, r2, [r1]
 800641a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800641c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800641e:	2b00      	cmp	r3, #0
 8006420:	d1e3      	bne.n	80063ea <HAL_UART_AbortReceive_IT+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006426:	2b01      	cmp	r3, #1
 8006428:	d118      	bne.n	800645c <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006430:	6a3b      	ldr	r3, [r7, #32]
 8006432:	e853 3f00 	ldrex	r3, [r3]
 8006436:	61fb      	str	r3, [r7, #28]
   return(result);
 8006438:	69fb      	ldr	r3, [r7, #28]
 800643a:	f023 0310 	bic.w	r3, r3, #16
 800643e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	461a      	mov	r2, r3
 8006446:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006448:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800644a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800644c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800644e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006450:	e841 2300 	strex	r3, r2, [r1]
 8006454:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006458:	2b00      	cmp	r3, #0
 800645a:	d1e6      	bne.n	800642a <HAL_UART_AbortReceive_IT+0x7a>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	689b      	ldr	r3, [r3, #8]
 8006462:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006466:	2b40      	cmp	r3, #64	@ 0x40
 8006468:	d154      	bne.n	8006514 <HAL_UART_AbortReceive_IT+0x164>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	3308      	adds	r3, #8
 8006470:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	e853 3f00 	ldrex	r3, [r3]
 8006478:	60bb      	str	r3, [r7, #8]
   return(result);
 800647a:	68bb      	ldr	r3, [r7, #8]
 800647c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006480:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	3308      	adds	r3, #8
 8006488:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800648a:	61ba      	str	r2, [r7, #24]
 800648c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800648e:	6979      	ldr	r1, [r7, #20]
 8006490:	69ba      	ldr	r2, [r7, #24]
 8006492:	e841 2300 	strex	r3, r2, [r1]
 8006496:	613b      	str	r3, [r7, #16]
   return(result);
 8006498:	693b      	ldr	r3, [r7, #16]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d1e5      	bne.n	800646a <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d017      	beq.n	80064d8 <HAL_UART_AbortReceive_IT+0x128>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064ae:	4a26      	ldr	r2, [pc, #152]	@ (8006548 <HAL_UART_AbortReceive_IT+0x198>)
 80064b0:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064b8:	4618      	mov	r0, r3
 80064ba:	f7fd fc40 	bl	8003d3e <HAL_DMA_Abort_IT>
 80064be:	4603      	mov	r3, r0
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d03c      	beq.n	800653e <HAL_UART_AbortReceive_IT+0x18e>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064cc:	687a      	ldr	r2, [r7, #4]
 80064ce:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80064d2:	4610      	mov	r0, r2
 80064d4:	4798      	blx	r3
 80064d6:	e032      	b.n	800653e <HAL_UART_AbortReceive_IT+0x18e>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2200      	movs	r2, #0
 80064dc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2200      	movs	r2, #0
 80064e4:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	220f      	movs	r2, #15
 80064ec:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	699a      	ldr	r2, [r3, #24]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f042 0208 	orr.w	r2, r2, #8
 80064fc:	619a      	str	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2220      	movs	r2, #32
 8006502:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2200      	movs	r2, #0
 800650a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 800650c:	6878      	ldr	r0, [r7, #4]
 800650e:	f000 fb55 	bl	8006bbc <HAL_UART_AbortReceiveCpltCallback>
 8006512:	e014      	b.n	800653e <HAL_UART_AbortReceive_IT+0x18e>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2200      	movs	r2, #0
 8006518:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2200      	movs	r2, #0
 8006520:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	220f      	movs	r2, #15
 8006528:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2220      	movs	r2, #32
 800652e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2200      	movs	r2, #0
 8006536:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f000 fb3f 	bl	8006bbc <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800653e:	2300      	movs	r3, #0
}
 8006540:	4618      	mov	r0, r3
 8006542:	3768      	adds	r7, #104	@ 0x68
 8006544:	46bd      	mov	sp, r7
 8006546:	bd80      	pop	{r7, pc}
 8006548:	08007899 	.word	0x08007899

0800654c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800654c:	b580      	push	{r7, lr}
 800654e:	b0ba      	sub	sp, #232	@ 0xe8
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	69db      	ldr	r3, [r3, #28]
 800655a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	689b      	ldr	r3, [r3, #8]
 800656e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006572:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006576:	f640 030f 	movw	r3, #2063	@ 0x80f
 800657a:	4013      	ands	r3, r2
 800657c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006580:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006584:	2b00      	cmp	r3, #0
 8006586:	d11b      	bne.n	80065c0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006588:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800658c:	f003 0320 	and.w	r3, r3, #32
 8006590:	2b00      	cmp	r3, #0
 8006592:	d015      	beq.n	80065c0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006594:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006598:	f003 0320 	and.w	r3, r3, #32
 800659c:	2b00      	cmp	r3, #0
 800659e:	d105      	bne.n	80065ac <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80065a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80065a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d009      	beq.n	80065c0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	f000 82e3 	beq.w	8006b7c <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065ba:	6878      	ldr	r0, [r7, #4]
 80065bc:	4798      	blx	r3
      }
      return;
 80065be:	e2dd      	b.n	8006b7c <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80065c0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	f000 8123 	beq.w	8006810 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80065ca:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80065ce:	4b8d      	ldr	r3, [pc, #564]	@ (8006804 <HAL_UART_IRQHandler+0x2b8>)
 80065d0:	4013      	ands	r3, r2
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d106      	bne.n	80065e4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80065d6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80065da:	4b8b      	ldr	r3, [pc, #556]	@ (8006808 <HAL_UART_IRQHandler+0x2bc>)
 80065dc:	4013      	ands	r3, r2
 80065de:	2b00      	cmp	r3, #0
 80065e0:	f000 8116 	beq.w	8006810 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80065e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065e8:	f003 0301 	and.w	r3, r3, #1
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d011      	beq.n	8006614 <HAL_UART_IRQHandler+0xc8>
 80065f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d00b      	beq.n	8006614 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	2201      	movs	r2, #1
 8006602:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800660a:	f043 0201 	orr.w	r2, r3, #1
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006614:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006618:	f003 0302 	and.w	r3, r3, #2
 800661c:	2b00      	cmp	r3, #0
 800661e:	d011      	beq.n	8006644 <HAL_UART_IRQHandler+0xf8>
 8006620:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006624:	f003 0301 	and.w	r3, r3, #1
 8006628:	2b00      	cmp	r3, #0
 800662a:	d00b      	beq.n	8006644 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	2202      	movs	r2, #2
 8006632:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800663a:	f043 0204 	orr.w	r2, r3, #4
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006644:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006648:	f003 0304 	and.w	r3, r3, #4
 800664c:	2b00      	cmp	r3, #0
 800664e:	d011      	beq.n	8006674 <HAL_UART_IRQHandler+0x128>
 8006650:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006654:	f003 0301 	and.w	r3, r3, #1
 8006658:	2b00      	cmp	r3, #0
 800665a:	d00b      	beq.n	8006674 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	2204      	movs	r2, #4
 8006662:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800666a:	f043 0202 	orr.w	r2, r3, #2
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006674:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006678:	f003 0308 	and.w	r3, r3, #8
 800667c:	2b00      	cmp	r3, #0
 800667e:	d017      	beq.n	80066b0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006680:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006684:	f003 0320 	and.w	r3, r3, #32
 8006688:	2b00      	cmp	r3, #0
 800668a:	d105      	bne.n	8006698 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800668c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006690:	4b5c      	ldr	r3, [pc, #368]	@ (8006804 <HAL_UART_IRQHandler+0x2b8>)
 8006692:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006694:	2b00      	cmp	r3, #0
 8006696:	d00b      	beq.n	80066b0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	2208      	movs	r2, #8
 800669e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066a6:	f043 0208 	orr.w	r2, r3, #8
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80066b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d012      	beq.n	80066e2 <HAL_UART_IRQHandler+0x196>
 80066bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066c0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d00c      	beq.n	80066e2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80066d0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066d8:	f043 0220 	orr.w	r2, r3, #32
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	f000 8249 	beq.w	8006b80 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80066ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066f2:	f003 0320 	and.w	r3, r3, #32
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d013      	beq.n	8006722 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80066fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066fe:	f003 0320 	and.w	r3, r3, #32
 8006702:	2b00      	cmp	r3, #0
 8006704:	d105      	bne.n	8006712 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006706:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800670a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800670e:	2b00      	cmp	r3, #0
 8006710:	d007      	beq.n	8006722 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006716:	2b00      	cmp	r3, #0
 8006718:	d003      	beq.n	8006722 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800671e:	6878      	ldr	r0, [r7, #4]
 8006720:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006728:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	689b      	ldr	r3, [r3, #8]
 8006732:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006736:	2b40      	cmp	r3, #64	@ 0x40
 8006738:	d005      	beq.n	8006746 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800673a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800673e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006742:	2b00      	cmp	r3, #0
 8006744:	d054      	beq.n	80067f0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006746:	6878      	ldr	r0, [r7, #4]
 8006748:	f001 f82a 	bl	80077a0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	689b      	ldr	r3, [r3, #8]
 8006752:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006756:	2b40      	cmp	r3, #64	@ 0x40
 8006758:	d146      	bne.n	80067e8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	3308      	adds	r3, #8
 8006760:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006764:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006768:	e853 3f00 	ldrex	r3, [r3]
 800676c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006770:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006774:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006778:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	3308      	adds	r3, #8
 8006782:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006786:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800678a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800678e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006792:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006796:	e841 2300 	strex	r3, r2, [r1]
 800679a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800679e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d1d9      	bne.n	800675a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d017      	beq.n	80067e0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067b6:	4a15      	ldr	r2, [pc, #84]	@ (800680c <HAL_UART_IRQHandler+0x2c0>)
 80067b8:	641a      	str	r2, [r3, #64]	@ 0x40

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067c0:	4618      	mov	r0, r3
 80067c2:	f7fd fabc 	bl	8003d3e <HAL_DMA_Abort_IT>
 80067c6:	4603      	mov	r3, r0
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d019      	beq.n	8006800 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067d4:	687a      	ldr	r2, [r7, #4]
 80067d6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80067da:	4610      	mov	r0, r2
 80067dc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067de:	e00f      	b.n	8006800 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80067e0:	6878      	ldr	r0, [r7, #4]
 80067e2:	f000 f9e1 	bl	8006ba8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067e6:	e00b      	b.n	8006800 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80067e8:	6878      	ldr	r0, [r7, #4]
 80067ea:	f000 f9dd 	bl	8006ba8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067ee:	e007      	b.n	8006800 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80067f0:	6878      	ldr	r0, [r7, #4]
 80067f2:	f000 f9d9 	bl	8006ba8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2200      	movs	r2, #0
 80067fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80067fe:	e1bf      	b.n	8006b80 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006800:	bf00      	nop
    return;
 8006802:	e1bd      	b.n	8006b80 <HAL_UART_IRQHandler+0x634>
 8006804:	10000001 	.word	0x10000001
 8006808:	04000120 	.word	0x04000120
 800680c:	0800786d 	.word	0x0800786d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006814:	2b01      	cmp	r3, #1
 8006816:	f040 8153 	bne.w	8006ac0 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800681a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800681e:	f003 0310 	and.w	r3, r3, #16
 8006822:	2b00      	cmp	r3, #0
 8006824:	f000 814c 	beq.w	8006ac0 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006828:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800682c:	f003 0310 	and.w	r3, r3, #16
 8006830:	2b00      	cmp	r3, #0
 8006832:	f000 8145 	beq.w	8006ac0 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	2210      	movs	r2, #16
 800683c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	689b      	ldr	r3, [r3, #8]
 8006844:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006848:	2b40      	cmp	r3, #64	@ 0x40
 800684a:	f040 80bb 	bne.w	80069c4 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	685b      	ldr	r3, [r3, #4]
 8006858:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800685c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006860:	2b00      	cmp	r3, #0
 8006862:	f000 818f 	beq.w	8006b84 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800686c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006870:	429a      	cmp	r2, r3
 8006872:	f080 8187 	bcs.w	8006b84 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800687c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f003 0320 	and.w	r3, r3, #32
 800688e:	2b00      	cmp	r3, #0
 8006890:	f040 8087 	bne.w	80069a2 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800689c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80068a0:	e853 3f00 	ldrex	r3, [r3]
 80068a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80068a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80068ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80068b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	461a      	mov	r2, r3
 80068ba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80068be:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80068c2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068c6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80068ca:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80068ce:	e841 2300 	strex	r3, r2, [r1]
 80068d2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80068d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d1da      	bne.n	8006894 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	3308      	adds	r3, #8
 80068e4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80068e8:	e853 3f00 	ldrex	r3, [r3]
 80068ec:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80068ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80068f0:	f023 0301 	bic.w	r3, r3, #1
 80068f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	3308      	adds	r3, #8
 80068fe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006902:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006906:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006908:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800690a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800690e:	e841 2300 	strex	r3, r2, [r1]
 8006912:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006914:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006916:	2b00      	cmp	r3, #0
 8006918:	d1e1      	bne.n	80068de <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	3308      	adds	r3, #8
 8006920:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006922:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006924:	e853 3f00 	ldrex	r3, [r3]
 8006928:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800692a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800692c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006930:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	3308      	adds	r3, #8
 800693a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800693e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006940:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006942:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006944:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006946:	e841 2300 	strex	r3, r2, [r1]
 800694a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800694c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800694e:	2b00      	cmp	r3, #0
 8006950:	d1e3      	bne.n	800691a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2220      	movs	r2, #32
 8006956:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2200      	movs	r2, #0
 800695e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006966:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006968:	e853 3f00 	ldrex	r3, [r3]
 800696c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800696e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006970:	f023 0310 	bic.w	r3, r3, #16
 8006974:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	461a      	mov	r2, r3
 800697e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006982:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006984:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006986:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006988:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800698a:	e841 2300 	strex	r3, r2, [r1]
 800698e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006990:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006992:	2b00      	cmp	r3, #0
 8006994:	d1e4      	bne.n	8006960 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800699c:	4618      	mov	r0, r3
 800699e:	f7fd f972 	bl	8003c86 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2202      	movs	r2, #2
 80069a6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80069b4:	b29b      	uxth	r3, r3
 80069b6:	1ad3      	subs	r3, r2, r3
 80069b8:	b29b      	uxth	r3, r3
 80069ba:	4619      	mov	r1, r3
 80069bc:	6878      	ldr	r0, [r7, #4]
 80069be:	f000 f907 	bl	8006bd0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80069c2:	e0df      	b.n	8006b84 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80069d0:	b29b      	uxth	r3, r3
 80069d2:	1ad3      	subs	r3, r2, r3
 80069d4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80069de:	b29b      	uxth	r3, r3
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	f000 80d1 	beq.w	8006b88 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 80069e6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	f000 80cc 	beq.w	8006b88 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069f8:	e853 3f00 	ldrex	r3, [r3]
 80069fc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80069fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a00:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a04:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	461a      	mov	r2, r3
 8006a0e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006a12:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a14:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a16:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006a18:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006a1a:	e841 2300 	strex	r3, r2, [r1]
 8006a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006a20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d1e4      	bne.n	80069f0 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	3308      	adds	r3, #8
 8006a2c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a30:	e853 3f00 	ldrex	r3, [r3]
 8006a34:	623b      	str	r3, [r7, #32]
   return(result);
 8006a36:	6a3b      	ldr	r3, [r7, #32]
 8006a38:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a3c:	f023 0301 	bic.w	r3, r3, #1
 8006a40:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	3308      	adds	r3, #8
 8006a4a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006a4e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006a50:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a52:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a56:	e841 2300 	strex	r3, r2, [r1]
 8006a5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006a5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d1e1      	bne.n	8006a26 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2220      	movs	r2, #32
 8006a66:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2200      	movs	r2, #0
 8006a74:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a7c:	693b      	ldr	r3, [r7, #16]
 8006a7e:	e853 3f00 	ldrex	r3, [r3]
 8006a82:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	f023 0310 	bic.w	r3, r3, #16
 8006a8a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	461a      	mov	r2, r3
 8006a94:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006a98:	61fb      	str	r3, [r7, #28]
 8006a9a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a9c:	69b9      	ldr	r1, [r7, #24]
 8006a9e:	69fa      	ldr	r2, [r7, #28]
 8006aa0:	e841 2300 	strex	r3, r2, [r1]
 8006aa4:	617b      	str	r3, [r7, #20]
   return(result);
 8006aa6:	697b      	ldr	r3, [r7, #20]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d1e4      	bne.n	8006a76 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2202      	movs	r2, #2
 8006ab0:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006ab2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006ab6:	4619      	mov	r1, r3
 8006ab8:	6878      	ldr	r0, [r7, #4]
 8006aba:	f000 f889 	bl	8006bd0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006abe:	e063      	b.n	8006b88 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006ac0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ac4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d00e      	beq.n	8006aea <HAL_UART_IRQHandler+0x59e>
 8006acc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ad0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d008      	beq.n	8006aea <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006ae0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006ae2:	6878      	ldr	r0, [r7, #4]
 8006ae4:	f001 fc44 	bl	8008370 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006ae8:	e051      	b.n	8006b8e <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006aea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006aee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d014      	beq.n	8006b20 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006af6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006afa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d105      	bne.n	8006b0e <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006b02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006b06:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d008      	beq.n	8006b20 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d03a      	beq.n	8006b8c <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006b1a:	6878      	ldr	r0, [r7, #4]
 8006b1c:	4798      	blx	r3
    }
    return;
 8006b1e:	e035      	b.n	8006b8c <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006b20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d009      	beq.n	8006b40 <HAL_UART_IRQHandler+0x5f4>
 8006b2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d003      	beq.n	8006b40 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8006b38:	6878      	ldr	r0, [r7, #4]
 8006b3a:	f000 fed2 	bl	80078e2 <UART_EndTransmit_IT>
    return;
 8006b3e:	e026      	b.n	8006b8e <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006b40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b44:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d009      	beq.n	8006b60 <HAL_UART_IRQHandler+0x614>
 8006b4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b50:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d003      	beq.n	8006b60 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006b58:	6878      	ldr	r0, [r7, #4]
 8006b5a:	f001 fc1d 	bl	8008398 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006b5e:	e016      	b.n	8006b8e <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006b60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b64:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d010      	beq.n	8006b8e <HAL_UART_IRQHandler+0x642>
 8006b6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	da0c      	bge.n	8006b8e <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006b74:	6878      	ldr	r0, [r7, #4]
 8006b76:	f001 fc05 	bl	8008384 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006b7a:	e008      	b.n	8006b8e <HAL_UART_IRQHandler+0x642>
      return;
 8006b7c:	bf00      	nop
 8006b7e:	e006      	b.n	8006b8e <HAL_UART_IRQHandler+0x642>
    return;
 8006b80:	bf00      	nop
 8006b82:	e004      	b.n	8006b8e <HAL_UART_IRQHandler+0x642>
      return;
 8006b84:	bf00      	nop
 8006b86:	e002      	b.n	8006b8e <HAL_UART_IRQHandler+0x642>
      return;
 8006b88:	bf00      	nop
 8006b8a:	e000      	b.n	8006b8e <HAL_UART_IRQHandler+0x642>
    return;
 8006b8c:	bf00      	nop
  }
}
 8006b8e:	37e8      	adds	r7, #232	@ 0xe8
 8006b90:	46bd      	mov	sp, r7
 8006b92:	bd80      	pop	{r7, pc}

08006b94 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006b94:	b480      	push	{r7}
 8006b96:	b083      	sub	sp, #12
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006b9c:	bf00      	nop
 8006b9e:	370c      	adds	r7, #12
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba6:	4770      	bx	lr

08006ba8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006ba8:	b480      	push	{r7}
 8006baa:	b083      	sub	sp, #12
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006bb0:	bf00      	nop
 8006bb2:	370c      	adds	r7, #12
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bba:	4770      	bx	lr

08006bbc <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8006bbc:	b480      	push	{r7}
 8006bbe:	b083      	sub	sp, #12
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8006bc4:	bf00      	nop
 8006bc6:	370c      	adds	r7, #12
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bce:	4770      	bx	lr

08006bd0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006bd0:	b480      	push	{r7}
 8006bd2:	b083      	sub	sp, #12
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
 8006bd8:	460b      	mov	r3, r1
 8006bda:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006bdc:	bf00      	nop
 8006bde:	370c      	adds	r7, #12
 8006be0:	46bd      	mov	sp, r7
 8006be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be6:	4770      	bx	lr

08006be8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006be8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006bec:	b08c      	sub	sp, #48	@ 0x30
 8006bee:	af00      	add	r7, sp, #0
 8006bf0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	689a      	ldr	r2, [r3, #8]
 8006bfc:	697b      	ldr	r3, [r7, #20]
 8006bfe:	691b      	ldr	r3, [r3, #16]
 8006c00:	431a      	orrs	r2, r3
 8006c02:	697b      	ldr	r3, [r7, #20]
 8006c04:	695b      	ldr	r3, [r3, #20]
 8006c06:	431a      	orrs	r2, r3
 8006c08:	697b      	ldr	r3, [r7, #20]
 8006c0a:	69db      	ldr	r3, [r3, #28]
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006c10:	697b      	ldr	r3, [r7, #20]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	681a      	ldr	r2, [r3, #0]
 8006c16:	4baa      	ldr	r3, [pc, #680]	@ (8006ec0 <UART_SetConfig+0x2d8>)
 8006c18:	4013      	ands	r3, r2
 8006c1a:	697a      	ldr	r2, [r7, #20]
 8006c1c:	6812      	ldr	r2, [r2, #0]
 8006c1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c20:	430b      	orrs	r3, r1
 8006c22:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006c2e:	697b      	ldr	r3, [r7, #20]
 8006c30:	68da      	ldr	r2, [r3, #12]
 8006c32:	697b      	ldr	r3, [r7, #20]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	430a      	orrs	r2, r1
 8006c38:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006c3a:	697b      	ldr	r3, [r7, #20]
 8006c3c:	699b      	ldr	r3, [r3, #24]
 8006c3e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006c40:	697b      	ldr	r3, [r7, #20]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	4a9f      	ldr	r2, [pc, #636]	@ (8006ec4 <UART_SetConfig+0x2dc>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d004      	beq.n	8006c54 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006c4a:	697b      	ldr	r3, [r7, #20]
 8006c4c:	6a1b      	ldr	r3, [r3, #32]
 8006c4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c50:	4313      	orrs	r3, r2
 8006c52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006c54:	697b      	ldr	r3, [r7, #20]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	689b      	ldr	r3, [r3, #8]
 8006c5a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006c5e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006c62:	697a      	ldr	r2, [r7, #20]
 8006c64:	6812      	ldr	r2, [r2, #0]
 8006c66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c68:	430b      	orrs	r3, r1
 8006c6a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006c6c:	697b      	ldr	r3, [r7, #20]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c72:	f023 010f 	bic.w	r1, r3, #15
 8006c76:	697b      	ldr	r3, [r7, #20]
 8006c78:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006c7a:	697b      	ldr	r3, [r7, #20]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	430a      	orrs	r2, r1
 8006c80:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c82:	697b      	ldr	r3, [r7, #20]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	4a90      	ldr	r2, [pc, #576]	@ (8006ec8 <UART_SetConfig+0x2e0>)
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d125      	bne.n	8006cd8 <UART_SetConfig+0xf0>
 8006c8c:	4b8f      	ldr	r3, [pc, #572]	@ (8006ecc <UART_SetConfig+0x2e4>)
 8006c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c92:	f003 0303 	and.w	r3, r3, #3
 8006c96:	2b03      	cmp	r3, #3
 8006c98:	d81a      	bhi.n	8006cd0 <UART_SetConfig+0xe8>
 8006c9a:	a201      	add	r2, pc, #4	@ (adr r2, 8006ca0 <UART_SetConfig+0xb8>)
 8006c9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ca0:	08006cb1 	.word	0x08006cb1
 8006ca4:	08006cc1 	.word	0x08006cc1
 8006ca8:	08006cb9 	.word	0x08006cb9
 8006cac:	08006cc9 	.word	0x08006cc9
 8006cb0:	2301      	movs	r3, #1
 8006cb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cb6:	e116      	b.n	8006ee6 <UART_SetConfig+0x2fe>
 8006cb8:	2302      	movs	r3, #2
 8006cba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cbe:	e112      	b.n	8006ee6 <UART_SetConfig+0x2fe>
 8006cc0:	2304      	movs	r3, #4
 8006cc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cc6:	e10e      	b.n	8006ee6 <UART_SetConfig+0x2fe>
 8006cc8:	2308      	movs	r3, #8
 8006cca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cce:	e10a      	b.n	8006ee6 <UART_SetConfig+0x2fe>
 8006cd0:	2310      	movs	r3, #16
 8006cd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cd6:	e106      	b.n	8006ee6 <UART_SetConfig+0x2fe>
 8006cd8:	697b      	ldr	r3, [r7, #20]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	4a7c      	ldr	r2, [pc, #496]	@ (8006ed0 <UART_SetConfig+0x2e8>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d138      	bne.n	8006d54 <UART_SetConfig+0x16c>
 8006ce2:	4b7a      	ldr	r3, [pc, #488]	@ (8006ecc <UART_SetConfig+0x2e4>)
 8006ce4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ce8:	f003 030c 	and.w	r3, r3, #12
 8006cec:	2b0c      	cmp	r3, #12
 8006cee:	d82d      	bhi.n	8006d4c <UART_SetConfig+0x164>
 8006cf0:	a201      	add	r2, pc, #4	@ (adr r2, 8006cf8 <UART_SetConfig+0x110>)
 8006cf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cf6:	bf00      	nop
 8006cf8:	08006d2d 	.word	0x08006d2d
 8006cfc:	08006d4d 	.word	0x08006d4d
 8006d00:	08006d4d 	.word	0x08006d4d
 8006d04:	08006d4d 	.word	0x08006d4d
 8006d08:	08006d3d 	.word	0x08006d3d
 8006d0c:	08006d4d 	.word	0x08006d4d
 8006d10:	08006d4d 	.word	0x08006d4d
 8006d14:	08006d4d 	.word	0x08006d4d
 8006d18:	08006d35 	.word	0x08006d35
 8006d1c:	08006d4d 	.word	0x08006d4d
 8006d20:	08006d4d 	.word	0x08006d4d
 8006d24:	08006d4d 	.word	0x08006d4d
 8006d28:	08006d45 	.word	0x08006d45
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d32:	e0d8      	b.n	8006ee6 <UART_SetConfig+0x2fe>
 8006d34:	2302      	movs	r3, #2
 8006d36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d3a:	e0d4      	b.n	8006ee6 <UART_SetConfig+0x2fe>
 8006d3c:	2304      	movs	r3, #4
 8006d3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d42:	e0d0      	b.n	8006ee6 <UART_SetConfig+0x2fe>
 8006d44:	2308      	movs	r3, #8
 8006d46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d4a:	e0cc      	b.n	8006ee6 <UART_SetConfig+0x2fe>
 8006d4c:	2310      	movs	r3, #16
 8006d4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d52:	e0c8      	b.n	8006ee6 <UART_SetConfig+0x2fe>
 8006d54:	697b      	ldr	r3, [r7, #20]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	4a5e      	ldr	r2, [pc, #376]	@ (8006ed4 <UART_SetConfig+0x2ec>)
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d125      	bne.n	8006daa <UART_SetConfig+0x1c2>
 8006d5e:	4b5b      	ldr	r3, [pc, #364]	@ (8006ecc <UART_SetConfig+0x2e4>)
 8006d60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d64:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006d68:	2b30      	cmp	r3, #48	@ 0x30
 8006d6a:	d016      	beq.n	8006d9a <UART_SetConfig+0x1b2>
 8006d6c:	2b30      	cmp	r3, #48	@ 0x30
 8006d6e:	d818      	bhi.n	8006da2 <UART_SetConfig+0x1ba>
 8006d70:	2b20      	cmp	r3, #32
 8006d72:	d00a      	beq.n	8006d8a <UART_SetConfig+0x1a2>
 8006d74:	2b20      	cmp	r3, #32
 8006d76:	d814      	bhi.n	8006da2 <UART_SetConfig+0x1ba>
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d002      	beq.n	8006d82 <UART_SetConfig+0x19a>
 8006d7c:	2b10      	cmp	r3, #16
 8006d7e:	d008      	beq.n	8006d92 <UART_SetConfig+0x1aa>
 8006d80:	e00f      	b.n	8006da2 <UART_SetConfig+0x1ba>
 8006d82:	2300      	movs	r3, #0
 8006d84:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d88:	e0ad      	b.n	8006ee6 <UART_SetConfig+0x2fe>
 8006d8a:	2302      	movs	r3, #2
 8006d8c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d90:	e0a9      	b.n	8006ee6 <UART_SetConfig+0x2fe>
 8006d92:	2304      	movs	r3, #4
 8006d94:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d98:	e0a5      	b.n	8006ee6 <UART_SetConfig+0x2fe>
 8006d9a:	2308      	movs	r3, #8
 8006d9c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006da0:	e0a1      	b.n	8006ee6 <UART_SetConfig+0x2fe>
 8006da2:	2310      	movs	r3, #16
 8006da4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006da8:	e09d      	b.n	8006ee6 <UART_SetConfig+0x2fe>
 8006daa:	697b      	ldr	r3, [r7, #20]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4a4a      	ldr	r2, [pc, #296]	@ (8006ed8 <UART_SetConfig+0x2f0>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d125      	bne.n	8006e00 <UART_SetConfig+0x218>
 8006db4:	4b45      	ldr	r3, [pc, #276]	@ (8006ecc <UART_SetConfig+0x2e4>)
 8006db6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dba:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006dbe:	2bc0      	cmp	r3, #192	@ 0xc0
 8006dc0:	d016      	beq.n	8006df0 <UART_SetConfig+0x208>
 8006dc2:	2bc0      	cmp	r3, #192	@ 0xc0
 8006dc4:	d818      	bhi.n	8006df8 <UART_SetConfig+0x210>
 8006dc6:	2b80      	cmp	r3, #128	@ 0x80
 8006dc8:	d00a      	beq.n	8006de0 <UART_SetConfig+0x1f8>
 8006dca:	2b80      	cmp	r3, #128	@ 0x80
 8006dcc:	d814      	bhi.n	8006df8 <UART_SetConfig+0x210>
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d002      	beq.n	8006dd8 <UART_SetConfig+0x1f0>
 8006dd2:	2b40      	cmp	r3, #64	@ 0x40
 8006dd4:	d008      	beq.n	8006de8 <UART_SetConfig+0x200>
 8006dd6:	e00f      	b.n	8006df8 <UART_SetConfig+0x210>
 8006dd8:	2300      	movs	r3, #0
 8006dda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dde:	e082      	b.n	8006ee6 <UART_SetConfig+0x2fe>
 8006de0:	2302      	movs	r3, #2
 8006de2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006de6:	e07e      	b.n	8006ee6 <UART_SetConfig+0x2fe>
 8006de8:	2304      	movs	r3, #4
 8006dea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dee:	e07a      	b.n	8006ee6 <UART_SetConfig+0x2fe>
 8006df0:	2308      	movs	r3, #8
 8006df2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006df6:	e076      	b.n	8006ee6 <UART_SetConfig+0x2fe>
 8006df8:	2310      	movs	r3, #16
 8006dfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dfe:	e072      	b.n	8006ee6 <UART_SetConfig+0x2fe>
 8006e00:	697b      	ldr	r3, [r7, #20]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	4a35      	ldr	r2, [pc, #212]	@ (8006edc <UART_SetConfig+0x2f4>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d12a      	bne.n	8006e60 <UART_SetConfig+0x278>
 8006e0a:	4b30      	ldr	r3, [pc, #192]	@ (8006ecc <UART_SetConfig+0x2e4>)
 8006e0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e10:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e14:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e18:	d01a      	beq.n	8006e50 <UART_SetConfig+0x268>
 8006e1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e1e:	d81b      	bhi.n	8006e58 <UART_SetConfig+0x270>
 8006e20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e24:	d00c      	beq.n	8006e40 <UART_SetConfig+0x258>
 8006e26:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e2a:	d815      	bhi.n	8006e58 <UART_SetConfig+0x270>
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d003      	beq.n	8006e38 <UART_SetConfig+0x250>
 8006e30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e34:	d008      	beq.n	8006e48 <UART_SetConfig+0x260>
 8006e36:	e00f      	b.n	8006e58 <UART_SetConfig+0x270>
 8006e38:	2300      	movs	r3, #0
 8006e3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e3e:	e052      	b.n	8006ee6 <UART_SetConfig+0x2fe>
 8006e40:	2302      	movs	r3, #2
 8006e42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e46:	e04e      	b.n	8006ee6 <UART_SetConfig+0x2fe>
 8006e48:	2304      	movs	r3, #4
 8006e4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e4e:	e04a      	b.n	8006ee6 <UART_SetConfig+0x2fe>
 8006e50:	2308      	movs	r3, #8
 8006e52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e56:	e046      	b.n	8006ee6 <UART_SetConfig+0x2fe>
 8006e58:	2310      	movs	r3, #16
 8006e5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e5e:	e042      	b.n	8006ee6 <UART_SetConfig+0x2fe>
 8006e60:	697b      	ldr	r3, [r7, #20]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	4a17      	ldr	r2, [pc, #92]	@ (8006ec4 <UART_SetConfig+0x2dc>)
 8006e66:	4293      	cmp	r3, r2
 8006e68:	d13a      	bne.n	8006ee0 <UART_SetConfig+0x2f8>
 8006e6a:	4b18      	ldr	r3, [pc, #96]	@ (8006ecc <UART_SetConfig+0x2e4>)
 8006e6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e70:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006e74:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006e78:	d01a      	beq.n	8006eb0 <UART_SetConfig+0x2c8>
 8006e7a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006e7e:	d81b      	bhi.n	8006eb8 <UART_SetConfig+0x2d0>
 8006e80:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e84:	d00c      	beq.n	8006ea0 <UART_SetConfig+0x2b8>
 8006e86:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e8a:	d815      	bhi.n	8006eb8 <UART_SetConfig+0x2d0>
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d003      	beq.n	8006e98 <UART_SetConfig+0x2b0>
 8006e90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e94:	d008      	beq.n	8006ea8 <UART_SetConfig+0x2c0>
 8006e96:	e00f      	b.n	8006eb8 <UART_SetConfig+0x2d0>
 8006e98:	2300      	movs	r3, #0
 8006e9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e9e:	e022      	b.n	8006ee6 <UART_SetConfig+0x2fe>
 8006ea0:	2302      	movs	r3, #2
 8006ea2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ea6:	e01e      	b.n	8006ee6 <UART_SetConfig+0x2fe>
 8006ea8:	2304      	movs	r3, #4
 8006eaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006eae:	e01a      	b.n	8006ee6 <UART_SetConfig+0x2fe>
 8006eb0:	2308      	movs	r3, #8
 8006eb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006eb6:	e016      	b.n	8006ee6 <UART_SetConfig+0x2fe>
 8006eb8:	2310      	movs	r3, #16
 8006eba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ebe:	e012      	b.n	8006ee6 <UART_SetConfig+0x2fe>
 8006ec0:	cfff69f3 	.word	0xcfff69f3
 8006ec4:	40008000 	.word	0x40008000
 8006ec8:	40013800 	.word	0x40013800
 8006ecc:	40021000 	.word	0x40021000
 8006ed0:	40004400 	.word	0x40004400
 8006ed4:	40004800 	.word	0x40004800
 8006ed8:	40004c00 	.word	0x40004c00
 8006edc:	40005000 	.word	0x40005000
 8006ee0:	2310      	movs	r3, #16
 8006ee2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006ee6:	697b      	ldr	r3, [r7, #20]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	4ab0      	ldr	r2, [pc, #704]	@ (80071ac <UART_SetConfig+0x5c4>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	f040 809b 	bne.w	8007028 <UART_SetConfig+0x440>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006ef2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006ef6:	2b08      	cmp	r3, #8
 8006ef8:	d827      	bhi.n	8006f4a <UART_SetConfig+0x362>
 8006efa:	a201      	add	r2, pc, #4	@ (adr r2, 8006f00 <UART_SetConfig+0x318>)
 8006efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f00:	08006f25 	.word	0x08006f25
 8006f04:	08006f2d 	.word	0x08006f2d
 8006f08:	08006f35 	.word	0x08006f35
 8006f0c:	08006f4b 	.word	0x08006f4b
 8006f10:	08006f3b 	.word	0x08006f3b
 8006f14:	08006f4b 	.word	0x08006f4b
 8006f18:	08006f4b 	.word	0x08006f4b
 8006f1c:	08006f4b 	.word	0x08006f4b
 8006f20:	08006f43 	.word	0x08006f43
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f24:	f7fe f8e2 	bl	80050ec <HAL_RCC_GetPCLK1Freq>
 8006f28:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006f2a:	e014      	b.n	8006f56 <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f2c:	f7fe f8f2 	bl	8005114 <HAL_RCC_GetPCLK2Freq>
 8006f30:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006f32:	e010      	b.n	8006f56 <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006f34:	4b9e      	ldr	r3, [pc, #632]	@ (80071b0 <UART_SetConfig+0x5c8>)
 8006f36:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006f38:	e00d      	b.n	8006f56 <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f3a:	f7fe f827 	bl	8004f8c <HAL_RCC_GetSysClockFreq>
 8006f3e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006f40:	e009      	b.n	8006f56 <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f46:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006f48:	e005      	b.n	8006f56 <UART_SetConfig+0x36e>
      default:
        pclk = 0U;
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006f4e:	2301      	movs	r3, #1
 8006f50:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006f54:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	f000 8130 	beq.w	80071be <UART_SetConfig+0x5d6>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006f5e:	697b      	ldr	r3, [r7, #20]
 8006f60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f62:	4a94      	ldr	r2, [pc, #592]	@ (80071b4 <UART_SetConfig+0x5cc>)
 8006f64:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006f68:	461a      	mov	r2, r3
 8006f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f6c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006f70:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	685a      	ldr	r2, [r3, #4]
 8006f76:	4613      	mov	r3, r2
 8006f78:	005b      	lsls	r3, r3, #1
 8006f7a:	4413      	add	r3, r2
 8006f7c:	69ba      	ldr	r2, [r7, #24]
 8006f7e:	429a      	cmp	r2, r3
 8006f80:	d305      	bcc.n	8006f8e <UART_SetConfig+0x3a6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006f82:	697b      	ldr	r3, [r7, #20]
 8006f84:	685b      	ldr	r3, [r3, #4]
 8006f86:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006f88:	69ba      	ldr	r2, [r7, #24]
 8006f8a:	429a      	cmp	r2, r3
 8006f8c:	d903      	bls.n	8006f96 <UART_SetConfig+0x3ae>
      {
        ret = HAL_ERROR;
 8006f8e:	2301      	movs	r3, #1
 8006f90:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006f94:	e113      	b.n	80071be <UART_SetConfig+0x5d6>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f98:	2200      	movs	r2, #0
 8006f9a:	60bb      	str	r3, [r7, #8]
 8006f9c:	60fa      	str	r2, [r7, #12]
 8006f9e:	697b      	ldr	r3, [r7, #20]
 8006fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fa2:	4a84      	ldr	r2, [pc, #528]	@ (80071b4 <UART_SetConfig+0x5cc>)
 8006fa4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006fa8:	b29b      	uxth	r3, r3
 8006faa:	2200      	movs	r2, #0
 8006fac:	603b      	str	r3, [r7, #0]
 8006fae:	607a      	str	r2, [r7, #4]
 8006fb0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006fb4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006fb8:	f7f9 fe4a 	bl	8000c50 <__aeabi_uldivmod>
 8006fbc:	4602      	mov	r2, r0
 8006fbe:	460b      	mov	r3, r1
 8006fc0:	4610      	mov	r0, r2
 8006fc2:	4619      	mov	r1, r3
 8006fc4:	f04f 0200 	mov.w	r2, #0
 8006fc8:	f04f 0300 	mov.w	r3, #0
 8006fcc:	020b      	lsls	r3, r1, #8
 8006fce:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006fd2:	0202      	lsls	r2, r0, #8
 8006fd4:	6979      	ldr	r1, [r7, #20]
 8006fd6:	6849      	ldr	r1, [r1, #4]
 8006fd8:	0849      	lsrs	r1, r1, #1
 8006fda:	2000      	movs	r0, #0
 8006fdc:	460c      	mov	r4, r1
 8006fde:	4605      	mov	r5, r0
 8006fe0:	eb12 0804 	adds.w	r8, r2, r4
 8006fe4:	eb43 0905 	adc.w	r9, r3, r5
 8006fe8:	697b      	ldr	r3, [r7, #20]
 8006fea:	685b      	ldr	r3, [r3, #4]
 8006fec:	2200      	movs	r2, #0
 8006fee:	469a      	mov	sl, r3
 8006ff0:	4693      	mov	fp, r2
 8006ff2:	4652      	mov	r2, sl
 8006ff4:	465b      	mov	r3, fp
 8006ff6:	4640      	mov	r0, r8
 8006ff8:	4649      	mov	r1, r9
 8006ffa:	f7f9 fe29 	bl	8000c50 <__aeabi_uldivmod>
 8006ffe:	4602      	mov	r2, r0
 8007000:	460b      	mov	r3, r1
 8007002:	4613      	mov	r3, r2
 8007004:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007006:	6a3b      	ldr	r3, [r7, #32]
 8007008:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800700c:	d308      	bcc.n	8007020 <UART_SetConfig+0x438>
 800700e:	6a3b      	ldr	r3, [r7, #32]
 8007010:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007014:	d204      	bcs.n	8007020 <UART_SetConfig+0x438>
        {
          huart->Instance->BRR = usartdiv;
 8007016:	697b      	ldr	r3, [r7, #20]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	6a3a      	ldr	r2, [r7, #32]
 800701c:	60da      	str	r2, [r3, #12]
 800701e:	e0ce      	b.n	80071be <UART_SetConfig+0x5d6>
        }
        else
        {
          ret = HAL_ERROR;
 8007020:	2301      	movs	r3, #1
 8007022:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007026:	e0ca      	b.n	80071be <UART_SetConfig+0x5d6>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007028:	697b      	ldr	r3, [r7, #20]
 800702a:	69db      	ldr	r3, [r3, #28]
 800702c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007030:	d166      	bne.n	8007100 <UART_SetConfig+0x518>
  {
    switch (clocksource)
 8007032:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007036:	2b08      	cmp	r3, #8
 8007038:	d827      	bhi.n	800708a <UART_SetConfig+0x4a2>
 800703a:	a201      	add	r2, pc, #4	@ (adr r2, 8007040 <UART_SetConfig+0x458>)
 800703c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007040:	08007065 	.word	0x08007065
 8007044:	0800706d 	.word	0x0800706d
 8007048:	08007075 	.word	0x08007075
 800704c:	0800708b 	.word	0x0800708b
 8007050:	0800707b 	.word	0x0800707b
 8007054:	0800708b 	.word	0x0800708b
 8007058:	0800708b 	.word	0x0800708b
 800705c:	0800708b 	.word	0x0800708b
 8007060:	08007083 	.word	0x08007083
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007064:	f7fe f842 	bl	80050ec <HAL_RCC_GetPCLK1Freq>
 8007068:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800706a:	e014      	b.n	8007096 <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800706c:	f7fe f852 	bl	8005114 <HAL_RCC_GetPCLK2Freq>
 8007070:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007072:	e010      	b.n	8007096 <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007074:	4b4e      	ldr	r3, [pc, #312]	@ (80071b0 <UART_SetConfig+0x5c8>)
 8007076:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007078:	e00d      	b.n	8007096 <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800707a:	f7fd ff87 	bl	8004f8c <HAL_RCC_GetSysClockFreq>
 800707e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007080:	e009      	b.n	8007096 <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007082:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007086:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007088:	e005      	b.n	8007096 <UART_SetConfig+0x4ae>
      default:
        pclk = 0U;
 800708a:	2300      	movs	r3, #0
 800708c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800708e:	2301      	movs	r3, #1
 8007090:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007094:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007098:	2b00      	cmp	r3, #0
 800709a:	f000 8090 	beq.w	80071be <UART_SetConfig+0x5d6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800709e:	697b      	ldr	r3, [r7, #20]
 80070a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070a2:	4a44      	ldr	r2, [pc, #272]	@ (80071b4 <UART_SetConfig+0x5cc>)
 80070a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80070a8:	461a      	mov	r2, r3
 80070aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80070b0:	005a      	lsls	r2, r3, #1
 80070b2:	697b      	ldr	r3, [r7, #20]
 80070b4:	685b      	ldr	r3, [r3, #4]
 80070b6:	085b      	lsrs	r3, r3, #1
 80070b8:	441a      	add	r2, r3
 80070ba:	697b      	ldr	r3, [r7, #20]
 80070bc:	685b      	ldr	r3, [r3, #4]
 80070be:	fbb2 f3f3 	udiv	r3, r2, r3
 80070c2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80070c4:	6a3b      	ldr	r3, [r7, #32]
 80070c6:	2b0f      	cmp	r3, #15
 80070c8:	d916      	bls.n	80070f8 <UART_SetConfig+0x510>
 80070ca:	6a3b      	ldr	r3, [r7, #32]
 80070cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070d0:	d212      	bcs.n	80070f8 <UART_SetConfig+0x510>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80070d2:	6a3b      	ldr	r3, [r7, #32]
 80070d4:	b29b      	uxth	r3, r3
 80070d6:	f023 030f 	bic.w	r3, r3, #15
 80070da:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80070dc:	6a3b      	ldr	r3, [r7, #32]
 80070de:	085b      	lsrs	r3, r3, #1
 80070e0:	b29b      	uxth	r3, r3
 80070e2:	f003 0307 	and.w	r3, r3, #7
 80070e6:	b29a      	uxth	r2, r3
 80070e8:	8bfb      	ldrh	r3, [r7, #30]
 80070ea:	4313      	orrs	r3, r2
 80070ec:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80070ee:	697b      	ldr	r3, [r7, #20]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	8bfa      	ldrh	r2, [r7, #30]
 80070f4:	60da      	str	r2, [r3, #12]
 80070f6:	e062      	b.n	80071be <UART_SetConfig+0x5d6>
      }
      else
      {
        ret = HAL_ERROR;
 80070f8:	2301      	movs	r3, #1
 80070fa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80070fe:	e05e      	b.n	80071be <UART_SetConfig+0x5d6>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007100:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007104:	2b08      	cmp	r3, #8
 8007106:	d828      	bhi.n	800715a <UART_SetConfig+0x572>
 8007108:	a201      	add	r2, pc, #4	@ (adr r2, 8007110 <UART_SetConfig+0x528>)
 800710a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800710e:	bf00      	nop
 8007110:	08007135 	.word	0x08007135
 8007114:	0800713d 	.word	0x0800713d
 8007118:	08007145 	.word	0x08007145
 800711c:	0800715b 	.word	0x0800715b
 8007120:	0800714b 	.word	0x0800714b
 8007124:	0800715b 	.word	0x0800715b
 8007128:	0800715b 	.word	0x0800715b
 800712c:	0800715b 	.word	0x0800715b
 8007130:	08007153 	.word	0x08007153
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007134:	f7fd ffda 	bl	80050ec <HAL_RCC_GetPCLK1Freq>
 8007138:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800713a:	e014      	b.n	8007166 <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800713c:	f7fd ffea 	bl	8005114 <HAL_RCC_GetPCLK2Freq>
 8007140:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007142:	e010      	b.n	8007166 <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007144:	4b1a      	ldr	r3, [pc, #104]	@ (80071b0 <UART_SetConfig+0x5c8>)
 8007146:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007148:	e00d      	b.n	8007166 <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800714a:	f7fd ff1f 	bl	8004f8c <HAL_RCC_GetSysClockFreq>
 800714e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007150:	e009      	b.n	8007166 <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007152:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007156:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007158:	e005      	b.n	8007166 <UART_SetConfig+0x57e>
      default:
        pclk = 0U;
 800715a:	2300      	movs	r3, #0
 800715c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800715e:	2301      	movs	r3, #1
 8007160:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007164:	bf00      	nop
    }

    if (pclk != 0U)
 8007166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007168:	2b00      	cmp	r3, #0
 800716a:	d028      	beq.n	80071be <UART_SetConfig+0x5d6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007170:	4a10      	ldr	r2, [pc, #64]	@ (80071b4 <UART_SetConfig+0x5cc>)
 8007172:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007176:	461a      	mov	r2, r3
 8007178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800717a:	fbb3 f2f2 	udiv	r2, r3, r2
 800717e:	697b      	ldr	r3, [r7, #20]
 8007180:	685b      	ldr	r3, [r3, #4]
 8007182:	085b      	lsrs	r3, r3, #1
 8007184:	441a      	add	r2, r3
 8007186:	697b      	ldr	r3, [r7, #20]
 8007188:	685b      	ldr	r3, [r3, #4]
 800718a:	fbb2 f3f3 	udiv	r3, r2, r3
 800718e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007190:	6a3b      	ldr	r3, [r7, #32]
 8007192:	2b0f      	cmp	r3, #15
 8007194:	d910      	bls.n	80071b8 <UART_SetConfig+0x5d0>
 8007196:	6a3b      	ldr	r3, [r7, #32]
 8007198:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800719c:	d20c      	bcs.n	80071b8 <UART_SetConfig+0x5d0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800719e:	6a3b      	ldr	r3, [r7, #32]
 80071a0:	b29a      	uxth	r2, r3
 80071a2:	697b      	ldr	r3, [r7, #20]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	60da      	str	r2, [r3, #12]
 80071a8:	e009      	b.n	80071be <UART_SetConfig+0x5d6>
 80071aa:	bf00      	nop
 80071ac:	40008000 	.word	0x40008000
 80071b0:	00f42400 	.word	0x00f42400
 80071b4:	0800d714 	.word	0x0800d714
      }
      else
      {
        ret = HAL_ERROR;
 80071b8:	2301      	movs	r3, #1
 80071ba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80071be:	697b      	ldr	r3, [r7, #20]
 80071c0:	2201      	movs	r2, #1
 80071c2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80071c6:	697b      	ldr	r3, [r7, #20]
 80071c8:	2201      	movs	r2, #1
 80071ca:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80071ce:	697b      	ldr	r3, [r7, #20]
 80071d0:	2200      	movs	r2, #0
 80071d2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80071d4:	697b      	ldr	r3, [r7, #20]
 80071d6:	2200      	movs	r2, #0
 80071d8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80071da:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80071de:	4618      	mov	r0, r3
 80071e0:	3730      	adds	r7, #48	@ 0x30
 80071e2:	46bd      	mov	sp, r7
 80071e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080071e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80071e8:	b480      	push	{r7}
 80071ea:	b083      	sub	sp, #12
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071f4:	f003 0308 	and.w	r3, r3, #8
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d00a      	beq.n	8007212 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	685b      	ldr	r3, [r3, #4]
 8007202:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	430a      	orrs	r2, r1
 8007210:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007216:	f003 0301 	and.w	r3, r3, #1
 800721a:	2b00      	cmp	r3, #0
 800721c:	d00a      	beq.n	8007234 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	685b      	ldr	r3, [r3, #4]
 8007224:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	430a      	orrs	r2, r1
 8007232:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007238:	f003 0302 	and.w	r3, r3, #2
 800723c:	2b00      	cmp	r3, #0
 800723e:	d00a      	beq.n	8007256 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	430a      	orrs	r2, r1
 8007254:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800725a:	f003 0304 	and.w	r3, r3, #4
 800725e:	2b00      	cmp	r3, #0
 8007260:	d00a      	beq.n	8007278 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	685b      	ldr	r3, [r3, #4]
 8007268:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	430a      	orrs	r2, r1
 8007276:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800727c:	f003 0310 	and.w	r3, r3, #16
 8007280:	2b00      	cmp	r3, #0
 8007282:	d00a      	beq.n	800729a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	689b      	ldr	r3, [r3, #8]
 800728a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	430a      	orrs	r2, r1
 8007298:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800729e:	f003 0320 	and.w	r3, r3, #32
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d00a      	beq.n	80072bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	689b      	ldr	r3, [r3, #8]
 80072ac:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	430a      	orrs	r2, r1
 80072ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d01a      	beq.n	80072fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	685b      	ldr	r3, [r3, #4]
 80072ce:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	430a      	orrs	r2, r1
 80072dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80072e6:	d10a      	bne.n	80072fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	685b      	ldr	r3, [r3, #4]
 80072ee:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	430a      	orrs	r2, r1
 80072fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007302:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007306:	2b00      	cmp	r3, #0
 8007308:	d00a      	beq.n	8007320 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	685b      	ldr	r3, [r3, #4]
 8007310:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	430a      	orrs	r2, r1
 800731e:	605a      	str	r2, [r3, #4]
  }
}
 8007320:	bf00      	nop
 8007322:	370c      	adds	r7, #12
 8007324:	46bd      	mov	sp, r7
 8007326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732a:	4770      	bx	lr

0800732c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800732c:	b580      	push	{r7, lr}
 800732e:	b098      	sub	sp, #96	@ 0x60
 8007330:	af02      	add	r7, sp, #8
 8007332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2200      	movs	r2, #0
 8007338:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800733c:	f7fa ff1c 	bl	8002178 <HAL_GetTick>
 8007340:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f003 0308 	and.w	r3, r3, #8
 800734c:	2b08      	cmp	r3, #8
 800734e:	d12f      	bne.n	80073b0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007350:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007354:	9300      	str	r3, [sp, #0]
 8007356:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007358:	2200      	movs	r2, #0
 800735a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800735e:	6878      	ldr	r0, [r7, #4]
 8007360:	f000 f88e 	bl	8007480 <UART_WaitOnFlagUntilTimeout>
 8007364:	4603      	mov	r3, r0
 8007366:	2b00      	cmp	r3, #0
 8007368:	d022      	beq.n	80073b0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007370:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007372:	e853 3f00 	ldrex	r3, [r3]
 8007376:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007378:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800737a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800737e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	461a      	mov	r2, r3
 8007386:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007388:	647b      	str	r3, [r7, #68]	@ 0x44
 800738a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800738c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800738e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007390:	e841 2300 	strex	r3, r2, [r1]
 8007394:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007396:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007398:	2b00      	cmp	r3, #0
 800739a:	d1e6      	bne.n	800736a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2220      	movs	r2, #32
 80073a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2200      	movs	r2, #0
 80073a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80073ac:	2303      	movs	r3, #3
 80073ae:	e063      	b.n	8007478 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f003 0304 	and.w	r3, r3, #4
 80073ba:	2b04      	cmp	r3, #4
 80073bc:	d149      	bne.n	8007452 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80073be:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80073c2:	9300      	str	r3, [sp, #0]
 80073c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80073c6:	2200      	movs	r2, #0
 80073c8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80073cc:	6878      	ldr	r0, [r7, #4]
 80073ce:	f000 f857 	bl	8007480 <UART_WaitOnFlagUntilTimeout>
 80073d2:	4603      	mov	r3, r0
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d03c      	beq.n	8007452 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073e0:	e853 3f00 	ldrex	r3, [r3]
 80073e4:	623b      	str	r3, [r7, #32]
   return(result);
 80073e6:	6a3b      	ldr	r3, [r7, #32]
 80073e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80073ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	461a      	mov	r2, r3
 80073f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80073f6:	633b      	str	r3, [r7, #48]	@ 0x30
 80073f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80073fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073fe:	e841 2300 	strex	r3, r2, [r1]
 8007402:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007404:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007406:	2b00      	cmp	r3, #0
 8007408:	d1e6      	bne.n	80073d8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	3308      	adds	r3, #8
 8007410:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007412:	693b      	ldr	r3, [r7, #16]
 8007414:	e853 3f00 	ldrex	r3, [r3]
 8007418:	60fb      	str	r3, [r7, #12]
   return(result);
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	f023 0301 	bic.w	r3, r3, #1
 8007420:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	3308      	adds	r3, #8
 8007428:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800742a:	61fa      	str	r2, [r7, #28]
 800742c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800742e:	69b9      	ldr	r1, [r7, #24]
 8007430:	69fa      	ldr	r2, [r7, #28]
 8007432:	e841 2300 	strex	r3, r2, [r1]
 8007436:	617b      	str	r3, [r7, #20]
   return(result);
 8007438:	697b      	ldr	r3, [r7, #20]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d1e5      	bne.n	800740a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	2220      	movs	r2, #32
 8007442:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	2200      	movs	r2, #0
 800744a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800744e:	2303      	movs	r3, #3
 8007450:	e012      	b.n	8007478 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2220      	movs	r2, #32
 8007456:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2220      	movs	r2, #32
 800745e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2200      	movs	r2, #0
 8007466:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2200      	movs	r2, #0
 800746c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2200      	movs	r2, #0
 8007472:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007476:	2300      	movs	r3, #0
}
 8007478:	4618      	mov	r0, r3
 800747a:	3758      	adds	r7, #88	@ 0x58
 800747c:	46bd      	mov	sp, r7
 800747e:	bd80      	pop	{r7, pc}

08007480 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b084      	sub	sp, #16
 8007484:	af00      	add	r7, sp, #0
 8007486:	60f8      	str	r0, [r7, #12]
 8007488:	60b9      	str	r1, [r7, #8]
 800748a:	603b      	str	r3, [r7, #0]
 800748c:	4613      	mov	r3, r2
 800748e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007490:	e04f      	b.n	8007532 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007492:	69bb      	ldr	r3, [r7, #24]
 8007494:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007498:	d04b      	beq.n	8007532 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800749a:	f7fa fe6d 	bl	8002178 <HAL_GetTick>
 800749e:	4602      	mov	r2, r0
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	1ad3      	subs	r3, r2, r3
 80074a4:	69ba      	ldr	r2, [r7, #24]
 80074a6:	429a      	cmp	r2, r3
 80074a8:	d302      	bcc.n	80074b0 <UART_WaitOnFlagUntilTimeout+0x30>
 80074aa:	69bb      	ldr	r3, [r7, #24]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d101      	bne.n	80074b4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80074b0:	2303      	movs	r3, #3
 80074b2:	e04e      	b.n	8007552 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f003 0304 	and.w	r3, r3, #4
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d037      	beq.n	8007532 <UART_WaitOnFlagUntilTimeout+0xb2>
 80074c2:	68bb      	ldr	r3, [r7, #8]
 80074c4:	2b80      	cmp	r3, #128	@ 0x80
 80074c6:	d034      	beq.n	8007532 <UART_WaitOnFlagUntilTimeout+0xb2>
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	2b40      	cmp	r3, #64	@ 0x40
 80074cc:	d031      	beq.n	8007532 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	69db      	ldr	r3, [r3, #28]
 80074d4:	f003 0308 	and.w	r3, r3, #8
 80074d8:	2b08      	cmp	r3, #8
 80074da:	d110      	bne.n	80074fe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	2208      	movs	r2, #8
 80074e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80074e4:	68f8      	ldr	r0, [r7, #12]
 80074e6:	f000 f95b 	bl	80077a0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	2208      	movs	r2, #8
 80074ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	2200      	movs	r2, #0
 80074f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80074fa:	2301      	movs	r3, #1
 80074fc:	e029      	b.n	8007552 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	69db      	ldr	r3, [r3, #28]
 8007504:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007508:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800750c:	d111      	bne.n	8007532 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007516:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007518:	68f8      	ldr	r0, [r7, #12]
 800751a:	f000 f941 	bl	80077a0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	2220      	movs	r2, #32
 8007522:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	2200      	movs	r2, #0
 800752a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800752e:	2303      	movs	r3, #3
 8007530:	e00f      	b.n	8007552 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	69da      	ldr	r2, [r3, #28]
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	4013      	ands	r3, r2
 800753c:	68ba      	ldr	r2, [r7, #8]
 800753e:	429a      	cmp	r2, r3
 8007540:	bf0c      	ite	eq
 8007542:	2301      	moveq	r3, #1
 8007544:	2300      	movne	r3, #0
 8007546:	b2db      	uxtb	r3, r3
 8007548:	461a      	mov	r2, r3
 800754a:	79fb      	ldrb	r3, [r7, #7]
 800754c:	429a      	cmp	r2, r3
 800754e:	d0a0      	beq.n	8007492 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007550:	2300      	movs	r3, #0
}
 8007552:	4618      	mov	r0, r3
 8007554:	3710      	adds	r7, #16
 8007556:	46bd      	mov	sp, r7
 8007558:	bd80      	pop	{r7, pc}
	...

0800755c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800755c:	b480      	push	{r7}
 800755e:	b0a3      	sub	sp, #140	@ 0x8c
 8007560:	af00      	add	r7, sp, #0
 8007562:	60f8      	str	r0, [r7, #12]
 8007564:	60b9      	str	r1, [r7, #8]
 8007566:	4613      	mov	r3, r2
 8007568:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	68ba      	ldr	r2, [r7, #8]
 800756e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	88fa      	ldrh	r2, [r7, #6]
 8007574:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	88fa      	ldrh	r2, [r7, #6]
 800757c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	2200      	movs	r2, #0
 8007584:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	689b      	ldr	r3, [r3, #8]
 800758a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800758e:	d10e      	bne.n	80075ae <UART_Start_Receive_IT+0x52>
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	691b      	ldr	r3, [r3, #16]
 8007594:	2b00      	cmp	r3, #0
 8007596:	d105      	bne.n	80075a4 <UART_Start_Receive_IT+0x48>
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800759e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80075a2:	e02d      	b.n	8007600 <UART_Start_Receive_IT+0xa4>
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	22ff      	movs	r2, #255	@ 0xff
 80075a8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80075ac:	e028      	b.n	8007600 <UART_Start_Receive_IT+0xa4>
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	689b      	ldr	r3, [r3, #8]
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d10d      	bne.n	80075d2 <UART_Start_Receive_IT+0x76>
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	691b      	ldr	r3, [r3, #16]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d104      	bne.n	80075c8 <UART_Start_Receive_IT+0x6c>
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	22ff      	movs	r2, #255	@ 0xff
 80075c2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80075c6:	e01b      	b.n	8007600 <UART_Start_Receive_IT+0xa4>
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	227f      	movs	r2, #127	@ 0x7f
 80075cc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80075d0:	e016      	b.n	8007600 <UART_Start_Receive_IT+0xa4>
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	689b      	ldr	r3, [r3, #8]
 80075d6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80075da:	d10d      	bne.n	80075f8 <UART_Start_Receive_IT+0x9c>
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	691b      	ldr	r3, [r3, #16]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d104      	bne.n	80075ee <UART_Start_Receive_IT+0x92>
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	227f      	movs	r2, #127	@ 0x7f
 80075e8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80075ec:	e008      	b.n	8007600 <UART_Start_Receive_IT+0xa4>
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	223f      	movs	r2, #63	@ 0x3f
 80075f2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80075f6:	e003      	b.n	8007600 <UART_Start_Receive_IT+0xa4>
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	2200      	movs	r2, #0
 80075fc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	2200      	movs	r2, #0
 8007604:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	2222      	movs	r2, #34	@ 0x22
 800760c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	3308      	adds	r3, #8
 8007616:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007618:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800761a:	e853 3f00 	ldrex	r3, [r3]
 800761e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007620:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007622:	f043 0301 	orr.w	r3, r3, #1
 8007626:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	3308      	adds	r3, #8
 8007630:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007634:	673a      	str	r2, [r7, #112]	@ 0x70
 8007636:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007638:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800763a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800763c:	e841 2300 	strex	r3, r2, [r1]
 8007640:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8007642:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007644:	2b00      	cmp	r3, #0
 8007646:	d1e3      	bne.n	8007610 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800764c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007650:	d14f      	bne.n	80076f2 <UART_Start_Receive_IT+0x196>
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007658:	88fa      	ldrh	r2, [r7, #6]
 800765a:	429a      	cmp	r2, r3
 800765c:	d349      	bcc.n	80076f2 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	689b      	ldr	r3, [r3, #8]
 8007662:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007666:	d107      	bne.n	8007678 <UART_Start_Receive_IT+0x11c>
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	691b      	ldr	r3, [r3, #16]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d103      	bne.n	8007678 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	4a47      	ldr	r2, [pc, #284]	@ (8007790 <UART_Start_Receive_IT+0x234>)
 8007674:	675a      	str	r2, [r3, #116]	@ 0x74
 8007676:	e002      	b.n	800767e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	4a46      	ldr	r2, [pc, #280]	@ (8007794 <UART_Start_Receive_IT+0x238>)
 800767c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	691b      	ldr	r3, [r3, #16]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d01a      	beq.n	80076bc <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800768c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800768e:	e853 3f00 	ldrex	r3, [r3]
 8007692:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007694:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007696:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800769a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	461a      	mov	r2, r3
 80076a4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80076a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80076aa:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ac:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80076ae:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80076b0:	e841 2300 	strex	r3, r2, [r1]
 80076b4:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80076b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d1e4      	bne.n	8007686 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	3308      	adds	r3, #8
 80076c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076c6:	e853 3f00 	ldrex	r3, [r3]
 80076ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80076cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80076d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	3308      	adds	r3, #8
 80076da:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80076dc:	64ba      	str	r2, [r7, #72]	@ 0x48
 80076de:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076e0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80076e2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80076e4:	e841 2300 	strex	r3, r2, [r1]
 80076e8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80076ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d1e5      	bne.n	80076bc <UART_Start_Receive_IT+0x160>
 80076f0:	e046      	b.n	8007780 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	689b      	ldr	r3, [r3, #8]
 80076f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076fa:	d107      	bne.n	800770c <UART_Start_Receive_IT+0x1b0>
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	691b      	ldr	r3, [r3, #16]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d103      	bne.n	800770c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	4a24      	ldr	r2, [pc, #144]	@ (8007798 <UART_Start_Receive_IT+0x23c>)
 8007708:	675a      	str	r2, [r3, #116]	@ 0x74
 800770a:	e002      	b.n	8007712 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	4a23      	ldr	r2, [pc, #140]	@ (800779c <UART_Start_Receive_IT+0x240>)
 8007710:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	691b      	ldr	r3, [r3, #16]
 8007716:	2b00      	cmp	r3, #0
 8007718:	d019      	beq.n	800774e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007722:	e853 3f00 	ldrex	r3, [r3]
 8007726:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800772a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800772e:	677b      	str	r3, [r7, #116]	@ 0x74
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	461a      	mov	r2, r3
 8007736:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007738:	637b      	str	r3, [r7, #52]	@ 0x34
 800773a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800773c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800773e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007740:	e841 2300 	strex	r3, r2, [r1]
 8007744:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007746:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007748:	2b00      	cmp	r3, #0
 800774a:	d1e6      	bne.n	800771a <UART_Start_Receive_IT+0x1be>
 800774c:	e018      	b.n	8007780 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007754:	697b      	ldr	r3, [r7, #20]
 8007756:	e853 3f00 	ldrex	r3, [r3]
 800775a:	613b      	str	r3, [r7, #16]
   return(result);
 800775c:	693b      	ldr	r3, [r7, #16]
 800775e:	f043 0320 	orr.w	r3, r3, #32
 8007762:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	461a      	mov	r2, r3
 800776a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800776c:	623b      	str	r3, [r7, #32]
 800776e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007770:	69f9      	ldr	r1, [r7, #28]
 8007772:	6a3a      	ldr	r2, [r7, #32]
 8007774:	e841 2300 	strex	r3, r2, [r1]
 8007778:	61bb      	str	r3, [r7, #24]
   return(result);
 800777a:	69bb      	ldr	r3, [r7, #24]
 800777c:	2b00      	cmp	r3, #0
 800777e:	d1e6      	bne.n	800774e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8007780:	2300      	movs	r3, #0
}
 8007782:	4618      	mov	r0, r3
 8007784:	378c      	adds	r7, #140	@ 0x8c
 8007786:	46bd      	mov	sp, r7
 8007788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778c:	4770      	bx	lr
 800778e:	bf00      	nop
 8007790:	08008009 	.word	0x08008009
 8007794:	08007ca9 	.word	0x08007ca9
 8007798:	08007af1 	.word	0x08007af1
 800779c:	08007939 	.word	0x08007939

080077a0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80077a0:	b480      	push	{r7}
 80077a2:	b095      	sub	sp, #84	@ 0x54
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077b0:	e853 3f00 	ldrex	r3, [r3]
 80077b4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80077b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80077bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	461a      	mov	r2, r3
 80077c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80077c6:	643b      	str	r3, [r7, #64]	@ 0x40
 80077c8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80077cc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80077ce:	e841 2300 	strex	r3, r2, [r1]
 80077d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80077d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d1e6      	bne.n	80077a8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	3308      	adds	r3, #8
 80077e0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077e2:	6a3b      	ldr	r3, [r7, #32]
 80077e4:	e853 3f00 	ldrex	r3, [r3]
 80077e8:	61fb      	str	r3, [r7, #28]
   return(result);
 80077ea:	69fb      	ldr	r3, [r7, #28]
 80077ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80077f0:	f023 0301 	bic.w	r3, r3, #1
 80077f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	3308      	adds	r3, #8
 80077fc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80077fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007800:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007802:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007804:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007806:	e841 2300 	strex	r3, r2, [r1]
 800780a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800780c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800780e:	2b00      	cmp	r3, #0
 8007810:	d1e3      	bne.n	80077da <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007816:	2b01      	cmp	r3, #1
 8007818:	d118      	bne.n	800784c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	e853 3f00 	ldrex	r3, [r3]
 8007826:	60bb      	str	r3, [r7, #8]
   return(result);
 8007828:	68bb      	ldr	r3, [r7, #8]
 800782a:	f023 0310 	bic.w	r3, r3, #16
 800782e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	461a      	mov	r2, r3
 8007836:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007838:	61bb      	str	r3, [r7, #24]
 800783a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800783c:	6979      	ldr	r1, [r7, #20]
 800783e:	69ba      	ldr	r2, [r7, #24]
 8007840:	e841 2300 	strex	r3, r2, [r1]
 8007844:	613b      	str	r3, [r7, #16]
   return(result);
 8007846:	693b      	ldr	r3, [r7, #16]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d1e6      	bne.n	800781a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2220      	movs	r2, #32
 8007850:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2200      	movs	r2, #0
 8007858:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2200      	movs	r2, #0
 800785e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007860:	bf00      	nop
 8007862:	3754      	adds	r7, #84	@ 0x54
 8007864:	46bd      	mov	sp, r7
 8007866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786a:	4770      	bx	lr

0800786c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b084      	sub	sp, #16
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007878:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	2200      	movs	r2, #0
 800787e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	2200      	movs	r2, #0
 8007886:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800788a:	68f8      	ldr	r0, [r7, #12]
 800788c:	f7ff f98c 	bl	8006ba8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007890:	bf00      	nop
 8007892:	3710      	adds	r7, #16
 8007894:	46bd      	mov	sp, r7
 8007896:	bd80      	pop	{r7, pc}

08007898 <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b084      	sub	sp, #16
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078a4:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	2200      	movs	r2, #0
 80078aa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	220f      	movs	r2, #15
 80078b4:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	699a      	ldr	r2, [r3, #24]
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	f042 0208 	orr.w	r2, r2, #8
 80078c4:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	2220      	movs	r2, #32
 80078ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	2200      	movs	r2, #0
 80078d2:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 80078d4:	68f8      	ldr	r0, [r7, #12]
 80078d6:	f7ff f971 	bl	8006bbc <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80078da:	bf00      	nop
 80078dc:	3710      	adds	r7, #16
 80078de:	46bd      	mov	sp, r7
 80078e0:	bd80      	pop	{r7, pc}

080078e2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80078e2:	b580      	push	{r7, lr}
 80078e4:	b088      	sub	sp, #32
 80078e6:	af00      	add	r7, sp, #0
 80078e8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	e853 3f00 	ldrex	r3, [r3]
 80078f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80078f8:	68bb      	ldr	r3, [r7, #8]
 80078fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80078fe:	61fb      	str	r3, [r7, #28]
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	461a      	mov	r2, r3
 8007906:	69fb      	ldr	r3, [r7, #28]
 8007908:	61bb      	str	r3, [r7, #24]
 800790a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800790c:	6979      	ldr	r1, [r7, #20]
 800790e:	69ba      	ldr	r2, [r7, #24]
 8007910:	e841 2300 	strex	r3, r2, [r1]
 8007914:	613b      	str	r3, [r7, #16]
   return(result);
 8007916:	693b      	ldr	r3, [r7, #16]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d1e6      	bne.n	80078ea <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2220      	movs	r2, #32
 8007920:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2200      	movs	r2, #0
 8007928:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800792a:	6878      	ldr	r0, [r7, #4]
 800792c:	f7ff f932 	bl	8006b94 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007930:	bf00      	nop
 8007932:	3720      	adds	r7, #32
 8007934:	46bd      	mov	sp, r7
 8007936:	bd80      	pop	{r7, pc}

08007938 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b09c      	sub	sp, #112	@ 0x70
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007946:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007950:	2b22      	cmp	r3, #34	@ 0x22
 8007952:	f040 80be 	bne.w	8007ad2 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800795c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007960:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007964:	b2d9      	uxtb	r1, r3
 8007966:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800796a:	b2da      	uxtb	r2, r3
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007970:	400a      	ands	r2, r1
 8007972:	b2d2      	uxtb	r2, r2
 8007974:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800797a:	1c5a      	adds	r2, r3, #1
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007986:	b29b      	uxth	r3, r3
 8007988:	3b01      	subs	r3, #1
 800798a:	b29a      	uxth	r2, r3
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007998:	b29b      	uxth	r3, r3
 800799a:	2b00      	cmp	r3, #0
 800799c:	f040 80a1 	bne.w	8007ae2 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80079a8:	e853 3f00 	ldrex	r3, [r3]
 80079ac:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80079ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80079b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80079b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	461a      	mov	r2, r3
 80079bc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80079be:	65bb      	str	r3, [r7, #88]	@ 0x58
 80079c0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079c2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80079c4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80079c6:	e841 2300 	strex	r3, r2, [r1]
 80079ca:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80079cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d1e6      	bne.n	80079a0 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	3308      	adds	r3, #8
 80079d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079dc:	e853 3f00 	ldrex	r3, [r3]
 80079e0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80079e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079e4:	f023 0301 	bic.w	r3, r3, #1
 80079e8:	667b      	str	r3, [r7, #100]	@ 0x64
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	3308      	adds	r3, #8
 80079f0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80079f2:	647a      	str	r2, [r7, #68]	@ 0x44
 80079f4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079f6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80079f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80079fa:	e841 2300 	strex	r3, r2, [r1]
 80079fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007a00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d1e5      	bne.n	80079d2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2220      	movs	r2, #32
 8007a0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2200      	movs	r2, #0
 8007a12:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2200      	movs	r2, #0
 8007a18:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	4a33      	ldr	r2, [pc, #204]	@ (8007aec <UART_RxISR_8BIT+0x1b4>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d01f      	beq.n	8007a64 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	685b      	ldr	r3, [r3, #4]
 8007a2a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d018      	beq.n	8007a64 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a3a:	e853 3f00 	ldrex	r3, [r3]
 8007a3e:	623b      	str	r3, [r7, #32]
   return(result);
 8007a40:	6a3b      	ldr	r3, [r7, #32]
 8007a42:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007a46:	663b      	str	r3, [r7, #96]	@ 0x60
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	461a      	mov	r2, r3
 8007a4e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007a50:	633b      	str	r3, [r7, #48]	@ 0x30
 8007a52:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a54:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007a56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a58:	e841 2300 	strex	r3, r2, [r1]
 8007a5c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007a5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d1e6      	bne.n	8007a32 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007a68:	2b01      	cmp	r3, #1
 8007a6a:	d12e      	bne.n	8007aca <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2200      	movs	r2, #0
 8007a70:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a78:	693b      	ldr	r3, [r7, #16]
 8007a7a:	e853 3f00 	ldrex	r3, [r3]
 8007a7e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	f023 0310 	bic.w	r3, r3, #16
 8007a86:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	461a      	mov	r2, r3
 8007a8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007a90:	61fb      	str	r3, [r7, #28]
 8007a92:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a94:	69b9      	ldr	r1, [r7, #24]
 8007a96:	69fa      	ldr	r2, [r7, #28]
 8007a98:	e841 2300 	strex	r3, r2, [r1]
 8007a9c:	617b      	str	r3, [r7, #20]
   return(result);
 8007a9e:	697b      	ldr	r3, [r7, #20]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d1e6      	bne.n	8007a72 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	69db      	ldr	r3, [r3, #28]
 8007aaa:	f003 0310 	and.w	r3, r3, #16
 8007aae:	2b10      	cmp	r3, #16
 8007ab0:	d103      	bne.n	8007aba <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	2210      	movs	r2, #16
 8007ab8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007ac0:	4619      	mov	r1, r3
 8007ac2:	6878      	ldr	r0, [r7, #4]
 8007ac4:	f7ff f884 	bl	8006bd0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007ac8:	e00b      	b.n	8007ae2 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8007aca:	6878      	ldr	r0, [r7, #4]
 8007acc:	f7f9 fb90 	bl	80011f0 <HAL_UART_RxCpltCallback>
}
 8007ad0:	e007      	b.n	8007ae2 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	699a      	ldr	r2, [r3, #24]
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f042 0208 	orr.w	r2, r2, #8
 8007ae0:	619a      	str	r2, [r3, #24]
}
 8007ae2:	bf00      	nop
 8007ae4:	3770      	adds	r7, #112	@ 0x70
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	bd80      	pop	{r7, pc}
 8007aea:	bf00      	nop
 8007aec:	40008000 	.word	0x40008000

08007af0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b09c      	sub	sp, #112	@ 0x70
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007afe:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007b08:	2b22      	cmp	r3, #34	@ 0x22
 8007b0a:	f040 80be 	bne.w	8007c8a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b14:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b1c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8007b1e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8007b22:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007b26:	4013      	ands	r3, r2
 8007b28:	b29a      	uxth	r2, r3
 8007b2a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007b2c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b32:	1c9a      	adds	r2, r3, #2
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007b3e:	b29b      	uxth	r3, r3
 8007b40:	3b01      	subs	r3, #1
 8007b42:	b29a      	uxth	r2, r3
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007b50:	b29b      	uxth	r3, r3
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	f040 80a1 	bne.w	8007c9a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b60:	e853 3f00 	ldrex	r3, [r3]
 8007b64:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007b66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b68:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007b6c:	667b      	str	r3, [r7, #100]	@ 0x64
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	461a      	mov	r2, r3
 8007b74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007b76:	657b      	str	r3, [r7, #84]	@ 0x54
 8007b78:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b7a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007b7c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007b7e:	e841 2300 	strex	r3, r2, [r1]
 8007b82:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007b84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d1e6      	bne.n	8007b58 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	3308      	adds	r3, #8
 8007b90:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b94:	e853 3f00 	ldrex	r3, [r3]
 8007b98:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b9c:	f023 0301 	bic.w	r3, r3, #1
 8007ba0:	663b      	str	r3, [r7, #96]	@ 0x60
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	3308      	adds	r3, #8
 8007ba8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007baa:	643a      	str	r2, [r7, #64]	@ 0x40
 8007bac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007bb0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007bb2:	e841 2300 	strex	r3, r2, [r1]
 8007bb6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007bb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d1e5      	bne.n	8007b8a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2220      	movs	r2, #32
 8007bc2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	2200      	movs	r2, #0
 8007bca:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2200      	movs	r2, #0
 8007bd0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	4a33      	ldr	r2, [pc, #204]	@ (8007ca4 <UART_RxISR_16BIT+0x1b4>)
 8007bd8:	4293      	cmp	r3, r2
 8007bda:	d01f      	beq.n	8007c1c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	685b      	ldr	r3, [r3, #4]
 8007be2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d018      	beq.n	8007c1c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bf0:	6a3b      	ldr	r3, [r7, #32]
 8007bf2:	e853 3f00 	ldrex	r3, [r3]
 8007bf6:	61fb      	str	r3, [r7, #28]
   return(result);
 8007bf8:	69fb      	ldr	r3, [r7, #28]
 8007bfa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007bfe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	461a      	mov	r2, r3
 8007c06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007c08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007c0a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c0c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007c0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007c10:	e841 2300 	strex	r3, r2, [r1]
 8007c14:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d1e6      	bne.n	8007bea <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c20:	2b01      	cmp	r3, #1
 8007c22:	d12e      	bne.n	8007c82 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2200      	movs	r2, #0
 8007c28:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	e853 3f00 	ldrex	r3, [r3]
 8007c36:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c38:	68bb      	ldr	r3, [r7, #8]
 8007c3a:	f023 0310 	bic.w	r3, r3, #16
 8007c3e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	461a      	mov	r2, r3
 8007c46:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007c48:	61bb      	str	r3, [r7, #24]
 8007c4a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c4c:	6979      	ldr	r1, [r7, #20]
 8007c4e:	69ba      	ldr	r2, [r7, #24]
 8007c50:	e841 2300 	strex	r3, r2, [r1]
 8007c54:	613b      	str	r3, [r7, #16]
   return(result);
 8007c56:	693b      	ldr	r3, [r7, #16]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d1e6      	bne.n	8007c2a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	69db      	ldr	r3, [r3, #28]
 8007c62:	f003 0310 	and.w	r3, r3, #16
 8007c66:	2b10      	cmp	r3, #16
 8007c68:	d103      	bne.n	8007c72 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	2210      	movs	r2, #16
 8007c70:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007c78:	4619      	mov	r1, r3
 8007c7a:	6878      	ldr	r0, [r7, #4]
 8007c7c:	f7fe ffa8 	bl	8006bd0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007c80:	e00b      	b.n	8007c9a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8007c82:	6878      	ldr	r0, [r7, #4]
 8007c84:	f7f9 fab4 	bl	80011f0 <HAL_UART_RxCpltCallback>
}
 8007c88:	e007      	b.n	8007c9a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	699a      	ldr	r2, [r3, #24]
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	f042 0208 	orr.w	r2, r2, #8
 8007c98:	619a      	str	r2, [r3, #24]
}
 8007c9a:	bf00      	nop
 8007c9c:	3770      	adds	r7, #112	@ 0x70
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	bd80      	pop	{r7, pc}
 8007ca2:	bf00      	nop
 8007ca4:	40008000 	.word	0x40008000

08007ca8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b0ac      	sub	sp, #176	@ 0xb0
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007cb6:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	69db      	ldr	r3, [r3, #28]
 8007cc0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	689b      	ldr	r3, [r3, #8]
 8007cd4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007cde:	2b22      	cmp	r3, #34	@ 0x22
 8007ce0:	f040 8182 	bne.w	8007fe8 <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007cea:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007cee:	e125      	b.n	8007f3c <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cf6:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007cfa:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8007cfe:	b2d9      	uxtb	r1, r3
 8007d00:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8007d04:	b2da      	uxtb	r2, r3
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d0a:	400a      	ands	r2, r1
 8007d0c:	b2d2      	uxtb	r2, r2
 8007d0e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d14:	1c5a      	adds	r2, r3, #1
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007d20:	b29b      	uxth	r3, r3
 8007d22:	3b01      	subs	r3, #1
 8007d24:	b29a      	uxth	r2, r3
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	69db      	ldr	r3, [r3, #28]
 8007d32:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007d36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d3a:	f003 0307 	and.w	r3, r3, #7
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d053      	beq.n	8007dea <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007d42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d46:	f003 0301 	and.w	r3, r3, #1
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d011      	beq.n	8007d72 <UART_RxISR_8BIT_FIFOEN+0xca>
 8007d4e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007d52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d00b      	beq.n	8007d72 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	2201      	movs	r2, #1
 8007d60:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d68:	f043 0201 	orr.w	r2, r3, #1
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007d72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d76:	f003 0302 	and.w	r3, r3, #2
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d011      	beq.n	8007da2 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8007d7e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007d82:	f003 0301 	and.w	r3, r3, #1
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d00b      	beq.n	8007da2 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	2202      	movs	r2, #2
 8007d90:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d98:	f043 0204 	orr.w	r2, r3, #4
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007da2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007da6:	f003 0304 	and.w	r3, r3, #4
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d011      	beq.n	8007dd2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8007dae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007db2:	f003 0301 	and.w	r3, r3, #1
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d00b      	beq.n	8007dd2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	2204      	movs	r2, #4
 8007dc0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007dc8:	f043 0202 	orr.w	r2, r3, #2
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d006      	beq.n	8007dea <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007ddc:	6878      	ldr	r0, [r7, #4]
 8007dde:	f7fe fee3 	bl	8006ba8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2200      	movs	r2, #0
 8007de6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007df0:	b29b      	uxth	r3, r3
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	f040 80a2 	bne.w	8007f3c <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dfe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007e00:	e853 3f00 	ldrex	r3, [r3]
 8007e04:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8007e06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007e0c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	461a      	mov	r2, r3
 8007e16:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007e1a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007e1c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e1e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8007e20:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007e22:	e841 2300 	strex	r3, r2, [r1]
 8007e26:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8007e28:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d1e4      	bne.n	8007df8 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	3308      	adds	r3, #8
 8007e34:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007e38:	e853 3f00 	ldrex	r3, [r3]
 8007e3c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8007e3e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007e40:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007e44:	f023 0301 	bic.w	r3, r3, #1
 8007e48:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	3308      	adds	r3, #8
 8007e52:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007e56:	66ba      	str	r2, [r7, #104]	@ 0x68
 8007e58:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e5a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8007e5c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007e5e:	e841 2300 	strex	r3, r2, [r1]
 8007e62:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007e64:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d1e1      	bne.n	8007e2e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2220      	movs	r2, #32
 8007e6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2200      	movs	r2, #0
 8007e76:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	4a5f      	ldr	r2, [pc, #380]	@ (8008000 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8007e84:	4293      	cmp	r3, r2
 8007e86:	d021      	beq.n	8007ecc <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	685b      	ldr	r3, [r3, #4]
 8007e8e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d01a      	beq.n	8007ecc <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e9e:	e853 3f00 	ldrex	r3, [r3]
 8007ea2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007ea4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007ea6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007eaa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	461a      	mov	r2, r3
 8007eb4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007eb8:	657b      	str	r3, [r7, #84]	@ 0x54
 8007eba:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ebc:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007ebe:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007ec0:	e841 2300 	strex	r3, r2, [r1]
 8007ec4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007ec6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d1e4      	bne.n	8007e96 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ed0:	2b01      	cmp	r3, #1
 8007ed2:	d130      	bne.n	8007f36 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ee0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ee2:	e853 3f00 	ldrex	r3, [r3]
 8007ee6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007ee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eea:	f023 0310 	bic.w	r3, r3, #16
 8007eee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	461a      	mov	r2, r3
 8007ef8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007efc:	643b      	str	r3, [r7, #64]	@ 0x40
 8007efe:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f00:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007f02:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007f04:	e841 2300 	strex	r3, r2, [r1]
 8007f08:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007f0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d1e4      	bne.n	8007eda <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	69db      	ldr	r3, [r3, #28]
 8007f16:	f003 0310 	and.w	r3, r3, #16
 8007f1a:	2b10      	cmp	r3, #16
 8007f1c:	d103      	bne.n	8007f26 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	2210      	movs	r2, #16
 8007f24:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007f2c:	4619      	mov	r1, r3
 8007f2e:	6878      	ldr	r0, [r7, #4]
 8007f30:	f7fe fe4e 	bl	8006bd0 <HAL_UARTEx_RxEventCallback>
 8007f34:	e002      	b.n	8007f3c <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8007f36:	6878      	ldr	r0, [r7, #4]
 8007f38:	f7f9 f95a 	bl	80011f0 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007f3c:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d006      	beq.n	8007f52 <UART_RxISR_8BIT_FIFOEN+0x2aa>
 8007f44:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f48:	f003 0320 	and.w	r3, r3, #32
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	f47f aecf 	bne.w	8007cf0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007f58:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007f5c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d049      	beq.n	8007ff8 <UART_RxISR_8BIT_FIFOEN+0x350>
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007f6a:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8007f6e:	429a      	cmp	r2, r3
 8007f70:	d242      	bcs.n	8007ff8 <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	3308      	adds	r3, #8
 8007f78:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f7a:	6a3b      	ldr	r3, [r7, #32]
 8007f7c:	e853 3f00 	ldrex	r3, [r3]
 8007f80:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f82:	69fb      	ldr	r3, [r7, #28]
 8007f84:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007f88:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	3308      	adds	r3, #8
 8007f92:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007f96:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007f98:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f9a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007f9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007f9e:	e841 2300 	strex	r3, r2, [r1]
 8007fa2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d1e3      	bne.n	8007f72 <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	4a15      	ldr	r2, [pc, #84]	@ (8008004 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8007fae:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	e853 3f00 	ldrex	r3, [r3]
 8007fbc:	60bb      	str	r3, [r7, #8]
   return(result);
 8007fbe:	68bb      	ldr	r3, [r7, #8]
 8007fc0:	f043 0320 	orr.w	r3, r3, #32
 8007fc4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	461a      	mov	r2, r3
 8007fce:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007fd2:	61bb      	str	r3, [r7, #24]
 8007fd4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fd6:	6979      	ldr	r1, [r7, #20]
 8007fd8:	69ba      	ldr	r2, [r7, #24]
 8007fda:	e841 2300 	strex	r3, r2, [r1]
 8007fde:	613b      	str	r3, [r7, #16]
   return(result);
 8007fe0:	693b      	ldr	r3, [r7, #16]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d1e4      	bne.n	8007fb0 <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007fe6:	e007      	b.n	8007ff8 <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	699a      	ldr	r2, [r3, #24]
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	f042 0208 	orr.w	r2, r2, #8
 8007ff6:	619a      	str	r2, [r3, #24]
}
 8007ff8:	bf00      	nop
 8007ffa:	37b0      	adds	r7, #176	@ 0xb0
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	bd80      	pop	{r7, pc}
 8008000:	40008000 	.word	0x40008000
 8008004:	08007939 	.word	0x08007939

08008008 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008008:	b580      	push	{r7, lr}
 800800a:	b0ae      	sub	sp, #184	@ 0xb8
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008016:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	69db      	ldr	r3, [r3, #28]
 8008020:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	689b      	ldr	r3, [r3, #8]
 8008034:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800803e:	2b22      	cmp	r3, #34	@ 0x22
 8008040:	f040 8186 	bne.w	8008350 <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800804a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800804e:	e129      	b.n	80082a4 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008056:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800805e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8008062:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8008066:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800806a:	4013      	ands	r3, r2
 800806c:	b29a      	uxth	r2, r3
 800806e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008072:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008078:	1c9a      	adds	r2, r3, #2
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008084:	b29b      	uxth	r3, r3
 8008086:	3b01      	subs	r3, #1
 8008088:	b29a      	uxth	r2, r3
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	69db      	ldr	r3, [r3, #28]
 8008096:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800809a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800809e:	f003 0307 	and.w	r3, r3, #7
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d053      	beq.n	800814e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80080a6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80080aa:	f003 0301 	and.w	r3, r3, #1
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d011      	beq.n	80080d6 <UART_RxISR_16BIT_FIFOEN+0xce>
 80080b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80080b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d00b      	beq.n	80080d6 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	2201      	movs	r2, #1
 80080c4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080cc:	f043 0201 	orr.w	r2, r3, #1
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80080d6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80080da:	f003 0302 	and.w	r3, r3, #2
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d011      	beq.n	8008106 <UART_RxISR_16BIT_FIFOEN+0xfe>
 80080e2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80080e6:	f003 0301 	and.w	r3, r3, #1
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d00b      	beq.n	8008106 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	2202      	movs	r2, #2
 80080f4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080fc:	f043 0204 	orr.w	r2, r3, #4
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008106:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800810a:	f003 0304 	and.w	r3, r3, #4
 800810e:	2b00      	cmp	r3, #0
 8008110:	d011      	beq.n	8008136 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8008112:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008116:	f003 0301 	and.w	r3, r3, #1
 800811a:	2b00      	cmp	r3, #0
 800811c:	d00b      	beq.n	8008136 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	2204      	movs	r2, #4
 8008124:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800812c:	f043 0202 	orr.w	r2, r3, #2
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800813c:	2b00      	cmp	r3, #0
 800813e:	d006      	beq.n	800814e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008140:	6878      	ldr	r0, [r7, #4]
 8008142:	f7fe fd31 	bl	8006ba8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	2200      	movs	r2, #0
 800814a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008154:	b29b      	uxth	r3, r3
 8008156:	2b00      	cmp	r3, #0
 8008158:	f040 80a4 	bne.w	80082a4 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008162:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008164:	e853 3f00 	ldrex	r3, [r3]
 8008168:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800816a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800816c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008170:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	461a      	mov	r2, r3
 800817a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800817e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008182:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008184:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008186:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800818a:	e841 2300 	strex	r3, r2, [r1]
 800818e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008190:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008192:	2b00      	cmp	r3, #0
 8008194:	d1e2      	bne.n	800815c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	3308      	adds	r3, #8
 800819c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800819e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80081a0:	e853 3f00 	ldrex	r3, [r3]
 80081a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80081a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80081a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80081ac:	f023 0301 	bic.w	r3, r3, #1
 80081b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	3308      	adds	r3, #8
 80081ba:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80081be:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80081c0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081c2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80081c4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80081c6:	e841 2300 	strex	r3, r2, [r1]
 80081ca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80081cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d1e1      	bne.n	8008196 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	2220      	movs	r2, #32
 80081d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2200      	movs	r2, #0
 80081de:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2200      	movs	r2, #0
 80081e4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	4a5f      	ldr	r2, [pc, #380]	@ (8008368 <UART_RxISR_16BIT_FIFOEN+0x360>)
 80081ec:	4293      	cmp	r3, r2
 80081ee:	d021      	beq.n	8008234 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	685b      	ldr	r3, [r3, #4]
 80081f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d01a      	beq.n	8008234 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008204:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008206:	e853 3f00 	ldrex	r3, [r3]
 800820a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800820c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800820e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008212:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	461a      	mov	r2, r3
 800821c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008220:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008222:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008224:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008226:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008228:	e841 2300 	strex	r3, r2, [r1]
 800822c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800822e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008230:	2b00      	cmp	r3, #0
 8008232:	d1e4      	bne.n	80081fe <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008238:	2b01      	cmp	r3, #1
 800823a:	d130      	bne.n	800829e <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2200      	movs	r2, #0
 8008240:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008248:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800824a:	e853 3f00 	ldrex	r3, [r3]
 800824e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008250:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008252:	f023 0310 	bic.w	r3, r3, #16
 8008256:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	461a      	mov	r2, r3
 8008260:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008264:	647b      	str	r3, [r7, #68]	@ 0x44
 8008266:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008268:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800826a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800826c:	e841 2300 	strex	r3, r2, [r1]
 8008270:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008272:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008274:	2b00      	cmp	r3, #0
 8008276:	d1e4      	bne.n	8008242 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	69db      	ldr	r3, [r3, #28]
 800827e:	f003 0310 	and.w	r3, r3, #16
 8008282:	2b10      	cmp	r3, #16
 8008284:	d103      	bne.n	800828e <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	2210      	movs	r2, #16
 800828c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008294:	4619      	mov	r1, r3
 8008296:	6878      	ldr	r0, [r7, #4]
 8008298:	f7fe fc9a 	bl	8006bd0 <HAL_UARTEx_RxEventCallback>
 800829c:	e002      	b.n	80082a4 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800829e:	6878      	ldr	r0, [r7, #4]
 80082a0:	f7f8 ffa6 	bl	80011f0 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80082a4:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d006      	beq.n	80082ba <UART_RxISR_16BIT_FIFOEN+0x2b2>
 80082ac:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80082b0:	f003 0320 	and.w	r3, r3, #32
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	f47f aecb 	bne.w	8008050 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80082c0:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80082c4:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d049      	beq.n	8008360 <UART_RxISR_16BIT_FIFOEN+0x358>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80082d2:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80082d6:	429a      	cmp	r2, r3
 80082d8:	d242      	bcs.n	8008360 <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	3308      	adds	r3, #8
 80082e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082e4:	e853 3f00 	ldrex	r3, [r3]
 80082e8:	623b      	str	r3, [r7, #32]
   return(result);
 80082ea:	6a3b      	ldr	r3, [r7, #32]
 80082ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80082f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	3308      	adds	r3, #8
 80082fa:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80082fe:	633a      	str	r2, [r7, #48]	@ 0x30
 8008300:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008302:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008304:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008306:	e841 2300 	strex	r3, r2, [r1]
 800830a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800830c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800830e:	2b00      	cmp	r3, #0
 8008310:	d1e3      	bne.n	80082da <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	4a15      	ldr	r2, [pc, #84]	@ (800836c <UART_RxISR_16BIT_FIFOEN+0x364>)
 8008316:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800831e:	693b      	ldr	r3, [r7, #16]
 8008320:	e853 3f00 	ldrex	r3, [r3]
 8008324:	60fb      	str	r3, [r7, #12]
   return(result);
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	f043 0320 	orr.w	r3, r3, #32
 800832c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	461a      	mov	r2, r3
 8008336:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800833a:	61fb      	str	r3, [r7, #28]
 800833c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800833e:	69b9      	ldr	r1, [r7, #24]
 8008340:	69fa      	ldr	r2, [r7, #28]
 8008342:	e841 2300 	strex	r3, r2, [r1]
 8008346:	617b      	str	r3, [r7, #20]
   return(result);
 8008348:	697b      	ldr	r3, [r7, #20]
 800834a:	2b00      	cmp	r3, #0
 800834c:	d1e4      	bne.n	8008318 <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800834e:	e007      	b.n	8008360 <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	699a      	ldr	r2, [r3, #24]
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f042 0208 	orr.w	r2, r2, #8
 800835e:	619a      	str	r2, [r3, #24]
}
 8008360:	bf00      	nop
 8008362:	37b8      	adds	r7, #184	@ 0xb8
 8008364:	46bd      	mov	sp, r7
 8008366:	bd80      	pop	{r7, pc}
 8008368:	40008000 	.word	0x40008000
 800836c:	08007af1 	.word	0x08007af1

08008370 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008370:	b480      	push	{r7}
 8008372:	b083      	sub	sp, #12
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008378:	bf00      	nop
 800837a:	370c      	adds	r7, #12
 800837c:	46bd      	mov	sp, r7
 800837e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008382:	4770      	bx	lr

08008384 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008384:	b480      	push	{r7}
 8008386:	b083      	sub	sp, #12
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800838c:	bf00      	nop
 800838e:	370c      	adds	r7, #12
 8008390:	46bd      	mov	sp, r7
 8008392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008396:	4770      	bx	lr

08008398 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008398:	b480      	push	{r7}
 800839a:	b083      	sub	sp, #12
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80083a0:	bf00      	nop
 80083a2:	370c      	adds	r7, #12
 80083a4:	46bd      	mov	sp, r7
 80083a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083aa:	4770      	bx	lr

080083ac <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80083ac:	b480      	push	{r7}
 80083ae:	b085      	sub	sp, #20
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80083ba:	2b01      	cmp	r3, #1
 80083bc:	d101      	bne.n	80083c2 <HAL_UARTEx_DisableFifoMode+0x16>
 80083be:	2302      	movs	r3, #2
 80083c0:	e027      	b.n	8008412 <HAL_UARTEx_DisableFifoMode+0x66>
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	2201      	movs	r2, #1
 80083c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	2224      	movs	r2, #36	@ 0x24
 80083ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	681a      	ldr	r2, [r3, #0]
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	f022 0201 	bic.w	r2, r2, #1
 80083e8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80083f0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	2200      	movs	r2, #0
 80083f6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	68fa      	ldr	r2, [r7, #12]
 80083fe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2220      	movs	r2, #32
 8008404:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2200      	movs	r2, #0
 800840c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008410:	2300      	movs	r3, #0
}
 8008412:	4618      	mov	r0, r3
 8008414:	3714      	adds	r7, #20
 8008416:	46bd      	mov	sp, r7
 8008418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841c:	4770      	bx	lr

0800841e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800841e:	b580      	push	{r7, lr}
 8008420:	b084      	sub	sp, #16
 8008422:	af00      	add	r7, sp, #0
 8008424:	6078      	str	r0, [r7, #4]
 8008426:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800842e:	2b01      	cmp	r3, #1
 8008430:	d101      	bne.n	8008436 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008432:	2302      	movs	r3, #2
 8008434:	e02d      	b.n	8008492 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	2201      	movs	r2, #1
 800843a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	2224      	movs	r2, #36	@ 0x24
 8008442:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	681a      	ldr	r2, [r3, #0]
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	f022 0201 	bic.w	r2, r2, #1
 800845c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	689b      	ldr	r3, [r3, #8]
 8008464:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	683a      	ldr	r2, [r7, #0]
 800846e:	430a      	orrs	r2, r1
 8008470:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008472:	6878      	ldr	r0, [r7, #4]
 8008474:	f000 f850 	bl	8008518 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	68fa      	ldr	r2, [r7, #12]
 800847e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2220      	movs	r2, #32
 8008484:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2200      	movs	r2, #0
 800848c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008490:	2300      	movs	r3, #0
}
 8008492:	4618      	mov	r0, r3
 8008494:	3710      	adds	r7, #16
 8008496:	46bd      	mov	sp, r7
 8008498:	bd80      	pop	{r7, pc}

0800849a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800849a:	b580      	push	{r7, lr}
 800849c:	b084      	sub	sp, #16
 800849e:	af00      	add	r7, sp, #0
 80084a0:	6078      	str	r0, [r7, #4]
 80084a2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80084aa:	2b01      	cmp	r3, #1
 80084ac:	d101      	bne.n	80084b2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80084ae:	2302      	movs	r3, #2
 80084b0:	e02d      	b.n	800850e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	2201      	movs	r2, #1
 80084b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2224      	movs	r2, #36	@ 0x24
 80084be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	681a      	ldr	r2, [r3, #0]
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	f022 0201 	bic.w	r2, r2, #1
 80084d8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	689b      	ldr	r3, [r3, #8]
 80084e0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	683a      	ldr	r2, [r7, #0]
 80084ea:	430a      	orrs	r2, r1
 80084ec:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80084ee:	6878      	ldr	r0, [r7, #4]
 80084f0:	f000 f812 	bl	8008518 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	68fa      	ldr	r2, [r7, #12]
 80084fa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2220      	movs	r2, #32
 8008500:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2200      	movs	r2, #0
 8008508:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800850c:	2300      	movs	r3, #0
}
 800850e:	4618      	mov	r0, r3
 8008510:	3710      	adds	r7, #16
 8008512:	46bd      	mov	sp, r7
 8008514:	bd80      	pop	{r7, pc}
	...

08008518 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008518:	b480      	push	{r7}
 800851a:	b085      	sub	sp, #20
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008524:	2b00      	cmp	r3, #0
 8008526:	d108      	bne.n	800853a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2201      	movs	r2, #1
 800852c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	2201      	movs	r2, #1
 8008534:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008538:	e031      	b.n	800859e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800853a:	2308      	movs	r3, #8
 800853c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800853e:	2308      	movs	r3, #8
 8008540:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	689b      	ldr	r3, [r3, #8]
 8008548:	0e5b      	lsrs	r3, r3, #25
 800854a:	b2db      	uxtb	r3, r3
 800854c:	f003 0307 	and.w	r3, r3, #7
 8008550:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	689b      	ldr	r3, [r3, #8]
 8008558:	0f5b      	lsrs	r3, r3, #29
 800855a:	b2db      	uxtb	r3, r3
 800855c:	f003 0307 	and.w	r3, r3, #7
 8008560:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008562:	7bbb      	ldrb	r3, [r7, #14]
 8008564:	7b3a      	ldrb	r2, [r7, #12]
 8008566:	4911      	ldr	r1, [pc, #68]	@ (80085ac <UARTEx_SetNbDataToProcess+0x94>)
 8008568:	5c8a      	ldrb	r2, [r1, r2]
 800856a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800856e:	7b3a      	ldrb	r2, [r7, #12]
 8008570:	490f      	ldr	r1, [pc, #60]	@ (80085b0 <UARTEx_SetNbDataToProcess+0x98>)
 8008572:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008574:	fb93 f3f2 	sdiv	r3, r3, r2
 8008578:	b29a      	uxth	r2, r3
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008580:	7bfb      	ldrb	r3, [r7, #15]
 8008582:	7b7a      	ldrb	r2, [r7, #13]
 8008584:	4909      	ldr	r1, [pc, #36]	@ (80085ac <UARTEx_SetNbDataToProcess+0x94>)
 8008586:	5c8a      	ldrb	r2, [r1, r2]
 8008588:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800858c:	7b7a      	ldrb	r2, [r7, #13]
 800858e:	4908      	ldr	r1, [pc, #32]	@ (80085b0 <UARTEx_SetNbDataToProcess+0x98>)
 8008590:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008592:	fb93 f3f2 	sdiv	r3, r3, r2
 8008596:	b29a      	uxth	r2, r3
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800859e:	bf00      	nop
 80085a0:	3714      	adds	r7, #20
 80085a2:	46bd      	mov	sp, r7
 80085a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a8:	4770      	bx	lr
 80085aa:	bf00      	nop
 80085ac:	0800d72c 	.word	0x0800d72c
 80085b0:	0800d734 	.word	0x0800d734

080085b4 <__cvt>:
 80085b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80085b8:	ec57 6b10 	vmov	r6, r7, d0
 80085bc:	2f00      	cmp	r7, #0
 80085be:	460c      	mov	r4, r1
 80085c0:	4619      	mov	r1, r3
 80085c2:	463b      	mov	r3, r7
 80085c4:	bfb4      	ite	lt
 80085c6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80085ca:	2300      	movge	r3, #0
 80085cc:	4691      	mov	r9, r2
 80085ce:	bfbf      	itttt	lt
 80085d0:	4632      	movlt	r2, r6
 80085d2:	461f      	movlt	r7, r3
 80085d4:	232d      	movlt	r3, #45	@ 0x2d
 80085d6:	4616      	movlt	r6, r2
 80085d8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80085dc:	700b      	strb	r3, [r1, #0]
 80085de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80085e0:	f023 0820 	bic.w	r8, r3, #32
 80085e4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80085e8:	d005      	beq.n	80085f6 <__cvt+0x42>
 80085ea:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80085ee:	d100      	bne.n	80085f2 <__cvt+0x3e>
 80085f0:	3401      	adds	r4, #1
 80085f2:	2102      	movs	r1, #2
 80085f4:	e000      	b.n	80085f8 <__cvt+0x44>
 80085f6:	2103      	movs	r1, #3
 80085f8:	ab03      	add	r3, sp, #12
 80085fa:	4622      	mov	r2, r4
 80085fc:	9301      	str	r3, [sp, #4]
 80085fe:	ab02      	add	r3, sp, #8
 8008600:	ec47 6b10 	vmov	d0, r6, r7
 8008604:	9300      	str	r3, [sp, #0]
 8008606:	4653      	mov	r3, sl
 8008608:	f001 f912 	bl	8009830 <_dtoa_r>
 800860c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008610:	4605      	mov	r5, r0
 8008612:	d119      	bne.n	8008648 <__cvt+0x94>
 8008614:	f019 0f01 	tst.w	r9, #1
 8008618:	d00e      	beq.n	8008638 <__cvt+0x84>
 800861a:	eb00 0904 	add.w	r9, r0, r4
 800861e:	2200      	movs	r2, #0
 8008620:	2300      	movs	r3, #0
 8008622:	4630      	mov	r0, r6
 8008624:	4639      	mov	r1, r7
 8008626:	f7f8 fa33 	bl	8000a90 <__aeabi_dcmpeq>
 800862a:	b108      	cbz	r0, 8008630 <__cvt+0x7c>
 800862c:	f8cd 900c 	str.w	r9, [sp, #12]
 8008630:	2230      	movs	r2, #48	@ 0x30
 8008632:	9b03      	ldr	r3, [sp, #12]
 8008634:	454b      	cmp	r3, r9
 8008636:	d31e      	bcc.n	8008676 <__cvt+0xc2>
 8008638:	9b03      	ldr	r3, [sp, #12]
 800863a:	4628      	mov	r0, r5
 800863c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800863e:	1b5b      	subs	r3, r3, r5
 8008640:	6013      	str	r3, [r2, #0]
 8008642:	b004      	add	sp, #16
 8008644:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008648:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800864c:	eb00 0904 	add.w	r9, r0, r4
 8008650:	d1e5      	bne.n	800861e <__cvt+0x6a>
 8008652:	7803      	ldrb	r3, [r0, #0]
 8008654:	2b30      	cmp	r3, #48	@ 0x30
 8008656:	d10a      	bne.n	800866e <__cvt+0xba>
 8008658:	2200      	movs	r2, #0
 800865a:	2300      	movs	r3, #0
 800865c:	4630      	mov	r0, r6
 800865e:	4639      	mov	r1, r7
 8008660:	f7f8 fa16 	bl	8000a90 <__aeabi_dcmpeq>
 8008664:	b918      	cbnz	r0, 800866e <__cvt+0xba>
 8008666:	f1c4 0401 	rsb	r4, r4, #1
 800866a:	f8ca 4000 	str.w	r4, [sl]
 800866e:	f8da 3000 	ldr.w	r3, [sl]
 8008672:	4499      	add	r9, r3
 8008674:	e7d3      	b.n	800861e <__cvt+0x6a>
 8008676:	1c59      	adds	r1, r3, #1
 8008678:	9103      	str	r1, [sp, #12]
 800867a:	701a      	strb	r2, [r3, #0]
 800867c:	e7d9      	b.n	8008632 <__cvt+0x7e>

0800867e <__exponent>:
 800867e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008680:	2900      	cmp	r1, #0
 8008682:	7002      	strb	r2, [r0, #0]
 8008684:	bfba      	itte	lt
 8008686:	4249      	neglt	r1, r1
 8008688:	232d      	movlt	r3, #45	@ 0x2d
 800868a:	232b      	movge	r3, #43	@ 0x2b
 800868c:	2909      	cmp	r1, #9
 800868e:	7043      	strb	r3, [r0, #1]
 8008690:	dd28      	ble.n	80086e4 <__exponent+0x66>
 8008692:	f10d 0307 	add.w	r3, sp, #7
 8008696:	270a      	movs	r7, #10
 8008698:	461d      	mov	r5, r3
 800869a:	461a      	mov	r2, r3
 800869c:	3b01      	subs	r3, #1
 800869e:	fbb1 f6f7 	udiv	r6, r1, r7
 80086a2:	fb07 1416 	mls	r4, r7, r6, r1
 80086a6:	3430      	adds	r4, #48	@ 0x30
 80086a8:	f802 4c01 	strb.w	r4, [r2, #-1]
 80086ac:	460c      	mov	r4, r1
 80086ae:	4631      	mov	r1, r6
 80086b0:	2c63      	cmp	r4, #99	@ 0x63
 80086b2:	dcf2      	bgt.n	800869a <__exponent+0x1c>
 80086b4:	3130      	adds	r1, #48	@ 0x30
 80086b6:	1e94      	subs	r4, r2, #2
 80086b8:	f803 1c01 	strb.w	r1, [r3, #-1]
 80086bc:	1c41      	adds	r1, r0, #1
 80086be:	4623      	mov	r3, r4
 80086c0:	42ab      	cmp	r3, r5
 80086c2:	d30a      	bcc.n	80086da <__exponent+0x5c>
 80086c4:	f10d 0309 	add.w	r3, sp, #9
 80086c8:	1a9b      	subs	r3, r3, r2
 80086ca:	42ac      	cmp	r4, r5
 80086cc:	bf88      	it	hi
 80086ce:	2300      	movhi	r3, #0
 80086d0:	3302      	adds	r3, #2
 80086d2:	4403      	add	r3, r0
 80086d4:	1a18      	subs	r0, r3, r0
 80086d6:	b003      	add	sp, #12
 80086d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086da:	f813 6b01 	ldrb.w	r6, [r3], #1
 80086de:	f801 6f01 	strb.w	r6, [r1, #1]!
 80086e2:	e7ed      	b.n	80086c0 <__exponent+0x42>
 80086e4:	2330      	movs	r3, #48	@ 0x30
 80086e6:	3130      	adds	r1, #48	@ 0x30
 80086e8:	7083      	strb	r3, [r0, #2]
 80086ea:	1d03      	adds	r3, r0, #4
 80086ec:	70c1      	strb	r1, [r0, #3]
 80086ee:	e7f1      	b.n	80086d4 <__exponent+0x56>

080086f0 <_printf_float>:
 80086f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086f4:	b08d      	sub	sp, #52	@ 0x34
 80086f6:	460c      	mov	r4, r1
 80086f8:	4616      	mov	r6, r2
 80086fa:	461f      	mov	r7, r3
 80086fc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008700:	4605      	mov	r5, r0
 8008702:	f000 ff79 	bl	80095f8 <_localeconv_r>
 8008706:	6803      	ldr	r3, [r0, #0]
 8008708:	4618      	mov	r0, r3
 800870a:	9304      	str	r3, [sp, #16]
 800870c:	f7f7 fd94 	bl	8000238 <strlen>
 8008710:	2300      	movs	r3, #0
 8008712:	9005      	str	r0, [sp, #20]
 8008714:	930a      	str	r3, [sp, #40]	@ 0x28
 8008716:	f8d8 3000 	ldr.w	r3, [r8]
 800871a:	f894 a018 	ldrb.w	sl, [r4, #24]
 800871e:	3307      	adds	r3, #7
 8008720:	f8d4 b000 	ldr.w	fp, [r4]
 8008724:	f023 0307 	bic.w	r3, r3, #7
 8008728:	f103 0208 	add.w	r2, r3, #8
 800872c:	f8c8 2000 	str.w	r2, [r8]
 8008730:	f04f 32ff 	mov.w	r2, #4294967295
 8008734:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008738:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800873c:	f8cd 8018 	str.w	r8, [sp, #24]
 8008740:	9307      	str	r3, [sp, #28]
 8008742:	4b9d      	ldr	r3, [pc, #628]	@ (80089b8 <_printf_float+0x2c8>)
 8008744:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008748:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800874c:	f7f8 f9d2 	bl	8000af4 <__aeabi_dcmpun>
 8008750:	bb70      	cbnz	r0, 80087b0 <_printf_float+0xc0>
 8008752:	f04f 32ff 	mov.w	r2, #4294967295
 8008756:	4b98      	ldr	r3, [pc, #608]	@ (80089b8 <_printf_float+0x2c8>)
 8008758:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800875c:	f7f8 f9ac 	bl	8000ab8 <__aeabi_dcmple>
 8008760:	bb30      	cbnz	r0, 80087b0 <_printf_float+0xc0>
 8008762:	2200      	movs	r2, #0
 8008764:	2300      	movs	r3, #0
 8008766:	4640      	mov	r0, r8
 8008768:	4649      	mov	r1, r9
 800876a:	f7f8 f99b 	bl	8000aa4 <__aeabi_dcmplt>
 800876e:	b110      	cbz	r0, 8008776 <_printf_float+0x86>
 8008770:	232d      	movs	r3, #45	@ 0x2d
 8008772:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008776:	4a91      	ldr	r2, [pc, #580]	@ (80089bc <_printf_float+0x2cc>)
 8008778:	4b91      	ldr	r3, [pc, #580]	@ (80089c0 <_printf_float+0x2d0>)
 800877a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800877e:	bf8c      	ite	hi
 8008780:	4690      	movhi	r8, r2
 8008782:	4698      	movls	r8, r3
 8008784:	2303      	movs	r3, #3
 8008786:	f04f 0900 	mov.w	r9, #0
 800878a:	6123      	str	r3, [r4, #16]
 800878c:	f02b 0304 	bic.w	r3, fp, #4
 8008790:	6023      	str	r3, [r4, #0]
 8008792:	4633      	mov	r3, r6
 8008794:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008796:	4621      	mov	r1, r4
 8008798:	4628      	mov	r0, r5
 800879a:	9700      	str	r7, [sp, #0]
 800879c:	f000 f9d2 	bl	8008b44 <_printf_common>
 80087a0:	3001      	adds	r0, #1
 80087a2:	f040 808d 	bne.w	80088c0 <_printf_float+0x1d0>
 80087a6:	f04f 30ff 	mov.w	r0, #4294967295
 80087aa:	b00d      	add	sp, #52	@ 0x34
 80087ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087b0:	4642      	mov	r2, r8
 80087b2:	464b      	mov	r3, r9
 80087b4:	4640      	mov	r0, r8
 80087b6:	4649      	mov	r1, r9
 80087b8:	f7f8 f99c 	bl	8000af4 <__aeabi_dcmpun>
 80087bc:	b140      	cbz	r0, 80087d0 <_printf_float+0xe0>
 80087be:	464b      	mov	r3, r9
 80087c0:	4a80      	ldr	r2, [pc, #512]	@ (80089c4 <_printf_float+0x2d4>)
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	bfbc      	itt	lt
 80087c6:	232d      	movlt	r3, #45	@ 0x2d
 80087c8:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80087cc:	4b7e      	ldr	r3, [pc, #504]	@ (80089c8 <_printf_float+0x2d8>)
 80087ce:	e7d4      	b.n	800877a <_printf_float+0x8a>
 80087d0:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80087d4:	6863      	ldr	r3, [r4, #4]
 80087d6:	9206      	str	r2, [sp, #24]
 80087d8:	1c5a      	adds	r2, r3, #1
 80087da:	d13b      	bne.n	8008854 <_printf_float+0x164>
 80087dc:	2306      	movs	r3, #6
 80087de:	6063      	str	r3, [r4, #4]
 80087e0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80087e4:	2300      	movs	r3, #0
 80087e6:	4628      	mov	r0, r5
 80087e8:	6022      	str	r2, [r4, #0]
 80087ea:	9303      	str	r3, [sp, #12]
 80087ec:	ab0a      	add	r3, sp, #40	@ 0x28
 80087ee:	e9cd a301 	strd	sl, r3, [sp, #4]
 80087f2:	ab09      	add	r3, sp, #36	@ 0x24
 80087f4:	ec49 8b10 	vmov	d0, r8, r9
 80087f8:	9300      	str	r3, [sp, #0]
 80087fa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80087fe:	6861      	ldr	r1, [r4, #4]
 8008800:	f7ff fed8 	bl	80085b4 <__cvt>
 8008804:	9b06      	ldr	r3, [sp, #24]
 8008806:	4680      	mov	r8, r0
 8008808:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800880a:	2b47      	cmp	r3, #71	@ 0x47
 800880c:	d129      	bne.n	8008862 <_printf_float+0x172>
 800880e:	1cc8      	adds	r0, r1, #3
 8008810:	db02      	blt.n	8008818 <_printf_float+0x128>
 8008812:	6863      	ldr	r3, [r4, #4]
 8008814:	4299      	cmp	r1, r3
 8008816:	dd41      	ble.n	800889c <_printf_float+0x1ac>
 8008818:	f1aa 0a02 	sub.w	sl, sl, #2
 800881c:	fa5f fa8a 	uxtb.w	sl, sl
 8008820:	3901      	subs	r1, #1
 8008822:	4652      	mov	r2, sl
 8008824:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008828:	9109      	str	r1, [sp, #36]	@ 0x24
 800882a:	f7ff ff28 	bl	800867e <__exponent>
 800882e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008830:	4681      	mov	r9, r0
 8008832:	1813      	adds	r3, r2, r0
 8008834:	2a01      	cmp	r2, #1
 8008836:	6123      	str	r3, [r4, #16]
 8008838:	dc02      	bgt.n	8008840 <_printf_float+0x150>
 800883a:	6822      	ldr	r2, [r4, #0]
 800883c:	07d2      	lsls	r2, r2, #31
 800883e:	d501      	bpl.n	8008844 <_printf_float+0x154>
 8008840:	3301      	adds	r3, #1
 8008842:	6123      	str	r3, [r4, #16]
 8008844:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008848:	2b00      	cmp	r3, #0
 800884a:	d0a2      	beq.n	8008792 <_printf_float+0xa2>
 800884c:	232d      	movs	r3, #45	@ 0x2d
 800884e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008852:	e79e      	b.n	8008792 <_printf_float+0xa2>
 8008854:	9a06      	ldr	r2, [sp, #24]
 8008856:	2a47      	cmp	r2, #71	@ 0x47
 8008858:	d1c2      	bne.n	80087e0 <_printf_float+0xf0>
 800885a:	2b00      	cmp	r3, #0
 800885c:	d1c0      	bne.n	80087e0 <_printf_float+0xf0>
 800885e:	2301      	movs	r3, #1
 8008860:	e7bd      	b.n	80087de <_printf_float+0xee>
 8008862:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008866:	d9db      	bls.n	8008820 <_printf_float+0x130>
 8008868:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800886c:	d118      	bne.n	80088a0 <_printf_float+0x1b0>
 800886e:	2900      	cmp	r1, #0
 8008870:	6863      	ldr	r3, [r4, #4]
 8008872:	dd0b      	ble.n	800888c <_printf_float+0x19c>
 8008874:	6121      	str	r1, [r4, #16]
 8008876:	b913      	cbnz	r3, 800887e <_printf_float+0x18e>
 8008878:	6822      	ldr	r2, [r4, #0]
 800887a:	07d0      	lsls	r0, r2, #31
 800887c:	d502      	bpl.n	8008884 <_printf_float+0x194>
 800887e:	3301      	adds	r3, #1
 8008880:	440b      	add	r3, r1
 8008882:	6123      	str	r3, [r4, #16]
 8008884:	f04f 0900 	mov.w	r9, #0
 8008888:	65a1      	str	r1, [r4, #88]	@ 0x58
 800888a:	e7db      	b.n	8008844 <_printf_float+0x154>
 800888c:	b913      	cbnz	r3, 8008894 <_printf_float+0x1a4>
 800888e:	6822      	ldr	r2, [r4, #0]
 8008890:	07d2      	lsls	r2, r2, #31
 8008892:	d501      	bpl.n	8008898 <_printf_float+0x1a8>
 8008894:	3302      	adds	r3, #2
 8008896:	e7f4      	b.n	8008882 <_printf_float+0x192>
 8008898:	2301      	movs	r3, #1
 800889a:	e7f2      	b.n	8008882 <_printf_float+0x192>
 800889c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80088a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80088a2:	4299      	cmp	r1, r3
 80088a4:	db05      	blt.n	80088b2 <_printf_float+0x1c2>
 80088a6:	6823      	ldr	r3, [r4, #0]
 80088a8:	6121      	str	r1, [r4, #16]
 80088aa:	07d8      	lsls	r0, r3, #31
 80088ac:	d5ea      	bpl.n	8008884 <_printf_float+0x194>
 80088ae:	1c4b      	adds	r3, r1, #1
 80088b0:	e7e7      	b.n	8008882 <_printf_float+0x192>
 80088b2:	2900      	cmp	r1, #0
 80088b4:	bfd4      	ite	le
 80088b6:	f1c1 0202 	rsble	r2, r1, #2
 80088ba:	2201      	movgt	r2, #1
 80088bc:	4413      	add	r3, r2
 80088be:	e7e0      	b.n	8008882 <_printf_float+0x192>
 80088c0:	6823      	ldr	r3, [r4, #0]
 80088c2:	055a      	lsls	r2, r3, #21
 80088c4:	d407      	bmi.n	80088d6 <_printf_float+0x1e6>
 80088c6:	6923      	ldr	r3, [r4, #16]
 80088c8:	4642      	mov	r2, r8
 80088ca:	4631      	mov	r1, r6
 80088cc:	4628      	mov	r0, r5
 80088ce:	47b8      	blx	r7
 80088d0:	3001      	adds	r0, #1
 80088d2:	d12b      	bne.n	800892c <_printf_float+0x23c>
 80088d4:	e767      	b.n	80087a6 <_printf_float+0xb6>
 80088d6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80088da:	f240 80dd 	bls.w	8008a98 <_printf_float+0x3a8>
 80088de:	2200      	movs	r2, #0
 80088e0:	2300      	movs	r3, #0
 80088e2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80088e6:	f7f8 f8d3 	bl	8000a90 <__aeabi_dcmpeq>
 80088ea:	2800      	cmp	r0, #0
 80088ec:	d033      	beq.n	8008956 <_printf_float+0x266>
 80088ee:	2301      	movs	r3, #1
 80088f0:	4a36      	ldr	r2, [pc, #216]	@ (80089cc <_printf_float+0x2dc>)
 80088f2:	4631      	mov	r1, r6
 80088f4:	4628      	mov	r0, r5
 80088f6:	47b8      	blx	r7
 80088f8:	3001      	adds	r0, #1
 80088fa:	f43f af54 	beq.w	80087a6 <_printf_float+0xb6>
 80088fe:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008902:	4543      	cmp	r3, r8
 8008904:	db02      	blt.n	800890c <_printf_float+0x21c>
 8008906:	6823      	ldr	r3, [r4, #0]
 8008908:	07d8      	lsls	r0, r3, #31
 800890a:	d50f      	bpl.n	800892c <_printf_float+0x23c>
 800890c:	4631      	mov	r1, r6
 800890e:	4628      	mov	r0, r5
 8008910:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008914:	47b8      	blx	r7
 8008916:	3001      	adds	r0, #1
 8008918:	f43f af45 	beq.w	80087a6 <_printf_float+0xb6>
 800891c:	f04f 0900 	mov.w	r9, #0
 8008920:	f108 38ff 	add.w	r8, r8, #4294967295
 8008924:	f104 0a1a 	add.w	sl, r4, #26
 8008928:	45c8      	cmp	r8, r9
 800892a:	dc09      	bgt.n	8008940 <_printf_float+0x250>
 800892c:	6823      	ldr	r3, [r4, #0]
 800892e:	079b      	lsls	r3, r3, #30
 8008930:	f100 8103 	bmi.w	8008b3a <_printf_float+0x44a>
 8008934:	68e0      	ldr	r0, [r4, #12]
 8008936:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008938:	4298      	cmp	r0, r3
 800893a:	bfb8      	it	lt
 800893c:	4618      	movlt	r0, r3
 800893e:	e734      	b.n	80087aa <_printf_float+0xba>
 8008940:	2301      	movs	r3, #1
 8008942:	4652      	mov	r2, sl
 8008944:	4631      	mov	r1, r6
 8008946:	4628      	mov	r0, r5
 8008948:	47b8      	blx	r7
 800894a:	3001      	adds	r0, #1
 800894c:	f43f af2b 	beq.w	80087a6 <_printf_float+0xb6>
 8008950:	f109 0901 	add.w	r9, r9, #1
 8008954:	e7e8      	b.n	8008928 <_printf_float+0x238>
 8008956:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008958:	2b00      	cmp	r3, #0
 800895a:	dc39      	bgt.n	80089d0 <_printf_float+0x2e0>
 800895c:	2301      	movs	r3, #1
 800895e:	4a1b      	ldr	r2, [pc, #108]	@ (80089cc <_printf_float+0x2dc>)
 8008960:	4631      	mov	r1, r6
 8008962:	4628      	mov	r0, r5
 8008964:	47b8      	blx	r7
 8008966:	3001      	adds	r0, #1
 8008968:	f43f af1d 	beq.w	80087a6 <_printf_float+0xb6>
 800896c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008970:	ea59 0303 	orrs.w	r3, r9, r3
 8008974:	d102      	bne.n	800897c <_printf_float+0x28c>
 8008976:	6823      	ldr	r3, [r4, #0]
 8008978:	07d9      	lsls	r1, r3, #31
 800897a:	d5d7      	bpl.n	800892c <_printf_float+0x23c>
 800897c:	4631      	mov	r1, r6
 800897e:	4628      	mov	r0, r5
 8008980:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008984:	47b8      	blx	r7
 8008986:	3001      	adds	r0, #1
 8008988:	f43f af0d 	beq.w	80087a6 <_printf_float+0xb6>
 800898c:	f04f 0a00 	mov.w	sl, #0
 8008990:	f104 0b1a 	add.w	fp, r4, #26
 8008994:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008996:	425b      	negs	r3, r3
 8008998:	4553      	cmp	r3, sl
 800899a:	dc01      	bgt.n	80089a0 <_printf_float+0x2b0>
 800899c:	464b      	mov	r3, r9
 800899e:	e793      	b.n	80088c8 <_printf_float+0x1d8>
 80089a0:	2301      	movs	r3, #1
 80089a2:	465a      	mov	r2, fp
 80089a4:	4631      	mov	r1, r6
 80089a6:	4628      	mov	r0, r5
 80089a8:	47b8      	blx	r7
 80089aa:	3001      	adds	r0, #1
 80089ac:	f43f aefb 	beq.w	80087a6 <_printf_float+0xb6>
 80089b0:	f10a 0a01 	add.w	sl, sl, #1
 80089b4:	e7ee      	b.n	8008994 <_printf_float+0x2a4>
 80089b6:	bf00      	nop
 80089b8:	7fefffff 	.word	0x7fefffff
 80089bc:	0800d740 	.word	0x0800d740
 80089c0:	0800d73c 	.word	0x0800d73c
 80089c4:	0800d748 	.word	0x0800d748
 80089c8:	0800d744 	.word	0x0800d744
 80089cc:	0800d882 	.word	0x0800d882
 80089d0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80089d2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80089d6:	4553      	cmp	r3, sl
 80089d8:	bfa8      	it	ge
 80089da:	4653      	movge	r3, sl
 80089dc:	2b00      	cmp	r3, #0
 80089de:	4699      	mov	r9, r3
 80089e0:	dc36      	bgt.n	8008a50 <_printf_float+0x360>
 80089e2:	f04f 0b00 	mov.w	fp, #0
 80089e6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80089ea:	f104 021a 	add.w	r2, r4, #26
 80089ee:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80089f0:	9306      	str	r3, [sp, #24]
 80089f2:	eba3 0309 	sub.w	r3, r3, r9
 80089f6:	455b      	cmp	r3, fp
 80089f8:	dc31      	bgt.n	8008a5e <_printf_float+0x36e>
 80089fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089fc:	459a      	cmp	sl, r3
 80089fe:	dc3a      	bgt.n	8008a76 <_printf_float+0x386>
 8008a00:	6823      	ldr	r3, [r4, #0]
 8008a02:	07da      	lsls	r2, r3, #31
 8008a04:	d437      	bmi.n	8008a76 <_printf_float+0x386>
 8008a06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a08:	ebaa 0903 	sub.w	r9, sl, r3
 8008a0c:	9b06      	ldr	r3, [sp, #24]
 8008a0e:	ebaa 0303 	sub.w	r3, sl, r3
 8008a12:	4599      	cmp	r9, r3
 8008a14:	bfa8      	it	ge
 8008a16:	4699      	movge	r9, r3
 8008a18:	f1b9 0f00 	cmp.w	r9, #0
 8008a1c:	dc33      	bgt.n	8008a86 <_printf_float+0x396>
 8008a1e:	f04f 0800 	mov.w	r8, #0
 8008a22:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008a26:	f104 0b1a 	add.w	fp, r4, #26
 8008a2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a2c:	ebaa 0303 	sub.w	r3, sl, r3
 8008a30:	eba3 0309 	sub.w	r3, r3, r9
 8008a34:	4543      	cmp	r3, r8
 8008a36:	f77f af79 	ble.w	800892c <_printf_float+0x23c>
 8008a3a:	2301      	movs	r3, #1
 8008a3c:	465a      	mov	r2, fp
 8008a3e:	4631      	mov	r1, r6
 8008a40:	4628      	mov	r0, r5
 8008a42:	47b8      	blx	r7
 8008a44:	3001      	adds	r0, #1
 8008a46:	f43f aeae 	beq.w	80087a6 <_printf_float+0xb6>
 8008a4a:	f108 0801 	add.w	r8, r8, #1
 8008a4e:	e7ec      	b.n	8008a2a <_printf_float+0x33a>
 8008a50:	4642      	mov	r2, r8
 8008a52:	4631      	mov	r1, r6
 8008a54:	4628      	mov	r0, r5
 8008a56:	47b8      	blx	r7
 8008a58:	3001      	adds	r0, #1
 8008a5a:	d1c2      	bne.n	80089e2 <_printf_float+0x2f2>
 8008a5c:	e6a3      	b.n	80087a6 <_printf_float+0xb6>
 8008a5e:	2301      	movs	r3, #1
 8008a60:	4631      	mov	r1, r6
 8008a62:	4628      	mov	r0, r5
 8008a64:	9206      	str	r2, [sp, #24]
 8008a66:	47b8      	blx	r7
 8008a68:	3001      	adds	r0, #1
 8008a6a:	f43f ae9c 	beq.w	80087a6 <_printf_float+0xb6>
 8008a6e:	f10b 0b01 	add.w	fp, fp, #1
 8008a72:	9a06      	ldr	r2, [sp, #24]
 8008a74:	e7bb      	b.n	80089ee <_printf_float+0x2fe>
 8008a76:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008a7a:	4631      	mov	r1, r6
 8008a7c:	4628      	mov	r0, r5
 8008a7e:	47b8      	blx	r7
 8008a80:	3001      	adds	r0, #1
 8008a82:	d1c0      	bne.n	8008a06 <_printf_float+0x316>
 8008a84:	e68f      	b.n	80087a6 <_printf_float+0xb6>
 8008a86:	9a06      	ldr	r2, [sp, #24]
 8008a88:	464b      	mov	r3, r9
 8008a8a:	4631      	mov	r1, r6
 8008a8c:	4628      	mov	r0, r5
 8008a8e:	4442      	add	r2, r8
 8008a90:	47b8      	blx	r7
 8008a92:	3001      	adds	r0, #1
 8008a94:	d1c3      	bne.n	8008a1e <_printf_float+0x32e>
 8008a96:	e686      	b.n	80087a6 <_printf_float+0xb6>
 8008a98:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008a9c:	f1ba 0f01 	cmp.w	sl, #1
 8008aa0:	dc01      	bgt.n	8008aa6 <_printf_float+0x3b6>
 8008aa2:	07db      	lsls	r3, r3, #31
 8008aa4:	d536      	bpl.n	8008b14 <_printf_float+0x424>
 8008aa6:	2301      	movs	r3, #1
 8008aa8:	4642      	mov	r2, r8
 8008aaa:	4631      	mov	r1, r6
 8008aac:	4628      	mov	r0, r5
 8008aae:	47b8      	blx	r7
 8008ab0:	3001      	adds	r0, #1
 8008ab2:	f43f ae78 	beq.w	80087a6 <_printf_float+0xb6>
 8008ab6:	4631      	mov	r1, r6
 8008ab8:	4628      	mov	r0, r5
 8008aba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008abe:	47b8      	blx	r7
 8008ac0:	3001      	adds	r0, #1
 8008ac2:	f43f ae70 	beq.w	80087a6 <_printf_float+0xb6>
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	2300      	movs	r3, #0
 8008aca:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008ace:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008ad2:	f7f7 ffdd 	bl	8000a90 <__aeabi_dcmpeq>
 8008ad6:	b9c0      	cbnz	r0, 8008b0a <_printf_float+0x41a>
 8008ad8:	4653      	mov	r3, sl
 8008ada:	f108 0201 	add.w	r2, r8, #1
 8008ade:	4631      	mov	r1, r6
 8008ae0:	4628      	mov	r0, r5
 8008ae2:	47b8      	blx	r7
 8008ae4:	3001      	adds	r0, #1
 8008ae6:	d10c      	bne.n	8008b02 <_printf_float+0x412>
 8008ae8:	e65d      	b.n	80087a6 <_printf_float+0xb6>
 8008aea:	2301      	movs	r3, #1
 8008aec:	465a      	mov	r2, fp
 8008aee:	4631      	mov	r1, r6
 8008af0:	4628      	mov	r0, r5
 8008af2:	47b8      	blx	r7
 8008af4:	3001      	adds	r0, #1
 8008af6:	f43f ae56 	beq.w	80087a6 <_printf_float+0xb6>
 8008afa:	f108 0801 	add.w	r8, r8, #1
 8008afe:	45d0      	cmp	r8, sl
 8008b00:	dbf3      	blt.n	8008aea <_printf_float+0x3fa>
 8008b02:	464b      	mov	r3, r9
 8008b04:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008b08:	e6df      	b.n	80088ca <_printf_float+0x1da>
 8008b0a:	f04f 0800 	mov.w	r8, #0
 8008b0e:	f104 0b1a 	add.w	fp, r4, #26
 8008b12:	e7f4      	b.n	8008afe <_printf_float+0x40e>
 8008b14:	2301      	movs	r3, #1
 8008b16:	4642      	mov	r2, r8
 8008b18:	e7e1      	b.n	8008ade <_printf_float+0x3ee>
 8008b1a:	2301      	movs	r3, #1
 8008b1c:	464a      	mov	r2, r9
 8008b1e:	4631      	mov	r1, r6
 8008b20:	4628      	mov	r0, r5
 8008b22:	47b8      	blx	r7
 8008b24:	3001      	adds	r0, #1
 8008b26:	f43f ae3e 	beq.w	80087a6 <_printf_float+0xb6>
 8008b2a:	f108 0801 	add.w	r8, r8, #1
 8008b2e:	68e3      	ldr	r3, [r4, #12]
 8008b30:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008b32:	1a5b      	subs	r3, r3, r1
 8008b34:	4543      	cmp	r3, r8
 8008b36:	dcf0      	bgt.n	8008b1a <_printf_float+0x42a>
 8008b38:	e6fc      	b.n	8008934 <_printf_float+0x244>
 8008b3a:	f04f 0800 	mov.w	r8, #0
 8008b3e:	f104 0919 	add.w	r9, r4, #25
 8008b42:	e7f4      	b.n	8008b2e <_printf_float+0x43e>

08008b44 <_printf_common>:
 8008b44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b48:	4616      	mov	r6, r2
 8008b4a:	4698      	mov	r8, r3
 8008b4c:	688a      	ldr	r2, [r1, #8]
 8008b4e:	4607      	mov	r7, r0
 8008b50:	690b      	ldr	r3, [r1, #16]
 8008b52:	460c      	mov	r4, r1
 8008b54:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008b58:	4293      	cmp	r3, r2
 8008b5a:	bfb8      	it	lt
 8008b5c:	4613      	movlt	r3, r2
 8008b5e:	6033      	str	r3, [r6, #0]
 8008b60:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008b64:	b10a      	cbz	r2, 8008b6a <_printf_common+0x26>
 8008b66:	3301      	adds	r3, #1
 8008b68:	6033      	str	r3, [r6, #0]
 8008b6a:	6823      	ldr	r3, [r4, #0]
 8008b6c:	0699      	lsls	r1, r3, #26
 8008b6e:	bf42      	ittt	mi
 8008b70:	6833      	ldrmi	r3, [r6, #0]
 8008b72:	3302      	addmi	r3, #2
 8008b74:	6033      	strmi	r3, [r6, #0]
 8008b76:	6825      	ldr	r5, [r4, #0]
 8008b78:	f015 0506 	ands.w	r5, r5, #6
 8008b7c:	d106      	bne.n	8008b8c <_printf_common+0x48>
 8008b7e:	f104 0a19 	add.w	sl, r4, #25
 8008b82:	68e3      	ldr	r3, [r4, #12]
 8008b84:	6832      	ldr	r2, [r6, #0]
 8008b86:	1a9b      	subs	r3, r3, r2
 8008b88:	42ab      	cmp	r3, r5
 8008b8a:	dc2b      	bgt.n	8008be4 <_printf_common+0xa0>
 8008b8c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008b90:	6822      	ldr	r2, [r4, #0]
 8008b92:	3b00      	subs	r3, #0
 8008b94:	bf18      	it	ne
 8008b96:	2301      	movne	r3, #1
 8008b98:	0692      	lsls	r2, r2, #26
 8008b9a:	d430      	bmi.n	8008bfe <_printf_common+0xba>
 8008b9c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008ba0:	4641      	mov	r1, r8
 8008ba2:	4638      	mov	r0, r7
 8008ba4:	47c8      	blx	r9
 8008ba6:	3001      	adds	r0, #1
 8008ba8:	d023      	beq.n	8008bf2 <_printf_common+0xae>
 8008baa:	6823      	ldr	r3, [r4, #0]
 8008bac:	341a      	adds	r4, #26
 8008bae:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 8008bb2:	f003 0306 	and.w	r3, r3, #6
 8008bb6:	2b04      	cmp	r3, #4
 8008bb8:	bf0a      	itet	eq
 8008bba:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 8008bbe:	2500      	movne	r5, #0
 8008bc0:	6833      	ldreq	r3, [r6, #0]
 8008bc2:	f04f 0600 	mov.w	r6, #0
 8008bc6:	bf08      	it	eq
 8008bc8:	1aed      	subeq	r5, r5, r3
 8008bca:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8008bce:	bf08      	it	eq
 8008bd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008bd4:	4293      	cmp	r3, r2
 8008bd6:	bfc4      	itt	gt
 8008bd8:	1a9b      	subgt	r3, r3, r2
 8008bda:	18ed      	addgt	r5, r5, r3
 8008bdc:	42b5      	cmp	r5, r6
 8008bde:	d11a      	bne.n	8008c16 <_printf_common+0xd2>
 8008be0:	2000      	movs	r0, #0
 8008be2:	e008      	b.n	8008bf6 <_printf_common+0xb2>
 8008be4:	2301      	movs	r3, #1
 8008be6:	4652      	mov	r2, sl
 8008be8:	4641      	mov	r1, r8
 8008bea:	4638      	mov	r0, r7
 8008bec:	47c8      	blx	r9
 8008bee:	3001      	adds	r0, #1
 8008bf0:	d103      	bne.n	8008bfa <_printf_common+0xb6>
 8008bf2:	f04f 30ff 	mov.w	r0, #4294967295
 8008bf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bfa:	3501      	adds	r5, #1
 8008bfc:	e7c1      	b.n	8008b82 <_printf_common+0x3e>
 8008bfe:	18e1      	adds	r1, r4, r3
 8008c00:	1c5a      	adds	r2, r3, #1
 8008c02:	2030      	movs	r0, #48	@ 0x30
 8008c04:	3302      	adds	r3, #2
 8008c06:	4422      	add	r2, r4
 8008c08:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008c0c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008c10:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008c14:	e7c2      	b.n	8008b9c <_printf_common+0x58>
 8008c16:	2301      	movs	r3, #1
 8008c18:	4622      	mov	r2, r4
 8008c1a:	4641      	mov	r1, r8
 8008c1c:	4638      	mov	r0, r7
 8008c1e:	47c8      	blx	r9
 8008c20:	3001      	adds	r0, #1
 8008c22:	d0e6      	beq.n	8008bf2 <_printf_common+0xae>
 8008c24:	3601      	adds	r6, #1
 8008c26:	e7d9      	b.n	8008bdc <_printf_common+0x98>

08008c28 <_printf_i>:
 8008c28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c2c:	7e0f      	ldrb	r7, [r1, #24]
 8008c2e:	4691      	mov	r9, r2
 8008c30:	4680      	mov	r8, r0
 8008c32:	460c      	mov	r4, r1
 8008c34:	2f78      	cmp	r7, #120	@ 0x78
 8008c36:	469a      	mov	sl, r3
 8008c38:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008c3a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008c3e:	d807      	bhi.n	8008c50 <_printf_i+0x28>
 8008c40:	2f62      	cmp	r7, #98	@ 0x62
 8008c42:	d80a      	bhi.n	8008c5a <_printf_i+0x32>
 8008c44:	2f00      	cmp	r7, #0
 8008c46:	f000 80d1 	beq.w	8008dec <_printf_i+0x1c4>
 8008c4a:	2f58      	cmp	r7, #88	@ 0x58
 8008c4c:	f000 80b8 	beq.w	8008dc0 <_printf_i+0x198>
 8008c50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008c54:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008c58:	e03a      	b.n	8008cd0 <_printf_i+0xa8>
 8008c5a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008c5e:	2b15      	cmp	r3, #21
 8008c60:	d8f6      	bhi.n	8008c50 <_printf_i+0x28>
 8008c62:	a101      	add	r1, pc, #4	@ (adr r1, 8008c68 <_printf_i+0x40>)
 8008c64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008c68:	08008cc1 	.word	0x08008cc1
 8008c6c:	08008cd5 	.word	0x08008cd5
 8008c70:	08008c51 	.word	0x08008c51
 8008c74:	08008c51 	.word	0x08008c51
 8008c78:	08008c51 	.word	0x08008c51
 8008c7c:	08008c51 	.word	0x08008c51
 8008c80:	08008cd5 	.word	0x08008cd5
 8008c84:	08008c51 	.word	0x08008c51
 8008c88:	08008c51 	.word	0x08008c51
 8008c8c:	08008c51 	.word	0x08008c51
 8008c90:	08008c51 	.word	0x08008c51
 8008c94:	08008dd3 	.word	0x08008dd3
 8008c98:	08008cff 	.word	0x08008cff
 8008c9c:	08008d8d 	.word	0x08008d8d
 8008ca0:	08008c51 	.word	0x08008c51
 8008ca4:	08008c51 	.word	0x08008c51
 8008ca8:	08008df5 	.word	0x08008df5
 8008cac:	08008c51 	.word	0x08008c51
 8008cb0:	08008cff 	.word	0x08008cff
 8008cb4:	08008c51 	.word	0x08008c51
 8008cb8:	08008c51 	.word	0x08008c51
 8008cbc:	08008d95 	.word	0x08008d95
 8008cc0:	6833      	ldr	r3, [r6, #0]
 8008cc2:	1d1a      	adds	r2, r3, #4
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	6032      	str	r2, [r6, #0]
 8008cc8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008ccc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008cd0:	2301      	movs	r3, #1
 8008cd2:	e09c      	b.n	8008e0e <_printf_i+0x1e6>
 8008cd4:	6833      	ldr	r3, [r6, #0]
 8008cd6:	6820      	ldr	r0, [r4, #0]
 8008cd8:	1d19      	adds	r1, r3, #4
 8008cda:	6031      	str	r1, [r6, #0]
 8008cdc:	0606      	lsls	r6, r0, #24
 8008cde:	d501      	bpl.n	8008ce4 <_printf_i+0xbc>
 8008ce0:	681d      	ldr	r5, [r3, #0]
 8008ce2:	e003      	b.n	8008cec <_printf_i+0xc4>
 8008ce4:	0645      	lsls	r5, r0, #25
 8008ce6:	d5fb      	bpl.n	8008ce0 <_printf_i+0xb8>
 8008ce8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008cec:	2d00      	cmp	r5, #0
 8008cee:	da03      	bge.n	8008cf8 <_printf_i+0xd0>
 8008cf0:	232d      	movs	r3, #45	@ 0x2d
 8008cf2:	426d      	negs	r5, r5
 8008cf4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008cf8:	4858      	ldr	r0, [pc, #352]	@ (8008e5c <_printf_i+0x234>)
 8008cfa:	230a      	movs	r3, #10
 8008cfc:	e011      	b.n	8008d22 <_printf_i+0xfa>
 8008cfe:	6821      	ldr	r1, [r4, #0]
 8008d00:	6833      	ldr	r3, [r6, #0]
 8008d02:	0608      	lsls	r0, r1, #24
 8008d04:	f853 5b04 	ldr.w	r5, [r3], #4
 8008d08:	d402      	bmi.n	8008d10 <_printf_i+0xe8>
 8008d0a:	0649      	lsls	r1, r1, #25
 8008d0c:	bf48      	it	mi
 8008d0e:	b2ad      	uxthmi	r5, r5
 8008d10:	2f6f      	cmp	r7, #111	@ 0x6f
 8008d12:	6033      	str	r3, [r6, #0]
 8008d14:	4851      	ldr	r0, [pc, #324]	@ (8008e5c <_printf_i+0x234>)
 8008d16:	bf14      	ite	ne
 8008d18:	230a      	movne	r3, #10
 8008d1a:	2308      	moveq	r3, #8
 8008d1c:	2100      	movs	r1, #0
 8008d1e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008d22:	6866      	ldr	r6, [r4, #4]
 8008d24:	2e00      	cmp	r6, #0
 8008d26:	60a6      	str	r6, [r4, #8]
 8008d28:	db05      	blt.n	8008d36 <_printf_i+0x10e>
 8008d2a:	6821      	ldr	r1, [r4, #0]
 8008d2c:	432e      	orrs	r6, r5
 8008d2e:	f021 0104 	bic.w	r1, r1, #4
 8008d32:	6021      	str	r1, [r4, #0]
 8008d34:	d04b      	beq.n	8008dce <_printf_i+0x1a6>
 8008d36:	4616      	mov	r6, r2
 8008d38:	fbb5 f1f3 	udiv	r1, r5, r3
 8008d3c:	fb03 5711 	mls	r7, r3, r1, r5
 8008d40:	5dc7      	ldrb	r7, [r0, r7]
 8008d42:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008d46:	462f      	mov	r7, r5
 8008d48:	460d      	mov	r5, r1
 8008d4a:	42bb      	cmp	r3, r7
 8008d4c:	d9f4      	bls.n	8008d38 <_printf_i+0x110>
 8008d4e:	2b08      	cmp	r3, #8
 8008d50:	d10b      	bne.n	8008d6a <_printf_i+0x142>
 8008d52:	6823      	ldr	r3, [r4, #0]
 8008d54:	07df      	lsls	r7, r3, #31
 8008d56:	d508      	bpl.n	8008d6a <_printf_i+0x142>
 8008d58:	6923      	ldr	r3, [r4, #16]
 8008d5a:	6861      	ldr	r1, [r4, #4]
 8008d5c:	4299      	cmp	r1, r3
 8008d5e:	bfde      	ittt	le
 8008d60:	2330      	movle	r3, #48	@ 0x30
 8008d62:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008d66:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008d6a:	1b92      	subs	r2, r2, r6
 8008d6c:	6122      	str	r2, [r4, #16]
 8008d6e:	464b      	mov	r3, r9
 8008d70:	aa03      	add	r2, sp, #12
 8008d72:	4621      	mov	r1, r4
 8008d74:	4640      	mov	r0, r8
 8008d76:	f8cd a000 	str.w	sl, [sp]
 8008d7a:	f7ff fee3 	bl	8008b44 <_printf_common>
 8008d7e:	3001      	adds	r0, #1
 8008d80:	d14a      	bne.n	8008e18 <_printf_i+0x1f0>
 8008d82:	f04f 30ff 	mov.w	r0, #4294967295
 8008d86:	b004      	add	sp, #16
 8008d88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d8c:	6823      	ldr	r3, [r4, #0]
 8008d8e:	f043 0320 	orr.w	r3, r3, #32
 8008d92:	6023      	str	r3, [r4, #0]
 8008d94:	2778      	movs	r7, #120	@ 0x78
 8008d96:	4832      	ldr	r0, [pc, #200]	@ (8008e60 <_printf_i+0x238>)
 8008d98:	6823      	ldr	r3, [r4, #0]
 8008d9a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008d9e:	061f      	lsls	r7, r3, #24
 8008da0:	6831      	ldr	r1, [r6, #0]
 8008da2:	f851 5b04 	ldr.w	r5, [r1], #4
 8008da6:	d402      	bmi.n	8008dae <_printf_i+0x186>
 8008da8:	065f      	lsls	r7, r3, #25
 8008daa:	bf48      	it	mi
 8008dac:	b2ad      	uxthmi	r5, r5
 8008dae:	6031      	str	r1, [r6, #0]
 8008db0:	07d9      	lsls	r1, r3, #31
 8008db2:	bf44      	itt	mi
 8008db4:	f043 0320 	orrmi.w	r3, r3, #32
 8008db8:	6023      	strmi	r3, [r4, #0]
 8008dba:	b11d      	cbz	r5, 8008dc4 <_printf_i+0x19c>
 8008dbc:	2310      	movs	r3, #16
 8008dbe:	e7ad      	b.n	8008d1c <_printf_i+0xf4>
 8008dc0:	4826      	ldr	r0, [pc, #152]	@ (8008e5c <_printf_i+0x234>)
 8008dc2:	e7e9      	b.n	8008d98 <_printf_i+0x170>
 8008dc4:	6823      	ldr	r3, [r4, #0]
 8008dc6:	f023 0320 	bic.w	r3, r3, #32
 8008dca:	6023      	str	r3, [r4, #0]
 8008dcc:	e7f6      	b.n	8008dbc <_printf_i+0x194>
 8008dce:	4616      	mov	r6, r2
 8008dd0:	e7bd      	b.n	8008d4e <_printf_i+0x126>
 8008dd2:	6833      	ldr	r3, [r6, #0]
 8008dd4:	6825      	ldr	r5, [r4, #0]
 8008dd6:	1d18      	adds	r0, r3, #4
 8008dd8:	6961      	ldr	r1, [r4, #20]
 8008dda:	6030      	str	r0, [r6, #0]
 8008ddc:	062e      	lsls	r6, r5, #24
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	d501      	bpl.n	8008de6 <_printf_i+0x1be>
 8008de2:	6019      	str	r1, [r3, #0]
 8008de4:	e002      	b.n	8008dec <_printf_i+0x1c4>
 8008de6:	0668      	lsls	r0, r5, #25
 8008de8:	d5fb      	bpl.n	8008de2 <_printf_i+0x1ba>
 8008dea:	8019      	strh	r1, [r3, #0]
 8008dec:	2300      	movs	r3, #0
 8008dee:	4616      	mov	r6, r2
 8008df0:	6123      	str	r3, [r4, #16]
 8008df2:	e7bc      	b.n	8008d6e <_printf_i+0x146>
 8008df4:	6833      	ldr	r3, [r6, #0]
 8008df6:	2100      	movs	r1, #0
 8008df8:	1d1a      	adds	r2, r3, #4
 8008dfa:	6032      	str	r2, [r6, #0]
 8008dfc:	681e      	ldr	r6, [r3, #0]
 8008dfe:	6862      	ldr	r2, [r4, #4]
 8008e00:	4630      	mov	r0, r6
 8008e02:	f000 fc70 	bl	80096e6 <memchr>
 8008e06:	b108      	cbz	r0, 8008e0c <_printf_i+0x1e4>
 8008e08:	1b80      	subs	r0, r0, r6
 8008e0a:	6060      	str	r0, [r4, #4]
 8008e0c:	6863      	ldr	r3, [r4, #4]
 8008e0e:	6123      	str	r3, [r4, #16]
 8008e10:	2300      	movs	r3, #0
 8008e12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008e16:	e7aa      	b.n	8008d6e <_printf_i+0x146>
 8008e18:	6923      	ldr	r3, [r4, #16]
 8008e1a:	4632      	mov	r2, r6
 8008e1c:	4649      	mov	r1, r9
 8008e1e:	4640      	mov	r0, r8
 8008e20:	47d0      	blx	sl
 8008e22:	3001      	adds	r0, #1
 8008e24:	d0ad      	beq.n	8008d82 <_printf_i+0x15a>
 8008e26:	6823      	ldr	r3, [r4, #0]
 8008e28:	079b      	lsls	r3, r3, #30
 8008e2a:	d413      	bmi.n	8008e54 <_printf_i+0x22c>
 8008e2c:	68e0      	ldr	r0, [r4, #12]
 8008e2e:	9b03      	ldr	r3, [sp, #12]
 8008e30:	4298      	cmp	r0, r3
 8008e32:	bfb8      	it	lt
 8008e34:	4618      	movlt	r0, r3
 8008e36:	e7a6      	b.n	8008d86 <_printf_i+0x15e>
 8008e38:	2301      	movs	r3, #1
 8008e3a:	4632      	mov	r2, r6
 8008e3c:	4649      	mov	r1, r9
 8008e3e:	4640      	mov	r0, r8
 8008e40:	47d0      	blx	sl
 8008e42:	3001      	adds	r0, #1
 8008e44:	d09d      	beq.n	8008d82 <_printf_i+0x15a>
 8008e46:	3501      	adds	r5, #1
 8008e48:	68e3      	ldr	r3, [r4, #12]
 8008e4a:	9903      	ldr	r1, [sp, #12]
 8008e4c:	1a5b      	subs	r3, r3, r1
 8008e4e:	42ab      	cmp	r3, r5
 8008e50:	dcf2      	bgt.n	8008e38 <_printf_i+0x210>
 8008e52:	e7eb      	b.n	8008e2c <_printf_i+0x204>
 8008e54:	2500      	movs	r5, #0
 8008e56:	f104 0619 	add.w	r6, r4, #25
 8008e5a:	e7f5      	b.n	8008e48 <_printf_i+0x220>
 8008e5c:	0800d74c 	.word	0x0800d74c
 8008e60:	0800d75d 	.word	0x0800d75d

08008e64 <_scanf_float>:
 8008e64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e68:	b087      	sub	sp, #28
 8008e6a:	4691      	mov	r9, r2
 8008e6c:	4680      	mov	r8, r0
 8008e6e:	460c      	mov	r4, r1
 8008e70:	9303      	str	r3, [sp, #12]
 8008e72:	688b      	ldr	r3, [r1, #8]
 8008e74:	1e5a      	subs	r2, r3, #1
 8008e76:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008e7a:	460a      	mov	r2, r1
 8008e7c:	bf89      	itett	hi
 8008e7e:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008e82:	f04f 0b00 	movls.w	fp, #0
 8008e86:	eb03 0b05 	addhi.w	fp, r3, r5
 8008e8a:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008e8e:	f04f 0500 	mov.w	r5, #0
 8008e92:	bf88      	it	hi
 8008e94:	608b      	strhi	r3, [r1, #8]
 8008e96:	680b      	ldr	r3, [r1, #0]
 8008e98:	46aa      	mov	sl, r5
 8008e9a:	462f      	mov	r7, r5
 8008e9c:	9502      	str	r5, [sp, #8]
 8008e9e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8008ea2:	f842 3b1c 	str.w	r3, [r2], #28
 8008ea6:	4616      	mov	r6, r2
 8008ea8:	9201      	str	r2, [sp, #4]
 8008eaa:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008eae:	68a2      	ldr	r2, [r4, #8]
 8008eb0:	b15a      	cbz	r2, 8008eca <_scanf_float+0x66>
 8008eb2:	f8d9 3000 	ldr.w	r3, [r9]
 8008eb6:	781b      	ldrb	r3, [r3, #0]
 8008eb8:	2b4e      	cmp	r3, #78	@ 0x4e
 8008eba:	d863      	bhi.n	8008f84 <_scanf_float+0x120>
 8008ebc:	2b40      	cmp	r3, #64	@ 0x40
 8008ebe:	d83b      	bhi.n	8008f38 <_scanf_float+0xd4>
 8008ec0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8008ec4:	b2c8      	uxtb	r0, r1
 8008ec6:	280e      	cmp	r0, #14
 8008ec8:	d939      	bls.n	8008f3e <_scanf_float+0xda>
 8008eca:	b11f      	cbz	r7, 8008ed4 <_scanf_float+0x70>
 8008ecc:	6823      	ldr	r3, [r4, #0]
 8008ece:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008ed2:	6023      	str	r3, [r4, #0]
 8008ed4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008ed8:	f1ba 0f01 	cmp.w	sl, #1
 8008edc:	f200 8115 	bhi.w	800910a <_scanf_float+0x2a6>
 8008ee0:	9b01      	ldr	r3, [sp, #4]
 8008ee2:	429e      	cmp	r6, r3
 8008ee4:	f200 8106 	bhi.w	80090f4 <_scanf_float+0x290>
 8008ee8:	2001      	movs	r0, #1
 8008eea:	b007      	add	sp, #28
 8008eec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ef0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8008ef4:	2a0d      	cmp	r2, #13
 8008ef6:	d8e8      	bhi.n	8008eca <_scanf_float+0x66>
 8008ef8:	a101      	add	r1, pc, #4	@ (adr r1, 8008f00 <_scanf_float+0x9c>)
 8008efa:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008efe:	bf00      	nop
 8008f00:	08009049 	.word	0x08009049
 8008f04:	08008ecb 	.word	0x08008ecb
 8008f08:	08008ecb 	.word	0x08008ecb
 8008f0c:	08008ecb 	.word	0x08008ecb
 8008f10:	080090a5 	.word	0x080090a5
 8008f14:	0800907f 	.word	0x0800907f
 8008f18:	08008ecb 	.word	0x08008ecb
 8008f1c:	08008ecb 	.word	0x08008ecb
 8008f20:	08009057 	.word	0x08009057
 8008f24:	08008ecb 	.word	0x08008ecb
 8008f28:	08008ecb 	.word	0x08008ecb
 8008f2c:	08008ecb 	.word	0x08008ecb
 8008f30:	08008ecb 	.word	0x08008ecb
 8008f34:	08009013 	.word	0x08009013
 8008f38:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8008f3c:	e7da      	b.n	8008ef4 <_scanf_float+0x90>
 8008f3e:	290e      	cmp	r1, #14
 8008f40:	d8c3      	bhi.n	8008eca <_scanf_float+0x66>
 8008f42:	a001      	add	r0, pc, #4	@ (adr r0, 8008f48 <_scanf_float+0xe4>)
 8008f44:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008f48:	08009003 	.word	0x08009003
 8008f4c:	08008ecb 	.word	0x08008ecb
 8008f50:	08009003 	.word	0x08009003
 8008f54:	08009093 	.word	0x08009093
 8008f58:	08008ecb 	.word	0x08008ecb
 8008f5c:	08008fa5 	.word	0x08008fa5
 8008f60:	08008fe9 	.word	0x08008fe9
 8008f64:	08008fe9 	.word	0x08008fe9
 8008f68:	08008fe9 	.word	0x08008fe9
 8008f6c:	08008fe9 	.word	0x08008fe9
 8008f70:	08008fe9 	.word	0x08008fe9
 8008f74:	08008fe9 	.word	0x08008fe9
 8008f78:	08008fe9 	.word	0x08008fe9
 8008f7c:	08008fe9 	.word	0x08008fe9
 8008f80:	08008fe9 	.word	0x08008fe9
 8008f84:	2b6e      	cmp	r3, #110	@ 0x6e
 8008f86:	d809      	bhi.n	8008f9c <_scanf_float+0x138>
 8008f88:	2b60      	cmp	r3, #96	@ 0x60
 8008f8a:	d8b1      	bhi.n	8008ef0 <_scanf_float+0x8c>
 8008f8c:	2b54      	cmp	r3, #84	@ 0x54
 8008f8e:	d07b      	beq.n	8009088 <_scanf_float+0x224>
 8008f90:	2b59      	cmp	r3, #89	@ 0x59
 8008f92:	d19a      	bne.n	8008eca <_scanf_float+0x66>
 8008f94:	2d07      	cmp	r5, #7
 8008f96:	d198      	bne.n	8008eca <_scanf_float+0x66>
 8008f98:	2508      	movs	r5, #8
 8008f9a:	e02f      	b.n	8008ffc <_scanf_float+0x198>
 8008f9c:	2b74      	cmp	r3, #116	@ 0x74
 8008f9e:	d073      	beq.n	8009088 <_scanf_float+0x224>
 8008fa0:	2b79      	cmp	r3, #121	@ 0x79
 8008fa2:	e7f6      	b.n	8008f92 <_scanf_float+0x12e>
 8008fa4:	6821      	ldr	r1, [r4, #0]
 8008fa6:	05c8      	lsls	r0, r1, #23
 8008fa8:	d51e      	bpl.n	8008fe8 <_scanf_float+0x184>
 8008faa:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8008fae:	3701      	adds	r7, #1
 8008fb0:	6021      	str	r1, [r4, #0]
 8008fb2:	f1bb 0f00 	cmp.w	fp, #0
 8008fb6:	d003      	beq.n	8008fc0 <_scanf_float+0x15c>
 8008fb8:	3201      	adds	r2, #1
 8008fba:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008fbe:	60a2      	str	r2, [r4, #8]
 8008fc0:	68a3      	ldr	r3, [r4, #8]
 8008fc2:	3b01      	subs	r3, #1
 8008fc4:	60a3      	str	r3, [r4, #8]
 8008fc6:	6923      	ldr	r3, [r4, #16]
 8008fc8:	3301      	adds	r3, #1
 8008fca:	6123      	str	r3, [r4, #16]
 8008fcc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8008fd0:	3b01      	subs	r3, #1
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	f8c9 3004 	str.w	r3, [r9, #4]
 8008fd8:	f340 8083 	ble.w	80090e2 <_scanf_float+0x27e>
 8008fdc:	f8d9 3000 	ldr.w	r3, [r9]
 8008fe0:	3301      	adds	r3, #1
 8008fe2:	f8c9 3000 	str.w	r3, [r9]
 8008fe6:	e762      	b.n	8008eae <_scanf_float+0x4a>
 8008fe8:	eb1a 0105 	adds.w	r1, sl, r5
 8008fec:	f47f af6d 	bne.w	8008eca <_scanf_float+0x66>
 8008ff0:	6822      	ldr	r2, [r4, #0]
 8008ff2:	460d      	mov	r5, r1
 8008ff4:	468a      	mov	sl, r1
 8008ff6:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8008ffa:	6022      	str	r2, [r4, #0]
 8008ffc:	f806 3b01 	strb.w	r3, [r6], #1
 8009000:	e7de      	b.n	8008fc0 <_scanf_float+0x15c>
 8009002:	6822      	ldr	r2, [r4, #0]
 8009004:	0610      	lsls	r0, r2, #24
 8009006:	f57f af60 	bpl.w	8008eca <_scanf_float+0x66>
 800900a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800900e:	6022      	str	r2, [r4, #0]
 8009010:	e7f4      	b.n	8008ffc <_scanf_float+0x198>
 8009012:	f1ba 0f00 	cmp.w	sl, #0
 8009016:	d10c      	bne.n	8009032 <_scanf_float+0x1ce>
 8009018:	b977      	cbnz	r7, 8009038 <_scanf_float+0x1d4>
 800901a:	6822      	ldr	r2, [r4, #0]
 800901c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009020:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009024:	d108      	bne.n	8009038 <_scanf_float+0x1d4>
 8009026:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800902a:	f04f 0a01 	mov.w	sl, #1
 800902e:	6022      	str	r2, [r4, #0]
 8009030:	e7e4      	b.n	8008ffc <_scanf_float+0x198>
 8009032:	f1ba 0f02 	cmp.w	sl, #2
 8009036:	d051      	beq.n	80090dc <_scanf_float+0x278>
 8009038:	2d01      	cmp	r5, #1
 800903a:	d002      	beq.n	8009042 <_scanf_float+0x1de>
 800903c:	2d04      	cmp	r5, #4
 800903e:	f47f af44 	bne.w	8008eca <_scanf_float+0x66>
 8009042:	3501      	adds	r5, #1
 8009044:	b2ed      	uxtb	r5, r5
 8009046:	e7d9      	b.n	8008ffc <_scanf_float+0x198>
 8009048:	f1ba 0f01 	cmp.w	sl, #1
 800904c:	f47f af3d 	bne.w	8008eca <_scanf_float+0x66>
 8009050:	f04f 0a02 	mov.w	sl, #2
 8009054:	e7d2      	b.n	8008ffc <_scanf_float+0x198>
 8009056:	b975      	cbnz	r5, 8009076 <_scanf_float+0x212>
 8009058:	2f00      	cmp	r7, #0
 800905a:	f47f af37 	bne.w	8008ecc <_scanf_float+0x68>
 800905e:	6822      	ldr	r2, [r4, #0]
 8009060:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009064:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009068:	f040 8103 	bne.w	8009272 <_scanf_float+0x40e>
 800906c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009070:	2501      	movs	r5, #1
 8009072:	6022      	str	r2, [r4, #0]
 8009074:	e7c2      	b.n	8008ffc <_scanf_float+0x198>
 8009076:	2d03      	cmp	r5, #3
 8009078:	d0e3      	beq.n	8009042 <_scanf_float+0x1de>
 800907a:	2d05      	cmp	r5, #5
 800907c:	e7df      	b.n	800903e <_scanf_float+0x1da>
 800907e:	2d02      	cmp	r5, #2
 8009080:	f47f af23 	bne.w	8008eca <_scanf_float+0x66>
 8009084:	2503      	movs	r5, #3
 8009086:	e7b9      	b.n	8008ffc <_scanf_float+0x198>
 8009088:	2d06      	cmp	r5, #6
 800908a:	f47f af1e 	bne.w	8008eca <_scanf_float+0x66>
 800908e:	2507      	movs	r5, #7
 8009090:	e7b4      	b.n	8008ffc <_scanf_float+0x198>
 8009092:	6822      	ldr	r2, [r4, #0]
 8009094:	0591      	lsls	r1, r2, #22
 8009096:	f57f af18 	bpl.w	8008eca <_scanf_float+0x66>
 800909a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800909e:	9702      	str	r7, [sp, #8]
 80090a0:	6022      	str	r2, [r4, #0]
 80090a2:	e7ab      	b.n	8008ffc <_scanf_float+0x198>
 80090a4:	6822      	ldr	r2, [r4, #0]
 80090a6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80090aa:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80090ae:	d005      	beq.n	80090bc <_scanf_float+0x258>
 80090b0:	0550      	lsls	r0, r2, #21
 80090b2:	f57f af0a 	bpl.w	8008eca <_scanf_float+0x66>
 80090b6:	2f00      	cmp	r7, #0
 80090b8:	f000 80db 	beq.w	8009272 <_scanf_float+0x40e>
 80090bc:	0591      	lsls	r1, r2, #22
 80090be:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80090c2:	bf58      	it	pl
 80090c4:	9902      	ldrpl	r1, [sp, #8]
 80090c6:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80090ca:	bf58      	it	pl
 80090cc:	1a79      	subpl	r1, r7, r1
 80090ce:	6022      	str	r2, [r4, #0]
 80090d0:	f04f 0700 	mov.w	r7, #0
 80090d4:	bf58      	it	pl
 80090d6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80090da:	e78f      	b.n	8008ffc <_scanf_float+0x198>
 80090dc:	f04f 0a03 	mov.w	sl, #3
 80090e0:	e78c      	b.n	8008ffc <_scanf_float+0x198>
 80090e2:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80090e6:	4649      	mov	r1, r9
 80090e8:	4640      	mov	r0, r8
 80090ea:	4798      	blx	r3
 80090ec:	2800      	cmp	r0, #0
 80090ee:	f43f aede 	beq.w	8008eae <_scanf_float+0x4a>
 80090f2:	e6ea      	b.n	8008eca <_scanf_float+0x66>
 80090f4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80090f8:	464a      	mov	r2, r9
 80090fa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80090fe:	4640      	mov	r0, r8
 8009100:	4798      	blx	r3
 8009102:	6923      	ldr	r3, [r4, #16]
 8009104:	3b01      	subs	r3, #1
 8009106:	6123      	str	r3, [r4, #16]
 8009108:	e6ea      	b.n	8008ee0 <_scanf_float+0x7c>
 800910a:	1e6b      	subs	r3, r5, #1
 800910c:	2b06      	cmp	r3, #6
 800910e:	d824      	bhi.n	800915a <_scanf_float+0x2f6>
 8009110:	2d02      	cmp	r5, #2
 8009112:	d836      	bhi.n	8009182 <_scanf_float+0x31e>
 8009114:	9b01      	ldr	r3, [sp, #4]
 8009116:	429e      	cmp	r6, r3
 8009118:	f67f aee6 	bls.w	8008ee8 <_scanf_float+0x84>
 800911c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009120:	464a      	mov	r2, r9
 8009122:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009126:	4640      	mov	r0, r8
 8009128:	4798      	blx	r3
 800912a:	6923      	ldr	r3, [r4, #16]
 800912c:	3b01      	subs	r3, #1
 800912e:	6123      	str	r3, [r4, #16]
 8009130:	e7f0      	b.n	8009114 <_scanf_float+0x2b0>
 8009132:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009136:	464a      	mov	r2, r9
 8009138:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800913c:	4640      	mov	r0, r8
 800913e:	4798      	blx	r3
 8009140:	6923      	ldr	r3, [r4, #16]
 8009142:	3b01      	subs	r3, #1
 8009144:	6123      	str	r3, [r4, #16]
 8009146:	f10a 3aff 	add.w	sl, sl, #4294967295
 800914a:	fa5f fa8a 	uxtb.w	sl, sl
 800914e:	f1ba 0f02 	cmp.w	sl, #2
 8009152:	d1ee      	bne.n	8009132 <_scanf_float+0x2ce>
 8009154:	3d03      	subs	r5, #3
 8009156:	b2ed      	uxtb	r5, r5
 8009158:	1b76      	subs	r6, r6, r5
 800915a:	6823      	ldr	r3, [r4, #0]
 800915c:	05da      	lsls	r2, r3, #23
 800915e:	d52f      	bpl.n	80091c0 <_scanf_float+0x35c>
 8009160:	055b      	lsls	r3, r3, #21
 8009162:	d511      	bpl.n	8009188 <_scanf_float+0x324>
 8009164:	9b01      	ldr	r3, [sp, #4]
 8009166:	429e      	cmp	r6, r3
 8009168:	f67f aebe 	bls.w	8008ee8 <_scanf_float+0x84>
 800916c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009170:	464a      	mov	r2, r9
 8009172:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009176:	4640      	mov	r0, r8
 8009178:	4798      	blx	r3
 800917a:	6923      	ldr	r3, [r4, #16]
 800917c:	3b01      	subs	r3, #1
 800917e:	6123      	str	r3, [r4, #16]
 8009180:	e7f0      	b.n	8009164 <_scanf_float+0x300>
 8009182:	46aa      	mov	sl, r5
 8009184:	46b3      	mov	fp, r6
 8009186:	e7de      	b.n	8009146 <_scanf_float+0x2e2>
 8009188:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800918c:	1e75      	subs	r5, r6, #1
 800918e:	6923      	ldr	r3, [r4, #16]
 8009190:	2965      	cmp	r1, #101	@ 0x65
 8009192:	f103 33ff 	add.w	r3, r3, #4294967295
 8009196:	6123      	str	r3, [r4, #16]
 8009198:	d00c      	beq.n	80091b4 <_scanf_float+0x350>
 800919a:	2945      	cmp	r1, #69	@ 0x45
 800919c:	d00a      	beq.n	80091b4 <_scanf_float+0x350>
 800919e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80091a2:	464a      	mov	r2, r9
 80091a4:	4640      	mov	r0, r8
 80091a6:	1eb5      	subs	r5, r6, #2
 80091a8:	4798      	blx	r3
 80091aa:	6923      	ldr	r3, [r4, #16]
 80091ac:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80091b0:	3b01      	subs	r3, #1
 80091b2:	6123      	str	r3, [r4, #16]
 80091b4:	462e      	mov	r6, r5
 80091b6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80091ba:	464a      	mov	r2, r9
 80091bc:	4640      	mov	r0, r8
 80091be:	4798      	blx	r3
 80091c0:	6822      	ldr	r2, [r4, #0]
 80091c2:	f012 0210 	ands.w	r2, r2, #16
 80091c6:	d001      	beq.n	80091cc <_scanf_float+0x368>
 80091c8:	2000      	movs	r0, #0
 80091ca:	e68e      	b.n	8008eea <_scanf_float+0x86>
 80091cc:	7032      	strb	r2, [r6, #0]
 80091ce:	6823      	ldr	r3, [r4, #0]
 80091d0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80091d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80091d8:	d125      	bne.n	8009226 <_scanf_float+0x3c2>
 80091da:	9b02      	ldr	r3, [sp, #8]
 80091dc:	429f      	cmp	r7, r3
 80091de:	d00a      	beq.n	80091f6 <_scanf_float+0x392>
 80091e0:	1bda      	subs	r2, r3, r7
 80091e2:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80091e6:	4924      	ldr	r1, [pc, #144]	@ (8009278 <_scanf_float+0x414>)
 80091e8:	429e      	cmp	r6, r3
 80091ea:	bf28      	it	cs
 80091ec:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80091f0:	4630      	mov	r0, r6
 80091f2:	f000 f93d 	bl	8009470 <siprintf>
 80091f6:	2200      	movs	r2, #0
 80091f8:	9901      	ldr	r1, [sp, #4]
 80091fa:	4640      	mov	r0, r8
 80091fc:	f002 fca4 	bl	800bb48 <_strtod_r>
 8009200:	6821      	ldr	r1, [r4, #0]
 8009202:	9b03      	ldr	r3, [sp, #12]
 8009204:	f011 0f02 	tst.w	r1, #2
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	ec57 6b10 	vmov	r6, r7, d0
 800920e:	f103 0204 	add.w	r2, r3, #4
 8009212:	d015      	beq.n	8009240 <_scanf_float+0x3dc>
 8009214:	9903      	ldr	r1, [sp, #12]
 8009216:	600a      	str	r2, [r1, #0]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	e9c3 6700 	strd	r6, r7, [r3]
 800921e:	68e3      	ldr	r3, [r4, #12]
 8009220:	3301      	adds	r3, #1
 8009222:	60e3      	str	r3, [r4, #12]
 8009224:	e7d0      	b.n	80091c8 <_scanf_float+0x364>
 8009226:	9b04      	ldr	r3, [sp, #16]
 8009228:	2b00      	cmp	r3, #0
 800922a:	d0e4      	beq.n	80091f6 <_scanf_float+0x392>
 800922c:	9905      	ldr	r1, [sp, #20]
 800922e:	230a      	movs	r3, #10
 8009230:	4640      	mov	r0, r8
 8009232:	3101      	adds	r1, #1
 8009234:	f002 fd08 	bl	800bc48 <_strtol_r>
 8009238:	9b04      	ldr	r3, [sp, #16]
 800923a:	9e05      	ldr	r6, [sp, #20]
 800923c:	1ac2      	subs	r2, r0, r3
 800923e:	e7d0      	b.n	80091e2 <_scanf_float+0x37e>
 8009240:	f011 0f04 	tst.w	r1, #4
 8009244:	9903      	ldr	r1, [sp, #12]
 8009246:	600a      	str	r2, [r1, #0]
 8009248:	d1e6      	bne.n	8009218 <_scanf_float+0x3b4>
 800924a:	681d      	ldr	r5, [r3, #0]
 800924c:	4632      	mov	r2, r6
 800924e:	463b      	mov	r3, r7
 8009250:	4630      	mov	r0, r6
 8009252:	4639      	mov	r1, r7
 8009254:	f7f7 fc4e 	bl	8000af4 <__aeabi_dcmpun>
 8009258:	b128      	cbz	r0, 8009266 <_scanf_float+0x402>
 800925a:	4808      	ldr	r0, [pc, #32]	@ (800927c <_scanf_float+0x418>)
 800925c:	f000 fa52 	bl	8009704 <nanf>
 8009260:	ed85 0a00 	vstr	s0, [r5]
 8009264:	e7db      	b.n	800921e <_scanf_float+0x3ba>
 8009266:	4630      	mov	r0, r6
 8009268:	4639      	mov	r1, r7
 800926a:	f7f7 fca1 	bl	8000bb0 <__aeabi_d2f>
 800926e:	6028      	str	r0, [r5, #0]
 8009270:	e7d5      	b.n	800921e <_scanf_float+0x3ba>
 8009272:	2700      	movs	r7, #0
 8009274:	e62e      	b.n	8008ed4 <_scanf_float+0x70>
 8009276:	bf00      	nop
 8009278:	0800d76e 	.word	0x0800d76e
 800927c:	0800d8ca 	.word	0x0800d8ca

08009280 <std>:
 8009280:	2300      	movs	r3, #0
 8009282:	b510      	push	{r4, lr}
 8009284:	4604      	mov	r4, r0
 8009286:	6083      	str	r3, [r0, #8]
 8009288:	8181      	strh	r1, [r0, #12]
 800928a:	4619      	mov	r1, r3
 800928c:	6643      	str	r3, [r0, #100]	@ 0x64
 800928e:	81c2      	strh	r2, [r0, #14]
 8009290:	2208      	movs	r2, #8
 8009292:	6183      	str	r3, [r0, #24]
 8009294:	e9c0 3300 	strd	r3, r3, [r0]
 8009298:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800929c:	305c      	adds	r0, #92	@ 0x5c
 800929e:	f000 f97a 	bl	8009596 <memset>
 80092a2:	4b0d      	ldr	r3, [pc, #52]	@ (80092d8 <std+0x58>)
 80092a4:	6224      	str	r4, [r4, #32]
 80092a6:	6263      	str	r3, [r4, #36]	@ 0x24
 80092a8:	4b0c      	ldr	r3, [pc, #48]	@ (80092dc <std+0x5c>)
 80092aa:	62a3      	str	r3, [r4, #40]	@ 0x28
 80092ac:	4b0c      	ldr	r3, [pc, #48]	@ (80092e0 <std+0x60>)
 80092ae:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80092b0:	4b0c      	ldr	r3, [pc, #48]	@ (80092e4 <std+0x64>)
 80092b2:	6323      	str	r3, [r4, #48]	@ 0x30
 80092b4:	4b0c      	ldr	r3, [pc, #48]	@ (80092e8 <std+0x68>)
 80092b6:	429c      	cmp	r4, r3
 80092b8:	d006      	beq.n	80092c8 <std+0x48>
 80092ba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80092be:	4294      	cmp	r4, r2
 80092c0:	d002      	beq.n	80092c8 <std+0x48>
 80092c2:	33d0      	adds	r3, #208	@ 0xd0
 80092c4:	429c      	cmp	r4, r3
 80092c6:	d105      	bne.n	80092d4 <std+0x54>
 80092c8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80092cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80092d0:	f000 ba06 	b.w	80096e0 <__retarget_lock_init_recursive>
 80092d4:	bd10      	pop	{r4, pc}
 80092d6:	bf00      	nop
 80092d8:	0800950d 	.word	0x0800950d
 80092dc:	08009533 	.word	0x08009533
 80092e0:	0800956b 	.word	0x0800956b
 80092e4:	0800958f 	.word	0x0800958f
 80092e8:	200003ac 	.word	0x200003ac

080092ec <stdio_exit_handler>:
 80092ec:	4a02      	ldr	r2, [pc, #8]	@ (80092f8 <stdio_exit_handler+0xc>)
 80092ee:	4903      	ldr	r1, [pc, #12]	@ (80092fc <stdio_exit_handler+0x10>)
 80092f0:	4803      	ldr	r0, [pc, #12]	@ (8009300 <stdio_exit_handler+0x14>)
 80092f2:	f000 b869 	b.w	80093c8 <_fwalk_sglue>
 80092f6:	bf00      	nop
 80092f8:	2000000c 	.word	0x2000000c
 80092fc:	0800c63d 	.word	0x0800c63d
 8009300:	2000001c 	.word	0x2000001c

08009304 <cleanup_stdio>:
 8009304:	6841      	ldr	r1, [r0, #4]
 8009306:	4b0c      	ldr	r3, [pc, #48]	@ (8009338 <cleanup_stdio+0x34>)
 8009308:	4299      	cmp	r1, r3
 800930a:	b510      	push	{r4, lr}
 800930c:	4604      	mov	r4, r0
 800930e:	d001      	beq.n	8009314 <cleanup_stdio+0x10>
 8009310:	f003 f994 	bl	800c63c <_fflush_r>
 8009314:	68a1      	ldr	r1, [r4, #8]
 8009316:	4b09      	ldr	r3, [pc, #36]	@ (800933c <cleanup_stdio+0x38>)
 8009318:	4299      	cmp	r1, r3
 800931a:	d002      	beq.n	8009322 <cleanup_stdio+0x1e>
 800931c:	4620      	mov	r0, r4
 800931e:	f003 f98d 	bl	800c63c <_fflush_r>
 8009322:	68e1      	ldr	r1, [r4, #12]
 8009324:	4b06      	ldr	r3, [pc, #24]	@ (8009340 <cleanup_stdio+0x3c>)
 8009326:	4299      	cmp	r1, r3
 8009328:	d004      	beq.n	8009334 <cleanup_stdio+0x30>
 800932a:	4620      	mov	r0, r4
 800932c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009330:	f003 b984 	b.w	800c63c <_fflush_r>
 8009334:	bd10      	pop	{r4, pc}
 8009336:	bf00      	nop
 8009338:	200003ac 	.word	0x200003ac
 800933c:	20000414 	.word	0x20000414
 8009340:	2000047c 	.word	0x2000047c

08009344 <global_stdio_init.part.0>:
 8009344:	b510      	push	{r4, lr}
 8009346:	4b0b      	ldr	r3, [pc, #44]	@ (8009374 <global_stdio_init.part.0+0x30>)
 8009348:	2104      	movs	r1, #4
 800934a:	4c0b      	ldr	r4, [pc, #44]	@ (8009378 <global_stdio_init.part.0+0x34>)
 800934c:	4a0b      	ldr	r2, [pc, #44]	@ (800937c <global_stdio_init.part.0+0x38>)
 800934e:	4620      	mov	r0, r4
 8009350:	601a      	str	r2, [r3, #0]
 8009352:	2200      	movs	r2, #0
 8009354:	f7ff ff94 	bl	8009280 <std>
 8009358:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800935c:	2201      	movs	r2, #1
 800935e:	2109      	movs	r1, #9
 8009360:	f7ff ff8e 	bl	8009280 <std>
 8009364:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009368:	2202      	movs	r2, #2
 800936a:	2112      	movs	r1, #18
 800936c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009370:	f7ff bf86 	b.w	8009280 <std>
 8009374:	200004e4 	.word	0x200004e4
 8009378:	200003ac 	.word	0x200003ac
 800937c:	080092ed 	.word	0x080092ed

08009380 <__sfp_lock_acquire>:
 8009380:	4801      	ldr	r0, [pc, #4]	@ (8009388 <__sfp_lock_acquire+0x8>)
 8009382:	f000 b9ae 	b.w	80096e2 <__retarget_lock_acquire_recursive>
 8009386:	bf00      	nop
 8009388:	200004ed 	.word	0x200004ed

0800938c <__sfp_lock_release>:
 800938c:	4801      	ldr	r0, [pc, #4]	@ (8009394 <__sfp_lock_release+0x8>)
 800938e:	f000 b9a9 	b.w	80096e4 <__retarget_lock_release_recursive>
 8009392:	bf00      	nop
 8009394:	200004ed 	.word	0x200004ed

08009398 <__sinit>:
 8009398:	b510      	push	{r4, lr}
 800939a:	4604      	mov	r4, r0
 800939c:	f7ff fff0 	bl	8009380 <__sfp_lock_acquire>
 80093a0:	6a23      	ldr	r3, [r4, #32]
 80093a2:	b11b      	cbz	r3, 80093ac <__sinit+0x14>
 80093a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80093a8:	f7ff bff0 	b.w	800938c <__sfp_lock_release>
 80093ac:	4b04      	ldr	r3, [pc, #16]	@ (80093c0 <__sinit+0x28>)
 80093ae:	6223      	str	r3, [r4, #32]
 80093b0:	4b04      	ldr	r3, [pc, #16]	@ (80093c4 <__sinit+0x2c>)
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d1f5      	bne.n	80093a4 <__sinit+0xc>
 80093b8:	f7ff ffc4 	bl	8009344 <global_stdio_init.part.0>
 80093bc:	e7f2      	b.n	80093a4 <__sinit+0xc>
 80093be:	bf00      	nop
 80093c0:	08009305 	.word	0x08009305
 80093c4:	200004e4 	.word	0x200004e4

080093c8 <_fwalk_sglue>:
 80093c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80093cc:	4607      	mov	r7, r0
 80093ce:	4688      	mov	r8, r1
 80093d0:	4614      	mov	r4, r2
 80093d2:	2600      	movs	r6, #0
 80093d4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80093d8:	f1b9 0901 	subs.w	r9, r9, #1
 80093dc:	d505      	bpl.n	80093ea <_fwalk_sglue+0x22>
 80093de:	6824      	ldr	r4, [r4, #0]
 80093e0:	2c00      	cmp	r4, #0
 80093e2:	d1f7      	bne.n	80093d4 <_fwalk_sglue+0xc>
 80093e4:	4630      	mov	r0, r6
 80093e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80093ea:	89ab      	ldrh	r3, [r5, #12]
 80093ec:	2b01      	cmp	r3, #1
 80093ee:	d907      	bls.n	8009400 <_fwalk_sglue+0x38>
 80093f0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80093f4:	3301      	adds	r3, #1
 80093f6:	d003      	beq.n	8009400 <_fwalk_sglue+0x38>
 80093f8:	4629      	mov	r1, r5
 80093fa:	4638      	mov	r0, r7
 80093fc:	47c0      	blx	r8
 80093fe:	4306      	orrs	r6, r0
 8009400:	3568      	adds	r5, #104	@ 0x68
 8009402:	e7e9      	b.n	80093d8 <_fwalk_sglue+0x10>

08009404 <sniprintf>:
 8009404:	b40c      	push	{r2, r3}
 8009406:	4b19      	ldr	r3, [pc, #100]	@ (800946c <sniprintf+0x68>)
 8009408:	b530      	push	{r4, r5, lr}
 800940a:	1e0c      	subs	r4, r1, #0
 800940c:	b09d      	sub	sp, #116	@ 0x74
 800940e:	681d      	ldr	r5, [r3, #0]
 8009410:	da08      	bge.n	8009424 <sniprintf+0x20>
 8009412:	238b      	movs	r3, #139	@ 0x8b
 8009414:	f04f 30ff 	mov.w	r0, #4294967295
 8009418:	602b      	str	r3, [r5, #0]
 800941a:	b01d      	add	sp, #116	@ 0x74
 800941c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009420:	b002      	add	sp, #8
 8009422:	4770      	bx	lr
 8009424:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009428:	9002      	str	r0, [sp, #8]
 800942a:	9006      	str	r0, [sp, #24]
 800942c:	a902      	add	r1, sp, #8
 800942e:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009432:	f04f 0300 	mov.w	r3, #0
 8009436:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009438:	4628      	mov	r0, r5
 800943a:	931b      	str	r3, [sp, #108]	@ 0x6c
 800943c:	bf14      	ite	ne
 800943e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009442:	4623      	moveq	r3, r4
 8009444:	9304      	str	r3, [sp, #16]
 8009446:	9307      	str	r3, [sp, #28]
 8009448:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800944c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009450:	ab21      	add	r3, sp, #132	@ 0x84
 8009452:	9301      	str	r3, [sp, #4]
 8009454:	f002 fc56 	bl	800bd04 <_svfiprintf_r>
 8009458:	1c43      	adds	r3, r0, #1
 800945a:	bfbc      	itt	lt
 800945c:	238b      	movlt	r3, #139	@ 0x8b
 800945e:	602b      	strlt	r3, [r5, #0]
 8009460:	2c00      	cmp	r4, #0
 8009462:	d0da      	beq.n	800941a <sniprintf+0x16>
 8009464:	9b02      	ldr	r3, [sp, #8]
 8009466:	2200      	movs	r2, #0
 8009468:	701a      	strb	r2, [r3, #0]
 800946a:	e7d6      	b.n	800941a <sniprintf+0x16>
 800946c:	20000018 	.word	0x20000018

08009470 <siprintf>:
 8009470:	b40e      	push	{r1, r2, r3}
 8009472:	b510      	push	{r4, lr}
 8009474:	b09d      	sub	sp, #116	@ 0x74
 8009476:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800947a:	2400      	movs	r4, #0
 800947c:	ab1f      	add	r3, sp, #124	@ 0x7c
 800947e:	9002      	str	r0, [sp, #8]
 8009480:	9006      	str	r0, [sp, #24]
 8009482:	9107      	str	r1, [sp, #28]
 8009484:	9104      	str	r1, [sp, #16]
 8009486:	4809      	ldr	r0, [pc, #36]	@ (80094ac <siprintf+0x3c>)
 8009488:	4909      	ldr	r1, [pc, #36]	@ (80094b0 <siprintf+0x40>)
 800948a:	f853 2b04 	ldr.w	r2, [r3], #4
 800948e:	9105      	str	r1, [sp, #20]
 8009490:	a902      	add	r1, sp, #8
 8009492:	6800      	ldr	r0, [r0, #0]
 8009494:	9301      	str	r3, [sp, #4]
 8009496:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009498:	f002 fc34 	bl	800bd04 <_svfiprintf_r>
 800949c:	9b02      	ldr	r3, [sp, #8]
 800949e:	701c      	strb	r4, [r3, #0]
 80094a0:	b01d      	add	sp, #116	@ 0x74
 80094a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094a6:	b003      	add	sp, #12
 80094a8:	4770      	bx	lr
 80094aa:	bf00      	nop
 80094ac:	20000018 	.word	0x20000018
 80094b0:	ffff0208 	.word	0xffff0208

080094b4 <siscanf>:
 80094b4:	b40e      	push	{r1, r2, r3}
 80094b6:	b570      	push	{r4, r5, r6, lr}
 80094b8:	b09d      	sub	sp, #116	@ 0x74
 80094ba:	2500      	movs	r5, #0
 80094bc:	f44f 7201 	mov.w	r2, #516	@ 0x204
 80094c0:	ac21      	add	r4, sp, #132	@ 0x84
 80094c2:	951b      	str	r5, [sp, #108]	@ 0x6c
 80094c4:	f8ad 2014 	strh.w	r2, [sp, #20]
 80094c8:	f854 6b04 	ldr.w	r6, [r4], #4
 80094cc:	9002      	str	r0, [sp, #8]
 80094ce:	9006      	str	r0, [sp, #24]
 80094d0:	f7f6 feb2 	bl	8000238 <strlen>
 80094d4:	4b0b      	ldr	r3, [pc, #44]	@ (8009504 <siscanf+0x50>)
 80094d6:	4632      	mov	r2, r6
 80094d8:	9003      	str	r0, [sp, #12]
 80094da:	a902      	add	r1, sp, #8
 80094dc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80094de:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80094e2:	9007      	str	r0, [sp, #28]
 80094e4:	4808      	ldr	r0, [pc, #32]	@ (8009508 <siscanf+0x54>)
 80094e6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80094ea:	4623      	mov	r3, r4
 80094ec:	6800      	ldr	r0, [r0, #0]
 80094ee:	950f      	str	r5, [sp, #60]	@ 0x3c
 80094f0:	9514      	str	r5, [sp, #80]	@ 0x50
 80094f2:	9401      	str	r4, [sp, #4]
 80094f4:	f002 fd5c 	bl	800bfb0 <__ssvfiscanf_r>
 80094f8:	b01d      	add	sp, #116	@ 0x74
 80094fa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80094fe:	b003      	add	sp, #12
 8009500:	4770      	bx	lr
 8009502:	bf00      	nop
 8009504:	0800952f 	.word	0x0800952f
 8009508:	20000018 	.word	0x20000018

0800950c <__sread>:
 800950c:	b510      	push	{r4, lr}
 800950e:	460c      	mov	r4, r1
 8009510:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009514:	f000 f896 	bl	8009644 <_read_r>
 8009518:	2800      	cmp	r0, #0
 800951a:	bfab      	itete	ge
 800951c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800951e:	89a3      	ldrhlt	r3, [r4, #12]
 8009520:	181b      	addge	r3, r3, r0
 8009522:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009526:	bfac      	ite	ge
 8009528:	6563      	strge	r3, [r4, #84]	@ 0x54
 800952a:	81a3      	strhlt	r3, [r4, #12]
 800952c:	bd10      	pop	{r4, pc}

0800952e <__seofread>:
 800952e:	2000      	movs	r0, #0
 8009530:	4770      	bx	lr

08009532 <__swrite>:
 8009532:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009536:	461f      	mov	r7, r3
 8009538:	898b      	ldrh	r3, [r1, #12]
 800953a:	4605      	mov	r5, r0
 800953c:	460c      	mov	r4, r1
 800953e:	05db      	lsls	r3, r3, #23
 8009540:	4616      	mov	r6, r2
 8009542:	d505      	bpl.n	8009550 <__swrite+0x1e>
 8009544:	2302      	movs	r3, #2
 8009546:	2200      	movs	r2, #0
 8009548:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800954c:	f000 f868 	bl	8009620 <_lseek_r>
 8009550:	89a3      	ldrh	r3, [r4, #12]
 8009552:	4632      	mov	r2, r6
 8009554:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009558:	4628      	mov	r0, r5
 800955a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800955e:	81a3      	strh	r3, [r4, #12]
 8009560:	463b      	mov	r3, r7
 8009562:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009566:	f000 b87f 	b.w	8009668 <_write_r>

0800956a <__sseek>:
 800956a:	b510      	push	{r4, lr}
 800956c:	460c      	mov	r4, r1
 800956e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009572:	f000 f855 	bl	8009620 <_lseek_r>
 8009576:	1c43      	adds	r3, r0, #1
 8009578:	89a3      	ldrh	r3, [r4, #12]
 800957a:	bf15      	itete	ne
 800957c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800957e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009582:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009586:	81a3      	strheq	r3, [r4, #12]
 8009588:	bf18      	it	ne
 800958a:	81a3      	strhne	r3, [r4, #12]
 800958c:	bd10      	pop	{r4, pc}

0800958e <__sclose>:
 800958e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009592:	f000 b835 	b.w	8009600 <_close_r>

08009596 <memset>:
 8009596:	4402      	add	r2, r0
 8009598:	4603      	mov	r3, r0
 800959a:	4293      	cmp	r3, r2
 800959c:	d100      	bne.n	80095a0 <memset+0xa>
 800959e:	4770      	bx	lr
 80095a0:	f803 1b01 	strb.w	r1, [r3], #1
 80095a4:	e7f9      	b.n	800959a <memset+0x4>

080095a6 <strncpy>:
 80095a6:	3901      	subs	r1, #1
 80095a8:	4603      	mov	r3, r0
 80095aa:	b510      	push	{r4, lr}
 80095ac:	b132      	cbz	r2, 80095bc <strncpy+0x16>
 80095ae:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80095b2:	3a01      	subs	r2, #1
 80095b4:	f803 4b01 	strb.w	r4, [r3], #1
 80095b8:	2c00      	cmp	r4, #0
 80095ba:	d1f7      	bne.n	80095ac <strncpy+0x6>
 80095bc:	441a      	add	r2, r3
 80095be:	2100      	movs	r1, #0
 80095c0:	4293      	cmp	r3, r2
 80095c2:	d100      	bne.n	80095c6 <strncpy+0x20>
 80095c4:	bd10      	pop	{r4, pc}
 80095c6:	f803 1b01 	strb.w	r1, [r3], #1
 80095ca:	e7f9      	b.n	80095c0 <strncpy+0x1a>

080095cc <strstr>:
 80095cc:	780a      	ldrb	r2, [r1, #0]
 80095ce:	b570      	push	{r4, r5, r6, lr}
 80095d0:	b96a      	cbnz	r2, 80095ee <strstr+0x22>
 80095d2:	bd70      	pop	{r4, r5, r6, pc}
 80095d4:	429a      	cmp	r2, r3
 80095d6:	d109      	bne.n	80095ec <strstr+0x20>
 80095d8:	460c      	mov	r4, r1
 80095da:	4605      	mov	r5, r0
 80095dc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d0f6      	beq.n	80095d2 <strstr+0x6>
 80095e4:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80095e8:	429e      	cmp	r6, r3
 80095ea:	d0f7      	beq.n	80095dc <strstr+0x10>
 80095ec:	3001      	adds	r0, #1
 80095ee:	7803      	ldrb	r3, [r0, #0]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d1ef      	bne.n	80095d4 <strstr+0x8>
 80095f4:	4618      	mov	r0, r3
 80095f6:	e7ec      	b.n	80095d2 <strstr+0x6>

080095f8 <_localeconv_r>:
 80095f8:	4800      	ldr	r0, [pc, #0]	@ (80095fc <_localeconv_r+0x4>)
 80095fa:	4770      	bx	lr
 80095fc:	20000158 	.word	0x20000158

08009600 <_close_r>:
 8009600:	b538      	push	{r3, r4, r5, lr}
 8009602:	2300      	movs	r3, #0
 8009604:	4d05      	ldr	r5, [pc, #20]	@ (800961c <_close_r+0x1c>)
 8009606:	4604      	mov	r4, r0
 8009608:	4608      	mov	r0, r1
 800960a:	602b      	str	r3, [r5, #0]
 800960c:	f7f8 fbf8 	bl	8001e00 <_close>
 8009610:	1c43      	adds	r3, r0, #1
 8009612:	d102      	bne.n	800961a <_close_r+0x1a>
 8009614:	682b      	ldr	r3, [r5, #0]
 8009616:	b103      	cbz	r3, 800961a <_close_r+0x1a>
 8009618:	6023      	str	r3, [r4, #0]
 800961a:	bd38      	pop	{r3, r4, r5, pc}
 800961c:	200004e8 	.word	0x200004e8

08009620 <_lseek_r>:
 8009620:	b538      	push	{r3, r4, r5, lr}
 8009622:	4604      	mov	r4, r0
 8009624:	4d06      	ldr	r5, [pc, #24]	@ (8009640 <_lseek_r+0x20>)
 8009626:	4608      	mov	r0, r1
 8009628:	4611      	mov	r1, r2
 800962a:	2200      	movs	r2, #0
 800962c:	602a      	str	r2, [r5, #0]
 800962e:	461a      	mov	r2, r3
 8009630:	f7f8 fc0d 	bl	8001e4e <_lseek>
 8009634:	1c43      	adds	r3, r0, #1
 8009636:	d102      	bne.n	800963e <_lseek_r+0x1e>
 8009638:	682b      	ldr	r3, [r5, #0]
 800963a:	b103      	cbz	r3, 800963e <_lseek_r+0x1e>
 800963c:	6023      	str	r3, [r4, #0]
 800963e:	bd38      	pop	{r3, r4, r5, pc}
 8009640:	200004e8 	.word	0x200004e8

08009644 <_read_r>:
 8009644:	b538      	push	{r3, r4, r5, lr}
 8009646:	4604      	mov	r4, r0
 8009648:	4d06      	ldr	r5, [pc, #24]	@ (8009664 <_read_r+0x20>)
 800964a:	4608      	mov	r0, r1
 800964c:	4611      	mov	r1, r2
 800964e:	2200      	movs	r2, #0
 8009650:	602a      	str	r2, [r5, #0]
 8009652:	461a      	mov	r2, r3
 8009654:	f7f8 fb9b 	bl	8001d8e <_read>
 8009658:	1c43      	adds	r3, r0, #1
 800965a:	d102      	bne.n	8009662 <_read_r+0x1e>
 800965c:	682b      	ldr	r3, [r5, #0]
 800965e:	b103      	cbz	r3, 8009662 <_read_r+0x1e>
 8009660:	6023      	str	r3, [r4, #0]
 8009662:	bd38      	pop	{r3, r4, r5, pc}
 8009664:	200004e8 	.word	0x200004e8

08009668 <_write_r>:
 8009668:	b538      	push	{r3, r4, r5, lr}
 800966a:	4604      	mov	r4, r0
 800966c:	4d06      	ldr	r5, [pc, #24]	@ (8009688 <_write_r+0x20>)
 800966e:	4608      	mov	r0, r1
 8009670:	4611      	mov	r1, r2
 8009672:	2200      	movs	r2, #0
 8009674:	602a      	str	r2, [r5, #0]
 8009676:	461a      	mov	r2, r3
 8009678:	f7f8 fba6 	bl	8001dc8 <_write>
 800967c:	1c43      	adds	r3, r0, #1
 800967e:	d102      	bne.n	8009686 <_write_r+0x1e>
 8009680:	682b      	ldr	r3, [r5, #0]
 8009682:	b103      	cbz	r3, 8009686 <_write_r+0x1e>
 8009684:	6023      	str	r3, [r4, #0]
 8009686:	bd38      	pop	{r3, r4, r5, pc}
 8009688:	200004e8 	.word	0x200004e8

0800968c <__errno>:
 800968c:	4b01      	ldr	r3, [pc, #4]	@ (8009694 <__errno+0x8>)
 800968e:	6818      	ldr	r0, [r3, #0]
 8009690:	4770      	bx	lr
 8009692:	bf00      	nop
 8009694:	20000018 	.word	0x20000018

08009698 <__libc_init_array>:
 8009698:	b570      	push	{r4, r5, r6, lr}
 800969a:	4d0d      	ldr	r5, [pc, #52]	@ (80096d0 <__libc_init_array+0x38>)
 800969c:	2600      	movs	r6, #0
 800969e:	4c0d      	ldr	r4, [pc, #52]	@ (80096d4 <__libc_init_array+0x3c>)
 80096a0:	1b64      	subs	r4, r4, r5
 80096a2:	10a4      	asrs	r4, r4, #2
 80096a4:	42a6      	cmp	r6, r4
 80096a6:	d109      	bne.n	80096bc <__libc_init_array+0x24>
 80096a8:	4d0b      	ldr	r5, [pc, #44]	@ (80096d8 <__libc_init_array+0x40>)
 80096aa:	2600      	movs	r6, #0
 80096ac:	4c0b      	ldr	r4, [pc, #44]	@ (80096dc <__libc_init_array+0x44>)
 80096ae:	f003 ff93 	bl	800d5d8 <_init>
 80096b2:	1b64      	subs	r4, r4, r5
 80096b4:	10a4      	asrs	r4, r4, #2
 80096b6:	42a6      	cmp	r6, r4
 80096b8:	d105      	bne.n	80096c6 <__libc_init_array+0x2e>
 80096ba:	bd70      	pop	{r4, r5, r6, pc}
 80096bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80096c0:	3601      	adds	r6, #1
 80096c2:	4798      	blx	r3
 80096c4:	e7ee      	b.n	80096a4 <__libc_init_array+0xc>
 80096c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80096ca:	3601      	adds	r6, #1
 80096cc:	4798      	blx	r3
 80096ce:	e7f2      	b.n	80096b6 <__libc_init_array+0x1e>
 80096d0:	0800db84 	.word	0x0800db84
 80096d4:	0800db84 	.word	0x0800db84
 80096d8:	0800db84 	.word	0x0800db84
 80096dc:	0800db88 	.word	0x0800db88

080096e0 <__retarget_lock_init_recursive>:
 80096e0:	4770      	bx	lr

080096e2 <__retarget_lock_acquire_recursive>:
 80096e2:	4770      	bx	lr

080096e4 <__retarget_lock_release_recursive>:
 80096e4:	4770      	bx	lr

080096e6 <memchr>:
 80096e6:	b2c9      	uxtb	r1, r1
 80096e8:	4603      	mov	r3, r0
 80096ea:	4402      	add	r2, r0
 80096ec:	b510      	push	{r4, lr}
 80096ee:	4293      	cmp	r3, r2
 80096f0:	4618      	mov	r0, r3
 80096f2:	d101      	bne.n	80096f8 <memchr+0x12>
 80096f4:	2000      	movs	r0, #0
 80096f6:	e003      	b.n	8009700 <memchr+0x1a>
 80096f8:	7804      	ldrb	r4, [r0, #0]
 80096fa:	3301      	adds	r3, #1
 80096fc:	428c      	cmp	r4, r1
 80096fe:	d1f6      	bne.n	80096ee <memchr+0x8>
 8009700:	bd10      	pop	{r4, pc}
	...

08009704 <nanf>:
 8009704:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800970c <nanf+0x8>
 8009708:	4770      	bx	lr
 800970a:	bf00      	nop
 800970c:	7fc00000 	.word	0x7fc00000

08009710 <quorem>:
 8009710:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009714:	6903      	ldr	r3, [r0, #16]
 8009716:	4607      	mov	r7, r0
 8009718:	690c      	ldr	r4, [r1, #16]
 800971a:	42a3      	cmp	r3, r4
 800971c:	f2c0 8083 	blt.w	8009826 <quorem+0x116>
 8009720:	3c01      	subs	r4, #1
 8009722:	f100 0514 	add.w	r5, r0, #20
 8009726:	f101 0814 	add.w	r8, r1, #20
 800972a:	00a3      	lsls	r3, r4, #2
 800972c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009730:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009734:	9300      	str	r3, [sp, #0]
 8009736:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800973a:	9301      	str	r3, [sp, #4]
 800973c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009740:	3301      	adds	r3, #1
 8009742:	429a      	cmp	r2, r3
 8009744:	fbb2 f6f3 	udiv	r6, r2, r3
 8009748:	d331      	bcc.n	80097ae <quorem+0x9e>
 800974a:	f04f 0a00 	mov.w	sl, #0
 800974e:	46c4      	mov	ip, r8
 8009750:	46ae      	mov	lr, r5
 8009752:	46d3      	mov	fp, sl
 8009754:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009758:	b298      	uxth	r0, r3
 800975a:	45e1      	cmp	r9, ip
 800975c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8009760:	fb06 a000 	mla	r0, r6, r0, sl
 8009764:	ea4f 4210 	mov.w	r2, r0, lsr #16
 8009768:	b280      	uxth	r0, r0
 800976a:	fb06 2303 	mla	r3, r6, r3, r2
 800976e:	f8de 2000 	ldr.w	r2, [lr]
 8009772:	b292      	uxth	r2, r2
 8009774:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009778:	eba2 0200 	sub.w	r2, r2, r0
 800977c:	b29b      	uxth	r3, r3
 800977e:	f8de 0000 	ldr.w	r0, [lr]
 8009782:	445a      	add	r2, fp
 8009784:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009788:	b292      	uxth	r2, r2
 800978a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800978e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009792:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009796:	f84e 2b04 	str.w	r2, [lr], #4
 800979a:	d2db      	bcs.n	8009754 <quorem+0x44>
 800979c:	9b00      	ldr	r3, [sp, #0]
 800979e:	58eb      	ldr	r3, [r5, r3]
 80097a0:	b92b      	cbnz	r3, 80097ae <quorem+0x9e>
 80097a2:	9b01      	ldr	r3, [sp, #4]
 80097a4:	3b04      	subs	r3, #4
 80097a6:	429d      	cmp	r5, r3
 80097a8:	461a      	mov	r2, r3
 80097aa:	d330      	bcc.n	800980e <quorem+0xfe>
 80097ac:	613c      	str	r4, [r7, #16]
 80097ae:	4638      	mov	r0, r7
 80097b0:	f001 f9d0 	bl	800ab54 <__mcmp>
 80097b4:	2800      	cmp	r0, #0
 80097b6:	db26      	blt.n	8009806 <quorem+0xf6>
 80097b8:	4629      	mov	r1, r5
 80097ba:	2000      	movs	r0, #0
 80097bc:	f858 2b04 	ldr.w	r2, [r8], #4
 80097c0:	f8d1 c000 	ldr.w	ip, [r1]
 80097c4:	fa1f fe82 	uxth.w	lr, r2
 80097c8:	45c1      	cmp	r9, r8
 80097ca:	fa1f f38c 	uxth.w	r3, ip
 80097ce:	ea4f 4212 	mov.w	r2, r2, lsr #16
 80097d2:	eba3 030e 	sub.w	r3, r3, lr
 80097d6:	4403      	add	r3, r0
 80097d8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80097dc:	b29b      	uxth	r3, r3
 80097de:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80097e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80097e6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80097ea:	f841 3b04 	str.w	r3, [r1], #4
 80097ee:	d2e5      	bcs.n	80097bc <quorem+0xac>
 80097f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80097f4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80097f8:	b922      	cbnz	r2, 8009804 <quorem+0xf4>
 80097fa:	3b04      	subs	r3, #4
 80097fc:	429d      	cmp	r5, r3
 80097fe:	461a      	mov	r2, r3
 8009800:	d30b      	bcc.n	800981a <quorem+0x10a>
 8009802:	613c      	str	r4, [r7, #16]
 8009804:	3601      	adds	r6, #1
 8009806:	4630      	mov	r0, r6
 8009808:	b003      	add	sp, #12
 800980a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800980e:	6812      	ldr	r2, [r2, #0]
 8009810:	3b04      	subs	r3, #4
 8009812:	2a00      	cmp	r2, #0
 8009814:	d1ca      	bne.n	80097ac <quorem+0x9c>
 8009816:	3c01      	subs	r4, #1
 8009818:	e7c5      	b.n	80097a6 <quorem+0x96>
 800981a:	6812      	ldr	r2, [r2, #0]
 800981c:	3b04      	subs	r3, #4
 800981e:	2a00      	cmp	r2, #0
 8009820:	d1ef      	bne.n	8009802 <quorem+0xf2>
 8009822:	3c01      	subs	r4, #1
 8009824:	e7ea      	b.n	80097fc <quorem+0xec>
 8009826:	2000      	movs	r0, #0
 8009828:	e7ee      	b.n	8009808 <quorem+0xf8>
 800982a:	0000      	movs	r0, r0
 800982c:	0000      	movs	r0, r0
	...

08009830 <_dtoa_r>:
 8009830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009834:	69c7      	ldr	r7, [r0, #28]
 8009836:	b097      	sub	sp, #92	@ 0x5c
 8009838:	4681      	mov	r9, r0
 800983a:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800983c:	9107      	str	r1, [sp, #28]
 800983e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009840:	9311      	str	r3, [sp, #68]	@ 0x44
 8009842:	ec55 4b10 	vmov	r4, r5, d0
 8009846:	ed8d 0b04 	vstr	d0, [sp, #16]
 800984a:	b97f      	cbnz	r7, 800986c <_dtoa_r+0x3c>
 800984c:	2010      	movs	r0, #16
 800984e:	f000 fe0b 	bl	800a468 <malloc>
 8009852:	4602      	mov	r2, r0
 8009854:	f8c9 001c 	str.w	r0, [r9, #28]
 8009858:	b920      	cbnz	r0, 8009864 <_dtoa_r+0x34>
 800985a:	4ba9      	ldr	r3, [pc, #676]	@ (8009b00 <_dtoa_r+0x2d0>)
 800985c:	21ef      	movs	r1, #239	@ 0xef
 800985e:	48a9      	ldr	r0, [pc, #676]	@ (8009b04 <_dtoa_r+0x2d4>)
 8009860:	f002 ffd6 	bl	800c810 <__assert_func>
 8009864:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009868:	6007      	str	r7, [r0, #0]
 800986a:	60c7      	str	r7, [r0, #12]
 800986c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009870:	6819      	ldr	r1, [r3, #0]
 8009872:	b159      	cbz	r1, 800988c <_dtoa_r+0x5c>
 8009874:	685a      	ldr	r2, [r3, #4]
 8009876:	2301      	movs	r3, #1
 8009878:	4648      	mov	r0, r9
 800987a:	4093      	lsls	r3, r2
 800987c:	604a      	str	r2, [r1, #4]
 800987e:	608b      	str	r3, [r1, #8]
 8009880:	f000 fee8 	bl	800a654 <_Bfree>
 8009884:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009888:	2200      	movs	r2, #0
 800988a:	601a      	str	r2, [r3, #0]
 800988c:	1e2b      	subs	r3, r5, #0
 800988e:	bfb7      	itett	lt
 8009890:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009894:	2300      	movge	r3, #0
 8009896:	2201      	movlt	r2, #1
 8009898:	9305      	strlt	r3, [sp, #20]
 800989a:	bfa8      	it	ge
 800989c:	6033      	strge	r3, [r6, #0]
 800989e:	9f05      	ldr	r7, [sp, #20]
 80098a0:	4b99      	ldr	r3, [pc, #612]	@ (8009b08 <_dtoa_r+0x2d8>)
 80098a2:	bfb8      	it	lt
 80098a4:	6032      	strlt	r2, [r6, #0]
 80098a6:	43bb      	bics	r3, r7
 80098a8:	d112      	bne.n	80098d0 <_dtoa_r+0xa0>
 80098aa:	f242 730f 	movw	r3, #9999	@ 0x270f
 80098ae:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80098b0:	6013      	str	r3, [r2, #0]
 80098b2:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80098b6:	4323      	orrs	r3, r4
 80098b8:	f000 855a 	beq.w	800a370 <_dtoa_r+0xb40>
 80098bc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80098be:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8009b1c <_dtoa_r+0x2ec>
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	f000 855c 	beq.w	800a380 <_dtoa_r+0xb50>
 80098c8:	f10a 0303 	add.w	r3, sl, #3
 80098cc:	f000 bd56 	b.w	800a37c <_dtoa_r+0xb4c>
 80098d0:	ed9d 7b04 	vldr	d7, [sp, #16]
 80098d4:	2200      	movs	r2, #0
 80098d6:	2300      	movs	r3, #0
 80098d8:	ec51 0b17 	vmov	r0, r1, d7
 80098dc:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80098e0:	f7f7 f8d6 	bl	8000a90 <__aeabi_dcmpeq>
 80098e4:	4680      	mov	r8, r0
 80098e6:	b158      	cbz	r0, 8009900 <_dtoa_r+0xd0>
 80098e8:	2301      	movs	r3, #1
 80098ea:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80098ec:	6013      	str	r3, [r2, #0]
 80098ee:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80098f0:	b113      	cbz	r3, 80098f8 <_dtoa_r+0xc8>
 80098f2:	4b86      	ldr	r3, [pc, #536]	@ (8009b0c <_dtoa_r+0x2dc>)
 80098f4:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80098f6:	6013      	str	r3, [r2, #0]
 80098f8:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8009b20 <_dtoa_r+0x2f0>
 80098fc:	f000 bd40 	b.w	800a380 <_dtoa_r+0xb50>
 8009900:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009904:	aa14      	add	r2, sp, #80	@ 0x50
 8009906:	a915      	add	r1, sp, #84	@ 0x54
 8009908:	4648      	mov	r0, r9
 800990a:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800990e:	f001 fa49 	bl	800ada4 <__d2b>
 8009912:	9002      	str	r0, [sp, #8]
 8009914:	2e00      	cmp	r6, #0
 8009916:	d076      	beq.n	8009a06 <_dtoa_r+0x1d6>
 8009918:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800991a:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800991e:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8009922:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009926:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800992a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800992e:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009932:	4619      	mov	r1, r3
 8009934:	2200      	movs	r2, #0
 8009936:	4b76      	ldr	r3, [pc, #472]	@ (8009b10 <_dtoa_r+0x2e0>)
 8009938:	f7f6 fc8a 	bl	8000250 <__aeabi_dsub>
 800993c:	a36a      	add	r3, pc, #424	@ (adr r3, 8009ae8 <_dtoa_r+0x2b8>)
 800993e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009942:	f7f6 fe3d 	bl	80005c0 <__aeabi_dmul>
 8009946:	a36a      	add	r3, pc, #424	@ (adr r3, 8009af0 <_dtoa_r+0x2c0>)
 8009948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800994c:	f7f6 fc82 	bl	8000254 <__adddf3>
 8009950:	4604      	mov	r4, r0
 8009952:	460d      	mov	r5, r1
 8009954:	4630      	mov	r0, r6
 8009956:	f7f6 fdc9 	bl	80004ec <__aeabi_i2d>
 800995a:	a367      	add	r3, pc, #412	@ (adr r3, 8009af8 <_dtoa_r+0x2c8>)
 800995c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009960:	f7f6 fe2e 	bl	80005c0 <__aeabi_dmul>
 8009964:	4602      	mov	r2, r0
 8009966:	460b      	mov	r3, r1
 8009968:	4620      	mov	r0, r4
 800996a:	4629      	mov	r1, r5
 800996c:	f7f6 fc72 	bl	8000254 <__adddf3>
 8009970:	4604      	mov	r4, r0
 8009972:	460d      	mov	r5, r1
 8009974:	f7f7 f8d4 	bl	8000b20 <__aeabi_d2iz>
 8009978:	2200      	movs	r2, #0
 800997a:	4607      	mov	r7, r0
 800997c:	2300      	movs	r3, #0
 800997e:	4620      	mov	r0, r4
 8009980:	4629      	mov	r1, r5
 8009982:	f7f7 f88f 	bl	8000aa4 <__aeabi_dcmplt>
 8009986:	b140      	cbz	r0, 800999a <_dtoa_r+0x16a>
 8009988:	4638      	mov	r0, r7
 800998a:	f7f6 fdaf 	bl	80004ec <__aeabi_i2d>
 800998e:	4622      	mov	r2, r4
 8009990:	462b      	mov	r3, r5
 8009992:	f7f7 f87d 	bl	8000a90 <__aeabi_dcmpeq>
 8009996:	b900      	cbnz	r0, 800999a <_dtoa_r+0x16a>
 8009998:	3f01      	subs	r7, #1
 800999a:	2f16      	cmp	r7, #22
 800999c:	d852      	bhi.n	8009a44 <_dtoa_r+0x214>
 800999e:	4b5d      	ldr	r3, [pc, #372]	@ (8009b14 <_dtoa_r+0x2e4>)
 80099a0:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80099a4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80099a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099ac:	f7f7 f87a 	bl	8000aa4 <__aeabi_dcmplt>
 80099b0:	2800      	cmp	r0, #0
 80099b2:	d049      	beq.n	8009a48 <_dtoa_r+0x218>
 80099b4:	3f01      	subs	r7, #1
 80099b6:	2300      	movs	r3, #0
 80099b8:	9310      	str	r3, [sp, #64]	@ 0x40
 80099ba:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80099bc:	1b9b      	subs	r3, r3, r6
 80099be:	1e5a      	subs	r2, r3, #1
 80099c0:	bf4c      	ite	mi
 80099c2:	f1c3 0301 	rsbmi	r3, r3, #1
 80099c6:	2300      	movpl	r3, #0
 80099c8:	9206      	str	r2, [sp, #24]
 80099ca:	bf45      	ittet	mi
 80099cc:	9300      	strmi	r3, [sp, #0]
 80099ce:	2300      	movmi	r3, #0
 80099d0:	9300      	strpl	r3, [sp, #0]
 80099d2:	9306      	strmi	r3, [sp, #24]
 80099d4:	2f00      	cmp	r7, #0
 80099d6:	db39      	blt.n	8009a4c <_dtoa_r+0x21c>
 80099d8:	9b06      	ldr	r3, [sp, #24]
 80099da:	970d      	str	r7, [sp, #52]	@ 0x34
 80099dc:	443b      	add	r3, r7
 80099de:	9306      	str	r3, [sp, #24]
 80099e0:	2300      	movs	r3, #0
 80099e2:	9308      	str	r3, [sp, #32]
 80099e4:	9b07      	ldr	r3, [sp, #28]
 80099e6:	2b09      	cmp	r3, #9
 80099e8:	d863      	bhi.n	8009ab2 <_dtoa_r+0x282>
 80099ea:	2b05      	cmp	r3, #5
 80099ec:	bfc5      	ittet	gt
 80099ee:	3b04      	subgt	r3, #4
 80099f0:	2400      	movgt	r4, #0
 80099f2:	2401      	movle	r4, #1
 80099f4:	9307      	strgt	r3, [sp, #28]
 80099f6:	9b07      	ldr	r3, [sp, #28]
 80099f8:	3b02      	subs	r3, #2
 80099fa:	2b03      	cmp	r3, #3
 80099fc:	d865      	bhi.n	8009aca <_dtoa_r+0x29a>
 80099fe:	e8df f003 	tbb	[pc, r3]
 8009a02:	5654      	.short	0x5654
 8009a04:	2d39      	.short	0x2d39
 8009a06:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8009a0a:	441e      	add	r6, r3
 8009a0c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009a10:	2b20      	cmp	r3, #32
 8009a12:	bfc9      	itett	gt
 8009a14:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009a18:	f1c3 0320 	rsble	r3, r3, #32
 8009a1c:	409f      	lslgt	r7, r3
 8009a1e:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009a22:	bfd8      	it	le
 8009a24:	fa04 f003 	lslle.w	r0, r4, r3
 8009a28:	f106 36ff 	add.w	r6, r6, #4294967295
 8009a2c:	bfc4      	itt	gt
 8009a2e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009a32:	ea47 0003 	orrgt.w	r0, r7, r3
 8009a36:	f7f6 fd49 	bl	80004cc <__aeabi_ui2d>
 8009a3a:	2201      	movs	r2, #1
 8009a3c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009a40:	9212      	str	r2, [sp, #72]	@ 0x48
 8009a42:	e776      	b.n	8009932 <_dtoa_r+0x102>
 8009a44:	2301      	movs	r3, #1
 8009a46:	e7b7      	b.n	80099b8 <_dtoa_r+0x188>
 8009a48:	9010      	str	r0, [sp, #64]	@ 0x40
 8009a4a:	e7b6      	b.n	80099ba <_dtoa_r+0x18a>
 8009a4c:	9b00      	ldr	r3, [sp, #0]
 8009a4e:	1bdb      	subs	r3, r3, r7
 8009a50:	9300      	str	r3, [sp, #0]
 8009a52:	427b      	negs	r3, r7
 8009a54:	9308      	str	r3, [sp, #32]
 8009a56:	2300      	movs	r3, #0
 8009a58:	930d      	str	r3, [sp, #52]	@ 0x34
 8009a5a:	e7c3      	b.n	80099e4 <_dtoa_r+0x1b4>
 8009a5c:	2301      	movs	r3, #1
 8009a5e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a60:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009a62:	eb07 0b03 	add.w	fp, r7, r3
 8009a66:	f10b 0301 	add.w	r3, fp, #1
 8009a6a:	2b01      	cmp	r3, #1
 8009a6c:	9303      	str	r3, [sp, #12]
 8009a6e:	bfb8      	it	lt
 8009a70:	2301      	movlt	r3, #1
 8009a72:	e006      	b.n	8009a82 <_dtoa_r+0x252>
 8009a74:	2301      	movs	r3, #1
 8009a76:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a78:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	dd28      	ble.n	8009ad0 <_dtoa_r+0x2a0>
 8009a7e:	469b      	mov	fp, r3
 8009a80:	9303      	str	r3, [sp, #12]
 8009a82:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8009a86:	2100      	movs	r1, #0
 8009a88:	2204      	movs	r2, #4
 8009a8a:	f102 0514 	add.w	r5, r2, #20
 8009a8e:	429d      	cmp	r5, r3
 8009a90:	d926      	bls.n	8009ae0 <_dtoa_r+0x2b0>
 8009a92:	6041      	str	r1, [r0, #4]
 8009a94:	4648      	mov	r0, r9
 8009a96:	f000 fd9d 	bl	800a5d4 <_Balloc>
 8009a9a:	4682      	mov	sl, r0
 8009a9c:	2800      	cmp	r0, #0
 8009a9e:	d141      	bne.n	8009b24 <_dtoa_r+0x2f4>
 8009aa0:	4b1d      	ldr	r3, [pc, #116]	@ (8009b18 <_dtoa_r+0x2e8>)
 8009aa2:	4602      	mov	r2, r0
 8009aa4:	f240 11af 	movw	r1, #431	@ 0x1af
 8009aa8:	e6d9      	b.n	800985e <_dtoa_r+0x2e>
 8009aaa:	2300      	movs	r3, #0
 8009aac:	e7e3      	b.n	8009a76 <_dtoa_r+0x246>
 8009aae:	2300      	movs	r3, #0
 8009ab0:	e7d5      	b.n	8009a5e <_dtoa_r+0x22e>
 8009ab2:	2401      	movs	r4, #1
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	9409      	str	r4, [sp, #36]	@ 0x24
 8009ab8:	9307      	str	r3, [sp, #28]
 8009aba:	f04f 3bff 	mov.w	fp, #4294967295
 8009abe:	2200      	movs	r2, #0
 8009ac0:	2312      	movs	r3, #18
 8009ac2:	f8cd b00c 	str.w	fp, [sp, #12]
 8009ac6:	920c      	str	r2, [sp, #48]	@ 0x30
 8009ac8:	e7db      	b.n	8009a82 <_dtoa_r+0x252>
 8009aca:	2301      	movs	r3, #1
 8009acc:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ace:	e7f4      	b.n	8009aba <_dtoa_r+0x28a>
 8009ad0:	f04f 0b01 	mov.w	fp, #1
 8009ad4:	465b      	mov	r3, fp
 8009ad6:	f8cd b00c 	str.w	fp, [sp, #12]
 8009ada:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8009ade:	e7d0      	b.n	8009a82 <_dtoa_r+0x252>
 8009ae0:	3101      	adds	r1, #1
 8009ae2:	0052      	lsls	r2, r2, #1
 8009ae4:	e7d1      	b.n	8009a8a <_dtoa_r+0x25a>
 8009ae6:	bf00      	nop
 8009ae8:	636f4361 	.word	0x636f4361
 8009aec:	3fd287a7 	.word	0x3fd287a7
 8009af0:	8b60c8b3 	.word	0x8b60c8b3
 8009af4:	3fc68a28 	.word	0x3fc68a28
 8009af8:	509f79fb 	.word	0x509f79fb
 8009afc:	3fd34413 	.word	0x3fd34413
 8009b00:	0800d780 	.word	0x0800d780
 8009b04:	0800d797 	.word	0x0800d797
 8009b08:	7ff00000 	.word	0x7ff00000
 8009b0c:	0800d883 	.word	0x0800d883
 8009b10:	3ff80000 	.word	0x3ff80000
 8009b14:	0800d960 	.word	0x0800d960
 8009b18:	0800d7ef 	.word	0x0800d7ef
 8009b1c:	0800d77c 	.word	0x0800d77c
 8009b20:	0800d882 	.word	0x0800d882
 8009b24:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009b28:	6018      	str	r0, [r3, #0]
 8009b2a:	9b03      	ldr	r3, [sp, #12]
 8009b2c:	2b0e      	cmp	r3, #14
 8009b2e:	f200 80a1 	bhi.w	8009c74 <_dtoa_r+0x444>
 8009b32:	2c00      	cmp	r4, #0
 8009b34:	f000 809e 	beq.w	8009c74 <_dtoa_r+0x444>
 8009b38:	2f00      	cmp	r7, #0
 8009b3a:	dd33      	ble.n	8009ba4 <_dtoa_r+0x374>
 8009b3c:	f007 020f 	and.w	r2, r7, #15
 8009b40:	4b9b      	ldr	r3, [pc, #620]	@ (8009db0 <_dtoa_r+0x580>)
 8009b42:	05f8      	lsls	r0, r7, #23
 8009b44:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009b48:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009b4c:	ed93 7b00 	vldr	d7, [r3]
 8009b50:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009b54:	d516      	bpl.n	8009b84 <_dtoa_r+0x354>
 8009b56:	4b97      	ldr	r3, [pc, #604]	@ (8009db4 <_dtoa_r+0x584>)
 8009b58:	f004 040f 	and.w	r4, r4, #15
 8009b5c:	2603      	movs	r6, #3
 8009b5e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009b62:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009b66:	f7f6 fe55 	bl	8000814 <__aeabi_ddiv>
 8009b6a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009b6e:	4d91      	ldr	r5, [pc, #580]	@ (8009db4 <_dtoa_r+0x584>)
 8009b70:	b954      	cbnz	r4, 8009b88 <_dtoa_r+0x358>
 8009b72:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009b76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b7a:	f7f6 fe4b 	bl	8000814 <__aeabi_ddiv>
 8009b7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009b82:	e028      	b.n	8009bd6 <_dtoa_r+0x3a6>
 8009b84:	2602      	movs	r6, #2
 8009b86:	e7f2      	b.n	8009b6e <_dtoa_r+0x33e>
 8009b88:	07e1      	lsls	r1, r4, #31
 8009b8a:	d508      	bpl.n	8009b9e <_dtoa_r+0x36e>
 8009b8c:	3601      	adds	r6, #1
 8009b8e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009b92:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009b96:	f7f6 fd13 	bl	80005c0 <__aeabi_dmul>
 8009b9a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009b9e:	1064      	asrs	r4, r4, #1
 8009ba0:	3508      	adds	r5, #8
 8009ba2:	e7e5      	b.n	8009b70 <_dtoa_r+0x340>
 8009ba4:	f000 80af 	beq.w	8009d06 <_dtoa_r+0x4d6>
 8009ba8:	427c      	negs	r4, r7
 8009baa:	4b81      	ldr	r3, [pc, #516]	@ (8009db0 <_dtoa_r+0x580>)
 8009bac:	4d81      	ldr	r5, [pc, #516]	@ (8009db4 <_dtoa_r+0x584>)
 8009bae:	2602      	movs	r6, #2
 8009bb0:	f004 020f 	and.w	r2, r4, #15
 8009bb4:	1124      	asrs	r4, r4, #4
 8009bb6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009bba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bc2:	f7f6 fcfd 	bl	80005c0 <__aeabi_dmul>
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009bcc:	2c00      	cmp	r4, #0
 8009bce:	f040 808f 	bne.w	8009cf0 <_dtoa_r+0x4c0>
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d1d3      	bne.n	8009b7e <_dtoa_r+0x34e>
 8009bd6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009bd8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	f000 8094 	beq.w	8009d0a <_dtoa_r+0x4da>
 8009be2:	2200      	movs	r2, #0
 8009be4:	4b74      	ldr	r3, [pc, #464]	@ (8009db8 <_dtoa_r+0x588>)
 8009be6:	4620      	mov	r0, r4
 8009be8:	4629      	mov	r1, r5
 8009bea:	f7f6 ff5b 	bl	8000aa4 <__aeabi_dcmplt>
 8009bee:	2800      	cmp	r0, #0
 8009bf0:	f000 808b 	beq.w	8009d0a <_dtoa_r+0x4da>
 8009bf4:	9b03      	ldr	r3, [sp, #12]
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	f000 8087 	beq.w	8009d0a <_dtoa_r+0x4da>
 8009bfc:	f1bb 0f00 	cmp.w	fp, #0
 8009c00:	dd34      	ble.n	8009c6c <_dtoa_r+0x43c>
 8009c02:	4620      	mov	r0, r4
 8009c04:	f107 38ff 	add.w	r8, r7, #4294967295
 8009c08:	3601      	adds	r6, #1
 8009c0a:	465c      	mov	r4, fp
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	4b6b      	ldr	r3, [pc, #428]	@ (8009dbc <_dtoa_r+0x58c>)
 8009c10:	4629      	mov	r1, r5
 8009c12:	f7f6 fcd5 	bl	80005c0 <__aeabi_dmul>
 8009c16:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009c1a:	4630      	mov	r0, r6
 8009c1c:	f7f6 fc66 	bl	80004ec <__aeabi_i2d>
 8009c20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c24:	f7f6 fccc 	bl	80005c0 <__aeabi_dmul>
 8009c28:	2200      	movs	r2, #0
 8009c2a:	4b65      	ldr	r3, [pc, #404]	@ (8009dc0 <_dtoa_r+0x590>)
 8009c2c:	f7f6 fb12 	bl	8000254 <__adddf3>
 8009c30:	4605      	mov	r5, r0
 8009c32:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009c36:	2c00      	cmp	r4, #0
 8009c38:	d16a      	bne.n	8009d10 <_dtoa_r+0x4e0>
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	4b61      	ldr	r3, [pc, #388]	@ (8009dc4 <_dtoa_r+0x594>)
 8009c3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c42:	f7f6 fb05 	bl	8000250 <__aeabi_dsub>
 8009c46:	4602      	mov	r2, r0
 8009c48:	460b      	mov	r3, r1
 8009c4a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009c4e:	462a      	mov	r2, r5
 8009c50:	4633      	mov	r3, r6
 8009c52:	f7f6 ff45 	bl	8000ae0 <__aeabi_dcmpgt>
 8009c56:	2800      	cmp	r0, #0
 8009c58:	f040 8298 	bne.w	800a18c <_dtoa_r+0x95c>
 8009c5c:	462a      	mov	r2, r5
 8009c5e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009c62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c66:	f7f6 ff1d 	bl	8000aa4 <__aeabi_dcmplt>
 8009c6a:	bb38      	cbnz	r0, 8009cbc <_dtoa_r+0x48c>
 8009c6c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009c70:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009c74:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	f2c0 8157 	blt.w	8009f2a <_dtoa_r+0x6fa>
 8009c7c:	2f0e      	cmp	r7, #14
 8009c7e:	f300 8154 	bgt.w	8009f2a <_dtoa_r+0x6fa>
 8009c82:	4b4b      	ldr	r3, [pc, #300]	@ (8009db0 <_dtoa_r+0x580>)
 8009c84:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009c88:	ed93 7b00 	vldr	d7, [r3]
 8009c8c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	ed8d 7b00 	vstr	d7, [sp]
 8009c94:	f280 80e5 	bge.w	8009e62 <_dtoa_r+0x632>
 8009c98:	9b03      	ldr	r3, [sp, #12]
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	f300 80e1 	bgt.w	8009e62 <_dtoa_r+0x632>
 8009ca0:	d10c      	bne.n	8009cbc <_dtoa_r+0x48c>
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	4b47      	ldr	r3, [pc, #284]	@ (8009dc4 <_dtoa_r+0x594>)
 8009ca6:	ec51 0b17 	vmov	r0, r1, d7
 8009caa:	f7f6 fc89 	bl	80005c0 <__aeabi_dmul>
 8009cae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009cb2:	f7f6 ff0b 	bl	8000acc <__aeabi_dcmpge>
 8009cb6:	2800      	cmp	r0, #0
 8009cb8:	f000 8266 	beq.w	800a188 <_dtoa_r+0x958>
 8009cbc:	2400      	movs	r4, #0
 8009cbe:	4625      	mov	r5, r4
 8009cc0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009cc2:	4656      	mov	r6, sl
 8009cc4:	ea6f 0803 	mvn.w	r8, r3
 8009cc8:	2700      	movs	r7, #0
 8009cca:	4621      	mov	r1, r4
 8009ccc:	4648      	mov	r0, r9
 8009cce:	f000 fcc1 	bl	800a654 <_Bfree>
 8009cd2:	2d00      	cmp	r5, #0
 8009cd4:	f000 80bd 	beq.w	8009e52 <_dtoa_r+0x622>
 8009cd8:	b12f      	cbz	r7, 8009ce6 <_dtoa_r+0x4b6>
 8009cda:	42af      	cmp	r7, r5
 8009cdc:	d003      	beq.n	8009ce6 <_dtoa_r+0x4b6>
 8009cde:	4639      	mov	r1, r7
 8009ce0:	4648      	mov	r0, r9
 8009ce2:	f000 fcb7 	bl	800a654 <_Bfree>
 8009ce6:	4629      	mov	r1, r5
 8009ce8:	4648      	mov	r0, r9
 8009cea:	f000 fcb3 	bl	800a654 <_Bfree>
 8009cee:	e0b0      	b.n	8009e52 <_dtoa_r+0x622>
 8009cf0:	07e2      	lsls	r2, r4, #31
 8009cf2:	d505      	bpl.n	8009d00 <_dtoa_r+0x4d0>
 8009cf4:	3601      	adds	r6, #1
 8009cf6:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009cfa:	f7f6 fc61 	bl	80005c0 <__aeabi_dmul>
 8009cfe:	2301      	movs	r3, #1
 8009d00:	1064      	asrs	r4, r4, #1
 8009d02:	3508      	adds	r5, #8
 8009d04:	e762      	b.n	8009bcc <_dtoa_r+0x39c>
 8009d06:	2602      	movs	r6, #2
 8009d08:	e765      	b.n	8009bd6 <_dtoa_r+0x3a6>
 8009d0a:	46b8      	mov	r8, r7
 8009d0c:	9c03      	ldr	r4, [sp, #12]
 8009d0e:	e784      	b.n	8009c1a <_dtoa_r+0x3ea>
 8009d10:	4b27      	ldr	r3, [pc, #156]	@ (8009db0 <_dtoa_r+0x580>)
 8009d12:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009d14:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009d18:	4454      	add	r4, sl
 8009d1a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009d1e:	2900      	cmp	r1, #0
 8009d20:	d054      	beq.n	8009dcc <_dtoa_r+0x59c>
 8009d22:	2000      	movs	r0, #0
 8009d24:	4928      	ldr	r1, [pc, #160]	@ (8009dc8 <_dtoa_r+0x598>)
 8009d26:	f7f6 fd75 	bl	8000814 <__aeabi_ddiv>
 8009d2a:	4633      	mov	r3, r6
 8009d2c:	4656      	mov	r6, sl
 8009d2e:	462a      	mov	r2, r5
 8009d30:	f7f6 fa8e 	bl	8000250 <__aeabi_dsub>
 8009d34:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009d38:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d3c:	f7f6 fef0 	bl	8000b20 <__aeabi_d2iz>
 8009d40:	4605      	mov	r5, r0
 8009d42:	f7f6 fbd3 	bl	80004ec <__aeabi_i2d>
 8009d46:	4602      	mov	r2, r0
 8009d48:	460b      	mov	r3, r1
 8009d4a:	3530      	adds	r5, #48	@ 0x30
 8009d4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d50:	f7f6 fa7e 	bl	8000250 <__aeabi_dsub>
 8009d54:	4602      	mov	r2, r0
 8009d56:	460b      	mov	r3, r1
 8009d58:	f806 5b01 	strb.w	r5, [r6], #1
 8009d5c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009d60:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009d64:	f7f6 fe9e 	bl	8000aa4 <__aeabi_dcmplt>
 8009d68:	2800      	cmp	r0, #0
 8009d6a:	d172      	bne.n	8009e52 <_dtoa_r+0x622>
 8009d6c:	2000      	movs	r0, #0
 8009d6e:	4912      	ldr	r1, [pc, #72]	@ (8009db8 <_dtoa_r+0x588>)
 8009d70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d74:	f7f6 fa6c 	bl	8000250 <__aeabi_dsub>
 8009d78:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009d7c:	f7f6 fe92 	bl	8000aa4 <__aeabi_dcmplt>
 8009d80:	2800      	cmp	r0, #0
 8009d82:	f040 80b4 	bne.w	8009eee <_dtoa_r+0x6be>
 8009d86:	42a6      	cmp	r6, r4
 8009d88:	f43f af70 	beq.w	8009c6c <_dtoa_r+0x43c>
 8009d8c:	2200      	movs	r2, #0
 8009d8e:	4b0b      	ldr	r3, [pc, #44]	@ (8009dbc <_dtoa_r+0x58c>)
 8009d90:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009d94:	f7f6 fc14 	bl	80005c0 <__aeabi_dmul>
 8009d98:	2200      	movs	r2, #0
 8009d9a:	4b08      	ldr	r3, [pc, #32]	@ (8009dbc <_dtoa_r+0x58c>)
 8009d9c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009da0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009da4:	f7f6 fc0c 	bl	80005c0 <__aeabi_dmul>
 8009da8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009dac:	e7c4      	b.n	8009d38 <_dtoa_r+0x508>
 8009dae:	bf00      	nop
 8009db0:	0800d960 	.word	0x0800d960
 8009db4:	0800d938 	.word	0x0800d938
 8009db8:	3ff00000 	.word	0x3ff00000
 8009dbc:	40240000 	.word	0x40240000
 8009dc0:	401c0000 	.word	0x401c0000
 8009dc4:	40140000 	.word	0x40140000
 8009dc8:	3fe00000 	.word	0x3fe00000
 8009dcc:	4631      	mov	r1, r6
 8009dce:	4656      	mov	r6, sl
 8009dd0:	4628      	mov	r0, r5
 8009dd2:	f7f6 fbf5 	bl	80005c0 <__aeabi_dmul>
 8009dd6:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009dd8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009ddc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009de0:	f7f6 fe9e 	bl	8000b20 <__aeabi_d2iz>
 8009de4:	4605      	mov	r5, r0
 8009de6:	f7f6 fb81 	bl	80004ec <__aeabi_i2d>
 8009dea:	4602      	mov	r2, r0
 8009dec:	3530      	adds	r5, #48	@ 0x30
 8009dee:	460b      	mov	r3, r1
 8009df0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009df4:	f7f6 fa2c 	bl	8000250 <__aeabi_dsub>
 8009df8:	f806 5b01 	strb.w	r5, [r6], #1
 8009dfc:	4602      	mov	r2, r0
 8009dfe:	460b      	mov	r3, r1
 8009e00:	42a6      	cmp	r6, r4
 8009e02:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009e06:	f04f 0200 	mov.w	r2, #0
 8009e0a:	d124      	bne.n	8009e56 <_dtoa_r+0x626>
 8009e0c:	4baf      	ldr	r3, [pc, #700]	@ (800a0cc <_dtoa_r+0x89c>)
 8009e0e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009e12:	f7f6 fa1f 	bl	8000254 <__adddf3>
 8009e16:	4602      	mov	r2, r0
 8009e18:	460b      	mov	r3, r1
 8009e1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009e1e:	f7f6 fe5f 	bl	8000ae0 <__aeabi_dcmpgt>
 8009e22:	2800      	cmp	r0, #0
 8009e24:	d163      	bne.n	8009eee <_dtoa_r+0x6be>
 8009e26:	2000      	movs	r0, #0
 8009e28:	49a8      	ldr	r1, [pc, #672]	@ (800a0cc <_dtoa_r+0x89c>)
 8009e2a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009e2e:	f7f6 fa0f 	bl	8000250 <__aeabi_dsub>
 8009e32:	4602      	mov	r2, r0
 8009e34:	460b      	mov	r3, r1
 8009e36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009e3a:	f7f6 fe33 	bl	8000aa4 <__aeabi_dcmplt>
 8009e3e:	2800      	cmp	r0, #0
 8009e40:	f43f af14 	beq.w	8009c6c <_dtoa_r+0x43c>
 8009e44:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009e46:	1e73      	subs	r3, r6, #1
 8009e48:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009e4a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009e4e:	2b30      	cmp	r3, #48	@ 0x30
 8009e50:	d0f8      	beq.n	8009e44 <_dtoa_r+0x614>
 8009e52:	4647      	mov	r7, r8
 8009e54:	e03b      	b.n	8009ece <_dtoa_r+0x69e>
 8009e56:	4b9e      	ldr	r3, [pc, #632]	@ (800a0d0 <_dtoa_r+0x8a0>)
 8009e58:	f7f6 fbb2 	bl	80005c0 <__aeabi_dmul>
 8009e5c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009e60:	e7bc      	b.n	8009ddc <_dtoa_r+0x5ac>
 8009e62:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009e66:	4656      	mov	r6, sl
 8009e68:	4620      	mov	r0, r4
 8009e6a:	4629      	mov	r1, r5
 8009e6c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009e70:	f7f6 fcd0 	bl	8000814 <__aeabi_ddiv>
 8009e74:	f7f6 fe54 	bl	8000b20 <__aeabi_d2iz>
 8009e78:	4680      	mov	r8, r0
 8009e7a:	f7f6 fb37 	bl	80004ec <__aeabi_i2d>
 8009e7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009e82:	f7f6 fb9d 	bl	80005c0 <__aeabi_dmul>
 8009e86:	4602      	mov	r2, r0
 8009e88:	4620      	mov	r0, r4
 8009e8a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009e8e:	460b      	mov	r3, r1
 8009e90:	4629      	mov	r1, r5
 8009e92:	f7f6 f9dd 	bl	8000250 <__aeabi_dsub>
 8009e96:	9d03      	ldr	r5, [sp, #12]
 8009e98:	f806 4b01 	strb.w	r4, [r6], #1
 8009e9c:	eba6 040a 	sub.w	r4, r6, sl
 8009ea0:	4602      	mov	r2, r0
 8009ea2:	460b      	mov	r3, r1
 8009ea4:	42a5      	cmp	r5, r4
 8009ea6:	d133      	bne.n	8009f10 <_dtoa_r+0x6e0>
 8009ea8:	f7f6 f9d4 	bl	8000254 <__adddf3>
 8009eac:	4604      	mov	r4, r0
 8009eae:	460d      	mov	r5, r1
 8009eb0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009eb4:	f7f6 fe14 	bl	8000ae0 <__aeabi_dcmpgt>
 8009eb8:	b9c0      	cbnz	r0, 8009eec <_dtoa_r+0x6bc>
 8009eba:	4620      	mov	r0, r4
 8009ebc:	4629      	mov	r1, r5
 8009ebe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ec2:	f7f6 fde5 	bl	8000a90 <__aeabi_dcmpeq>
 8009ec6:	b110      	cbz	r0, 8009ece <_dtoa_r+0x69e>
 8009ec8:	f018 0f01 	tst.w	r8, #1
 8009ecc:	d10e      	bne.n	8009eec <_dtoa_r+0x6bc>
 8009ece:	9902      	ldr	r1, [sp, #8]
 8009ed0:	4648      	mov	r0, r9
 8009ed2:	f000 fbbf 	bl	800a654 <_Bfree>
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	3701      	adds	r7, #1
 8009eda:	7033      	strb	r3, [r6, #0]
 8009edc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009ede:	601f      	str	r7, [r3, #0]
 8009ee0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	f000 824c 	beq.w	800a380 <_dtoa_r+0xb50>
 8009ee8:	601e      	str	r6, [r3, #0]
 8009eea:	e249      	b.n	800a380 <_dtoa_r+0xb50>
 8009eec:	46b8      	mov	r8, r7
 8009eee:	4633      	mov	r3, r6
 8009ef0:	461e      	mov	r6, r3
 8009ef2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009ef6:	2a39      	cmp	r2, #57	@ 0x39
 8009ef8:	d106      	bne.n	8009f08 <_dtoa_r+0x6d8>
 8009efa:	459a      	cmp	sl, r3
 8009efc:	d1f8      	bne.n	8009ef0 <_dtoa_r+0x6c0>
 8009efe:	2230      	movs	r2, #48	@ 0x30
 8009f00:	f108 0801 	add.w	r8, r8, #1
 8009f04:	f88a 2000 	strb.w	r2, [sl]
 8009f08:	781a      	ldrb	r2, [r3, #0]
 8009f0a:	3201      	adds	r2, #1
 8009f0c:	701a      	strb	r2, [r3, #0]
 8009f0e:	e7a0      	b.n	8009e52 <_dtoa_r+0x622>
 8009f10:	2200      	movs	r2, #0
 8009f12:	4b6f      	ldr	r3, [pc, #444]	@ (800a0d0 <_dtoa_r+0x8a0>)
 8009f14:	f7f6 fb54 	bl	80005c0 <__aeabi_dmul>
 8009f18:	2200      	movs	r2, #0
 8009f1a:	2300      	movs	r3, #0
 8009f1c:	4604      	mov	r4, r0
 8009f1e:	460d      	mov	r5, r1
 8009f20:	f7f6 fdb6 	bl	8000a90 <__aeabi_dcmpeq>
 8009f24:	2800      	cmp	r0, #0
 8009f26:	d09f      	beq.n	8009e68 <_dtoa_r+0x638>
 8009f28:	e7d1      	b.n	8009ece <_dtoa_r+0x69e>
 8009f2a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009f2c:	2a00      	cmp	r2, #0
 8009f2e:	f000 80ea 	beq.w	800a106 <_dtoa_r+0x8d6>
 8009f32:	9a07      	ldr	r2, [sp, #28]
 8009f34:	2a01      	cmp	r2, #1
 8009f36:	f300 80cd 	bgt.w	800a0d4 <_dtoa_r+0x8a4>
 8009f3a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009f3c:	2a00      	cmp	r2, #0
 8009f3e:	f000 80c1 	beq.w	800a0c4 <_dtoa_r+0x894>
 8009f42:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009f46:	9c08      	ldr	r4, [sp, #32]
 8009f48:	9e00      	ldr	r6, [sp, #0]
 8009f4a:	9a00      	ldr	r2, [sp, #0]
 8009f4c:	2101      	movs	r1, #1
 8009f4e:	4648      	mov	r0, r9
 8009f50:	441a      	add	r2, r3
 8009f52:	9200      	str	r2, [sp, #0]
 8009f54:	9a06      	ldr	r2, [sp, #24]
 8009f56:	441a      	add	r2, r3
 8009f58:	9206      	str	r2, [sp, #24]
 8009f5a:	f000 fc7b 	bl	800a854 <__i2b>
 8009f5e:	4605      	mov	r5, r0
 8009f60:	b166      	cbz	r6, 8009f7c <_dtoa_r+0x74c>
 8009f62:	9b06      	ldr	r3, [sp, #24]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	dd09      	ble.n	8009f7c <_dtoa_r+0x74c>
 8009f68:	42b3      	cmp	r3, r6
 8009f6a:	9a00      	ldr	r2, [sp, #0]
 8009f6c:	bfa8      	it	ge
 8009f6e:	4633      	movge	r3, r6
 8009f70:	1ad2      	subs	r2, r2, r3
 8009f72:	1af6      	subs	r6, r6, r3
 8009f74:	9200      	str	r2, [sp, #0]
 8009f76:	9a06      	ldr	r2, [sp, #24]
 8009f78:	1ad3      	subs	r3, r2, r3
 8009f7a:	9306      	str	r3, [sp, #24]
 8009f7c:	9b08      	ldr	r3, [sp, #32]
 8009f7e:	b30b      	cbz	r3, 8009fc4 <_dtoa_r+0x794>
 8009f80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	f000 80c6 	beq.w	800a114 <_dtoa_r+0x8e4>
 8009f88:	2c00      	cmp	r4, #0
 8009f8a:	f000 80c0 	beq.w	800a10e <_dtoa_r+0x8de>
 8009f8e:	4629      	mov	r1, r5
 8009f90:	4622      	mov	r2, r4
 8009f92:	4648      	mov	r0, r9
 8009f94:	f000 fd18 	bl	800a9c8 <__pow5mult>
 8009f98:	9a02      	ldr	r2, [sp, #8]
 8009f9a:	4601      	mov	r1, r0
 8009f9c:	4605      	mov	r5, r0
 8009f9e:	4648      	mov	r0, r9
 8009fa0:	f000 fc6e 	bl	800a880 <__multiply>
 8009fa4:	9902      	ldr	r1, [sp, #8]
 8009fa6:	4680      	mov	r8, r0
 8009fa8:	4648      	mov	r0, r9
 8009faa:	f000 fb53 	bl	800a654 <_Bfree>
 8009fae:	9b08      	ldr	r3, [sp, #32]
 8009fb0:	1b1b      	subs	r3, r3, r4
 8009fb2:	9308      	str	r3, [sp, #32]
 8009fb4:	f000 80b1 	beq.w	800a11a <_dtoa_r+0x8ea>
 8009fb8:	9a08      	ldr	r2, [sp, #32]
 8009fba:	4641      	mov	r1, r8
 8009fbc:	4648      	mov	r0, r9
 8009fbe:	f000 fd03 	bl	800a9c8 <__pow5mult>
 8009fc2:	9002      	str	r0, [sp, #8]
 8009fc4:	2101      	movs	r1, #1
 8009fc6:	4648      	mov	r0, r9
 8009fc8:	f000 fc44 	bl	800a854 <__i2b>
 8009fcc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009fce:	4604      	mov	r4, r0
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	f000 81d9 	beq.w	800a388 <_dtoa_r+0xb58>
 8009fd6:	461a      	mov	r2, r3
 8009fd8:	4601      	mov	r1, r0
 8009fda:	4648      	mov	r0, r9
 8009fdc:	f000 fcf4 	bl	800a9c8 <__pow5mult>
 8009fe0:	9b07      	ldr	r3, [sp, #28]
 8009fe2:	4604      	mov	r4, r0
 8009fe4:	2b01      	cmp	r3, #1
 8009fe6:	f300 809f 	bgt.w	800a128 <_dtoa_r+0x8f8>
 8009fea:	9b04      	ldr	r3, [sp, #16]
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	f040 8097 	bne.w	800a120 <_dtoa_r+0x8f0>
 8009ff2:	9b05      	ldr	r3, [sp, #20]
 8009ff4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	f040 8093 	bne.w	800a124 <_dtoa_r+0x8f4>
 8009ffe:	9b05      	ldr	r3, [sp, #20]
 800a000:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a004:	0d1b      	lsrs	r3, r3, #20
 800a006:	051b      	lsls	r3, r3, #20
 800a008:	b133      	cbz	r3, 800a018 <_dtoa_r+0x7e8>
 800a00a:	9b00      	ldr	r3, [sp, #0]
 800a00c:	3301      	adds	r3, #1
 800a00e:	9300      	str	r3, [sp, #0]
 800a010:	9b06      	ldr	r3, [sp, #24]
 800a012:	3301      	adds	r3, #1
 800a014:	9306      	str	r3, [sp, #24]
 800a016:	2301      	movs	r3, #1
 800a018:	9308      	str	r3, [sp, #32]
 800a01a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	f000 81b9 	beq.w	800a394 <_dtoa_r+0xb64>
 800a022:	6923      	ldr	r3, [r4, #16]
 800a024:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a028:	6918      	ldr	r0, [r3, #16]
 800a02a:	f000 fbc7 	bl	800a7bc <__hi0bits>
 800a02e:	f1c0 0020 	rsb	r0, r0, #32
 800a032:	9b06      	ldr	r3, [sp, #24]
 800a034:	4418      	add	r0, r3
 800a036:	f010 001f 	ands.w	r0, r0, #31
 800a03a:	f000 8082 	beq.w	800a142 <_dtoa_r+0x912>
 800a03e:	f1c0 0320 	rsb	r3, r0, #32
 800a042:	2b04      	cmp	r3, #4
 800a044:	dd73      	ble.n	800a12e <_dtoa_r+0x8fe>
 800a046:	f1c0 001c 	rsb	r0, r0, #28
 800a04a:	9b00      	ldr	r3, [sp, #0]
 800a04c:	4403      	add	r3, r0
 800a04e:	4406      	add	r6, r0
 800a050:	9300      	str	r3, [sp, #0]
 800a052:	9b06      	ldr	r3, [sp, #24]
 800a054:	4403      	add	r3, r0
 800a056:	9306      	str	r3, [sp, #24]
 800a058:	9b00      	ldr	r3, [sp, #0]
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	dd05      	ble.n	800a06a <_dtoa_r+0x83a>
 800a05e:	461a      	mov	r2, r3
 800a060:	9902      	ldr	r1, [sp, #8]
 800a062:	4648      	mov	r0, r9
 800a064:	f000 fd0a 	bl	800aa7c <__lshift>
 800a068:	9002      	str	r0, [sp, #8]
 800a06a:	9b06      	ldr	r3, [sp, #24]
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	dd05      	ble.n	800a07c <_dtoa_r+0x84c>
 800a070:	4621      	mov	r1, r4
 800a072:	461a      	mov	r2, r3
 800a074:	4648      	mov	r0, r9
 800a076:	f000 fd01 	bl	800aa7c <__lshift>
 800a07a:	4604      	mov	r4, r0
 800a07c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d061      	beq.n	800a146 <_dtoa_r+0x916>
 800a082:	4621      	mov	r1, r4
 800a084:	9802      	ldr	r0, [sp, #8]
 800a086:	f000 fd65 	bl	800ab54 <__mcmp>
 800a08a:	2800      	cmp	r0, #0
 800a08c:	da5b      	bge.n	800a146 <_dtoa_r+0x916>
 800a08e:	2300      	movs	r3, #0
 800a090:	220a      	movs	r2, #10
 800a092:	9902      	ldr	r1, [sp, #8]
 800a094:	4648      	mov	r0, r9
 800a096:	f000 faff 	bl	800a698 <__multadd>
 800a09a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a09c:	f107 38ff 	add.w	r8, r7, #4294967295
 800a0a0:	9002      	str	r0, [sp, #8]
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	f000 8178 	beq.w	800a398 <_dtoa_r+0xb68>
 800a0a8:	4629      	mov	r1, r5
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	220a      	movs	r2, #10
 800a0ae:	4648      	mov	r0, r9
 800a0b0:	f000 faf2 	bl	800a698 <__multadd>
 800a0b4:	f1bb 0f00 	cmp.w	fp, #0
 800a0b8:	4605      	mov	r5, r0
 800a0ba:	dc6f      	bgt.n	800a19c <_dtoa_r+0x96c>
 800a0bc:	9b07      	ldr	r3, [sp, #28]
 800a0be:	2b02      	cmp	r3, #2
 800a0c0:	dc49      	bgt.n	800a156 <_dtoa_r+0x926>
 800a0c2:	e06b      	b.n	800a19c <_dtoa_r+0x96c>
 800a0c4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a0c6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a0ca:	e73c      	b.n	8009f46 <_dtoa_r+0x716>
 800a0cc:	3fe00000 	.word	0x3fe00000
 800a0d0:	40240000 	.word	0x40240000
 800a0d4:	9b03      	ldr	r3, [sp, #12]
 800a0d6:	1e5c      	subs	r4, r3, #1
 800a0d8:	9b08      	ldr	r3, [sp, #32]
 800a0da:	42a3      	cmp	r3, r4
 800a0dc:	db09      	blt.n	800a0f2 <_dtoa_r+0x8c2>
 800a0de:	1b1c      	subs	r4, r3, r4
 800a0e0:	9b03      	ldr	r3, [sp, #12]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	f6bf af30 	bge.w	8009f48 <_dtoa_r+0x718>
 800a0e8:	9b00      	ldr	r3, [sp, #0]
 800a0ea:	9a03      	ldr	r2, [sp, #12]
 800a0ec:	1a9e      	subs	r6, r3, r2
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	e72b      	b.n	8009f4a <_dtoa_r+0x71a>
 800a0f2:	9b08      	ldr	r3, [sp, #32]
 800a0f4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a0f6:	1ae3      	subs	r3, r4, r3
 800a0f8:	9408      	str	r4, [sp, #32]
 800a0fa:	9e00      	ldr	r6, [sp, #0]
 800a0fc:	2400      	movs	r4, #0
 800a0fe:	441a      	add	r2, r3
 800a100:	9b03      	ldr	r3, [sp, #12]
 800a102:	920d      	str	r2, [sp, #52]	@ 0x34
 800a104:	e721      	b.n	8009f4a <_dtoa_r+0x71a>
 800a106:	9c08      	ldr	r4, [sp, #32]
 800a108:	9e00      	ldr	r6, [sp, #0]
 800a10a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800a10c:	e728      	b.n	8009f60 <_dtoa_r+0x730>
 800a10e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800a112:	e751      	b.n	8009fb8 <_dtoa_r+0x788>
 800a114:	9a08      	ldr	r2, [sp, #32]
 800a116:	9902      	ldr	r1, [sp, #8]
 800a118:	e750      	b.n	8009fbc <_dtoa_r+0x78c>
 800a11a:	f8cd 8008 	str.w	r8, [sp, #8]
 800a11e:	e751      	b.n	8009fc4 <_dtoa_r+0x794>
 800a120:	2300      	movs	r3, #0
 800a122:	e779      	b.n	800a018 <_dtoa_r+0x7e8>
 800a124:	9b04      	ldr	r3, [sp, #16]
 800a126:	e777      	b.n	800a018 <_dtoa_r+0x7e8>
 800a128:	2300      	movs	r3, #0
 800a12a:	9308      	str	r3, [sp, #32]
 800a12c:	e779      	b.n	800a022 <_dtoa_r+0x7f2>
 800a12e:	d093      	beq.n	800a058 <_dtoa_r+0x828>
 800a130:	331c      	adds	r3, #28
 800a132:	9a00      	ldr	r2, [sp, #0]
 800a134:	441a      	add	r2, r3
 800a136:	441e      	add	r6, r3
 800a138:	9200      	str	r2, [sp, #0]
 800a13a:	9a06      	ldr	r2, [sp, #24]
 800a13c:	441a      	add	r2, r3
 800a13e:	9206      	str	r2, [sp, #24]
 800a140:	e78a      	b.n	800a058 <_dtoa_r+0x828>
 800a142:	4603      	mov	r3, r0
 800a144:	e7f4      	b.n	800a130 <_dtoa_r+0x900>
 800a146:	9b03      	ldr	r3, [sp, #12]
 800a148:	46b8      	mov	r8, r7
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	dc20      	bgt.n	800a190 <_dtoa_r+0x960>
 800a14e:	469b      	mov	fp, r3
 800a150:	9b07      	ldr	r3, [sp, #28]
 800a152:	2b02      	cmp	r3, #2
 800a154:	dd1e      	ble.n	800a194 <_dtoa_r+0x964>
 800a156:	f1bb 0f00 	cmp.w	fp, #0
 800a15a:	f47f adb1 	bne.w	8009cc0 <_dtoa_r+0x490>
 800a15e:	4621      	mov	r1, r4
 800a160:	465b      	mov	r3, fp
 800a162:	2205      	movs	r2, #5
 800a164:	4648      	mov	r0, r9
 800a166:	f000 fa97 	bl	800a698 <__multadd>
 800a16a:	4601      	mov	r1, r0
 800a16c:	4604      	mov	r4, r0
 800a16e:	9802      	ldr	r0, [sp, #8]
 800a170:	f000 fcf0 	bl	800ab54 <__mcmp>
 800a174:	2800      	cmp	r0, #0
 800a176:	f77f ada3 	ble.w	8009cc0 <_dtoa_r+0x490>
 800a17a:	4656      	mov	r6, sl
 800a17c:	2331      	movs	r3, #49	@ 0x31
 800a17e:	f108 0801 	add.w	r8, r8, #1
 800a182:	f806 3b01 	strb.w	r3, [r6], #1
 800a186:	e59f      	b.n	8009cc8 <_dtoa_r+0x498>
 800a188:	46b8      	mov	r8, r7
 800a18a:	9c03      	ldr	r4, [sp, #12]
 800a18c:	4625      	mov	r5, r4
 800a18e:	e7f4      	b.n	800a17a <_dtoa_r+0x94a>
 800a190:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800a194:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a196:	2b00      	cmp	r3, #0
 800a198:	f000 8102 	beq.w	800a3a0 <_dtoa_r+0xb70>
 800a19c:	2e00      	cmp	r6, #0
 800a19e:	dd05      	ble.n	800a1ac <_dtoa_r+0x97c>
 800a1a0:	4629      	mov	r1, r5
 800a1a2:	4632      	mov	r2, r6
 800a1a4:	4648      	mov	r0, r9
 800a1a6:	f000 fc69 	bl	800aa7c <__lshift>
 800a1aa:	4605      	mov	r5, r0
 800a1ac:	9b08      	ldr	r3, [sp, #32]
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d05c      	beq.n	800a26c <_dtoa_r+0xa3c>
 800a1b2:	6869      	ldr	r1, [r5, #4]
 800a1b4:	4648      	mov	r0, r9
 800a1b6:	f000 fa0d 	bl	800a5d4 <_Balloc>
 800a1ba:	4606      	mov	r6, r0
 800a1bc:	b928      	cbnz	r0, 800a1ca <_dtoa_r+0x99a>
 800a1be:	4b83      	ldr	r3, [pc, #524]	@ (800a3cc <_dtoa_r+0xb9c>)
 800a1c0:	4602      	mov	r2, r0
 800a1c2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a1c6:	f7ff bb4a 	b.w	800985e <_dtoa_r+0x2e>
 800a1ca:	692a      	ldr	r2, [r5, #16]
 800a1cc:	f105 010c 	add.w	r1, r5, #12
 800a1d0:	300c      	adds	r0, #12
 800a1d2:	3202      	adds	r2, #2
 800a1d4:	0092      	lsls	r2, r2, #2
 800a1d6:	f002 fb05 	bl	800c7e4 <memcpy>
 800a1da:	2201      	movs	r2, #1
 800a1dc:	4631      	mov	r1, r6
 800a1de:	4648      	mov	r0, r9
 800a1e0:	f000 fc4c 	bl	800aa7c <__lshift>
 800a1e4:	f10a 0301 	add.w	r3, sl, #1
 800a1e8:	462f      	mov	r7, r5
 800a1ea:	4605      	mov	r5, r0
 800a1ec:	9300      	str	r3, [sp, #0]
 800a1ee:	eb0a 030b 	add.w	r3, sl, fp
 800a1f2:	9308      	str	r3, [sp, #32]
 800a1f4:	9b04      	ldr	r3, [sp, #16]
 800a1f6:	f003 0301 	and.w	r3, r3, #1
 800a1fa:	9306      	str	r3, [sp, #24]
 800a1fc:	9b00      	ldr	r3, [sp, #0]
 800a1fe:	4621      	mov	r1, r4
 800a200:	9802      	ldr	r0, [sp, #8]
 800a202:	f103 3bff 	add.w	fp, r3, #4294967295
 800a206:	f7ff fa83 	bl	8009710 <quorem>
 800a20a:	4603      	mov	r3, r0
 800a20c:	4639      	mov	r1, r7
 800a20e:	9003      	str	r0, [sp, #12]
 800a210:	3330      	adds	r3, #48	@ 0x30
 800a212:	9802      	ldr	r0, [sp, #8]
 800a214:	9309      	str	r3, [sp, #36]	@ 0x24
 800a216:	f000 fc9d 	bl	800ab54 <__mcmp>
 800a21a:	462a      	mov	r2, r5
 800a21c:	9004      	str	r0, [sp, #16]
 800a21e:	4621      	mov	r1, r4
 800a220:	4648      	mov	r0, r9
 800a222:	f000 fcb3 	bl	800ab8c <__mdiff>
 800a226:	68c2      	ldr	r2, [r0, #12]
 800a228:	4606      	mov	r6, r0
 800a22a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a22c:	bb02      	cbnz	r2, 800a270 <_dtoa_r+0xa40>
 800a22e:	4601      	mov	r1, r0
 800a230:	9802      	ldr	r0, [sp, #8]
 800a232:	f000 fc8f 	bl	800ab54 <__mcmp>
 800a236:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a238:	4602      	mov	r2, r0
 800a23a:	4631      	mov	r1, r6
 800a23c:	4648      	mov	r0, r9
 800a23e:	920c      	str	r2, [sp, #48]	@ 0x30
 800a240:	9309      	str	r3, [sp, #36]	@ 0x24
 800a242:	f000 fa07 	bl	800a654 <_Bfree>
 800a246:	9b07      	ldr	r3, [sp, #28]
 800a248:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a24a:	9e00      	ldr	r6, [sp, #0]
 800a24c:	ea42 0103 	orr.w	r1, r2, r3
 800a250:	9b06      	ldr	r3, [sp, #24]
 800a252:	4319      	orrs	r1, r3
 800a254:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a256:	d10d      	bne.n	800a274 <_dtoa_r+0xa44>
 800a258:	2b39      	cmp	r3, #57	@ 0x39
 800a25a:	d027      	beq.n	800a2ac <_dtoa_r+0xa7c>
 800a25c:	9a04      	ldr	r2, [sp, #16]
 800a25e:	2a00      	cmp	r2, #0
 800a260:	dd01      	ble.n	800a266 <_dtoa_r+0xa36>
 800a262:	9b03      	ldr	r3, [sp, #12]
 800a264:	3331      	adds	r3, #49	@ 0x31
 800a266:	f88b 3000 	strb.w	r3, [fp]
 800a26a:	e52e      	b.n	8009cca <_dtoa_r+0x49a>
 800a26c:	4628      	mov	r0, r5
 800a26e:	e7b9      	b.n	800a1e4 <_dtoa_r+0x9b4>
 800a270:	2201      	movs	r2, #1
 800a272:	e7e2      	b.n	800a23a <_dtoa_r+0xa0a>
 800a274:	9904      	ldr	r1, [sp, #16]
 800a276:	2900      	cmp	r1, #0
 800a278:	db04      	blt.n	800a284 <_dtoa_r+0xa54>
 800a27a:	9807      	ldr	r0, [sp, #28]
 800a27c:	4301      	orrs	r1, r0
 800a27e:	9806      	ldr	r0, [sp, #24]
 800a280:	4301      	orrs	r1, r0
 800a282:	d120      	bne.n	800a2c6 <_dtoa_r+0xa96>
 800a284:	2a00      	cmp	r2, #0
 800a286:	ddee      	ble.n	800a266 <_dtoa_r+0xa36>
 800a288:	2201      	movs	r2, #1
 800a28a:	9902      	ldr	r1, [sp, #8]
 800a28c:	4648      	mov	r0, r9
 800a28e:	9300      	str	r3, [sp, #0]
 800a290:	f000 fbf4 	bl	800aa7c <__lshift>
 800a294:	4621      	mov	r1, r4
 800a296:	9002      	str	r0, [sp, #8]
 800a298:	f000 fc5c 	bl	800ab54 <__mcmp>
 800a29c:	2800      	cmp	r0, #0
 800a29e:	9b00      	ldr	r3, [sp, #0]
 800a2a0:	dc02      	bgt.n	800a2a8 <_dtoa_r+0xa78>
 800a2a2:	d1e0      	bne.n	800a266 <_dtoa_r+0xa36>
 800a2a4:	07da      	lsls	r2, r3, #31
 800a2a6:	d5de      	bpl.n	800a266 <_dtoa_r+0xa36>
 800a2a8:	2b39      	cmp	r3, #57	@ 0x39
 800a2aa:	d1da      	bne.n	800a262 <_dtoa_r+0xa32>
 800a2ac:	2339      	movs	r3, #57	@ 0x39
 800a2ae:	f88b 3000 	strb.w	r3, [fp]
 800a2b2:	4633      	mov	r3, r6
 800a2b4:	461e      	mov	r6, r3
 800a2b6:	3b01      	subs	r3, #1
 800a2b8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a2bc:	2a39      	cmp	r2, #57	@ 0x39
 800a2be:	d04f      	beq.n	800a360 <_dtoa_r+0xb30>
 800a2c0:	3201      	adds	r2, #1
 800a2c2:	701a      	strb	r2, [r3, #0]
 800a2c4:	e501      	b.n	8009cca <_dtoa_r+0x49a>
 800a2c6:	2a00      	cmp	r2, #0
 800a2c8:	dd03      	ble.n	800a2d2 <_dtoa_r+0xaa2>
 800a2ca:	2b39      	cmp	r3, #57	@ 0x39
 800a2cc:	d0ee      	beq.n	800a2ac <_dtoa_r+0xa7c>
 800a2ce:	3301      	adds	r3, #1
 800a2d0:	e7c9      	b.n	800a266 <_dtoa_r+0xa36>
 800a2d2:	9a00      	ldr	r2, [sp, #0]
 800a2d4:	9908      	ldr	r1, [sp, #32]
 800a2d6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a2da:	428a      	cmp	r2, r1
 800a2dc:	d029      	beq.n	800a332 <_dtoa_r+0xb02>
 800a2de:	2300      	movs	r3, #0
 800a2e0:	220a      	movs	r2, #10
 800a2e2:	9902      	ldr	r1, [sp, #8]
 800a2e4:	4648      	mov	r0, r9
 800a2e6:	f000 f9d7 	bl	800a698 <__multadd>
 800a2ea:	42af      	cmp	r7, r5
 800a2ec:	9002      	str	r0, [sp, #8]
 800a2ee:	f04f 0300 	mov.w	r3, #0
 800a2f2:	f04f 020a 	mov.w	r2, #10
 800a2f6:	4639      	mov	r1, r7
 800a2f8:	4648      	mov	r0, r9
 800a2fa:	d107      	bne.n	800a30c <_dtoa_r+0xadc>
 800a2fc:	f000 f9cc 	bl	800a698 <__multadd>
 800a300:	4607      	mov	r7, r0
 800a302:	4605      	mov	r5, r0
 800a304:	9b00      	ldr	r3, [sp, #0]
 800a306:	3301      	adds	r3, #1
 800a308:	9300      	str	r3, [sp, #0]
 800a30a:	e777      	b.n	800a1fc <_dtoa_r+0x9cc>
 800a30c:	f000 f9c4 	bl	800a698 <__multadd>
 800a310:	4629      	mov	r1, r5
 800a312:	4607      	mov	r7, r0
 800a314:	2300      	movs	r3, #0
 800a316:	220a      	movs	r2, #10
 800a318:	4648      	mov	r0, r9
 800a31a:	f000 f9bd 	bl	800a698 <__multadd>
 800a31e:	4605      	mov	r5, r0
 800a320:	e7f0      	b.n	800a304 <_dtoa_r+0xad4>
 800a322:	f1bb 0f00 	cmp.w	fp, #0
 800a326:	f04f 0700 	mov.w	r7, #0
 800a32a:	bfcc      	ite	gt
 800a32c:	465e      	movgt	r6, fp
 800a32e:	2601      	movle	r6, #1
 800a330:	4456      	add	r6, sl
 800a332:	2201      	movs	r2, #1
 800a334:	9902      	ldr	r1, [sp, #8]
 800a336:	4648      	mov	r0, r9
 800a338:	9300      	str	r3, [sp, #0]
 800a33a:	f000 fb9f 	bl	800aa7c <__lshift>
 800a33e:	4621      	mov	r1, r4
 800a340:	9002      	str	r0, [sp, #8]
 800a342:	f000 fc07 	bl	800ab54 <__mcmp>
 800a346:	2800      	cmp	r0, #0
 800a348:	dcb3      	bgt.n	800a2b2 <_dtoa_r+0xa82>
 800a34a:	d102      	bne.n	800a352 <_dtoa_r+0xb22>
 800a34c:	9b00      	ldr	r3, [sp, #0]
 800a34e:	07db      	lsls	r3, r3, #31
 800a350:	d4af      	bmi.n	800a2b2 <_dtoa_r+0xa82>
 800a352:	4633      	mov	r3, r6
 800a354:	461e      	mov	r6, r3
 800a356:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a35a:	2a30      	cmp	r2, #48	@ 0x30
 800a35c:	d0fa      	beq.n	800a354 <_dtoa_r+0xb24>
 800a35e:	e4b4      	b.n	8009cca <_dtoa_r+0x49a>
 800a360:	459a      	cmp	sl, r3
 800a362:	d1a7      	bne.n	800a2b4 <_dtoa_r+0xa84>
 800a364:	2331      	movs	r3, #49	@ 0x31
 800a366:	f108 0801 	add.w	r8, r8, #1
 800a36a:	f88a 3000 	strb.w	r3, [sl]
 800a36e:	e4ac      	b.n	8009cca <_dtoa_r+0x49a>
 800a370:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a372:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800a3d0 <_dtoa_r+0xba0>
 800a376:	b11b      	cbz	r3, 800a380 <_dtoa_r+0xb50>
 800a378:	f10a 0308 	add.w	r3, sl, #8
 800a37c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a37e:	6013      	str	r3, [r2, #0]
 800a380:	4650      	mov	r0, sl
 800a382:	b017      	add	sp, #92	@ 0x5c
 800a384:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a388:	9b07      	ldr	r3, [sp, #28]
 800a38a:	2b01      	cmp	r3, #1
 800a38c:	f77f ae2d 	ble.w	8009fea <_dtoa_r+0x7ba>
 800a390:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a392:	9308      	str	r3, [sp, #32]
 800a394:	2001      	movs	r0, #1
 800a396:	e64c      	b.n	800a032 <_dtoa_r+0x802>
 800a398:	f1bb 0f00 	cmp.w	fp, #0
 800a39c:	f77f aed8 	ble.w	800a150 <_dtoa_r+0x920>
 800a3a0:	4656      	mov	r6, sl
 800a3a2:	4621      	mov	r1, r4
 800a3a4:	9802      	ldr	r0, [sp, #8]
 800a3a6:	f7ff f9b3 	bl	8009710 <quorem>
 800a3aa:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800a3ae:	f806 3b01 	strb.w	r3, [r6], #1
 800a3b2:	eba6 020a 	sub.w	r2, r6, sl
 800a3b6:	4593      	cmp	fp, r2
 800a3b8:	ddb3      	ble.n	800a322 <_dtoa_r+0xaf2>
 800a3ba:	2300      	movs	r3, #0
 800a3bc:	220a      	movs	r2, #10
 800a3be:	9902      	ldr	r1, [sp, #8]
 800a3c0:	4648      	mov	r0, r9
 800a3c2:	f000 f969 	bl	800a698 <__multadd>
 800a3c6:	9002      	str	r0, [sp, #8]
 800a3c8:	e7eb      	b.n	800a3a2 <_dtoa_r+0xb72>
 800a3ca:	bf00      	nop
 800a3cc:	0800d7ef 	.word	0x0800d7ef
 800a3d0:	0800d773 	.word	0x0800d773

0800a3d4 <_free_r>:
 800a3d4:	b538      	push	{r3, r4, r5, lr}
 800a3d6:	4605      	mov	r5, r0
 800a3d8:	2900      	cmp	r1, #0
 800a3da:	d041      	beq.n	800a460 <_free_r+0x8c>
 800a3dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a3e0:	1f0c      	subs	r4, r1, #4
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	bfb8      	it	lt
 800a3e6:	18e4      	addlt	r4, r4, r3
 800a3e8:	f000 f8e8 	bl	800a5bc <__malloc_lock>
 800a3ec:	4a1d      	ldr	r2, [pc, #116]	@ (800a464 <_free_r+0x90>)
 800a3ee:	6813      	ldr	r3, [r2, #0]
 800a3f0:	b933      	cbnz	r3, 800a400 <_free_r+0x2c>
 800a3f2:	6063      	str	r3, [r4, #4]
 800a3f4:	6014      	str	r4, [r2, #0]
 800a3f6:	4628      	mov	r0, r5
 800a3f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a3fc:	f000 b8e4 	b.w	800a5c8 <__malloc_unlock>
 800a400:	42a3      	cmp	r3, r4
 800a402:	d908      	bls.n	800a416 <_free_r+0x42>
 800a404:	6820      	ldr	r0, [r4, #0]
 800a406:	1821      	adds	r1, r4, r0
 800a408:	428b      	cmp	r3, r1
 800a40a:	bf01      	itttt	eq
 800a40c:	6819      	ldreq	r1, [r3, #0]
 800a40e:	685b      	ldreq	r3, [r3, #4]
 800a410:	1809      	addeq	r1, r1, r0
 800a412:	6021      	streq	r1, [r4, #0]
 800a414:	e7ed      	b.n	800a3f2 <_free_r+0x1e>
 800a416:	461a      	mov	r2, r3
 800a418:	685b      	ldr	r3, [r3, #4]
 800a41a:	b10b      	cbz	r3, 800a420 <_free_r+0x4c>
 800a41c:	42a3      	cmp	r3, r4
 800a41e:	d9fa      	bls.n	800a416 <_free_r+0x42>
 800a420:	6811      	ldr	r1, [r2, #0]
 800a422:	1850      	adds	r0, r2, r1
 800a424:	42a0      	cmp	r0, r4
 800a426:	d10b      	bne.n	800a440 <_free_r+0x6c>
 800a428:	6820      	ldr	r0, [r4, #0]
 800a42a:	4401      	add	r1, r0
 800a42c:	1850      	adds	r0, r2, r1
 800a42e:	6011      	str	r1, [r2, #0]
 800a430:	4283      	cmp	r3, r0
 800a432:	d1e0      	bne.n	800a3f6 <_free_r+0x22>
 800a434:	6818      	ldr	r0, [r3, #0]
 800a436:	685b      	ldr	r3, [r3, #4]
 800a438:	4408      	add	r0, r1
 800a43a:	6053      	str	r3, [r2, #4]
 800a43c:	6010      	str	r0, [r2, #0]
 800a43e:	e7da      	b.n	800a3f6 <_free_r+0x22>
 800a440:	d902      	bls.n	800a448 <_free_r+0x74>
 800a442:	230c      	movs	r3, #12
 800a444:	602b      	str	r3, [r5, #0]
 800a446:	e7d6      	b.n	800a3f6 <_free_r+0x22>
 800a448:	6820      	ldr	r0, [r4, #0]
 800a44a:	1821      	adds	r1, r4, r0
 800a44c:	428b      	cmp	r3, r1
 800a44e:	bf02      	ittt	eq
 800a450:	6819      	ldreq	r1, [r3, #0]
 800a452:	685b      	ldreq	r3, [r3, #4]
 800a454:	1809      	addeq	r1, r1, r0
 800a456:	6063      	str	r3, [r4, #4]
 800a458:	bf08      	it	eq
 800a45a:	6021      	streq	r1, [r4, #0]
 800a45c:	6054      	str	r4, [r2, #4]
 800a45e:	e7ca      	b.n	800a3f6 <_free_r+0x22>
 800a460:	bd38      	pop	{r3, r4, r5, pc}
 800a462:	bf00      	nop
 800a464:	200004f4 	.word	0x200004f4

0800a468 <malloc>:
 800a468:	4b02      	ldr	r3, [pc, #8]	@ (800a474 <malloc+0xc>)
 800a46a:	4601      	mov	r1, r0
 800a46c:	6818      	ldr	r0, [r3, #0]
 800a46e:	f000 b825 	b.w	800a4bc <_malloc_r>
 800a472:	bf00      	nop
 800a474:	20000018 	.word	0x20000018

0800a478 <sbrk_aligned>:
 800a478:	b570      	push	{r4, r5, r6, lr}
 800a47a:	4e0f      	ldr	r6, [pc, #60]	@ (800a4b8 <sbrk_aligned+0x40>)
 800a47c:	460c      	mov	r4, r1
 800a47e:	4605      	mov	r5, r0
 800a480:	6831      	ldr	r1, [r6, #0]
 800a482:	b911      	cbnz	r1, 800a48a <sbrk_aligned+0x12>
 800a484:	f002 f99e 	bl	800c7c4 <_sbrk_r>
 800a488:	6030      	str	r0, [r6, #0]
 800a48a:	4621      	mov	r1, r4
 800a48c:	4628      	mov	r0, r5
 800a48e:	f002 f999 	bl	800c7c4 <_sbrk_r>
 800a492:	1c43      	adds	r3, r0, #1
 800a494:	d103      	bne.n	800a49e <sbrk_aligned+0x26>
 800a496:	f04f 34ff 	mov.w	r4, #4294967295
 800a49a:	4620      	mov	r0, r4
 800a49c:	bd70      	pop	{r4, r5, r6, pc}
 800a49e:	1cc4      	adds	r4, r0, #3
 800a4a0:	f024 0403 	bic.w	r4, r4, #3
 800a4a4:	42a0      	cmp	r0, r4
 800a4a6:	d0f8      	beq.n	800a49a <sbrk_aligned+0x22>
 800a4a8:	1a21      	subs	r1, r4, r0
 800a4aa:	4628      	mov	r0, r5
 800a4ac:	f002 f98a 	bl	800c7c4 <_sbrk_r>
 800a4b0:	3001      	adds	r0, #1
 800a4b2:	d1f2      	bne.n	800a49a <sbrk_aligned+0x22>
 800a4b4:	e7ef      	b.n	800a496 <sbrk_aligned+0x1e>
 800a4b6:	bf00      	nop
 800a4b8:	200004f0 	.word	0x200004f0

0800a4bc <_malloc_r>:
 800a4bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4c0:	1ccd      	adds	r5, r1, #3
 800a4c2:	4606      	mov	r6, r0
 800a4c4:	f025 0503 	bic.w	r5, r5, #3
 800a4c8:	3508      	adds	r5, #8
 800a4ca:	2d0c      	cmp	r5, #12
 800a4cc:	bf38      	it	cc
 800a4ce:	250c      	movcc	r5, #12
 800a4d0:	2d00      	cmp	r5, #0
 800a4d2:	db01      	blt.n	800a4d8 <_malloc_r+0x1c>
 800a4d4:	42a9      	cmp	r1, r5
 800a4d6:	d904      	bls.n	800a4e2 <_malloc_r+0x26>
 800a4d8:	230c      	movs	r3, #12
 800a4da:	6033      	str	r3, [r6, #0]
 800a4dc:	2000      	movs	r0, #0
 800a4de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4e2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a5b8 <_malloc_r+0xfc>
 800a4e6:	f000 f869 	bl	800a5bc <__malloc_lock>
 800a4ea:	f8d8 3000 	ldr.w	r3, [r8]
 800a4ee:	461c      	mov	r4, r3
 800a4f0:	bb44      	cbnz	r4, 800a544 <_malloc_r+0x88>
 800a4f2:	4629      	mov	r1, r5
 800a4f4:	4630      	mov	r0, r6
 800a4f6:	f7ff ffbf 	bl	800a478 <sbrk_aligned>
 800a4fa:	1c43      	adds	r3, r0, #1
 800a4fc:	4604      	mov	r4, r0
 800a4fe:	d158      	bne.n	800a5b2 <_malloc_r+0xf6>
 800a500:	f8d8 4000 	ldr.w	r4, [r8]
 800a504:	4627      	mov	r7, r4
 800a506:	2f00      	cmp	r7, #0
 800a508:	d143      	bne.n	800a592 <_malloc_r+0xd6>
 800a50a:	2c00      	cmp	r4, #0
 800a50c:	d04b      	beq.n	800a5a6 <_malloc_r+0xea>
 800a50e:	6823      	ldr	r3, [r4, #0]
 800a510:	4639      	mov	r1, r7
 800a512:	4630      	mov	r0, r6
 800a514:	eb04 0903 	add.w	r9, r4, r3
 800a518:	f002 f954 	bl	800c7c4 <_sbrk_r>
 800a51c:	4581      	cmp	r9, r0
 800a51e:	d142      	bne.n	800a5a6 <_malloc_r+0xea>
 800a520:	6821      	ldr	r1, [r4, #0]
 800a522:	4630      	mov	r0, r6
 800a524:	1a6d      	subs	r5, r5, r1
 800a526:	4629      	mov	r1, r5
 800a528:	f7ff ffa6 	bl	800a478 <sbrk_aligned>
 800a52c:	3001      	adds	r0, #1
 800a52e:	d03a      	beq.n	800a5a6 <_malloc_r+0xea>
 800a530:	6823      	ldr	r3, [r4, #0]
 800a532:	442b      	add	r3, r5
 800a534:	6023      	str	r3, [r4, #0]
 800a536:	f8d8 3000 	ldr.w	r3, [r8]
 800a53a:	685a      	ldr	r2, [r3, #4]
 800a53c:	bb62      	cbnz	r2, 800a598 <_malloc_r+0xdc>
 800a53e:	f8c8 7000 	str.w	r7, [r8]
 800a542:	e00f      	b.n	800a564 <_malloc_r+0xa8>
 800a544:	6822      	ldr	r2, [r4, #0]
 800a546:	1b52      	subs	r2, r2, r5
 800a548:	d420      	bmi.n	800a58c <_malloc_r+0xd0>
 800a54a:	2a0b      	cmp	r2, #11
 800a54c:	d917      	bls.n	800a57e <_malloc_r+0xc2>
 800a54e:	1961      	adds	r1, r4, r5
 800a550:	42a3      	cmp	r3, r4
 800a552:	6025      	str	r5, [r4, #0]
 800a554:	bf18      	it	ne
 800a556:	6059      	strne	r1, [r3, #4]
 800a558:	6863      	ldr	r3, [r4, #4]
 800a55a:	bf08      	it	eq
 800a55c:	f8c8 1000 	streq.w	r1, [r8]
 800a560:	5162      	str	r2, [r4, r5]
 800a562:	604b      	str	r3, [r1, #4]
 800a564:	4630      	mov	r0, r6
 800a566:	f000 f82f 	bl	800a5c8 <__malloc_unlock>
 800a56a:	f104 000b 	add.w	r0, r4, #11
 800a56e:	1d23      	adds	r3, r4, #4
 800a570:	f020 0007 	bic.w	r0, r0, #7
 800a574:	1ac2      	subs	r2, r0, r3
 800a576:	bf1c      	itt	ne
 800a578:	1a1b      	subne	r3, r3, r0
 800a57a:	50a3      	strne	r3, [r4, r2]
 800a57c:	e7af      	b.n	800a4de <_malloc_r+0x22>
 800a57e:	6862      	ldr	r2, [r4, #4]
 800a580:	42a3      	cmp	r3, r4
 800a582:	bf0c      	ite	eq
 800a584:	f8c8 2000 	streq.w	r2, [r8]
 800a588:	605a      	strne	r2, [r3, #4]
 800a58a:	e7eb      	b.n	800a564 <_malloc_r+0xa8>
 800a58c:	4623      	mov	r3, r4
 800a58e:	6864      	ldr	r4, [r4, #4]
 800a590:	e7ae      	b.n	800a4f0 <_malloc_r+0x34>
 800a592:	463c      	mov	r4, r7
 800a594:	687f      	ldr	r7, [r7, #4]
 800a596:	e7b6      	b.n	800a506 <_malloc_r+0x4a>
 800a598:	461a      	mov	r2, r3
 800a59a:	685b      	ldr	r3, [r3, #4]
 800a59c:	42a3      	cmp	r3, r4
 800a59e:	d1fb      	bne.n	800a598 <_malloc_r+0xdc>
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	6053      	str	r3, [r2, #4]
 800a5a4:	e7de      	b.n	800a564 <_malloc_r+0xa8>
 800a5a6:	230c      	movs	r3, #12
 800a5a8:	4630      	mov	r0, r6
 800a5aa:	6033      	str	r3, [r6, #0]
 800a5ac:	f000 f80c 	bl	800a5c8 <__malloc_unlock>
 800a5b0:	e794      	b.n	800a4dc <_malloc_r+0x20>
 800a5b2:	6005      	str	r5, [r0, #0]
 800a5b4:	e7d6      	b.n	800a564 <_malloc_r+0xa8>
 800a5b6:	bf00      	nop
 800a5b8:	200004f4 	.word	0x200004f4

0800a5bc <__malloc_lock>:
 800a5bc:	4801      	ldr	r0, [pc, #4]	@ (800a5c4 <__malloc_lock+0x8>)
 800a5be:	f7ff b890 	b.w	80096e2 <__retarget_lock_acquire_recursive>
 800a5c2:	bf00      	nop
 800a5c4:	200004ec 	.word	0x200004ec

0800a5c8 <__malloc_unlock>:
 800a5c8:	4801      	ldr	r0, [pc, #4]	@ (800a5d0 <__malloc_unlock+0x8>)
 800a5ca:	f7ff b88b 	b.w	80096e4 <__retarget_lock_release_recursive>
 800a5ce:	bf00      	nop
 800a5d0:	200004ec 	.word	0x200004ec

0800a5d4 <_Balloc>:
 800a5d4:	b570      	push	{r4, r5, r6, lr}
 800a5d6:	69c6      	ldr	r6, [r0, #28]
 800a5d8:	4604      	mov	r4, r0
 800a5da:	460d      	mov	r5, r1
 800a5dc:	b976      	cbnz	r6, 800a5fc <_Balloc+0x28>
 800a5de:	2010      	movs	r0, #16
 800a5e0:	f7ff ff42 	bl	800a468 <malloc>
 800a5e4:	4602      	mov	r2, r0
 800a5e6:	61e0      	str	r0, [r4, #28]
 800a5e8:	b920      	cbnz	r0, 800a5f4 <_Balloc+0x20>
 800a5ea:	4b18      	ldr	r3, [pc, #96]	@ (800a64c <_Balloc+0x78>)
 800a5ec:	216b      	movs	r1, #107	@ 0x6b
 800a5ee:	4818      	ldr	r0, [pc, #96]	@ (800a650 <_Balloc+0x7c>)
 800a5f0:	f002 f90e 	bl	800c810 <__assert_func>
 800a5f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a5f8:	6006      	str	r6, [r0, #0]
 800a5fa:	60c6      	str	r6, [r0, #12]
 800a5fc:	69e6      	ldr	r6, [r4, #28]
 800a5fe:	68f3      	ldr	r3, [r6, #12]
 800a600:	b183      	cbz	r3, 800a624 <_Balloc+0x50>
 800a602:	69e3      	ldr	r3, [r4, #28]
 800a604:	68db      	ldr	r3, [r3, #12]
 800a606:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a60a:	b9b8      	cbnz	r0, 800a63c <_Balloc+0x68>
 800a60c:	2101      	movs	r1, #1
 800a60e:	4620      	mov	r0, r4
 800a610:	fa01 f605 	lsl.w	r6, r1, r5
 800a614:	1d72      	adds	r2, r6, #5
 800a616:	0092      	lsls	r2, r2, #2
 800a618:	f002 f918 	bl	800c84c <_calloc_r>
 800a61c:	b160      	cbz	r0, 800a638 <_Balloc+0x64>
 800a61e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a622:	e00e      	b.n	800a642 <_Balloc+0x6e>
 800a624:	2221      	movs	r2, #33	@ 0x21
 800a626:	2104      	movs	r1, #4
 800a628:	4620      	mov	r0, r4
 800a62a:	f002 f90f 	bl	800c84c <_calloc_r>
 800a62e:	69e3      	ldr	r3, [r4, #28]
 800a630:	60f0      	str	r0, [r6, #12]
 800a632:	68db      	ldr	r3, [r3, #12]
 800a634:	2b00      	cmp	r3, #0
 800a636:	d1e4      	bne.n	800a602 <_Balloc+0x2e>
 800a638:	2000      	movs	r0, #0
 800a63a:	bd70      	pop	{r4, r5, r6, pc}
 800a63c:	6802      	ldr	r2, [r0, #0]
 800a63e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a642:	2300      	movs	r3, #0
 800a644:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a648:	e7f7      	b.n	800a63a <_Balloc+0x66>
 800a64a:	bf00      	nop
 800a64c:	0800d780 	.word	0x0800d780
 800a650:	0800d800 	.word	0x0800d800

0800a654 <_Bfree>:
 800a654:	b570      	push	{r4, r5, r6, lr}
 800a656:	69c6      	ldr	r6, [r0, #28]
 800a658:	4605      	mov	r5, r0
 800a65a:	460c      	mov	r4, r1
 800a65c:	b976      	cbnz	r6, 800a67c <_Bfree+0x28>
 800a65e:	2010      	movs	r0, #16
 800a660:	f7ff ff02 	bl	800a468 <malloc>
 800a664:	4602      	mov	r2, r0
 800a666:	61e8      	str	r0, [r5, #28]
 800a668:	b920      	cbnz	r0, 800a674 <_Bfree+0x20>
 800a66a:	4b09      	ldr	r3, [pc, #36]	@ (800a690 <_Bfree+0x3c>)
 800a66c:	218f      	movs	r1, #143	@ 0x8f
 800a66e:	4809      	ldr	r0, [pc, #36]	@ (800a694 <_Bfree+0x40>)
 800a670:	f002 f8ce 	bl	800c810 <__assert_func>
 800a674:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a678:	6006      	str	r6, [r0, #0]
 800a67a:	60c6      	str	r6, [r0, #12]
 800a67c:	b13c      	cbz	r4, 800a68e <_Bfree+0x3a>
 800a67e:	69eb      	ldr	r3, [r5, #28]
 800a680:	6862      	ldr	r2, [r4, #4]
 800a682:	68db      	ldr	r3, [r3, #12]
 800a684:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a688:	6021      	str	r1, [r4, #0]
 800a68a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a68e:	bd70      	pop	{r4, r5, r6, pc}
 800a690:	0800d780 	.word	0x0800d780
 800a694:	0800d800 	.word	0x0800d800

0800a698 <__multadd>:
 800a698:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a69c:	f101 0c14 	add.w	ip, r1, #20
 800a6a0:	4607      	mov	r7, r0
 800a6a2:	460c      	mov	r4, r1
 800a6a4:	461e      	mov	r6, r3
 800a6a6:	690d      	ldr	r5, [r1, #16]
 800a6a8:	2000      	movs	r0, #0
 800a6aa:	f8dc 3000 	ldr.w	r3, [ip]
 800a6ae:	3001      	adds	r0, #1
 800a6b0:	b299      	uxth	r1, r3
 800a6b2:	4285      	cmp	r5, r0
 800a6b4:	fb02 6101 	mla	r1, r2, r1, r6
 800a6b8:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a6bc:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800a6c0:	b289      	uxth	r1, r1
 800a6c2:	fb02 3306 	mla	r3, r2, r6, r3
 800a6c6:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a6ca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a6ce:	f84c 1b04 	str.w	r1, [ip], #4
 800a6d2:	dcea      	bgt.n	800a6aa <__multadd+0x12>
 800a6d4:	b30e      	cbz	r6, 800a71a <__multadd+0x82>
 800a6d6:	68a3      	ldr	r3, [r4, #8]
 800a6d8:	42ab      	cmp	r3, r5
 800a6da:	dc19      	bgt.n	800a710 <__multadd+0x78>
 800a6dc:	6861      	ldr	r1, [r4, #4]
 800a6de:	4638      	mov	r0, r7
 800a6e0:	3101      	adds	r1, #1
 800a6e2:	f7ff ff77 	bl	800a5d4 <_Balloc>
 800a6e6:	4680      	mov	r8, r0
 800a6e8:	b928      	cbnz	r0, 800a6f6 <__multadd+0x5e>
 800a6ea:	4602      	mov	r2, r0
 800a6ec:	4b0c      	ldr	r3, [pc, #48]	@ (800a720 <__multadd+0x88>)
 800a6ee:	21ba      	movs	r1, #186	@ 0xba
 800a6f0:	480c      	ldr	r0, [pc, #48]	@ (800a724 <__multadd+0x8c>)
 800a6f2:	f002 f88d 	bl	800c810 <__assert_func>
 800a6f6:	6922      	ldr	r2, [r4, #16]
 800a6f8:	f104 010c 	add.w	r1, r4, #12
 800a6fc:	300c      	adds	r0, #12
 800a6fe:	3202      	adds	r2, #2
 800a700:	0092      	lsls	r2, r2, #2
 800a702:	f002 f86f 	bl	800c7e4 <memcpy>
 800a706:	4621      	mov	r1, r4
 800a708:	4644      	mov	r4, r8
 800a70a:	4638      	mov	r0, r7
 800a70c:	f7ff ffa2 	bl	800a654 <_Bfree>
 800a710:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a714:	3501      	adds	r5, #1
 800a716:	615e      	str	r6, [r3, #20]
 800a718:	6125      	str	r5, [r4, #16]
 800a71a:	4620      	mov	r0, r4
 800a71c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a720:	0800d7ef 	.word	0x0800d7ef
 800a724:	0800d800 	.word	0x0800d800

0800a728 <__s2b>:
 800a728:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a72c:	4615      	mov	r5, r2
 800a72e:	461f      	mov	r7, r3
 800a730:	2209      	movs	r2, #9
 800a732:	3308      	adds	r3, #8
 800a734:	460c      	mov	r4, r1
 800a736:	4606      	mov	r6, r0
 800a738:	2100      	movs	r1, #0
 800a73a:	fb93 f3f2 	sdiv	r3, r3, r2
 800a73e:	2201      	movs	r2, #1
 800a740:	429a      	cmp	r2, r3
 800a742:	db09      	blt.n	800a758 <__s2b+0x30>
 800a744:	4630      	mov	r0, r6
 800a746:	f7ff ff45 	bl	800a5d4 <_Balloc>
 800a74a:	b940      	cbnz	r0, 800a75e <__s2b+0x36>
 800a74c:	4602      	mov	r2, r0
 800a74e:	4b19      	ldr	r3, [pc, #100]	@ (800a7b4 <__s2b+0x8c>)
 800a750:	21d3      	movs	r1, #211	@ 0xd3
 800a752:	4819      	ldr	r0, [pc, #100]	@ (800a7b8 <__s2b+0x90>)
 800a754:	f002 f85c 	bl	800c810 <__assert_func>
 800a758:	0052      	lsls	r2, r2, #1
 800a75a:	3101      	adds	r1, #1
 800a75c:	e7f0      	b.n	800a740 <__s2b+0x18>
 800a75e:	9b08      	ldr	r3, [sp, #32]
 800a760:	2d09      	cmp	r5, #9
 800a762:	6143      	str	r3, [r0, #20]
 800a764:	f04f 0301 	mov.w	r3, #1
 800a768:	6103      	str	r3, [r0, #16]
 800a76a:	dd16      	ble.n	800a79a <__s2b+0x72>
 800a76c:	f104 0909 	add.w	r9, r4, #9
 800a770:	442c      	add	r4, r5
 800a772:	46c8      	mov	r8, r9
 800a774:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a778:	4601      	mov	r1, r0
 800a77a:	220a      	movs	r2, #10
 800a77c:	4630      	mov	r0, r6
 800a77e:	3b30      	subs	r3, #48	@ 0x30
 800a780:	f7ff ff8a 	bl	800a698 <__multadd>
 800a784:	45a0      	cmp	r8, r4
 800a786:	d1f5      	bne.n	800a774 <__s2b+0x4c>
 800a788:	f1a5 0408 	sub.w	r4, r5, #8
 800a78c:	444c      	add	r4, r9
 800a78e:	1b2d      	subs	r5, r5, r4
 800a790:	1963      	adds	r3, r4, r5
 800a792:	42bb      	cmp	r3, r7
 800a794:	db04      	blt.n	800a7a0 <__s2b+0x78>
 800a796:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a79a:	340a      	adds	r4, #10
 800a79c:	2509      	movs	r5, #9
 800a79e:	e7f6      	b.n	800a78e <__s2b+0x66>
 800a7a0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a7a4:	4601      	mov	r1, r0
 800a7a6:	220a      	movs	r2, #10
 800a7a8:	4630      	mov	r0, r6
 800a7aa:	3b30      	subs	r3, #48	@ 0x30
 800a7ac:	f7ff ff74 	bl	800a698 <__multadd>
 800a7b0:	e7ee      	b.n	800a790 <__s2b+0x68>
 800a7b2:	bf00      	nop
 800a7b4:	0800d7ef 	.word	0x0800d7ef
 800a7b8:	0800d800 	.word	0x0800d800

0800a7bc <__hi0bits>:
 800a7bc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a7c0:	4603      	mov	r3, r0
 800a7c2:	bf36      	itet	cc
 800a7c4:	0403      	lslcc	r3, r0, #16
 800a7c6:	2000      	movcs	r0, #0
 800a7c8:	2010      	movcc	r0, #16
 800a7ca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a7ce:	bf3c      	itt	cc
 800a7d0:	021b      	lslcc	r3, r3, #8
 800a7d2:	3008      	addcc	r0, #8
 800a7d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a7d8:	bf3c      	itt	cc
 800a7da:	011b      	lslcc	r3, r3, #4
 800a7dc:	3004      	addcc	r0, #4
 800a7de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a7e2:	bf3c      	itt	cc
 800a7e4:	009b      	lslcc	r3, r3, #2
 800a7e6:	3002      	addcc	r0, #2
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	db05      	blt.n	800a7f8 <__hi0bits+0x3c>
 800a7ec:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a7f0:	f100 0001 	add.w	r0, r0, #1
 800a7f4:	bf08      	it	eq
 800a7f6:	2020      	moveq	r0, #32
 800a7f8:	4770      	bx	lr

0800a7fa <__lo0bits>:
 800a7fa:	6803      	ldr	r3, [r0, #0]
 800a7fc:	4602      	mov	r2, r0
 800a7fe:	f013 0007 	ands.w	r0, r3, #7
 800a802:	d00b      	beq.n	800a81c <__lo0bits+0x22>
 800a804:	07d9      	lsls	r1, r3, #31
 800a806:	d421      	bmi.n	800a84c <__lo0bits+0x52>
 800a808:	0798      	lsls	r0, r3, #30
 800a80a:	bf47      	ittee	mi
 800a80c:	085b      	lsrmi	r3, r3, #1
 800a80e:	2001      	movmi	r0, #1
 800a810:	089b      	lsrpl	r3, r3, #2
 800a812:	2002      	movpl	r0, #2
 800a814:	bf4c      	ite	mi
 800a816:	6013      	strmi	r3, [r2, #0]
 800a818:	6013      	strpl	r3, [r2, #0]
 800a81a:	4770      	bx	lr
 800a81c:	b299      	uxth	r1, r3
 800a81e:	b909      	cbnz	r1, 800a824 <__lo0bits+0x2a>
 800a820:	0c1b      	lsrs	r3, r3, #16
 800a822:	2010      	movs	r0, #16
 800a824:	b2d9      	uxtb	r1, r3
 800a826:	b909      	cbnz	r1, 800a82c <__lo0bits+0x32>
 800a828:	3008      	adds	r0, #8
 800a82a:	0a1b      	lsrs	r3, r3, #8
 800a82c:	0719      	lsls	r1, r3, #28
 800a82e:	bf04      	itt	eq
 800a830:	091b      	lsreq	r3, r3, #4
 800a832:	3004      	addeq	r0, #4
 800a834:	0799      	lsls	r1, r3, #30
 800a836:	bf04      	itt	eq
 800a838:	089b      	lsreq	r3, r3, #2
 800a83a:	3002      	addeq	r0, #2
 800a83c:	07d9      	lsls	r1, r3, #31
 800a83e:	d403      	bmi.n	800a848 <__lo0bits+0x4e>
 800a840:	085b      	lsrs	r3, r3, #1
 800a842:	f100 0001 	add.w	r0, r0, #1
 800a846:	d003      	beq.n	800a850 <__lo0bits+0x56>
 800a848:	6013      	str	r3, [r2, #0]
 800a84a:	4770      	bx	lr
 800a84c:	2000      	movs	r0, #0
 800a84e:	4770      	bx	lr
 800a850:	2020      	movs	r0, #32
 800a852:	4770      	bx	lr

0800a854 <__i2b>:
 800a854:	b510      	push	{r4, lr}
 800a856:	460c      	mov	r4, r1
 800a858:	2101      	movs	r1, #1
 800a85a:	f7ff febb 	bl	800a5d4 <_Balloc>
 800a85e:	4602      	mov	r2, r0
 800a860:	b928      	cbnz	r0, 800a86e <__i2b+0x1a>
 800a862:	4b05      	ldr	r3, [pc, #20]	@ (800a878 <__i2b+0x24>)
 800a864:	f240 1145 	movw	r1, #325	@ 0x145
 800a868:	4804      	ldr	r0, [pc, #16]	@ (800a87c <__i2b+0x28>)
 800a86a:	f001 ffd1 	bl	800c810 <__assert_func>
 800a86e:	2301      	movs	r3, #1
 800a870:	6144      	str	r4, [r0, #20]
 800a872:	6103      	str	r3, [r0, #16]
 800a874:	bd10      	pop	{r4, pc}
 800a876:	bf00      	nop
 800a878:	0800d7ef 	.word	0x0800d7ef
 800a87c:	0800d800 	.word	0x0800d800

0800a880 <__multiply>:
 800a880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a884:	4617      	mov	r7, r2
 800a886:	690a      	ldr	r2, [r1, #16]
 800a888:	4689      	mov	r9, r1
 800a88a:	b085      	sub	sp, #20
 800a88c:	693b      	ldr	r3, [r7, #16]
 800a88e:	429a      	cmp	r2, r3
 800a890:	bfa2      	ittt	ge
 800a892:	463b      	movge	r3, r7
 800a894:	460f      	movge	r7, r1
 800a896:	4699      	movge	r9, r3
 800a898:	693d      	ldr	r5, [r7, #16]
 800a89a:	68bb      	ldr	r3, [r7, #8]
 800a89c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a8a0:	6879      	ldr	r1, [r7, #4]
 800a8a2:	eb05 060a 	add.w	r6, r5, sl
 800a8a6:	42b3      	cmp	r3, r6
 800a8a8:	bfb8      	it	lt
 800a8aa:	3101      	addlt	r1, #1
 800a8ac:	f7ff fe92 	bl	800a5d4 <_Balloc>
 800a8b0:	b930      	cbnz	r0, 800a8c0 <__multiply+0x40>
 800a8b2:	4602      	mov	r2, r0
 800a8b4:	4b42      	ldr	r3, [pc, #264]	@ (800a9c0 <__multiply+0x140>)
 800a8b6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a8ba:	4842      	ldr	r0, [pc, #264]	@ (800a9c4 <__multiply+0x144>)
 800a8bc:	f001 ffa8 	bl	800c810 <__assert_func>
 800a8c0:	f100 0414 	add.w	r4, r0, #20
 800a8c4:	2200      	movs	r2, #0
 800a8c6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a8ca:	4623      	mov	r3, r4
 800a8cc:	4573      	cmp	r3, lr
 800a8ce:	d320      	bcc.n	800a912 <__multiply+0x92>
 800a8d0:	f107 0814 	add.w	r8, r7, #20
 800a8d4:	f109 0114 	add.w	r1, r9, #20
 800a8d8:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a8dc:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a8e0:	9302      	str	r3, [sp, #8]
 800a8e2:	1beb      	subs	r3, r5, r7
 800a8e4:	3715      	adds	r7, #21
 800a8e6:	3b15      	subs	r3, #21
 800a8e8:	f023 0303 	bic.w	r3, r3, #3
 800a8ec:	3304      	adds	r3, #4
 800a8ee:	42bd      	cmp	r5, r7
 800a8f0:	bf38      	it	cc
 800a8f2:	2304      	movcc	r3, #4
 800a8f4:	9301      	str	r3, [sp, #4]
 800a8f6:	9b02      	ldr	r3, [sp, #8]
 800a8f8:	9103      	str	r1, [sp, #12]
 800a8fa:	428b      	cmp	r3, r1
 800a8fc:	d80c      	bhi.n	800a918 <__multiply+0x98>
 800a8fe:	2e00      	cmp	r6, #0
 800a900:	dd03      	ble.n	800a90a <__multiply+0x8a>
 800a902:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a906:	2b00      	cmp	r3, #0
 800a908:	d057      	beq.n	800a9ba <__multiply+0x13a>
 800a90a:	6106      	str	r6, [r0, #16]
 800a90c:	b005      	add	sp, #20
 800a90e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a912:	f843 2b04 	str.w	r2, [r3], #4
 800a916:	e7d9      	b.n	800a8cc <__multiply+0x4c>
 800a918:	f8b1 a000 	ldrh.w	sl, [r1]
 800a91c:	f1ba 0f00 	cmp.w	sl, #0
 800a920:	d021      	beq.n	800a966 <__multiply+0xe6>
 800a922:	46c4      	mov	ip, r8
 800a924:	46a1      	mov	r9, r4
 800a926:	2700      	movs	r7, #0
 800a928:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a92c:	f8d9 3000 	ldr.w	r3, [r9]
 800a930:	fa1f fb82 	uxth.w	fp, r2
 800a934:	4565      	cmp	r5, ip
 800a936:	b29b      	uxth	r3, r3
 800a938:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800a93c:	fb0a 330b 	mla	r3, sl, fp, r3
 800a940:	443b      	add	r3, r7
 800a942:	f8d9 7000 	ldr.w	r7, [r9]
 800a946:	ea4f 4717 	mov.w	r7, r7, lsr #16
 800a94a:	fb0a 7202 	mla	r2, sl, r2, r7
 800a94e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a952:	b29b      	uxth	r3, r3
 800a954:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a958:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a95c:	f849 3b04 	str.w	r3, [r9], #4
 800a960:	d8e2      	bhi.n	800a928 <__multiply+0xa8>
 800a962:	9b01      	ldr	r3, [sp, #4]
 800a964:	50e7      	str	r7, [r4, r3]
 800a966:	9b03      	ldr	r3, [sp, #12]
 800a968:	3104      	adds	r1, #4
 800a96a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a96e:	f1b9 0f00 	cmp.w	r9, #0
 800a972:	d020      	beq.n	800a9b6 <__multiply+0x136>
 800a974:	6823      	ldr	r3, [r4, #0]
 800a976:	4647      	mov	r7, r8
 800a978:	46a4      	mov	ip, r4
 800a97a:	f04f 0a00 	mov.w	sl, #0
 800a97e:	f8b7 b000 	ldrh.w	fp, [r7]
 800a982:	b29b      	uxth	r3, r3
 800a984:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a988:	fb09 220b 	mla	r2, r9, fp, r2
 800a98c:	4452      	add	r2, sl
 800a98e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a992:	f84c 3b04 	str.w	r3, [ip], #4
 800a996:	f857 3b04 	ldr.w	r3, [r7], #4
 800a99a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a99e:	f8bc 3000 	ldrh.w	r3, [ip]
 800a9a2:	42bd      	cmp	r5, r7
 800a9a4:	fb09 330a 	mla	r3, r9, sl, r3
 800a9a8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a9ac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a9b0:	d8e5      	bhi.n	800a97e <__multiply+0xfe>
 800a9b2:	9a01      	ldr	r2, [sp, #4]
 800a9b4:	50a3      	str	r3, [r4, r2]
 800a9b6:	3404      	adds	r4, #4
 800a9b8:	e79d      	b.n	800a8f6 <__multiply+0x76>
 800a9ba:	3e01      	subs	r6, #1
 800a9bc:	e79f      	b.n	800a8fe <__multiply+0x7e>
 800a9be:	bf00      	nop
 800a9c0:	0800d7ef 	.word	0x0800d7ef
 800a9c4:	0800d800 	.word	0x0800d800

0800a9c8 <__pow5mult>:
 800a9c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a9cc:	4615      	mov	r5, r2
 800a9ce:	f012 0203 	ands.w	r2, r2, #3
 800a9d2:	4607      	mov	r7, r0
 800a9d4:	460e      	mov	r6, r1
 800a9d6:	d007      	beq.n	800a9e8 <__pow5mult+0x20>
 800a9d8:	3a01      	subs	r2, #1
 800a9da:	4c25      	ldr	r4, [pc, #148]	@ (800aa70 <__pow5mult+0xa8>)
 800a9dc:	2300      	movs	r3, #0
 800a9de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a9e2:	f7ff fe59 	bl	800a698 <__multadd>
 800a9e6:	4606      	mov	r6, r0
 800a9e8:	10ad      	asrs	r5, r5, #2
 800a9ea:	d03d      	beq.n	800aa68 <__pow5mult+0xa0>
 800a9ec:	69fc      	ldr	r4, [r7, #28]
 800a9ee:	b97c      	cbnz	r4, 800aa10 <__pow5mult+0x48>
 800a9f0:	2010      	movs	r0, #16
 800a9f2:	f7ff fd39 	bl	800a468 <malloc>
 800a9f6:	4602      	mov	r2, r0
 800a9f8:	61f8      	str	r0, [r7, #28]
 800a9fa:	b928      	cbnz	r0, 800aa08 <__pow5mult+0x40>
 800a9fc:	4b1d      	ldr	r3, [pc, #116]	@ (800aa74 <__pow5mult+0xac>)
 800a9fe:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800aa02:	481d      	ldr	r0, [pc, #116]	@ (800aa78 <__pow5mult+0xb0>)
 800aa04:	f001 ff04 	bl	800c810 <__assert_func>
 800aa08:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800aa0c:	6004      	str	r4, [r0, #0]
 800aa0e:	60c4      	str	r4, [r0, #12]
 800aa10:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800aa14:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800aa18:	b94c      	cbnz	r4, 800aa2e <__pow5mult+0x66>
 800aa1a:	f240 2171 	movw	r1, #625	@ 0x271
 800aa1e:	4638      	mov	r0, r7
 800aa20:	f7ff ff18 	bl	800a854 <__i2b>
 800aa24:	2300      	movs	r3, #0
 800aa26:	4604      	mov	r4, r0
 800aa28:	f8c8 0008 	str.w	r0, [r8, #8]
 800aa2c:	6003      	str	r3, [r0, #0]
 800aa2e:	f04f 0900 	mov.w	r9, #0
 800aa32:	07eb      	lsls	r3, r5, #31
 800aa34:	d50a      	bpl.n	800aa4c <__pow5mult+0x84>
 800aa36:	4631      	mov	r1, r6
 800aa38:	4622      	mov	r2, r4
 800aa3a:	4638      	mov	r0, r7
 800aa3c:	f7ff ff20 	bl	800a880 <__multiply>
 800aa40:	4680      	mov	r8, r0
 800aa42:	4631      	mov	r1, r6
 800aa44:	4638      	mov	r0, r7
 800aa46:	4646      	mov	r6, r8
 800aa48:	f7ff fe04 	bl	800a654 <_Bfree>
 800aa4c:	106d      	asrs	r5, r5, #1
 800aa4e:	d00b      	beq.n	800aa68 <__pow5mult+0xa0>
 800aa50:	6820      	ldr	r0, [r4, #0]
 800aa52:	b938      	cbnz	r0, 800aa64 <__pow5mult+0x9c>
 800aa54:	4622      	mov	r2, r4
 800aa56:	4621      	mov	r1, r4
 800aa58:	4638      	mov	r0, r7
 800aa5a:	f7ff ff11 	bl	800a880 <__multiply>
 800aa5e:	6020      	str	r0, [r4, #0]
 800aa60:	f8c0 9000 	str.w	r9, [r0]
 800aa64:	4604      	mov	r4, r0
 800aa66:	e7e4      	b.n	800aa32 <__pow5mult+0x6a>
 800aa68:	4630      	mov	r0, r6
 800aa6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa6e:	bf00      	nop
 800aa70:	0800d92c 	.word	0x0800d92c
 800aa74:	0800d780 	.word	0x0800d780
 800aa78:	0800d800 	.word	0x0800d800

0800aa7c <__lshift>:
 800aa7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa80:	460c      	mov	r4, r1
 800aa82:	4607      	mov	r7, r0
 800aa84:	4691      	mov	r9, r2
 800aa86:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800aa8a:	6923      	ldr	r3, [r4, #16]
 800aa8c:	6849      	ldr	r1, [r1, #4]
 800aa8e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800aa92:	68a3      	ldr	r3, [r4, #8]
 800aa94:	f108 0601 	add.w	r6, r8, #1
 800aa98:	42b3      	cmp	r3, r6
 800aa9a:	db0b      	blt.n	800aab4 <__lshift+0x38>
 800aa9c:	4638      	mov	r0, r7
 800aa9e:	f7ff fd99 	bl	800a5d4 <_Balloc>
 800aaa2:	4605      	mov	r5, r0
 800aaa4:	b948      	cbnz	r0, 800aaba <__lshift+0x3e>
 800aaa6:	4602      	mov	r2, r0
 800aaa8:	4b28      	ldr	r3, [pc, #160]	@ (800ab4c <__lshift+0xd0>)
 800aaaa:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800aaae:	4828      	ldr	r0, [pc, #160]	@ (800ab50 <__lshift+0xd4>)
 800aab0:	f001 feae 	bl	800c810 <__assert_func>
 800aab4:	3101      	adds	r1, #1
 800aab6:	005b      	lsls	r3, r3, #1
 800aab8:	e7ee      	b.n	800aa98 <__lshift+0x1c>
 800aaba:	2300      	movs	r3, #0
 800aabc:	f100 0114 	add.w	r1, r0, #20
 800aac0:	f100 0210 	add.w	r2, r0, #16
 800aac4:	4618      	mov	r0, r3
 800aac6:	4553      	cmp	r3, sl
 800aac8:	db33      	blt.n	800ab32 <__lshift+0xb6>
 800aaca:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800aace:	f104 0314 	add.w	r3, r4, #20
 800aad2:	6920      	ldr	r0, [r4, #16]
 800aad4:	f019 091f 	ands.w	r9, r9, #31
 800aad8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800aadc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800aae0:	d02b      	beq.n	800ab3a <__lshift+0xbe>
 800aae2:	f1c9 0e20 	rsb	lr, r9, #32
 800aae6:	468a      	mov	sl, r1
 800aae8:	2200      	movs	r2, #0
 800aaea:	6818      	ldr	r0, [r3, #0]
 800aaec:	fa00 f009 	lsl.w	r0, r0, r9
 800aaf0:	4310      	orrs	r0, r2
 800aaf2:	f84a 0b04 	str.w	r0, [sl], #4
 800aaf6:	f853 2b04 	ldr.w	r2, [r3], #4
 800aafa:	459c      	cmp	ip, r3
 800aafc:	fa22 f20e 	lsr.w	r2, r2, lr
 800ab00:	d8f3      	bhi.n	800aaea <__lshift+0x6e>
 800ab02:	ebac 0304 	sub.w	r3, ip, r4
 800ab06:	f104 0015 	add.w	r0, r4, #21
 800ab0a:	3b15      	subs	r3, #21
 800ab0c:	f023 0303 	bic.w	r3, r3, #3
 800ab10:	3304      	adds	r3, #4
 800ab12:	4560      	cmp	r0, ip
 800ab14:	bf88      	it	hi
 800ab16:	2304      	movhi	r3, #4
 800ab18:	50ca      	str	r2, [r1, r3]
 800ab1a:	b10a      	cbz	r2, 800ab20 <__lshift+0xa4>
 800ab1c:	f108 0602 	add.w	r6, r8, #2
 800ab20:	3e01      	subs	r6, #1
 800ab22:	4638      	mov	r0, r7
 800ab24:	4621      	mov	r1, r4
 800ab26:	612e      	str	r6, [r5, #16]
 800ab28:	f7ff fd94 	bl	800a654 <_Bfree>
 800ab2c:	4628      	mov	r0, r5
 800ab2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab32:	3301      	adds	r3, #1
 800ab34:	f842 0f04 	str.w	r0, [r2, #4]!
 800ab38:	e7c5      	b.n	800aac6 <__lshift+0x4a>
 800ab3a:	3904      	subs	r1, #4
 800ab3c:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab40:	459c      	cmp	ip, r3
 800ab42:	f841 2f04 	str.w	r2, [r1, #4]!
 800ab46:	d8f9      	bhi.n	800ab3c <__lshift+0xc0>
 800ab48:	e7ea      	b.n	800ab20 <__lshift+0xa4>
 800ab4a:	bf00      	nop
 800ab4c:	0800d7ef 	.word	0x0800d7ef
 800ab50:	0800d800 	.word	0x0800d800

0800ab54 <__mcmp>:
 800ab54:	4603      	mov	r3, r0
 800ab56:	690a      	ldr	r2, [r1, #16]
 800ab58:	6900      	ldr	r0, [r0, #16]
 800ab5a:	1a80      	subs	r0, r0, r2
 800ab5c:	b530      	push	{r4, r5, lr}
 800ab5e:	d10e      	bne.n	800ab7e <__mcmp+0x2a>
 800ab60:	3314      	adds	r3, #20
 800ab62:	3114      	adds	r1, #20
 800ab64:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ab68:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ab6c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ab70:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ab74:	4295      	cmp	r5, r2
 800ab76:	d003      	beq.n	800ab80 <__mcmp+0x2c>
 800ab78:	d205      	bcs.n	800ab86 <__mcmp+0x32>
 800ab7a:	f04f 30ff 	mov.w	r0, #4294967295
 800ab7e:	bd30      	pop	{r4, r5, pc}
 800ab80:	42a3      	cmp	r3, r4
 800ab82:	d3f3      	bcc.n	800ab6c <__mcmp+0x18>
 800ab84:	e7fb      	b.n	800ab7e <__mcmp+0x2a>
 800ab86:	2001      	movs	r0, #1
 800ab88:	e7f9      	b.n	800ab7e <__mcmp+0x2a>
	...

0800ab8c <__mdiff>:
 800ab8c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab90:	4689      	mov	r9, r1
 800ab92:	4606      	mov	r6, r0
 800ab94:	4611      	mov	r1, r2
 800ab96:	4614      	mov	r4, r2
 800ab98:	4648      	mov	r0, r9
 800ab9a:	f7ff ffdb 	bl	800ab54 <__mcmp>
 800ab9e:	1e05      	subs	r5, r0, #0
 800aba0:	d112      	bne.n	800abc8 <__mdiff+0x3c>
 800aba2:	4629      	mov	r1, r5
 800aba4:	4630      	mov	r0, r6
 800aba6:	f7ff fd15 	bl	800a5d4 <_Balloc>
 800abaa:	4602      	mov	r2, r0
 800abac:	b928      	cbnz	r0, 800abba <__mdiff+0x2e>
 800abae:	4b41      	ldr	r3, [pc, #260]	@ (800acb4 <__mdiff+0x128>)
 800abb0:	f240 2137 	movw	r1, #567	@ 0x237
 800abb4:	4840      	ldr	r0, [pc, #256]	@ (800acb8 <__mdiff+0x12c>)
 800abb6:	f001 fe2b 	bl	800c810 <__assert_func>
 800abba:	2301      	movs	r3, #1
 800abbc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800abc0:	4610      	mov	r0, r2
 800abc2:	b003      	add	sp, #12
 800abc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abc8:	bfbc      	itt	lt
 800abca:	464b      	movlt	r3, r9
 800abcc:	46a1      	movlt	r9, r4
 800abce:	4630      	mov	r0, r6
 800abd0:	bfb8      	it	lt
 800abd2:	2501      	movlt	r5, #1
 800abd4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800abd8:	bfb4      	ite	lt
 800abda:	461c      	movlt	r4, r3
 800abdc:	2500      	movge	r5, #0
 800abde:	f7ff fcf9 	bl	800a5d4 <_Balloc>
 800abe2:	4602      	mov	r2, r0
 800abe4:	b918      	cbnz	r0, 800abee <__mdiff+0x62>
 800abe6:	4b33      	ldr	r3, [pc, #204]	@ (800acb4 <__mdiff+0x128>)
 800abe8:	f240 2145 	movw	r1, #581	@ 0x245
 800abec:	e7e2      	b.n	800abb4 <__mdiff+0x28>
 800abee:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800abf2:	f104 0e14 	add.w	lr, r4, #20
 800abf6:	6926      	ldr	r6, [r4, #16]
 800abf8:	f100 0b14 	add.w	fp, r0, #20
 800abfc:	60c5      	str	r5, [r0, #12]
 800abfe:	f109 0514 	add.w	r5, r9, #20
 800ac02:	f109 0310 	add.w	r3, r9, #16
 800ac06:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ac0a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ac0e:	46d9      	mov	r9, fp
 800ac10:	f04f 0c00 	mov.w	ip, #0
 800ac14:	9301      	str	r3, [sp, #4]
 800ac16:	9b01      	ldr	r3, [sp, #4]
 800ac18:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ac1c:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ac20:	4576      	cmp	r6, lr
 800ac22:	9301      	str	r3, [sp, #4]
 800ac24:	fa1f f38a 	uxth.w	r3, sl
 800ac28:	4619      	mov	r1, r3
 800ac2a:	b283      	uxth	r3, r0
 800ac2c:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800ac30:	eba1 0303 	sub.w	r3, r1, r3
 800ac34:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ac38:	4463      	add	r3, ip
 800ac3a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ac3e:	b29b      	uxth	r3, r3
 800ac40:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ac44:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ac48:	f849 3b04 	str.w	r3, [r9], #4
 800ac4c:	d8e3      	bhi.n	800ac16 <__mdiff+0x8a>
 800ac4e:	1b33      	subs	r3, r6, r4
 800ac50:	3415      	adds	r4, #21
 800ac52:	3b15      	subs	r3, #21
 800ac54:	f023 0303 	bic.w	r3, r3, #3
 800ac58:	3304      	adds	r3, #4
 800ac5a:	42a6      	cmp	r6, r4
 800ac5c:	bf38      	it	cc
 800ac5e:	2304      	movcc	r3, #4
 800ac60:	441d      	add	r5, r3
 800ac62:	445b      	add	r3, fp
 800ac64:	462c      	mov	r4, r5
 800ac66:	461e      	mov	r6, r3
 800ac68:	4544      	cmp	r4, r8
 800ac6a:	d30e      	bcc.n	800ac8a <__mdiff+0xfe>
 800ac6c:	f108 0103 	add.w	r1, r8, #3
 800ac70:	1b49      	subs	r1, r1, r5
 800ac72:	3d03      	subs	r5, #3
 800ac74:	f021 0103 	bic.w	r1, r1, #3
 800ac78:	45a8      	cmp	r8, r5
 800ac7a:	bf38      	it	cc
 800ac7c:	2100      	movcc	r1, #0
 800ac7e:	440b      	add	r3, r1
 800ac80:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ac84:	b199      	cbz	r1, 800acae <__mdiff+0x122>
 800ac86:	6117      	str	r7, [r2, #16]
 800ac88:	e79a      	b.n	800abc0 <__mdiff+0x34>
 800ac8a:	f854 1b04 	ldr.w	r1, [r4], #4
 800ac8e:	46e6      	mov	lr, ip
 800ac90:	fa1f fc81 	uxth.w	ip, r1
 800ac94:	0c08      	lsrs	r0, r1, #16
 800ac96:	4471      	add	r1, lr
 800ac98:	44f4      	add	ip, lr
 800ac9a:	b289      	uxth	r1, r1
 800ac9c:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800aca0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800aca4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800aca8:	f846 1b04 	str.w	r1, [r6], #4
 800acac:	e7dc      	b.n	800ac68 <__mdiff+0xdc>
 800acae:	3f01      	subs	r7, #1
 800acb0:	e7e6      	b.n	800ac80 <__mdiff+0xf4>
 800acb2:	bf00      	nop
 800acb4:	0800d7ef 	.word	0x0800d7ef
 800acb8:	0800d800 	.word	0x0800d800

0800acbc <__ulp>:
 800acbc:	b082      	sub	sp, #8
 800acbe:	4b11      	ldr	r3, [pc, #68]	@ (800ad04 <__ulp+0x48>)
 800acc0:	ed8d 0b00 	vstr	d0, [sp]
 800acc4:	9a01      	ldr	r2, [sp, #4]
 800acc6:	4013      	ands	r3, r2
 800acc8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800accc:	2b00      	cmp	r3, #0
 800acce:	dc08      	bgt.n	800ace2 <__ulp+0x26>
 800acd0:	425b      	negs	r3, r3
 800acd2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800acd6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800acda:	da04      	bge.n	800ace6 <__ulp+0x2a>
 800acdc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800ace0:	4113      	asrs	r3, r2
 800ace2:	2200      	movs	r2, #0
 800ace4:	e008      	b.n	800acf8 <__ulp+0x3c>
 800ace6:	f1a2 0314 	sub.w	r3, r2, #20
 800acea:	2b1e      	cmp	r3, #30
 800acec:	bfd6      	itet	le
 800acee:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800acf2:	2201      	movgt	r2, #1
 800acf4:	40da      	lsrle	r2, r3
 800acf6:	2300      	movs	r3, #0
 800acf8:	4619      	mov	r1, r3
 800acfa:	4610      	mov	r0, r2
 800acfc:	ec41 0b10 	vmov	d0, r0, r1
 800ad00:	b002      	add	sp, #8
 800ad02:	4770      	bx	lr
 800ad04:	7ff00000 	.word	0x7ff00000

0800ad08 <__b2d>:
 800ad08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad0c:	6906      	ldr	r6, [r0, #16]
 800ad0e:	f100 0814 	add.w	r8, r0, #20
 800ad12:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ad16:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ad1a:	1f37      	subs	r7, r6, #4
 800ad1c:	4610      	mov	r0, r2
 800ad1e:	f7ff fd4d 	bl	800a7bc <__hi0bits>
 800ad22:	f1c0 0320 	rsb	r3, r0, #32
 800ad26:	280a      	cmp	r0, #10
 800ad28:	600b      	str	r3, [r1, #0]
 800ad2a:	491d      	ldr	r1, [pc, #116]	@ (800ada0 <__b2d+0x98>)
 800ad2c:	dc16      	bgt.n	800ad5c <__b2d+0x54>
 800ad2e:	f1c0 0c0b 	rsb	ip, r0, #11
 800ad32:	45b8      	cmp	r8, r7
 800ad34:	f100 0015 	add.w	r0, r0, #21
 800ad38:	fa22 f30c 	lsr.w	r3, r2, ip
 800ad3c:	fa02 f000 	lsl.w	r0, r2, r0
 800ad40:	ea43 0501 	orr.w	r5, r3, r1
 800ad44:	bf34      	ite	cc
 800ad46:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ad4a:	2300      	movcs	r3, #0
 800ad4c:	fa23 f30c 	lsr.w	r3, r3, ip
 800ad50:	4303      	orrs	r3, r0
 800ad52:	461c      	mov	r4, r3
 800ad54:	ec45 4b10 	vmov	d0, r4, r5
 800ad58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad5c:	45b8      	cmp	r8, r7
 800ad5e:	bf3a      	itte	cc
 800ad60:	f1a6 0708 	subcc.w	r7, r6, #8
 800ad64:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ad68:	2300      	movcs	r3, #0
 800ad6a:	380b      	subs	r0, #11
 800ad6c:	d014      	beq.n	800ad98 <__b2d+0x90>
 800ad6e:	f1c0 0120 	rsb	r1, r0, #32
 800ad72:	4082      	lsls	r2, r0
 800ad74:	4547      	cmp	r7, r8
 800ad76:	fa23 f401 	lsr.w	r4, r3, r1
 800ad7a:	fa03 f300 	lsl.w	r3, r3, r0
 800ad7e:	ea42 0204 	orr.w	r2, r2, r4
 800ad82:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800ad86:	bf8c      	ite	hi
 800ad88:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ad8c:	2200      	movls	r2, #0
 800ad8e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ad92:	40ca      	lsrs	r2, r1
 800ad94:	4313      	orrs	r3, r2
 800ad96:	e7dc      	b.n	800ad52 <__b2d+0x4a>
 800ad98:	ea42 0501 	orr.w	r5, r2, r1
 800ad9c:	e7d9      	b.n	800ad52 <__b2d+0x4a>
 800ad9e:	bf00      	nop
 800ada0:	3ff00000 	.word	0x3ff00000

0800ada4 <__d2b>:
 800ada4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ada8:	460f      	mov	r7, r1
 800adaa:	2101      	movs	r1, #1
 800adac:	4616      	mov	r6, r2
 800adae:	ec59 8b10 	vmov	r8, r9, d0
 800adb2:	f7ff fc0f 	bl	800a5d4 <_Balloc>
 800adb6:	4604      	mov	r4, r0
 800adb8:	b930      	cbnz	r0, 800adc8 <__d2b+0x24>
 800adba:	4602      	mov	r2, r0
 800adbc:	4b23      	ldr	r3, [pc, #140]	@ (800ae4c <__d2b+0xa8>)
 800adbe:	f240 310f 	movw	r1, #783	@ 0x30f
 800adc2:	4823      	ldr	r0, [pc, #140]	@ (800ae50 <__d2b+0xac>)
 800adc4:	f001 fd24 	bl	800c810 <__assert_func>
 800adc8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800adcc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800add0:	b10d      	cbz	r5, 800add6 <__d2b+0x32>
 800add2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800add6:	9301      	str	r3, [sp, #4]
 800add8:	f1b8 0300 	subs.w	r3, r8, #0
 800addc:	d023      	beq.n	800ae26 <__d2b+0x82>
 800adde:	4668      	mov	r0, sp
 800ade0:	9300      	str	r3, [sp, #0]
 800ade2:	f7ff fd0a 	bl	800a7fa <__lo0bits>
 800ade6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800adea:	b1d0      	cbz	r0, 800ae22 <__d2b+0x7e>
 800adec:	f1c0 0320 	rsb	r3, r0, #32
 800adf0:	fa02 f303 	lsl.w	r3, r2, r3
 800adf4:	40c2      	lsrs	r2, r0
 800adf6:	430b      	orrs	r3, r1
 800adf8:	9201      	str	r2, [sp, #4]
 800adfa:	6163      	str	r3, [r4, #20]
 800adfc:	9b01      	ldr	r3, [sp, #4]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	61a3      	str	r3, [r4, #24]
 800ae02:	bf0c      	ite	eq
 800ae04:	2201      	moveq	r2, #1
 800ae06:	2202      	movne	r2, #2
 800ae08:	6122      	str	r2, [r4, #16]
 800ae0a:	b1a5      	cbz	r5, 800ae36 <__d2b+0x92>
 800ae0c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ae10:	4405      	add	r5, r0
 800ae12:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ae16:	603d      	str	r5, [r7, #0]
 800ae18:	6030      	str	r0, [r6, #0]
 800ae1a:	4620      	mov	r0, r4
 800ae1c:	b003      	add	sp, #12
 800ae1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ae22:	6161      	str	r1, [r4, #20]
 800ae24:	e7ea      	b.n	800adfc <__d2b+0x58>
 800ae26:	a801      	add	r0, sp, #4
 800ae28:	f7ff fce7 	bl	800a7fa <__lo0bits>
 800ae2c:	9b01      	ldr	r3, [sp, #4]
 800ae2e:	3020      	adds	r0, #32
 800ae30:	2201      	movs	r2, #1
 800ae32:	6163      	str	r3, [r4, #20]
 800ae34:	e7e8      	b.n	800ae08 <__d2b+0x64>
 800ae36:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ae3a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ae3e:	6038      	str	r0, [r7, #0]
 800ae40:	6918      	ldr	r0, [r3, #16]
 800ae42:	f7ff fcbb 	bl	800a7bc <__hi0bits>
 800ae46:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ae4a:	e7e5      	b.n	800ae18 <__d2b+0x74>
 800ae4c:	0800d7ef 	.word	0x0800d7ef
 800ae50:	0800d800 	.word	0x0800d800

0800ae54 <__ratio>:
 800ae54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae58:	b085      	sub	sp, #20
 800ae5a:	e9cd 1000 	strd	r1, r0, [sp]
 800ae5e:	a902      	add	r1, sp, #8
 800ae60:	f7ff ff52 	bl	800ad08 <__b2d>
 800ae64:	a903      	add	r1, sp, #12
 800ae66:	9800      	ldr	r0, [sp, #0]
 800ae68:	ec55 4b10 	vmov	r4, r5, d0
 800ae6c:	f7ff ff4c 	bl	800ad08 <__b2d>
 800ae70:	9b01      	ldr	r3, [sp, #4]
 800ae72:	462f      	mov	r7, r5
 800ae74:	4620      	mov	r0, r4
 800ae76:	6919      	ldr	r1, [r3, #16]
 800ae78:	9b00      	ldr	r3, [sp, #0]
 800ae7a:	691b      	ldr	r3, [r3, #16]
 800ae7c:	1ac9      	subs	r1, r1, r3
 800ae7e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800ae82:	ec5b ab10 	vmov	sl, fp, d0
 800ae86:	1a9b      	subs	r3, r3, r2
 800ae88:	46d9      	mov	r9, fp
 800ae8a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	bfcd      	iteet	gt
 800ae92:	462a      	movgt	r2, r5
 800ae94:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ae98:	465a      	movle	r2, fp
 800ae9a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ae9e:	bfd8      	it	le
 800aea0:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800aea4:	4652      	mov	r2, sl
 800aea6:	4639      	mov	r1, r7
 800aea8:	464b      	mov	r3, r9
 800aeaa:	f7f5 fcb3 	bl	8000814 <__aeabi_ddiv>
 800aeae:	ec41 0b10 	vmov	d0, r0, r1
 800aeb2:	b005      	add	sp, #20
 800aeb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800aeb8 <__copybits>:
 800aeb8:	3901      	subs	r1, #1
 800aeba:	f102 0314 	add.w	r3, r2, #20
 800aebe:	1149      	asrs	r1, r1, #5
 800aec0:	b570      	push	{r4, r5, r6, lr}
 800aec2:	3101      	adds	r1, #1
 800aec4:	6914      	ldr	r4, [r2, #16]
 800aec6:	1f05      	subs	r5, r0, #4
 800aec8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800aecc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800aed0:	42a3      	cmp	r3, r4
 800aed2:	d30c      	bcc.n	800aeee <__copybits+0x36>
 800aed4:	1aa3      	subs	r3, r4, r2
 800aed6:	3211      	adds	r2, #17
 800aed8:	3b11      	subs	r3, #17
 800aeda:	f023 0303 	bic.w	r3, r3, #3
 800aede:	42a2      	cmp	r2, r4
 800aee0:	bf88      	it	hi
 800aee2:	2300      	movhi	r3, #0
 800aee4:	4418      	add	r0, r3
 800aee6:	2300      	movs	r3, #0
 800aee8:	4288      	cmp	r0, r1
 800aeea:	d305      	bcc.n	800aef8 <__copybits+0x40>
 800aeec:	bd70      	pop	{r4, r5, r6, pc}
 800aeee:	f853 6b04 	ldr.w	r6, [r3], #4
 800aef2:	f845 6f04 	str.w	r6, [r5, #4]!
 800aef6:	e7eb      	b.n	800aed0 <__copybits+0x18>
 800aef8:	f840 3b04 	str.w	r3, [r0], #4
 800aefc:	e7f4      	b.n	800aee8 <__copybits+0x30>

0800aefe <__any_on>:
 800aefe:	f100 0214 	add.w	r2, r0, #20
 800af02:	114b      	asrs	r3, r1, #5
 800af04:	6900      	ldr	r0, [r0, #16]
 800af06:	4298      	cmp	r0, r3
 800af08:	b510      	push	{r4, lr}
 800af0a:	db11      	blt.n	800af30 <__any_on+0x32>
 800af0c:	dd0a      	ble.n	800af24 <__any_on+0x26>
 800af0e:	f011 011f 	ands.w	r1, r1, #31
 800af12:	d007      	beq.n	800af24 <__any_on+0x26>
 800af14:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800af18:	fa24 f001 	lsr.w	r0, r4, r1
 800af1c:	fa00 f101 	lsl.w	r1, r0, r1
 800af20:	428c      	cmp	r4, r1
 800af22:	d10b      	bne.n	800af3c <__any_on+0x3e>
 800af24:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800af28:	4293      	cmp	r3, r2
 800af2a:	d803      	bhi.n	800af34 <__any_on+0x36>
 800af2c:	2000      	movs	r0, #0
 800af2e:	bd10      	pop	{r4, pc}
 800af30:	4603      	mov	r3, r0
 800af32:	e7f7      	b.n	800af24 <__any_on+0x26>
 800af34:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800af38:	2900      	cmp	r1, #0
 800af3a:	d0f5      	beq.n	800af28 <__any_on+0x2a>
 800af3c:	2001      	movs	r0, #1
 800af3e:	e7f6      	b.n	800af2e <__any_on+0x30>

0800af40 <sulp>:
 800af40:	b570      	push	{r4, r5, r6, lr}
 800af42:	4604      	mov	r4, r0
 800af44:	460d      	mov	r5, r1
 800af46:	4616      	mov	r6, r2
 800af48:	ec45 4b10 	vmov	d0, r4, r5
 800af4c:	f7ff feb6 	bl	800acbc <__ulp>
 800af50:	ec51 0b10 	vmov	r0, r1, d0
 800af54:	b17e      	cbz	r6, 800af76 <sulp+0x36>
 800af56:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800af5a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800af5e:	2b00      	cmp	r3, #0
 800af60:	dd09      	ble.n	800af76 <sulp+0x36>
 800af62:	051b      	lsls	r3, r3, #20
 800af64:	2400      	movs	r4, #0
 800af66:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800af6a:	4622      	mov	r2, r4
 800af6c:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800af70:	462b      	mov	r3, r5
 800af72:	f7f5 fb25 	bl	80005c0 <__aeabi_dmul>
 800af76:	ec41 0b10 	vmov	d0, r0, r1
 800af7a:	bd70      	pop	{r4, r5, r6, pc}
 800af7c:	0000      	movs	r0, r0
	...

0800af80 <_strtod_l>:
 800af80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af84:	b09f      	sub	sp, #124	@ 0x7c
 800af86:	460c      	mov	r4, r1
 800af88:	f04f 0a00 	mov.w	sl, #0
 800af8c:	f04f 0b00 	mov.w	fp, #0
 800af90:	9217      	str	r2, [sp, #92]	@ 0x5c
 800af92:	2200      	movs	r2, #0
 800af94:	9005      	str	r0, [sp, #20]
 800af96:	921a      	str	r2, [sp, #104]	@ 0x68
 800af98:	460a      	mov	r2, r1
 800af9a:	9219      	str	r2, [sp, #100]	@ 0x64
 800af9c:	7811      	ldrb	r1, [r2, #0]
 800af9e:	292b      	cmp	r1, #43	@ 0x2b
 800afa0:	d04a      	beq.n	800b038 <_strtod_l+0xb8>
 800afa2:	d838      	bhi.n	800b016 <_strtod_l+0x96>
 800afa4:	290d      	cmp	r1, #13
 800afa6:	d832      	bhi.n	800b00e <_strtod_l+0x8e>
 800afa8:	2908      	cmp	r1, #8
 800afaa:	d832      	bhi.n	800b012 <_strtod_l+0x92>
 800afac:	2900      	cmp	r1, #0
 800afae:	d03b      	beq.n	800b028 <_strtod_l+0xa8>
 800afb0:	2200      	movs	r2, #0
 800afb2:	920e      	str	r2, [sp, #56]	@ 0x38
 800afb4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800afb6:	782a      	ldrb	r2, [r5, #0]
 800afb8:	2a30      	cmp	r2, #48	@ 0x30
 800afba:	f040 80b2 	bne.w	800b122 <_strtod_l+0x1a2>
 800afbe:	786a      	ldrb	r2, [r5, #1]
 800afc0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800afc4:	2a58      	cmp	r2, #88	@ 0x58
 800afc6:	d16e      	bne.n	800b0a6 <_strtod_l+0x126>
 800afc8:	9302      	str	r3, [sp, #8]
 800afca:	a919      	add	r1, sp, #100	@ 0x64
 800afcc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800afce:	4a90      	ldr	r2, [pc, #576]	@ (800b210 <_strtod_l+0x290>)
 800afd0:	9301      	str	r3, [sp, #4]
 800afd2:	ab1a      	add	r3, sp, #104	@ 0x68
 800afd4:	9805      	ldr	r0, [sp, #20]
 800afd6:	9300      	str	r3, [sp, #0]
 800afd8:	ab1b      	add	r3, sp, #108	@ 0x6c
 800afda:	f001 fcb1 	bl	800c940 <__gethex>
 800afde:	f010 060f 	ands.w	r6, r0, #15
 800afe2:	4604      	mov	r4, r0
 800afe4:	d005      	beq.n	800aff2 <_strtod_l+0x72>
 800afe6:	2e06      	cmp	r6, #6
 800afe8:	d128      	bne.n	800b03c <_strtod_l+0xbc>
 800afea:	3501      	adds	r5, #1
 800afec:	2300      	movs	r3, #0
 800afee:	9519      	str	r5, [sp, #100]	@ 0x64
 800aff0:	930e      	str	r3, [sp, #56]	@ 0x38
 800aff2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	f040 858e 	bne.w	800bb16 <_strtod_l+0xb96>
 800affa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800affc:	b1cb      	cbz	r3, 800b032 <_strtod_l+0xb2>
 800affe:	4652      	mov	r2, sl
 800b000:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800b004:	ec43 2b10 	vmov	d0, r2, r3
 800b008:	b01f      	add	sp, #124	@ 0x7c
 800b00a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b00e:	2920      	cmp	r1, #32
 800b010:	d1ce      	bne.n	800afb0 <_strtod_l+0x30>
 800b012:	3201      	adds	r2, #1
 800b014:	e7c1      	b.n	800af9a <_strtod_l+0x1a>
 800b016:	292d      	cmp	r1, #45	@ 0x2d
 800b018:	d1ca      	bne.n	800afb0 <_strtod_l+0x30>
 800b01a:	2101      	movs	r1, #1
 800b01c:	910e      	str	r1, [sp, #56]	@ 0x38
 800b01e:	1c51      	adds	r1, r2, #1
 800b020:	9119      	str	r1, [sp, #100]	@ 0x64
 800b022:	7852      	ldrb	r2, [r2, #1]
 800b024:	2a00      	cmp	r2, #0
 800b026:	d1c5      	bne.n	800afb4 <_strtod_l+0x34>
 800b028:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b02a:	9419      	str	r4, [sp, #100]	@ 0x64
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	f040 8570 	bne.w	800bb12 <_strtod_l+0xb92>
 800b032:	4652      	mov	r2, sl
 800b034:	465b      	mov	r3, fp
 800b036:	e7e5      	b.n	800b004 <_strtod_l+0x84>
 800b038:	2100      	movs	r1, #0
 800b03a:	e7ef      	b.n	800b01c <_strtod_l+0x9c>
 800b03c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b03e:	b13a      	cbz	r2, 800b050 <_strtod_l+0xd0>
 800b040:	2135      	movs	r1, #53	@ 0x35
 800b042:	a81c      	add	r0, sp, #112	@ 0x70
 800b044:	f7ff ff38 	bl	800aeb8 <__copybits>
 800b048:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b04a:	9805      	ldr	r0, [sp, #20]
 800b04c:	f7ff fb02 	bl	800a654 <_Bfree>
 800b050:	3e01      	subs	r6, #1
 800b052:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b054:	2e04      	cmp	r6, #4
 800b056:	d806      	bhi.n	800b066 <_strtod_l+0xe6>
 800b058:	e8df f006 	tbb	[pc, r6]
 800b05c:	201d0314 	.word	0x201d0314
 800b060:	14          	.byte	0x14
 800b061:	00          	.byte	0x00
 800b062:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800b066:	05e1      	lsls	r1, r4, #23
 800b068:	bf48      	it	mi
 800b06a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800b06e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b072:	0d1b      	lsrs	r3, r3, #20
 800b074:	051b      	lsls	r3, r3, #20
 800b076:	2b00      	cmp	r3, #0
 800b078:	d1bb      	bne.n	800aff2 <_strtod_l+0x72>
 800b07a:	f7fe fb07 	bl	800968c <__errno>
 800b07e:	2322      	movs	r3, #34	@ 0x22
 800b080:	6003      	str	r3, [r0, #0]
 800b082:	e7b6      	b.n	800aff2 <_strtod_l+0x72>
 800b084:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800b088:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b08c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800b090:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b094:	e7e7      	b.n	800b066 <_strtod_l+0xe6>
 800b096:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800b218 <_strtod_l+0x298>
 800b09a:	e7e4      	b.n	800b066 <_strtod_l+0xe6>
 800b09c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800b0a0:	f04f 3aff 	mov.w	sl, #4294967295
 800b0a4:	e7df      	b.n	800b066 <_strtod_l+0xe6>
 800b0a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b0a8:	1c5a      	adds	r2, r3, #1
 800b0aa:	9219      	str	r2, [sp, #100]	@ 0x64
 800b0ac:	785b      	ldrb	r3, [r3, #1]
 800b0ae:	2b30      	cmp	r3, #48	@ 0x30
 800b0b0:	d0f9      	beq.n	800b0a6 <_strtod_l+0x126>
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d09d      	beq.n	800aff2 <_strtod_l+0x72>
 800b0b6:	2301      	movs	r3, #1
 800b0b8:	2700      	movs	r7, #0
 800b0ba:	9308      	str	r3, [sp, #32]
 800b0bc:	220a      	movs	r2, #10
 800b0be:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b0c0:	46b9      	mov	r9, r7
 800b0c2:	970b      	str	r7, [sp, #44]	@ 0x2c
 800b0c4:	930c      	str	r3, [sp, #48]	@ 0x30
 800b0c6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800b0c8:	7805      	ldrb	r5, [r0, #0]
 800b0ca:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800b0ce:	b2d9      	uxtb	r1, r3
 800b0d0:	2909      	cmp	r1, #9
 800b0d2:	d928      	bls.n	800b126 <_strtod_l+0x1a6>
 800b0d4:	2201      	movs	r2, #1
 800b0d6:	494f      	ldr	r1, [pc, #316]	@ (800b214 <_strtod_l+0x294>)
 800b0d8:	f001 fb62 	bl	800c7a0 <strncmp>
 800b0dc:	2800      	cmp	r0, #0
 800b0de:	d032      	beq.n	800b146 <_strtod_l+0x1c6>
 800b0e0:	2000      	movs	r0, #0
 800b0e2:	462a      	mov	r2, r5
 800b0e4:	464d      	mov	r5, r9
 800b0e6:	4603      	mov	r3, r0
 800b0e8:	900a      	str	r0, [sp, #40]	@ 0x28
 800b0ea:	2a65      	cmp	r2, #101	@ 0x65
 800b0ec:	d001      	beq.n	800b0f2 <_strtod_l+0x172>
 800b0ee:	2a45      	cmp	r2, #69	@ 0x45
 800b0f0:	d114      	bne.n	800b11c <_strtod_l+0x19c>
 800b0f2:	b91d      	cbnz	r5, 800b0fc <_strtod_l+0x17c>
 800b0f4:	9a08      	ldr	r2, [sp, #32]
 800b0f6:	4302      	orrs	r2, r0
 800b0f8:	d096      	beq.n	800b028 <_strtod_l+0xa8>
 800b0fa:	2500      	movs	r5, #0
 800b0fc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800b0fe:	1c62      	adds	r2, r4, #1
 800b100:	9219      	str	r2, [sp, #100]	@ 0x64
 800b102:	7862      	ldrb	r2, [r4, #1]
 800b104:	2a2b      	cmp	r2, #43	@ 0x2b
 800b106:	d079      	beq.n	800b1fc <_strtod_l+0x27c>
 800b108:	2a2d      	cmp	r2, #45	@ 0x2d
 800b10a:	d07d      	beq.n	800b208 <_strtod_l+0x288>
 800b10c:	f04f 0c00 	mov.w	ip, #0
 800b110:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800b114:	2909      	cmp	r1, #9
 800b116:	f240 8085 	bls.w	800b224 <_strtod_l+0x2a4>
 800b11a:	9419      	str	r4, [sp, #100]	@ 0x64
 800b11c:	f04f 0800 	mov.w	r8, #0
 800b120:	e0a5      	b.n	800b26e <_strtod_l+0x2ee>
 800b122:	2300      	movs	r3, #0
 800b124:	e7c8      	b.n	800b0b8 <_strtod_l+0x138>
 800b126:	f1b9 0f08 	cmp.w	r9, #8
 800b12a:	f100 0001 	add.w	r0, r0, #1
 800b12e:	f109 0901 	add.w	r9, r9, #1
 800b132:	bfd4      	ite	le
 800b134:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800b136:	fb02 3707 	mlagt	r7, r2, r7, r3
 800b13a:	9019      	str	r0, [sp, #100]	@ 0x64
 800b13c:	bfdc      	itt	le
 800b13e:	fb02 3301 	mlale	r3, r2, r1, r3
 800b142:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800b144:	e7bf      	b.n	800b0c6 <_strtod_l+0x146>
 800b146:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b148:	1c5a      	adds	r2, r3, #1
 800b14a:	9219      	str	r2, [sp, #100]	@ 0x64
 800b14c:	785a      	ldrb	r2, [r3, #1]
 800b14e:	f1b9 0f00 	cmp.w	r9, #0
 800b152:	d03a      	beq.n	800b1ca <_strtod_l+0x24a>
 800b154:	464d      	mov	r5, r9
 800b156:	900a      	str	r0, [sp, #40]	@ 0x28
 800b158:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800b15c:	2b09      	cmp	r3, #9
 800b15e:	d912      	bls.n	800b186 <_strtod_l+0x206>
 800b160:	2301      	movs	r3, #1
 800b162:	e7c2      	b.n	800b0ea <_strtod_l+0x16a>
 800b164:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b166:	3001      	adds	r0, #1
 800b168:	1c5a      	adds	r2, r3, #1
 800b16a:	9219      	str	r2, [sp, #100]	@ 0x64
 800b16c:	785a      	ldrb	r2, [r3, #1]
 800b16e:	2a30      	cmp	r2, #48	@ 0x30
 800b170:	d0f8      	beq.n	800b164 <_strtod_l+0x1e4>
 800b172:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800b176:	2b08      	cmp	r3, #8
 800b178:	f200 84d2 	bhi.w	800bb20 <_strtod_l+0xba0>
 800b17c:	900a      	str	r0, [sp, #40]	@ 0x28
 800b17e:	2000      	movs	r0, #0
 800b180:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b182:	4605      	mov	r5, r0
 800b184:	930c      	str	r3, [sp, #48]	@ 0x30
 800b186:	3a30      	subs	r2, #48	@ 0x30
 800b188:	f100 0301 	add.w	r3, r0, #1
 800b18c:	d017      	beq.n	800b1be <_strtod_l+0x23e>
 800b18e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b190:	462e      	mov	r6, r5
 800b192:	f04f 0e0a 	mov.w	lr, #10
 800b196:	4419      	add	r1, r3
 800b198:	910a      	str	r1, [sp, #40]	@ 0x28
 800b19a:	1c71      	adds	r1, r6, #1
 800b19c:	eba1 0c05 	sub.w	ip, r1, r5
 800b1a0:	4563      	cmp	r3, ip
 800b1a2:	dc14      	bgt.n	800b1ce <_strtod_l+0x24e>
 800b1a4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800b1a8:	182b      	adds	r3, r5, r0
 800b1aa:	3501      	adds	r5, #1
 800b1ac:	2b08      	cmp	r3, #8
 800b1ae:	4405      	add	r5, r0
 800b1b0:	dc1a      	bgt.n	800b1e8 <_strtod_l+0x268>
 800b1b2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b1b4:	230a      	movs	r3, #10
 800b1b6:	fb03 2301 	mla	r3, r3, r1, r2
 800b1ba:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b1bc:	2300      	movs	r3, #0
 800b1be:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b1c0:	4618      	mov	r0, r3
 800b1c2:	1c51      	adds	r1, r2, #1
 800b1c4:	9119      	str	r1, [sp, #100]	@ 0x64
 800b1c6:	7852      	ldrb	r2, [r2, #1]
 800b1c8:	e7c6      	b.n	800b158 <_strtod_l+0x1d8>
 800b1ca:	4648      	mov	r0, r9
 800b1cc:	e7cf      	b.n	800b16e <_strtod_l+0x1ee>
 800b1ce:	2e08      	cmp	r6, #8
 800b1d0:	dc05      	bgt.n	800b1de <_strtod_l+0x25e>
 800b1d2:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b1d4:	fb0e f606 	mul.w	r6, lr, r6
 800b1d8:	960b      	str	r6, [sp, #44]	@ 0x2c
 800b1da:	460e      	mov	r6, r1
 800b1dc:	e7dd      	b.n	800b19a <_strtod_l+0x21a>
 800b1de:	2910      	cmp	r1, #16
 800b1e0:	bfd8      	it	le
 800b1e2:	fb0e f707 	mulle.w	r7, lr, r7
 800b1e6:	e7f8      	b.n	800b1da <_strtod_l+0x25a>
 800b1e8:	2b0f      	cmp	r3, #15
 800b1ea:	bfdc      	itt	le
 800b1ec:	230a      	movle	r3, #10
 800b1ee:	fb03 2707 	mlale	r7, r3, r7, r2
 800b1f2:	e7e3      	b.n	800b1bc <_strtod_l+0x23c>
 800b1f4:	2300      	movs	r3, #0
 800b1f6:	930a      	str	r3, [sp, #40]	@ 0x28
 800b1f8:	2301      	movs	r3, #1
 800b1fa:	e77b      	b.n	800b0f4 <_strtod_l+0x174>
 800b1fc:	f04f 0c00 	mov.w	ip, #0
 800b200:	1ca2      	adds	r2, r4, #2
 800b202:	9219      	str	r2, [sp, #100]	@ 0x64
 800b204:	78a2      	ldrb	r2, [r4, #2]
 800b206:	e783      	b.n	800b110 <_strtod_l+0x190>
 800b208:	f04f 0c01 	mov.w	ip, #1
 800b20c:	e7f8      	b.n	800b200 <_strtod_l+0x280>
 800b20e:	bf00      	nop
 800b210:	0800da3c 	.word	0x0800da3c
 800b214:	0800d859 	.word	0x0800d859
 800b218:	7ff00000 	.word	0x7ff00000
 800b21c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b21e:	1c51      	adds	r1, r2, #1
 800b220:	9119      	str	r1, [sp, #100]	@ 0x64
 800b222:	7852      	ldrb	r2, [r2, #1]
 800b224:	2a30      	cmp	r2, #48	@ 0x30
 800b226:	d0f9      	beq.n	800b21c <_strtod_l+0x29c>
 800b228:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800b22c:	2908      	cmp	r1, #8
 800b22e:	f63f af75 	bhi.w	800b11c <_strtod_l+0x19c>
 800b232:	3a30      	subs	r2, #48	@ 0x30
 800b234:	f04f 080a 	mov.w	r8, #10
 800b238:	9209      	str	r2, [sp, #36]	@ 0x24
 800b23a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b23c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800b23e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b240:	1c56      	adds	r6, r2, #1
 800b242:	9619      	str	r6, [sp, #100]	@ 0x64
 800b244:	7852      	ldrb	r2, [r2, #1]
 800b246:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800b24a:	f1be 0f09 	cmp.w	lr, #9
 800b24e:	d939      	bls.n	800b2c4 <_strtod_l+0x344>
 800b250:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b252:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800b256:	1a76      	subs	r6, r6, r1
 800b258:	2e08      	cmp	r6, #8
 800b25a:	dc03      	bgt.n	800b264 <_strtod_l+0x2e4>
 800b25c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b25e:	4588      	cmp	r8, r1
 800b260:	bfa8      	it	ge
 800b262:	4688      	movge	r8, r1
 800b264:	f1bc 0f00 	cmp.w	ip, #0
 800b268:	d001      	beq.n	800b26e <_strtod_l+0x2ee>
 800b26a:	f1c8 0800 	rsb	r8, r8, #0
 800b26e:	2d00      	cmp	r5, #0
 800b270:	d14e      	bne.n	800b310 <_strtod_l+0x390>
 800b272:	9908      	ldr	r1, [sp, #32]
 800b274:	4308      	orrs	r0, r1
 800b276:	f47f aebc 	bne.w	800aff2 <_strtod_l+0x72>
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	f47f aed4 	bne.w	800b028 <_strtod_l+0xa8>
 800b280:	2a69      	cmp	r2, #105	@ 0x69
 800b282:	d028      	beq.n	800b2d6 <_strtod_l+0x356>
 800b284:	dc25      	bgt.n	800b2d2 <_strtod_l+0x352>
 800b286:	2a49      	cmp	r2, #73	@ 0x49
 800b288:	d025      	beq.n	800b2d6 <_strtod_l+0x356>
 800b28a:	2a4e      	cmp	r2, #78	@ 0x4e
 800b28c:	f47f aecc 	bne.w	800b028 <_strtod_l+0xa8>
 800b290:	499a      	ldr	r1, [pc, #616]	@ (800b4fc <_strtod_l+0x57c>)
 800b292:	a819      	add	r0, sp, #100	@ 0x64
 800b294:	f001 fd74 	bl	800cd80 <__match>
 800b298:	2800      	cmp	r0, #0
 800b29a:	f43f aec5 	beq.w	800b028 <_strtod_l+0xa8>
 800b29e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b2a0:	781b      	ldrb	r3, [r3, #0]
 800b2a2:	2b28      	cmp	r3, #40	@ 0x28
 800b2a4:	d12e      	bne.n	800b304 <_strtod_l+0x384>
 800b2a6:	aa1c      	add	r2, sp, #112	@ 0x70
 800b2a8:	4995      	ldr	r1, [pc, #596]	@ (800b500 <_strtod_l+0x580>)
 800b2aa:	a819      	add	r0, sp, #100	@ 0x64
 800b2ac:	f001 fd7c 	bl	800cda8 <__hexnan>
 800b2b0:	2805      	cmp	r0, #5
 800b2b2:	d127      	bne.n	800b304 <_strtod_l+0x384>
 800b2b4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b2b6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800b2ba:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800b2be:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800b2c2:	e696      	b.n	800aff2 <_strtod_l+0x72>
 800b2c4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b2c6:	fb08 2101 	mla	r1, r8, r1, r2
 800b2ca:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800b2ce:	9209      	str	r2, [sp, #36]	@ 0x24
 800b2d0:	e7b5      	b.n	800b23e <_strtod_l+0x2be>
 800b2d2:	2a6e      	cmp	r2, #110	@ 0x6e
 800b2d4:	e7da      	b.n	800b28c <_strtod_l+0x30c>
 800b2d6:	498b      	ldr	r1, [pc, #556]	@ (800b504 <_strtod_l+0x584>)
 800b2d8:	a819      	add	r0, sp, #100	@ 0x64
 800b2da:	f001 fd51 	bl	800cd80 <__match>
 800b2de:	2800      	cmp	r0, #0
 800b2e0:	f43f aea2 	beq.w	800b028 <_strtod_l+0xa8>
 800b2e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b2e6:	a819      	add	r0, sp, #100	@ 0x64
 800b2e8:	4987      	ldr	r1, [pc, #540]	@ (800b508 <_strtod_l+0x588>)
 800b2ea:	3b01      	subs	r3, #1
 800b2ec:	9319      	str	r3, [sp, #100]	@ 0x64
 800b2ee:	f001 fd47 	bl	800cd80 <__match>
 800b2f2:	b910      	cbnz	r0, 800b2fa <_strtod_l+0x37a>
 800b2f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b2f6:	3301      	adds	r3, #1
 800b2f8:	9319      	str	r3, [sp, #100]	@ 0x64
 800b2fa:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800b518 <_strtod_l+0x598>
 800b2fe:	f04f 0a00 	mov.w	sl, #0
 800b302:	e676      	b.n	800aff2 <_strtod_l+0x72>
 800b304:	4881      	ldr	r0, [pc, #516]	@ (800b50c <_strtod_l+0x58c>)
 800b306:	f001 fa7b 	bl	800c800 <nan>
 800b30a:	ec5b ab10 	vmov	sl, fp, d0
 800b30e:	e670      	b.n	800aff2 <_strtod_l+0x72>
 800b310:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b312:	f1b9 0f00 	cmp.w	r9, #0
 800b316:	bf08      	it	eq
 800b318:	46a9      	moveq	r9, r5
 800b31a:	2d10      	cmp	r5, #16
 800b31c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800b31e:	eba8 0303 	sub.w	r3, r8, r3
 800b322:	462c      	mov	r4, r5
 800b324:	bfa8      	it	ge
 800b326:	2410      	movge	r4, #16
 800b328:	9309      	str	r3, [sp, #36]	@ 0x24
 800b32a:	f7f5 f8cf 	bl	80004cc <__aeabi_ui2d>
 800b32e:	2d09      	cmp	r5, #9
 800b330:	4682      	mov	sl, r0
 800b332:	468b      	mov	fp, r1
 800b334:	dc13      	bgt.n	800b35e <_strtod_l+0x3de>
 800b336:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b338:	2b00      	cmp	r3, #0
 800b33a:	f43f ae5a 	beq.w	800aff2 <_strtod_l+0x72>
 800b33e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b340:	dd78      	ble.n	800b434 <_strtod_l+0x4b4>
 800b342:	2b16      	cmp	r3, #22
 800b344:	dc5f      	bgt.n	800b406 <_strtod_l+0x486>
 800b346:	4972      	ldr	r1, [pc, #456]	@ (800b510 <_strtod_l+0x590>)
 800b348:	4652      	mov	r2, sl
 800b34a:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b34e:	465b      	mov	r3, fp
 800b350:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b354:	f7f5 f934 	bl	80005c0 <__aeabi_dmul>
 800b358:	4682      	mov	sl, r0
 800b35a:	468b      	mov	fp, r1
 800b35c:	e649      	b.n	800aff2 <_strtod_l+0x72>
 800b35e:	4b6c      	ldr	r3, [pc, #432]	@ (800b510 <_strtod_l+0x590>)
 800b360:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b364:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800b368:	f7f5 f92a 	bl	80005c0 <__aeabi_dmul>
 800b36c:	4682      	mov	sl, r0
 800b36e:	468b      	mov	fp, r1
 800b370:	4638      	mov	r0, r7
 800b372:	f7f5 f8ab 	bl	80004cc <__aeabi_ui2d>
 800b376:	4602      	mov	r2, r0
 800b378:	460b      	mov	r3, r1
 800b37a:	4650      	mov	r0, sl
 800b37c:	4659      	mov	r1, fp
 800b37e:	f7f4 ff69 	bl	8000254 <__adddf3>
 800b382:	2d0f      	cmp	r5, #15
 800b384:	4682      	mov	sl, r0
 800b386:	468b      	mov	fp, r1
 800b388:	ddd5      	ble.n	800b336 <_strtod_l+0x3b6>
 800b38a:	1b2c      	subs	r4, r5, r4
 800b38c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b38e:	441c      	add	r4, r3
 800b390:	2c00      	cmp	r4, #0
 800b392:	f340 8093 	ble.w	800b4bc <_strtod_l+0x53c>
 800b396:	f014 030f 	ands.w	r3, r4, #15
 800b39a:	d00a      	beq.n	800b3b2 <_strtod_l+0x432>
 800b39c:	495c      	ldr	r1, [pc, #368]	@ (800b510 <_strtod_l+0x590>)
 800b39e:	4652      	mov	r2, sl
 800b3a0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b3a4:	465b      	mov	r3, fp
 800b3a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b3aa:	f7f5 f909 	bl	80005c0 <__aeabi_dmul>
 800b3ae:	4682      	mov	sl, r0
 800b3b0:	468b      	mov	fp, r1
 800b3b2:	f034 040f 	bics.w	r4, r4, #15
 800b3b6:	d073      	beq.n	800b4a0 <_strtod_l+0x520>
 800b3b8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800b3bc:	dd49      	ble.n	800b452 <_strtod_l+0x4d2>
 800b3be:	2400      	movs	r4, #0
 800b3c0:	46a0      	mov	r8, r4
 800b3c2:	46a1      	mov	r9, r4
 800b3c4:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b3c6:	2322      	movs	r3, #34	@ 0x22
 800b3c8:	9a05      	ldr	r2, [sp, #20]
 800b3ca:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800b518 <_strtod_l+0x598>
 800b3ce:	f04f 0a00 	mov.w	sl, #0
 800b3d2:	6013      	str	r3, [r2, #0]
 800b3d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	f43f ae0b 	beq.w	800aff2 <_strtod_l+0x72>
 800b3dc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b3de:	9805      	ldr	r0, [sp, #20]
 800b3e0:	f7ff f938 	bl	800a654 <_Bfree>
 800b3e4:	4649      	mov	r1, r9
 800b3e6:	9805      	ldr	r0, [sp, #20]
 800b3e8:	f7ff f934 	bl	800a654 <_Bfree>
 800b3ec:	4641      	mov	r1, r8
 800b3ee:	9805      	ldr	r0, [sp, #20]
 800b3f0:	f7ff f930 	bl	800a654 <_Bfree>
 800b3f4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b3f6:	9805      	ldr	r0, [sp, #20]
 800b3f8:	f7ff f92c 	bl	800a654 <_Bfree>
 800b3fc:	4621      	mov	r1, r4
 800b3fe:	9805      	ldr	r0, [sp, #20]
 800b400:	f7ff f928 	bl	800a654 <_Bfree>
 800b404:	e5f5      	b.n	800aff2 <_strtod_l+0x72>
 800b406:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800b40a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b40c:	4293      	cmp	r3, r2
 800b40e:	dbbc      	blt.n	800b38a <_strtod_l+0x40a>
 800b410:	f1c5 050f 	rsb	r5, r5, #15
 800b414:	4c3e      	ldr	r4, [pc, #248]	@ (800b510 <_strtod_l+0x590>)
 800b416:	4652      	mov	r2, sl
 800b418:	465b      	mov	r3, fp
 800b41a:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b41e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b422:	f7f5 f8cd 	bl	80005c0 <__aeabi_dmul>
 800b426:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b428:	1b5d      	subs	r5, r3, r5
 800b42a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b42e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b432:	e78f      	b.n	800b354 <_strtod_l+0x3d4>
 800b434:	3316      	adds	r3, #22
 800b436:	dba8      	blt.n	800b38a <_strtod_l+0x40a>
 800b438:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b43a:	4650      	mov	r0, sl
 800b43c:	4659      	mov	r1, fp
 800b43e:	eba3 0808 	sub.w	r8, r3, r8
 800b442:	4b33      	ldr	r3, [pc, #204]	@ (800b510 <_strtod_l+0x590>)
 800b444:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800b448:	e9d8 2300 	ldrd	r2, r3, [r8]
 800b44c:	f7f5 f9e2 	bl	8000814 <__aeabi_ddiv>
 800b450:	e782      	b.n	800b358 <_strtod_l+0x3d8>
 800b452:	2300      	movs	r3, #0
 800b454:	1124      	asrs	r4, r4, #4
 800b456:	4650      	mov	r0, sl
 800b458:	4659      	mov	r1, fp
 800b45a:	4f2e      	ldr	r7, [pc, #184]	@ (800b514 <_strtod_l+0x594>)
 800b45c:	461e      	mov	r6, r3
 800b45e:	2c01      	cmp	r4, #1
 800b460:	dc21      	bgt.n	800b4a6 <_strtod_l+0x526>
 800b462:	b10b      	cbz	r3, 800b468 <_strtod_l+0x4e8>
 800b464:	4682      	mov	sl, r0
 800b466:	468b      	mov	fp, r1
 800b468:	492a      	ldr	r1, [pc, #168]	@ (800b514 <_strtod_l+0x594>)
 800b46a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800b46e:	4652      	mov	r2, sl
 800b470:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800b474:	465b      	mov	r3, fp
 800b476:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b47a:	f7f5 f8a1 	bl	80005c0 <__aeabi_dmul>
 800b47e:	4b26      	ldr	r3, [pc, #152]	@ (800b518 <_strtod_l+0x598>)
 800b480:	460a      	mov	r2, r1
 800b482:	4682      	mov	sl, r0
 800b484:	400b      	ands	r3, r1
 800b486:	4925      	ldr	r1, [pc, #148]	@ (800b51c <_strtod_l+0x59c>)
 800b488:	428b      	cmp	r3, r1
 800b48a:	d898      	bhi.n	800b3be <_strtod_l+0x43e>
 800b48c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800b490:	428b      	cmp	r3, r1
 800b492:	bf86      	itte	hi
 800b494:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800b520 <_strtod_l+0x5a0>
 800b498:	f04f 3aff 	movhi.w	sl, #4294967295
 800b49c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800b4a0:	2300      	movs	r3, #0
 800b4a2:	9308      	str	r3, [sp, #32]
 800b4a4:	e076      	b.n	800b594 <_strtod_l+0x614>
 800b4a6:	07e2      	lsls	r2, r4, #31
 800b4a8:	d504      	bpl.n	800b4b4 <_strtod_l+0x534>
 800b4aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b4ae:	f7f5 f887 	bl	80005c0 <__aeabi_dmul>
 800b4b2:	2301      	movs	r3, #1
 800b4b4:	3601      	adds	r6, #1
 800b4b6:	1064      	asrs	r4, r4, #1
 800b4b8:	3708      	adds	r7, #8
 800b4ba:	e7d0      	b.n	800b45e <_strtod_l+0x4de>
 800b4bc:	d0f0      	beq.n	800b4a0 <_strtod_l+0x520>
 800b4be:	4264      	negs	r4, r4
 800b4c0:	f014 020f 	ands.w	r2, r4, #15
 800b4c4:	d00a      	beq.n	800b4dc <_strtod_l+0x55c>
 800b4c6:	4b12      	ldr	r3, [pc, #72]	@ (800b510 <_strtod_l+0x590>)
 800b4c8:	4650      	mov	r0, sl
 800b4ca:	4659      	mov	r1, fp
 800b4cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b4d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4d4:	f7f5 f99e 	bl	8000814 <__aeabi_ddiv>
 800b4d8:	4682      	mov	sl, r0
 800b4da:	468b      	mov	fp, r1
 800b4dc:	1124      	asrs	r4, r4, #4
 800b4de:	d0df      	beq.n	800b4a0 <_strtod_l+0x520>
 800b4e0:	2c1f      	cmp	r4, #31
 800b4e2:	dd1f      	ble.n	800b524 <_strtod_l+0x5a4>
 800b4e4:	2400      	movs	r4, #0
 800b4e6:	46a0      	mov	r8, r4
 800b4e8:	46a1      	mov	r9, r4
 800b4ea:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b4ec:	2322      	movs	r3, #34	@ 0x22
 800b4ee:	9a05      	ldr	r2, [sp, #20]
 800b4f0:	f04f 0a00 	mov.w	sl, #0
 800b4f4:	f04f 0b00 	mov.w	fp, #0
 800b4f8:	6013      	str	r3, [r2, #0]
 800b4fa:	e76b      	b.n	800b3d4 <_strtod_l+0x454>
 800b4fc:	0800d749 	.word	0x0800d749
 800b500:	0800da28 	.word	0x0800da28
 800b504:	0800d741 	.word	0x0800d741
 800b508:	0800d776 	.word	0x0800d776
 800b50c:	0800d8ca 	.word	0x0800d8ca
 800b510:	0800d960 	.word	0x0800d960
 800b514:	0800d938 	.word	0x0800d938
 800b518:	7ff00000 	.word	0x7ff00000
 800b51c:	7ca00000 	.word	0x7ca00000
 800b520:	7fefffff 	.word	0x7fefffff
 800b524:	f014 0310 	ands.w	r3, r4, #16
 800b528:	4650      	mov	r0, sl
 800b52a:	4659      	mov	r1, fp
 800b52c:	4ea9      	ldr	r6, [pc, #676]	@ (800b7d4 <_strtod_l+0x854>)
 800b52e:	bf18      	it	ne
 800b530:	236a      	movne	r3, #106	@ 0x6a
 800b532:	9308      	str	r3, [sp, #32]
 800b534:	2300      	movs	r3, #0
 800b536:	07e7      	lsls	r7, r4, #31
 800b538:	d504      	bpl.n	800b544 <_strtod_l+0x5c4>
 800b53a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b53e:	f7f5 f83f 	bl	80005c0 <__aeabi_dmul>
 800b542:	2301      	movs	r3, #1
 800b544:	1064      	asrs	r4, r4, #1
 800b546:	f106 0608 	add.w	r6, r6, #8
 800b54a:	d1f4      	bne.n	800b536 <_strtod_l+0x5b6>
 800b54c:	b10b      	cbz	r3, 800b552 <_strtod_l+0x5d2>
 800b54e:	4682      	mov	sl, r0
 800b550:	468b      	mov	fp, r1
 800b552:	9b08      	ldr	r3, [sp, #32]
 800b554:	b1b3      	cbz	r3, 800b584 <_strtod_l+0x604>
 800b556:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b55a:	4659      	mov	r1, fp
 800b55c:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800b560:	2b00      	cmp	r3, #0
 800b562:	dd0f      	ble.n	800b584 <_strtod_l+0x604>
 800b564:	2b1f      	cmp	r3, #31
 800b566:	dd56      	ble.n	800b616 <_strtod_l+0x696>
 800b568:	2b34      	cmp	r3, #52	@ 0x34
 800b56a:	f04f 0a00 	mov.w	sl, #0
 800b56e:	bfdb      	ittet	le
 800b570:	f04f 33ff 	movle.w	r3, #4294967295
 800b574:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800b578:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800b57c:	4093      	lslle	r3, r2
 800b57e:	bfd8      	it	le
 800b580:	ea03 0b01 	andle.w	fp, r3, r1
 800b584:	2200      	movs	r2, #0
 800b586:	2300      	movs	r3, #0
 800b588:	4650      	mov	r0, sl
 800b58a:	4659      	mov	r1, fp
 800b58c:	f7f5 fa80 	bl	8000a90 <__aeabi_dcmpeq>
 800b590:	2800      	cmp	r0, #0
 800b592:	d1a7      	bne.n	800b4e4 <_strtod_l+0x564>
 800b594:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b596:	464a      	mov	r2, r9
 800b598:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b59a:	9300      	str	r3, [sp, #0]
 800b59c:	462b      	mov	r3, r5
 800b59e:	9805      	ldr	r0, [sp, #20]
 800b5a0:	f7ff f8c2 	bl	800a728 <__s2b>
 800b5a4:	900b      	str	r0, [sp, #44]	@ 0x2c
 800b5a6:	2800      	cmp	r0, #0
 800b5a8:	f43f af09 	beq.w	800b3be <_strtod_l+0x43e>
 800b5ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b5ae:	2400      	movs	r4, #0
 800b5b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b5b2:	2a00      	cmp	r2, #0
 800b5b4:	eba3 0308 	sub.w	r3, r3, r8
 800b5b8:	46a0      	mov	r8, r4
 800b5ba:	bfa8      	it	ge
 800b5bc:	2300      	movge	r3, #0
 800b5be:	9312      	str	r3, [sp, #72]	@ 0x48
 800b5c0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b5c4:	9316      	str	r3, [sp, #88]	@ 0x58
 800b5c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b5c8:	9805      	ldr	r0, [sp, #20]
 800b5ca:	6859      	ldr	r1, [r3, #4]
 800b5cc:	f7ff f802 	bl	800a5d4 <_Balloc>
 800b5d0:	4681      	mov	r9, r0
 800b5d2:	2800      	cmp	r0, #0
 800b5d4:	f43f aef7 	beq.w	800b3c6 <_strtod_l+0x446>
 800b5d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b5da:	300c      	adds	r0, #12
 800b5dc:	691a      	ldr	r2, [r3, #16]
 800b5de:	f103 010c 	add.w	r1, r3, #12
 800b5e2:	3202      	adds	r2, #2
 800b5e4:	0092      	lsls	r2, r2, #2
 800b5e6:	f001 f8fd 	bl	800c7e4 <memcpy>
 800b5ea:	aa1c      	add	r2, sp, #112	@ 0x70
 800b5ec:	a91b      	add	r1, sp, #108	@ 0x6c
 800b5ee:	9805      	ldr	r0, [sp, #20]
 800b5f0:	ec4b ab10 	vmov	d0, sl, fp
 800b5f4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800b5f8:	f7ff fbd4 	bl	800ada4 <__d2b>
 800b5fc:	901a      	str	r0, [sp, #104]	@ 0x68
 800b5fe:	2800      	cmp	r0, #0
 800b600:	f43f aee1 	beq.w	800b3c6 <_strtod_l+0x446>
 800b604:	2101      	movs	r1, #1
 800b606:	9805      	ldr	r0, [sp, #20]
 800b608:	f7ff f924 	bl	800a854 <__i2b>
 800b60c:	4680      	mov	r8, r0
 800b60e:	b948      	cbnz	r0, 800b624 <_strtod_l+0x6a4>
 800b610:	f04f 0800 	mov.w	r8, #0
 800b614:	e6d7      	b.n	800b3c6 <_strtod_l+0x446>
 800b616:	f04f 32ff 	mov.w	r2, #4294967295
 800b61a:	fa02 f303 	lsl.w	r3, r2, r3
 800b61e:	ea03 0a0a 	and.w	sl, r3, sl
 800b622:	e7af      	b.n	800b584 <_strtod_l+0x604>
 800b624:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800b626:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b628:	2d00      	cmp	r5, #0
 800b62a:	bfa9      	itett	ge
 800b62c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800b62e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800b630:	18ef      	addge	r7, r5, r3
 800b632:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800b634:	bfb8      	it	lt
 800b636:	1b5e      	sublt	r6, r3, r5
 800b638:	9b08      	ldr	r3, [sp, #32]
 800b63a:	bfb8      	it	lt
 800b63c:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800b63e:	1aed      	subs	r5, r5, r3
 800b640:	4b65      	ldr	r3, [pc, #404]	@ (800b7d8 <_strtod_l+0x858>)
 800b642:	4415      	add	r5, r2
 800b644:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800b648:	3d01      	subs	r5, #1
 800b64a:	429d      	cmp	r5, r3
 800b64c:	da4f      	bge.n	800b6ee <_strtod_l+0x76e>
 800b64e:	1b5b      	subs	r3, r3, r5
 800b650:	2101      	movs	r1, #1
 800b652:	2b1f      	cmp	r3, #31
 800b654:	eba2 0203 	sub.w	r2, r2, r3
 800b658:	dc3d      	bgt.n	800b6d6 <_strtod_l+0x756>
 800b65a:	fa01 f303 	lsl.w	r3, r1, r3
 800b65e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b660:	2300      	movs	r3, #0
 800b662:	9310      	str	r3, [sp, #64]	@ 0x40
 800b664:	18bd      	adds	r5, r7, r2
 800b666:	9b08      	ldr	r3, [sp, #32]
 800b668:	4416      	add	r6, r2
 800b66a:	42af      	cmp	r7, r5
 800b66c:	441e      	add	r6, r3
 800b66e:	463b      	mov	r3, r7
 800b670:	bfa8      	it	ge
 800b672:	462b      	movge	r3, r5
 800b674:	42b3      	cmp	r3, r6
 800b676:	bfa8      	it	ge
 800b678:	4633      	movge	r3, r6
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	bfc2      	ittt	gt
 800b67e:	1aed      	subgt	r5, r5, r3
 800b680:	1af6      	subgt	r6, r6, r3
 800b682:	1aff      	subgt	r7, r7, r3
 800b684:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b686:	2b00      	cmp	r3, #0
 800b688:	dd16      	ble.n	800b6b8 <_strtod_l+0x738>
 800b68a:	4641      	mov	r1, r8
 800b68c:	461a      	mov	r2, r3
 800b68e:	9805      	ldr	r0, [sp, #20]
 800b690:	f7ff f99a 	bl	800a9c8 <__pow5mult>
 800b694:	4680      	mov	r8, r0
 800b696:	2800      	cmp	r0, #0
 800b698:	d0ba      	beq.n	800b610 <_strtod_l+0x690>
 800b69a:	4601      	mov	r1, r0
 800b69c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b69e:	9805      	ldr	r0, [sp, #20]
 800b6a0:	f7ff f8ee 	bl	800a880 <__multiply>
 800b6a4:	900a      	str	r0, [sp, #40]	@ 0x28
 800b6a6:	2800      	cmp	r0, #0
 800b6a8:	f43f ae8d 	beq.w	800b3c6 <_strtod_l+0x446>
 800b6ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b6ae:	9805      	ldr	r0, [sp, #20]
 800b6b0:	f7fe ffd0 	bl	800a654 <_Bfree>
 800b6b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b6b6:	931a      	str	r3, [sp, #104]	@ 0x68
 800b6b8:	2d00      	cmp	r5, #0
 800b6ba:	dc1d      	bgt.n	800b6f8 <_strtod_l+0x778>
 800b6bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	dd23      	ble.n	800b70a <_strtod_l+0x78a>
 800b6c2:	4649      	mov	r1, r9
 800b6c4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b6c6:	9805      	ldr	r0, [sp, #20]
 800b6c8:	f7ff f97e 	bl	800a9c8 <__pow5mult>
 800b6cc:	4681      	mov	r9, r0
 800b6ce:	b9e0      	cbnz	r0, 800b70a <_strtod_l+0x78a>
 800b6d0:	f04f 0900 	mov.w	r9, #0
 800b6d4:	e677      	b.n	800b3c6 <_strtod_l+0x446>
 800b6d6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800b6da:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b6dc:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800b6e0:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800b6e4:	35e2      	adds	r5, #226	@ 0xe2
 800b6e6:	fa01 f305 	lsl.w	r3, r1, r5
 800b6ea:	9310      	str	r3, [sp, #64]	@ 0x40
 800b6ec:	e7ba      	b.n	800b664 <_strtod_l+0x6e4>
 800b6ee:	2300      	movs	r3, #0
 800b6f0:	9310      	str	r3, [sp, #64]	@ 0x40
 800b6f2:	2301      	movs	r3, #1
 800b6f4:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b6f6:	e7b5      	b.n	800b664 <_strtod_l+0x6e4>
 800b6f8:	462a      	mov	r2, r5
 800b6fa:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b6fc:	9805      	ldr	r0, [sp, #20]
 800b6fe:	f7ff f9bd 	bl	800aa7c <__lshift>
 800b702:	901a      	str	r0, [sp, #104]	@ 0x68
 800b704:	2800      	cmp	r0, #0
 800b706:	d1d9      	bne.n	800b6bc <_strtod_l+0x73c>
 800b708:	e65d      	b.n	800b3c6 <_strtod_l+0x446>
 800b70a:	2e00      	cmp	r6, #0
 800b70c:	dd07      	ble.n	800b71e <_strtod_l+0x79e>
 800b70e:	4649      	mov	r1, r9
 800b710:	4632      	mov	r2, r6
 800b712:	9805      	ldr	r0, [sp, #20]
 800b714:	f7ff f9b2 	bl	800aa7c <__lshift>
 800b718:	4681      	mov	r9, r0
 800b71a:	2800      	cmp	r0, #0
 800b71c:	d0d8      	beq.n	800b6d0 <_strtod_l+0x750>
 800b71e:	2f00      	cmp	r7, #0
 800b720:	dd08      	ble.n	800b734 <_strtod_l+0x7b4>
 800b722:	4641      	mov	r1, r8
 800b724:	463a      	mov	r2, r7
 800b726:	9805      	ldr	r0, [sp, #20]
 800b728:	f7ff f9a8 	bl	800aa7c <__lshift>
 800b72c:	4680      	mov	r8, r0
 800b72e:	2800      	cmp	r0, #0
 800b730:	f43f ae49 	beq.w	800b3c6 <_strtod_l+0x446>
 800b734:	464a      	mov	r2, r9
 800b736:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b738:	9805      	ldr	r0, [sp, #20]
 800b73a:	f7ff fa27 	bl	800ab8c <__mdiff>
 800b73e:	4604      	mov	r4, r0
 800b740:	2800      	cmp	r0, #0
 800b742:	f43f ae40 	beq.w	800b3c6 <_strtod_l+0x446>
 800b746:	68c3      	ldr	r3, [r0, #12]
 800b748:	4641      	mov	r1, r8
 800b74a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b74c:	2300      	movs	r3, #0
 800b74e:	60c3      	str	r3, [r0, #12]
 800b750:	f7ff fa00 	bl	800ab54 <__mcmp>
 800b754:	2800      	cmp	r0, #0
 800b756:	da45      	bge.n	800b7e4 <_strtod_l+0x864>
 800b758:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b75a:	ea53 030a 	orrs.w	r3, r3, sl
 800b75e:	d16b      	bne.n	800b838 <_strtod_l+0x8b8>
 800b760:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b764:	2b00      	cmp	r3, #0
 800b766:	d167      	bne.n	800b838 <_strtod_l+0x8b8>
 800b768:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b76c:	0d1b      	lsrs	r3, r3, #20
 800b76e:	051b      	lsls	r3, r3, #20
 800b770:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b774:	d960      	bls.n	800b838 <_strtod_l+0x8b8>
 800b776:	6963      	ldr	r3, [r4, #20]
 800b778:	b913      	cbnz	r3, 800b780 <_strtod_l+0x800>
 800b77a:	6923      	ldr	r3, [r4, #16]
 800b77c:	2b01      	cmp	r3, #1
 800b77e:	dd5b      	ble.n	800b838 <_strtod_l+0x8b8>
 800b780:	4621      	mov	r1, r4
 800b782:	2201      	movs	r2, #1
 800b784:	9805      	ldr	r0, [sp, #20]
 800b786:	f7ff f979 	bl	800aa7c <__lshift>
 800b78a:	4641      	mov	r1, r8
 800b78c:	4604      	mov	r4, r0
 800b78e:	f7ff f9e1 	bl	800ab54 <__mcmp>
 800b792:	2800      	cmp	r0, #0
 800b794:	dd50      	ble.n	800b838 <_strtod_l+0x8b8>
 800b796:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b79a:	9a08      	ldr	r2, [sp, #32]
 800b79c:	0d1b      	lsrs	r3, r3, #20
 800b79e:	051b      	lsls	r3, r3, #20
 800b7a0:	2a00      	cmp	r2, #0
 800b7a2:	d06a      	beq.n	800b87a <_strtod_l+0x8fa>
 800b7a4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b7a8:	d867      	bhi.n	800b87a <_strtod_l+0x8fa>
 800b7aa:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800b7ae:	f67f ae9d 	bls.w	800b4ec <_strtod_l+0x56c>
 800b7b2:	4b0a      	ldr	r3, [pc, #40]	@ (800b7dc <_strtod_l+0x85c>)
 800b7b4:	4650      	mov	r0, sl
 800b7b6:	4659      	mov	r1, fp
 800b7b8:	2200      	movs	r2, #0
 800b7ba:	f7f4 ff01 	bl	80005c0 <__aeabi_dmul>
 800b7be:	4b08      	ldr	r3, [pc, #32]	@ (800b7e0 <_strtod_l+0x860>)
 800b7c0:	4682      	mov	sl, r0
 800b7c2:	468b      	mov	fp, r1
 800b7c4:	400b      	ands	r3, r1
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	f47f ae08 	bne.w	800b3dc <_strtod_l+0x45c>
 800b7cc:	2322      	movs	r3, #34	@ 0x22
 800b7ce:	9a05      	ldr	r2, [sp, #20]
 800b7d0:	6013      	str	r3, [r2, #0]
 800b7d2:	e603      	b.n	800b3dc <_strtod_l+0x45c>
 800b7d4:	0800da50 	.word	0x0800da50
 800b7d8:	fffffc02 	.word	0xfffffc02
 800b7dc:	39500000 	.word	0x39500000
 800b7e0:	7ff00000 	.word	0x7ff00000
 800b7e4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b7e8:	d165      	bne.n	800b8b6 <_strtod_l+0x936>
 800b7ea:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b7ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b7f0:	b35a      	cbz	r2, 800b84a <_strtod_l+0x8ca>
 800b7f2:	4a9f      	ldr	r2, [pc, #636]	@ (800ba70 <_strtod_l+0xaf0>)
 800b7f4:	4293      	cmp	r3, r2
 800b7f6:	d12b      	bne.n	800b850 <_strtod_l+0x8d0>
 800b7f8:	9b08      	ldr	r3, [sp, #32]
 800b7fa:	4651      	mov	r1, sl
 800b7fc:	b303      	cbz	r3, 800b840 <_strtod_l+0x8c0>
 800b7fe:	465a      	mov	r2, fp
 800b800:	4b9c      	ldr	r3, [pc, #624]	@ (800ba74 <_strtod_l+0xaf4>)
 800b802:	4013      	ands	r3, r2
 800b804:	f04f 32ff 	mov.w	r2, #4294967295
 800b808:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b80c:	d81b      	bhi.n	800b846 <_strtod_l+0x8c6>
 800b80e:	0d1b      	lsrs	r3, r3, #20
 800b810:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b814:	fa02 f303 	lsl.w	r3, r2, r3
 800b818:	4299      	cmp	r1, r3
 800b81a:	d119      	bne.n	800b850 <_strtod_l+0x8d0>
 800b81c:	4b96      	ldr	r3, [pc, #600]	@ (800ba78 <_strtod_l+0xaf8>)
 800b81e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b820:	429a      	cmp	r2, r3
 800b822:	d102      	bne.n	800b82a <_strtod_l+0x8aa>
 800b824:	3101      	adds	r1, #1
 800b826:	f43f adce 	beq.w	800b3c6 <_strtod_l+0x446>
 800b82a:	4b92      	ldr	r3, [pc, #584]	@ (800ba74 <_strtod_l+0xaf4>)
 800b82c:	f04f 0a00 	mov.w	sl, #0
 800b830:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b832:	401a      	ands	r2, r3
 800b834:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800b838:	9b08      	ldr	r3, [sp, #32]
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d1b9      	bne.n	800b7b2 <_strtod_l+0x832>
 800b83e:	e5cd      	b.n	800b3dc <_strtod_l+0x45c>
 800b840:	f04f 33ff 	mov.w	r3, #4294967295
 800b844:	e7e8      	b.n	800b818 <_strtod_l+0x898>
 800b846:	4613      	mov	r3, r2
 800b848:	e7e6      	b.n	800b818 <_strtod_l+0x898>
 800b84a:	ea53 030a 	orrs.w	r3, r3, sl
 800b84e:	d0a2      	beq.n	800b796 <_strtod_l+0x816>
 800b850:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b852:	b1db      	cbz	r3, 800b88c <_strtod_l+0x90c>
 800b854:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b856:	4213      	tst	r3, r2
 800b858:	d0ee      	beq.n	800b838 <_strtod_l+0x8b8>
 800b85a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b85c:	4650      	mov	r0, sl
 800b85e:	9a08      	ldr	r2, [sp, #32]
 800b860:	4659      	mov	r1, fp
 800b862:	b1bb      	cbz	r3, 800b894 <_strtod_l+0x914>
 800b864:	f7ff fb6c 	bl	800af40 <sulp>
 800b868:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b86c:	ec53 2b10 	vmov	r2, r3, d0
 800b870:	f7f4 fcf0 	bl	8000254 <__adddf3>
 800b874:	4682      	mov	sl, r0
 800b876:	468b      	mov	fp, r1
 800b878:	e7de      	b.n	800b838 <_strtod_l+0x8b8>
 800b87a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800b87e:	f04f 3aff 	mov.w	sl, #4294967295
 800b882:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b886:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b88a:	e7d5      	b.n	800b838 <_strtod_l+0x8b8>
 800b88c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b88e:	ea13 0f0a 	tst.w	r3, sl
 800b892:	e7e1      	b.n	800b858 <_strtod_l+0x8d8>
 800b894:	f7ff fb54 	bl	800af40 <sulp>
 800b898:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b89c:	ec53 2b10 	vmov	r2, r3, d0
 800b8a0:	f7f4 fcd6 	bl	8000250 <__aeabi_dsub>
 800b8a4:	2200      	movs	r2, #0
 800b8a6:	2300      	movs	r3, #0
 800b8a8:	4682      	mov	sl, r0
 800b8aa:	468b      	mov	fp, r1
 800b8ac:	f7f5 f8f0 	bl	8000a90 <__aeabi_dcmpeq>
 800b8b0:	2800      	cmp	r0, #0
 800b8b2:	d0c1      	beq.n	800b838 <_strtod_l+0x8b8>
 800b8b4:	e61a      	b.n	800b4ec <_strtod_l+0x56c>
 800b8b6:	4641      	mov	r1, r8
 800b8b8:	4620      	mov	r0, r4
 800b8ba:	f7ff facb 	bl	800ae54 <__ratio>
 800b8be:	2200      	movs	r2, #0
 800b8c0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b8c4:	ec57 6b10 	vmov	r6, r7, d0
 800b8c8:	4630      	mov	r0, r6
 800b8ca:	4639      	mov	r1, r7
 800b8cc:	f7f5 f8f4 	bl	8000ab8 <__aeabi_dcmple>
 800b8d0:	2800      	cmp	r0, #0
 800b8d2:	d06f      	beq.n	800b9b4 <_strtod_l+0xa34>
 800b8d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	d17a      	bne.n	800b9d0 <_strtod_l+0xa50>
 800b8da:	f1ba 0f00 	cmp.w	sl, #0
 800b8de:	d158      	bne.n	800b992 <_strtod_l+0xa12>
 800b8e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b8e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d15a      	bne.n	800b9a0 <_strtod_l+0xa20>
 800b8ea:	2200      	movs	r2, #0
 800b8ec:	4b63      	ldr	r3, [pc, #396]	@ (800ba7c <_strtod_l+0xafc>)
 800b8ee:	4630      	mov	r0, r6
 800b8f0:	4639      	mov	r1, r7
 800b8f2:	f7f5 f8d7 	bl	8000aa4 <__aeabi_dcmplt>
 800b8f6:	2800      	cmp	r0, #0
 800b8f8:	d159      	bne.n	800b9ae <_strtod_l+0xa2e>
 800b8fa:	4630      	mov	r0, r6
 800b8fc:	4639      	mov	r1, r7
 800b8fe:	2200      	movs	r2, #0
 800b900:	4b5f      	ldr	r3, [pc, #380]	@ (800ba80 <_strtod_l+0xb00>)
 800b902:	f7f4 fe5d 	bl	80005c0 <__aeabi_dmul>
 800b906:	4606      	mov	r6, r0
 800b908:	460f      	mov	r7, r1
 800b90a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800b90e:	9606      	str	r6, [sp, #24]
 800b910:	9307      	str	r3, [sp, #28]
 800b912:	4d58      	ldr	r5, [pc, #352]	@ (800ba74 <_strtod_l+0xaf4>)
 800b914:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b918:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b91c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b91e:	401d      	ands	r5, r3
 800b920:	4b58      	ldr	r3, [pc, #352]	@ (800ba84 <_strtod_l+0xb04>)
 800b922:	429d      	cmp	r5, r3
 800b924:	f040 80b2 	bne.w	800ba8c <_strtod_l+0xb0c>
 800b928:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b92a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800b92e:	ec4b ab10 	vmov	d0, sl, fp
 800b932:	f7ff f9c3 	bl	800acbc <__ulp>
 800b936:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b93a:	ec51 0b10 	vmov	r0, r1, d0
 800b93e:	f7f4 fe3f 	bl	80005c0 <__aeabi_dmul>
 800b942:	4652      	mov	r2, sl
 800b944:	465b      	mov	r3, fp
 800b946:	f7f4 fc85 	bl	8000254 <__adddf3>
 800b94a:	460b      	mov	r3, r1
 800b94c:	4949      	ldr	r1, [pc, #292]	@ (800ba74 <_strtod_l+0xaf4>)
 800b94e:	4682      	mov	sl, r0
 800b950:	4a4d      	ldr	r2, [pc, #308]	@ (800ba88 <_strtod_l+0xb08>)
 800b952:	4019      	ands	r1, r3
 800b954:	4291      	cmp	r1, r2
 800b956:	d942      	bls.n	800b9de <_strtod_l+0xa5e>
 800b958:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b95a:	4b47      	ldr	r3, [pc, #284]	@ (800ba78 <_strtod_l+0xaf8>)
 800b95c:	429a      	cmp	r2, r3
 800b95e:	d103      	bne.n	800b968 <_strtod_l+0x9e8>
 800b960:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b962:	3301      	adds	r3, #1
 800b964:	f43f ad2f 	beq.w	800b3c6 <_strtod_l+0x446>
 800b968:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800ba78 <_strtod_l+0xaf8>
 800b96c:	f04f 3aff 	mov.w	sl, #4294967295
 800b970:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b972:	9805      	ldr	r0, [sp, #20]
 800b974:	f7fe fe6e 	bl	800a654 <_Bfree>
 800b978:	4649      	mov	r1, r9
 800b97a:	9805      	ldr	r0, [sp, #20]
 800b97c:	f7fe fe6a 	bl	800a654 <_Bfree>
 800b980:	4641      	mov	r1, r8
 800b982:	9805      	ldr	r0, [sp, #20]
 800b984:	f7fe fe66 	bl	800a654 <_Bfree>
 800b988:	4621      	mov	r1, r4
 800b98a:	9805      	ldr	r0, [sp, #20]
 800b98c:	f7fe fe62 	bl	800a654 <_Bfree>
 800b990:	e619      	b.n	800b5c6 <_strtod_l+0x646>
 800b992:	f1ba 0f01 	cmp.w	sl, #1
 800b996:	d103      	bne.n	800b9a0 <_strtod_l+0xa20>
 800b998:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	f43f ada6 	beq.w	800b4ec <_strtod_l+0x56c>
 800b9a0:	2600      	movs	r6, #0
 800b9a2:	4f36      	ldr	r7, [pc, #216]	@ (800ba7c <_strtod_l+0xafc>)
 800b9a4:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800ba50 <_strtod_l+0xad0>
 800b9a8:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b9ac:	e7b1      	b.n	800b912 <_strtod_l+0x992>
 800b9ae:	2600      	movs	r6, #0
 800b9b0:	4f33      	ldr	r7, [pc, #204]	@ (800ba80 <_strtod_l+0xb00>)
 800b9b2:	e7aa      	b.n	800b90a <_strtod_l+0x98a>
 800b9b4:	4b32      	ldr	r3, [pc, #200]	@ (800ba80 <_strtod_l+0xb00>)
 800b9b6:	4630      	mov	r0, r6
 800b9b8:	4639      	mov	r1, r7
 800b9ba:	2200      	movs	r2, #0
 800b9bc:	f7f4 fe00 	bl	80005c0 <__aeabi_dmul>
 800b9c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b9c2:	4606      	mov	r6, r0
 800b9c4:	460f      	mov	r7, r1
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d09f      	beq.n	800b90a <_strtod_l+0x98a>
 800b9ca:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b9ce:	e7a0      	b.n	800b912 <_strtod_l+0x992>
 800b9d0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800ba58 <_strtod_l+0xad8>
 800b9d4:	ec57 6b17 	vmov	r6, r7, d7
 800b9d8:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b9dc:	e799      	b.n	800b912 <_strtod_l+0x992>
 800b9de:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b9e2:	9b08      	ldr	r3, [sp, #32]
 800b9e4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d1c1      	bne.n	800b970 <_strtod_l+0x9f0>
 800b9ec:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b9f0:	0d1b      	lsrs	r3, r3, #20
 800b9f2:	051b      	lsls	r3, r3, #20
 800b9f4:	429d      	cmp	r5, r3
 800b9f6:	d1bb      	bne.n	800b970 <_strtod_l+0x9f0>
 800b9f8:	4630      	mov	r0, r6
 800b9fa:	4639      	mov	r1, r7
 800b9fc:	f7f5 f940 	bl	8000c80 <__aeabi_d2lz>
 800ba00:	f7f4 fdb0 	bl	8000564 <__aeabi_l2d>
 800ba04:	4602      	mov	r2, r0
 800ba06:	460b      	mov	r3, r1
 800ba08:	4630      	mov	r0, r6
 800ba0a:	4639      	mov	r1, r7
 800ba0c:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800ba10:	f7f4 fc1e 	bl	8000250 <__aeabi_dsub>
 800ba14:	460b      	mov	r3, r1
 800ba16:	4602      	mov	r2, r0
 800ba18:	ea46 060a 	orr.w	r6, r6, sl
 800ba1c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800ba20:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba22:	431e      	orrs	r6, r3
 800ba24:	d06f      	beq.n	800bb06 <_strtod_l+0xb86>
 800ba26:	a30e      	add	r3, pc, #56	@ (adr r3, 800ba60 <_strtod_l+0xae0>)
 800ba28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba2c:	f7f5 f83a 	bl	8000aa4 <__aeabi_dcmplt>
 800ba30:	2800      	cmp	r0, #0
 800ba32:	f47f acd3 	bne.w	800b3dc <_strtod_l+0x45c>
 800ba36:	a30c      	add	r3, pc, #48	@ (adr r3, 800ba68 <_strtod_l+0xae8>)
 800ba38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba3c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ba40:	f7f5 f84e 	bl	8000ae0 <__aeabi_dcmpgt>
 800ba44:	2800      	cmp	r0, #0
 800ba46:	d093      	beq.n	800b970 <_strtod_l+0x9f0>
 800ba48:	e4c8      	b.n	800b3dc <_strtod_l+0x45c>
 800ba4a:	bf00      	nop
 800ba4c:	f3af 8000 	nop.w
 800ba50:	00000000 	.word	0x00000000
 800ba54:	bff00000 	.word	0xbff00000
 800ba58:	00000000 	.word	0x00000000
 800ba5c:	3ff00000 	.word	0x3ff00000
 800ba60:	94a03595 	.word	0x94a03595
 800ba64:	3fdfffff 	.word	0x3fdfffff
 800ba68:	35afe535 	.word	0x35afe535
 800ba6c:	3fe00000 	.word	0x3fe00000
 800ba70:	000fffff 	.word	0x000fffff
 800ba74:	7ff00000 	.word	0x7ff00000
 800ba78:	7fefffff 	.word	0x7fefffff
 800ba7c:	3ff00000 	.word	0x3ff00000
 800ba80:	3fe00000 	.word	0x3fe00000
 800ba84:	7fe00000 	.word	0x7fe00000
 800ba88:	7c9fffff 	.word	0x7c9fffff
 800ba8c:	9b08      	ldr	r3, [sp, #32]
 800ba8e:	b323      	cbz	r3, 800bada <_strtod_l+0xb5a>
 800ba90:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800ba94:	d821      	bhi.n	800bada <_strtod_l+0xb5a>
 800ba96:	4630      	mov	r0, r6
 800ba98:	4639      	mov	r1, r7
 800ba9a:	a327      	add	r3, pc, #156	@ (adr r3, 800bb38 <_strtod_l+0xbb8>)
 800ba9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baa0:	f7f5 f80a 	bl	8000ab8 <__aeabi_dcmple>
 800baa4:	b1a0      	cbz	r0, 800bad0 <_strtod_l+0xb50>
 800baa6:	4639      	mov	r1, r7
 800baa8:	4630      	mov	r0, r6
 800baaa:	f7f5 f861 	bl	8000b70 <__aeabi_d2uiz>
 800baae:	2801      	cmp	r0, #1
 800bab0:	bf38      	it	cc
 800bab2:	2001      	movcc	r0, #1
 800bab4:	f7f4 fd0a 	bl	80004cc <__aeabi_ui2d>
 800bab8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800baba:	4606      	mov	r6, r0
 800babc:	460f      	mov	r7, r1
 800babe:	b9fb      	cbnz	r3, 800bb00 <_strtod_l+0xb80>
 800bac0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bac4:	9014      	str	r0, [sp, #80]	@ 0x50
 800bac6:	9315      	str	r3, [sp, #84]	@ 0x54
 800bac8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800bacc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800bad0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bad2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800bad6:	1b5b      	subs	r3, r3, r5
 800bad8:	9311      	str	r3, [sp, #68]	@ 0x44
 800bada:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800bade:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800bae2:	f7ff f8eb 	bl	800acbc <__ulp>
 800bae6:	4650      	mov	r0, sl
 800bae8:	4659      	mov	r1, fp
 800baea:	ec53 2b10 	vmov	r2, r3, d0
 800baee:	f7f4 fd67 	bl	80005c0 <__aeabi_dmul>
 800baf2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800baf6:	f7f4 fbad 	bl	8000254 <__adddf3>
 800bafa:	4682      	mov	sl, r0
 800bafc:	468b      	mov	fp, r1
 800bafe:	e770      	b.n	800b9e2 <_strtod_l+0xa62>
 800bb00:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800bb04:	e7e0      	b.n	800bac8 <_strtod_l+0xb48>
 800bb06:	a30e      	add	r3, pc, #56	@ (adr r3, 800bb40 <_strtod_l+0xbc0>)
 800bb08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb0c:	f7f4 ffca 	bl	8000aa4 <__aeabi_dcmplt>
 800bb10:	e798      	b.n	800ba44 <_strtod_l+0xac4>
 800bb12:	2300      	movs	r3, #0
 800bb14:	930e      	str	r3, [sp, #56]	@ 0x38
 800bb16:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bb18:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800bb1a:	6013      	str	r3, [r2, #0]
 800bb1c:	f7ff ba6d 	b.w	800affa <_strtod_l+0x7a>
 800bb20:	2a65      	cmp	r2, #101	@ 0x65
 800bb22:	f43f ab67 	beq.w	800b1f4 <_strtod_l+0x274>
 800bb26:	2a45      	cmp	r2, #69	@ 0x45
 800bb28:	f43f ab64 	beq.w	800b1f4 <_strtod_l+0x274>
 800bb2c:	2301      	movs	r3, #1
 800bb2e:	f7ff bba0 	b.w	800b272 <_strtod_l+0x2f2>
 800bb32:	bf00      	nop
 800bb34:	f3af 8000 	nop.w
 800bb38:	ffc00000 	.word	0xffc00000
 800bb3c:	41dfffff 	.word	0x41dfffff
 800bb40:	94a03595 	.word	0x94a03595
 800bb44:	3fcfffff 	.word	0x3fcfffff

0800bb48 <_strtod_r>:
 800bb48:	4b01      	ldr	r3, [pc, #4]	@ (800bb50 <_strtod_r+0x8>)
 800bb4a:	f7ff ba19 	b.w	800af80 <_strtod_l>
 800bb4e:	bf00      	nop
 800bb50:	20000068 	.word	0x20000068

0800bb54 <_strtol_l.isra.0>:
 800bb54:	2b24      	cmp	r3, #36	@ 0x24
 800bb56:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb5a:	4686      	mov	lr, r0
 800bb5c:	4690      	mov	r8, r2
 800bb5e:	d801      	bhi.n	800bb64 <_strtol_l.isra.0+0x10>
 800bb60:	2b01      	cmp	r3, #1
 800bb62:	d106      	bne.n	800bb72 <_strtol_l.isra.0+0x1e>
 800bb64:	f7fd fd92 	bl	800968c <__errno>
 800bb68:	2316      	movs	r3, #22
 800bb6a:	6003      	str	r3, [r0, #0]
 800bb6c:	2000      	movs	r0, #0
 800bb6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb72:	460d      	mov	r5, r1
 800bb74:	4833      	ldr	r0, [pc, #204]	@ (800bc44 <_strtol_l.isra.0+0xf0>)
 800bb76:	462a      	mov	r2, r5
 800bb78:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bb7c:	5d06      	ldrb	r6, [r0, r4]
 800bb7e:	f016 0608 	ands.w	r6, r6, #8
 800bb82:	d1f8      	bne.n	800bb76 <_strtol_l.isra.0+0x22>
 800bb84:	2c2d      	cmp	r4, #45	@ 0x2d
 800bb86:	d110      	bne.n	800bbaa <_strtol_l.isra.0+0x56>
 800bb88:	782c      	ldrb	r4, [r5, #0]
 800bb8a:	2601      	movs	r6, #1
 800bb8c:	1c95      	adds	r5, r2, #2
 800bb8e:	f033 0210 	bics.w	r2, r3, #16
 800bb92:	d115      	bne.n	800bbc0 <_strtol_l.isra.0+0x6c>
 800bb94:	2c30      	cmp	r4, #48	@ 0x30
 800bb96:	d10d      	bne.n	800bbb4 <_strtol_l.isra.0+0x60>
 800bb98:	782a      	ldrb	r2, [r5, #0]
 800bb9a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800bb9e:	2a58      	cmp	r2, #88	@ 0x58
 800bba0:	d108      	bne.n	800bbb4 <_strtol_l.isra.0+0x60>
 800bba2:	786c      	ldrb	r4, [r5, #1]
 800bba4:	3502      	adds	r5, #2
 800bba6:	2310      	movs	r3, #16
 800bba8:	e00a      	b.n	800bbc0 <_strtol_l.isra.0+0x6c>
 800bbaa:	2c2b      	cmp	r4, #43	@ 0x2b
 800bbac:	bf04      	itt	eq
 800bbae:	782c      	ldrbeq	r4, [r5, #0]
 800bbb0:	1c95      	addeq	r5, r2, #2
 800bbb2:	e7ec      	b.n	800bb8e <_strtol_l.isra.0+0x3a>
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	d1f6      	bne.n	800bba6 <_strtol_l.isra.0+0x52>
 800bbb8:	2c30      	cmp	r4, #48	@ 0x30
 800bbba:	bf14      	ite	ne
 800bbbc:	230a      	movne	r3, #10
 800bbbe:	2308      	moveq	r3, #8
 800bbc0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800bbc4:	2200      	movs	r2, #0
 800bbc6:	f10c 3cff 	add.w	ip, ip, #4294967295
 800bbca:	4610      	mov	r0, r2
 800bbcc:	fbbc f9f3 	udiv	r9, ip, r3
 800bbd0:	fb03 ca19 	mls	sl, r3, r9, ip
 800bbd4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800bbd8:	2f09      	cmp	r7, #9
 800bbda:	d80f      	bhi.n	800bbfc <_strtol_l.isra.0+0xa8>
 800bbdc:	463c      	mov	r4, r7
 800bbde:	42a3      	cmp	r3, r4
 800bbe0:	dd1b      	ble.n	800bc1a <_strtol_l.isra.0+0xc6>
 800bbe2:	1c57      	adds	r7, r2, #1
 800bbe4:	d007      	beq.n	800bbf6 <_strtol_l.isra.0+0xa2>
 800bbe6:	4581      	cmp	r9, r0
 800bbe8:	d314      	bcc.n	800bc14 <_strtol_l.isra.0+0xc0>
 800bbea:	d101      	bne.n	800bbf0 <_strtol_l.isra.0+0x9c>
 800bbec:	45a2      	cmp	sl, r4
 800bbee:	db11      	blt.n	800bc14 <_strtol_l.isra.0+0xc0>
 800bbf0:	fb00 4003 	mla	r0, r0, r3, r4
 800bbf4:	2201      	movs	r2, #1
 800bbf6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bbfa:	e7eb      	b.n	800bbd4 <_strtol_l.isra.0+0x80>
 800bbfc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800bc00:	2f19      	cmp	r7, #25
 800bc02:	d801      	bhi.n	800bc08 <_strtol_l.isra.0+0xb4>
 800bc04:	3c37      	subs	r4, #55	@ 0x37
 800bc06:	e7ea      	b.n	800bbde <_strtol_l.isra.0+0x8a>
 800bc08:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800bc0c:	2f19      	cmp	r7, #25
 800bc0e:	d804      	bhi.n	800bc1a <_strtol_l.isra.0+0xc6>
 800bc10:	3c57      	subs	r4, #87	@ 0x57
 800bc12:	e7e4      	b.n	800bbde <_strtol_l.isra.0+0x8a>
 800bc14:	f04f 32ff 	mov.w	r2, #4294967295
 800bc18:	e7ed      	b.n	800bbf6 <_strtol_l.isra.0+0xa2>
 800bc1a:	1c53      	adds	r3, r2, #1
 800bc1c:	d108      	bne.n	800bc30 <_strtol_l.isra.0+0xdc>
 800bc1e:	2322      	movs	r3, #34	@ 0x22
 800bc20:	4660      	mov	r0, ip
 800bc22:	f8ce 3000 	str.w	r3, [lr]
 800bc26:	f1b8 0f00 	cmp.w	r8, #0
 800bc2a:	d0a0      	beq.n	800bb6e <_strtol_l.isra.0+0x1a>
 800bc2c:	1e69      	subs	r1, r5, #1
 800bc2e:	e006      	b.n	800bc3e <_strtol_l.isra.0+0xea>
 800bc30:	b106      	cbz	r6, 800bc34 <_strtol_l.isra.0+0xe0>
 800bc32:	4240      	negs	r0, r0
 800bc34:	f1b8 0f00 	cmp.w	r8, #0
 800bc38:	d099      	beq.n	800bb6e <_strtol_l.isra.0+0x1a>
 800bc3a:	2a00      	cmp	r2, #0
 800bc3c:	d1f6      	bne.n	800bc2c <_strtol_l.isra.0+0xd8>
 800bc3e:	f8c8 1000 	str.w	r1, [r8]
 800bc42:	e794      	b.n	800bb6e <_strtol_l.isra.0+0x1a>
 800bc44:	0800da79 	.word	0x0800da79

0800bc48 <_strtol_r>:
 800bc48:	f7ff bf84 	b.w	800bb54 <_strtol_l.isra.0>

0800bc4c <__ssputs_r>:
 800bc4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc50:	461f      	mov	r7, r3
 800bc52:	688e      	ldr	r6, [r1, #8]
 800bc54:	4682      	mov	sl, r0
 800bc56:	460c      	mov	r4, r1
 800bc58:	42be      	cmp	r6, r7
 800bc5a:	4690      	mov	r8, r2
 800bc5c:	680b      	ldr	r3, [r1, #0]
 800bc5e:	d82d      	bhi.n	800bcbc <__ssputs_r+0x70>
 800bc60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bc64:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bc68:	d026      	beq.n	800bcb8 <__ssputs_r+0x6c>
 800bc6a:	6965      	ldr	r5, [r4, #20]
 800bc6c:	6909      	ldr	r1, [r1, #16]
 800bc6e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bc72:	eba3 0901 	sub.w	r9, r3, r1
 800bc76:	1c7b      	adds	r3, r7, #1
 800bc78:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bc7c:	444b      	add	r3, r9
 800bc7e:	106d      	asrs	r5, r5, #1
 800bc80:	429d      	cmp	r5, r3
 800bc82:	bf38      	it	cc
 800bc84:	461d      	movcc	r5, r3
 800bc86:	0553      	lsls	r3, r2, #21
 800bc88:	d527      	bpl.n	800bcda <__ssputs_r+0x8e>
 800bc8a:	4629      	mov	r1, r5
 800bc8c:	f7fe fc16 	bl	800a4bc <_malloc_r>
 800bc90:	4606      	mov	r6, r0
 800bc92:	b360      	cbz	r0, 800bcee <__ssputs_r+0xa2>
 800bc94:	464a      	mov	r2, r9
 800bc96:	6921      	ldr	r1, [r4, #16]
 800bc98:	f000 fda4 	bl	800c7e4 <memcpy>
 800bc9c:	89a3      	ldrh	r3, [r4, #12]
 800bc9e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bca2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bca6:	81a3      	strh	r3, [r4, #12]
 800bca8:	6126      	str	r6, [r4, #16]
 800bcaa:	444e      	add	r6, r9
 800bcac:	6165      	str	r5, [r4, #20]
 800bcae:	eba5 0509 	sub.w	r5, r5, r9
 800bcb2:	6026      	str	r6, [r4, #0]
 800bcb4:	463e      	mov	r6, r7
 800bcb6:	60a5      	str	r5, [r4, #8]
 800bcb8:	42be      	cmp	r6, r7
 800bcba:	d900      	bls.n	800bcbe <__ssputs_r+0x72>
 800bcbc:	463e      	mov	r6, r7
 800bcbe:	4632      	mov	r2, r6
 800bcc0:	4641      	mov	r1, r8
 800bcc2:	6820      	ldr	r0, [r4, #0]
 800bcc4:	f000 fd52 	bl	800c76c <memmove>
 800bcc8:	68a3      	ldr	r3, [r4, #8]
 800bcca:	2000      	movs	r0, #0
 800bccc:	1b9b      	subs	r3, r3, r6
 800bcce:	60a3      	str	r3, [r4, #8]
 800bcd0:	6823      	ldr	r3, [r4, #0]
 800bcd2:	4433      	add	r3, r6
 800bcd4:	6023      	str	r3, [r4, #0]
 800bcd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bcda:	462a      	mov	r2, r5
 800bcdc:	f001 f911 	bl	800cf02 <_realloc_r>
 800bce0:	4606      	mov	r6, r0
 800bce2:	2800      	cmp	r0, #0
 800bce4:	d1e0      	bne.n	800bca8 <__ssputs_r+0x5c>
 800bce6:	6921      	ldr	r1, [r4, #16]
 800bce8:	4650      	mov	r0, sl
 800bcea:	f7fe fb73 	bl	800a3d4 <_free_r>
 800bcee:	230c      	movs	r3, #12
 800bcf0:	f04f 30ff 	mov.w	r0, #4294967295
 800bcf4:	f8ca 3000 	str.w	r3, [sl]
 800bcf8:	89a3      	ldrh	r3, [r4, #12]
 800bcfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bcfe:	81a3      	strh	r3, [r4, #12]
 800bd00:	e7e9      	b.n	800bcd6 <__ssputs_r+0x8a>
	...

0800bd04 <_svfiprintf_r>:
 800bd04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd08:	4698      	mov	r8, r3
 800bd0a:	898b      	ldrh	r3, [r1, #12]
 800bd0c:	b09d      	sub	sp, #116	@ 0x74
 800bd0e:	4607      	mov	r7, r0
 800bd10:	061b      	lsls	r3, r3, #24
 800bd12:	460d      	mov	r5, r1
 800bd14:	4614      	mov	r4, r2
 800bd16:	d510      	bpl.n	800bd3a <_svfiprintf_r+0x36>
 800bd18:	690b      	ldr	r3, [r1, #16]
 800bd1a:	b973      	cbnz	r3, 800bd3a <_svfiprintf_r+0x36>
 800bd1c:	2140      	movs	r1, #64	@ 0x40
 800bd1e:	f7fe fbcd 	bl	800a4bc <_malloc_r>
 800bd22:	6028      	str	r0, [r5, #0]
 800bd24:	6128      	str	r0, [r5, #16]
 800bd26:	b930      	cbnz	r0, 800bd36 <_svfiprintf_r+0x32>
 800bd28:	230c      	movs	r3, #12
 800bd2a:	603b      	str	r3, [r7, #0]
 800bd2c:	f04f 30ff 	mov.w	r0, #4294967295
 800bd30:	b01d      	add	sp, #116	@ 0x74
 800bd32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd36:	2340      	movs	r3, #64	@ 0x40
 800bd38:	616b      	str	r3, [r5, #20]
 800bd3a:	2300      	movs	r3, #0
 800bd3c:	f8cd 800c 	str.w	r8, [sp, #12]
 800bd40:	f04f 0901 	mov.w	r9, #1
 800bd44:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 800bee8 <_svfiprintf_r+0x1e4>
 800bd48:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd4a:	2320      	movs	r3, #32
 800bd4c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bd50:	2330      	movs	r3, #48	@ 0x30
 800bd52:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bd56:	4623      	mov	r3, r4
 800bd58:	469a      	mov	sl, r3
 800bd5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bd5e:	b10a      	cbz	r2, 800bd64 <_svfiprintf_r+0x60>
 800bd60:	2a25      	cmp	r2, #37	@ 0x25
 800bd62:	d1f9      	bne.n	800bd58 <_svfiprintf_r+0x54>
 800bd64:	ebba 0b04 	subs.w	fp, sl, r4
 800bd68:	d00b      	beq.n	800bd82 <_svfiprintf_r+0x7e>
 800bd6a:	465b      	mov	r3, fp
 800bd6c:	4622      	mov	r2, r4
 800bd6e:	4629      	mov	r1, r5
 800bd70:	4638      	mov	r0, r7
 800bd72:	f7ff ff6b 	bl	800bc4c <__ssputs_r>
 800bd76:	3001      	adds	r0, #1
 800bd78:	f000 80a7 	beq.w	800beca <_svfiprintf_r+0x1c6>
 800bd7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bd7e:	445a      	add	r2, fp
 800bd80:	9209      	str	r2, [sp, #36]	@ 0x24
 800bd82:	f89a 3000 	ldrb.w	r3, [sl]
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	f000 809f 	beq.w	800beca <_svfiprintf_r+0x1c6>
 800bd8c:	2300      	movs	r3, #0
 800bd8e:	f04f 32ff 	mov.w	r2, #4294967295
 800bd92:	f10a 0a01 	add.w	sl, sl, #1
 800bd96:	9304      	str	r3, [sp, #16]
 800bd98:	9307      	str	r3, [sp, #28]
 800bd9a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bd9e:	931a      	str	r3, [sp, #104]	@ 0x68
 800bda0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bda4:	4654      	mov	r4, sl
 800bda6:	2205      	movs	r2, #5
 800bda8:	484f      	ldr	r0, [pc, #316]	@ (800bee8 <_svfiprintf_r+0x1e4>)
 800bdaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bdae:	f7fd fc9a 	bl	80096e6 <memchr>
 800bdb2:	9a04      	ldr	r2, [sp, #16]
 800bdb4:	b9d8      	cbnz	r0, 800bdee <_svfiprintf_r+0xea>
 800bdb6:	06d0      	lsls	r0, r2, #27
 800bdb8:	bf44      	itt	mi
 800bdba:	2320      	movmi	r3, #32
 800bdbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bdc0:	0711      	lsls	r1, r2, #28
 800bdc2:	bf44      	itt	mi
 800bdc4:	232b      	movmi	r3, #43	@ 0x2b
 800bdc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bdca:	f89a 3000 	ldrb.w	r3, [sl]
 800bdce:	2b2a      	cmp	r3, #42	@ 0x2a
 800bdd0:	d015      	beq.n	800bdfe <_svfiprintf_r+0xfa>
 800bdd2:	9a07      	ldr	r2, [sp, #28]
 800bdd4:	4654      	mov	r4, sl
 800bdd6:	2000      	movs	r0, #0
 800bdd8:	f04f 0c0a 	mov.w	ip, #10
 800bddc:	4621      	mov	r1, r4
 800bdde:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bde2:	3b30      	subs	r3, #48	@ 0x30
 800bde4:	2b09      	cmp	r3, #9
 800bde6:	d94b      	bls.n	800be80 <_svfiprintf_r+0x17c>
 800bde8:	b1b0      	cbz	r0, 800be18 <_svfiprintf_r+0x114>
 800bdea:	9207      	str	r2, [sp, #28]
 800bdec:	e014      	b.n	800be18 <_svfiprintf_r+0x114>
 800bdee:	eba0 0308 	sub.w	r3, r0, r8
 800bdf2:	46a2      	mov	sl, r4
 800bdf4:	fa09 f303 	lsl.w	r3, r9, r3
 800bdf8:	4313      	orrs	r3, r2
 800bdfa:	9304      	str	r3, [sp, #16]
 800bdfc:	e7d2      	b.n	800bda4 <_svfiprintf_r+0xa0>
 800bdfe:	9b03      	ldr	r3, [sp, #12]
 800be00:	1d19      	adds	r1, r3, #4
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	2b00      	cmp	r3, #0
 800be06:	9103      	str	r1, [sp, #12]
 800be08:	bfbb      	ittet	lt
 800be0a:	425b      	neglt	r3, r3
 800be0c:	f042 0202 	orrlt.w	r2, r2, #2
 800be10:	9307      	strge	r3, [sp, #28]
 800be12:	9307      	strlt	r3, [sp, #28]
 800be14:	bfb8      	it	lt
 800be16:	9204      	strlt	r2, [sp, #16]
 800be18:	7823      	ldrb	r3, [r4, #0]
 800be1a:	2b2e      	cmp	r3, #46	@ 0x2e
 800be1c:	d10a      	bne.n	800be34 <_svfiprintf_r+0x130>
 800be1e:	7863      	ldrb	r3, [r4, #1]
 800be20:	2b2a      	cmp	r3, #42	@ 0x2a
 800be22:	d132      	bne.n	800be8a <_svfiprintf_r+0x186>
 800be24:	9b03      	ldr	r3, [sp, #12]
 800be26:	3402      	adds	r4, #2
 800be28:	1d1a      	adds	r2, r3, #4
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800be30:	9203      	str	r2, [sp, #12]
 800be32:	9305      	str	r3, [sp, #20]
 800be34:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bef8 <_svfiprintf_r+0x1f4>
 800be38:	2203      	movs	r2, #3
 800be3a:	7821      	ldrb	r1, [r4, #0]
 800be3c:	4650      	mov	r0, sl
 800be3e:	f7fd fc52 	bl	80096e6 <memchr>
 800be42:	b138      	cbz	r0, 800be54 <_svfiprintf_r+0x150>
 800be44:	eba0 000a 	sub.w	r0, r0, sl
 800be48:	2240      	movs	r2, #64	@ 0x40
 800be4a:	9b04      	ldr	r3, [sp, #16]
 800be4c:	3401      	adds	r4, #1
 800be4e:	4082      	lsls	r2, r0
 800be50:	4313      	orrs	r3, r2
 800be52:	9304      	str	r3, [sp, #16]
 800be54:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be58:	2206      	movs	r2, #6
 800be5a:	4824      	ldr	r0, [pc, #144]	@ (800beec <_svfiprintf_r+0x1e8>)
 800be5c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800be60:	f7fd fc41 	bl	80096e6 <memchr>
 800be64:	2800      	cmp	r0, #0
 800be66:	d036      	beq.n	800bed6 <_svfiprintf_r+0x1d2>
 800be68:	4b21      	ldr	r3, [pc, #132]	@ (800bef0 <_svfiprintf_r+0x1ec>)
 800be6a:	bb1b      	cbnz	r3, 800beb4 <_svfiprintf_r+0x1b0>
 800be6c:	9b03      	ldr	r3, [sp, #12]
 800be6e:	3307      	adds	r3, #7
 800be70:	f023 0307 	bic.w	r3, r3, #7
 800be74:	3308      	adds	r3, #8
 800be76:	9303      	str	r3, [sp, #12]
 800be78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be7a:	4433      	add	r3, r6
 800be7c:	9309      	str	r3, [sp, #36]	@ 0x24
 800be7e:	e76a      	b.n	800bd56 <_svfiprintf_r+0x52>
 800be80:	fb0c 3202 	mla	r2, ip, r2, r3
 800be84:	460c      	mov	r4, r1
 800be86:	2001      	movs	r0, #1
 800be88:	e7a8      	b.n	800bddc <_svfiprintf_r+0xd8>
 800be8a:	2300      	movs	r3, #0
 800be8c:	3401      	adds	r4, #1
 800be8e:	f04f 0c0a 	mov.w	ip, #10
 800be92:	4619      	mov	r1, r3
 800be94:	9305      	str	r3, [sp, #20]
 800be96:	4620      	mov	r0, r4
 800be98:	f810 2b01 	ldrb.w	r2, [r0], #1
 800be9c:	3a30      	subs	r2, #48	@ 0x30
 800be9e:	2a09      	cmp	r2, #9
 800bea0:	d903      	bls.n	800beaa <_svfiprintf_r+0x1a6>
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d0c6      	beq.n	800be34 <_svfiprintf_r+0x130>
 800bea6:	9105      	str	r1, [sp, #20]
 800bea8:	e7c4      	b.n	800be34 <_svfiprintf_r+0x130>
 800beaa:	fb0c 2101 	mla	r1, ip, r1, r2
 800beae:	4604      	mov	r4, r0
 800beb0:	2301      	movs	r3, #1
 800beb2:	e7f0      	b.n	800be96 <_svfiprintf_r+0x192>
 800beb4:	ab03      	add	r3, sp, #12
 800beb6:	462a      	mov	r2, r5
 800beb8:	a904      	add	r1, sp, #16
 800beba:	4638      	mov	r0, r7
 800bebc:	9300      	str	r3, [sp, #0]
 800bebe:	4b0d      	ldr	r3, [pc, #52]	@ (800bef4 <_svfiprintf_r+0x1f0>)
 800bec0:	f7fc fc16 	bl	80086f0 <_printf_float>
 800bec4:	1c42      	adds	r2, r0, #1
 800bec6:	4606      	mov	r6, r0
 800bec8:	d1d6      	bne.n	800be78 <_svfiprintf_r+0x174>
 800beca:	89ab      	ldrh	r3, [r5, #12]
 800becc:	065b      	lsls	r3, r3, #25
 800bece:	f53f af2d 	bmi.w	800bd2c <_svfiprintf_r+0x28>
 800bed2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bed4:	e72c      	b.n	800bd30 <_svfiprintf_r+0x2c>
 800bed6:	ab03      	add	r3, sp, #12
 800bed8:	462a      	mov	r2, r5
 800beda:	a904      	add	r1, sp, #16
 800bedc:	4638      	mov	r0, r7
 800bede:	9300      	str	r3, [sp, #0]
 800bee0:	4b04      	ldr	r3, [pc, #16]	@ (800bef4 <_svfiprintf_r+0x1f0>)
 800bee2:	f7fc fea1 	bl	8008c28 <_printf_i>
 800bee6:	e7ed      	b.n	800bec4 <_svfiprintf_r+0x1c0>
 800bee8:	0800d85b 	.word	0x0800d85b
 800beec:	0800d865 	.word	0x0800d865
 800bef0:	080086f1 	.word	0x080086f1
 800bef4:	0800bc4d 	.word	0x0800bc4d
 800bef8:	0800d861 	.word	0x0800d861

0800befc <_sungetc_r>:
 800befc:	b538      	push	{r3, r4, r5, lr}
 800befe:	1c4b      	adds	r3, r1, #1
 800bf00:	4614      	mov	r4, r2
 800bf02:	d103      	bne.n	800bf0c <_sungetc_r+0x10>
 800bf04:	f04f 35ff 	mov.w	r5, #4294967295
 800bf08:	4628      	mov	r0, r5
 800bf0a:	bd38      	pop	{r3, r4, r5, pc}
 800bf0c:	8993      	ldrh	r3, [r2, #12]
 800bf0e:	b2cd      	uxtb	r5, r1
 800bf10:	f023 0320 	bic.w	r3, r3, #32
 800bf14:	8193      	strh	r3, [r2, #12]
 800bf16:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bf18:	6852      	ldr	r2, [r2, #4]
 800bf1a:	b18b      	cbz	r3, 800bf40 <_sungetc_r+0x44>
 800bf1c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800bf1e:	4293      	cmp	r3, r2
 800bf20:	dd08      	ble.n	800bf34 <_sungetc_r+0x38>
 800bf22:	6823      	ldr	r3, [r4, #0]
 800bf24:	1e5a      	subs	r2, r3, #1
 800bf26:	6022      	str	r2, [r4, #0]
 800bf28:	f803 5c01 	strb.w	r5, [r3, #-1]
 800bf2c:	6863      	ldr	r3, [r4, #4]
 800bf2e:	3301      	adds	r3, #1
 800bf30:	6063      	str	r3, [r4, #4]
 800bf32:	e7e9      	b.n	800bf08 <_sungetc_r+0xc>
 800bf34:	4621      	mov	r1, r4
 800bf36:	f000 fbe2 	bl	800c6fe <__submore>
 800bf3a:	2800      	cmp	r0, #0
 800bf3c:	d0f1      	beq.n	800bf22 <_sungetc_r+0x26>
 800bf3e:	e7e1      	b.n	800bf04 <_sungetc_r+0x8>
 800bf40:	6921      	ldr	r1, [r4, #16]
 800bf42:	6823      	ldr	r3, [r4, #0]
 800bf44:	b151      	cbz	r1, 800bf5c <_sungetc_r+0x60>
 800bf46:	4299      	cmp	r1, r3
 800bf48:	d208      	bcs.n	800bf5c <_sungetc_r+0x60>
 800bf4a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800bf4e:	42a9      	cmp	r1, r5
 800bf50:	d104      	bne.n	800bf5c <_sungetc_r+0x60>
 800bf52:	3b01      	subs	r3, #1
 800bf54:	3201      	adds	r2, #1
 800bf56:	6023      	str	r3, [r4, #0]
 800bf58:	6062      	str	r2, [r4, #4]
 800bf5a:	e7d5      	b.n	800bf08 <_sungetc_r+0xc>
 800bf5c:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800bf60:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bf64:	6363      	str	r3, [r4, #52]	@ 0x34
 800bf66:	2303      	movs	r3, #3
 800bf68:	63a3      	str	r3, [r4, #56]	@ 0x38
 800bf6a:	4623      	mov	r3, r4
 800bf6c:	f803 5f46 	strb.w	r5, [r3, #70]!
 800bf70:	6023      	str	r3, [r4, #0]
 800bf72:	2301      	movs	r3, #1
 800bf74:	e7dc      	b.n	800bf30 <_sungetc_r+0x34>

0800bf76 <__ssrefill_r>:
 800bf76:	b510      	push	{r4, lr}
 800bf78:	460c      	mov	r4, r1
 800bf7a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800bf7c:	b169      	cbz	r1, 800bf9a <__ssrefill_r+0x24>
 800bf7e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bf82:	4299      	cmp	r1, r3
 800bf84:	d001      	beq.n	800bf8a <__ssrefill_r+0x14>
 800bf86:	f7fe fa25 	bl	800a3d4 <_free_r>
 800bf8a:	2000      	movs	r0, #0
 800bf8c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bf8e:	6360      	str	r0, [r4, #52]	@ 0x34
 800bf90:	6063      	str	r3, [r4, #4]
 800bf92:	b113      	cbz	r3, 800bf9a <__ssrefill_r+0x24>
 800bf94:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800bf96:	6023      	str	r3, [r4, #0]
 800bf98:	bd10      	pop	{r4, pc}
 800bf9a:	6923      	ldr	r3, [r4, #16]
 800bf9c:	f04f 30ff 	mov.w	r0, #4294967295
 800bfa0:	6023      	str	r3, [r4, #0]
 800bfa2:	2300      	movs	r3, #0
 800bfa4:	6063      	str	r3, [r4, #4]
 800bfa6:	89a3      	ldrh	r3, [r4, #12]
 800bfa8:	f043 0320 	orr.w	r3, r3, #32
 800bfac:	81a3      	strh	r3, [r4, #12]
 800bfae:	e7f3      	b.n	800bf98 <__ssrefill_r+0x22>

0800bfb0 <__ssvfiscanf_r>:
 800bfb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfb4:	460c      	mov	r4, r1
 800bfb6:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800bfba:	2100      	movs	r1, #0
 800bfbc:	4606      	mov	r6, r0
 800bfbe:	f10d 0804 	add.w	r8, sp, #4
 800bfc2:	4fa6      	ldr	r7, [pc, #664]	@ (800c25c <__ssvfiscanf_r+0x2ac>)
 800bfc4:	9300      	str	r3, [sp, #0]
 800bfc6:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800bfca:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800bfce:	49a4      	ldr	r1, [pc, #656]	@ (800c260 <__ssvfiscanf_r+0x2b0>)
 800bfd0:	91a0      	str	r1, [sp, #640]	@ 0x280
 800bfd2:	49a4      	ldr	r1, [pc, #656]	@ (800c264 <__ssvfiscanf_r+0x2b4>)
 800bfd4:	91a1      	str	r1, [sp, #644]	@ 0x284
 800bfd6:	f892 9000 	ldrb.w	r9, [r2]
 800bfda:	f1b9 0f00 	cmp.w	r9, #0
 800bfde:	f000 8158 	beq.w	800c292 <__ssvfiscanf_r+0x2e2>
 800bfe2:	f817 3009 	ldrb.w	r3, [r7, r9]
 800bfe6:	1c55      	adds	r5, r2, #1
 800bfe8:	f013 0308 	ands.w	r3, r3, #8
 800bfec:	d019      	beq.n	800c022 <__ssvfiscanf_r+0x72>
 800bfee:	6863      	ldr	r3, [r4, #4]
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	dd0f      	ble.n	800c014 <__ssvfiscanf_r+0x64>
 800bff4:	6823      	ldr	r3, [r4, #0]
 800bff6:	781a      	ldrb	r2, [r3, #0]
 800bff8:	5cba      	ldrb	r2, [r7, r2]
 800bffa:	0712      	lsls	r2, r2, #28
 800bffc:	d401      	bmi.n	800c002 <__ssvfiscanf_r+0x52>
 800bffe:	462a      	mov	r2, r5
 800c000:	e7e9      	b.n	800bfd6 <__ssvfiscanf_r+0x26>
 800c002:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c004:	3301      	adds	r3, #1
 800c006:	3201      	adds	r2, #1
 800c008:	6023      	str	r3, [r4, #0]
 800c00a:	9245      	str	r2, [sp, #276]	@ 0x114
 800c00c:	6862      	ldr	r2, [r4, #4]
 800c00e:	3a01      	subs	r2, #1
 800c010:	6062      	str	r2, [r4, #4]
 800c012:	e7ec      	b.n	800bfee <__ssvfiscanf_r+0x3e>
 800c014:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c016:	4621      	mov	r1, r4
 800c018:	4630      	mov	r0, r6
 800c01a:	4798      	blx	r3
 800c01c:	2800      	cmp	r0, #0
 800c01e:	d0e9      	beq.n	800bff4 <__ssvfiscanf_r+0x44>
 800c020:	e7ed      	b.n	800bffe <__ssvfiscanf_r+0x4e>
 800c022:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800c026:	f040 8086 	bne.w	800c136 <__ssvfiscanf_r+0x186>
 800c02a:	9341      	str	r3, [sp, #260]	@ 0x104
 800c02c:	9343      	str	r3, [sp, #268]	@ 0x10c
 800c02e:	7853      	ldrb	r3, [r2, #1]
 800c030:	2b2a      	cmp	r3, #42	@ 0x2a
 800c032:	bf04      	itt	eq
 800c034:	2310      	moveq	r3, #16
 800c036:	1c95      	addeq	r5, r2, #2
 800c038:	f04f 020a 	mov.w	r2, #10
 800c03c:	bf08      	it	eq
 800c03e:	9341      	streq	r3, [sp, #260]	@ 0x104
 800c040:	46aa      	mov	sl, r5
 800c042:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800c046:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800c04a:	2b09      	cmp	r3, #9
 800c04c:	d91e      	bls.n	800c08c <__ssvfiscanf_r+0xdc>
 800c04e:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800c268 <__ssvfiscanf_r+0x2b8>
 800c052:	2203      	movs	r2, #3
 800c054:	4658      	mov	r0, fp
 800c056:	f7fd fb46 	bl	80096e6 <memchr>
 800c05a:	b138      	cbz	r0, 800c06c <__ssvfiscanf_r+0xbc>
 800c05c:	eba0 000b 	sub.w	r0, r0, fp
 800c060:	2301      	movs	r3, #1
 800c062:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c064:	4655      	mov	r5, sl
 800c066:	4083      	lsls	r3, r0
 800c068:	4313      	orrs	r3, r2
 800c06a:	9341      	str	r3, [sp, #260]	@ 0x104
 800c06c:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c070:	2b78      	cmp	r3, #120	@ 0x78
 800c072:	d806      	bhi.n	800c082 <__ssvfiscanf_r+0xd2>
 800c074:	2b57      	cmp	r3, #87	@ 0x57
 800c076:	d810      	bhi.n	800c09a <__ssvfiscanf_r+0xea>
 800c078:	2b25      	cmp	r3, #37	@ 0x25
 800c07a:	d05c      	beq.n	800c136 <__ssvfiscanf_r+0x186>
 800c07c:	d856      	bhi.n	800c12c <__ssvfiscanf_r+0x17c>
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d074      	beq.n	800c16c <__ssvfiscanf_r+0x1bc>
 800c082:	2303      	movs	r3, #3
 800c084:	9347      	str	r3, [sp, #284]	@ 0x11c
 800c086:	230a      	movs	r3, #10
 800c088:	9342      	str	r3, [sp, #264]	@ 0x108
 800c08a:	e087      	b.n	800c19c <__ssvfiscanf_r+0x1ec>
 800c08c:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800c08e:	4655      	mov	r5, sl
 800c090:	fb02 1103 	mla	r1, r2, r3, r1
 800c094:	3930      	subs	r1, #48	@ 0x30
 800c096:	9143      	str	r1, [sp, #268]	@ 0x10c
 800c098:	e7d2      	b.n	800c040 <__ssvfiscanf_r+0x90>
 800c09a:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800c09e:	2a20      	cmp	r2, #32
 800c0a0:	d8ef      	bhi.n	800c082 <__ssvfiscanf_r+0xd2>
 800c0a2:	a101      	add	r1, pc, #4	@ (adr r1, 800c0a8 <__ssvfiscanf_r+0xf8>)
 800c0a4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c0a8:	0800c17b 	.word	0x0800c17b
 800c0ac:	0800c083 	.word	0x0800c083
 800c0b0:	0800c083 	.word	0x0800c083
 800c0b4:	0800c1d5 	.word	0x0800c1d5
 800c0b8:	0800c083 	.word	0x0800c083
 800c0bc:	0800c083 	.word	0x0800c083
 800c0c0:	0800c083 	.word	0x0800c083
 800c0c4:	0800c083 	.word	0x0800c083
 800c0c8:	0800c083 	.word	0x0800c083
 800c0cc:	0800c083 	.word	0x0800c083
 800c0d0:	0800c083 	.word	0x0800c083
 800c0d4:	0800c1eb 	.word	0x0800c1eb
 800c0d8:	0800c1d1 	.word	0x0800c1d1
 800c0dc:	0800c133 	.word	0x0800c133
 800c0e0:	0800c133 	.word	0x0800c133
 800c0e4:	0800c133 	.word	0x0800c133
 800c0e8:	0800c083 	.word	0x0800c083
 800c0ec:	0800c18d 	.word	0x0800c18d
 800c0f0:	0800c083 	.word	0x0800c083
 800c0f4:	0800c083 	.word	0x0800c083
 800c0f8:	0800c083 	.word	0x0800c083
 800c0fc:	0800c083 	.word	0x0800c083
 800c100:	0800c1fb 	.word	0x0800c1fb
 800c104:	0800c195 	.word	0x0800c195
 800c108:	0800c173 	.word	0x0800c173
 800c10c:	0800c083 	.word	0x0800c083
 800c110:	0800c083 	.word	0x0800c083
 800c114:	0800c1f7 	.word	0x0800c1f7
 800c118:	0800c083 	.word	0x0800c083
 800c11c:	0800c1d1 	.word	0x0800c1d1
 800c120:	0800c083 	.word	0x0800c083
 800c124:	0800c083 	.word	0x0800c083
 800c128:	0800c17b 	.word	0x0800c17b
 800c12c:	3b45      	subs	r3, #69	@ 0x45
 800c12e:	2b02      	cmp	r3, #2
 800c130:	d8a7      	bhi.n	800c082 <__ssvfiscanf_r+0xd2>
 800c132:	2305      	movs	r3, #5
 800c134:	e031      	b.n	800c19a <__ssvfiscanf_r+0x1ea>
 800c136:	6863      	ldr	r3, [r4, #4]
 800c138:	2b00      	cmp	r3, #0
 800c13a:	dd0d      	ble.n	800c158 <__ssvfiscanf_r+0x1a8>
 800c13c:	6823      	ldr	r3, [r4, #0]
 800c13e:	781a      	ldrb	r2, [r3, #0]
 800c140:	454a      	cmp	r2, r9
 800c142:	f040 80a6 	bne.w	800c292 <__ssvfiscanf_r+0x2e2>
 800c146:	3301      	adds	r3, #1
 800c148:	6862      	ldr	r2, [r4, #4]
 800c14a:	6023      	str	r3, [r4, #0]
 800c14c:	3a01      	subs	r2, #1
 800c14e:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800c150:	6062      	str	r2, [r4, #4]
 800c152:	3301      	adds	r3, #1
 800c154:	9345      	str	r3, [sp, #276]	@ 0x114
 800c156:	e752      	b.n	800bffe <__ssvfiscanf_r+0x4e>
 800c158:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c15a:	4621      	mov	r1, r4
 800c15c:	4630      	mov	r0, r6
 800c15e:	4798      	blx	r3
 800c160:	2800      	cmp	r0, #0
 800c162:	d0eb      	beq.n	800c13c <__ssvfiscanf_r+0x18c>
 800c164:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800c166:	2800      	cmp	r0, #0
 800c168:	f040 808b 	bne.w	800c282 <__ssvfiscanf_r+0x2d2>
 800c16c:	f04f 30ff 	mov.w	r0, #4294967295
 800c170:	e08b      	b.n	800c28a <__ssvfiscanf_r+0x2da>
 800c172:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c174:	f042 0220 	orr.w	r2, r2, #32
 800c178:	9241      	str	r2, [sp, #260]	@ 0x104
 800c17a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c17c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c180:	9241      	str	r2, [sp, #260]	@ 0x104
 800c182:	2210      	movs	r2, #16
 800c184:	2b6e      	cmp	r3, #110	@ 0x6e
 800c186:	9242      	str	r2, [sp, #264]	@ 0x108
 800c188:	d902      	bls.n	800c190 <__ssvfiscanf_r+0x1e0>
 800c18a:	e005      	b.n	800c198 <__ssvfiscanf_r+0x1e8>
 800c18c:	2300      	movs	r3, #0
 800c18e:	9342      	str	r3, [sp, #264]	@ 0x108
 800c190:	2303      	movs	r3, #3
 800c192:	e002      	b.n	800c19a <__ssvfiscanf_r+0x1ea>
 800c194:	2308      	movs	r3, #8
 800c196:	9342      	str	r3, [sp, #264]	@ 0x108
 800c198:	2304      	movs	r3, #4
 800c19a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800c19c:	6863      	ldr	r3, [r4, #4]
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	dd3a      	ble.n	800c218 <__ssvfiscanf_r+0x268>
 800c1a2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c1a4:	0659      	lsls	r1, r3, #25
 800c1a6:	d404      	bmi.n	800c1b2 <__ssvfiscanf_r+0x202>
 800c1a8:	6823      	ldr	r3, [r4, #0]
 800c1aa:	781a      	ldrb	r2, [r3, #0]
 800c1ac:	5cba      	ldrb	r2, [r7, r2]
 800c1ae:	0712      	lsls	r2, r2, #28
 800c1b0:	d439      	bmi.n	800c226 <__ssvfiscanf_r+0x276>
 800c1b2:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800c1b4:	2b02      	cmp	r3, #2
 800c1b6:	dc48      	bgt.n	800c24a <__ssvfiscanf_r+0x29a>
 800c1b8:	466b      	mov	r3, sp
 800c1ba:	4622      	mov	r2, r4
 800c1bc:	a941      	add	r1, sp, #260	@ 0x104
 800c1be:	4630      	mov	r0, r6
 800c1c0:	f000 f86c 	bl	800c29c <_scanf_chars>
 800c1c4:	2801      	cmp	r0, #1
 800c1c6:	d064      	beq.n	800c292 <__ssvfiscanf_r+0x2e2>
 800c1c8:	2802      	cmp	r0, #2
 800c1ca:	f47f af18 	bne.w	800bffe <__ssvfiscanf_r+0x4e>
 800c1ce:	e7c9      	b.n	800c164 <__ssvfiscanf_r+0x1b4>
 800c1d0:	220a      	movs	r2, #10
 800c1d2:	e7d7      	b.n	800c184 <__ssvfiscanf_r+0x1d4>
 800c1d4:	4629      	mov	r1, r5
 800c1d6:	4640      	mov	r0, r8
 800c1d8:	f000 fa58 	bl	800c68c <__sccl>
 800c1dc:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c1de:	4605      	mov	r5, r0
 800c1e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c1e4:	9341      	str	r3, [sp, #260]	@ 0x104
 800c1e6:	2301      	movs	r3, #1
 800c1e8:	e7d7      	b.n	800c19a <__ssvfiscanf_r+0x1ea>
 800c1ea:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c1ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c1f0:	9341      	str	r3, [sp, #260]	@ 0x104
 800c1f2:	2300      	movs	r3, #0
 800c1f4:	e7d1      	b.n	800c19a <__ssvfiscanf_r+0x1ea>
 800c1f6:	2302      	movs	r3, #2
 800c1f8:	e7cf      	b.n	800c19a <__ssvfiscanf_r+0x1ea>
 800c1fa:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800c1fc:	06c3      	lsls	r3, r0, #27
 800c1fe:	f53f aefe 	bmi.w	800bffe <__ssvfiscanf_r+0x4e>
 800c202:	9b00      	ldr	r3, [sp, #0]
 800c204:	07c0      	lsls	r0, r0, #31
 800c206:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c208:	f103 0104 	add.w	r1, r3, #4
 800c20c:	9100      	str	r1, [sp, #0]
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	bf4c      	ite	mi
 800c212:	801a      	strhmi	r2, [r3, #0]
 800c214:	601a      	strpl	r2, [r3, #0]
 800c216:	e6f2      	b.n	800bffe <__ssvfiscanf_r+0x4e>
 800c218:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c21a:	4621      	mov	r1, r4
 800c21c:	4630      	mov	r0, r6
 800c21e:	4798      	blx	r3
 800c220:	2800      	cmp	r0, #0
 800c222:	d0be      	beq.n	800c1a2 <__ssvfiscanf_r+0x1f2>
 800c224:	e79e      	b.n	800c164 <__ssvfiscanf_r+0x1b4>
 800c226:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c228:	3201      	adds	r2, #1
 800c22a:	9245      	str	r2, [sp, #276]	@ 0x114
 800c22c:	6862      	ldr	r2, [r4, #4]
 800c22e:	3a01      	subs	r2, #1
 800c230:	2a00      	cmp	r2, #0
 800c232:	6062      	str	r2, [r4, #4]
 800c234:	dd02      	ble.n	800c23c <__ssvfiscanf_r+0x28c>
 800c236:	3301      	adds	r3, #1
 800c238:	6023      	str	r3, [r4, #0]
 800c23a:	e7b5      	b.n	800c1a8 <__ssvfiscanf_r+0x1f8>
 800c23c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c23e:	4621      	mov	r1, r4
 800c240:	4630      	mov	r0, r6
 800c242:	4798      	blx	r3
 800c244:	2800      	cmp	r0, #0
 800c246:	d0af      	beq.n	800c1a8 <__ssvfiscanf_r+0x1f8>
 800c248:	e78c      	b.n	800c164 <__ssvfiscanf_r+0x1b4>
 800c24a:	2b04      	cmp	r3, #4
 800c24c:	dc0e      	bgt.n	800c26c <__ssvfiscanf_r+0x2bc>
 800c24e:	466b      	mov	r3, sp
 800c250:	4622      	mov	r2, r4
 800c252:	a941      	add	r1, sp, #260	@ 0x104
 800c254:	4630      	mov	r0, r6
 800c256:	f000 f87b 	bl	800c350 <_scanf_i>
 800c25a:	e7b3      	b.n	800c1c4 <__ssvfiscanf_r+0x214>
 800c25c:	0800da79 	.word	0x0800da79
 800c260:	0800befd 	.word	0x0800befd
 800c264:	0800bf77 	.word	0x0800bf77
 800c268:	0800d861 	.word	0x0800d861
 800c26c:	4b0a      	ldr	r3, [pc, #40]	@ (800c298 <__ssvfiscanf_r+0x2e8>)
 800c26e:	2b00      	cmp	r3, #0
 800c270:	f43f aec5 	beq.w	800bffe <__ssvfiscanf_r+0x4e>
 800c274:	466b      	mov	r3, sp
 800c276:	4622      	mov	r2, r4
 800c278:	a941      	add	r1, sp, #260	@ 0x104
 800c27a:	4630      	mov	r0, r6
 800c27c:	f7fc fdf2 	bl	8008e64 <_scanf_float>
 800c280:	e7a0      	b.n	800c1c4 <__ssvfiscanf_r+0x214>
 800c282:	89a3      	ldrh	r3, [r4, #12]
 800c284:	065b      	lsls	r3, r3, #25
 800c286:	f53f af71 	bmi.w	800c16c <__ssvfiscanf_r+0x1bc>
 800c28a:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800c28e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c292:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800c294:	e7f9      	b.n	800c28a <__ssvfiscanf_r+0x2da>
 800c296:	bf00      	nop
 800c298:	08008e65 	.word	0x08008e65

0800c29c <_scanf_chars>:
 800c29c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c2a0:	4615      	mov	r5, r2
 800c2a2:	688a      	ldr	r2, [r1, #8]
 800c2a4:	4680      	mov	r8, r0
 800c2a6:	460c      	mov	r4, r1
 800c2a8:	b932      	cbnz	r2, 800c2b8 <_scanf_chars+0x1c>
 800c2aa:	698a      	ldr	r2, [r1, #24]
 800c2ac:	2a00      	cmp	r2, #0
 800c2ae:	bf14      	ite	ne
 800c2b0:	f04f 32ff 	movne.w	r2, #4294967295
 800c2b4:	2201      	moveq	r2, #1
 800c2b6:	608a      	str	r2, [r1, #8]
 800c2b8:	6822      	ldr	r2, [r4, #0]
 800c2ba:	2700      	movs	r7, #0
 800c2bc:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 800c34c <_scanf_chars+0xb0>
 800c2c0:	06d1      	lsls	r1, r2, #27
 800c2c2:	bf5f      	itttt	pl
 800c2c4:	681a      	ldrpl	r2, [r3, #0]
 800c2c6:	1d11      	addpl	r1, r2, #4
 800c2c8:	6019      	strpl	r1, [r3, #0]
 800c2ca:	6816      	ldrpl	r6, [r2, #0]
 800c2cc:	69a0      	ldr	r0, [r4, #24]
 800c2ce:	b188      	cbz	r0, 800c2f4 <_scanf_chars+0x58>
 800c2d0:	2801      	cmp	r0, #1
 800c2d2:	d107      	bne.n	800c2e4 <_scanf_chars+0x48>
 800c2d4:	682b      	ldr	r3, [r5, #0]
 800c2d6:	781a      	ldrb	r2, [r3, #0]
 800c2d8:	6963      	ldr	r3, [r4, #20]
 800c2da:	5c9b      	ldrb	r3, [r3, r2]
 800c2dc:	b953      	cbnz	r3, 800c2f4 <_scanf_chars+0x58>
 800c2de:	2f00      	cmp	r7, #0
 800c2e0:	d031      	beq.n	800c346 <_scanf_chars+0xaa>
 800c2e2:	e022      	b.n	800c32a <_scanf_chars+0x8e>
 800c2e4:	2802      	cmp	r0, #2
 800c2e6:	d120      	bne.n	800c32a <_scanf_chars+0x8e>
 800c2e8:	682b      	ldr	r3, [r5, #0]
 800c2ea:	781b      	ldrb	r3, [r3, #0]
 800c2ec:	f819 3003 	ldrb.w	r3, [r9, r3]
 800c2f0:	071b      	lsls	r3, r3, #28
 800c2f2:	d41a      	bmi.n	800c32a <_scanf_chars+0x8e>
 800c2f4:	6823      	ldr	r3, [r4, #0]
 800c2f6:	3701      	adds	r7, #1
 800c2f8:	06da      	lsls	r2, r3, #27
 800c2fa:	bf5e      	ittt	pl
 800c2fc:	682b      	ldrpl	r3, [r5, #0]
 800c2fe:	781b      	ldrbpl	r3, [r3, #0]
 800c300:	f806 3b01 	strbpl.w	r3, [r6], #1
 800c304:	682a      	ldr	r2, [r5, #0]
 800c306:	686b      	ldr	r3, [r5, #4]
 800c308:	3201      	adds	r2, #1
 800c30a:	3b01      	subs	r3, #1
 800c30c:	602a      	str	r2, [r5, #0]
 800c30e:	68a2      	ldr	r2, [r4, #8]
 800c310:	606b      	str	r3, [r5, #4]
 800c312:	3a01      	subs	r2, #1
 800c314:	60a2      	str	r2, [r4, #8]
 800c316:	b142      	cbz	r2, 800c32a <_scanf_chars+0x8e>
 800c318:	2b00      	cmp	r3, #0
 800c31a:	dcd7      	bgt.n	800c2cc <_scanf_chars+0x30>
 800c31c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c320:	4629      	mov	r1, r5
 800c322:	4640      	mov	r0, r8
 800c324:	4798      	blx	r3
 800c326:	2800      	cmp	r0, #0
 800c328:	d0d0      	beq.n	800c2cc <_scanf_chars+0x30>
 800c32a:	6823      	ldr	r3, [r4, #0]
 800c32c:	f013 0310 	ands.w	r3, r3, #16
 800c330:	d105      	bne.n	800c33e <_scanf_chars+0xa2>
 800c332:	68e2      	ldr	r2, [r4, #12]
 800c334:	3201      	adds	r2, #1
 800c336:	60e2      	str	r2, [r4, #12]
 800c338:	69a2      	ldr	r2, [r4, #24]
 800c33a:	b102      	cbz	r2, 800c33e <_scanf_chars+0xa2>
 800c33c:	7033      	strb	r3, [r6, #0]
 800c33e:	6923      	ldr	r3, [r4, #16]
 800c340:	2000      	movs	r0, #0
 800c342:	443b      	add	r3, r7
 800c344:	6123      	str	r3, [r4, #16]
 800c346:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c34a:	bf00      	nop
 800c34c:	0800da79 	.word	0x0800da79

0800c350 <_scanf_i>:
 800c350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c354:	4698      	mov	r8, r3
 800c356:	b087      	sub	sp, #28
 800c358:	4b72      	ldr	r3, [pc, #456]	@ (800c524 <_scanf_i+0x1d4>)
 800c35a:	460c      	mov	r4, r1
 800c35c:	4682      	mov	sl, r0
 800c35e:	4616      	mov	r6, r2
 800c360:	4627      	mov	r7, r4
 800c362:	f04f 0b00 	mov.w	fp, #0
 800c366:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c36a:	ab03      	add	r3, sp, #12
 800c36c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c370:	4b6d      	ldr	r3, [pc, #436]	@ (800c528 <_scanf_i+0x1d8>)
 800c372:	69a1      	ldr	r1, [r4, #24]
 800c374:	4a6d      	ldr	r2, [pc, #436]	@ (800c52c <_scanf_i+0x1dc>)
 800c376:	2903      	cmp	r1, #3
 800c378:	bf08      	it	eq
 800c37a:	461a      	moveq	r2, r3
 800c37c:	68a3      	ldr	r3, [r4, #8]
 800c37e:	9201      	str	r2, [sp, #4]
 800c380:	1e5a      	subs	r2, r3, #1
 800c382:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800c386:	bf89      	itett	hi
 800c388:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800c38c:	f04f 0900 	movls.w	r9, #0
 800c390:	eb03 0905 	addhi.w	r9, r3, r5
 800c394:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800c398:	bf88      	it	hi
 800c39a:	60a3      	strhi	r3, [r4, #8]
 800c39c:	f857 3b1c 	ldr.w	r3, [r7], #28
 800c3a0:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800c3a4:	463d      	mov	r5, r7
 800c3a6:	6023      	str	r3, [r4, #0]
 800c3a8:	6831      	ldr	r1, [r6, #0]
 800c3aa:	ab03      	add	r3, sp, #12
 800c3ac:	2202      	movs	r2, #2
 800c3ae:	7809      	ldrb	r1, [r1, #0]
 800c3b0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800c3b4:	f7fd f997 	bl	80096e6 <memchr>
 800c3b8:	b328      	cbz	r0, 800c406 <_scanf_i+0xb6>
 800c3ba:	f1bb 0f01 	cmp.w	fp, #1
 800c3be:	d159      	bne.n	800c474 <_scanf_i+0x124>
 800c3c0:	6862      	ldr	r2, [r4, #4]
 800c3c2:	b92a      	cbnz	r2, 800c3d0 <_scanf_i+0x80>
 800c3c4:	6822      	ldr	r2, [r4, #0]
 800c3c6:	2108      	movs	r1, #8
 800c3c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c3cc:	6061      	str	r1, [r4, #4]
 800c3ce:	6022      	str	r2, [r4, #0]
 800c3d0:	6822      	ldr	r2, [r4, #0]
 800c3d2:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800c3d6:	6022      	str	r2, [r4, #0]
 800c3d8:	68a2      	ldr	r2, [r4, #8]
 800c3da:	1e51      	subs	r1, r2, #1
 800c3dc:	60a1      	str	r1, [r4, #8]
 800c3de:	b192      	cbz	r2, 800c406 <_scanf_i+0xb6>
 800c3e0:	6832      	ldr	r2, [r6, #0]
 800c3e2:	1c51      	adds	r1, r2, #1
 800c3e4:	6031      	str	r1, [r6, #0]
 800c3e6:	7812      	ldrb	r2, [r2, #0]
 800c3e8:	f805 2b01 	strb.w	r2, [r5], #1
 800c3ec:	6872      	ldr	r2, [r6, #4]
 800c3ee:	3a01      	subs	r2, #1
 800c3f0:	2a00      	cmp	r2, #0
 800c3f2:	6072      	str	r2, [r6, #4]
 800c3f4:	dc07      	bgt.n	800c406 <_scanf_i+0xb6>
 800c3f6:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800c3fa:	4631      	mov	r1, r6
 800c3fc:	4650      	mov	r0, sl
 800c3fe:	4790      	blx	r2
 800c400:	2800      	cmp	r0, #0
 800c402:	f040 8085 	bne.w	800c510 <_scanf_i+0x1c0>
 800c406:	f10b 0b01 	add.w	fp, fp, #1
 800c40a:	f1bb 0f03 	cmp.w	fp, #3
 800c40e:	d1cb      	bne.n	800c3a8 <_scanf_i+0x58>
 800c410:	6863      	ldr	r3, [r4, #4]
 800c412:	b90b      	cbnz	r3, 800c418 <_scanf_i+0xc8>
 800c414:	230a      	movs	r3, #10
 800c416:	6063      	str	r3, [r4, #4]
 800c418:	6863      	ldr	r3, [r4, #4]
 800c41a:	f04f 0b00 	mov.w	fp, #0
 800c41e:	4944      	ldr	r1, [pc, #272]	@ (800c530 <_scanf_i+0x1e0>)
 800c420:	6960      	ldr	r0, [r4, #20]
 800c422:	1ac9      	subs	r1, r1, r3
 800c424:	f000 f932 	bl	800c68c <__sccl>
 800c428:	68a3      	ldr	r3, [r4, #8]
 800c42a:	6822      	ldr	r2, [r4, #0]
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d03d      	beq.n	800c4ac <_scanf_i+0x15c>
 800c430:	6831      	ldr	r1, [r6, #0]
 800c432:	6960      	ldr	r0, [r4, #20]
 800c434:	f891 c000 	ldrb.w	ip, [r1]
 800c438:	f810 000c 	ldrb.w	r0, [r0, ip]
 800c43c:	2800      	cmp	r0, #0
 800c43e:	d035      	beq.n	800c4ac <_scanf_i+0x15c>
 800c440:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800c444:	d124      	bne.n	800c490 <_scanf_i+0x140>
 800c446:	0510      	lsls	r0, r2, #20
 800c448:	d522      	bpl.n	800c490 <_scanf_i+0x140>
 800c44a:	f10b 0b01 	add.w	fp, fp, #1
 800c44e:	f1b9 0f00 	cmp.w	r9, #0
 800c452:	d003      	beq.n	800c45c <_scanf_i+0x10c>
 800c454:	3301      	adds	r3, #1
 800c456:	f109 39ff 	add.w	r9, r9, #4294967295
 800c45a:	60a3      	str	r3, [r4, #8]
 800c45c:	6873      	ldr	r3, [r6, #4]
 800c45e:	3b01      	subs	r3, #1
 800c460:	2b00      	cmp	r3, #0
 800c462:	6073      	str	r3, [r6, #4]
 800c464:	dd1b      	ble.n	800c49e <_scanf_i+0x14e>
 800c466:	6833      	ldr	r3, [r6, #0]
 800c468:	3301      	adds	r3, #1
 800c46a:	6033      	str	r3, [r6, #0]
 800c46c:	68a3      	ldr	r3, [r4, #8]
 800c46e:	3b01      	subs	r3, #1
 800c470:	60a3      	str	r3, [r4, #8]
 800c472:	e7d9      	b.n	800c428 <_scanf_i+0xd8>
 800c474:	f1bb 0f02 	cmp.w	fp, #2
 800c478:	d1ae      	bne.n	800c3d8 <_scanf_i+0x88>
 800c47a:	6822      	ldr	r2, [r4, #0]
 800c47c:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800c480:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800c484:	d1c4      	bne.n	800c410 <_scanf_i+0xc0>
 800c486:	2110      	movs	r1, #16
 800c488:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c48c:	6061      	str	r1, [r4, #4]
 800c48e:	e7a2      	b.n	800c3d6 <_scanf_i+0x86>
 800c490:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800c494:	6022      	str	r2, [r4, #0]
 800c496:	780b      	ldrb	r3, [r1, #0]
 800c498:	f805 3b01 	strb.w	r3, [r5], #1
 800c49c:	e7de      	b.n	800c45c <_scanf_i+0x10c>
 800c49e:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c4a2:	4631      	mov	r1, r6
 800c4a4:	4650      	mov	r0, sl
 800c4a6:	4798      	blx	r3
 800c4a8:	2800      	cmp	r0, #0
 800c4aa:	d0df      	beq.n	800c46c <_scanf_i+0x11c>
 800c4ac:	6823      	ldr	r3, [r4, #0]
 800c4ae:	05d9      	lsls	r1, r3, #23
 800c4b0:	d50d      	bpl.n	800c4ce <_scanf_i+0x17e>
 800c4b2:	42bd      	cmp	r5, r7
 800c4b4:	d909      	bls.n	800c4ca <_scanf_i+0x17a>
 800c4b6:	f105 39ff 	add.w	r9, r5, #4294967295
 800c4ba:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800c4be:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c4c2:	4632      	mov	r2, r6
 800c4c4:	464d      	mov	r5, r9
 800c4c6:	4650      	mov	r0, sl
 800c4c8:	4798      	blx	r3
 800c4ca:	42bd      	cmp	r5, r7
 800c4cc:	d028      	beq.n	800c520 <_scanf_i+0x1d0>
 800c4ce:	6822      	ldr	r2, [r4, #0]
 800c4d0:	f012 0210 	ands.w	r2, r2, #16
 800c4d4:	d113      	bne.n	800c4fe <_scanf_i+0x1ae>
 800c4d6:	702a      	strb	r2, [r5, #0]
 800c4d8:	4639      	mov	r1, r7
 800c4da:	6863      	ldr	r3, [r4, #4]
 800c4dc:	4650      	mov	r0, sl
 800c4de:	9e01      	ldr	r6, [sp, #4]
 800c4e0:	47b0      	blx	r6
 800c4e2:	f8d8 3000 	ldr.w	r3, [r8]
 800c4e6:	6821      	ldr	r1, [r4, #0]
 800c4e8:	1d1a      	adds	r2, r3, #4
 800c4ea:	f011 0f20 	tst.w	r1, #32
 800c4ee:	f8c8 2000 	str.w	r2, [r8]
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	d00f      	beq.n	800c516 <_scanf_i+0x1c6>
 800c4f6:	6018      	str	r0, [r3, #0]
 800c4f8:	68e3      	ldr	r3, [r4, #12]
 800c4fa:	3301      	adds	r3, #1
 800c4fc:	60e3      	str	r3, [r4, #12]
 800c4fe:	1bed      	subs	r5, r5, r7
 800c500:	6923      	ldr	r3, [r4, #16]
 800c502:	2000      	movs	r0, #0
 800c504:	445d      	add	r5, fp
 800c506:	442b      	add	r3, r5
 800c508:	6123      	str	r3, [r4, #16]
 800c50a:	b007      	add	sp, #28
 800c50c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c510:	f04f 0b00 	mov.w	fp, #0
 800c514:	e7ca      	b.n	800c4ac <_scanf_i+0x15c>
 800c516:	07ca      	lsls	r2, r1, #31
 800c518:	bf4c      	ite	mi
 800c51a:	8018      	strhmi	r0, [r3, #0]
 800c51c:	6018      	strpl	r0, [r3, #0]
 800c51e:	e7eb      	b.n	800c4f8 <_scanf_i+0x1a8>
 800c520:	2001      	movs	r0, #1
 800c522:	e7f2      	b.n	800c50a <_scanf_i+0x1ba>
 800c524:	0800d6b0 	.word	0x0800d6b0
 800c528:	0800bc49 	.word	0x0800bc49
 800c52c:	0800d03d 	.word	0x0800d03d
 800c530:	0800d87c 	.word	0x0800d87c

0800c534 <__sflush_r>:
 800c534:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c538:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c53c:	0716      	lsls	r6, r2, #28
 800c53e:	4605      	mov	r5, r0
 800c540:	460c      	mov	r4, r1
 800c542:	d454      	bmi.n	800c5ee <__sflush_r+0xba>
 800c544:	684b      	ldr	r3, [r1, #4]
 800c546:	2b00      	cmp	r3, #0
 800c548:	dc02      	bgt.n	800c550 <__sflush_r+0x1c>
 800c54a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	dd48      	ble.n	800c5e2 <__sflush_r+0xae>
 800c550:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c552:	2e00      	cmp	r6, #0
 800c554:	d045      	beq.n	800c5e2 <__sflush_r+0xae>
 800c556:	2300      	movs	r3, #0
 800c558:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c55c:	682f      	ldr	r7, [r5, #0]
 800c55e:	6a21      	ldr	r1, [r4, #32]
 800c560:	602b      	str	r3, [r5, #0]
 800c562:	d030      	beq.n	800c5c6 <__sflush_r+0x92>
 800c564:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c566:	89a3      	ldrh	r3, [r4, #12]
 800c568:	0759      	lsls	r1, r3, #29
 800c56a:	d505      	bpl.n	800c578 <__sflush_r+0x44>
 800c56c:	6863      	ldr	r3, [r4, #4]
 800c56e:	1ad2      	subs	r2, r2, r3
 800c570:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c572:	b10b      	cbz	r3, 800c578 <__sflush_r+0x44>
 800c574:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c576:	1ad2      	subs	r2, r2, r3
 800c578:	2300      	movs	r3, #0
 800c57a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c57c:	6a21      	ldr	r1, [r4, #32]
 800c57e:	4628      	mov	r0, r5
 800c580:	47b0      	blx	r6
 800c582:	1c43      	adds	r3, r0, #1
 800c584:	89a3      	ldrh	r3, [r4, #12]
 800c586:	d106      	bne.n	800c596 <__sflush_r+0x62>
 800c588:	6829      	ldr	r1, [r5, #0]
 800c58a:	291d      	cmp	r1, #29
 800c58c:	d82b      	bhi.n	800c5e6 <__sflush_r+0xb2>
 800c58e:	4a2a      	ldr	r2, [pc, #168]	@ (800c638 <__sflush_r+0x104>)
 800c590:	40ca      	lsrs	r2, r1
 800c592:	07d6      	lsls	r6, r2, #31
 800c594:	d527      	bpl.n	800c5e6 <__sflush_r+0xb2>
 800c596:	2200      	movs	r2, #0
 800c598:	04d9      	lsls	r1, r3, #19
 800c59a:	6062      	str	r2, [r4, #4]
 800c59c:	6922      	ldr	r2, [r4, #16]
 800c59e:	6022      	str	r2, [r4, #0]
 800c5a0:	d504      	bpl.n	800c5ac <__sflush_r+0x78>
 800c5a2:	1c42      	adds	r2, r0, #1
 800c5a4:	d101      	bne.n	800c5aa <__sflush_r+0x76>
 800c5a6:	682b      	ldr	r3, [r5, #0]
 800c5a8:	b903      	cbnz	r3, 800c5ac <__sflush_r+0x78>
 800c5aa:	6560      	str	r0, [r4, #84]	@ 0x54
 800c5ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c5ae:	602f      	str	r7, [r5, #0]
 800c5b0:	b1b9      	cbz	r1, 800c5e2 <__sflush_r+0xae>
 800c5b2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c5b6:	4299      	cmp	r1, r3
 800c5b8:	d002      	beq.n	800c5c0 <__sflush_r+0x8c>
 800c5ba:	4628      	mov	r0, r5
 800c5bc:	f7fd ff0a 	bl	800a3d4 <_free_r>
 800c5c0:	2300      	movs	r3, #0
 800c5c2:	6363      	str	r3, [r4, #52]	@ 0x34
 800c5c4:	e00d      	b.n	800c5e2 <__sflush_r+0xae>
 800c5c6:	2301      	movs	r3, #1
 800c5c8:	4628      	mov	r0, r5
 800c5ca:	47b0      	blx	r6
 800c5cc:	4602      	mov	r2, r0
 800c5ce:	1c50      	adds	r0, r2, #1
 800c5d0:	d1c9      	bne.n	800c566 <__sflush_r+0x32>
 800c5d2:	682b      	ldr	r3, [r5, #0]
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d0c6      	beq.n	800c566 <__sflush_r+0x32>
 800c5d8:	2b1d      	cmp	r3, #29
 800c5da:	d001      	beq.n	800c5e0 <__sflush_r+0xac>
 800c5dc:	2b16      	cmp	r3, #22
 800c5de:	d11d      	bne.n	800c61c <__sflush_r+0xe8>
 800c5e0:	602f      	str	r7, [r5, #0]
 800c5e2:	2000      	movs	r0, #0
 800c5e4:	e021      	b.n	800c62a <__sflush_r+0xf6>
 800c5e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c5ea:	b21b      	sxth	r3, r3
 800c5ec:	e01a      	b.n	800c624 <__sflush_r+0xf0>
 800c5ee:	690f      	ldr	r7, [r1, #16]
 800c5f0:	2f00      	cmp	r7, #0
 800c5f2:	d0f6      	beq.n	800c5e2 <__sflush_r+0xae>
 800c5f4:	0793      	lsls	r3, r2, #30
 800c5f6:	680e      	ldr	r6, [r1, #0]
 800c5f8:	600f      	str	r7, [r1, #0]
 800c5fa:	bf0c      	ite	eq
 800c5fc:	694b      	ldreq	r3, [r1, #20]
 800c5fe:	2300      	movne	r3, #0
 800c600:	eba6 0807 	sub.w	r8, r6, r7
 800c604:	608b      	str	r3, [r1, #8]
 800c606:	f1b8 0f00 	cmp.w	r8, #0
 800c60a:	ddea      	ble.n	800c5e2 <__sflush_r+0xae>
 800c60c:	4643      	mov	r3, r8
 800c60e:	463a      	mov	r2, r7
 800c610:	6a21      	ldr	r1, [r4, #32]
 800c612:	4628      	mov	r0, r5
 800c614:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c616:	47b0      	blx	r6
 800c618:	2800      	cmp	r0, #0
 800c61a:	dc08      	bgt.n	800c62e <__sflush_r+0xfa>
 800c61c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c620:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c624:	f04f 30ff 	mov.w	r0, #4294967295
 800c628:	81a3      	strh	r3, [r4, #12]
 800c62a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c62e:	4407      	add	r7, r0
 800c630:	eba8 0800 	sub.w	r8, r8, r0
 800c634:	e7e7      	b.n	800c606 <__sflush_r+0xd2>
 800c636:	bf00      	nop
 800c638:	20400001 	.word	0x20400001

0800c63c <_fflush_r>:
 800c63c:	b538      	push	{r3, r4, r5, lr}
 800c63e:	690b      	ldr	r3, [r1, #16]
 800c640:	4605      	mov	r5, r0
 800c642:	460c      	mov	r4, r1
 800c644:	b913      	cbnz	r3, 800c64c <_fflush_r+0x10>
 800c646:	2500      	movs	r5, #0
 800c648:	4628      	mov	r0, r5
 800c64a:	bd38      	pop	{r3, r4, r5, pc}
 800c64c:	b118      	cbz	r0, 800c656 <_fflush_r+0x1a>
 800c64e:	6a03      	ldr	r3, [r0, #32]
 800c650:	b90b      	cbnz	r3, 800c656 <_fflush_r+0x1a>
 800c652:	f7fc fea1 	bl	8009398 <__sinit>
 800c656:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d0f3      	beq.n	800c646 <_fflush_r+0xa>
 800c65e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c660:	07d0      	lsls	r0, r2, #31
 800c662:	d404      	bmi.n	800c66e <_fflush_r+0x32>
 800c664:	0599      	lsls	r1, r3, #22
 800c666:	d402      	bmi.n	800c66e <_fflush_r+0x32>
 800c668:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c66a:	f7fd f83a 	bl	80096e2 <__retarget_lock_acquire_recursive>
 800c66e:	4628      	mov	r0, r5
 800c670:	4621      	mov	r1, r4
 800c672:	f7ff ff5f 	bl	800c534 <__sflush_r>
 800c676:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c678:	4605      	mov	r5, r0
 800c67a:	07da      	lsls	r2, r3, #31
 800c67c:	d4e4      	bmi.n	800c648 <_fflush_r+0xc>
 800c67e:	89a3      	ldrh	r3, [r4, #12]
 800c680:	059b      	lsls	r3, r3, #22
 800c682:	d4e1      	bmi.n	800c648 <_fflush_r+0xc>
 800c684:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c686:	f7fd f82d 	bl	80096e4 <__retarget_lock_release_recursive>
 800c68a:	e7dd      	b.n	800c648 <_fflush_r+0xc>

0800c68c <__sccl>:
 800c68c:	b570      	push	{r4, r5, r6, lr}
 800c68e:	780b      	ldrb	r3, [r1, #0]
 800c690:	4604      	mov	r4, r0
 800c692:	3801      	subs	r0, #1
 800c694:	2b5e      	cmp	r3, #94	@ 0x5e
 800c696:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800c69a:	bf13      	iteet	ne
 800c69c:	1c4a      	addne	r2, r1, #1
 800c69e:	1c8a      	addeq	r2, r1, #2
 800c6a0:	784b      	ldrbeq	r3, [r1, #1]
 800c6a2:	2100      	movne	r1, #0
 800c6a4:	bf08      	it	eq
 800c6a6:	2101      	moveq	r1, #1
 800c6a8:	f800 1f01 	strb.w	r1, [r0, #1]!
 800c6ac:	42a8      	cmp	r0, r5
 800c6ae:	d1fb      	bne.n	800c6a8 <__sccl+0x1c>
 800c6b0:	b90b      	cbnz	r3, 800c6b6 <__sccl+0x2a>
 800c6b2:	1e50      	subs	r0, r2, #1
 800c6b4:	bd70      	pop	{r4, r5, r6, pc}
 800c6b6:	f081 0101 	eor.w	r1, r1, #1
 800c6ba:	4610      	mov	r0, r2
 800c6bc:	54e1      	strb	r1, [r4, r3]
 800c6be:	4602      	mov	r2, r0
 800c6c0:	f812 5b01 	ldrb.w	r5, [r2], #1
 800c6c4:	2d2d      	cmp	r5, #45	@ 0x2d
 800c6c6:	d005      	beq.n	800c6d4 <__sccl+0x48>
 800c6c8:	2d5d      	cmp	r5, #93	@ 0x5d
 800c6ca:	d016      	beq.n	800c6fa <__sccl+0x6e>
 800c6cc:	2d00      	cmp	r5, #0
 800c6ce:	d0f1      	beq.n	800c6b4 <__sccl+0x28>
 800c6d0:	462b      	mov	r3, r5
 800c6d2:	e7f2      	b.n	800c6ba <__sccl+0x2e>
 800c6d4:	7846      	ldrb	r6, [r0, #1]
 800c6d6:	2e5d      	cmp	r6, #93	@ 0x5d
 800c6d8:	d0fa      	beq.n	800c6d0 <__sccl+0x44>
 800c6da:	42b3      	cmp	r3, r6
 800c6dc:	dcf8      	bgt.n	800c6d0 <__sccl+0x44>
 800c6de:	3002      	adds	r0, #2
 800c6e0:	461a      	mov	r2, r3
 800c6e2:	3201      	adds	r2, #1
 800c6e4:	4296      	cmp	r6, r2
 800c6e6:	54a1      	strb	r1, [r4, r2]
 800c6e8:	dcfb      	bgt.n	800c6e2 <__sccl+0x56>
 800c6ea:	1af2      	subs	r2, r6, r3
 800c6ec:	1c5d      	adds	r5, r3, #1
 800c6ee:	3a01      	subs	r2, #1
 800c6f0:	42b3      	cmp	r3, r6
 800c6f2:	bfa8      	it	ge
 800c6f4:	2200      	movge	r2, #0
 800c6f6:	18ab      	adds	r3, r5, r2
 800c6f8:	e7e1      	b.n	800c6be <__sccl+0x32>
 800c6fa:	4610      	mov	r0, r2
 800c6fc:	e7da      	b.n	800c6b4 <__sccl+0x28>

0800c6fe <__submore>:
 800c6fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c702:	460c      	mov	r4, r1
 800c704:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800c706:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c70a:	4299      	cmp	r1, r3
 800c70c:	d11a      	bne.n	800c744 <__submore+0x46>
 800c70e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800c712:	f7fd fed3 	bl	800a4bc <_malloc_r>
 800c716:	b918      	cbnz	r0, 800c720 <__submore+0x22>
 800c718:	f04f 30ff 	mov.w	r0, #4294967295
 800c71c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c720:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c724:	6360      	str	r0, [r4, #52]	@ 0x34
 800c726:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800c72a:	63a3      	str	r3, [r4, #56]	@ 0x38
 800c72c:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800c730:	7083      	strb	r3, [r0, #2]
 800c732:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800c736:	7043      	strb	r3, [r0, #1]
 800c738:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800c73c:	7003      	strb	r3, [r0, #0]
 800c73e:	6020      	str	r0, [r4, #0]
 800c740:	2000      	movs	r0, #0
 800c742:	e7eb      	b.n	800c71c <__submore+0x1e>
 800c744:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800c746:	0077      	lsls	r7, r6, #1
 800c748:	463a      	mov	r2, r7
 800c74a:	f000 fbda 	bl	800cf02 <_realloc_r>
 800c74e:	4605      	mov	r5, r0
 800c750:	2800      	cmp	r0, #0
 800c752:	d0e1      	beq.n	800c718 <__submore+0x1a>
 800c754:	eb00 0806 	add.w	r8, r0, r6
 800c758:	4601      	mov	r1, r0
 800c75a:	4632      	mov	r2, r6
 800c75c:	4640      	mov	r0, r8
 800c75e:	f000 f841 	bl	800c7e4 <memcpy>
 800c762:	f8c4 8000 	str.w	r8, [r4]
 800c766:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800c76a:	e7e9      	b.n	800c740 <__submore+0x42>

0800c76c <memmove>:
 800c76c:	4288      	cmp	r0, r1
 800c76e:	b510      	push	{r4, lr}
 800c770:	eb01 0402 	add.w	r4, r1, r2
 800c774:	d902      	bls.n	800c77c <memmove+0x10>
 800c776:	4284      	cmp	r4, r0
 800c778:	4623      	mov	r3, r4
 800c77a:	d807      	bhi.n	800c78c <memmove+0x20>
 800c77c:	1e43      	subs	r3, r0, #1
 800c77e:	42a1      	cmp	r1, r4
 800c780:	d008      	beq.n	800c794 <memmove+0x28>
 800c782:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c786:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c78a:	e7f8      	b.n	800c77e <memmove+0x12>
 800c78c:	4402      	add	r2, r0
 800c78e:	4601      	mov	r1, r0
 800c790:	428a      	cmp	r2, r1
 800c792:	d100      	bne.n	800c796 <memmove+0x2a>
 800c794:	bd10      	pop	{r4, pc}
 800c796:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c79a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c79e:	e7f7      	b.n	800c790 <memmove+0x24>

0800c7a0 <strncmp>:
 800c7a0:	b510      	push	{r4, lr}
 800c7a2:	b16a      	cbz	r2, 800c7c0 <strncmp+0x20>
 800c7a4:	3901      	subs	r1, #1
 800c7a6:	1884      	adds	r4, r0, r2
 800c7a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c7ac:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c7b0:	429a      	cmp	r2, r3
 800c7b2:	d103      	bne.n	800c7bc <strncmp+0x1c>
 800c7b4:	42a0      	cmp	r0, r4
 800c7b6:	d001      	beq.n	800c7bc <strncmp+0x1c>
 800c7b8:	2a00      	cmp	r2, #0
 800c7ba:	d1f5      	bne.n	800c7a8 <strncmp+0x8>
 800c7bc:	1ad0      	subs	r0, r2, r3
 800c7be:	bd10      	pop	{r4, pc}
 800c7c0:	4610      	mov	r0, r2
 800c7c2:	e7fc      	b.n	800c7be <strncmp+0x1e>

0800c7c4 <_sbrk_r>:
 800c7c4:	b538      	push	{r3, r4, r5, lr}
 800c7c6:	2300      	movs	r3, #0
 800c7c8:	4d05      	ldr	r5, [pc, #20]	@ (800c7e0 <_sbrk_r+0x1c>)
 800c7ca:	4604      	mov	r4, r0
 800c7cc:	4608      	mov	r0, r1
 800c7ce:	602b      	str	r3, [r5, #0]
 800c7d0:	f7f5 fb4a 	bl	8001e68 <_sbrk>
 800c7d4:	1c43      	adds	r3, r0, #1
 800c7d6:	d102      	bne.n	800c7de <_sbrk_r+0x1a>
 800c7d8:	682b      	ldr	r3, [r5, #0]
 800c7da:	b103      	cbz	r3, 800c7de <_sbrk_r+0x1a>
 800c7dc:	6023      	str	r3, [r4, #0]
 800c7de:	bd38      	pop	{r3, r4, r5, pc}
 800c7e0:	200004e8 	.word	0x200004e8

0800c7e4 <memcpy>:
 800c7e4:	440a      	add	r2, r1
 800c7e6:	1e43      	subs	r3, r0, #1
 800c7e8:	4291      	cmp	r1, r2
 800c7ea:	d100      	bne.n	800c7ee <memcpy+0xa>
 800c7ec:	4770      	bx	lr
 800c7ee:	b510      	push	{r4, lr}
 800c7f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c7f4:	4291      	cmp	r1, r2
 800c7f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c7fa:	d1f9      	bne.n	800c7f0 <memcpy+0xc>
 800c7fc:	bd10      	pop	{r4, pc}
	...

0800c800 <nan>:
 800c800:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c808 <nan+0x8>
 800c804:	4770      	bx	lr
 800c806:	bf00      	nop
 800c808:	00000000 	.word	0x00000000
 800c80c:	7ff80000 	.word	0x7ff80000

0800c810 <__assert_func>:
 800c810:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c812:	4614      	mov	r4, r2
 800c814:	461a      	mov	r2, r3
 800c816:	4b09      	ldr	r3, [pc, #36]	@ (800c83c <__assert_func+0x2c>)
 800c818:	4605      	mov	r5, r0
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	68d8      	ldr	r0, [r3, #12]
 800c81e:	b14c      	cbz	r4, 800c834 <__assert_func+0x24>
 800c820:	4b07      	ldr	r3, [pc, #28]	@ (800c840 <__assert_func+0x30>)
 800c822:	9100      	str	r1, [sp, #0]
 800c824:	4907      	ldr	r1, [pc, #28]	@ (800c844 <__assert_func+0x34>)
 800c826:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c82a:	462b      	mov	r3, r5
 800c82c:	f000 fc16 	bl	800d05c <fiprintf>
 800c830:	f000 fc26 	bl	800d080 <abort>
 800c834:	4b04      	ldr	r3, [pc, #16]	@ (800c848 <__assert_func+0x38>)
 800c836:	461c      	mov	r4, r3
 800c838:	e7f3      	b.n	800c822 <__assert_func+0x12>
 800c83a:	bf00      	nop
 800c83c:	20000018 	.word	0x20000018
 800c840:	0800d88f 	.word	0x0800d88f
 800c844:	0800d89c 	.word	0x0800d89c
 800c848:	0800d8ca 	.word	0x0800d8ca

0800c84c <_calloc_r>:
 800c84c:	b570      	push	{r4, r5, r6, lr}
 800c84e:	fba1 5402 	umull	r5, r4, r1, r2
 800c852:	b934      	cbnz	r4, 800c862 <_calloc_r+0x16>
 800c854:	4629      	mov	r1, r5
 800c856:	f7fd fe31 	bl	800a4bc <_malloc_r>
 800c85a:	4606      	mov	r6, r0
 800c85c:	b928      	cbnz	r0, 800c86a <_calloc_r+0x1e>
 800c85e:	4630      	mov	r0, r6
 800c860:	bd70      	pop	{r4, r5, r6, pc}
 800c862:	220c      	movs	r2, #12
 800c864:	2600      	movs	r6, #0
 800c866:	6002      	str	r2, [r0, #0]
 800c868:	e7f9      	b.n	800c85e <_calloc_r+0x12>
 800c86a:	462a      	mov	r2, r5
 800c86c:	4621      	mov	r1, r4
 800c86e:	f7fc fe92 	bl	8009596 <memset>
 800c872:	e7f4      	b.n	800c85e <_calloc_r+0x12>

0800c874 <rshift>:
 800c874:	6903      	ldr	r3, [r0, #16]
 800c876:	114a      	asrs	r2, r1, #5
 800c878:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c87c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c880:	f100 0414 	add.w	r4, r0, #20
 800c884:	dd45      	ble.n	800c912 <rshift+0x9e>
 800c886:	f011 011f 	ands.w	r1, r1, #31
 800c88a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c88e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c892:	d10c      	bne.n	800c8ae <rshift+0x3a>
 800c894:	f100 0710 	add.w	r7, r0, #16
 800c898:	4629      	mov	r1, r5
 800c89a:	42b1      	cmp	r1, r6
 800c89c:	d334      	bcc.n	800c908 <rshift+0x94>
 800c89e:	1a9b      	subs	r3, r3, r2
 800c8a0:	1eea      	subs	r2, r5, #3
 800c8a2:	009b      	lsls	r3, r3, #2
 800c8a4:	4296      	cmp	r6, r2
 800c8a6:	bf38      	it	cc
 800c8a8:	2300      	movcc	r3, #0
 800c8aa:	4423      	add	r3, r4
 800c8ac:	e015      	b.n	800c8da <rshift+0x66>
 800c8ae:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c8b2:	f1c1 0820 	rsb	r8, r1, #32
 800c8b6:	f105 0e04 	add.w	lr, r5, #4
 800c8ba:	46a1      	mov	r9, r4
 800c8bc:	40cf      	lsrs	r7, r1
 800c8be:	4576      	cmp	r6, lr
 800c8c0:	46f4      	mov	ip, lr
 800c8c2:	d815      	bhi.n	800c8f0 <rshift+0x7c>
 800c8c4:	1a9a      	subs	r2, r3, r2
 800c8c6:	3501      	adds	r5, #1
 800c8c8:	0092      	lsls	r2, r2, #2
 800c8ca:	3a04      	subs	r2, #4
 800c8cc:	42ae      	cmp	r6, r5
 800c8ce:	bf38      	it	cc
 800c8d0:	2200      	movcc	r2, #0
 800c8d2:	18a3      	adds	r3, r4, r2
 800c8d4:	50a7      	str	r7, [r4, r2]
 800c8d6:	b107      	cbz	r7, 800c8da <rshift+0x66>
 800c8d8:	3304      	adds	r3, #4
 800c8da:	1b1a      	subs	r2, r3, r4
 800c8dc:	42a3      	cmp	r3, r4
 800c8de:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c8e2:	bf08      	it	eq
 800c8e4:	2300      	moveq	r3, #0
 800c8e6:	6102      	str	r2, [r0, #16]
 800c8e8:	bf08      	it	eq
 800c8ea:	6143      	streq	r3, [r0, #20]
 800c8ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c8f0:	f8dc c000 	ldr.w	ip, [ip]
 800c8f4:	fa0c fc08 	lsl.w	ip, ip, r8
 800c8f8:	ea4c 0707 	orr.w	r7, ip, r7
 800c8fc:	f849 7b04 	str.w	r7, [r9], #4
 800c900:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c904:	40cf      	lsrs	r7, r1
 800c906:	e7da      	b.n	800c8be <rshift+0x4a>
 800c908:	f851 cb04 	ldr.w	ip, [r1], #4
 800c90c:	f847 cf04 	str.w	ip, [r7, #4]!
 800c910:	e7c3      	b.n	800c89a <rshift+0x26>
 800c912:	4623      	mov	r3, r4
 800c914:	e7e1      	b.n	800c8da <rshift+0x66>

0800c916 <__hexdig_fun>:
 800c916:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800c91a:	2b09      	cmp	r3, #9
 800c91c:	d802      	bhi.n	800c924 <__hexdig_fun+0xe>
 800c91e:	3820      	subs	r0, #32
 800c920:	b2c0      	uxtb	r0, r0
 800c922:	4770      	bx	lr
 800c924:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800c928:	2b05      	cmp	r3, #5
 800c92a:	d801      	bhi.n	800c930 <__hexdig_fun+0x1a>
 800c92c:	3847      	subs	r0, #71	@ 0x47
 800c92e:	e7f7      	b.n	800c920 <__hexdig_fun+0xa>
 800c930:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800c934:	2b05      	cmp	r3, #5
 800c936:	d801      	bhi.n	800c93c <__hexdig_fun+0x26>
 800c938:	3827      	subs	r0, #39	@ 0x27
 800c93a:	e7f1      	b.n	800c920 <__hexdig_fun+0xa>
 800c93c:	2000      	movs	r0, #0
 800c93e:	4770      	bx	lr

0800c940 <__gethex>:
 800c940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c944:	b085      	sub	sp, #20
 800c946:	468a      	mov	sl, r1
 800c948:	4690      	mov	r8, r2
 800c94a:	9302      	str	r3, [sp, #8]
 800c94c:	680b      	ldr	r3, [r1, #0]
 800c94e:	9001      	str	r0, [sp, #4]
 800c950:	1c9c      	adds	r4, r3, #2
 800c952:	46a1      	mov	r9, r4
 800c954:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c958:	2830      	cmp	r0, #48	@ 0x30
 800c95a:	d0fa      	beq.n	800c952 <__gethex+0x12>
 800c95c:	eba9 0303 	sub.w	r3, r9, r3
 800c960:	f1a3 0b02 	sub.w	fp, r3, #2
 800c964:	f7ff ffd7 	bl	800c916 <__hexdig_fun>
 800c968:	4605      	mov	r5, r0
 800c96a:	2800      	cmp	r0, #0
 800c96c:	d166      	bne.n	800ca3c <__gethex+0xfc>
 800c96e:	2201      	movs	r2, #1
 800c970:	499e      	ldr	r1, [pc, #632]	@ (800cbec <__gethex+0x2ac>)
 800c972:	4648      	mov	r0, r9
 800c974:	f7ff ff14 	bl	800c7a0 <strncmp>
 800c978:	4607      	mov	r7, r0
 800c97a:	2800      	cmp	r0, #0
 800c97c:	d165      	bne.n	800ca4a <__gethex+0x10a>
 800c97e:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c982:	4626      	mov	r6, r4
 800c984:	f7ff ffc7 	bl	800c916 <__hexdig_fun>
 800c988:	2800      	cmp	r0, #0
 800c98a:	d060      	beq.n	800ca4e <__gethex+0x10e>
 800c98c:	4623      	mov	r3, r4
 800c98e:	7818      	ldrb	r0, [r3, #0]
 800c990:	4699      	mov	r9, r3
 800c992:	3301      	adds	r3, #1
 800c994:	2830      	cmp	r0, #48	@ 0x30
 800c996:	d0fa      	beq.n	800c98e <__gethex+0x4e>
 800c998:	f7ff ffbd 	bl	800c916 <__hexdig_fun>
 800c99c:	fab0 f580 	clz	r5, r0
 800c9a0:	f04f 0b01 	mov.w	fp, #1
 800c9a4:	096d      	lsrs	r5, r5, #5
 800c9a6:	464a      	mov	r2, r9
 800c9a8:	4616      	mov	r6, r2
 800c9aa:	3201      	adds	r2, #1
 800c9ac:	7830      	ldrb	r0, [r6, #0]
 800c9ae:	f7ff ffb2 	bl	800c916 <__hexdig_fun>
 800c9b2:	2800      	cmp	r0, #0
 800c9b4:	d1f8      	bne.n	800c9a8 <__gethex+0x68>
 800c9b6:	2201      	movs	r2, #1
 800c9b8:	498c      	ldr	r1, [pc, #560]	@ (800cbec <__gethex+0x2ac>)
 800c9ba:	4630      	mov	r0, r6
 800c9bc:	f7ff fef0 	bl	800c7a0 <strncmp>
 800c9c0:	2800      	cmp	r0, #0
 800c9c2:	d13e      	bne.n	800ca42 <__gethex+0x102>
 800c9c4:	b944      	cbnz	r4, 800c9d8 <__gethex+0x98>
 800c9c6:	1c74      	adds	r4, r6, #1
 800c9c8:	4622      	mov	r2, r4
 800c9ca:	4616      	mov	r6, r2
 800c9cc:	3201      	adds	r2, #1
 800c9ce:	7830      	ldrb	r0, [r6, #0]
 800c9d0:	f7ff ffa1 	bl	800c916 <__hexdig_fun>
 800c9d4:	2800      	cmp	r0, #0
 800c9d6:	d1f8      	bne.n	800c9ca <__gethex+0x8a>
 800c9d8:	1ba4      	subs	r4, r4, r6
 800c9da:	00a7      	lsls	r7, r4, #2
 800c9dc:	7833      	ldrb	r3, [r6, #0]
 800c9de:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c9e2:	2b50      	cmp	r3, #80	@ 0x50
 800c9e4:	d13d      	bne.n	800ca62 <__gethex+0x122>
 800c9e6:	7873      	ldrb	r3, [r6, #1]
 800c9e8:	2b2b      	cmp	r3, #43	@ 0x2b
 800c9ea:	d032      	beq.n	800ca52 <__gethex+0x112>
 800c9ec:	2b2d      	cmp	r3, #45	@ 0x2d
 800c9ee:	d033      	beq.n	800ca58 <__gethex+0x118>
 800c9f0:	1c71      	adds	r1, r6, #1
 800c9f2:	2400      	movs	r4, #0
 800c9f4:	7808      	ldrb	r0, [r1, #0]
 800c9f6:	f7ff ff8e 	bl	800c916 <__hexdig_fun>
 800c9fa:	1e43      	subs	r3, r0, #1
 800c9fc:	b2db      	uxtb	r3, r3
 800c9fe:	2b18      	cmp	r3, #24
 800ca00:	d82f      	bhi.n	800ca62 <__gethex+0x122>
 800ca02:	f1a0 0210 	sub.w	r2, r0, #16
 800ca06:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ca0a:	f7ff ff84 	bl	800c916 <__hexdig_fun>
 800ca0e:	f100 3cff 	add.w	ip, r0, #4294967295
 800ca12:	230a      	movs	r3, #10
 800ca14:	fa5f fc8c 	uxtb.w	ip, ip
 800ca18:	f1bc 0f18 	cmp.w	ip, #24
 800ca1c:	d91e      	bls.n	800ca5c <__gethex+0x11c>
 800ca1e:	b104      	cbz	r4, 800ca22 <__gethex+0xe2>
 800ca20:	4252      	negs	r2, r2
 800ca22:	4417      	add	r7, r2
 800ca24:	f8ca 1000 	str.w	r1, [sl]
 800ca28:	b1ed      	cbz	r5, 800ca66 <__gethex+0x126>
 800ca2a:	f1bb 0f00 	cmp.w	fp, #0
 800ca2e:	bf0c      	ite	eq
 800ca30:	2506      	moveq	r5, #6
 800ca32:	2500      	movne	r5, #0
 800ca34:	4628      	mov	r0, r5
 800ca36:	b005      	add	sp, #20
 800ca38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca3c:	2500      	movs	r5, #0
 800ca3e:	462c      	mov	r4, r5
 800ca40:	e7b1      	b.n	800c9a6 <__gethex+0x66>
 800ca42:	2c00      	cmp	r4, #0
 800ca44:	d1c8      	bne.n	800c9d8 <__gethex+0x98>
 800ca46:	4627      	mov	r7, r4
 800ca48:	e7c8      	b.n	800c9dc <__gethex+0x9c>
 800ca4a:	464e      	mov	r6, r9
 800ca4c:	462f      	mov	r7, r5
 800ca4e:	2501      	movs	r5, #1
 800ca50:	e7c4      	b.n	800c9dc <__gethex+0x9c>
 800ca52:	2400      	movs	r4, #0
 800ca54:	1cb1      	adds	r1, r6, #2
 800ca56:	e7cd      	b.n	800c9f4 <__gethex+0xb4>
 800ca58:	2401      	movs	r4, #1
 800ca5a:	e7fb      	b.n	800ca54 <__gethex+0x114>
 800ca5c:	fb03 0002 	mla	r0, r3, r2, r0
 800ca60:	e7cf      	b.n	800ca02 <__gethex+0xc2>
 800ca62:	4631      	mov	r1, r6
 800ca64:	e7de      	b.n	800ca24 <__gethex+0xe4>
 800ca66:	eba6 0309 	sub.w	r3, r6, r9
 800ca6a:	4629      	mov	r1, r5
 800ca6c:	3b01      	subs	r3, #1
 800ca6e:	2b07      	cmp	r3, #7
 800ca70:	dc0a      	bgt.n	800ca88 <__gethex+0x148>
 800ca72:	9801      	ldr	r0, [sp, #4]
 800ca74:	f7fd fdae 	bl	800a5d4 <_Balloc>
 800ca78:	4604      	mov	r4, r0
 800ca7a:	b940      	cbnz	r0, 800ca8e <__gethex+0x14e>
 800ca7c:	4b5c      	ldr	r3, [pc, #368]	@ (800cbf0 <__gethex+0x2b0>)
 800ca7e:	4602      	mov	r2, r0
 800ca80:	21e4      	movs	r1, #228	@ 0xe4
 800ca82:	485c      	ldr	r0, [pc, #368]	@ (800cbf4 <__gethex+0x2b4>)
 800ca84:	f7ff fec4 	bl	800c810 <__assert_func>
 800ca88:	3101      	adds	r1, #1
 800ca8a:	105b      	asrs	r3, r3, #1
 800ca8c:	e7ef      	b.n	800ca6e <__gethex+0x12e>
 800ca8e:	f100 0a14 	add.w	sl, r0, #20
 800ca92:	2300      	movs	r3, #0
 800ca94:	4655      	mov	r5, sl
 800ca96:	469b      	mov	fp, r3
 800ca98:	45b1      	cmp	r9, r6
 800ca9a:	d337      	bcc.n	800cb0c <__gethex+0x1cc>
 800ca9c:	f845 bb04 	str.w	fp, [r5], #4
 800caa0:	eba5 050a 	sub.w	r5, r5, sl
 800caa4:	4658      	mov	r0, fp
 800caa6:	10ad      	asrs	r5, r5, #2
 800caa8:	6125      	str	r5, [r4, #16]
 800caaa:	016d      	lsls	r5, r5, #5
 800caac:	f7fd fe86 	bl	800a7bc <__hi0bits>
 800cab0:	f8d8 6000 	ldr.w	r6, [r8]
 800cab4:	1a2d      	subs	r5, r5, r0
 800cab6:	42b5      	cmp	r5, r6
 800cab8:	dd54      	ble.n	800cb64 <__gethex+0x224>
 800caba:	1bad      	subs	r5, r5, r6
 800cabc:	4620      	mov	r0, r4
 800cabe:	4629      	mov	r1, r5
 800cac0:	f7fe fa1d 	bl	800aefe <__any_on>
 800cac4:	4681      	mov	r9, r0
 800cac6:	b178      	cbz	r0, 800cae8 <__gethex+0x1a8>
 800cac8:	1e6b      	subs	r3, r5, #1
 800caca:	f04f 0901 	mov.w	r9, #1
 800cace:	1159      	asrs	r1, r3, #5
 800cad0:	f003 021f 	and.w	r2, r3, #31
 800cad4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800cad8:	fa09 f202 	lsl.w	r2, r9, r2
 800cadc:	420a      	tst	r2, r1
 800cade:	d003      	beq.n	800cae8 <__gethex+0x1a8>
 800cae0:	454b      	cmp	r3, r9
 800cae2:	dc36      	bgt.n	800cb52 <__gethex+0x212>
 800cae4:	f04f 0902 	mov.w	r9, #2
 800cae8:	442f      	add	r7, r5
 800caea:	4629      	mov	r1, r5
 800caec:	4620      	mov	r0, r4
 800caee:	f7ff fec1 	bl	800c874 <rshift>
 800caf2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800caf6:	42bb      	cmp	r3, r7
 800caf8:	da42      	bge.n	800cb80 <__gethex+0x240>
 800cafa:	4621      	mov	r1, r4
 800cafc:	9801      	ldr	r0, [sp, #4]
 800cafe:	f7fd fda9 	bl	800a654 <_Bfree>
 800cb02:	2300      	movs	r3, #0
 800cb04:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cb06:	25a3      	movs	r5, #163	@ 0xa3
 800cb08:	6013      	str	r3, [r2, #0]
 800cb0a:	e793      	b.n	800ca34 <__gethex+0xf4>
 800cb0c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800cb10:	2a2e      	cmp	r2, #46	@ 0x2e
 800cb12:	d012      	beq.n	800cb3a <__gethex+0x1fa>
 800cb14:	2b20      	cmp	r3, #32
 800cb16:	d104      	bne.n	800cb22 <__gethex+0x1e2>
 800cb18:	f845 bb04 	str.w	fp, [r5], #4
 800cb1c:	f04f 0b00 	mov.w	fp, #0
 800cb20:	465b      	mov	r3, fp
 800cb22:	7830      	ldrb	r0, [r6, #0]
 800cb24:	9303      	str	r3, [sp, #12]
 800cb26:	f7ff fef6 	bl	800c916 <__hexdig_fun>
 800cb2a:	9b03      	ldr	r3, [sp, #12]
 800cb2c:	f000 000f 	and.w	r0, r0, #15
 800cb30:	4098      	lsls	r0, r3
 800cb32:	3304      	adds	r3, #4
 800cb34:	ea4b 0b00 	orr.w	fp, fp, r0
 800cb38:	e7ae      	b.n	800ca98 <__gethex+0x158>
 800cb3a:	45b1      	cmp	r9, r6
 800cb3c:	d8ea      	bhi.n	800cb14 <__gethex+0x1d4>
 800cb3e:	2201      	movs	r2, #1
 800cb40:	492a      	ldr	r1, [pc, #168]	@ (800cbec <__gethex+0x2ac>)
 800cb42:	4630      	mov	r0, r6
 800cb44:	9303      	str	r3, [sp, #12]
 800cb46:	f7ff fe2b 	bl	800c7a0 <strncmp>
 800cb4a:	9b03      	ldr	r3, [sp, #12]
 800cb4c:	2800      	cmp	r0, #0
 800cb4e:	d1e1      	bne.n	800cb14 <__gethex+0x1d4>
 800cb50:	e7a2      	b.n	800ca98 <__gethex+0x158>
 800cb52:	1ea9      	subs	r1, r5, #2
 800cb54:	4620      	mov	r0, r4
 800cb56:	f7fe f9d2 	bl	800aefe <__any_on>
 800cb5a:	2800      	cmp	r0, #0
 800cb5c:	d0c2      	beq.n	800cae4 <__gethex+0x1a4>
 800cb5e:	f04f 0903 	mov.w	r9, #3
 800cb62:	e7c1      	b.n	800cae8 <__gethex+0x1a8>
 800cb64:	da09      	bge.n	800cb7a <__gethex+0x23a>
 800cb66:	1b75      	subs	r5, r6, r5
 800cb68:	4621      	mov	r1, r4
 800cb6a:	9801      	ldr	r0, [sp, #4]
 800cb6c:	462a      	mov	r2, r5
 800cb6e:	1b7f      	subs	r7, r7, r5
 800cb70:	f7fd ff84 	bl	800aa7c <__lshift>
 800cb74:	4604      	mov	r4, r0
 800cb76:	f100 0a14 	add.w	sl, r0, #20
 800cb7a:	f04f 0900 	mov.w	r9, #0
 800cb7e:	e7b8      	b.n	800caf2 <__gethex+0x1b2>
 800cb80:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800cb84:	42bd      	cmp	r5, r7
 800cb86:	dd6f      	ble.n	800cc68 <__gethex+0x328>
 800cb88:	1bed      	subs	r5, r5, r7
 800cb8a:	42ae      	cmp	r6, r5
 800cb8c:	dc34      	bgt.n	800cbf8 <__gethex+0x2b8>
 800cb8e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cb92:	2b02      	cmp	r3, #2
 800cb94:	d022      	beq.n	800cbdc <__gethex+0x29c>
 800cb96:	2b03      	cmp	r3, #3
 800cb98:	d024      	beq.n	800cbe4 <__gethex+0x2a4>
 800cb9a:	2b01      	cmp	r3, #1
 800cb9c:	d115      	bne.n	800cbca <__gethex+0x28a>
 800cb9e:	42ae      	cmp	r6, r5
 800cba0:	d113      	bne.n	800cbca <__gethex+0x28a>
 800cba2:	2e01      	cmp	r6, #1
 800cba4:	d10b      	bne.n	800cbbe <__gethex+0x27e>
 800cba6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800cbaa:	2562      	movs	r5, #98	@ 0x62
 800cbac:	9a02      	ldr	r2, [sp, #8]
 800cbae:	6013      	str	r3, [r2, #0]
 800cbb0:	2301      	movs	r3, #1
 800cbb2:	6123      	str	r3, [r4, #16]
 800cbb4:	f8ca 3000 	str.w	r3, [sl]
 800cbb8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cbba:	601c      	str	r4, [r3, #0]
 800cbbc:	e73a      	b.n	800ca34 <__gethex+0xf4>
 800cbbe:	1e71      	subs	r1, r6, #1
 800cbc0:	4620      	mov	r0, r4
 800cbc2:	f7fe f99c 	bl	800aefe <__any_on>
 800cbc6:	2800      	cmp	r0, #0
 800cbc8:	d1ed      	bne.n	800cba6 <__gethex+0x266>
 800cbca:	4621      	mov	r1, r4
 800cbcc:	9801      	ldr	r0, [sp, #4]
 800cbce:	f7fd fd41 	bl	800a654 <_Bfree>
 800cbd2:	2300      	movs	r3, #0
 800cbd4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cbd6:	2550      	movs	r5, #80	@ 0x50
 800cbd8:	6013      	str	r3, [r2, #0]
 800cbda:	e72b      	b.n	800ca34 <__gethex+0xf4>
 800cbdc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d1f3      	bne.n	800cbca <__gethex+0x28a>
 800cbe2:	e7e0      	b.n	800cba6 <__gethex+0x266>
 800cbe4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d1dd      	bne.n	800cba6 <__gethex+0x266>
 800cbea:	e7ee      	b.n	800cbca <__gethex+0x28a>
 800cbec:	0800d859 	.word	0x0800d859
 800cbf0:	0800d7ef 	.word	0x0800d7ef
 800cbf4:	0800d8cb 	.word	0x0800d8cb
 800cbf8:	1e6f      	subs	r7, r5, #1
 800cbfa:	f1b9 0f00 	cmp.w	r9, #0
 800cbfe:	d130      	bne.n	800cc62 <__gethex+0x322>
 800cc00:	b127      	cbz	r7, 800cc0c <__gethex+0x2cc>
 800cc02:	4639      	mov	r1, r7
 800cc04:	4620      	mov	r0, r4
 800cc06:	f7fe f97a 	bl	800aefe <__any_on>
 800cc0a:	4681      	mov	r9, r0
 800cc0c:	117a      	asrs	r2, r7, #5
 800cc0e:	2301      	movs	r3, #1
 800cc10:	f007 071f 	and.w	r7, r7, #31
 800cc14:	4629      	mov	r1, r5
 800cc16:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800cc1a:	4620      	mov	r0, r4
 800cc1c:	40bb      	lsls	r3, r7
 800cc1e:	1b76      	subs	r6, r6, r5
 800cc20:	2502      	movs	r5, #2
 800cc22:	4213      	tst	r3, r2
 800cc24:	bf18      	it	ne
 800cc26:	f049 0902 	orrne.w	r9, r9, #2
 800cc2a:	f7ff fe23 	bl	800c874 <rshift>
 800cc2e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800cc32:	f1b9 0f00 	cmp.w	r9, #0
 800cc36:	d047      	beq.n	800ccc8 <__gethex+0x388>
 800cc38:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cc3c:	2b02      	cmp	r3, #2
 800cc3e:	d015      	beq.n	800cc6c <__gethex+0x32c>
 800cc40:	2b03      	cmp	r3, #3
 800cc42:	d017      	beq.n	800cc74 <__gethex+0x334>
 800cc44:	2b01      	cmp	r3, #1
 800cc46:	d109      	bne.n	800cc5c <__gethex+0x31c>
 800cc48:	f019 0f02 	tst.w	r9, #2
 800cc4c:	d006      	beq.n	800cc5c <__gethex+0x31c>
 800cc4e:	f8da 3000 	ldr.w	r3, [sl]
 800cc52:	ea49 0903 	orr.w	r9, r9, r3
 800cc56:	f019 0f01 	tst.w	r9, #1
 800cc5a:	d10e      	bne.n	800cc7a <__gethex+0x33a>
 800cc5c:	f045 0510 	orr.w	r5, r5, #16
 800cc60:	e032      	b.n	800ccc8 <__gethex+0x388>
 800cc62:	f04f 0901 	mov.w	r9, #1
 800cc66:	e7d1      	b.n	800cc0c <__gethex+0x2cc>
 800cc68:	2501      	movs	r5, #1
 800cc6a:	e7e2      	b.n	800cc32 <__gethex+0x2f2>
 800cc6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cc6e:	f1c3 0301 	rsb	r3, r3, #1
 800cc72:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cc74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d0f0      	beq.n	800cc5c <__gethex+0x31c>
 800cc7a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800cc7e:	f104 0314 	add.w	r3, r4, #20
 800cc82:	f04f 0c00 	mov.w	ip, #0
 800cc86:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800cc8a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800cc8e:	4618      	mov	r0, r3
 800cc90:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc94:	f1b2 3fff 	cmp.w	r2, #4294967295
 800cc98:	d01b      	beq.n	800ccd2 <__gethex+0x392>
 800cc9a:	3201      	adds	r2, #1
 800cc9c:	6002      	str	r2, [r0, #0]
 800cc9e:	2d02      	cmp	r5, #2
 800cca0:	f104 0314 	add.w	r3, r4, #20
 800cca4:	d13c      	bne.n	800cd20 <__gethex+0x3e0>
 800cca6:	f8d8 2000 	ldr.w	r2, [r8]
 800ccaa:	3a01      	subs	r2, #1
 800ccac:	42b2      	cmp	r2, r6
 800ccae:	d109      	bne.n	800ccc4 <__gethex+0x384>
 800ccb0:	1171      	asrs	r1, r6, #5
 800ccb2:	2201      	movs	r2, #1
 800ccb4:	f006 061f 	and.w	r6, r6, #31
 800ccb8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ccbc:	fa02 f606 	lsl.w	r6, r2, r6
 800ccc0:	421e      	tst	r6, r3
 800ccc2:	d13a      	bne.n	800cd3a <__gethex+0x3fa>
 800ccc4:	f045 0520 	orr.w	r5, r5, #32
 800ccc8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ccca:	601c      	str	r4, [r3, #0]
 800cccc:	9b02      	ldr	r3, [sp, #8]
 800ccce:	601f      	str	r7, [r3, #0]
 800ccd0:	e6b0      	b.n	800ca34 <__gethex+0xf4>
 800ccd2:	4299      	cmp	r1, r3
 800ccd4:	f843 cc04 	str.w	ip, [r3, #-4]
 800ccd8:	d8d9      	bhi.n	800cc8e <__gethex+0x34e>
 800ccda:	68a3      	ldr	r3, [r4, #8]
 800ccdc:	459b      	cmp	fp, r3
 800ccde:	db17      	blt.n	800cd10 <__gethex+0x3d0>
 800cce0:	6861      	ldr	r1, [r4, #4]
 800cce2:	9801      	ldr	r0, [sp, #4]
 800cce4:	3101      	adds	r1, #1
 800cce6:	f7fd fc75 	bl	800a5d4 <_Balloc>
 800ccea:	4681      	mov	r9, r0
 800ccec:	b918      	cbnz	r0, 800ccf6 <__gethex+0x3b6>
 800ccee:	4b1a      	ldr	r3, [pc, #104]	@ (800cd58 <__gethex+0x418>)
 800ccf0:	4602      	mov	r2, r0
 800ccf2:	2184      	movs	r1, #132	@ 0x84
 800ccf4:	e6c5      	b.n	800ca82 <__gethex+0x142>
 800ccf6:	6922      	ldr	r2, [r4, #16]
 800ccf8:	f104 010c 	add.w	r1, r4, #12
 800ccfc:	300c      	adds	r0, #12
 800ccfe:	3202      	adds	r2, #2
 800cd00:	0092      	lsls	r2, r2, #2
 800cd02:	f7ff fd6f 	bl	800c7e4 <memcpy>
 800cd06:	4621      	mov	r1, r4
 800cd08:	464c      	mov	r4, r9
 800cd0a:	9801      	ldr	r0, [sp, #4]
 800cd0c:	f7fd fca2 	bl	800a654 <_Bfree>
 800cd10:	6923      	ldr	r3, [r4, #16]
 800cd12:	1c5a      	adds	r2, r3, #1
 800cd14:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cd18:	6122      	str	r2, [r4, #16]
 800cd1a:	2201      	movs	r2, #1
 800cd1c:	615a      	str	r2, [r3, #20]
 800cd1e:	e7be      	b.n	800cc9e <__gethex+0x35e>
 800cd20:	6922      	ldr	r2, [r4, #16]
 800cd22:	455a      	cmp	r2, fp
 800cd24:	dd0b      	ble.n	800cd3e <__gethex+0x3fe>
 800cd26:	2101      	movs	r1, #1
 800cd28:	4620      	mov	r0, r4
 800cd2a:	f7ff fda3 	bl	800c874 <rshift>
 800cd2e:	3701      	adds	r7, #1
 800cd30:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cd34:	42bb      	cmp	r3, r7
 800cd36:	f6ff aee0 	blt.w	800cafa <__gethex+0x1ba>
 800cd3a:	2501      	movs	r5, #1
 800cd3c:	e7c2      	b.n	800ccc4 <__gethex+0x384>
 800cd3e:	f016 061f 	ands.w	r6, r6, #31
 800cd42:	d0fa      	beq.n	800cd3a <__gethex+0x3fa>
 800cd44:	4453      	add	r3, sl
 800cd46:	f1c6 0620 	rsb	r6, r6, #32
 800cd4a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800cd4e:	f7fd fd35 	bl	800a7bc <__hi0bits>
 800cd52:	42b0      	cmp	r0, r6
 800cd54:	dbe7      	blt.n	800cd26 <__gethex+0x3e6>
 800cd56:	e7f0      	b.n	800cd3a <__gethex+0x3fa>
 800cd58:	0800d7ef 	.word	0x0800d7ef

0800cd5c <L_shift>:
 800cd5c:	f1c2 0208 	rsb	r2, r2, #8
 800cd60:	0092      	lsls	r2, r2, #2
 800cd62:	b570      	push	{r4, r5, r6, lr}
 800cd64:	f1c2 0620 	rsb	r6, r2, #32
 800cd68:	6843      	ldr	r3, [r0, #4]
 800cd6a:	6804      	ldr	r4, [r0, #0]
 800cd6c:	fa03 f506 	lsl.w	r5, r3, r6
 800cd70:	40d3      	lsrs	r3, r2
 800cd72:	432c      	orrs	r4, r5
 800cd74:	6004      	str	r4, [r0, #0]
 800cd76:	f840 3f04 	str.w	r3, [r0, #4]!
 800cd7a:	4288      	cmp	r0, r1
 800cd7c:	d3f4      	bcc.n	800cd68 <L_shift+0xc>
 800cd7e:	bd70      	pop	{r4, r5, r6, pc}

0800cd80 <__match>:
 800cd80:	6803      	ldr	r3, [r0, #0]
 800cd82:	3301      	adds	r3, #1
 800cd84:	b530      	push	{r4, r5, lr}
 800cd86:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cd8a:	b914      	cbnz	r4, 800cd92 <__match+0x12>
 800cd8c:	6003      	str	r3, [r0, #0]
 800cd8e:	2001      	movs	r0, #1
 800cd90:	bd30      	pop	{r4, r5, pc}
 800cd92:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cd96:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800cd9a:	2d19      	cmp	r5, #25
 800cd9c:	bf98      	it	ls
 800cd9e:	3220      	addls	r2, #32
 800cda0:	42a2      	cmp	r2, r4
 800cda2:	d0f0      	beq.n	800cd86 <__match+0x6>
 800cda4:	2000      	movs	r0, #0
 800cda6:	e7f3      	b.n	800cd90 <__match+0x10>

0800cda8 <__hexnan>:
 800cda8:	680b      	ldr	r3, [r1, #0]
 800cdaa:	6801      	ldr	r1, [r0, #0]
 800cdac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdb0:	115e      	asrs	r6, r3, #5
 800cdb2:	f013 031f 	ands.w	r3, r3, #31
 800cdb6:	f04f 0500 	mov.w	r5, #0
 800cdba:	b087      	sub	sp, #28
 800cdbc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800cdc0:	4682      	mov	sl, r0
 800cdc2:	4690      	mov	r8, r2
 800cdc4:	46ab      	mov	fp, r5
 800cdc6:	bf18      	it	ne
 800cdc8:	3604      	addne	r6, #4
 800cdca:	9301      	str	r3, [sp, #4]
 800cdcc:	9502      	str	r5, [sp, #8]
 800cdce:	1f37      	subs	r7, r6, #4
 800cdd0:	f846 5c04 	str.w	r5, [r6, #-4]
 800cdd4:	46b9      	mov	r9, r7
 800cdd6:	463c      	mov	r4, r7
 800cdd8:	1c4b      	adds	r3, r1, #1
 800cdda:	784a      	ldrb	r2, [r1, #1]
 800cddc:	9303      	str	r3, [sp, #12]
 800cdde:	b342      	cbz	r2, 800ce32 <__hexnan+0x8a>
 800cde0:	4610      	mov	r0, r2
 800cde2:	9105      	str	r1, [sp, #20]
 800cde4:	9204      	str	r2, [sp, #16]
 800cde6:	f7ff fd96 	bl	800c916 <__hexdig_fun>
 800cdea:	2800      	cmp	r0, #0
 800cdec:	d151      	bne.n	800ce92 <__hexnan+0xea>
 800cdee:	9a04      	ldr	r2, [sp, #16]
 800cdf0:	9905      	ldr	r1, [sp, #20]
 800cdf2:	2a20      	cmp	r2, #32
 800cdf4:	d818      	bhi.n	800ce28 <__hexnan+0x80>
 800cdf6:	9b02      	ldr	r3, [sp, #8]
 800cdf8:	459b      	cmp	fp, r3
 800cdfa:	dd13      	ble.n	800ce24 <__hexnan+0x7c>
 800cdfc:	454c      	cmp	r4, r9
 800cdfe:	d206      	bcs.n	800ce0e <__hexnan+0x66>
 800ce00:	2d07      	cmp	r5, #7
 800ce02:	dc04      	bgt.n	800ce0e <__hexnan+0x66>
 800ce04:	462a      	mov	r2, r5
 800ce06:	4649      	mov	r1, r9
 800ce08:	4620      	mov	r0, r4
 800ce0a:	f7ff ffa7 	bl	800cd5c <L_shift>
 800ce0e:	4544      	cmp	r4, r8
 800ce10:	d951      	bls.n	800ceb6 <__hexnan+0x10e>
 800ce12:	2300      	movs	r3, #0
 800ce14:	f1a4 0904 	sub.w	r9, r4, #4
 800ce18:	f8cd b008 	str.w	fp, [sp, #8]
 800ce1c:	f844 3c04 	str.w	r3, [r4, #-4]
 800ce20:	461d      	mov	r5, r3
 800ce22:	464c      	mov	r4, r9
 800ce24:	9903      	ldr	r1, [sp, #12]
 800ce26:	e7d7      	b.n	800cdd8 <__hexnan+0x30>
 800ce28:	2a29      	cmp	r2, #41	@ 0x29
 800ce2a:	d156      	bne.n	800ceda <__hexnan+0x132>
 800ce2c:	3102      	adds	r1, #2
 800ce2e:	f8ca 1000 	str.w	r1, [sl]
 800ce32:	f1bb 0f00 	cmp.w	fp, #0
 800ce36:	d050      	beq.n	800ceda <__hexnan+0x132>
 800ce38:	454c      	cmp	r4, r9
 800ce3a:	d206      	bcs.n	800ce4a <__hexnan+0xa2>
 800ce3c:	2d07      	cmp	r5, #7
 800ce3e:	dc04      	bgt.n	800ce4a <__hexnan+0xa2>
 800ce40:	462a      	mov	r2, r5
 800ce42:	4649      	mov	r1, r9
 800ce44:	4620      	mov	r0, r4
 800ce46:	f7ff ff89 	bl	800cd5c <L_shift>
 800ce4a:	4544      	cmp	r4, r8
 800ce4c:	d935      	bls.n	800ceba <__hexnan+0x112>
 800ce4e:	f1a8 0204 	sub.w	r2, r8, #4
 800ce52:	4623      	mov	r3, r4
 800ce54:	f853 1b04 	ldr.w	r1, [r3], #4
 800ce58:	429f      	cmp	r7, r3
 800ce5a:	f842 1f04 	str.w	r1, [r2, #4]!
 800ce5e:	d2f9      	bcs.n	800ce54 <__hexnan+0xac>
 800ce60:	1b3b      	subs	r3, r7, r4
 800ce62:	3e03      	subs	r6, #3
 800ce64:	3401      	adds	r4, #1
 800ce66:	2200      	movs	r2, #0
 800ce68:	f023 0303 	bic.w	r3, r3, #3
 800ce6c:	3304      	adds	r3, #4
 800ce6e:	42b4      	cmp	r4, r6
 800ce70:	bf88      	it	hi
 800ce72:	2304      	movhi	r3, #4
 800ce74:	4443      	add	r3, r8
 800ce76:	f843 2b04 	str.w	r2, [r3], #4
 800ce7a:	429f      	cmp	r7, r3
 800ce7c:	d2fb      	bcs.n	800ce76 <__hexnan+0xce>
 800ce7e:	683b      	ldr	r3, [r7, #0]
 800ce80:	b91b      	cbnz	r3, 800ce8a <__hexnan+0xe2>
 800ce82:	4547      	cmp	r7, r8
 800ce84:	d127      	bne.n	800ced6 <__hexnan+0x12e>
 800ce86:	2301      	movs	r3, #1
 800ce88:	603b      	str	r3, [r7, #0]
 800ce8a:	2005      	movs	r0, #5
 800ce8c:	b007      	add	sp, #28
 800ce8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce92:	3501      	adds	r5, #1
 800ce94:	f10b 0b01 	add.w	fp, fp, #1
 800ce98:	2d08      	cmp	r5, #8
 800ce9a:	dd05      	ble.n	800cea8 <__hexnan+0x100>
 800ce9c:	4544      	cmp	r4, r8
 800ce9e:	d9c1      	bls.n	800ce24 <__hexnan+0x7c>
 800cea0:	2300      	movs	r3, #0
 800cea2:	3c04      	subs	r4, #4
 800cea4:	2501      	movs	r5, #1
 800cea6:	6023      	str	r3, [r4, #0]
 800cea8:	6822      	ldr	r2, [r4, #0]
 800ceaa:	f000 000f 	and.w	r0, r0, #15
 800ceae:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ceb2:	6020      	str	r0, [r4, #0]
 800ceb4:	e7b6      	b.n	800ce24 <__hexnan+0x7c>
 800ceb6:	2508      	movs	r5, #8
 800ceb8:	e7b4      	b.n	800ce24 <__hexnan+0x7c>
 800ceba:	9b01      	ldr	r3, [sp, #4]
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	d0de      	beq.n	800ce7e <__hexnan+0xd6>
 800cec0:	f1c3 0320 	rsb	r3, r3, #32
 800cec4:	f04f 32ff 	mov.w	r2, #4294967295
 800cec8:	40da      	lsrs	r2, r3
 800ceca:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800cece:	4013      	ands	r3, r2
 800ced0:	f846 3c04 	str.w	r3, [r6, #-4]
 800ced4:	e7d3      	b.n	800ce7e <__hexnan+0xd6>
 800ced6:	3f04      	subs	r7, #4
 800ced8:	e7d1      	b.n	800ce7e <__hexnan+0xd6>
 800ceda:	2004      	movs	r0, #4
 800cedc:	e7d6      	b.n	800ce8c <__hexnan+0xe4>

0800cede <__ascii_mbtowc>:
 800cede:	b082      	sub	sp, #8
 800cee0:	b901      	cbnz	r1, 800cee4 <__ascii_mbtowc+0x6>
 800cee2:	a901      	add	r1, sp, #4
 800cee4:	b142      	cbz	r2, 800cef8 <__ascii_mbtowc+0x1a>
 800cee6:	b14b      	cbz	r3, 800cefc <__ascii_mbtowc+0x1e>
 800cee8:	7813      	ldrb	r3, [r2, #0]
 800ceea:	600b      	str	r3, [r1, #0]
 800ceec:	7812      	ldrb	r2, [r2, #0]
 800ceee:	1e10      	subs	r0, r2, #0
 800cef0:	bf18      	it	ne
 800cef2:	2001      	movne	r0, #1
 800cef4:	b002      	add	sp, #8
 800cef6:	4770      	bx	lr
 800cef8:	4610      	mov	r0, r2
 800cefa:	e7fb      	b.n	800cef4 <__ascii_mbtowc+0x16>
 800cefc:	f06f 0001 	mvn.w	r0, #1
 800cf00:	e7f8      	b.n	800cef4 <__ascii_mbtowc+0x16>

0800cf02 <_realloc_r>:
 800cf02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf06:	4607      	mov	r7, r0
 800cf08:	4614      	mov	r4, r2
 800cf0a:	460d      	mov	r5, r1
 800cf0c:	b921      	cbnz	r1, 800cf18 <_realloc_r+0x16>
 800cf0e:	4611      	mov	r1, r2
 800cf10:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cf14:	f7fd bad2 	b.w	800a4bc <_malloc_r>
 800cf18:	b92a      	cbnz	r2, 800cf26 <_realloc_r+0x24>
 800cf1a:	4625      	mov	r5, r4
 800cf1c:	f7fd fa5a 	bl	800a3d4 <_free_r>
 800cf20:	4628      	mov	r0, r5
 800cf22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf26:	f000 f8b2 	bl	800d08e <_malloc_usable_size_r>
 800cf2a:	4284      	cmp	r4, r0
 800cf2c:	4606      	mov	r6, r0
 800cf2e:	d802      	bhi.n	800cf36 <_realloc_r+0x34>
 800cf30:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cf34:	d8f4      	bhi.n	800cf20 <_realloc_r+0x1e>
 800cf36:	4621      	mov	r1, r4
 800cf38:	4638      	mov	r0, r7
 800cf3a:	f7fd fabf 	bl	800a4bc <_malloc_r>
 800cf3e:	4680      	mov	r8, r0
 800cf40:	b908      	cbnz	r0, 800cf46 <_realloc_r+0x44>
 800cf42:	4645      	mov	r5, r8
 800cf44:	e7ec      	b.n	800cf20 <_realloc_r+0x1e>
 800cf46:	42b4      	cmp	r4, r6
 800cf48:	4622      	mov	r2, r4
 800cf4a:	4629      	mov	r1, r5
 800cf4c:	bf28      	it	cs
 800cf4e:	4632      	movcs	r2, r6
 800cf50:	f7ff fc48 	bl	800c7e4 <memcpy>
 800cf54:	4629      	mov	r1, r5
 800cf56:	4638      	mov	r0, r7
 800cf58:	f7fd fa3c 	bl	800a3d4 <_free_r>
 800cf5c:	e7f1      	b.n	800cf42 <_realloc_r+0x40>
	...

0800cf60 <_strtoul_l.isra.0>:
 800cf60:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cf64:	4686      	mov	lr, r0
 800cf66:	460d      	mov	r5, r1
 800cf68:	4e33      	ldr	r6, [pc, #204]	@ (800d038 <_strtoul_l.isra.0+0xd8>)
 800cf6a:	4628      	mov	r0, r5
 800cf6c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cf70:	5d37      	ldrb	r7, [r6, r4]
 800cf72:	f017 0708 	ands.w	r7, r7, #8
 800cf76:	d1f8      	bne.n	800cf6a <_strtoul_l.isra.0+0xa>
 800cf78:	2c2d      	cmp	r4, #45	@ 0x2d
 800cf7a:	d110      	bne.n	800cf9e <_strtoul_l.isra.0+0x3e>
 800cf7c:	782c      	ldrb	r4, [r5, #0]
 800cf7e:	2701      	movs	r7, #1
 800cf80:	1c85      	adds	r5, r0, #2
 800cf82:	f033 0010 	bics.w	r0, r3, #16
 800cf86:	d115      	bne.n	800cfb4 <_strtoul_l.isra.0+0x54>
 800cf88:	2c30      	cmp	r4, #48	@ 0x30
 800cf8a:	d10d      	bne.n	800cfa8 <_strtoul_l.isra.0+0x48>
 800cf8c:	7828      	ldrb	r0, [r5, #0]
 800cf8e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800cf92:	2858      	cmp	r0, #88	@ 0x58
 800cf94:	d108      	bne.n	800cfa8 <_strtoul_l.isra.0+0x48>
 800cf96:	786c      	ldrb	r4, [r5, #1]
 800cf98:	3502      	adds	r5, #2
 800cf9a:	2310      	movs	r3, #16
 800cf9c:	e00a      	b.n	800cfb4 <_strtoul_l.isra.0+0x54>
 800cf9e:	2c2b      	cmp	r4, #43	@ 0x2b
 800cfa0:	bf04      	itt	eq
 800cfa2:	782c      	ldrbeq	r4, [r5, #0]
 800cfa4:	1c85      	addeq	r5, r0, #2
 800cfa6:	e7ec      	b.n	800cf82 <_strtoul_l.isra.0+0x22>
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d1f6      	bne.n	800cf9a <_strtoul_l.isra.0+0x3a>
 800cfac:	2c30      	cmp	r4, #48	@ 0x30
 800cfae:	bf14      	ite	ne
 800cfb0:	230a      	movne	r3, #10
 800cfb2:	2308      	moveq	r3, #8
 800cfb4:	f04f 38ff 	mov.w	r8, #4294967295
 800cfb8:	2600      	movs	r6, #0
 800cfba:	fbb8 f8f3 	udiv	r8, r8, r3
 800cfbe:	fb03 f908 	mul.w	r9, r3, r8
 800cfc2:	4630      	mov	r0, r6
 800cfc4:	ea6f 0909 	mvn.w	r9, r9
 800cfc8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800cfcc:	f1bc 0f09 	cmp.w	ip, #9
 800cfd0:	d810      	bhi.n	800cff4 <_strtoul_l.isra.0+0x94>
 800cfd2:	4664      	mov	r4, ip
 800cfd4:	42a3      	cmp	r3, r4
 800cfd6:	dd1e      	ble.n	800d016 <_strtoul_l.isra.0+0xb6>
 800cfd8:	f1b6 3fff 	cmp.w	r6, #4294967295
 800cfdc:	d007      	beq.n	800cfee <_strtoul_l.isra.0+0x8e>
 800cfde:	4580      	cmp	r8, r0
 800cfe0:	d316      	bcc.n	800d010 <_strtoul_l.isra.0+0xb0>
 800cfe2:	d101      	bne.n	800cfe8 <_strtoul_l.isra.0+0x88>
 800cfe4:	45a1      	cmp	r9, r4
 800cfe6:	db13      	blt.n	800d010 <_strtoul_l.isra.0+0xb0>
 800cfe8:	fb00 4003 	mla	r0, r0, r3, r4
 800cfec:	2601      	movs	r6, #1
 800cfee:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cff2:	e7e9      	b.n	800cfc8 <_strtoul_l.isra.0+0x68>
 800cff4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800cff8:	f1bc 0f19 	cmp.w	ip, #25
 800cffc:	d801      	bhi.n	800d002 <_strtoul_l.isra.0+0xa2>
 800cffe:	3c37      	subs	r4, #55	@ 0x37
 800d000:	e7e8      	b.n	800cfd4 <_strtoul_l.isra.0+0x74>
 800d002:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800d006:	f1bc 0f19 	cmp.w	ip, #25
 800d00a:	d804      	bhi.n	800d016 <_strtoul_l.isra.0+0xb6>
 800d00c:	3c57      	subs	r4, #87	@ 0x57
 800d00e:	e7e1      	b.n	800cfd4 <_strtoul_l.isra.0+0x74>
 800d010:	f04f 36ff 	mov.w	r6, #4294967295
 800d014:	e7eb      	b.n	800cfee <_strtoul_l.isra.0+0x8e>
 800d016:	1c73      	adds	r3, r6, #1
 800d018:	d106      	bne.n	800d028 <_strtoul_l.isra.0+0xc8>
 800d01a:	2322      	movs	r3, #34	@ 0x22
 800d01c:	4630      	mov	r0, r6
 800d01e:	f8ce 3000 	str.w	r3, [lr]
 800d022:	b932      	cbnz	r2, 800d032 <_strtoul_l.isra.0+0xd2>
 800d024:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d028:	b107      	cbz	r7, 800d02c <_strtoul_l.isra.0+0xcc>
 800d02a:	4240      	negs	r0, r0
 800d02c:	2a00      	cmp	r2, #0
 800d02e:	d0f9      	beq.n	800d024 <_strtoul_l.isra.0+0xc4>
 800d030:	b106      	cbz	r6, 800d034 <_strtoul_l.isra.0+0xd4>
 800d032:	1e69      	subs	r1, r5, #1
 800d034:	6011      	str	r1, [r2, #0]
 800d036:	e7f5      	b.n	800d024 <_strtoul_l.isra.0+0xc4>
 800d038:	0800da79 	.word	0x0800da79

0800d03c <_strtoul_r>:
 800d03c:	f7ff bf90 	b.w	800cf60 <_strtoul_l.isra.0>

0800d040 <__ascii_wctomb>:
 800d040:	4603      	mov	r3, r0
 800d042:	4608      	mov	r0, r1
 800d044:	b141      	cbz	r1, 800d058 <__ascii_wctomb+0x18>
 800d046:	2aff      	cmp	r2, #255	@ 0xff
 800d048:	d904      	bls.n	800d054 <__ascii_wctomb+0x14>
 800d04a:	228a      	movs	r2, #138	@ 0x8a
 800d04c:	f04f 30ff 	mov.w	r0, #4294967295
 800d050:	601a      	str	r2, [r3, #0]
 800d052:	4770      	bx	lr
 800d054:	2001      	movs	r0, #1
 800d056:	700a      	strb	r2, [r1, #0]
 800d058:	4770      	bx	lr
	...

0800d05c <fiprintf>:
 800d05c:	b40e      	push	{r1, r2, r3}
 800d05e:	b503      	push	{r0, r1, lr}
 800d060:	ab03      	add	r3, sp, #12
 800d062:	4601      	mov	r1, r0
 800d064:	4805      	ldr	r0, [pc, #20]	@ (800d07c <fiprintf+0x20>)
 800d066:	f853 2b04 	ldr.w	r2, [r3], #4
 800d06a:	6800      	ldr	r0, [r0, #0]
 800d06c:	9301      	str	r3, [sp, #4]
 800d06e:	f000 f83f 	bl	800d0f0 <_vfiprintf_r>
 800d072:	b002      	add	sp, #8
 800d074:	f85d eb04 	ldr.w	lr, [sp], #4
 800d078:	b003      	add	sp, #12
 800d07a:	4770      	bx	lr
 800d07c:	20000018 	.word	0x20000018

0800d080 <abort>:
 800d080:	2006      	movs	r0, #6
 800d082:	b508      	push	{r3, lr}
 800d084:	f000 fa08 	bl	800d498 <raise>
 800d088:	2001      	movs	r0, #1
 800d08a:	f7f4 fe75 	bl	8001d78 <_exit>

0800d08e <_malloc_usable_size_r>:
 800d08e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d092:	1f18      	subs	r0, r3, #4
 800d094:	2b00      	cmp	r3, #0
 800d096:	bfbc      	itt	lt
 800d098:	580b      	ldrlt	r3, [r1, r0]
 800d09a:	18c0      	addlt	r0, r0, r3
 800d09c:	4770      	bx	lr

0800d09e <__sfputc_r>:
 800d09e:	6893      	ldr	r3, [r2, #8]
 800d0a0:	3b01      	subs	r3, #1
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	b410      	push	{r4}
 800d0a6:	6093      	str	r3, [r2, #8]
 800d0a8:	da08      	bge.n	800d0bc <__sfputc_r+0x1e>
 800d0aa:	6994      	ldr	r4, [r2, #24]
 800d0ac:	42a3      	cmp	r3, r4
 800d0ae:	db01      	blt.n	800d0b4 <__sfputc_r+0x16>
 800d0b0:	290a      	cmp	r1, #10
 800d0b2:	d103      	bne.n	800d0bc <__sfputc_r+0x1e>
 800d0b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d0b8:	f000 b932 	b.w	800d320 <__swbuf_r>
 800d0bc:	6813      	ldr	r3, [r2, #0]
 800d0be:	1c58      	adds	r0, r3, #1
 800d0c0:	6010      	str	r0, [r2, #0]
 800d0c2:	4608      	mov	r0, r1
 800d0c4:	7019      	strb	r1, [r3, #0]
 800d0c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d0ca:	4770      	bx	lr

0800d0cc <__sfputs_r>:
 800d0cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0ce:	4606      	mov	r6, r0
 800d0d0:	460f      	mov	r7, r1
 800d0d2:	4614      	mov	r4, r2
 800d0d4:	18d5      	adds	r5, r2, r3
 800d0d6:	42ac      	cmp	r4, r5
 800d0d8:	d101      	bne.n	800d0de <__sfputs_r+0x12>
 800d0da:	2000      	movs	r0, #0
 800d0dc:	e007      	b.n	800d0ee <__sfputs_r+0x22>
 800d0de:	463a      	mov	r2, r7
 800d0e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0e4:	4630      	mov	r0, r6
 800d0e6:	f7ff ffda 	bl	800d09e <__sfputc_r>
 800d0ea:	1c43      	adds	r3, r0, #1
 800d0ec:	d1f3      	bne.n	800d0d6 <__sfputs_r+0xa>
 800d0ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d0f0 <_vfiprintf_r>:
 800d0f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0f4:	460d      	mov	r5, r1
 800d0f6:	b09d      	sub	sp, #116	@ 0x74
 800d0f8:	4614      	mov	r4, r2
 800d0fa:	4698      	mov	r8, r3
 800d0fc:	4606      	mov	r6, r0
 800d0fe:	b118      	cbz	r0, 800d108 <_vfiprintf_r+0x18>
 800d100:	6a03      	ldr	r3, [r0, #32]
 800d102:	b90b      	cbnz	r3, 800d108 <_vfiprintf_r+0x18>
 800d104:	f7fc f948 	bl	8009398 <__sinit>
 800d108:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d10a:	07d9      	lsls	r1, r3, #31
 800d10c:	d405      	bmi.n	800d11a <_vfiprintf_r+0x2a>
 800d10e:	89ab      	ldrh	r3, [r5, #12]
 800d110:	059a      	lsls	r2, r3, #22
 800d112:	d402      	bmi.n	800d11a <_vfiprintf_r+0x2a>
 800d114:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d116:	f7fc fae4 	bl	80096e2 <__retarget_lock_acquire_recursive>
 800d11a:	89ab      	ldrh	r3, [r5, #12]
 800d11c:	071b      	lsls	r3, r3, #28
 800d11e:	d501      	bpl.n	800d124 <_vfiprintf_r+0x34>
 800d120:	692b      	ldr	r3, [r5, #16]
 800d122:	b99b      	cbnz	r3, 800d14c <_vfiprintf_r+0x5c>
 800d124:	4629      	mov	r1, r5
 800d126:	4630      	mov	r0, r6
 800d128:	f000 f938 	bl	800d39c <__swsetup_r>
 800d12c:	b170      	cbz	r0, 800d14c <_vfiprintf_r+0x5c>
 800d12e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d130:	07dc      	lsls	r4, r3, #31
 800d132:	d504      	bpl.n	800d13e <_vfiprintf_r+0x4e>
 800d134:	f04f 30ff 	mov.w	r0, #4294967295
 800d138:	b01d      	add	sp, #116	@ 0x74
 800d13a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d13e:	89ab      	ldrh	r3, [r5, #12]
 800d140:	0598      	lsls	r0, r3, #22
 800d142:	d4f7      	bmi.n	800d134 <_vfiprintf_r+0x44>
 800d144:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d146:	f7fc facd 	bl	80096e4 <__retarget_lock_release_recursive>
 800d14a:	e7f3      	b.n	800d134 <_vfiprintf_r+0x44>
 800d14c:	2300      	movs	r3, #0
 800d14e:	f8cd 800c 	str.w	r8, [sp, #12]
 800d152:	f04f 0901 	mov.w	r9, #1
 800d156:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800d30c <_vfiprintf_r+0x21c>
 800d15a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d15c:	2320      	movs	r3, #32
 800d15e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d162:	2330      	movs	r3, #48	@ 0x30
 800d164:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d168:	4623      	mov	r3, r4
 800d16a:	469a      	mov	sl, r3
 800d16c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d170:	b10a      	cbz	r2, 800d176 <_vfiprintf_r+0x86>
 800d172:	2a25      	cmp	r2, #37	@ 0x25
 800d174:	d1f9      	bne.n	800d16a <_vfiprintf_r+0x7a>
 800d176:	ebba 0b04 	subs.w	fp, sl, r4
 800d17a:	d00b      	beq.n	800d194 <_vfiprintf_r+0xa4>
 800d17c:	465b      	mov	r3, fp
 800d17e:	4622      	mov	r2, r4
 800d180:	4629      	mov	r1, r5
 800d182:	4630      	mov	r0, r6
 800d184:	f7ff ffa2 	bl	800d0cc <__sfputs_r>
 800d188:	3001      	adds	r0, #1
 800d18a:	f000 80a7 	beq.w	800d2dc <_vfiprintf_r+0x1ec>
 800d18e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d190:	445a      	add	r2, fp
 800d192:	9209      	str	r2, [sp, #36]	@ 0x24
 800d194:	f89a 3000 	ldrb.w	r3, [sl]
 800d198:	2b00      	cmp	r3, #0
 800d19a:	f000 809f 	beq.w	800d2dc <_vfiprintf_r+0x1ec>
 800d19e:	2300      	movs	r3, #0
 800d1a0:	f04f 32ff 	mov.w	r2, #4294967295
 800d1a4:	f10a 0a01 	add.w	sl, sl, #1
 800d1a8:	9304      	str	r3, [sp, #16]
 800d1aa:	9307      	str	r3, [sp, #28]
 800d1ac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d1b0:	931a      	str	r3, [sp, #104]	@ 0x68
 800d1b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d1b6:	4654      	mov	r4, sl
 800d1b8:	2205      	movs	r2, #5
 800d1ba:	4854      	ldr	r0, [pc, #336]	@ (800d30c <_vfiprintf_r+0x21c>)
 800d1bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d1c0:	f7fc fa91 	bl	80096e6 <memchr>
 800d1c4:	9a04      	ldr	r2, [sp, #16]
 800d1c6:	b9d8      	cbnz	r0, 800d200 <_vfiprintf_r+0x110>
 800d1c8:	06d1      	lsls	r1, r2, #27
 800d1ca:	bf44      	itt	mi
 800d1cc:	2320      	movmi	r3, #32
 800d1ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d1d2:	0713      	lsls	r3, r2, #28
 800d1d4:	bf44      	itt	mi
 800d1d6:	232b      	movmi	r3, #43	@ 0x2b
 800d1d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d1dc:	f89a 3000 	ldrb.w	r3, [sl]
 800d1e0:	2b2a      	cmp	r3, #42	@ 0x2a
 800d1e2:	d015      	beq.n	800d210 <_vfiprintf_r+0x120>
 800d1e4:	9a07      	ldr	r2, [sp, #28]
 800d1e6:	4654      	mov	r4, sl
 800d1e8:	2000      	movs	r0, #0
 800d1ea:	f04f 0c0a 	mov.w	ip, #10
 800d1ee:	4621      	mov	r1, r4
 800d1f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d1f4:	3b30      	subs	r3, #48	@ 0x30
 800d1f6:	2b09      	cmp	r3, #9
 800d1f8:	d94b      	bls.n	800d292 <_vfiprintf_r+0x1a2>
 800d1fa:	b1b0      	cbz	r0, 800d22a <_vfiprintf_r+0x13a>
 800d1fc:	9207      	str	r2, [sp, #28]
 800d1fe:	e014      	b.n	800d22a <_vfiprintf_r+0x13a>
 800d200:	eba0 0308 	sub.w	r3, r0, r8
 800d204:	46a2      	mov	sl, r4
 800d206:	fa09 f303 	lsl.w	r3, r9, r3
 800d20a:	4313      	orrs	r3, r2
 800d20c:	9304      	str	r3, [sp, #16]
 800d20e:	e7d2      	b.n	800d1b6 <_vfiprintf_r+0xc6>
 800d210:	9b03      	ldr	r3, [sp, #12]
 800d212:	1d19      	adds	r1, r3, #4
 800d214:	681b      	ldr	r3, [r3, #0]
 800d216:	2b00      	cmp	r3, #0
 800d218:	9103      	str	r1, [sp, #12]
 800d21a:	bfbb      	ittet	lt
 800d21c:	425b      	neglt	r3, r3
 800d21e:	f042 0202 	orrlt.w	r2, r2, #2
 800d222:	9307      	strge	r3, [sp, #28]
 800d224:	9307      	strlt	r3, [sp, #28]
 800d226:	bfb8      	it	lt
 800d228:	9204      	strlt	r2, [sp, #16]
 800d22a:	7823      	ldrb	r3, [r4, #0]
 800d22c:	2b2e      	cmp	r3, #46	@ 0x2e
 800d22e:	d10a      	bne.n	800d246 <_vfiprintf_r+0x156>
 800d230:	7863      	ldrb	r3, [r4, #1]
 800d232:	2b2a      	cmp	r3, #42	@ 0x2a
 800d234:	d132      	bne.n	800d29c <_vfiprintf_r+0x1ac>
 800d236:	9b03      	ldr	r3, [sp, #12]
 800d238:	3402      	adds	r4, #2
 800d23a:	1d1a      	adds	r2, r3, #4
 800d23c:	681b      	ldr	r3, [r3, #0]
 800d23e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d242:	9203      	str	r2, [sp, #12]
 800d244:	9305      	str	r3, [sp, #20]
 800d246:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d31c <_vfiprintf_r+0x22c>
 800d24a:	2203      	movs	r2, #3
 800d24c:	7821      	ldrb	r1, [r4, #0]
 800d24e:	4650      	mov	r0, sl
 800d250:	f7fc fa49 	bl	80096e6 <memchr>
 800d254:	b138      	cbz	r0, 800d266 <_vfiprintf_r+0x176>
 800d256:	eba0 000a 	sub.w	r0, r0, sl
 800d25a:	2240      	movs	r2, #64	@ 0x40
 800d25c:	9b04      	ldr	r3, [sp, #16]
 800d25e:	3401      	adds	r4, #1
 800d260:	4082      	lsls	r2, r0
 800d262:	4313      	orrs	r3, r2
 800d264:	9304      	str	r3, [sp, #16]
 800d266:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d26a:	2206      	movs	r2, #6
 800d26c:	4828      	ldr	r0, [pc, #160]	@ (800d310 <_vfiprintf_r+0x220>)
 800d26e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d272:	f7fc fa38 	bl	80096e6 <memchr>
 800d276:	2800      	cmp	r0, #0
 800d278:	d03f      	beq.n	800d2fa <_vfiprintf_r+0x20a>
 800d27a:	4b26      	ldr	r3, [pc, #152]	@ (800d314 <_vfiprintf_r+0x224>)
 800d27c:	bb1b      	cbnz	r3, 800d2c6 <_vfiprintf_r+0x1d6>
 800d27e:	9b03      	ldr	r3, [sp, #12]
 800d280:	3307      	adds	r3, #7
 800d282:	f023 0307 	bic.w	r3, r3, #7
 800d286:	3308      	adds	r3, #8
 800d288:	9303      	str	r3, [sp, #12]
 800d28a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d28c:	443b      	add	r3, r7
 800d28e:	9309      	str	r3, [sp, #36]	@ 0x24
 800d290:	e76a      	b.n	800d168 <_vfiprintf_r+0x78>
 800d292:	fb0c 3202 	mla	r2, ip, r2, r3
 800d296:	460c      	mov	r4, r1
 800d298:	2001      	movs	r0, #1
 800d29a:	e7a8      	b.n	800d1ee <_vfiprintf_r+0xfe>
 800d29c:	2300      	movs	r3, #0
 800d29e:	3401      	adds	r4, #1
 800d2a0:	f04f 0c0a 	mov.w	ip, #10
 800d2a4:	4619      	mov	r1, r3
 800d2a6:	9305      	str	r3, [sp, #20]
 800d2a8:	4620      	mov	r0, r4
 800d2aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d2ae:	3a30      	subs	r2, #48	@ 0x30
 800d2b0:	2a09      	cmp	r2, #9
 800d2b2:	d903      	bls.n	800d2bc <_vfiprintf_r+0x1cc>
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d0c6      	beq.n	800d246 <_vfiprintf_r+0x156>
 800d2b8:	9105      	str	r1, [sp, #20]
 800d2ba:	e7c4      	b.n	800d246 <_vfiprintf_r+0x156>
 800d2bc:	fb0c 2101 	mla	r1, ip, r1, r2
 800d2c0:	4604      	mov	r4, r0
 800d2c2:	2301      	movs	r3, #1
 800d2c4:	e7f0      	b.n	800d2a8 <_vfiprintf_r+0x1b8>
 800d2c6:	ab03      	add	r3, sp, #12
 800d2c8:	462a      	mov	r2, r5
 800d2ca:	a904      	add	r1, sp, #16
 800d2cc:	4630      	mov	r0, r6
 800d2ce:	9300      	str	r3, [sp, #0]
 800d2d0:	4b11      	ldr	r3, [pc, #68]	@ (800d318 <_vfiprintf_r+0x228>)
 800d2d2:	f7fb fa0d 	bl	80086f0 <_printf_float>
 800d2d6:	4607      	mov	r7, r0
 800d2d8:	1c78      	adds	r0, r7, #1
 800d2da:	d1d6      	bne.n	800d28a <_vfiprintf_r+0x19a>
 800d2dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d2de:	07d9      	lsls	r1, r3, #31
 800d2e0:	d405      	bmi.n	800d2ee <_vfiprintf_r+0x1fe>
 800d2e2:	89ab      	ldrh	r3, [r5, #12]
 800d2e4:	059a      	lsls	r2, r3, #22
 800d2e6:	d402      	bmi.n	800d2ee <_vfiprintf_r+0x1fe>
 800d2e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d2ea:	f7fc f9fb 	bl	80096e4 <__retarget_lock_release_recursive>
 800d2ee:	89ab      	ldrh	r3, [r5, #12]
 800d2f0:	065b      	lsls	r3, r3, #25
 800d2f2:	f53f af1f 	bmi.w	800d134 <_vfiprintf_r+0x44>
 800d2f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d2f8:	e71e      	b.n	800d138 <_vfiprintf_r+0x48>
 800d2fa:	ab03      	add	r3, sp, #12
 800d2fc:	462a      	mov	r2, r5
 800d2fe:	a904      	add	r1, sp, #16
 800d300:	4630      	mov	r0, r6
 800d302:	9300      	str	r3, [sp, #0]
 800d304:	4b04      	ldr	r3, [pc, #16]	@ (800d318 <_vfiprintf_r+0x228>)
 800d306:	f7fb fc8f 	bl	8008c28 <_printf_i>
 800d30a:	e7e4      	b.n	800d2d6 <_vfiprintf_r+0x1e6>
 800d30c:	0800d85b 	.word	0x0800d85b
 800d310:	0800d865 	.word	0x0800d865
 800d314:	080086f1 	.word	0x080086f1
 800d318:	0800d0cd 	.word	0x0800d0cd
 800d31c:	0800d861 	.word	0x0800d861

0800d320 <__swbuf_r>:
 800d320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d322:	460e      	mov	r6, r1
 800d324:	4614      	mov	r4, r2
 800d326:	4605      	mov	r5, r0
 800d328:	b118      	cbz	r0, 800d332 <__swbuf_r+0x12>
 800d32a:	6a03      	ldr	r3, [r0, #32]
 800d32c:	b90b      	cbnz	r3, 800d332 <__swbuf_r+0x12>
 800d32e:	f7fc f833 	bl	8009398 <__sinit>
 800d332:	69a3      	ldr	r3, [r4, #24]
 800d334:	60a3      	str	r3, [r4, #8]
 800d336:	89a3      	ldrh	r3, [r4, #12]
 800d338:	071a      	lsls	r2, r3, #28
 800d33a:	d501      	bpl.n	800d340 <__swbuf_r+0x20>
 800d33c:	6923      	ldr	r3, [r4, #16]
 800d33e:	b943      	cbnz	r3, 800d352 <__swbuf_r+0x32>
 800d340:	4621      	mov	r1, r4
 800d342:	4628      	mov	r0, r5
 800d344:	f000 f82a 	bl	800d39c <__swsetup_r>
 800d348:	b118      	cbz	r0, 800d352 <__swbuf_r+0x32>
 800d34a:	f04f 37ff 	mov.w	r7, #4294967295
 800d34e:	4638      	mov	r0, r7
 800d350:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d352:	6823      	ldr	r3, [r4, #0]
 800d354:	b2f6      	uxtb	r6, r6
 800d356:	6922      	ldr	r2, [r4, #16]
 800d358:	4637      	mov	r7, r6
 800d35a:	1a98      	subs	r0, r3, r2
 800d35c:	6963      	ldr	r3, [r4, #20]
 800d35e:	4283      	cmp	r3, r0
 800d360:	dc05      	bgt.n	800d36e <__swbuf_r+0x4e>
 800d362:	4621      	mov	r1, r4
 800d364:	4628      	mov	r0, r5
 800d366:	f7ff f969 	bl	800c63c <_fflush_r>
 800d36a:	2800      	cmp	r0, #0
 800d36c:	d1ed      	bne.n	800d34a <__swbuf_r+0x2a>
 800d36e:	68a3      	ldr	r3, [r4, #8]
 800d370:	3b01      	subs	r3, #1
 800d372:	60a3      	str	r3, [r4, #8]
 800d374:	6823      	ldr	r3, [r4, #0]
 800d376:	1c5a      	adds	r2, r3, #1
 800d378:	6022      	str	r2, [r4, #0]
 800d37a:	701e      	strb	r6, [r3, #0]
 800d37c:	1c43      	adds	r3, r0, #1
 800d37e:	6962      	ldr	r2, [r4, #20]
 800d380:	429a      	cmp	r2, r3
 800d382:	d004      	beq.n	800d38e <__swbuf_r+0x6e>
 800d384:	89a3      	ldrh	r3, [r4, #12]
 800d386:	07db      	lsls	r3, r3, #31
 800d388:	d5e1      	bpl.n	800d34e <__swbuf_r+0x2e>
 800d38a:	2e0a      	cmp	r6, #10
 800d38c:	d1df      	bne.n	800d34e <__swbuf_r+0x2e>
 800d38e:	4621      	mov	r1, r4
 800d390:	4628      	mov	r0, r5
 800d392:	f7ff f953 	bl	800c63c <_fflush_r>
 800d396:	2800      	cmp	r0, #0
 800d398:	d0d9      	beq.n	800d34e <__swbuf_r+0x2e>
 800d39a:	e7d6      	b.n	800d34a <__swbuf_r+0x2a>

0800d39c <__swsetup_r>:
 800d39c:	b538      	push	{r3, r4, r5, lr}
 800d39e:	4b29      	ldr	r3, [pc, #164]	@ (800d444 <__swsetup_r+0xa8>)
 800d3a0:	4605      	mov	r5, r0
 800d3a2:	460c      	mov	r4, r1
 800d3a4:	6818      	ldr	r0, [r3, #0]
 800d3a6:	b118      	cbz	r0, 800d3b0 <__swsetup_r+0x14>
 800d3a8:	6a03      	ldr	r3, [r0, #32]
 800d3aa:	b90b      	cbnz	r3, 800d3b0 <__swsetup_r+0x14>
 800d3ac:	f7fb fff4 	bl	8009398 <__sinit>
 800d3b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d3b4:	0719      	lsls	r1, r3, #28
 800d3b6:	d422      	bmi.n	800d3fe <__swsetup_r+0x62>
 800d3b8:	06da      	lsls	r2, r3, #27
 800d3ba:	d407      	bmi.n	800d3cc <__swsetup_r+0x30>
 800d3bc:	2209      	movs	r2, #9
 800d3be:	602a      	str	r2, [r5, #0]
 800d3c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d3c4:	f04f 30ff 	mov.w	r0, #4294967295
 800d3c8:	81a3      	strh	r3, [r4, #12]
 800d3ca:	e033      	b.n	800d434 <__swsetup_r+0x98>
 800d3cc:	0758      	lsls	r0, r3, #29
 800d3ce:	d512      	bpl.n	800d3f6 <__swsetup_r+0x5a>
 800d3d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d3d2:	b141      	cbz	r1, 800d3e6 <__swsetup_r+0x4a>
 800d3d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d3d8:	4299      	cmp	r1, r3
 800d3da:	d002      	beq.n	800d3e2 <__swsetup_r+0x46>
 800d3dc:	4628      	mov	r0, r5
 800d3de:	f7fc fff9 	bl	800a3d4 <_free_r>
 800d3e2:	2300      	movs	r3, #0
 800d3e4:	6363      	str	r3, [r4, #52]	@ 0x34
 800d3e6:	89a3      	ldrh	r3, [r4, #12]
 800d3e8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d3ec:	81a3      	strh	r3, [r4, #12]
 800d3ee:	2300      	movs	r3, #0
 800d3f0:	6063      	str	r3, [r4, #4]
 800d3f2:	6923      	ldr	r3, [r4, #16]
 800d3f4:	6023      	str	r3, [r4, #0]
 800d3f6:	89a3      	ldrh	r3, [r4, #12]
 800d3f8:	f043 0308 	orr.w	r3, r3, #8
 800d3fc:	81a3      	strh	r3, [r4, #12]
 800d3fe:	6923      	ldr	r3, [r4, #16]
 800d400:	b94b      	cbnz	r3, 800d416 <__swsetup_r+0x7a>
 800d402:	89a3      	ldrh	r3, [r4, #12]
 800d404:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d408:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d40c:	d003      	beq.n	800d416 <__swsetup_r+0x7a>
 800d40e:	4621      	mov	r1, r4
 800d410:	4628      	mov	r0, r5
 800d412:	f000 f882 	bl	800d51a <__smakebuf_r>
 800d416:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d41a:	f013 0201 	ands.w	r2, r3, #1
 800d41e:	d00a      	beq.n	800d436 <__swsetup_r+0x9a>
 800d420:	2200      	movs	r2, #0
 800d422:	60a2      	str	r2, [r4, #8]
 800d424:	6962      	ldr	r2, [r4, #20]
 800d426:	4252      	negs	r2, r2
 800d428:	61a2      	str	r2, [r4, #24]
 800d42a:	6922      	ldr	r2, [r4, #16]
 800d42c:	b942      	cbnz	r2, 800d440 <__swsetup_r+0xa4>
 800d42e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d432:	d1c5      	bne.n	800d3c0 <__swsetup_r+0x24>
 800d434:	bd38      	pop	{r3, r4, r5, pc}
 800d436:	0799      	lsls	r1, r3, #30
 800d438:	bf58      	it	pl
 800d43a:	6962      	ldrpl	r2, [r4, #20]
 800d43c:	60a2      	str	r2, [r4, #8]
 800d43e:	e7f4      	b.n	800d42a <__swsetup_r+0x8e>
 800d440:	2000      	movs	r0, #0
 800d442:	e7f7      	b.n	800d434 <__swsetup_r+0x98>
 800d444:	20000018 	.word	0x20000018

0800d448 <_raise_r>:
 800d448:	291f      	cmp	r1, #31
 800d44a:	b538      	push	{r3, r4, r5, lr}
 800d44c:	4605      	mov	r5, r0
 800d44e:	460c      	mov	r4, r1
 800d450:	d904      	bls.n	800d45c <_raise_r+0x14>
 800d452:	2316      	movs	r3, #22
 800d454:	6003      	str	r3, [r0, #0]
 800d456:	f04f 30ff 	mov.w	r0, #4294967295
 800d45a:	bd38      	pop	{r3, r4, r5, pc}
 800d45c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d45e:	b112      	cbz	r2, 800d466 <_raise_r+0x1e>
 800d460:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d464:	b94b      	cbnz	r3, 800d47a <_raise_r+0x32>
 800d466:	4628      	mov	r0, r5
 800d468:	f000 f830 	bl	800d4cc <_getpid_r>
 800d46c:	4622      	mov	r2, r4
 800d46e:	4601      	mov	r1, r0
 800d470:	4628      	mov	r0, r5
 800d472:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d476:	f000 b817 	b.w	800d4a8 <_kill_r>
 800d47a:	2b01      	cmp	r3, #1
 800d47c:	d00a      	beq.n	800d494 <_raise_r+0x4c>
 800d47e:	1c59      	adds	r1, r3, #1
 800d480:	d103      	bne.n	800d48a <_raise_r+0x42>
 800d482:	2316      	movs	r3, #22
 800d484:	6003      	str	r3, [r0, #0]
 800d486:	2001      	movs	r0, #1
 800d488:	e7e7      	b.n	800d45a <_raise_r+0x12>
 800d48a:	2100      	movs	r1, #0
 800d48c:	4620      	mov	r0, r4
 800d48e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d492:	4798      	blx	r3
 800d494:	2000      	movs	r0, #0
 800d496:	e7e0      	b.n	800d45a <_raise_r+0x12>

0800d498 <raise>:
 800d498:	4b02      	ldr	r3, [pc, #8]	@ (800d4a4 <raise+0xc>)
 800d49a:	4601      	mov	r1, r0
 800d49c:	6818      	ldr	r0, [r3, #0]
 800d49e:	f7ff bfd3 	b.w	800d448 <_raise_r>
 800d4a2:	bf00      	nop
 800d4a4:	20000018 	.word	0x20000018

0800d4a8 <_kill_r>:
 800d4a8:	b538      	push	{r3, r4, r5, lr}
 800d4aa:	2300      	movs	r3, #0
 800d4ac:	4d06      	ldr	r5, [pc, #24]	@ (800d4c8 <_kill_r+0x20>)
 800d4ae:	4604      	mov	r4, r0
 800d4b0:	4608      	mov	r0, r1
 800d4b2:	4611      	mov	r1, r2
 800d4b4:	602b      	str	r3, [r5, #0]
 800d4b6:	f7f4 fc4f 	bl	8001d58 <_kill>
 800d4ba:	1c43      	adds	r3, r0, #1
 800d4bc:	d102      	bne.n	800d4c4 <_kill_r+0x1c>
 800d4be:	682b      	ldr	r3, [r5, #0]
 800d4c0:	b103      	cbz	r3, 800d4c4 <_kill_r+0x1c>
 800d4c2:	6023      	str	r3, [r4, #0]
 800d4c4:	bd38      	pop	{r3, r4, r5, pc}
 800d4c6:	bf00      	nop
 800d4c8:	200004e8 	.word	0x200004e8

0800d4cc <_getpid_r>:
 800d4cc:	f7f4 bc3c 	b.w	8001d48 <_getpid>

0800d4d0 <__swhatbuf_r>:
 800d4d0:	b570      	push	{r4, r5, r6, lr}
 800d4d2:	460c      	mov	r4, r1
 800d4d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d4d8:	b096      	sub	sp, #88	@ 0x58
 800d4da:	4615      	mov	r5, r2
 800d4dc:	2900      	cmp	r1, #0
 800d4de:	461e      	mov	r6, r3
 800d4e0:	da0c      	bge.n	800d4fc <__swhatbuf_r+0x2c>
 800d4e2:	89a3      	ldrh	r3, [r4, #12]
 800d4e4:	2100      	movs	r1, #0
 800d4e6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d4ea:	bf14      	ite	ne
 800d4ec:	2340      	movne	r3, #64	@ 0x40
 800d4ee:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d4f2:	2000      	movs	r0, #0
 800d4f4:	6031      	str	r1, [r6, #0]
 800d4f6:	602b      	str	r3, [r5, #0]
 800d4f8:	b016      	add	sp, #88	@ 0x58
 800d4fa:	bd70      	pop	{r4, r5, r6, pc}
 800d4fc:	466a      	mov	r2, sp
 800d4fe:	f000 f849 	bl	800d594 <_fstat_r>
 800d502:	2800      	cmp	r0, #0
 800d504:	dbed      	blt.n	800d4e2 <__swhatbuf_r+0x12>
 800d506:	9901      	ldr	r1, [sp, #4]
 800d508:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d50c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d510:	4259      	negs	r1, r3
 800d512:	4159      	adcs	r1, r3
 800d514:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d518:	e7eb      	b.n	800d4f2 <__swhatbuf_r+0x22>

0800d51a <__smakebuf_r>:
 800d51a:	898b      	ldrh	r3, [r1, #12]
 800d51c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d51e:	079d      	lsls	r5, r3, #30
 800d520:	4606      	mov	r6, r0
 800d522:	460c      	mov	r4, r1
 800d524:	d507      	bpl.n	800d536 <__smakebuf_r+0x1c>
 800d526:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d52a:	6023      	str	r3, [r4, #0]
 800d52c:	6123      	str	r3, [r4, #16]
 800d52e:	2301      	movs	r3, #1
 800d530:	6163      	str	r3, [r4, #20]
 800d532:	b003      	add	sp, #12
 800d534:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d536:	ab01      	add	r3, sp, #4
 800d538:	466a      	mov	r2, sp
 800d53a:	f7ff ffc9 	bl	800d4d0 <__swhatbuf_r>
 800d53e:	9f00      	ldr	r7, [sp, #0]
 800d540:	4605      	mov	r5, r0
 800d542:	4630      	mov	r0, r6
 800d544:	4639      	mov	r1, r7
 800d546:	f7fc ffb9 	bl	800a4bc <_malloc_r>
 800d54a:	b948      	cbnz	r0, 800d560 <__smakebuf_r+0x46>
 800d54c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d550:	059a      	lsls	r2, r3, #22
 800d552:	d4ee      	bmi.n	800d532 <__smakebuf_r+0x18>
 800d554:	f023 0303 	bic.w	r3, r3, #3
 800d558:	f043 0302 	orr.w	r3, r3, #2
 800d55c:	81a3      	strh	r3, [r4, #12]
 800d55e:	e7e2      	b.n	800d526 <__smakebuf_r+0xc>
 800d560:	89a3      	ldrh	r3, [r4, #12]
 800d562:	6020      	str	r0, [r4, #0]
 800d564:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d568:	81a3      	strh	r3, [r4, #12]
 800d56a:	9b01      	ldr	r3, [sp, #4]
 800d56c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d570:	b15b      	cbz	r3, 800d58a <__smakebuf_r+0x70>
 800d572:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d576:	4630      	mov	r0, r6
 800d578:	f000 f81e 	bl	800d5b8 <_isatty_r>
 800d57c:	b128      	cbz	r0, 800d58a <__smakebuf_r+0x70>
 800d57e:	89a3      	ldrh	r3, [r4, #12]
 800d580:	f023 0303 	bic.w	r3, r3, #3
 800d584:	f043 0301 	orr.w	r3, r3, #1
 800d588:	81a3      	strh	r3, [r4, #12]
 800d58a:	89a3      	ldrh	r3, [r4, #12]
 800d58c:	431d      	orrs	r5, r3
 800d58e:	81a5      	strh	r5, [r4, #12]
 800d590:	e7cf      	b.n	800d532 <__smakebuf_r+0x18>
	...

0800d594 <_fstat_r>:
 800d594:	b538      	push	{r3, r4, r5, lr}
 800d596:	2300      	movs	r3, #0
 800d598:	4d06      	ldr	r5, [pc, #24]	@ (800d5b4 <_fstat_r+0x20>)
 800d59a:	4604      	mov	r4, r0
 800d59c:	4608      	mov	r0, r1
 800d59e:	4611      	mov	r1, r2
 800d5a0:	602b      	str	r3, [r5, #0]
 800d5a2:	f7f4 fc39 	bl	8001e18 <_fstat>
 800d5a6:	1c43      	adds	r3, r0, #1
 800d5a8:	d102      	bne.n	800d5b0 <_fstat_r+0x1c>
 800d5aa:	682b      	ldr	r3, [r5, #0]
 800d5ac:	b103      	cbz	r3, 800d5b0 <_fstat_r+0x1c>
 800d5ae:	6023      	str	r3, [r4, #0]
 800d5b0:	bd38      	pop	{r3, r4, r5, pc}
 800d5b2:	bf00      	nop
 800d5b4:	200004e8 	.word	0x200004e8

0800d5b8 <_isatty_r>:
 800d5b8:	b538      	push	{r3, r4, r5, lr}
 800d5ba:	2300      	movs	r3, #0
 800d5bc:	4d05      	ldr	r5, [pc, #20]	@ (800d5d4 <_isatty_r+0x1c>)
 800d5be:	4604      	mov	r4, r0
 800d5c0:	4608      	mov	r0, r1
 800d5c2:	602b      	str	r3, [r5, #0]
 800d5c4:	f7f4 fc38 	bl	8001e38 <_isatty>
 800d5c8:	1c43      	adds	r3, r0, #1
 800d5ca:	d102      	bne.n	800d5d2 <_isatty_r+0x1a>
 800d5cc:	682b      	ldr	r3, [r5, #0]
 800d5ce:	b103      	cbz	r3, 800d5d2 <_isatty_r+0x1a>
 800d5d0:	6023      	str	r3, [r4, #0]
 800d5d2:	bd38      	pop	{r3, r4, r5, pc}
 800d5d4:	200004e8 	.word	0x200004e8

0800d5d8 <_init>:
 800d5d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5da:	bf00      	nop
 800d5dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d5de:	bc08      	pop	{r3}
 800d5e0:	469e      	mov	lr, r3
 800d5e2:	4770      	bx	lr

0800d5e4 <_fini>:
 800d5e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5e6:	bf00      	nop
 800d5e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d5ea:	bc08      	pop	{r3}
 800d5ec:	469e      	mov	lr, r3
 800d5ee:	4770      	bx	lr
