Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Nov  7 16:53:43 2018
| Host         : eng204 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VGATop_timing_summary_routed.rpt -pb VGATop_timing_summary_routed.pb -rpx VGATop_timing_summary_routed.rpx -warn_on_violation
| Design       : VGATop
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: i_vga_project/circle_y_t_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i_vga_project/circle_y_t_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i_vga_project/circle_y_t_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i_vga_project/circle_y_t_reg_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i_vga_sync/hcount_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i_vga_sync/hcount_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i_vga_sync/hcount_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i_vga_sync/hcount_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i_vga_sync/hcount_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i_vga_sync/hcount_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i_vga_sync/hcount_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i_vga_sync/hcount_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i_vga_sync/hcount_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i_vga_sync/hcount_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: i_vga_sync/vcount_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: i_vga_sync/vcount_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: i_vga_sync/vcount_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: i_vga_sync/vcount_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i_vga_sync/vcount_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i_vga_sync/vcount_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i_vga_sync/vcount_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i_vga_sync/vcount_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i_vga_sync/vcount_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i_vga_sync/vcount_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 69 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.284        0.000                      0                  139        0.097        0.000                      0                  139        3.000        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         34.284        0.000                      0                  139        0.195        0.000                      0                  139       19.500        0.000                       0                    71  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       34.287        0.000                      0                  139        0.195        0.000                      0                  139       19.500        0.000                       0                    71  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         34.284        0.000                      0                  139        0.097        0.000                      0                  139  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       34.284        0.000                      0                  139        0.097        0.000                      0                  139  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.284ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.062ns (20.948%)  route 4.008ns (79.052%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.624    -0.888    i_vga_sync/CLK
    SLICE_X4Y31          FDRE                                         r  i_vga_sync/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  i_vga_sync/hcount_reg[3]/Q
                         net (fo=19, routed)          1.252     0.820    i_vga_sync/hcount_reg[9]_0[3]
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.150     0.970 r  i_vga_sync/hcount[9]_i_3/O
                         net (fo=4, routed)           0.281     1.252    i_vga_sync/hcount[9]_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I2_O)        0.332     1.584 r  i_vga_sync/hcount[9]_i_1/O
                         net (fo=21, routed)          1.421     3.005    i_vga_sync/hcount[9]_i_1_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.129 r  i_vga_sync/vcount[9]_i_1/O
                         net (fo=10, routed)          1.054     4.182    i_vga_sync/vcount
    SLICE_X6Y30          FDRE                                         r  i_vga_sync/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.506    38.511    i_vga_sync/CLK
    SLICE_X6Y30          FDRE                                         r  i_vga_sync/vcount_reg[6]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X6Y30          FDRE (Setup_fdre_C_R)       -0.524    38.466    i_vga_sync/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                 34.284    

Slack (MET) :             34.379ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.062ns (20.948%)  route 4.008ns (79.052%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.624    -0.888    i_vga_sync/CLK
    SLICE_X4Y31          FDRE                                         r  i_vga_sync/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  i_vga_sync/hcount_reg[3]/Q
                         net (fo=19, routed)          1.252     0.820    i_vga_sync/hcount_reg[9]_0[3]
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.150     0.970 r  i_vga_sync/hcount[9]_i_3/O
                         net (fo=4, routed)           0.281     1.252    i_vga_sync/hcount[9]_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I2_O)        0.332     1.584 r  i_vga_sync/hcount[9]_i_1/O
                         net (fo=21, routed)          1.421     3.005    i_vga_sync/hcount[9]_i_1_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.129 r  i_vga_sync/vcount[9]_i_1/O
                         net (fo=10, routed)          1.054     4.182    i_vga_sync/vcount
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.506    38.511    i_vga_sync/CLK
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[2]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X7Y30          FDRE (Setup_fdre_C_R)       -0.429    38.561    i_vga_sync/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                 34.379    

Slack (MET) :             34.379ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.062ns (20.948%)  route 4.008ns (79.052%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.624    -0.888    i_vga_sync/CLK
    SLICE_X4Y31          FDRE                                         r  i_vga_sync/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  i_vga_sync/hcount_reg[3]/Q
                         net (fo=19, routed)          1.252     0.820    i_vga_sync/hcount_reg[9]_0[3]
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.150     0.970 r  i_vga_sync/hcount[9]_i_3/O
                         net (fo=4, routed)           0.281     1.252    i_vga_sync/hcount[9]_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I2_O)        0.332     1.584 r  i_vga_sync/hcount[9]_i_1/O
                         net (fo=21, routed)          1.421     3.005    i_vga_sync/hcount[9]_i_1_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.129 r  i_vga_sync/vcount[9]_i_1/O
                         net (fo=10, routed)          1.054     4.182    i_vga_sync/vcount
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.506    38.511    i_vga_sync/CLK
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[3]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X7Y30          FDRE (Setup_fdre_C_R)       -0.429    38.561    i_vga_sync/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                 34.379    

Slack (MET) :             34.379ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.062ns (20.948%)  route 4.008ns (79.052%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.624    -0.888    i_vga_sync/CLK
    SLICE_X4Y31          FDRE                                         r  i_vga_sync/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  i_vga_sync/hcount_reg[3]/Q
                         net (fo=19, routed)          1.252     0.820    i_vga_sync/hcount_reg[9]_0[3]
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.150     0.970 r  i_vga_sync/hcount[9]_i_3/O
                         net (fo=4, routed)           0.281     1.252    i_vga_sync/hcount[9]_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I2_O)        0.332     1.584 r  i_vga_sync/hcount[9]_i_1/O
                         net (fo=21, routed)          1.421     3.005    i_vga_sync/hcount[9]_i_1_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.129 r  i_vga_sync/vcount[9]_i_1/O
                         net (fo=10, routed)          1.054     4.182    i_vga_sync/vcount
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.506    38.511    i_vga_sync/CLK
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[5]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X7Y30          FDRE (Setup_fdre_C_R)       -0.429    38.561    i_vga_sync/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                 34.379    

Slack (MET) :             34.379ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.062ns (20.948%)  route 4.008ns (79.052%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.624    -0.888    i_vga_sync/CLK
    SLICE_X4Y31          FDRE                                         r  i_vga_sync/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  i_vga_sync/hcount_reg[3]/Q
                         net (fo=19, routed)          1.252     0.820    i_vga_sync/hcount_reg[9]_0[3]
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.150     0.970 r  i_vga_sync/hcount[9]_i_3/O
                         net (fo=4, routed)           0.281     1.252    i_vga_sync/hcount[9]_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I2_O)        0.332     1.584 r  i_vga_sync/hcount[9]_i_1/O
                         net (fo=21, routed)          1.421     3.005    i_vga_sync/hcount[9]_i_1_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.129 r  i_vga_sync/vcount[9]_i_1/O
                         net (fo=10, routed)          1.054     4.182    i_vga_sync/vcount
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.506    38.511    i_vga_sync/CLK
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[7]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X7Y30          FDRE (Setup_fdre_C_R)       -0.429    38.561    i_vga_sync/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                 34.379    

Slack (MET) :             34.379ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.062ns (20.948%)  route 4.008ns (79.052%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.624    -0.888    i_vga_sync/CLK
    SLICE_X4Y31          FDRE                                         r  i_vga_sync/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  i_vga_sync/hcount_reg[3]/Q
                         net (fo=19, routed)          1.252     0.820    i_vga_sync/hcount_reg[9]_0[3]
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.150     0.970 r  i_vga_sync/hcount[9]_i_3/O
                         net (fo=4, routed)           0.281     1.252    i_vga_sync/hcount[9]_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I2_O)        0.332     1.584 r  i_vga_sync/hcount[9]_i_1/O
                         net (fo=21, routed)          1.421     3.005    i_vga_sync/hcount[9]_i_1_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.129 r  i_vga_sync/vcount[9]_i_1/O
                         net (fo=10, routed)          1.054     4.182    i_vga_sync/vcount
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.506    38.511    i_vga_sync/CLK
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[9]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X7Y30          FDRE (Setup_fdre_C_R)       -0.429    38.561    i_vga_sync/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                 34.379    

Slack (MET) :             34.678ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_x_r_reg_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.828ns (16.581%)  route 4.166ns (83.419%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.627    -0.885    i_vga_sync/CLK
    SLICE_X3Y31          FDRE                                         r  i_vga_sync/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  i_vga_sync/hcount_reg[9]/Q
                         net (fo=12, routed)          1.462     1.033    i_vga_sync/hcount_reg[9]_0[9]
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.124     1.157 r  i_vga_sync/rightLimit_reg[9]_i_6/O
                         net (fo=3, routed)           0.843     2.000    i_vga_sync/rightLimit_reg[9]_i_6_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124     2.124 r  i_vga_sync/rightLimit_reg[9]_i_2/O
                         net (fo=5, routed)           0.992     3.116    i_vga_project/refresh_en
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.124     3.240 r  i_vga_project/circle_x_r_reg[9]_i_1/O
                         net (fo=20, routed)          0.869     4.109    i_vga_project/circle_x_r_reg[9]_i_1_n_0
    SLICE_X3Y28          FDPE                                         r  i_vga_project/circle_x_r_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.507    38.512    i_vga_project/CLK
    SLICE_X3Y28          FDPE                                         r  i_vga_project/circle_x_r_reg_reg[0]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.098    38.992    
    SLICE_X3Y28          FDPE (Setup_fdpe_C_CE)      -0.205    38.787    i_vga_project/circle_x_r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.787    
                         arrival time                          -4.109    
  -------------------------------------------------------------------
                         slack                                 34.678    

Slack (MET) :             34.744ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_x_l_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.828ns (16.821%)  route 4.094ns (83.179%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.627    -0.885    i_vga_sync/CLK
    SLICE_X3Y31          FDRE                                         r  i_vga_sync/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  i_vga_sync/hcount_reg[9]/Q
                         net (fo=12, routed)          1.462     1.033    i_vga_sync/hcount_reg[9]_0[9]
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.124     1.157 r  i_vga_sync/rightLimit_reg[9]_i_6/O
                         net (fo=3, routed)           0.843     2.000    i_vga_sync/rightLimit_reg[9]_i_6_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124     2.124 r  i_vga_sync/rightLimit_reg[9]_i_2/O
                         net (fo=5, routed)           0.992     3.116    i_vga_project/refresh_en
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.124     3.240 r  i_vga_project/circle_x_r_reg[9]_i_1/O
                         net (fo=20, routed)          0.798     4.038    i_vga_project/circle_x_r_reg[9]_i_1_n_0
    SLICE_X1Y25          FDCE                                         r  i_vga_project/circle_x_l_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.502    38.507    i_vga_project/CLK
    SLICE_X1Y25          FDCE                                         r  i_vga_project/circle_x_l_reg_reg[0]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X1Y25          FDCE (Setup_fdce_C_CE)      -0.205    38.782    i_vga_project/circle_x_l_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.782    
                         arrival time                          -4.038    
  -------------------------------------------------------------------
                         slack                                 34.744    

Slack (MET) :             34.744ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_x_l_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.828ns (16.821%)  route 4.094ns (83.179%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.627    -0.885    i_vga_sync/CLK
    SLICE_X3Y31          FDRE                                         r  i_vga_sync/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  i_vga_sync/hcount_reg[9]/Q
                         net (fo=12, routed)          1.462     1.033    i_vga_sync/hcount_reg[9]_0[9]
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.124     1.157 r  i_vga_sync/rightLimit_reg[9]_i_6/O
                         net (fo=3, routed)           0.843     2.000    i_vga_sync/rightLimit_reg[9]_i_6_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124     2.124 r  i_vga_sync/rightLimit_reg[9]_i_2/O
                         net (fo=5, routed)           0.992     3.116    i_vga_project/refresh_en
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.124     3.240 r  i_vga_project/circle_x_r_reg[9]_i_1/O
                         net (fo=20, routed)          0.798     4.038    i_vga_project/circle_x_r_reg[9]_i_1_n_0
    SLICE_X1Y25          FDCE                                         r  i_vga_project/circle_x_l_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.502    38.507    i_vga_project/CLK
    SLICE_X1Y25          FDCE                                         r  i_vga_project/circle_x_l_reg_reg[1]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X1Y25          FDCE (Setup_fdce_C_CE)      -0.205    38.782    i_vga_project/circle_x_l_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         38.782    
                         arrival time                          -4.038    
  -------------------------------------------------------------------
                         slack                                 34.744    

Slack (MET) :             34.744ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_x_l_reg_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.828ns (16.821%)  route 4.094ns (83.179%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.627    -0.885    i_vga_sync/CLK
    SLICE_X3Y31          FDRE                                         r  i_vga_sync/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  i_vga_sync/hcount_reg[9]/Q
                         net (fo=12, routed)          1.462     1.033    i_vga_sync/hcount_reg[9]_0[9]
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.124     1.157 r  i_vga_sync/rightLimit_reg[9]_i_6/O
                         net (fo=3, routed)           0.843     2.000    i_vga_sync/rightLimit_reg[9]_i_6_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124     2.124 r  i_vga_sync/rightLimit_reg[9]_i_2/O
                         net (fo=5, routed)           0.992     3.116    i_vga_project/refresh_en
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.124     3.240 r  i_vga_project/circle_x_r_reg[9]_i_1/O
                         net (fo=20, routed)          0.798     4.038    i_vga_project/circle_x_r_reg[9]_i_1_n_0
    SLICE_X1Y25          FDPE                                         r  i_vga_project/circle_x_l_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.502    38.507    i_vga_project/CLK
    SLICE_X1Y25          FDPE                                         r  i_vga_project/circle_x_l_reg_reg[2]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X1Y25          FDPE (Setup_fdpe_C_CE)      -0.205    38.782    i_vga_project/circle_x_l_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         38.782    
                         arrival time                          -4.038    
  -------------------------------------------------------------------
                         slack                                 34.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 i_vga_project/circle_y_t_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_y_b_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.284%)  route 0.113ns (37.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.583    -0.598    i_vga_project/CLK
    SLICE_X4Y27          FDCE                                         r  i_vga_project/circle_y_t_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  i_vga_project/circle_y_t_reg_reg[6]/Q
                         net (fo=12, routed)          0.113    -0.345    i_vga_project/circle_y_b_reg_reg[9]_0[6]
    SLICE_X5Y27          LUT5 (Prop_lut5_I4_O)        0.045    -0.300 r  i_vga_project/circle_y_b_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.300    i_vga_project/circle_y_b_next[9]
    SLICE_X5Y27          FDCE                                         r  i_vga_project/circle_y_b_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.851    -0.839    i_vga_project/CLK
    SLICE_X5Y27          FDCE                                         r  i_vga_project/circle_y_b_reg_reg[9]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X5Y27          FDCE (Hold_fdce_C_D)         0.091    -0.494    i_vga_project/circle_y_b_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 i_vga_project/circle_x_l_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_x_r_reg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.102%)  route 0.152ns (44.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.582    -0.599    i_vga_project/CLK
    SLICE_X1Y25          FDCE                                         r  i_vga_project/circle_x_l_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  i_vga_project/circle_x_l_reg_reg[0]/Q
                         net (fo=19, routed)          0.152    -0.307    i_vga_project/Q[0]
    SLICE_X2Y25          LUT6 (Prop_lut6_I3_O)        0.045    -0.262 r  i_vga_project/circle_x_r_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    i_vga_project/circle_x_r_reg[4]_i_1_n_0
    SLICE_X2Y25          FDPE                                         r  i_vga_project/circle_x_r_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.850    -0.840    i_vga_project/CLK
    SLICE_X2Y25          FDPE                                         r  i_vga_project/circle_x_r_reg_reg[4]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X2Y25          FDPE (Hold_fdpe_C_D)         0.121    -0.465    i_vga_project/circle_x_r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 i_vga_project/circle_y_t_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_y_b_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.685%)  route 0.160ns (46.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.583    -0.598    i_vga_project/CLK
    SLICE_X4Y27          FDCE                                         r  i_vga_project/circle_y_t_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  i_vga_project/circle_y_t_reg_reg[7]/Q
                         net (fo=11, routed)          0.160    -0.297    i_vga_project/circle_y_b_reg_reg[9]_0[7]
    SLICE_X6Y27          LUT6 (Prop_lut6_I5_O)        0.045    -0.252 r  i_vga_project/circle_y_b_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    i_vga_project/circle_y_b_next[8]
    SLICE_X6Y27          FDCE                                         r  i_vga_project/circle_y_b_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.851    -0.839    i_vga_project/CLK
    SLICE_X6Y27          FDCE                                         r  i_vga_project/circle_y_b_reg_reg[8]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X6Y27          FDCE (Hold_fdce_C_D)         0.120    -0.465    i_vga_project/circle_y_b_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 i_vga_sync/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.304%)  route 0.163ns (46.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.585    -0.596    i_vga_sync/CLK
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  i_vga_sync/vcount_reg[2]/Q
                         net (fo=25, routed)          0.163    -0.292    i_vga_sync/Q[2]
    SLICE_X6Y30          LUT6 (Prop_lut6_I1_O)        0.045    -0.247 r  i_vga_sync/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    i_vga_sync/p_0_in[6]
    SLICE_X6Y30          FDRE                                         r  i_vga_sync/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.854    -0.836    i_vga_sync/CLK
    SLICE_X6Y30          FDRE                                         r  i_vga_sync/vcount_reg[6]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.121    -0.462    i_vga_sync/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 i_vga_project/circle_x_l_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_x_r_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.877%)  route 0.166ns (47.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.585    -0.596    i_vga_project/CLK
    SLICE_X1Y27          FDCE                                         r  i_vga_project/circle_x_l_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  i_vga_project/circle_x_l_reg_reg[8]/Q
                         net (fo=8, routed)           0.166    -0.290    i_vga_project/Q[8]
    SLICE_X2Y27          LUT6 (Prop_lut6_I1_O)        0.045    -0.245 r  i_vga_project/circle_x_r_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.245    i_vga_project/circle_x_r_next0_in[9]
    SLICE_X2Y27          FDCE                                         r  i_vga_project/circle_x_r_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.853    -0.837    i_vga_project/CLK
    SLICE_X2Y27          FDCE                                         r  i_vga_project/circle_x_r_reg_reg[9]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X2Y27          FDCE (Hold_fdce_C_D)         0.120    -0.463    i_vga_project/circle_x_r_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 i_vga_project/circle_y_t_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_y_b_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.163%)  route 0.171ns (47.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.581    -0.600    i_vga_project/CLK
    SLICE_X4Y26          FDPE                                         r  i_vga_project/circle_y_t_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  i_vga_project/circle_y_t_reg_reg[3]/Q
                         net (fo=16, routed)          0.171    -0.289    i_vga_project/circle_y_b_reg_reg[9]_0[3]
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.045    -0.244 r  i_vga_project/circle_y_b_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    i_vga_project/circle_y_b_reg[4]_i_1_n_0
    SLICE_X6Y26          FDCE                                         r  i_vga_project/circle_y_b_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.849    -0.841    i_vga_project/CLK
    SLICE_X6Y26          FDCE                                         r  i_vga_project/circle_y_b_reg_reg[4]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X6Y26          FDCE (Hold_fdce_C_D)         0.121    -0.466    i_vga_project/circle_y_b_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 i_vga_sync/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.191%)  route 0.122ns (36.809%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.585    -0.596    i_vga_sync/CLK
    SLICE_X6Y30          FDRE                                         r  i_vga_sync/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  i_vga_sync/vcount_reg[6]/Q
                         net (fo=13, routed)          0.122    -0.311    i_vga_sync/Q[6]
    SLICE_X7Y30          LUT4 (Prop_lut4_I3_O)        0.045    -0.266 r  i_vga_sync/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    i_vga_sync/p_0_in[7]
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.854    -0.836    i_vga_sync/CLK
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[7]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X7Y30          FDRE (Hold_fdre_C_D)         0.092    -0.491    i_vga_sync/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 i_vga_sync/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.753%)  route 0.148ns (44.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.585    -0.596    i_vga_sync/CLK
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  i_vga_sync/vcount_reg[5]/Q
                         net (fo=14, routed)          0.148    -0.308    i_vga_sync/Q[5]
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.045    -0.263 r  i_vga_sync/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    i_vga_sync/p_0_in[8]
    SLICE_X7Y29          FDRE                                         r  i_vga_sync/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.853    -0.837    i_vga_sync/CLK
    SLICE_X7Y29          FDRE                                         r  i_vga_sync/vcount_reg[8]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X7Y29          FDRE (Hold_fdre_C_D)         0.092    -0.491    i_vga_sync/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 i_vga_project/colour_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/red_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.388%)  route 0.155ns (48.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.587    -0.594    i_vga_project/CLK
    SLICE_X2Y30          FDCE                                         r  i_vga_project/colour_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  i_vga_project/colour_reg_reg[11]/Q
                         net (fo=1, routed)           0.155    -0.275    i_vga_project/red_next[3]
    SLICE_X1Y30          FDCE                                         r  i_vga_project/red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.856    -0.834    i_vga_project/CLK
    SLICE_X1Y30          FDCE                                         r  i_vga_project/red_reg_reg[3]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X1Y30          FDCE (Hold_fdce_C_D)         0.070    -0.510    i_vga_project/red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 i_vga_project/circle_x_l_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_x_r_reg_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.158%)  route 0.185ns (49.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.582    -0.599    i_vga_project/CLK
    SLICE_X1Y25          FDPE                                         r  i_vga_project/circle_x_l_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  i_vga_project/circle_x_l_reg_reg[3]/Q
                         net (fo=14, routed)          0.185    -0.274    i_vga_project/Q[3]
    SLICE_X2Y25          LUT6 (Prop_lut6_I2_O)        0.045    -0.229 r  i_vga_project/circle_x_r_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    i_vga_project/circle_x_r_reg[5]_i_1_n_0
    SLICE_X2Y25          FDPE                                         r  i_vga_project/circle_x_r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.850    -0.840    i_vga_project/CLK
    SLICE_X2Y25          FDPE                                         r  i_vga_project/circle_x_r_reg_reg[5]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X2Y25          FDPE (Hold_fdpe_C_D)         0.120    -0.466    i_vga_project/circle_x_r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { i_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    i_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X1Y30      i_vga_project/blue_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X1Y26      i_vga_project/circle_x_l_reg_reg[4]/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X1Y26      i_vga_project/circle_x_l_reg_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X1Y26      i_vga_project/circle_x_l_reg_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y30      i_vga_project/blue_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y26      i_vga_project/circle_x_l_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y30      i_vga_project/blue_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y30      i_vga_project/blue_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    i_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.287ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.062ns (20.948%)  route 4.008ns (79.052%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.624    -0.888    i_vga_sync/CLK
    SLICE_X4Y31          FDRE                                         r  i_vga_sync/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  i_vga_sync/hcount_reg[3]/Q
                         net (fo=19, routed)          1.252     0.820    i_vga_sync/hcount_reg[9]_0[3]
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.150     0.970 r  i_vga_sync/hcount[9]_i_3/O
                         net (fo=4, routed)           0.281     1.252    i_vga_sync/hcount[9]_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I2_O)        0.332     1.584 r  i_vga_sync/hcount[9]_i_1/O
                         net (fo=21, routed)          1.421     3.005    i_vga_sync/hcount[9]_i_1_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.129 r  i_vga_sync/vcount[9]_i_1/O
                         net (fo=10, routed)          1.054     4.182    i_vga_sync/vcount
    SLICE_X6Y30          FDRE                                         r  i_vga_sync/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.506    38.511    i_vga_sync/CLK
    SLICE_X6Y30          FDRE                                         r  i_vga_sync/vcount_reg[6]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X6Y30          FDRE (Setup_fdre_C_R)       -0.524    38.469    i_vga_sync/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         38.469    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                 34.287    

Slack (MET) :             34.382ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.062ns (20.948%)  route 4.008ns (79.052%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.624    -0.888    i_vga_sync/CLK
    SLICE_X4Y31          FDRE                                         r  i_vga_sync/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  i_vga_sync/hcount_reg[3]/Q
                         net (fo=19, routed)          1.252     0.820    i_vga_sync/hcount_reg[9]_0[3]
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.150     0.970 r  i_vga_sync/hcount[9]_i_3/O
                         net (fo=4, routed)           0.281     1.252    i_vga_sync/hcount[9]_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I2_O)        0.332     1.584 r  i_vga_sync/hcount[9]_i_1/O
                         net (fo=21, routed)          1.421     3.005    i_vga_sync/hcount[9]_i_1_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.129 r  i_vga_sync/vcount[9]_i_1/O
                         net (fo=10, routed)          1.054     4.182    i_vga_sync/vcount
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.506    38.511    i_vga_sync/CLK
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[2]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X7Y30          FDRE (Setup_fdre_C_R)       -0.429    38.564    i_vga_sync/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                 34.382    

Slack (MET) :             34.382ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.062ns (20.948%)  route 4.008ns (79.052%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.624    -0.888    i_vga_sync/CLK
    SLICE_X4Y31          FDRE                                         r  i_vga_sync/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  i_vga_sync/hcount_reg[3]/Q
                         net (fo=19, routed)          1.252     0.820    i_vga_sync/hcount_reg[9]_0[3]
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.150     0.970 r  i_vga_sync/hcount[9]_i_3/O
                         net (fo=4, routed)           0.281     1.252    i_vga_sync/hcount[9]_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I2_O)        0.332     1.584 r  i_vga_sync/hcount[9]_i_1/O
                         net (fo=21, routed)          1.421     3.005    i_vga_sync/hcount[9]_i_1_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.129 r  i_vga_sync/vcount[9]_i_1/O
                         net (fo=10, routed)          1.054     4.182    i_vga_sync/vcount
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.506    38.511    i_vga_sync/CLK
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[3]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X7Y30          FDRE (Setup_fdre_C_R)       -0.429    38.564    i_vga_sync/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                 34.382    

Slack (MET) :             34.382ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.062ns (20.948%)  route 4.008ns (79.052%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.624    -0.888    i_vga_sync/CLK
    SLICE_X4Y31          FDRE                                         r  i_vga_sync/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  i_vga_sync/hcount_reg[3]/Q
                         net (fo=19, routed)          1.252     0.820    i_vga_sync/hcount_reg[9]_0[3]
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.150     0.970 r  i_vga_sync/hcount[9]_i_3/O
                         net (fo=4, routed)           0.281     1.252    i_vga_sync/hcount[9]_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I2_O)        0.332     1.584 r  i_vga_sync/hcount[9]_i_1/O
                         net (fo=21, routed)          1.421     3.005    i_vga_sync/hcount[9]_i_1_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.129 r  i_vga_sync/vcount[9]_i_1/O
                         net (fo=10, routed)          1.054     4.182    i_vga_sync/vcount
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.506    38.511    i_vga_sync/CLK
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[5]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X7Y30          FDRE (Setup_fdre_C_R)       -0.429    38.564    i_vga_sync/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                 34.382    

Slack (MET) :             34.382ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.062ns (20.948%)  route 4.008ns (79.052%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.624    -0.888    i_vga_sync/CLK
    SLICE_X4Y31          FDRE                                         r  i_vga_sync/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  i_vga_sync/hcount_reg[3]/Q
                         net (fo=19, routed)          1.252     0.820    i_vga_sync/hcount_reg[9]_0[3]
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.150     0.970 r  i_vga_sync/hcount[9]_i_3/O
                         net (fo=4, routed)           0.281     1.252    i_vga_sync/hcount[9]_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I2_O)        0.332     1.584 r  i_vga_sync/hcount[9]_i_1/O
                         net (fo=21, routed)          1.421     3.005    i_vga_sync/hcount[9]_i_1_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.129 r  i_vga_sync/vcount[9]_i_1/O
                         net (fo=10, routed)          1.054     4.182    i_vga_sync/vcount
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.506    38.511    i_vga_sync/CLK
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[7]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X7Y30          FDRE (Setup_fdre_C_R)       -0.429    38.564    i_vga_sync/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                 34.382    

Slack (MET) :             34.382ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.062ns (20.948%)  route 4.008ns (79.052%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.624    -0.888    i_vga_sync/CLK
    SLICE_X4Y31          FDRE                                         r  i_vga_sync/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  i_vga_sync/hcount_reg[3]/Q
                         net (fo=19, routed)          1.252     0.820    i_vga_sync/hcount_reg[9]_0[3]
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.150     0.970 r  i_vga_sync/hcount[9]_i_3/O
                         net (fo=4, routed)           0.281     1.252    i_vga_sync/hcount[9]_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I2_O)        0.332     1.584 r  i_vga_sync/hcount[9]_i_1/O
                         net (fo=21, routed)          1.421     3.005    i_vga_sync/hcount[9]_i_1_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.129 r  i_vga_sync/vcount[9]_i_1/O
                         net (fo=10, routed)          1.054     4.182    i_vga_sync/vcount
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.506    38.511    i_vga_sync/CLK
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[9]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X7Y30          FDRE (Setup_fdre_C_R)       -0.429    38.564    i_vga_sync/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                 34.382    

Slack (MET) :             34.681ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_x_r_reg_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.828ns (16.581%)  route 4.166ns (83.419%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.627    -0.885    i_vga_sync/CLK
    SLICE_X3Y31          FDRE                                         r  i_vga_sync/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  i_vga_sync/hcount_reg[9]/Q
                         net (fo=12, routed)          1.462     1.033    i_vga_sync/hcount_reg[9]_0[9]
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.124     1.157 r  i_vga_sync/rightLimit_reg[9]_i_6/O
                         net (fo=3, routed)           0.843     2.000    i_vga_sync/rightLimit_reg[9]_i_6_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124     2.124 r  i_vga_sync/rightLimit_reg[9]_i_2/O
                         net (fo=5, routed)           0.992     3.116    i_vga_project/refresh_en
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.124     3.240 r  i_vga_project/circle_x_r_reg[9]_i_1/O
                         net (fo=20, routed)          0.869     4.109    i_vga_project/circle_x_r_reg[9]_i_1_n_0
    SLICE_X3Y28          FDPE                                         r  i_vga_project/circle_x_r_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.507    38.512    i_vga_project/CLK
    SLICE_X3Y28          FDPE                                         r  i_vga_project/circle_x_r_reg_reg[0]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.094    38.995    
    SLICE_X3Y28          FDPE (Setup_fdpe_C_CE)      -0.205    38.790    i_vga_project/circle_x_r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.790    
                         arrival time                          -4.109    
  -------------------------------------------------------------------
                         slack                                 34.681    

Slack (MET) :             34.747ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_x_l_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.828ns (16.821%)  route 4.094ns (83.179%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.627    -0.885    i_vga_sync/CLK
    SLICE_X3Y31          FDRE                                         r  i_vga_sync/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  i_vga_sync/hcount_reg[9]/Q
                         net (fo=12, routed)          1.462     1.033    i_vga_sync/hcount_reg[9]_0[9]
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.124     1.157 r  i_vga_sync/rightLimit_reg[9]_i_6/O
                         net (fo=3, routed)           0.843     2.000    i_vga_sync/rightLimit_reg[9]_i_6_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124     2.124 r  i_vga_sync/rightLimit_reg[9]_i_2/O
                         net (fo=5, routed)           0.992     3.116    i_vga_project/refresh_en
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.124     3.240 r  i_vga_project/circle_x_r_reg[9]_i_1/O
                         net (fo=20, routed)          0.798     4.038    i_vga_project/circle_x_r_reg[9]_i_1_n_0
    SLICE_X1Y25          FDCE                                         r  i_vga_project/circle_x_l_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.502    38.507    i_vga_project/CLK
    SLICE_X1Y25          FDCE                                         r  i_vga_project/circle_x_l_reg_reg[0]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.094    38.990    
    SLICE_X1Y25          FDCE (Setup_fdce_C_CE)      -0.205    38.785    i_vga_project/circle_x_l_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.785    
                         arrival time                          -4.038    
  -------------------------------------------------------------------
                         slack                                 34.747    

Slack (MET) :             34.747ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_x_l_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.828ns (16.821%)  route 4.094ns (83.179%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.627    -0.885    i_vga_sync/CLK
    SLICE_X3Y31          FDRE                                         r  i_vga_sync/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  i_vga_sync/hcount_reg[9]/Q
                         net (fo=12, routed)          1.462     1.033    i_vga_sync/hcount_reg[9]_0[9]
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.124     1.157 r  i_vga_sync/rightLimit_reg[9]_i_6/O
                         net (fo=3, routed)           0.843     2.000    i_vga_sync/rightLimit_reg[9]_i_6_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124     2.124 r  i_vga_sync/rightLimit_reg[9]_i_2/O
                         net (fo=5, routed)           0.992     3.116    i_vga_project/refresh_en
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.124     3.240 r  i_vga_project/circle_x_r_reg[9]_i_1/O
                         net (fo=20, routed)          0.798     4.038    i_vga_project/circle_x_r_reg[9]_i_1_n_0
    SLICE_X1Y25          FDCE                                         r  i_vga_project/circle_x_l_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.502    38.507    i_vga_project/CLK
    SLICE_X1Y25          FDCE                                         r  i_vga_project/circle_x_l_reg_reg[1]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.094    38.990    
    SLICE_X1Y25          FDCE (Setup_fdce_C_CE)      -0.205    38.785    i_vga_project/circle_x_l_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         38.785    
                         arrival time                          -4.038    
  -------------------------------------------------------------------
                         slack                                 34.747    

Slack (MET) :             34.747ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_x_l_reg_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.828ns (16.821%)  route 4.094ns (83.179%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.627    -0.885    i_vga_sync/CLK
    SLICE_X3Y31          FDRE                                         r  i_vga_sync/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  i_vga_sync/hcount_reg[9]/Q
                         net (fo=12, routed)          1.462     1.033    i_vga_sync/hcount_reg[9]_0[9]
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.124     1.157 r  i_vga_sync/rightLimit_reg[9]_i_6/O
                         net (fo=3, routed)           0.843     2.000    i_vga_sync/rightLimit_reg[9]_i_6_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124     2.124 r  i_vga_sync/rightLimit_reg[9]_i_2/O
                         net (fo=5, routed)           0.992     3.116    i_vga_project/refresh_en
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.124     3.240 r  i_vga_project/circle_x_r_reg[9]_i_1/O
                         net (fo=20, routed)          0.798     4.038    i_vga_project/circle_x_r_reg[9]_i_1_n_0
    SLICE_X1Y25          FDPE                                         r  i_vga_project/circle_x_l_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.502    38.507    i_vga_project/CLK
    SLICE_X1Y25          FDPE                                         r  i_vga_project/circle_x_l_reg_reg[2]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.094    38.990    
    SLICE_X1Y25          FDPE (Setup_fdpe_C_CE)      -0.205    38.785    i_vga_project/circle_x_l_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         38.785    
                         arrival time                          -4.038    
  -------------------------------------------------------------------
                         slack                                 34.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 i_vga_project/circle_y_t_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_y_b_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.284%)  route 0.113ns (37.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.583    -0.598    i_vga_project/CLK
    SLICE_X4Y27          FDCE                                         r  i_vga_project/circle_y_t_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  i_vga_project/circle_y_t_reg_reg[6]/Q
                         net (fo=12, routed)          0.113    -0.345    i_vga_project/circle_y_b_reg_reg[9]_0[6]
    SLICE_X5Y27          LUT5 (Prop_lut5_I4_O)        0.045    -0.300 r  i_vga_project/circle_y_b_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.300    i_vga_project/circle_y_b_next[9]
    SLICE_X5Y27          FDCE                                         r  i_vga_project/circle_y_b_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.851    -0.839    i_vga_project/CLK
    SLICE_X5Y27          FDCE                                         r  i_vga_project/circle_y_b_reg_reg[9]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X5Y27          FDCE (Hold_fdce_C_D)         0.091    -0.494    i_vga_project/circle_y_b_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 i_vga_project/circle_x_l_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_x_r_reg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.102%)  route 0.152ns (44.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.582    -0.599    i_vga_project/CLK
    SLICE_X1Y25          FDCE                                         r  i_vga_project/circle_x_l_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  i_vga_project/circle_x_l_reg_reg[0]/Q
                         net (fo=19, routed)          0.152    -0.307    i_vga_project/Q[0]
    SLICE_X2Y25          LUT6 (Prop_lut6_I3_O)        0.045    -0.262 r  i_vga_project/circle_x_r_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    i_vga_project/circle_x_r_reg[4]_i_1_n_0
    SLICE_X2Y25          FDPE                                         r  i_vga_project/circle_x_r_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.850    -0.840    i_vga_project/CLK
    SLICE_X2Y25          FDPE                                         r  i_vga_project/circle_x_r_reg_reg[4]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X2Y25          FDPE (Hold_fdpe_C_D)         0.121    -0.465    i_vga_project/circle_x_r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 i_vga_project/circle_y_t_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_y_b_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.685%)  route 0.160ns (46.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.583    -0.598    i_vga_project/CLK
    SLICE_X4Y27          FDCE                                         r  i_vga_project/circle_y_t_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  i_vga_project/circle_y_t_reg_reg[7]/Q
                         net (fo=11, routed)          0.160    -0.297    i_vga_project/circle_y_b_reg_reg[9]_0[7]
    SLICE_X6Y27          LUT6 (Prop_lut6_I5_O)        0.045    -0.252 r  i_vga_project/circle_y_b_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    i_vga_project/circle_y_b_next[8]
    SLICE_X6Y27          FDCE                                         r  i_vga_project/circle_y_b_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.851    -0.839    i_vga_project/CLK
    SLICE_X6Y27          FDCE                                         r  i_vga_project/circle_y_b_reg_reg[8]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X6Y27          FDCE (Hold_fdce_C_D)         0.120    -0.465    i_vga_project/circle_y_b_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 i_vga_sync/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.304%)  route 0.163ns (46.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.585    -0.596    i_vga_sync/CLK
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  i_vga_sync/vcount_reg[2]/Q
                         net (fo=25, routed)          0.163    -0.292    i_vga_sync/Q[2]
    SLICE_X6Y30          LUT6 (Prop_lut6_I1_O)        0.045    -0.247 r  i_vga_sync/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    i_vga_sync/p_0_in[6]
    SLICE_X6Y30          FDRE                                         r  i_vga_sync/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.854    -0.836    i_vga_sync/CLK
    SLICE_X6Y30          FDRE                                         r  i_vga_sync/vcount_reg[6]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.121    -0.462    i_vga_sync/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 i_vga_project/circle_x_l_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_x_r_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.877%)  route 0.166ns (47.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.585    -0.596    i_vga_project/CLK
    SLICE_X1Y27          FDCE                                         r  i_vga_project/circle_x_l_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  i_vga_project/circle_x_l_reg_reg[8]/Q
                         net (fo=8, routed)           0.166    -0.290    i_vga_project/Q[8]
    SLICE_X2Y27          LUT6 (Prop_lut6_I1_O)        0.045    -0.245 r  i_vga_project/circle_x_r_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.245    i_vga_project/circle_x_r_next0_in[9]
    SLICE_X2Y27          FDCE                                         r  i_vga_project/circle_x_r_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.853    -0.837    i_vga_project/CLK
    SLICE_X2Y27          FDCE                                         r  i_vga_project/circle_x_r_reg_reg[9]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X2Y27          FDCE (Hold_fdce_C_D)         0.120    -0.463    i_vga_project/circle_x_r_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 i_vga_project/circle_y_t_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_y_b_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.163%)  route 0.171ns (47.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.581    -0.600    i_vga_project/CLK
    SLICE_X4Y26          FDPE                                         r  i_vga_project/circle_y_t_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  i_vga_project/circle_y_t_reg_reg[3]/Q
                         net (fo=16, routed)          0.171    -0.289    i_vga_project/circle_y_b_reg_reg[9]_0[3]
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.045    -0.244 r  i_vga_project/circle_y_b_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    i_vga_project/circle_y_b_reg[4]_i_1_n_0
    SLICE_X6Y26          FDCE                                         r  i_vga_project/circle_y_b_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.849    -0.841    i_vga_project/CLK
    SLICE_X6Y26          FDCE                                         r  i_vga_project/circle_y_b_reg_reg[4]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X6Y26          FDCE (Hold_fdce_C_D)         0.121    -0.466    i_vga_project/circle_y_b_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 i_vga_sync/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.191%)  route 0.122ns (36.809%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.585    -0.596    i_vga_sync/CLK
    SLICE_X6Y30          FDRE                                         r  i_vga_sync/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  i_vga_sync/vcount_reg[6]/Q
                         net (fo=13, routed)          0.122    -0.311    i_vga_sync/Q[6]
    SLICE_X7Y30          LUT4 (Prop_lut4_I3_O)        0.045    -0.266 r  i_vga_sync/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    i_vga_sync/p_0_in[7]
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.854    -0.836    i_vga_sync/CLK
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[7]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X7Y30          FDRE (Hold_fdre_C_D)         0.092    -0.491    i_vga_sync/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 i_vga_sync/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.753%)  route 0.148ns (44.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.585    -0.596    i_vga_sync/CLK
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  i_vga_sync/vcount_reg[5]/Q
                         net (fo=14, routed)          0.148    -0.308    i_vga_sync/Q[5]
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.045    -0.263 r  i_vga_sync/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    i_vga_sync/p_0_in[8]
    SLICE_X7Y29          FDRE                                         r  i_vga_sync/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.853    -0.837    i_vga_sync/CLK
    SLICE_X7Y29          FDRE                                         r  i_vga_sync/vcount_reg[8]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X7Y29          FDRE (Hold_fdre_C_D)         0.092    -0.491    i_vga_sync/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 i_vga_project/colour_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/red_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.388%)  route 0.155ns (48.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.587    -0.594    i_vga_project/CLK
    SLICE_X2Y30          FDCE                                         r  i_vga_project/colour_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  i_vga_project/colour_reg_reg[11]/Q
                         net (fo=1, routed)           0.155    -0.275    i_vga_project/red_next[3]
    SLICE_X1Y30          FDCE                                         r  i_vga_project/red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.856    -0.834    i_vga_project/CLK
    SLICE_X1Y30          FDCE                                         r  i_vga_project/red_reg_reg[3]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X1Y30          FDCE (Hold_fdce_C_D)         0.070    -0.510    i_vga_project/red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 i_vga_project/circle_x_l_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_x_r_reg_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.158%)  route 0.185ns (49.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.582    -0.599    i_vga_project/CLK
    SLICE_X1Y25          FDPE                                         r  i_vga_project/circle_x_l_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  i_vga_project/circle_x_l_reg_reg[3]/Q
                         net (fo=14, routed)          0.185    -0.274    i_vga_project/Q[3]
    SLICE_X2Y25          LUT6 (Prop_lut6_I2_O)        0.045    -0.229 r  i_vga_project/circle_x_r_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    i_vga_project/circle_x_r_reg[5]_i_1_n_0
    SLICE_X2Y25          FDPE                                         r  i_vga_project/circle_x_r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.850    -0.840    i_vga_project/CLK
    SLICE_X2Y25          FDPE                                         r  i_vga_project/circle_x_r_reg_reg[5]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X2Y25          FDPE (Hold_fdpe_C_D)         0.120    -0.466    i_vga_project/circle_x_r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { i_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    i_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X1Y30      i_vga_project/blue_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X1Y26      i_vga_project/circle_x_l_reg_reg[4]/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X1Y26      i_vga_project/circle_x_l_reg_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X1Y26      i_vga_project/circle_x_l_reg_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y30      i_vga_project/blue_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y26      i_vga_project/circle_x_l_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y30      i_vga_project/blue_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y30      i_vga_project/blue_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25      i_vga_project/circle_x_l_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    i_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  i_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.284ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.062ns (20.948%)  route 4.008ns (79.052%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.624    -0.888    i_vga_sync/CLK
    SLICE_X4Y31          FDRE                                         r  i_vga_sync/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  i_vga_sync/hcount_reg[3]/Q
                         net (fo=19, routed)          1.252     0.820    i_vga_sync/hcount_reg[9]_0[3]
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.150     0.970 r  i_vga_sync/hcount[9]_i_3/O
                         net (fo=4, routed)           0.281     1.252    i_vga_sync/hcount[9]_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I2_O)        0.332     1.584 r  i_vga_sync/hcount[9]_i_1/O
                         net (fo=21, routed)          1.421     3.005    i_vga_sync/hcount[9]_i_1_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.129 r  i_vga_sync/vcount[9]_i_1/O
                         net (fo=10, routed)          1.054     4.182    i_vga_sync/vcount
    SLICE_X6Y30          FDRE                                         r  i_vga_sync/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.506    38.511    i_vga_sync/CLK
    SLICE_X6Y30          FDRE                                         r  i_vga_sync/vcount_reg[6]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X6Y30          FDRE (Setup_fdre_C_R)       -0.524    38.466    i_vga_sync/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                 34.284    

Slack (MET) :             34.379ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.062ns (20.948%)  route 4.008ns (79.052%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.624    -0.888    i_vga_sync/CLK
    SLICE_X4Y31          FDRE                                         r  i_vga_sync/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  i_vga_sync/hcount_reg[3]/Q
                         net (fo=19, routed)          1.252     0.820    i_vga_sync/hcount_reg[9]_0[3]
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.150     0.970 r  i_vga_sync/hcount[9]_i_3/O
                         net (fo=4, routed)           0.281     1.252    i_vga_sync/hcount[9]_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I2_O)        0.332     1.584 r  i_vga_sync/hcount[9]_i_1/O
                         net (fo=21, routed)          1.421     3.005    i_vga_sync/hcount[9]_i_1_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.129 r  i_vga_sync/vcount[9]_i_1/O
                         net (fo=10, routed)          1.054     4.182    i_vga_sync/vcount
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.506    38.511    i_vga_sync/CLK
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[2]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X7Y30          FDRE (Setup_fdre_C_R)       -0.429    38.561    i_vga_sync/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                 34.379    

Slack (MET) :             34.379ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.062ns (20.948%)  route 4.008ns (79.052%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.624    -0.888    i_vga_sync/CLK
    SLICE_X4Y31          FDRE                                         r  i_vga_sync/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  i_vga_sync/hcount_reg[3]/Q
                         net (fo=19, routed)          1.252     0.820    i_vga_sync/hcount_reg[9]_0[3]
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.150     0.970 r  i_vga_sync/hcount[9]_i_3/O
                         net (fo=4, routed)           0.281     1.252    i_vga_sync/hcount[9]_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I2_O)        0.332     1.584 r  i_vga_sync/hcount[9]_i_1/O
                         net (fo=21, routed)          1.421     3.005    i_vga_sync/hcount[9]_i_1_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.129 r  i_vga_sync/vcount[9]_i_1/O
                         net (fo=10, routed)          1.054     4.182    i_vga_sync/vcount
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.506    38.511    i_vga_sync/CLK
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[3]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X7Y30          FDRE (Setup_fdre_C_R)       -0.429    38.561    i_vga_sync/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                 34.379    

Slack (MET) :             34.379ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.062ns (20.948%)  route 4.008ns (79.052%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.624    -0.888    i_vga_sync/CLK
    SLICE_X4Y31          FDRE                                         r  i_vga_sync/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  i_vga_sync/hcount_reg[3]/Q
                         net (fo=19, routed)          1.252     0.820    i_vga_sync/hcount_reg[9]_0[3]
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.150     0.970 r  i_vga_sync/hcount[9]_i_3/O
                         net (fo=4, routed)           0.281     1.252    i_vga_sync/hcount[9]_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I2_O)        0.332     1.584 r  i_vga_sync/hcount[9]_i_1/O
                         net (fo=21, routed)          1.421     3.005    i_vga_sync/hcount[9]_i_1_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.129 r  i_vga_sync/vcount[9]_i_1/O
                         net (fo=10, routed)          1.054     4.182    i_vga_sync/vcount
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.506    38.511    i_vga_sync/CLK
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[5]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X7Y30          FDRE (Setup_fdre_C_R)       -0.429    38.561    i_vga_sync/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                 34.379    

Slack (MET) :             34.379ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.062ns (20.948%)  route 4.008ns (79.052%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.624    -0.888    i_vga_sync/CLK
    SLICE_X4Y31          FDRE                                         r  i_vga_sync/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  i_vga_sync/hcount_reg[3]/Q
                         net (fo=19, routed)          1.252     0.820    i_vga_sync/hcount_reg[9]_0[3]
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.150     0.970 r  i_vga_sync/hcount[9]_i_3/O
                         net (fo=4, routed)           0.281     1.252    i_vga_sync/hcount[9]_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I2_O)        0.332     1.584 r  i_vga_sync/hcount[9]_i_1/O
                         net (fo=21, routed)          1.421     3.005    i_vga_sync/hcount[9]_i_1_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.129 r  i_vga_sync/vcount[9]_i_1/O
                         net (fo=10, routed)          1.054     4.182    i_vga_sync/vcount
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.506    38.511    i_vga_sync/CLK
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[7]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X7Y30          FDRE (Setup_fdre_C_R)       -0.429    38.561    i_vga_sync/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                 34.379    

Slack (MET) :             34.379ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.062ns (20.948%)  route 4.008ns (79.052%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.624    -0.888    i_vga_sync/CLK
    SLICE_X4Y31          FDRE                                         r  i_vga_sync/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  i_vga_sync/hcount_reg[3]/Q
                         net (fo=19, routed)          1.252     0.820    i_vga_sync/hcount_reg[9]_0[3]
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.150     0.970 r  i_vga_sync/hcount[9]_i_3/O
                         net (fo=4, routed)           0.281     1.252    i_vga_sync/hcount[9]_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I2_O)        0.332     1.584 r  i_vga_sync/hcount[9]_i_1/O
                         net (fo=21, routed)          1.421     3.005    i_vga_sync/hcount[9]_i_1_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.129 r  i_vga_sync/vcount[9]_i_1/O
                         net (fo=10, routed)          1.054     4.182    i_vga_sync/vcount
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.506    38.511    i_vga_sync/CLK
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[9]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X7Y30          FDRE (Setup_fdre_C_R)       -0.429    38.561    i_vga_sync/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                 34.379    

Slack (MET) :             34.678ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_x_r_reg_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.828ns (16.581%)  route 4.166ns (83.419%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.627    -0.885    i_vga_sync/CLK
    SLICE_X3Y31          FDRE                                         r  i_vga_sync/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  i_vga_sync/hcount_reg[9]/Q
                         net (fo=12, routed)          1.462     1.033    i_vga_sync/hcount_reg[9]_0[9]
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.124     1.157 r  i_vga_sync/rightLimit_reg[9]_i_6/O
                         net (fo=3, routed)           0.843     2.000    i_vga_sync/rightLimit_reg[9]_i_6_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124     2.124 r  i_vga_sync/rightLimit_reg[9]_i_2/O
                         net (fo=5, routed)           0.992     3.116    i_vga_project/refresh_en
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.124     3.240 r  i_vga_project/circle_x_r_reg[9]_i_1/O
                         net (fo=20, routed)          0.869     4.109    i_vga_project/circle_x_r_reg[9]_i_1_n_0
    SLICE_X3Y28          FDPE                                         r  i_vga_project/circle_x_r_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.507    38.512    i_vga_project/CLK
    SLICE_X3Y28          FDPE                                         r  i_vga_project/circle_x_r_reg_reg[0]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.098    38.992    
    SLICE_X3Y28          FDPE (Setup_fdpe_C_CE)      -0.205    38.787    i_vga_project/circle_x_r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.787    
                         arrival time                          -4.109    
  -------------------------------------------------------------------
                         slack                                 34.678    

Slack (MET) :             34.744ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_x_l_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.828ns (16.821%)  route 4.094ns (83.179%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.627    -0.885    i_vga_sync/CLK
    SLICE_X3Y31          FDRE                                         r  i_vga_sync/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  i_vga_sync/hcount_reg[9]/Q
                         net (fo=12, routed)          1.462     1.033    i_vga_sync/hcount_reg[9]_0[9]
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.124     1.157 r  i_vga_sync/rightLimit_reg[9]_i_6/O
                         net (fo=3, routed)           0.843     2.000    i_vga_sync/rightLimit_reg[9]_i_6_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124     2.124 r  i_vga_sync/rightLimit_reg[9]_i_2/O
                         net (fo=5, routed)           0.992     3.116    i_vga_project/refresh_en
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.124     3.240 r  i_vga_project/circle_x_r_reg[9]_i_1/O
                         net (fo=20, routed)          0.798     4.038    i_vga_project/circle_x_r_reg[9]_i_1_n_0
    SLICE_X1Y25          FDCE                                         r  i_vga_project/circle_x_l_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.502    38.507    i_vga_project/CLK
    SLICE_X1Y25          FDCE                                         r  i_vga_project/circle_x_l_reg_reg[0]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X1Y25          FDCE (Setup_fdce_C_CE)      -0.205    38.782    i_vga_project/circle_x_l_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.782    
                         arrival time                          -4.038    
  -------------------------------------------------------------------
                         slack                                 34.744    

Slack (MET) :             34.744ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_x_l_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.828ns (16.821%)  route 4.094ns (83.179%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.627    -0.885    i_vga_sync/CLK
    SLICE_X3Y31          FDRE                                         r  i_vga_sync/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  i_vga_sync/hcount_reg[9]/Q
                         net (fo=12, routed)          1.462     1.033    i_vga_sync/hcount_reg[9]_0[9]
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.124     1.157 r  i_vga_sync/rightLimit_reg[9]_i_6/O
                         net (fo=3, routed)           0.843     2.000    i_vga_sync/rightLimit_reg[9]_i_6_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124     2.124 r  i_vga_sync/rightLimit_reg[9]_i_2/O
                         net (fo=5, routed)           0.992     3.116    i_vga_project/refresh_en
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.124     3.240 r  i_vga_project/circle_x_r_reg[9]_i_1/O
                         net (fo=20, routed)          0.798     4.038    i_vga_project/circle_x_r_reg[9]_i_1_n_0
    SLICE_X1Y25          FDCE                                         r  i_vga_project/circle_x_l_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.502    38.507    i_vga_project/CLK
    SLICE_X1Y25          FDCE                                         r  i_vga_project/circle_x_l_reg_reg[1]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X1Y25          FDCE (Setup_fdce_C_CE)      -0.205    38.782    i_vga_project/circle_x_l_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         38.782    
                         arrival time                          -4.038    
  -------------------------------------------------------------------
                         slack                                 34.744    

Slack (MET) :             34.744ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_x_l_reg_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.828ns (16.821%)  route 4.094ns (83.179%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.627    -0.885    i_vga_sync/CLK
    SLICE_X3Y31          FDRE                                         r  i_vga_sync/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  i_vga_sync/hcount_reg[9]/Q
                         net (fo=12, routed)          1.462     1.033    i_vga_sync/hcount_reg[9]_0[9]
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.124     1.157 r  i_vga_sync/rightLimit_reg[9]_i_6/O
                         net (fo=3, routed)           0.843     2.000    i_vga_sync/rightLimit_reg[9]_i_6_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124     2.124 r  i_vga_sync/rightLimit_reg[9]_i_2/O
                         net (fo=5, routed)           0.992     3.116    i_vga_project/refresh_en
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.124     3.240 r  i_vga_project/circle_x_r_reg[9]_i_1/O
                         net (fo=20, routed)          0.798     4.038    i_vga_project/circle_x_r_reg[9]_i_1_n_0
    SLICE_X1Y25          FDPE                                         r  i_vga_project/circle_x_l_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.502    38.507    i_vga_project/CLK
    SLICE_X1Y25          FDPE                                         r  i_vga_project/circle_x_l_reg_reg[2]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X1Y25          FDPE (Setup_fdpe_C_CE)      -0.205    38.782    i_vga_project/circle_x_l_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         38.782    
                         arrival time                          -4.038    
  -------------------------------------------------------------------
                         slack                                 34.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 i_vga_project/circle_y_t_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_y_b_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.284%)  route 0.113ns (37.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.583    -0.598    i_vga_project/CLK
    SLICE_X4Y27          FDCE                                         r  i_vga_project/circle_y_t_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  i_vga_project/circle_y_t_reg_reg[6]/Q
                         net (fo=12, routed)          0.113    -0.345    i_vga_project/circle_y_b_reg_reg[9]_0[6]
    SLICE_X5Y27          LUT5 (Prop_lut5_I4_O)        0.045    -0.300 r  i_vga_project/circle_y_b_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.300    i_vga_project/circle_y_b_next[9]
    SLICE_X5Y27          FDCE                                         r  i_vga_project/circle_y_b_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.851    -0.839    i_vga_project/CLK
    SLICE_X5Y27          FDCE                                         r  i_vga_project/circle_y_b_reg_reg[9]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X5Y27          FDCE (Hold_fdce_C_D)         0.091    -0.397    i_vga_project/circle_y_b_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_vga_project/circle_x_l_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_x_r_reg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.102%)  route 0.152ns (44.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.582    -0.599    i_vga_project/CLK
    SLICE_X1Y25          FDCE                                         r  i_vga_project/circle_x_l_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  i_vga_project/circle_x_l_reg_reg[0]/Q
                         net (fo=19, routed)          0.152    -0.307    i_vga_project/Q[0]
    SLICE_X2Y25          LUT6 (Prop_lut6_I3_O)        0.045    -0.262 r  i_vga_project/circle_x_r_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    i_vga_project/circle_x_r_reg[4]_i_1_n_0
    SLICE_X2Y25          FDPE                                         r  i_vga_project/circle_x_r_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.850    -0.840    i_vga_project/CLK
    SLICE_X2Y25          FDPE                                         r  i_vga_project/circle_x_r_reg_reg[4]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X2Y25          FDPE (Hold_fdpe_C_D)         0.121    -0.368    i_vga_project/circle_x_r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 i_vga_project/circle_y_t_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_y_b_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.685%)  route 0.160ns (46.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.583    -0.598    i_vga_project/CLK
    SLICE_X4Y27          FDCE                                         r  i_vga_project/circle_y_t_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  i_vga_project/circle_y_t_reg_reg[7]/Q
                         net (fo=11, routed)          0.160    -0.297    i_vga_project/circle_y_b_reg_reg[9]_0[7]
    SLICE_X6Y27          LUT6 (Prop_lut6_I5_O)        0.045    -0.252 r  i_vga_project/circle_y_b_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    i_vga_project/circle_y_b_next[8]
    SLICE_X6Y27          FDCE                                         r  i_vga_project/circle_y_b_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.851    -0.839    i_vga_project/CLK
    SLICE_X6Y27          FDCE                                         r  i_vga_project/circle_y_b_reg_reg[8]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X6Y27          FDCE (Hold_fdce_C_D)         0.120    -0.368    i_vga_project/circle_y_b_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 i_vga_sync/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.304%)  route 0.163ns (46.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.585    -0.596    i_vga_sync/CLK
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  i_vga_sync/vcount_reg[2]/Q
                         net (fo=25, routed)          0.163    -0.292    i_vga_sync/Q[2]
    SLICE_X6Y30          LUT6 (Prop_lut6_I1_O)        0.045    -0.247 r  i_vga_sync/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    i_vga_sync/p_0_in[6]
    SLICE_X6Y30          FDRE                                         r  i_vga_sync/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.854    -0.836    i_vga_sync/CLK
    SLICE_X6Y30          FDRE                                         r  i_vga_sync/vcount_reg[6]/C
                         clock pessimism              0.252    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.121    -0.365    i_vga_sync/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_vga_project/circle_x_l_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_x_r_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.877%)  route 0.166ns (47.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.585    -0.596    i_vga_project/CLK
    SLICE_X1Y27          FDCE                                         r  i_vga_project/circle_x_l_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  i_vga_project/circle_x_l_reg_reg[8]/Q
                         net (fo=8, routed)           0.166    -0.290    i_vga_project/Q[8]
    SLICE_X2Y27          LUT6 (Prop_lut6_I1_O)        0.045    -0.245 r  i_vga_project/circle_x_r_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.245    i_vga_project/circle_x_r_next0_in[9]
    SLICE_X2Y27          FDCE                                         r  i_vga_project/circle_x_r_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.853    -0.837    i_vga_project/CLK
    SLICE_X2Y27          FDCE                                         r  i_vga_project/circle_x_r_reg_reg[9]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X2Y27          FDCE (Hold_fdce_C_D)         0.120    -0.366    i_vga_project/circle_x_r_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 i_vga_project/circle_y_t_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_y_b_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.163%)  route 0.171ns (47.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.581    -0.600    i_vga_project/CLK
    SLICE_X4Y26          FDPE                                         r  i_vga_project/circle_y_t_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  i_vga_project/circle_y_t_reg_reg[3]/Q
                         net (fo=16, routed)          0.171    -0.289    i_vga_project/circle_y_b_reg_reg[9]_0[3]
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.045    -0.244 r  i_vga_project/circle_y_b_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    i_vga_project/circle_y_b_reg[4]_i_1_n_0
    SLICE_X6Y26          FDCE                                         r  i_vga_project/circle_y_b_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.849    -0.841    i_vga_project/CLK
    SLICE_X6Y26          FDCE                                         r  i_vga_project/circle_y_b_reg_reg[4]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.098    -0.490    
    SLICE_X6Y26          FDCE (Hold_fdce_C_D)         0.121    -0.369    i_vga_project/circle_y_b_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 i_vga_sync/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.191%)  route 0.122ns (36.809%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.585    -0.596    i_vga_sync/CLK
    SLICE_X6Y30          FDRE                                         r  i_vga_sync/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  i_vga_sync/vcount_reg[6]/Q
                         net (fo=13, routed)          0.122    -0.311    i_vga_sync/Q[6]
    SLICE_X7Y30          LUT4 (Prop_lut4_I3_O)        0.045    -0.266 r  i_vga_sync/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    i_vga_sync/p_0_in[7]
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.854    -0.836    i_vga_sync/CLK
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[7]/C
                         clock pessimism              0.252    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X7Y30          FDRE (Hold_fdre_C_D)         0.092    -0.394    i_vga_sync/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i_vga_sync/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.753%)  route 0.148ns (44.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.585    -0.596    i_vga_sync/CLK
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  i_vga_sync/vcount_reg[5]/Q
                         net (fo=14, routed)          0.148    -0.308    i_vga_sync/Q[5]
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.045    -0.263 r  i_vga_sync/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    i_vga_sync/p_0_in[8]
    SLICE_X7Y29          FDRE                                         r  i_vga_sync/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.853    -0.837    i_vga_sync/CLK
    SLICE_X7Y29          FDRE                                         r  i_vga_sync/vcount_reg[8]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X7Y29          FDRE (Hold_fdre_C_D)         0.092    -0.394    i_vga_sync/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 i_vga_project/colour_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/red_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.388%)  route 0.155ns (48.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.587    -0.594    i_vga_project/CLK
    SLICE_X2Y30          FDCE                                         r  i_vga_project/colour_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  i_vga_project/colour_reg_reg[11]/Q
                         net (fo=1, routed)           0.155    -0.275    i_vga_project/red_next[3]
    SLICE_X1Y30          FDCE                                         r  i_vga_project/red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.856    -0.834    i_vga_project/CLK
    SLICE_X1Y30          FDCE                                         r  i_vga_project/red_reg_reg[3]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.098    -0.483    
    SLICE_X1Y30          FDCE (Hold_fdce_C_D)         0.070    -0.413    i_vga_project/red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 i_vga_project/circle_x_l_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_x_r_reg_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.158%)  route 0.185ns (49.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.582    -0.599    i_vga_project/CLK
    SLICE_X1Y25          FDPE                                         r  i_vga_project/circle_x_l_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  i_vga_project/circle_x_l_reg_reg[3]/Q
                         net (fo=14, routed)          0.185    -0.274    i_vga_project/Q[3]
    SLICE_X2Y25          LUT6 (Prop_lut6_I2_O)        0.045    -0.229 r  i_vga_project/circle_x_r_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    i_vga_project/circle_x_r_reg[5]_i_1_n_0
    SLICE_X2Y25          FDPE                                         r  i_vga_project/circle_x_r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.850    -0.840    i_vga_project/CLK
    SLICE_X2Y25          FDPE                                         r  i_vga_project/circle_x_r_reg_reg[5]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X2Y25          FDPE (Hold_fdpe_C_D)         0.120    -0.369    i_vga_project/circle_x_r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.284ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.062ns (20.948%)  route 4.008ns (79.052%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.624    -0.888    i_vga_sync/CLK
    SLICE_X4Y31          FDRE                                         r  i_vga_sync/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  i_vga_sync/hcount_reg[3]/Q
                         net (fo=19, routed)          1.252     0.820    i_vga_sync/hcount_reg[9]_0[3]
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.150     0.970 r  i_vga_sync/hcount[9]_i_3/O
                         net (fo=4, routed)           0.281     1.252    i_vga_sync/hcount[9]_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I2_O)        0.332     1.584 r  i_vga_sync/hcount[9]_i_1/O
                         net (fo=21, routed)          1.421     3.005    i_vga_sync/hcount[9]_i_1_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.129 r  i_vga_sync/vcount[9]_i_1/O
                         net (fo=10, routed)          1.054     4.182    i_vga_sync/vcount
    SLICE_X6Y30          FDRE                                         r  i_vga_sync/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.506    38.511    i_vga_sync/CLK
    SLICE_X6Y30          FDRE                                         r  i_vga_sync/vcount_reg[6]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X6Y30          FDRE (Setup_fdre_C_R)       -0.524    38.466    i_vga_sync/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         38.466    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                 34.284    

Slack (MET) :             34.379ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.062ns (20.948%)  route 4.008ns (79.052%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.624    -0.888    i_vga_sync/CLK
    SLICE_X4Y31          FDRE                                         r  i_vga_sync/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  i_vga_sync/hcount_reg[3]/Q
                         net (fo=19, routed)          1.252     0.820    i_vga_sync/hcount_reg[9]_0[3]
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.150     0.970 r  i_vga_sync/hcount[9]_i_3/O
                         net (fo=4, routed)           0.281     1.252    i_vga_sync/hcount[9]_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I2_O)        0.332     1.584 r  i_vga_sync/hcount[9]_i_1/O
                         net (fo=21, routed)          1.421     3.005    i_vga_sync/hcount[9]_i_1_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.129 r  i_vga_sync/vcount[9]_i_1/O
                         net (fo=10, routed)          1.054     4.182    i_vga_sync/vcount
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.506    38.511    i_vga_sync/CLK
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[2]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X7Y30          FDRE (Setup_fdre_C_R)       -0.429    38.561    i_vga_sync/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                 34.379    

Slack (MET) :             34.379ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.062ns (20.948%)  route 4.008ns (79.052%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.624    -0.888    i_vga_sync/CLK
    SLICE_X4Y31          FDRE                                         r  i_vga_sync/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  i_vga_sync/hcount_reg[3]/Q
                         net (fo=19, routed)          1.252     0.820    i_vga_sync/hcount_reg[9]_0[3]
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.150     0.970 r  i_vga_sync/hcount[9]_i_3/O
                         net (fo=4, routed)           0.281     1.252    i_vga_sync/hcount[9]_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I2_O)        0.332     1.584 r  i_vga_sync/hcount[9]_i_1/O
                         net (fo=21, routed)          1.421     3.005    i_vga_sync/hcount[9]_i_1_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.129 r  i_vga_sync/vcount[9]_i_1/O
                         net (fo=10, routed)          1.054     4.182    i_vga_sync/vcount
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.506    38.511    i_vga_sync/CLK
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[3]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X7Y30          FDRE (Setup_fdre_C_R)       -0.429    38.561    i_vga_sync/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                 34.379    

Slack (MET) :             34.379ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.062ns (20.948%)  route 4.008ns (79.052%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.624    -0.888    i_vga_sync/CLK
    SLICE_X4Y31          FDRE                                         r  i_vga_sync/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  i_vga_sync/hcount_reg[3]/Q
                         net (fo=19, routed)          1.252     0.820    i_vga_sync/hcount_reg[9]_0[3]
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.150     0.970 r  i_vga_sync/hcount[9]_i_3/O
                         net (fo=4, routed)           0.281     1.252    i_vga_sync/hcount[9]_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I2_O)        0.332     1.584 r  i_vga_sync/hcount[9]_i_1/O
                         net (fo=21, routed)          1.421     3.005    i_vga_sync/hcount[9]_i_1_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.129 r  i_vga_sync/vcount[9]_i_1/O
                         net (fo=10, routed)          1.054     4.182    i_vga_sync/vcount
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.506    38.511    i_vga_sync/CLK
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[5]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X7Y30          FDRE (Setup_fdre_C_R)       -0.429    38.561    i_vga_sync/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                 34.379    

Slack (MET) :             34.379ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.062ns (20.948%)  route 4.008ns (79.052%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.624    -0.888    i_vga_sync/CLK
    SLICE_X4Y31          FDRE                                         r  i_vga_sync/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  i_vga_sync/hcount_reg[3]/Q
                         net (fo=19, routed)          1.252     0.820    i_vga_sync/hcount_reg[9]_0[3]
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.150     0.970 r  i_vga_sync/hcount[9]_i_3/O
                         net (fo=4, routed)           0.281     1.252    i_vga_sync/hcount[9]_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I2_O)        0.332     1.584 r  i_vga_sync/hcount[9]_i_1/O
                         net (fo=21, routed)          1.421     3.005    i_vga_sync/hcount[9]_i_1_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.129 r  i_vga_sync/vcount[9]_i_1/O
                         net (fo=10, routed)          1.054     4.182    i_vga_sync/vcount
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.506    38.511    i_vga_sync/CLK
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[7]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X7Y30          FDRE (Setup_fdre_C_R)       -0.429    38.561    i_vga_sync/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                 34.379    

Slack (MET) :             34.379ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.062ns (20.948%)  route 4.008ns (79.052%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.624    -0.888    i_vga_sync/CLK
    SLICE_X4Y31          FDRE                                         r  i_vga_sync/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  i_vga_sync/hcount_reg[3]/Q
                         net (fo=19, routed)          1.252     0.820    i_vga_sync/hcount_reg[9]_0[3]
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.150     0.970 r  i_vga_sync/hcount[9]_i_3/O
                         net (fo=4, routed)           0.281     1.252    i_vga_sync/hcount[9]_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I2_O)        0.332     1.584 r  i_vga_sync/hcount[9]_i_1/O
                         net (fo=21, routed)          1.421     3.005    i_vga_sync/hcount[9]_i_1_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.129 r  i_vga_sync/vcount[9]_i_1/O
                         net (fo=10, routed)          1.054     4.182    i_vga_sync/vcount
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.506    38.511    i_vga_sync/CLK
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[9]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X7Y30          FDRE (Setup_fdre_C_R)       -0.429    38.561    i_vga_sync/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                 34.379    

Slack (MET) :             34.678ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_x_r_reg_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.828ns (16.581%)  route 4.166ns (83.419%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.627    -0.885    i_vga_sync/CLK
    SLICE_X3Y31          FDRE                                         r  i_vga_sync/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  i_vga_sync/hcount_reg[9]/Q
                         net (fo=12, routed)          1.462     1.033    i_vga_sync/hcount_reg[9]_0[9]
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.124     1.157 r  i_vga_sync/rightLimit_reg[9]_i_6/O
                         net (fo=3, routed)           0.843     2.000    i_vga_sync/rightLimit_reg[9]_i_6_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124     2.124 r  i_vga_sync/rightLimit_reg[9]_i_2/O
                         net (fo=5, routed)           0.992     3.116    i_vga_project/refresh_en
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.124     3.240 r  i_vga_project/circle_x_r_reg[9]_i_1/O
                         net (fo=20, routed)          0.869     4.109    i_vga_project/circle_x_r_reg[9]_i_1_n_0
    SLICE_X3Y28          FDPE                                         r  i_vga_project/circle_x_r_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.507    38.512    i_vga_project/CLK
    SLICE_X3Y28          FDPE                                         r  i_vga_project/circle_x_r_reg_reg[0]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.098    38.992    
    SLICE_X3Y28          FDPE (Setup_fdpe_C_CE)      -0.205    38.787    i_vga_project/circle_x_r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.787    
                         arrival time                          -4.109    
  -------------------------------------------------------------------
                         slack                                 34.678    

Slack (MET) :             34.744ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_x_l_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.828ns (16.821%)  route 4.094ns (83.179%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.627    -0.885    i_vga_sync/CLK
    SLICE_X3Y31          FDRE                                         r  i_vga_sync/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  i_vga_sync/hcount_reg[9]/Q
                         net (fo=12, routed)          1.462     1.033    i_vga_sync/hcount_reg[9]_0[9]
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.124     1.157 r  i_vga_sync/rightLimit_reg[9]_i_6/O
                         net (fo=3, routed)           0.843     2.000    i_vga_sync/rightLimit_reg[9]_i_6_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124     2.124 r  i_vga_sync/rightLimit_reg[9]_i_2/O
                         net (fo=5, routed)           0.992     3.116    i_vga_project/refresh_en
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.124     3.240 r  i_vga_project/circle_x_r_reg[9]_i_1/O
                         net (fo=20, routed)          0.798     4.038    i_vga_project/circle_x_r_reg[9]_i_1_n_0
    SLICE_X1Y25          FDCE                                         r  i_vga_project/circle_x_l_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.502    38.507    i_vga_project/CLK
    SLICE_X1Y25          FDCE                                         r  i_vga_project/circle_x_l_reg_reg[0]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X1Y25          FDCE (Setup_fdce_C_CE)      -0.205    38.782    i_vga_project/circle_x_l_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.782    
                         arrival time                          -4.038    
  -------------------------------------------------------------------
                         slack                                 34.744    

Slack (MET) :             34.744ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_x_l_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.828ns (16.821%)  route 4.094ns (83.179%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.627    -0.885    i_vga_sync/CLK
    SLICE_X3Y31          FDRE                                         r  i_vga_sync/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  i_vga_sync/hcount_reg[9]/Q
                         net (fo=12, routed)          1.462     1.033    i_vga_sync/hcount_reg[9]_0[9]
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.124     1.157 r  i_vga_sync/rightLimit_reg[9]_i_6/O
                         net (fo=3, routed)           0.843     2.000    i_vga_sync/rightLimit_reg[9]_i_6_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124     2.124 r  i_vga_sync/rightLimit_reg[9]_i_2/O
                         net (fo=5, routed)           0.992     3.116    i_vga_project/refresh_en
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.124     3.240 r  i_vga_project/circle_x_r_reg[9]_i_1/O
                         net (fo=20, routed)          0.798     4.038    i_vga_project/circle_x_r_reg[9]_i_1_n_0
    SLICE_X1Y25          FDCE                                         r  i_vga_project/circle_x_l_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.502    38.507    i_vga_project/CLK
    SLICE_X1Y25          FDCE                                         r  i_vga_project/circle_x_l_reg_reg[1]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X1Y25          FDCE (Setup_fdce_C_CE)      -0.205    38.782    i_vga_project/circle_x_l_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         38.782    
                         arrival time                          -4.038    
  -------------------------------------------------------------------
                         slack                                 34.744    

Slack (MET) :             34.744ns  (required time - arrival time)
  Source:                 i_vga_sync/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_x_l_reg_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.828ns (16.821%)  route 4.094ns (83.179%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.627    -0.885    i_vga_sync/CLK
    SLICE_X3Y31          FDRE                                         r  i_vga_sync/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  i_vga_sync/hcount_reg[9]/Q
                         net (fo=12, routed)          1.462     1.033    i_vga_sync/hcount_reg[9]_0[9]
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.124     1.157 r  i_vga_sync/rightLimit_reg[9]_i_6/O
                         net (fo=3, routed)           0.843     2.000    i_vga_sync/rightLimit_reg[9]_i_6_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124     2.124 r  i_vga_sync/rightLimit_reg[9]_i_2/O
                         net (fo=5, routed)           0.992     3.116    i_vga_project/refresh_en
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.124     3.240 r  i_vga_project/circle_x_r_reg[9]_i_1/O
                         net (fo=20, routed)          0.798     4.038    i_vga_project/circle_x_r_reg[9]_i_1_n_0
    SLICE_X1Y25          FDPE                                         r  i_vga_project/circle_x_l_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          1.502    38.507    i_vga_project/CLK
    SLICE_X1Y25          FDPE                                         r  i_vga_project/circle_x_l_reg_reg[2]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X1Y25          FDPE (Setup_fdpe_C_CE)      -0.205    38.782    i_vga_project/circle_x_l_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         38.782    
                         arrival time                          -4.038    
  -------------------------------------------------------------------
                         slack                                 34.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 i_vga_project/circle_y_t_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_y_b_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.284%)  route 0.113ns (37.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.583    -0.598    i_vga_project/CLK
    SLICE_X4Y27          FDCE                                         r  i_vga_project/circle_y_t_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  i_vga_project/circle_y_t_reg_reg[6]/Q
                         net (fo=12, routed)          0.113    -0.345    i_vga_project/circle_y_b_reg_reg[9]_0[6]
    SLICE_X5Y27          LUT5 (Prop_lut5_I4_O)        0.045    -0.300 r  i_vga_project/circle_y_b_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.300    i_vga_project/circle_y_b_next[9]
    SLICE_X5Y27          FDCE                                         r  i_vga_project/circle_y_b_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.851    -0.839    i_vga_project/CLK
    SLICE_X5Y27          FDCE                                         r  i_vga_project/circle_y_b_reg_reg[9]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X5Y27          FDCE (Hold_fdce_C_D)         0.091    -0.397    i_vga_project/circle_y_b_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_vga_project/circle_x_l_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_x_r_reg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.102%)  route 0.152ns (44.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.582    -0.599    i_vga_project/CLK
    SLICE_X1Y25          FDCE                                         r  i_vga_project/circle_x_l_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  i_vga_project/circle_x_l_reg_reg[0]/Q
                         net (fo=19, routed)          0.152    -0.307    i_vga_project/Q[0]
    SLICE_X2Y25          LUT6 (Prop_lut6_I3_O)        0.045    -0.262 r  i_vga_project/circle_x_r_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    i_vga_project/circle_x_r_reg[4]_i_1_n_0
    SLICE_X2Y25          FDPE                                         r  i_vga_project/circle_x_r_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.850    -0.840    i_vga_project/CLK
    SLICE_X2Y25          FDPE                                         r  i_vga_project/circle_x_r_reg_reg[4]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X2Y25          FDPE (Hold_fdpe_C_D)         0.121    -0.368    i_vga_project/circle_x_r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 i_vga_project/circle_y_t_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_y_b_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.685%)  route 0.160ns (46.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.583    -0.598    i_vga_project/CLK
    SLICE_X4Y27          FDCE                                         r  i_vga_project/circle_y_t_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  i_vga_project/circle_y_t_reg_reg[7]/Q
                         net (fo=11, routed)          0.160    -0.297    i_vga_project/circle_y_b_reg_reg[9]_0[7]
    SLICE_X6Y27          LUT6 (Prop_lut6_I5_O)        0.045    -0.252 r  i_vga_project/circle_y_b_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    i_vga_project/circle_y_b_next[8]
    SLICE_X6Y27          FDCE                                         r  i_vga_project/circle_y_b_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.851    -0.839    i_vga_project/CLK
    SLICE_X6Y27          FDCE                                         r  i_vga_project/circle_y_b_reg_reg[8]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X6Y27          FDCE (Hold_fdce_C_D)         0.120    -0.368    i_vga_project/circle_y_b_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 i_vga_sync/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.304%)  route 0.163ns (46.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.585    -0.596    i_vga_sync/CLK
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  i_vga_sync/vcount_reg[2]/Q
                         net (fo=25, routed)          0.163    -0.292    i_vga_sync/Q[2]
    SLICE_X6Y30          LUT6 (Prop_lut6_I1_O)        0.045    -0.247 r  i_vga_sync/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    i_vga_sync/p_0_in[6]
    SLICE_X6Y30          FDRE                                         r  i_vga_sync/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.854    -0.836    i_vga_sync/CLK
    SLICE_X6Y30          FDRE                                         r  i_vga_sync/vcount_reg[6]/C
                         clock pessimism              0.252    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.121    -0.365    i_vga_sync/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_vga_project/circle_x_l_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_x_r_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.877%)  route 0.166ns (47.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.585    -0.596    i_vga_project/CLK
    SLICE_X1Y27          FDCE                                         r  i_vga_project/circle_x_l_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  i_vga_project/circle_x_l_reg_reg[8]/Q
                         net (fo=8, routed)           0.166    -0.290    i_vga_project/Q[8]
    SLICE_X2Y27          LUT6 (Prop_lut6_I1_O)        0.045    -0.245 r  i_vga_project/circle_x_r_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.245    i_vga_project/circle_x_r_next0_in[9]
    SLICE_X2Y27          FDCE                                         r  i_vga_project/circle_x_r_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.853    -0.837    i_vga_project/CLK
    SLICE_X2Y27          FDCE                                         r  i_vga_project/circle_x_r_reg_reg[9]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X2Y27          FDCE (Hold_fdce_C_D)         0.120    -0.366    i_vga_project/circle_x_r_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 i_vga_project/circle_y_t_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_y_b_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.163%)  route 0.171ns (47.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.581    -0.600    i_vga_project/CLK
    SLICE_X4Y26          FDPE                                         r  i_vga_project/circle_y_t_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  i_vga_project/circle_y_t_reg_reg[3]/Q
                         net (fo=16, routed)          0.171    -0.289    i_vga_project/circle_y_b_reg_reg[9]_0[3]
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.045    -0.244 r  i_vga_project/circle_y_b_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    i_vga_project/circle_y_b_reg[4]_i_1_n_0
    SLICE_X6Y26          FDCE                                         r  i_vga_project/circle_y_b_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.849    -0.841    i_vga_project/CLK
    SLICE_X6Y26          FDCE                                         r  i_vga_project/circle_y_b_reg_reg[4]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.098    -0.490    
    SLICE_X6Y26          FDCE (Hold_fdce_C_D)         0.121    -0.369    i_vga_project/circle_y_b_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 i_vga_sync/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.191%)  route 0.122ns (36.809%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.585    -0.596    i_vga_sync/CLK
    SLICE_X6Y30          FDRE                                         r  i_vga_sync/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  i_vga_sync/vcount_reg[6]/Q
                         net (fo=13, routed)          0.122    -0.311    i_vga_sync/Q[6]
    SLICE_X7Y30          LUT4 (Prop_lut4_I3_O)        0.045    -0.266 r  i_vga_sync/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    i_vga_sync/p_0_in[7]
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.854    -0.836    i_vga_sync/CLK
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[7]/C
                         clock pessimism              0.252    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X7Y30          FDRE (Hold_fdre_C_D)         0.092    -0.394    i_vga_sync/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i_vga_sync/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_sync/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.753%)  route 0.148ns (44.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.585    -0.596    i_vga_sync/CLK
    SLICE_X7Y30          FDRE                                         r  i_vga_sync/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  i_vga_sync/vcount_reg[5]/Q
                         net (fo=14, routed)          0.148    -0.308    i_vga_sync/Q[5]
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.045    -0.263 r  i_vga_sync/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    i_vga_sync/p_0_in[8]
    SLICE_X7Y29          FDRE                                         r  i_vga_sync/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.853    -0.837    i_vga_sync/CLK
    SLICE_X7Y29          FDRE                                         r  i_vga_sync/vcount_reg[8]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X7Y29          FDRE (Hold_fdre_C_D)         0.092    -0.394    i_vga_sync/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 i_vga_project/colour_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/red_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.388%)  route 0.155ns (48.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.587    -0.594    i_vga_project/CLK
    SLICE_X2Y30          FDCE                                         r  i_vga_project/colour_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  i_vga_project/colour_reg_reg[11]/Q
                         net (fo=1, routed)           0.155    -0.275    i_vga_project/red_next[3]
    SLICE_X1Y30          FDCE                                         r  i_vga_project/red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.856    -0.834    i_vga_project/CLK
    SLICE_X1Y30          FDCE                                         r  i_vga_project/red_reg_reg[3]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.098    -0.483    
    SLICE_X1Y30          FDCE (Hold_fdce_C_D)         0.070    -0.413    i_vga_project/red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 i_vga_project/circle_x_l_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_vga_project/circle_x_r_reg_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.158%)  route 0.185ns (49.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.582    -0.599    i_vga_project/CLK
    SLICE_X1Y25          FDPE                                         r  i_vga_project/circle_x_l_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  i_vga_project/circle_x_l_reg_reg[3]/Q
                         net (fo=14, routed)          0.185    -0.274    i_vga_project/Q[3]
    SLICE_X2Y25          LUT6 (Prop_lut6_I2_O)        0.045    -0.229 r  i_vga_project/circle_x_r_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    i_vga_project/circle_x_r_reg[5]_i_1_n_0
    SLICE_X2Y25          FDPE                                         r  i_vga_project/circle_x_r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    i_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i_clock/inst/clkout1_buf/O
                         net (fo=69, routed)          0.850    -0.840    i_vga_project/CLK
    SLICE_X2Y25          FDPE                                         r  i_vga_project/circle_x_r_reg_reg[5]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X2Y25          FDPE (Hold_fdpe_C_D)         0.120    -0.369    i_vga_project/circle_x_r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.140    





