Oh no...

Cycle: 49
RARS instruction number: 50	Instruction: auipc x1,0
Expected:	Register Write to Reg: 0x01 Val: 0x00400058
Got     :	Register Write to Reg: 0x01 Val: 0x00800058
Incorrect write

Cycle: 50
RARS instruction number: 51	Instruction: addi x1,x1,12
Expected:	Register Write to Reg: 0x01 Val: 0x00400064
Got     :	Register Write to Reg: 0x01 Val: 0x00800064
Incorrect write

Cycle: 53
RARS instruction number: 54	Instruction: sw x1,44(x2)
Expected:	Memory Write to Addr: 0x10010FD4 Val: 0x00400064
Got     :	Memory Write to Addr: 0x10010FD4 Val: 0x00800064
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


