                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
define_design_lib work -path ./work
1
set_svf UART_DFT.svf
1
lappend ../rtl
lappend search_path ../rtl/UART_RX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver ../rtl/UART_RX
lappend search_path ../rtl//UART_TOP
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver ../rtl/UART_RX ../rtl//UART_TOP
lappend search_path ./rtl/UART_TX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver ../rtl/UART_RX ../rtl//UART_TOP ./rtl/UART_TX
lappend search_path ../std_cells
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver ../rtl/UART_RX ../rtl//UART_TOP ./rtl/UART_TX ../std_cells
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $TTLIB]
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $TTLIB $SSLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
echo "###############################################"
###############################################
echo "############# Reading RTL Files  ##############"
############# Reading RTL Files  ##############
echo "###############################################"
###############################################
read_file {../rtl/} -autoread -recursive -format verilog -top UART
== READ_FILE autoread for top design 'UART' ==

Starting READ_FILE autoread mode...
Warning: Defining design library 'WORK' at directory '/mnt/hgfs/Courses/System/UART/dft/WORK_autoread'. (AUTOREAD-107)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/'.  (AUTOREAD-100)
Warning: Adding missing directory to search_path - '/mnt/hgfs/Courses/System/UART/rtl/'. (AUTOREAD-105)
Information: Source transcript ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_RX'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_TOP'.  (AUTOREAD-100)
Warning: Adding missing directory to search_path - '/mnt/hgfs/Courses/System/UART/rtl/UART_TX'. (AUTOREAD-105)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_TX'.  (AUTOREAD-100)
Information: Source UART_Tx.vcd ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source vsim.wlf ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source wave.do ignored by autoread due to filtering.  (AUTOREAD-102)
Warning: Adding missing directory to search_path - '/mnt/hgfs/Courses/System/UART/rtl/work'. (AUTOREAD-105)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/work'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_RX/Bits_Counter.v'.  (AUTOREAD-100)
Information: Source Bits_Counter.v~ ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_RX/Counter_Unit.v'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_RX/Data_Sampling.v'.  (AUTOREAD-100)
Information: Source Data_Sampling.v~ ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_RX/Deserializer.v'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_RX/Edge_Bit_Counter.v'.  (AUTOREAD-100)
Information: Source Edge_Bit_Counter.v~ ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source FSM.v~ ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_RX/Parity_Check.v'.  (AUTOREAD-100)
Information: Source Parity_Check.v~ ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_RX/RX.v'.  (AUTOREAD-100)
Information: Source RX.v~ ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_RX/RX_FSM.v'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_RX/Start_Check.v'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_RX/Stop_Check.v'.  (AUTOREAD-100)
Information: Source transcript ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_TOP/MUX2.v'.  (AUTOREAD-100)
Information: Source transcript ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_TOP/UART.v'.  (AUTOREAD-100)
Information: Source UART.v.bak ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source UART_TOP.v~ ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_TX/Counter.v'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_TX/FSM.v'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_TX/Mux_4.v'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_TX/Parity_Unit.v'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_TX/Serializer.v'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_TX/Serializer_Top.v'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_TX/UART_TX_Top.v'.  (AUTOREAD-100)
Warning: Adding missing directory to search_path - '/mnt/hgfs/Courses/System/UART/rtl/work/@counter'. (AUTOREAD-105)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/work/@counter'.  (AUTOREAD-100)
Warning: Adding missing directory to search_path - '/mnt/hgfs/Courses/System/UART/rtl/work/@f@s@m'. (AUTOREAD-105)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/work/@f@s@m'.  (AUTOREAD-100)
Warning: Adding missing directory to search_path - '/mnt/hgfs/Courses/System/UART/rtl/work/@mux_4'. (AUTOREAD-105)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/work/@mux_4'.  (AUTOREAD-100)
Warning: Adding missing directory to search_path - '/mnt/hgfs/Courses/System/UART/rtl/work/@parity_@unit'. (AUTOREAD-105)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/work/@parity_@unit'.  (AUTOREAD-100)
Warning: Adding missing directory to search_path - '/mnt/hgfs/Courses/System/UART/rtl/work/@serializer'. (AUTOREAD-105)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/work/@serializer'.  (AUTOREAD-100)
Warning: Adding missing directory to search_path - '/mnt/hgfs/Courses/System/UART/rtl/work/@serializer_@top'. (AUTOREAD-105)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/work/@serializer_@top'.  (AUTOREAD-100)
Warning: Adding missing directory to search_path - '/mnt/hgfs/Courses/System/UART/rtl/work/@u@a@r@t_@t@x_@top'. (AUTOREAD-105)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/work/@u@a@r@t_@t@x_@top'.  (AUTOREAD-100)
Warning: Adding missing directory to search_path - '/mnt/hgfs/Courses/System/UART/rtl/work/@u@a@r@t_@t@x_tb'. (AUTOREAD-105)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/work/@u@a@r@t_@t@x_tb'.  (AUTOREAD-100)
Information: Source _info ignored by autoread due to filtering.  (AUTOREAD-102)
Warning: Adding missing directory to search_path - '/mnt/hgfs/Courses/System/UART/rtl/work/_temp'. (AUTOREAD-105)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/work/_temp'.  (AUTOREAD-100)
Information: Source _vmake ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source verilog.prw ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source verilog.psm ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.dat ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.dbs ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.vhd ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source verilog.prw ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source verilog.psm ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.dat ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.dbs ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.vhd ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source verilog.prw ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source verilog.psm ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.dat ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.dbs ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.vhd ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source verilog.prw ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source verilog.psm ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.dat ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.dbs ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.vhd ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source verilog.prw ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source verilog.psm ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.dat ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.dbs ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.vhd ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source verilog.prw ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source verilog.psm ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.dat ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.dbs ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.vhd ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source verilog.prw ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source verilog.psm ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.dat ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.dbs ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.vhd ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source verilog.prw ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source verilog.psm ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.dat ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.dbs ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.vhd ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source vloghyirny ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Scanning file { Bits_Counter.v }. (AUTOREAD-303)
Information: Scanning file { Counter_Unit.v }. (AUTOREAD-303)
Information: Scanning file { Data_Sampling.v }. (AUTOREAD-303)
Information: Scanning file { Deserializer.v }. (AUTOREAD-303)
Information: Scanning file { Edge_Bit_Counter.v }. (AUTOREAD-303)
Information: Scanning file { Parity_Check.v }. (AUTOREAD-303)
Information: Scanning file { RX.v }. (AUTOREAD-303)
Information: Scanning file { RX_FSM.v }. (AUTOREAD-303)
Information: Scanning file { Start_Check.v }. (AUTOREAD-303)
Information: Scanning file { Stop_Check.v }. (AUTOREAD-303)
Information: Scanning file { MUX2.v }. (AUTOREAD-303)
Information: Scanning file { UART.v }. (AUTOREAD-303)
Information: Scanning file { Counter.v }. (AUTOREAD-303)
Information: Scanning file { FSM.v }. (AUTOREAD-303)
Information: Scanning file { Mux_4.v }. (AUTOREAD-303)
Information: Scanning file { Parity_Unit.v }. (AUTOREAD-303)
Information: Scanning file { Serializer.v }. (AUTOREAD-303)
Information: Scanning file { Serializer_Top.v }. (AUTOREAD-303)
Information: Scanning file { UART_TX_Top.v }. (AUTOREAD-303)
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_TOP/MUX2.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_RX/RX_FSM.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_RX/Start_Check.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_RX/Parity_Check.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_RX/Stop_Check.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_RX/Bits_Counter.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_RX/Edge_Bit_Counter.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_RX/Counter_Unit.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_RX/Data_Sampling.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_RX/Deserializer.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_RX/RX.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_TX/Counter.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_TX/Serializer.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_TX/Serializer_Top.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_TX/FSM.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_TX/Parity_Unit.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_TX/Mux_4.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_TX/UART_TX_Top.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_TOP/UART.v
Presto compilation completed successfully.
Elaborating top design UART
Loading db file '/mnt/hgfs/Courses/System/UART/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/mnt/hgfs/Courses/System/UART/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/mnt/hgfs/Courses/System/UART/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'UART'.
Information: Building the design 'MUX2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RX'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_TX_Top'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RX_FSM'. (HDL-193)

Statistics for case statements in always block at line 48 in file
	'/mnt/hgfs/Courses/System/UART/rtl/UART_RX/RX_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            57            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine RX_FSM line 38 in file
		'/mnt/hgfs/Courses/System/UART/rtl/UART_RX/RX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  CurrentState_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine RX_FSM line 150 in file
		'/mnt/hgfs/Courses/System/UART/rtl/UART_RX/RX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   strt_error_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine RX_FSM line 158 in file
		'/mnt/hgfs/Courses/System/UART/rtl/UART_RX/RX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    par_error_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine RX_FSM line 166 in file
		'/mnt/hgfs/Courses/System/UART/rtl/UART_RX/RX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    stp_error_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Start_Check'. (HDL-193)

Inferred memory devices in process
	in routine Start_Check line 8 in file
		'/mnt/hgfs/Courses/System/UART/rtl/UART_RX/Start_Check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    start_err_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Parity_Check'. (HDL-193)

Inferred memory devices in process
	in routine Parity_Check line 23 in file
		'/mnt/hgfs/Courses/System/UART/rtl/UART_RX/Parity_Check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Stop_Check'. (HDL-193)

Inferred memory devices in process
	in routine Stop_Check line 9 in file
		'/mnt/hgfs/Courses/System/UART/rtl/UART_RX/Stop_Check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    stop_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Counter_Unit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Data_Sampling'. (HDL-193)

Inferred memory devices in process
	in routine Data_Sampling line 21 in file
		'/mnt/hgfs/Courses/System/UART/rtl/UART_RX/Data_Sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      bits_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Deserializer'. (HDL-193)

Inferred memory devices in process
	in routine Deserializer line 13 in file
		'/mnt/hgfs/Courses/System/UART/rtl/UART_RX/Deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Data_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Serializer_Top'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FSM'. (HDL-193)

Statistics for case statements in always block at line 29 in file
	'/mnt/hgfs/Courses/System/UART/rtl/UART_TX/FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            31            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM line 21 in file
		'/mnt/hgfs/Courses/System/UART/rtl/UART_TX/FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Current_State_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Parity_Unit'. (HDL-193)

Inferred memory devices in process
	in routine Parity_Unit line 8 in file
		'/mnt/hgfs/Courses/System/UART/rtl/UART_TX/Parity_Unit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Par_Bit_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Mux_4'. (HDL-193)

Statistics for case statements in always block at line 13 in file
	'/mnt/hgfs/Courses/System/UART/rtl/UART_TX/Mux_4.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Bits_Counter'. (HDL-193)

Inferred memory devices in process
	in routine Bits_Counter line 15 in file
		'/mnt/hgfs/Courses/System/UART/rtl/UART_RX/Bits_Counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  bits_counter_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Edge_Bit_Counter'. (HDL-193)

Inferred memory devices in process
	in routine Edge_Bit_Counter line 15 in file
		'/mnt/hgfs/Courses/System/UART/rtl/UART_RX/Edge_Bit_Counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    edge_cnt_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Edge_Bit_Counter line 25 in file
		'/mnt/hgfs/Courses/System/UART/rtl/UART_RX/Edge_Bit_Counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     finish_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Counter'. (HDL-193)

Inferred memory devices in process
	in routine Counter line 12 in file
		'/mnt/hgfs/Courses/System/UART/rtl/UART_TX/Counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Counter_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Serializer'. (HDL-193)

Inferred memory devices in process
	in routine Serializer line 14 in file
		'/mnt/hgfs/Courses/System/UART/rtl/UART_TX/Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Data_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Autoread command completed successfully.
echo "###############################################"
###############################################
echo "# Linking The Top Module with its submodules  #"
# Linking The Top Module with its submodules  #
echo "###############################################"
###############################################
link 

  Linking design 'UART'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (19 designs)              /mnt/hgfs/Courses/System/UART/dft/UART.db, etc
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /mnt/hgfs/Courses/System/UART/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /mnt/hgfs/Courses/System/UART/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /mnt/hgfs/Courses/System/UART/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
############# Make unique copies of replicated modules by ##################
############# giving each replicated module a unique name  #############
uniquify
Information: Uniquified 3 instances of design 'MUX2'. (OPT-1056)
1
echo "#############################Check design #######################################"
#############################Check design #######################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Aug 17 02:59:26 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      8
    Unconnected ports (LINT-28)                                     8

Cells                                                               7
    Cells do not drive (LINT-1)                                     7
--------------------------------------------------------------------------------

Warning: In design 'RX_FSM', cell 'B_9' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'B_10' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'B_11' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'Bits_Counter', cell 'C36' does not drive any nets. (LINT-1)
Warning: In design 'Edge_Bit_Counter', cell 'C53' does not drive any nets. (LINT-1)
Warning: In design 'Counter', cell 'C35' does not drive any nets. (LINT-1)
Warning: In design 'UART', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'UART', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'UART', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'Parity_Unit', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'Mux_4', port 'clk' is not connected to any nets. (LINT-28)
Warning: In design 'Serializer', port 'Counter[2]' is not connected to any nets. (LINT-28)
Warning: In design 'Serializer', port 'Counter[1]' is not connected to any nets. (LINT-28)
Warning: In design 'Serializer', port 'Counter[0]' is not connected to any nets. (LINT-28)
1
echo "#############################Grouping #######################################"
#############################Grouping #######################################
group_path -name INREG -from [all_inputs]
1
group_path -name REGOUT -to [all_outputs]
1
group_path -name INOUT -from [all_inputs] -to [all_outputs]
1
echo "######################## Constrains #########################"
######################## Constrains #########################
source ./cons.tcl
################ Clocks Creation ,Transition and Uncertainty  ##########################
################ Input driving cell and delay  ##########################
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
################ Onput Delay and Load  ##########################
################ Dont Touch RST ##########################
################ Operating Condations ##########################
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
################ Wire Model ##########################
1
echo "######################## DFT Configurations #########################"
######################## DFT Configurations #########################
set_scan_configuration -clock_mixing no_mix -style multiplexed_flip_flop -replace true -max_length 100
Accepted scan configuration for modes: all_dft
1
echo "######################## Compile +Scan #########################"
######################## Compile +Scan #########################
compile -scan
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 15 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design UART has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Mux_4'
  Processing 'Parity_Unit'
  Processing 'FSM'
  Processing 'Serializer'
  Processing 'Counter'
  Processing 'Serializer_Top'
  Processing 'UART_TX_Top'
  Processing 'Deserializer'
  Processing 'Data_Sampling'
  Processing 'Edge_Bit_Counter'
  Processing 'Bits_Counter'
  Processing 'Counter_Unit'
  Processing 'Stop_Check'
  Processing 'Parity_Check'
  Processing 'Start_Check'
  Processing 'RX_FSM'
  Processing 'RX'
  Processing 'MUX2_0'
  Processing 'UART'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'Edge_Bit_Counter_DW01_cmp6_0'
  Processing 'Edge_Bit_Counter_DW01_dec_0'
  Processing 'Edge_Bit_Counter_DW01_inc_0'
  Processing 'RX_FSM_DW01_cmp2_0'
  Processing 'RX_FSM_DW01_cmp2_1'
  Processing 'RX_FSM_DW01_cmp2_2'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   33131.9      0.00       0.0    1340.3                          
    0:00:03   33131.9      0.00       0.0    1340.3                          
    0:00:03   33131.9      0.00       0.0    1340.3                          
    0:00:03   33131.9      0.00       0.0    1340.3                          
    0:00:03   33131.9      0.00       0.0    1340.3                          
    0:00:03   31918.0      0.00       0.0    1269.9                          
    0:00:03   31918.0      0.00       0.0    1269.9                          
    0:00:03   31918.0      0.00       0.0    1267.5                          
    0:00:03   31918.0      0.00       0.0    1267.5                          
    0:00:03   31918.0      0.00       0.0    1267.5                          
    0:00:03   31918.0      0.00       0.0    1267.5                          
    0:00:03   31918.0      0.00       0.0    1267.5                          
    0:00:03   31918.0      0.00       0.0    1267.5                          
    0:00:03   31918.0      0.00       0.0    1267.5                          
    0:00:03   31918.0      0.00       0.0    1267.5                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03   31918.0      0.00       0.0    1267.5                          
    0:00:03   31918.0      0.00       0.0    1267.5                          
    0:00:03   30059.5      0.00       0.0    1267.8                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03   30059.5      0.00       0.0    1267.8                          
    0:00:04   31632.6      0.00       0.0     709.2 u_UART_TX_Top1/u_FSM/Busy
    0:00:04   31651.4      0.00       0.0     707.9 u_RX1/u_Deserializer/net3748
    0:00:04   31990.2      0.00       0.0     703.2 u_RX1/u_Deserializer/net3731
    0:00:04   32333.8      0.00       0.0     696.3 u_RX1/P_Data_Top[0]      
    0:00:04   32505.5      0.00       0.0     696.4 u_RX1/P_Data_Top[7]      
    0:00:04   33364.4      0.00       0.0     696.5                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   33364.4      0.00       0.0     696.5                          
    0:00:04   33364.4      0.00       0.0     696.5                          
    0:00:04   32222.0      0.00       0.0     696.5                          
    0:00:04   31399.6      0.00       0.0     696.5                          
    0:00:04   31399.6      0.00       0.0     696.5                          
    0:00:04   31399.6      0.00       0.0     696.5                          
    0:00:04   31399.6      0.00       0.0     696.5                          
    0:00:04   31399.6      0.00       0.0     696.5                          
    0:00:04   31366.6      0.00       0.0     696.5                          
    0:00:04   31366.6      0.00       0.0     696.5                          
    0:00:04   31366.6      0.00       0.0     696.5                          
    0:00:04   31366.6      0.00       0.0     696.5                          
    0:00:04   31366.6      0.00       0.0     696.5                          
    0:00:04   31366.6      0.00       0.0     696.5                          
    0:00:04   31366.6      0.00       0.0     696.5                          
Loading db file '/mnt/hgfs/Courses/System/UART/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/mnt/hgfs/Courses/System/UART/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/mnt/hgfs/Courses/System/UART/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
echo "######################### Setting Test Timing Variables #########################"
######################### Setting Test Timing Variables #########################
set test_default_period 100
100
set test_default_delay 0
0
set test_default_bidir_delay 0
0
set test_default_strobe 20
20
set test_default_strobe_width 0
0
echo "######################## DFT Signal Dec #########################"
######################## DFT Signal Dec #########################
set_dft_signal -port [get_ports scan_clk]  -type ScanClock   -view existing_dft  -timing {30 60}
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports scan_rst]  -type Reset       -view existing_dft  -active_state 0
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type Constant    -view existing_dft  -active_state 1
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type TestMode    -view spec          -active_state 1
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SE]        -type ScanEnable  -view spec          -active_state 1   -usage scan
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SI]        -type ScanDataIn  -view spec 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SO]        -type ScanDataOut -view spec  
Accepted dft signal specification for modes: all_dft
1
echo "######################## Creating test protocol  #########################"
######################## Creating test protocol  #########################
create_test_protocol
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
Information: Identified system/test clock port scan_clk (30.0,60.0). (TEST-265)
  ...reading user specified asynchronous signals...
Information: Identified active low asynchronous control port scan_rst. (TEST-266)
1
echo "######################## Pre DFT DRC  #########################"
######################## Pre DFT DRC  #########################
dft_drc -verbose
In mode: all_dft...
  Pre-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
  DRC Report

  Total violations: 0

-----------------------------------------------------------------


Test Design rule checking did not find violations

-----------------------------------------------------------------
  Sequential Cell Report

  0 out of 43 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *  43 cells are valid scan cells
         u_RX1/u_FSM/CurrentState_reg[1]
         u_RX1/u_FSM/stp_error_reg
         u_RX1/u_FSM/strt_error_reg
         u_RX1/u_FSM/par_error_reg
         u_RX1/u_FSM/CurrentState_reg[2]
         u_RX1/u_FSM/CurrentState_reg[0]
         u_RX1/u_Start_Check/start_err_reg
         u_RX1/u_Parity_Check/par_err_reg
         u_RX1/u_Stop_Check/stop_err_reg
         u_RX1/u_Data_Sampling/bits_reg[0]
         u_RX1/u_Data_Sampling/bits_reg[2]
         u_RX1/u_Data_Sampling/bits_reg[1]
         u_RX1/u_Deserializer/Data_reg[7]
         u_RX1/u_Deserializer/Data_reg[3]
         u_RX1/u_Deserializer/Data_reg[4]
         u_RX1/u_Deserializer/Data_reg[0]
         u_RX1/u_Deserializer/Data_reg[5]
         u_RX1/u_Deserializer/Data_reg[1]
         u_RX1/u_Deserializer/Data_reg[6]
         u_RX1/u_Deserializer/Data_reg[2]
         u_UART_TX_Top1/u_FSM/Current_State_reg[1]
         u_UART_TX_Top1/u_FSM/Current_State_reg[0]
         u_UART_TX_Top1/u_Parity_Unit/Par_Bit_reg
         u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[0]
         u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]
         u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[2]
         u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
         u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]
         u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg
         u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]
         u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]
         u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]
         u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]
         u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]
         u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]
         u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]
         u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]
         u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]
         u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]
         u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]
         u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]
         u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]
         u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]

Information: Test design rule checking completed. (TEST-123)
1
echo "######################## Preview DFT   #########################"
######################## Preview DFT   #########################
preview_dft -show scan_summary
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains

****************************************
Preview_dft report
For    : 'Insert_dft' command
Design : UART
Version: K-2015.06
Date   : Wed Aug 17 02:59:44 2022
****************************************

Number of chains: 1
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix

Chain      Scan Ports (si --> so)        # of Cells   Inst/Chain               Clock (port, time, edge)
-----      ----------------------        ----------   ----------               ------------------------
S 1        SI -->  SO                            43   u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[0]
                            (scan_clk, 30.0, rising) 
1
echo "######################## Inser DFT  #########################"
######################## Inser DFT  #########################
insert_dft
Loading db file '/mnt/hgfs/Courses/System/UART/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/mnt/hgfs/Courses/System/UART/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/mnt/hgfs/Courses/System/UART/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
Resetting current test mode
  Beginning Mapping Optimizations
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:20   35347.4      0.00       0.0    1520.2 u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data[7]
    0:00:20   35347.4      0.00       0.0    1520.2 u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data[7]
    0:00:20   35347.4      0.00       0.0    1520.2 u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data[7]
    0:00:20   35403.5      0.00       0.0    1322.4 u_UART_TX_Top1/u_Serializer_Top/u_Serializer/net4106
    0:00:20   35654.5      0.00       0.0    1322.4 u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[2]
    0:00:20   35654.5      0.00       0.0    1322.4 u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[2]
    0:00:20   35654.5      0.00       0.0    1322.4 u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt[2]
    0:00:20   35604.3      0.00       0.0    1322.4 u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/net4114


  Beginning Phase 2 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------

1
echo "######################## Compile + increment #########################"
######################## Compile + increment #########################
compile -scan -incremental
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)

Information: There are 4 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design UART has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   35604.3      0.00       0.0    1322.4                          
    0:00:02   35604.3      0.00       0.0    1322.4                          
    0:00:03   35583.1      0.00       0.0    1322.4                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03   35583.1      0.00       0.0    1322.4                          
    0:00:03   35725.9      0.00       0.0     759.7                          
Loading db file '/mnt/hgfs/Courses/System/UART/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/mnt/hgfs/Courses/System/UART/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/mnt/hgfs/Courses/System/UART/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
echo "######################## DFT DRC and coverage estimate #########################"
######################## DFT DRC and coverage estimate #########################
dft_drc -verbose -coverage_estimate
In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
  DRC Report

  Total violations: 0

-----------------------------------------------------------------


Test Design rule checking did not find violations

-----------------------------------------------------------------
  Sequential Cell Report

  0 out of 43 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *  43 cells are valid scan cells
         u_RX1/u_FSM/CurrentState_reg[1]
         u_RX1/u_FSM/CurrentState_reg[2]
         u_RX1/u_FSM/CurrentState_reg[0]
         u_RX1/u_FSM/stp_error_reg
         u_RX1/u_FSM/strt_error_reg
         u_RX1/u_FSM/par_error_reg
         u_RX1/u_Start_Check/start_err_reg
         u_RX1/u_Parity_Check/par_err_reg
         u_RX1/u_Stop_Check/stop_err_reg
         u_RX1/u_Data_Sampling/bits_reg[0]
         u_RX1/u_Data_Sampling/bits_reg[2]
         u_RX1/u_Data_Sampling/bits_reg[1]
         u_RX1/u_Deserializer/Data_reg[7]
         u_RX1/u_Deserializer/Data_reg[3]
         u_RX1/u_Deserializer/Data_reg[2]
         u_RX1/u_Deserializer/Data_reg[6]
         u_RX1/u_Deserializer/Data_reg[1]
         u_RX1/u_Deserializer/Data_reg[5]
         u_RX1/u_Deserializer/Data_reg[0]
         u_RX1/u_Deserializer/Data_reg[4]
         u_UART_TX_Top1/u_FSM/Current_State_reg[1]
         u_UART_TX_Top1/u_FSM/Current_State_reg[0]
         u_UART_TX_Top1/u_Parity_Unit/Par_Bit_reg
         u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[0]
         u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]
         u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[2]
         u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]
         u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]
         u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]
         u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]
         u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]
         u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg
         u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]
         u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]
         u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]
         u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]
         u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]
         u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]
         u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[5]
         u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[4]
         u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[3]
         u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]
         u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]

....Inferring feed-through connections....
Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 1970 faults were added to fault list.
 0            1302    227         0/0/0    87.66%      0.00
 0             162     64         1/0/0    95.94%      0.00
 0              55      8         2/0/0    98.78%      0.00
 0               7      0         3/0/0    99.19%      0.00
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT       1951
 Possibly detected                PT          0
 Undetectable                     UD          3
 ATPG untestable                  AU         16
 Not detected                     ND          0
 -----------------------------------------------
 total faults                              1970
 test coverage                            99.19%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
write_file -format verilog -hierarchy -output UART_DFT_M.v
Writing verilog file '/mnt/hgfs/Courses/System/UART/dft/UART_DFT_M.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
set_svf -off1
1
dc_shell> \