// Seed: 3807493954
`define pp_11 0
`timescale 1ps / 1ps `timescale 1ps / 1ps
`define pp_12 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout id_11;
  input id_10;
  output id_9;
  inout id_8;
  inout id_7;
  input id_6;
  input id_5;
  inout id_4;
  input id_3;
  output id_2;
  inout id_1;
  logic id_11, id_12;
  assign id_8[1 : 1] = 1'b0;
  logic id_13;
  logic id_14;
  assign id_13 = id_10;
endmodule
