{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573394127131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573394127133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 10 19:25:26 2019 " "Processing started: Sun Nov 10 19:25:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573394127133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573394127133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lift -c lift " "Command: quartus_map --read_settings_files=on --write_settings_files=off lift -c lift" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573394127135 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573394128401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "hdl/debounce.v" "" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/debounce.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573394128632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573394128632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/clkref.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/clkref.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkref " "Found entity 1: clkref" {  } { { "hdl/clkref.v" "" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/clkref.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573394128636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573394128636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/lift.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/lift.v" { { "Info" "ISGN_ENTITY_NAME" "1 lift " "Found entity 1: lift" {  } { { "hdl/lift.v" "" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/lift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573394128642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573394128642 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pb_pulse.v(15) " "Verilog HDL information at pb_pulse.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "hdl/pb_pulse.v" "" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/pb_pulse.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1573394128650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pb_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pb_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 pb_pulse " "Found entity 1: pb_pulse" {  } { { "hdl/pb_pulse.v" "" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/pb_pulse.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573394128650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573394128650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/ud_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/ud_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 ud_disp " "Found entity 1: ud_disp" {  } { { "hdl/ud_disp.v" "" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/ud_disp.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573394128659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573394128659 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "switch_pulse.v(15) " "Verilog HDL information at switch_pulse.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "hdl/switch_pulse.v" "" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/switch_pulse.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1573394128666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/switch_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/switch_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_pulse " "Found entity 1: switch_pulse" {  } { { "hdl/switch_pulse.v" "" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/switch_pulse.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573394128666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573394128666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/debounce_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/debounce_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_sw " "Found entity 1: debounce_sw" {  } { { "hdl/debounce_sw.v" "" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/debounce_sw.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573394128674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573394128674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/level2_led.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/level2_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 level2_led " "Found entity 1: level2_led" {  } { { "hdl/level2_led.v" "" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/level2_led.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573394128684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573394128684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/leveltg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/leveltg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 leveltg_led " "Found entity 1: leveltg_led" {  } { { "hdl/leveltg_led.v" "" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/leveltg_led.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573394128695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573394128695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/number_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/number_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 number_disp " "Found entity 1: number_disp" {  } { { "hdl/number_disp.v" "" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/number_disp.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573394128704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573394128704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/flreq.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/flreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 flreq " "Found entity 1: flreq" {  } { { "hdl/flreq.v" "" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/flreq.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573394128719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573394128719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/lift_sm.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/lift_sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 lift_sm " "Found entity 1: lift_sm" {  } { { "hdl/lift_sm.v" "" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/lift_sm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573394128728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573394128728 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lift " "Elaborating entity \"lift\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573394128941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkref clkref:c0 " "Elaborating entity \"clkref\" for hierarchy \"clkref:c0\"" {  } { { "hdl/lift.v" "c0" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/lift.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573394129012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:db0 " "Elaborating entity \"debounce\" for hierarchy \"debounce:db0\"" {  } { { "hdl/lift.v" "db0" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/lift.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573394129043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pb_pulse pb_pulse:p0 " "Elaborating entity \"pb_pulse\" for hierarchy \"pb_pulse:p0\"" {  } { { "hdl/lift.v" "p0" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/lift.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573394129062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_sw debounce_sw:dbs0 " "Elaborating entity \"debounce_sw\" for hierarchy \"debounce_sw:dbs0\"" {  } { { "hdl/lift.v" "dbs0" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/lift.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573394129133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_pulse switch_pulse:s0 " "Elaborating entity \"switch_pulse\" for hierarchy \"switch_pulse:s0\"" {  } { { "hdl/lift.v" "s0" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/lift.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573394129159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leveltg_led leveltg_led:tg_0 " "Elaborating entity \"leveltg_led\" for hierarchy \"leveltg_led:tg_0\"" {  } { { "hdl/lift.v" "tg_0" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/lift.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573394129192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level2_led level2_led:f0 " "Elaborating entity \"level2_led\" for hierarchy \"level2_led:f0\"" {  } { { "hdl/lift.v" "f0" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/lift.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573394129218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flreq flreq:flr0 " "Elaborating entity \"flreq\" for hierarchy \"flreq:flr0\"" {  } { { "hdl/lift.v" "flr0" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/lift.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573394129242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ud_disp ud_disp:ud0 " "Elaborating entity \"ud_disp\" for hierarchy \"ud_disp:ud0\"" {  } { { "hdl/lift.v" "ud0" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/lift.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573394129258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number_disp number_disp:nd0 " "Elaborating entity \"number_disp\" for hierarchy \"number_disp:nd0\"" {  } { { "hdl/lift.v" "nd0" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/lift.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573394129267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lift_sm lift_sm:sm0 " "Elaborating entity \"lift_sm\" for hierarchy \"lift_sm:sm0\"" {  } { { "hdl/lift.v" "sm0" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/lift.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573394129275 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "hdl/ud_disp.v" "" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/ud_disp.v" 27 -1 0 } } { "hdl/debounce.v" "" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/debounce.v" 12 -1 0 } } { "hdl/debounce.v" "" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/debounce.v" 14 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1573394130179 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1573394130180 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[0\] VCC " "Pin \"d1\[0\]\" is stuck at VCC" {  } { { "hdl/lift.v" "" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/lift.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573394130344 "|lift|d1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[7\] VCC " "Pin \"d1\[7\]\" is stuck at VCC" {  } { { "hdl/lift.v" "" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/lift.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573394130344 "|lift|d1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2\[3\] VCC " "Pin \"d2\[3\]\" is stuck at VCC" {  } { { "hdl/lift.v" "" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/lift.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573394130344 "|lift|d2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2\[7\] VCC " "Pin \"d2\[7\]\" is stuck at VCC" {  } { { "hdl/lift.v" "" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/lift.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573394130344 "|lift|d2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "numdisp\[1\] GND " "Pin \"numdisp\[1\]\" is stuck at GND" {  } { { "hdl/lift.v" "" { Text "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/hdl/lift.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573394130344 "|lift|numdisp[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1573394130344 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1573394130660 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/output_files/lift.map.smsg " "Generated suppressed messages file C:/Users/bidnu/Documents/Verilog_Proj/Project_Lift/lift/output_files/lift.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1573394130856 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573394131181 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573394131181 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "198 " "Implemented 198 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573394131462 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573394131462 ""} { "Info" "ICUT_CUT_TM_LCELLS" "159 " "Implemented 159 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1573394131462 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573394131462 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4605 " "Peak virtual memory: 4605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573394131505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 10 19:25:31 2019 " "Processing ended: Sun Nov 10 19:25:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573394131505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573394131505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573394131505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573394131505 ""}
