<stg><name>linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config3></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_7:0  %data_3_V_read_9 = call i23 @_ssdm_op_Read.ap_auto.i23(i23 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_9"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_7:1  %data_2_V_read_9 = call i23 @_ssdm_op_Read.ap_auto.i23(i23 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_9"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_7:2  %data_1_V_read_9 = call i23 @_ssdm_op_Read.ap_auto.i23(i23 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_9"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_7:3  %data_0_V_read_9 = call i23 @_ssdm_op_Read.ap_auto.i23(i23 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_9"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_7:4  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str42)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_7:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln52"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_7:6  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str42, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="52" op_0_bw="52" op_1_bw="23" op_2_bw="29">
<![CDATA[
hls_label_7:7  %res_0_V_write_assign = call i52 @_ssdm_op_BitConcatenate.i52.i23.i29(i23 %data_0_V_read_9, i29 0)

]]></Node>
<StgValue><ssdm name="res_0_V_write_assign"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="52">
<![CDATA[
hls_label_7:8  %sext_ln728 = sext i52 %res_0_V_write_assign to i64

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="52" op_0_bw="52" op_1_bw="23" op_2_bw="29">
<![CDATA[
hls_label_7:9  %res_1_V_write_assign = call i52 @_ssdm_op_BitConcatenate.i52.i23.i29(i23 %data_1_V_read_9, i29 0)

]]></Node>
<StgValue><ssdm name="res_1_V_write_assign"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="52">
<![CDATA[
hls_label_7:10  %sext_ln728_19 = sext i52 %res_1_V_write_assign to i64

]]></Node>
<StgValue><ssdm name="sext_ln728_19"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="52" op_0_bw="52" op_1_bw="23" op_2_bw="29">
<![CDATA[
hls_label_7:11  %res_2_V_write_assign = call i52 @_ssdm_op_BitConcatenate.i52.i23.i29(i23 %data_2_V_read_9, i29 0)

]]></Node>
<StgValue><ssdm name="res_2_V_write_assign"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="52">
<![CDATA[
hls_label_7:12  %sext_ln728_20 = sext i52 %res_2_V_write_assign to i64

]]></Node>
<StgValue><ssdm name="sext_ln728_20"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="52" op_0_bw="52" op_1_bw="23" op_2_bw="29">
<![CDATA[
hls_label_7:13  %res_3_V_write_assign = call i52 @_ssdm_op_BitConcatenate.i52.i23.i29(i23 %data_3_V_read_9, i29 0)

]]></Node>
<StgValue><ssdm name="res_3_V_write_assign"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="52">
<![CDATA[
hls_label_7:14  %sext_ln728_21 = sext i52 %res_3_V_write_assign to i64

]]></Node>
<StgValue><ssdm name="sext_ln728_21"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
hls_label_7:15  %mrv = insertvalue { i64, i64, i64, i64 } undef, i64 %sext_ln728, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
hls_label_7:16  %mrv_1 = insertvalue { i64, i64, i64, i64 } %mrv, i64 %sext_ln728_19, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
hls_label_7:17  %mrv_2 = insertvalue { i64, i64, i64, i64 } %mrv_1, i64 %sext_ln728_20, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
hls_label_7:18  %mrv_3 = insertvalue { i64, i64, i64, i64 } %mrv_2, i64 %sext_ln728_21, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="256">
<![CDATA[
hls_label_7:19  ret { i64, i64, i64, i64 } %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln61"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="23" name="data_0_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_0_V_read"/></StgValue>
</port>
<port id="24" name="data_1_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_1_V_read"/></StgValue>
</port>
<port id="25" name="data_2_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_2_V_read"/></StgValue>
</port>
<port id="26" name="data_3_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_3_V_read"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="28" from="_ssdm_op_Read.ap_auto.i23" to="data_3_V_read_9" fromId="27" toId="2">
</dataflow>
<dataflow id="29" from="data_3_V_read" to="data_3_V_read_9" fromId="26" toId="2">
</dataflow>
<dataflow id="30" from="_ssdm_op_Read.ap_auto.i23" to="data_2_V_read_9" fromId="27" toId="3">
</dataflow>
<dataflow id="31" from="data_2_V_read" to="data_2_V_read_9" fromId="25" toId="3">
</dataflow>
<dataflow id="32" from="_ssdm_op_Read.ap_auto.i23" to="data_1_V_read_9" fromId="27" toId="4">
</dataflow>
<dataflow id="33" from="data_1_V_read" to="data_1_V_read_9" fromId="24" toId="4">
</dataflow>
<dataflow id="34" from="_ssdm_op_Read.ap_auto.i23" to="data_0_V_read_9" fromId="27" toId="5">
</dataflow>
<dataflow id="35" from="data_0_V_read" to="data_0_V_read_9" fromId="23" toId="5">
</dataflow>
<dataflow id="37" from="_ssdm_op_SpecRegionBegin" to="tmp" fromId="36" toId="6">
</dataflow>
<dataflow id="39" from="p_str42" to="tmp" fromId="38" toId="6">
</dataflow>
<dataflow id="41" from="_ssdm_op_SpecPipeline" to="specpipeline_ln52" fromId="40" toId="7">
</dataflow>
<dataflow id="43" from="StgValue_42" to="specpipeline_ln52" fromId="42" toId="7">
</dataflow>
<dataflow id="45" from="StgValue_44" to="specpipeline_ln52" fromId="44" toId="7">
</dataflow>
<dataflow id="46" from="StgValue_44" to="specpipeline_ln52" fromId="44" toId="7">
</dataflow>
<dataflow id="48" from="StgValue_47" to="specpipeline_ln52" fromId="47" toId="7">
</dataflow>
<dataflow id="50" from="p_str15" to="specpipeline_ln52" fromId="49" toId="7">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecRegionEnd" to="empty" fromId="51" toId="8">
</dataflow>
<dataflow id="53" from="p_str42" to="empty" fromId="38" toId="8">
</dataflow>
<dataflow id="54" from="tmp" to="empty" fromId="6" toId="8">
</dataflow>
<dataflow id="56" from="_ssdm_op_BitConcatenate.i52.i23.i29" to="res_0_V_write_assign" fromId="55" toId="9">
</dataflow>
<dataflow id="57" from="data_0_V_read_9" to="res_0_V_write_assign" fromId="5" toId="9">
</dataflow>
<dataflow id="59" from="StgValue_58" to="res_0_V_write_assign" fromId="58" toId="9">
</dataflow>
<dataflow id="60" from="res_0_V_write_assign" to="sext_ln728" fromId="9" toId="10">
</dataflow>
<dataflow id="61" from="_ssdm_op_BitConcatenate.i52.i23.i29" to="res_1_V_write_assign" fromId="55" toId="11">
</dataflow>
<dataflow id="62" from="data_1_V_read_9" to="res_1_V_write_assign" fromId="4" toId="11">
</dataflow>
<dataflow id="63" from="StgValue_58" to="res_1_V_write_assign" fromId="58" toId="11">
</dataflow>
<dataflow id="64" from="res_1_V_write_assign" to="sext_ln728_19" fromId="11" toId="12">
</dataflow>
<dataflow id="65" from="_ssdm_op_BitConcatenate.i52.i23.i29" to="res_2_V_write_assign" fromId="55" toId="13">
</dataflow>
<dataflow id="66" from="data_2_V_read_9" to="res_2_V_write_assign" fromId="3" toId="13">
</dataflow>
<dataflow id="67" from="StgValue_58" to="res_2_V_write_assign" fromId="58" toId="13">
</dataflow>
<dataflow id="68" from="res_2_V_write_assign" to="sext_ln728_20" fromId="13" toId="14">
</dataflow>
<dataflow id="69" from="_ssdm_op_BitConcatenate.i52.i23.i29" to="res_3_V_write_assign" fromId="55" toId="15">
</dataflow>
<dataflow id="70" from="data_3_V_read_9" to="res_3_V_write_assign" fromId="2" toId="15">
</dataflow>
<dataflow id="71" from="StgValue_58" to="res_3_V_write_assign" fromId="58" toId="15">
</dataflow>
<dataflow id="72" from="res_3_V_write_assign" to="sext_ln728_21" fromId="15" toId="16">
</dataflow>
<dataflow id="74" from="StgValue_73" to="mrv" fromId="73" toId="17">
</dataflow>
<dataflow id="75" from="sext_ln728" to="mrv" fromId="10" toId="17">
</dataflow>
<dataflow id="76" from="mrv" to="mrv_1" fromId="17" toId="18">
</dataflow>
<dataflow id="77" from="sext_ln728_19" to="mrv_1" fromId="12" toId="18">
</dataflow>
<dataflow id="78" from="mrv_1" to="mrv_2" fromId="18" toId="19">
</dataflow>
<dataflow id="79" from="sext_ln728_20" to="mrv_2" fromId="14" toId="19">
</dataflow>
<dataflow id="80" from="mrv_2" to="mrv_3" fromId="19" toId="20">
</dataflow>
<dataflow id="81" from="sext_ln728_21" to="mrv_3" fromId="16" toId="20">
</dataflow>
<dataflow id="82" from="mrv_3" to="ret_ln61" fromId="20" toId="21">
</dataflow>
</dataflows>


</stg>
