// Seed: 1258834465
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input logic [7:0] id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_10 = 32'd77,
    parameter id_11 = 32'd61,
    parameter id_13 = 32'd71,
    parameter id_15 = 32'd8,
    parameter id_4  = 32'd0,
    parameter id_5  = 32'd66
) (
    output uwire id_0,
    input tri0 id_1,
    input uwire id_2,
    input wor id_3,
    input supply1 _id_4,
    input tri0 _id_5,
    output wand id_6,
    input supply0 id_7,
    input wand id_8,
    input supply1 id_9,
    input wand _id_10,
    input wire _id_11,
    input tri id_12,
    input tri1 _id_13,
    output supply1 id_14,
    input uwire _id_15,
    output wor id_16,
    output wor id_17
);
  assign id_17 = id_8;
  wire [id_5 : id_4] id_19;
  logic [7:0][id_10 : id_15] id_20;
  logic [-1  -  id_11 : id_13] id_21;
  assign id_20[1] = id_5;
  wire id_22;
  module_0 modCall_1 (
      id_19,
      id_21,
      id_19,
      id_20,
      id_19
  );
  wire id_23;
endmodule
