raddr_lo	,	V_88
TSI721_DMA_MINSTSSZ	,	V_29
tsi721_tx_desc	,	V_11
spin_lock_init	,	F_74
dma_addr_t	,	T_2
TSI721_DMAC_DSSZ_SIZE	,	F_13
tsi721_bdma_handler	,	F_21
TSI721_DMA_TX_QUEUE_SZ	,	V_135
dev	,	V_19
tsi721_dma_sts	,	V_30
dchan	,	V_4
DMA_MEM_TO_DEV	,	V_153
TSI721_DMAC_INT_ERR	,	V_122
tsi721_dma_stop_all	,	F_71
tsi721_desc_fill_init	,	F_26
"Failed to re-initiate DMAC%d"	,	L_22
"Failed to register DMA device"	,	L_33
ch_stat	,	V_63
irq_name	,	V_54
for_each_sg	,	F_34
request_irq	,	F_15
active	,	V_70
tasklet	,	V_71
nr_channels	,	V_170
EIO	,	V_57
DMA_COMPLETE	,	V_130
DMA_PRIVATE	,	V_177
rc	,	V_48
sts	,	V_69
TSI721_DMAC_DRDCNT	,	V_112
srd_ptr	,	V_103
TSI721_DMAC_DPTRL	,	V_39
tsi721_tx_submit	,	F_46
device	,	V_18
t1	,	V_90
LIST_HEAD	,	F_67
dma_async_device_unregister	,	F_80
tsi721_submit_sg	,	F_32
"DMAC%d SG entry %d is too large"	,	L_12
"DMAC%d sg%d/%d addr: 0x%llx len: %d"	,	L_11
free_irq	,	F_16
GFP_ATOMIC	,	V_26
list_del_init	,	F_40
"DMAC%d (wrc=%d) %d"	,	L_8
device_node	,	V_174
"DMAC%d"	,	L_1
current	,	V_75
device_issue_pending	,	V_182
sg	,	V_79
s_dist	,	V_93
EBUSY	,	V_161
tsi721_bdma_chan	,	V_1
next_lo	,	V_34
tsi721_device	,	V_5
vector	,	V_52
"DMAC%d ERR: Attempt to use non-idle channel"	,	L_9
rext	,	V_149
mport	,	V_171
"DMAC%d_INT = 0x%x"	,	L_20
TSI721_DMAC_INT_ALL	,	V_44
DMAV	,	V_113
txd	,	V_13
scatterlist	,	V_78
tsi721_bdma_ch_free	,	F_18
add_count	,	V_110
irq	,	V_72
i	,	V_104
kcalloc	,	F_52
regs	,	V_37
j	,	V_105
tsi721_issue_pending	,	F_63
dma_async_device_register	,	F_78
active_tx	,	V_117
dma_desc_per_channel	,	V_136
TSI721_DMAC_DSBL_MASK	,	V_41
ioread32	,	F_14
tsi721_bdma_msix	,	V_53
TSI721_VECT_DMA0_INT	,	V_56
tasklet_kill	,	F_58
tsi721_tx_status	,	F_61
"Failed to build desc: err=%d"	,	L_15
RDW_ALL_NWRITE_R	,	V_157
ERR_PTR	,	F_65
raddr_hi	,	V_89
sts_ptr	,	V_20
dma_zalloc_coherent	,	F_8
dir	,	V_146
TSI721_DMAC_STS_ABORT	,	V_123
sg_is_last	,	F_36
INIT_LIST_HEAD	,	F_59
"DMAC%d descriptor status FIFO is full"	,	L_23
sys_size	,	V_80
NREAD	,	V_152
sgl	,	V_144
priv	,	V_10
bd_base	,	V_28
sts_base	,	V_31
rio_addr_u	,	V_87
TSI721_BDMA_MAX_BCOUNT	,	V_115
DTYPE1	,	V_83
TSI721_DMAC_INT_IOFDONE	,	V_129
err_out	,	V_55
DTYPE3	,	V_33
iowrite32	,	F_12
desc_node	,	V_101
list	,	V_163
DMA_ERROR	,	V_126
dma_async_tx_descriptor	,	V_12
channels	,	V_172
callback_param	,	V_100
sg_dma_address	,	F_27
free_list	,	V_102
"DMAC%d Exit"	,	L_19
idx	,	V_49
TSI721_DMAC_INT_STFULL	,	V_127
dma_cookie_status	,	F_62
desc	,	V_77
dma_cookie_complete	,	F_44
"READ"	,	L_29
"DMAC%d Failed to allocate logical descriptors"	,	L_26
roundup_pow_of_two	,	F_9
tasklet_init	,	F_75
to_tsi721_desc	,	F_4
timeout	,	V_166
tsi721_unregister_dma	,	F_79
rtype	,	V_84
TSI721_DMAD_IOF	,	V_96
list_del	,	F_81
tsi721_bdma_interrupt_enable	,	F_19
dma_chan	,	V_2
param	,	V_99
LAST_NWRITE_R	,	V_160
cpu_to_le32	,	F_11
device_free_chan_resources	,	V_180
bd_phys	,	V_21
sts_phys	,	V_22
DMA	,	V_24
TSI721_DMAC_INTE	,	V_68
chancnt	,	V_175
bd_num	,	V_15
tsi721_desc_fill_end	,	F_28
wr_type	,	V_154
dma_tx_state	,	V_142
cap_mask	,	V_176
ALL_NWRITE_R	,	V_158
tx_submit	,	V_138
spin_unlock	,	F_43
spin_unlock_bh	,	F_48
device_alloc_chan_resources	,	V_179
"DMAC%d No SG list"	,	L_27
ptr	,	V_73
tsi721_prep_rio_sg	,	F_64
dma	,	V_9
tsi_debug	,	F_7
dma_cookie_assign	,	F_49
ENOMEM	,	V_27
"DMAC%d Attempt to start DMA with no BDs ready %d"	,	L_7
rd_idx	,	V_109
DMA_IN_PROGRESS	,	V_134
dma_transfer_direction	,	V_145
list_empty	,	F_38
to_tsi721_chan	,	F_1
"DMAC%d bd_ptr = %p did=%d raddr=0x%llx"	,	L_16
bcount	,	V_86
tsi721_dma_stop	,	F_70
enable	,	V_67
lock	,	V_124
id	,	V_25
TSI721_DMACH_MAINT	,	V_168
device_tx_status	,	V_181
"DMAC%d ERR: tsi721_submit_sg failed with err=%d"	,	L_18
ddev	,	V_7
tsi721_alloc_chan_resources	,	F_51
chan_id	,	V_173
cookie	,	V_132
list_for_each_entry_safe	,	F_69
task_pid_nr	,	F_25
TSI721_DMAC_INT_DONE	,	V_128
"DMAC%d desc status FIFO @ %p (phys = %pad) size=0x%x"	,	L_3
bufptr_lo	,	V_91
wr_count_next	,	V_61
tsi721_sync_dma_irq	,	F_55
device_prep_slave_sg	,	V_183
tsi721_dma_tx_err	,	F_29
txstate	,	V_143
IRQ_HANDLED	,	V_74
synchronize_irq	,	F_56
TSI721_DMAC_STS	,	V_64
tsi721_dma_tasklet	,	F_41
next_addr	,	V_107
dmac_int	,	V_120
dma_to_mport	,	F_33
"DMAC%d_STS = 0x%x did=%d raddr=0x%llx"	,	L_21
TSI721_DMA_MAXCH	,	V_167
tasklet_hi_schedule	,	F_22
tsi721_terminate_all	,	F_66
rio_addr	,	V_81
status	,	V_125
ENODEV	,	V_133
kfree	,	F_60
CONFIG_PCI_MSI	,	F_6
flags	,	V_46
dma_async_tx_descriptor_init	,	F_53
"WRITE"	,	L_30
list_add_tail	,	F_50
tsi721_start_dma	,	F_23
destid	,	V_85
TSI721_DMAC_CTL_INIT	,	V_58
TSI721_DMAC_BASE	,	F_73
TSI721_DMAC_CTL	,	V_59
wr_count	,	V_60
"Unable to initialize DMAC%d"	,	L_25
err	,	V_108
type_id	,	V_32
msix	,	V_51
"DMAC%d HW descriptor ring is full @ %d"	,	L_14
TSI721_DMAC_INT	,	V_45
EFAULT	,	V_66
device_terminate_all	,	V_184
RDW_LAST_NWRITE_R	,	V_159
EINVAL	,	V_82
"DMAC%d descriptors @ %p (phys = %pad)"	,	L_2
DMA_DEV_TO_MEM	,	V_151
bdma	,	V_169
udelay	,	F_17
dma_status	,	V_141
dma_free_coherent	,	F_10
chan	,	V_3
to_tsi721	,	F_3
dmac_sts	,	V_121
dma_device	,	V_6
rio_mport	,	V_8
queue	,	V_118
list_first_entry	,	F_39
data	,	V_119
bdma_chan	,	V_14
TSI721_DMAC_DSRP	,	V_106
"DMAC%d last desc final len: %d"	,	L_17
TSI721_USING_MSIX	,	V_47
list_splice_init	,	F_68
tsi721_dma_is_idle	,	F_20
TSI721_DMAC_DSBL	,	V_42
"DMAC%d Attempt to start non-idle channel"	,	L_6
pdev	,	V_140
u32	,	T_3
rio_dma_ext	,	V_148
TSI721_DMAC_CTL_SUSP	,	V_164
interrupt	,	V_95
"DMAC%d %s"	,	L_28
bd_ptr	,	V_17
TSI721_DMAC_DSBH	,	V_40
tsi721_clr_stat	,	F_31
"Unable to get MSI-X for DMAC%d-INT"	,	L_5
dma_cookie_t	,	T_6
TSI721_DMAC_DWRCNT	,	V_76
RDW_ALL_NWRITE	,	V_155
tsi721_dma_desc	,	V_16
bufptr_hi	,	V_92
"DMAC%d Unsupported DMA direction option"	,	L_31
tinfo	,	V_147
list_add	,	F_45
dma_cookie_init	,	F_54
DMA_PREP_INTERRUPT	,	V_131
dma_cap_zero	,	F_76
DMA_SLAVE	,	V_178
sg_len	,	V_114
tsi721_bdma_ch_init	,	F_5
TSI721_DMAC_DPTRH	,	V_38
TSI721_DMAC_STS_RUN	,	V_65
"DMAC%d free TXD is not available"	,	L_32
sts_size	,	V_23
dma_async_tx_callback	,	T_5
tsi721_advance_work	,	F_37
dma_cap_set	,	F_77
TSI721_DMAD_BCOUNT1	,	V_97
list_move	,	F_30
dma_rtype	,	V_150
next_hi	,	V_36
spin_lock	,	F_42
DMA_CTRL_ACK	,	V_139
s_size	,	V_94
"DMAC%d BD ring status: rdi=%d wri=%d"	,	L_10
_c	,	V_185
TSI721_VECT_DMA0_DONE	,	V_50
ALL_NWRITE	,	V_156
_d	,	V_162
irqreturn_t	,	T_4
tsi721_register_dma	,	F_72
"DMAC%d prev desc final len: %d"	,	L_13
sg_dma_len	,	F_35
sts_rdptr	,	V_62
TSI721_DMAC_INT_SUSP	,	V_165
ch_dev	,	V_111
tx_desc	,	V_137
container_of	,	F_2
u64	,	T_1
tsi_err	,	F_24
"DMAC%d wrong state of descriptor %p"	,	L_24
callback	,	V_98
TSI721_DMAC_DPTRL_MASK	,	V_35
"Unable to get MSI-X for DMAC%d-DONE"	,	L_4
entry_done	,	V_116
TSI721_DMAC_DSSZ	,	V_43
tsi721_free_chan_resources	,	F_57
spin_lock_bh	,	F_47
