Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Dec  5 00:36:40 2021
| Host         : Diogenes-Turing running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_control_sets_placed.rpt
| Design       : CPU
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    42 |
|    Minimum number of control sets                        |    42 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    42 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    37 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |              46 |           20 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              83 |           29 |
| Yes          | Yes                   | No                     |            1088 |          481 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+--------------------------+-------------------+------------------+----------------+--------------+
|   Clock Signal  |       Enable Signal      |  Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+--------------------------+-------------------+------------------+----------------+--------------+
|  GCLK_IBUF_BUFG |                          |                   |                2 |              4 |         2.00 |
|  GCLK_IBUF_BUFG | p_0_in[7]                | MRST_IBUF         |                2 |              4 |         2.00 |
|  GCLK_IBUF_BUFG | p_0_in[11]               | MRST_IBUF         |                2 |              4 |         2.00 |
|  GCLK_IBUF_BUFG | p_0_in[3]                | MRST_IBUF         |                2 |              4 |         2.00 |
|  GCLK_IBUF_BUFG | p_0_in[15]               | MRST_IBUF         |                2 |              4 |         2.00 |
|  GCLK_IBUF_BUFG | rf/D1[31]_i_2_n_0        | rf/D2[31]_i_1_n_0 |               24 |             32 |         1.33 |
|  GCLK_IBUF_BUFG | ctrl_unt/ir_reg[7]_1[0]  | MRST_IBUF         |                9 |             32 |         3.56 |
|  GCLK_IBUF_BUFG | ctrl_unt/ir_reg[7]_2[0]  | MRST_IBUF         |               14 |             32 |         2.29 |
|  GCLK_IBUF_BUFG | ctrl_unt/ir_reg[7]_4[0]  | MRST_IBUF         |               13 |             32 |         2.46 |
|  GCLK_IBUF_BUFG | ctrl_unt/ir_reg[7]_5[0]  | MRST_IBUF         |               21 |             32 |         1.52 |
|  GCLK_IBUF_BUFG | ctrl_unt/ir_reg[8][0]    | MRST_IBUF         |                7 |             32 |         4.57 |
|  GCLK_IBUF_BUFG | ctrl_unt/ir_reg[8]_0[0]  | MRST_IBUF         |               12 |             32 |         2.67 |
|  GCLK_IBUF_BUFG | ctrl_unt/ir_reg[8]_1[0]  | MRST_IBUF         |               14 |             32 |         2.29 |
|  GCLK_IBUF_BUFG | ctrl_unt/ir_reg[8]_2[0]  | MRST_IBUF         |                8 |             32 |         4.00 |
|  GCLK_IBUF_BUFG | ctrl_unt/ir_reg[8]_3[0]  | MRST_IBUF         |               13 |             32 |         2.46 |
|  GCLK_IBUF_BUFG | ctrl_unt/ir_reg[8]_4[0]  | MRST_IBUF         |               17 |             32 |         1.88 |
|  GCLK_IBUF_BUFG | ctrl_unt/ir_reg[7]_0[0]  | MRST_IBUF         |                8 |             32 |         4.00 |
|  GCLK_IBUF_BUFG | ctrl_unt/ir_reg[7]_3[0]  | MRST_IBUF         |               14 |             32 |         2.29 |
|  GCLK_IBUF_BUFG | ctrl_unt/ir_reg[10][0]   | MRST_IBUF         |               28 |             32 |         1.14 |
|  GCLK_IBUF_BUFG | ctrl_unt/ir_reg[10]_1[0] | MRST_IBUF         |               15 |             32 |         2.13 |
|  GCLK_IBUF_BUFG | ctrl_unt/ir_reg[10]_2[0] | MRST_IBUF         |               12 |             32 |         2.67 |
|  GCLK_IBUF_BUFG | ctrl_unt/ir_reg[10]_3[0] | MRST_IBUF         |                7 |             32 |         4.57 |
|  GCLK_IBUF_BUFG | ctrl_unt/ir_reg[10]_4[0] | MRST_IBUF         |               16 |             32 |         2.00 |
|  GCLK_IBUF_BUFG | ctrl_unt/ir_reg[11][0]   | MRST_IBUF         |               11 |             32 |         2.91 |
|  GCLK_IBUF_BUFG | ctrl_unt/ir_reg[10]_5[0] | MRST_IBUF         |               29 |             32 |         1.10 |
|  GCLK_IBUF_BUFG | ctrl_unt/ir_reg[11]_0[0] | MRST_IBUF         |               11 |             32 |         2.91 |
|  GCLK_IBUF_BUFG | ctrl_unt/ir_reg[11]_1[0] | MRST_IBUF         |               16 |             32 |         2.00 |
|  GCLK_IBUF_BUFG | ctrl_unt/ir_reg[7][0]    | MRST_IBUF         |                5 |             32 |         6.40 |
|  GCLK_IBUF_BUFG | ctrl_unt/ir_reg[10]_0[0] | MRST_IBUF         |                9 |             32 |         3.56 |
|  GCLK_IBUF_BUFG | ctrl_unt/ir_reg[9]_4[0]  | MRST_IBUF         |               15 |             32 |         2.13 |
|  GCLK_IBUF_BUFG | ctrl_unt/ir_reg[9]_1[0]  | MRST_IBUF         |                7 |             32 |         4.57 |
|  GCLK_IBUF_BUFG | ctrl_unt/ir_reg[9]_3[0]  | MRST_IBUF         |               17 |             32 |         1.88 |
|  GCLK_IBUF_BUFG | ctrl_unt/ir_reg[9]_0[0]  | MRST_IBUF         |               12 |             32 |         2.67 |
|  GCLK_IBUF_BUFG | ctrl_unt/ir_reg[8]_5[0]  | MRST_IBUF         |               16 |             32 |         2.00 |
|  GCLK_IBUF_BUFG | ctrl_unt/ir_reg[9]_2[0]  | MRST_IBUF         |               17 |             32 |         1.88 |
|  GCLK_IBUF_BUFG | ctrl_unt/ir_reg[9]_5[0]  | MRST_IBUF         |               14 |             32 |         2.29 |
|  GCLK_IBUF_BUFG | ctrl_unt/ir_reg[9][0]    | MRST_IBUF         |               11 |             32 |         2.91 |
|  GCLK_IBUF_BUFG | ctrl_unt/CSR_WE          | MRST_IBUF         |                7 |             32 |         4.57 |
|  GCLK_IBUF_BUFG | ctrl_unt/E[0]            | MRST_IBUF         |               17 |             32 |         1.88 |
|  GCLK_IBUF_BUFG | rf/D1[31]_i_2_n_0        | rf/D1[31]_i_1_n_0 |               22 |             32 |         1.45 |
|  GCLK_IBUF_BUFG | ctrl_unt/IR_WE           | MRST_IBUF         |               14 |             35 |         2.50 |
|  GCLK_IBUF_BUFG |                          | MRST_IBUF         |               20 |             46 |         2.30 |
+-----------------+--------------------------+-------------------+------------------+----------------+--------------+


