\begin{lstlisting}[language=Verilog]
$ 3 9.5367431640625e-7 3.3115451958692312 81 5 50 5e-11
w 192 80 192 144 0
a 192 160 368 160 8 15 -15 1000000 -2.0386609699942313e-9 0 100000
c 192 80 368 80 0 0.000001 -0.00020386813566039314 0.001
r 128 80 192 80 0 10000
a 368 176 504 176 8 15 -15 1000000 0.00020386609699942314 0 100000
w 368 80 368 160 0
g 192 176 192 192 0 0
R 64 64 16 64 0 1 1 2.5 2.5 0 0.5
R 64 96 0 96 0 0 40 -5 0 0 0.5
150 576 160 704 160 0 2 0 5
164 856 160 976 160 0 7 0 0 0 0 0 0 0 false 0
160 128 80 64 80 0 20 10000000000
g 368 192 368 208 0 0
w 504 176 576 176 0
R 576 144 528 144 1 2 32768 2.5 2.5 0 0.1
w 96 16 96 96 0
w 952 160 952 16 0
w 1088 424 1048 424 0
166 952 424 1184 424 1024 6
w 1192 352 1168 352 0
w 1192 320 1152 320 0
w 1192 288 1136 288 0
w 1192 256 1120 256 0
w 1192 224 1104 224 0
w 1192 192 1088 192 0
w 1168 584 1168 352 0
w 1048 584 1168 584 0
w 1152 552 1152 320 0
w 1048 552 1152 552 0
w 1136 520 1136 288 0
w 1048 520 1136 520 0
w 1120 488 1120 256 0
w 1048 488 1120 488 0
w 1104 456 1104 224 0
w 1048 456 1104 456 0
w 1088 424 1088 192 0
w 1048 352 1168 352 0
w 1048 320 1152 320 0
w 1136 288 1048 288 0
w 1120 256 1048 256 0
w 1104 224 1048 224 0
w 1048 192 1088 192 0
168 952 192 1080 192 2 6 5 5 5 5 5 5
419 1192 192 1272 192 0 6
w 64 96 64 408 0
w 64 584 952 584 0
I 64 408 64 464 0 0.5 5
w 64 464 64 584 0
O 952 424 912 424 0 0
w 704 160 856 160 0
w 952 16 96 16 0
w 800 384 800 352 0
w 952 384 800 384 0
w 800 352 856 352 0
w 800 216 800 352 0
w 576 216 576 176 0
I 576 216 800 216 0 0.5 5
o 5 16 0 4099 1.25 0.00078125 0 1 Output\sIntegrator
o 7 128 0 4098 5 0.00078125 1 4 7 3 3 3 48 0
\end{lstlisting}
