

================================================================
== Vivado HLS Report for 'FCL1'
================================================================
* Date:           Mon May 15 18:27:41 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        FC1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.369|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+----------+
    |    Latency    |    Interval   | Pipeline |
    |  min  |  max  |  min  |  max  |   Type   |
    +-------+-------+-------+-------+----------+
    |  31356|  31356|  31356|  31356| dataflow |
    +-------+-------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +-------------------+----------------+-------+-------+-------+-------+---------+
        |                   |                |    Latency    |    Interval   | Pipeline|
        |      Instance     |     Module     |  min  |  max  |  min  |  max  |   Type  |
        +-------------------+----------------+-------+-------+-------+-------+---------+
        |FCMac_U0           |FCMac           |  31355|  31355|  31355|  31355|   none  |
        |ResizeStream_U0    |ResizeStream    |     81|     81|     81|     81|   none  |
        |ResizeStream_1_U0  |ResizeStream_1  |    513|    513|    513|    513|   none  |
        +-------------------+----------------+-------+-------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       2|
|FIFO             |        0|      -|      10|      40|
|Instance         |        6|      0|     450|     940|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        6|      0|     460|     982|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------+--------------------+---------+-------+-----+-----+
    |       Instance       |       Module       | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------+--------------------+---------+-------+-----+-----+
    |FCL1_control_s_axi_U  |FCL1_control_s_axi  |        0|      0|   36|   40|
    |FCMac_U0              |FCMac               |        6|      0|  111|  640|
    |ResizeStream_U0       |ResizeStream        |        0|      0|  148|  125|
    |ResizeStream_1_U0     |ResizeStream_1      |        0|      0|  155|  135|
    +----------------------+--------------------+---------+-------+-----+-----+
    |Total                 |                    |        6|      0|  450|  940|
    +----------------------+--------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------+---------+---+----+------+-----+---------+
    |     Name     | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +--------------+---------+---+----+------+-----+---------+
    |inn_V_V_U     |        0|  5|  20|     2|    8|       16|
    |outStr_V_V_U  |        0|  5|  20|     2|    8|       16|
    +--------------+---------+---+----+------+-----+---------+
    |Total         |        0| 10|  40|     4|   16|       32|
    +--------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |     FCL1     | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |     FCL1     | return value |
|interrupt              | out |    1| ap_ctrl_hs |     FCL1     | return value |
|input1_V_V_TDATA       |  in |   64|    axis    |  input1_V_V  |    pointer   |
|input1_V_V_TVALID      |  in |    1|    axis    |  input1_V_V  |    pointer   |
|input1_V_V_TREADY      | out |    1|    axis    |  input1_V_V  |    pointer   |
|s4_out_V_V_TDATA       | out |   64|    axis    |  s4_out_V_V  |    pointer   |
|s4_out_V_V_TVALID      | out |    1|    axis    |  s4_out_V_V  |    pointer   |
|s4_out_V_V_TREADY      |  in |    1|    axis    |  s4_out_V_V  |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

