FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 73;
0"NC";
%"USB3300"
"1","(-5500,5400)","0","kvm_matrix_lib","I1";
;
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-150,375,150,-375"
CDS_LIB"kvm_matrix_lib"
VALUE"USB3300";
"XI"0;
"RBIAS"0;
"VDD1.8<2>"0;
"VDD1.8<1>"0;
"XO"0;
"DP"0;
"DM"0;
"VBUS"0;
"ID"0;
"CLKOUT"0;
"STP"0;
"DIR"0;
"NXT"0;
"EXTVBUS"0;
"CPEN"0;
"VDDA1.8"0;
"VDD3.3<1>"0;
"VDD3.3<2>"0;
"VDD3.3<3>"0;
"PAD"0;
"GND<2>"0;
"GND<1>"0;
"VDD3.3<4>"0;
"REG_EN"0;
"RESET"0;
"DATA<7>"0;
"DATA<6>"0;
"DATA<5>"0;
"DATA<4>"0;
"DATA<3>"0;
"DATA<2>"0;
"DATA<1>"0;
"DATA<0>"0;
END.
