

================================================================
== Vivado HLS Report for 'forw_back'
================================================================
* Date:           Fri Oct 28 14:10:19 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.117|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_forward_fu_786   |forward   |    ?|    ?|    ?|    ?|   none  |
        |grp_backward_fu_824  |backward  |    ?|    ?|    ?|    ?|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        +--------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                      |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |               Loop Name              |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- memcpy.mnist_data.in                |     901|     901|         3|          1|          1|     900|    yes   |
        |- memcpy.conv_kernel_1.conv1          |      10|      10|         3|          1|          1|       9|    yes   |
        |- memcpy.conv_kernel_2.conv2          |      10|      10|         3|          1|          1|       9|    yes   |
        |- memcpy.conv_kernel_3.conv3          |      10|      10|         3|          1|          1|       9|    yes   |
        |- memcpy.fc_hidden_layer1.fc1         |  103681|  103681|         3|          1|          1|  103680|    yes   |
        |- memcpy.fc_hidden_layer2.fc2         |    8101|    8101|         3|          1|          1|    8100|    yes   |
        |- memcpy.fc_hidden_layer3.fc3         |     451|     451|         3|          1|          1|     450|    yes   |
        |- memcpy.out.probability_result.gep1  |      11|      11|         3|          1|          1|      10|    yes   |
        |- memcpy.out.probability_result.gep   |      11|      11|         3|          1|          1|      10|    yes   |
        |- memcpy.conv1.conv_kernel_1.gep      |      10|      10|         3|          1|          1|       9|    yes   |
        |- memcpy.conv2.conv_kernel_2.gep      |      10|      10|         3|          1|          1|       9|    yes   |
        |- memcpy.conv3.conv_kernel_3.gep      |      10|      10|         3|          1|          1|       9|    yes   |
        |- memcpy.fc1.fc_hidden_layer1.gep     |  103681|  103681|         3|          1|          1|  103680|    yes   |
        |- memcpy.fc2.fc_hidden_layer2.gep     |    8101|    8101|         3|          1|          1|    8100|    yes   |
        |- memcpy.fc3.fc_hidden_layer3.gep     |     451|     451|         3|          1|          1|     450|    yes   |
        +--------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    554|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |      220|    134|   19471|  29390|    0|
|Memory           |      199|      -|     320|   4070|    0|
|Multiplexer      |        -|      -|       -|   2166|    -|
|Register         |        -|      -|    1421|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      419|    134|   21212|  36180|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       96|     37|      15|     51|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+----------------------+---------+-------+-------+-------+-----+
    |        Instance        |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +------------------------+----------------------+---------+-------+-------+-------+-----+
    |grp_backward_fu_824     |backward              |      216|     59|   8242|  12422|    0|
    |forw_back_ctrl_s_axi_U  |forw_back_ctrl_s_axi  |        0|      0|    454|    744|    0|
    |forw_back_data_m_axi_U  |forw_back_data_m_axi  |        2|      0|    512|    580|    0|
    |grp_forward_fu_786      |forward               |        2|     75|  10263|  15644|    0|
    +------------------------+----------------------+---------+-------+-------+-------+-----+
    |Total                   |                      |      220|    134|  19471|  29390|    0|
    +------------------------+----------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------------+----------------------+---------+----+------+-----+--------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF |  LUT | URAM|  Words | Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+----+------+-----+--------+-----+------+-------------+
    |conv_kernel_1_U       |forw_back_conv_keBew  |        0|  64|     5|    0|       9|   32|     1|          288|
    |conv_kernel_2_U       |forw_back_conv_keBew  |        0|  64|     5|    0|       9|   32|     1|          288|
    |conv_kernel_3_U       |forw_back_conv_keBew  |        0|  64|     5|    0|       9|   32|     1|          288|
    |conv_out_1_U          |forw_back_conv_ouHfu  |        2|   0|     0|    0|     784|   32|     1|        25088|
    |conv_out_2_U          |forw_back_conv_ouIfE  |        2|   0|     0|    0|     676|   32|     1|        21632|
    |fc_hidden_layer1_U    |forw_back_fc_hiddEe0  |      186|   0|     0|    0|  103680|   32|     1|      3317760|
    |fc_hidden_layer2_U    |forw_back_fc_hiddFfa  |        0|  64|  4050|    0|    8100|   32|     1|       259200|
    |fc_hidden_layer3_U    |forw_back_fc_hiddGfk  |        1|   0|     0|    0|     450|   32|     1|        14400|
    |fc_out_1_0_U          |forw_back_fc_out_JfO  |        1|   0|     0|    0|     180|   32|     1|         5760|
    |fc_in_2_relu1_0_U     |forw_back_fc_out_JfO  |        1|   0|     0|    0|     180|   32|     1|         5760|
    |fc_out_2_0_U          |forw_back_fc_out_Lf8  |        1|   0|     0|    0|      45|   32|     1|         1440|
    |fc_in_3_relu2_0_U     |forw_back_fc_out_Lf8  |        1|   0|     0|    0|      45|   32|     1|         1440|
    |mnist_data_U          |forw_back_mnist_dAem  |        2|   0|     0|    0|     900|   32|     1|        28800|
    |fc_in_1_0_U           |forward_conv_out_3    |        2|   0|     0|    0|     576|   32|     1|        18432|
    |probability_result_U  |forward_fc_out_3_0    |        0|  64|     5|    0|      10|   32|     1|          320|
    +----------------------+----------------------+---------+----+------+-----+--------+-----+------+-------------+
    |Total                 |                      |      199| 320|  4070|    0|  115653|  480|    15|      3700896|
    +----------------------+----------------------+---------+----+------+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln207_fu_1037_p2               |     +    |      0|  0|  17|          10|           1|
    |add_ln208_fu_1054_p2               |     +    |      0|  0|  12|           4|           1|
    |add_ln209_fu_1071_p2               |     +    |      0|  0|  12|           4|           1|
    |add_ln210_fu_1088_p2               |     +    |      0|  0|  12|           4|           1|
    |add_ln211_fu_1105_p2               |     +    |      0|  0|  24|          17|           1|
    |add_ln212_fu_1122_p2               |     +    |      0|  0|  20|          13|           1|
    |add_ln213_fu_1139_p2               |     +    |      0|  0|  16|           9|           1|
    |add_ln217_fu_1280_p2               |     +    |      0|  0|  12|           4|           1|
    |add_ln222_fu_1161_p2               |     +    |      0|  0|  12|           4|           1|
    |add_ln224_fu_1178_p2               |     +    |      0|  0|  12|           4|           1|
    |add_ln225_fu_1195_p2               |     +    |      0|  0|  12|           4|           1|
    |add_ln226_fu_1212_p2               |     +    |      0|  0|  12|           4|           1|
    |add_ln227_fu_1229_p2               |     +    |      0|  0|  24|          17|           1|
    |add_ln228_fu_1246_p2               |     +    |      0|  0|  20|          13|           1|
    |add_ln229_fu_1263_p2               |     +    |      0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp10_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp11_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp12_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp13_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp14_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp5_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp6_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp7_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp8_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp9_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state102_io               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state110_io               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state118_io               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state126_io               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state131                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state134_io               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state20_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state30_pp2_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state40_pp3_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state50_pp4_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state60_pp5_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state70_pp6_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state73_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state78_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state86_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state94_io                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln207_fu_1031_p2              |   icmp   |      0|  0|  13|          10|           8|
    |icmp_ln208_fu_1048_p2              |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln209_fu_1065_p2              |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln210_fu_1082_p2              |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln211_fu_1099_p2              |   icmp   |      0|  0|  20|          17|          16|
    |icmp_ln212_fu_1116_p2              |   icmp   |      0|  0|  13|          13|           8|
    |icmp_ln213_fu_1133_p2              |   icmp   |      0|  0|  13|           9|           7|
    |icmp_ln215_fu_1150_p2              |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln217_fu_1274_p2              |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln222_fu_1155_p2              |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln224_fu_1172_p2              |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln225_fu_1189_p2              |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln226_fu_1206_p2              |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln227_fu_1223_p2              |   icmp   |      0|  0|  20|          17|          16|
    |icmp_ln228_fu_1240_p2              |   icmp   |      0|  0|  13|          13|           8|
    |icmp_ln229_fu_1257_p2              |   icmp   |      0|  0|  13|           9|           7|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp10                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp11                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp12                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp13                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp14                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp5                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp6                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp7                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp8                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp9                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp10_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp11_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp12_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp13_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp14_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp6_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp7_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp8_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp9_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 554|         349|         195|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                           |  481|        110|    1|        110|
    |ap_enable_reg_pp0_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp10_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp10_iter2            |    9|          2|    1|          2|
    |ap_enable_reg_pp11_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp11_iter2            |    9|          2|    1|          2|
    |ap_enable_reg_pp12_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp12_iter2            |    9|          2|    1|          2|
    |ap_enable_reg_pp13_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp13_iter2            |    9|          2|    1|          2|
    |ap_enable_reg_pp14_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp14_iter2            |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp7_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp7_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp8_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp8_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp9_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp9_iter2             |    9|          2|    1|          2|
    |ap_phi_mux_phi_ln207_phi_fu_618_p4  |    9|          2|   10|         20|
    |ap_phi_mux_phi_ln208_phi_fu_630_p4  |    9|          2|    4|          8|
    |ap_phi_mux_phi_ln209_phi_fu_642_p4  |    9|          2|    4|          8|
    |ap_phi_mux_phi_ln210_phi_fu_654_p4  |    9|          2|    4|          8|
    |ap_phi_mux_phi_ln211_phi_fu_666_p4  |    9|          2|   17|         34|
    |ap_phi_mux_phi_ln212_phi_fu_678_p4  |    9|          2|   13|         26|
    |ap_phi_mux_phi_ln213_phi_fu_690_p4  |    9|          2|    9|         18|
    |conv_kernel_1_address0              |   27|          5|    4|         20|
    |conv_kernel_1_ce0                   |   21|          4|    1|          4|
    |conv_kernel_1_d0                    |   15|          3|   32|         96|
    |conv_kernel_1_we0                   |   15|          3|    1|          3|
    |conv_kernel_2_address0              |   27|          5|    4|         20|
    |conv_kernel_2_ce0                   |   21|          4|    1|          4|
    |conv_kernel_2_d0                    |   15|          3|   32|         96|
    |conv_kernel_2_we0                   |   15|          3|    1|          3|
    |conv_kernel_3_address0              |   27|          5|    4|         20|
    |conv_kernel_3_ce0                   |   21|          4|    1|          4|
    |conv_kernel_3_d0                    |   15|          3|   32|         96|
    |conv_kernel_3_we0                   |   15|          3|    1|          3|
    |conv_out_1_address0                 |   15|          3|   10|         30|
    |conv_out_1_ce0                      |   15|          3|    1|          3|
    |conv_out_1_we0                      |    9|          2|    1|          2|
    |conv_out_2_address0                 |   15|          3|   10|         30|
    |conv_out_2_ce0                      |   15|          3|    1|          3|
    |conv_out_2_we0                      |    9|          2|    1|          2|
    |data_ARADDR                         |   44|          9|   32|        288|
    |data_ARBURST                        |    9|          2|    2|          4|
    |data_ARCACHE                        |    9|          2|    4|          8|
    |data_ARID                           |    9|          2|    1|          2|
    |data_ARLEN                          |   38|          7|   32|        224|
    |data_ARLOCK                         |    9|          2|    2|          4|
    |data_ARPROT                         |    9|          2|    3|          6|
    |data_ARQOS                          |    9|          2|    4|          8|
    |data_ARREGION                       |    9|          2|    4|          8|
    |data_ARSIZE                         |    9|          2|    3|          6|
    |data_ARUSER                         |    9|          2|    1|          2|
    |data_ARVALID                        |   15|          3|    1|          3|
    |data_AWADDR                         |   41|          8|   32|        256|
    |data_AWLEN                          |   33|          6|   32|        192|
    |data_RREADY                         |   15|          3|    1|          3|
    |data_WDATA                          |   41|          8|   32|        256|
    |data_blk_n_AR                       |    9|          2|    1|          2|
    |data_blk_n_AW                       |    9|          2|    1|          2|
    |data_blk_n_B                        |    9|          2|    1|          2|
    |data_blk_n_R                        |    9|          2|    1|          2|
    |data_blk_n_W                        |    9|          2|    1|          2|
    |fc_hidden_layer1_address0           |   27|          5|   17|         85|
    |fc_hidden_layer1_ce0                |   21|          4|    1|          4|
    |fc_hidden_layer1_d0                 |   15|          3|   32|         96|
    |fc_hidden_layer1_we0                |   15|          3|    1|          3|
    |fc_hidden_layer2_address0           |   21|          4|   13|         52|
    |fc_hidden_layer2_address1           |   15|          3|   13|         39|
    |fc_hidden_layer2_ce0                |   21|          4|    1|          4|
    |fc_hidden_layer2_ce1                |   15|          3|    1|          3|
    |fc_hidden_layer2_d1                 |   15|          3|   32|         96|
    |fc_hidden_layer2_we1                |   15|          3|    1|          3|
    |fc_hidden_layer3_address0           |   27|          5|    9|         45|
    |fc_hidden_layer3_ce0                |   21|          4|    1|          4|
    |fc_hidden_layer3_d0                 |   15|          3|   32|         96|
    |fc_hidden_layer3_we0                |   15|          3|    1|          3|
    |fc_in_1_0_address0                  |   15|          3|   10|         30|
    |fc_in_1_0_ce0                       |   15|          3|    1|          3|
    |fc_in_1_0_we0                       |    9|          2|    1|          2|
    |fc_in_2_relu1_0_address0            |   15|          3|    8|         24|
    |fc_in_2_relu1_0_ce0                 |   15|          3|    1|          3|
    |fc_in_2_relu1_0_we0                 |    9|          2|    1|          2|
    |fc_in_3_relu2_0_address0            |   15|          3|    6|         18|
    |fc_in_3_relu2_0_ce0                 |   15|          3|    1|          3|
    |fc_in_3_relu2_0_we0                 |    9|          2|    1|          2|
    |fc_out_1_0_address0                 |   15|          3|    8|         24|
    |fc_out_1_0_ce0                      |   15|          3|    1|          3|
    |fc_out_1_0_we0                      |    9|          2|    1|          2|
    |fc_out_2_0_address0                 |   15|          3|    6|         18|
    |fc_out_2_0_ce0                      |   15|          3|    1|          3|
    |fc_out_2_0_we0                      |    9|          2|    1|          2|
    |mnist_data_address0                 |   21|          4|   10|         40|
    |mnist_data_ce0                      |   21|          4|    1|          4|
    |phi_ln207_reg_614                   |    9|          2|   10|         20|
    |phi_ln208_reg_626                   |    9|          2|    4|          8|
    |phi_ln209_reg_638                   |    9|          2|    4|          8|
    |phi_ln210_reg_650                   |    9|          2|    4|          8|
    |phi_ln211_reg_662                   |    9|          2|   17|         34|
    |phi_ln212_reg_674                   |    9|          2|   13|         26|
    |phi_ln213_reg_686                   |    9|          2|    9|         18|
    |phi_ln217_reg_775                   |    9|          2|    4|          8|
    |phi_ln222_reg_698                   |    9|          2|    4|          8|
    |phi_ln224_reg_709                   |    9|          2|    4|          8|
    |phi_ln225_reg_720                   |    9|          2|    4|          8|
    |phi_ln226_reg_731                   |    9|          2|    4|          8|
    |phi_ln227_reg_742                   |    9|          2|   17|         34|
    |phi_ln228_reg_753                   |    9|          2|   13|         26|
    |phi_ln229_reg_764                   |    9|          2|    9|         18|
    |probability_result_address0         |   27|          5|    4|         20|
    |probability_result_ce0              |   21|          4|    1|          4|
    |probability_result_we0              |    9|          2|    1|          2|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               | 2166|        456|  761|       2993|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |add_ln207_reg_1405                  |   10|   0|   10|          0|
    |add_ln208_reg_1419                  |    4|   0|    4|          0|
    |add_ln209_reg_1433                  |    4|   0|    4|          0|
    |add_ln210_reg_1447                  |    4|   0|    4|          0|
    |add_ln211_reg_1461                  |   17|   0|   17|          0|
    |add_ln212_reg_1475                  |   13|   0|   13|          0|
    |add_ln213_reg_1489                  |    9|   0|    9|          0|
    |ap_CS_fsm                           |  109|   0|  109|          0|
    |ap_enable_reg_pp0_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp10_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp10_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp10_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp11_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp11_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp11_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp12_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp12_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp12_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp13_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp13_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp13_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp14_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp14_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp14_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp7_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp7_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp7_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp8_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp8_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp8_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp9_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp9_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp9_iter2             |    1|   0|    1|          0|
    |conv4_reg_1331                      |   30|   0|   30|          0|
    |conv5_reg_1336                      |   30|   0|   30|          0|
    |conv_kernel_1_load_reg_1531         |   32|   0|   32|          0|
    |conv_kernel_2_load_reg_1550         |   32|   0|   32|          0|
    |conv_kernel_3_load_reg_1569         |   32|   0|   32|          0|
    |conv_reg_1326                       |   30|   0|   30|          0|
    |data_addr_1_read_reg_1494           |   32|   0|   32|          0|
    |data_addr_1_reg_1359                |   30|   0|   32|          2|
    |data_addr_2_read_reg_1480           |   32|   0|   32|          0|
    |data_addr_2_reg_1366                |   30|   0|   32|          2|
    |data_addr_3_read_reg_1466           |   32|   0|   32|          0|
    |data_addr_3_reg_1373                |   30|   0|   32|          2|
    |data_addr_4_read_reg_1452           |   32|   0|   32|          0|
    |data_addr_4_reg_1380                |   30|   0|   32|          2|
    |data_addr_5_read_reg_1438           |   32|   0|   32|          0|
    |data_addr_5_reg_1387                |   30|   0|   32|          2|
    |data_addr_6_read_reg_1424           |   32|   0|   32|          0|
    |data_addr_6_reg_1394                |   30|   0|   32|          2|
    |data_addr_7_read_reg_1410           |   32|   0|   32|          0|
    |data_addr_reg_1352                  |   30|   0|   32|          2|
    |fc4_reg_1316                        |   30|   0|   30|          0|
    |fc5_reg_1321                        |   30|   0|   30|          0|
    |fc_hidden_layer1_loa_reg_1588       |   32|   0|   32|          0|
    |fc_hidden_layer2_loa_reg_1607       |   32|   0|   32|          0|
    |fc_hidden_layer3_loa_reg_1626       |   32|   0|   32|          0|
    |fc_reg_1311                         |   30|   0|   30|          0|
    |flag_read_reg_1296                  |   32|   0|   32|          0|
    |grp_backward_fu_824_ap_start_reg    |    1|   0|    1|          0|
    |grp_forward_fu_786_ap_start_reg     |    1|   0|    1|          0|
    |icmp_ln207_reg_1401                 |    1|   0|    1|          0|
    |icmp_ln207_reg_1401_pp0_iter1_reg   |    1|   0|    1|          0|
    |icmp_ln208_reg_1415                 |    1|   0|    1|          0|
    |icmp_ln208_reg_1415_pp1_iter1_reg   |    1|   0|    1|          0|
    |icmp_ln209_reg_1429                 |    1|   0|    1|          0|
    |icmp_ln209_reg_1429_pp2_iter1_reg   |    1|   0|    1|          0|
    |icmp_ln210_reg_1443                 |    1|   0|    1|          0|
    |icmp_ln210_reg_1443_pp3_iter1_reg   |    1|   0|    1|          0|
    |icmp_ln211_reg_1457                 |    1|   0|    1|          0|
    |icmp_ln211_reg_1457_pp4_iter1_reg   |    1|   0|    1|          0|
    |icmp_ln212_reg_1471                 |    1|   0|    1|          0|
    |icmp_ln212_reg_1471_pp5_iter1_reg   |    1|   0|    1|          0|
    |icmp_ln213_reg_1485                 |    1|   0|    1|          0|
    |icmp_ln213_reg_1485_pp6_iter1_reg   |    1|   0|    1|          0|
    |icmp_ln215_reg_1499                 |    1|   0|    1|          0|
    |icmp_ln217_reg_1631                 |    1|   0|    1|          0|
    |icmp_ln217_reg_1631_pp14_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln222_reg_1503                 |    1|   0|    1|          0|
    |icmp_ln222_reg_1503_pp7_iter1_reg   |    1|   0|    1|          0|
    |icmp_ln224_reg_1517                 |    1|   0|    1|          0|
    |icmp_ln224_reg_1517_pp8_iter1_reg   |    1|   0|    1|          0|
    |icmp_ln225_reg_1536                 |    1|   0|    1|          0|
    |icmp_ln225_reg_1536_pp9_iter1_reg   |    1|   0|    1|          0|
    |icmp_ln226_reg_1555                 |    1|   0|    1|          0|
    |icmp_ln226_reg_1555_pp10_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln227_reg_1574                 |    1|   0|    1|          0|
    |icmp_ln227_reg_1574_pp11_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln228_reg_1593                 |    1|   0|    1|          0|
    |icmp_ln228_reg_1593_pp12_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln229_reg_1612                 |    1|   0|    1|          0|
    |icmp_ln229_reg_1612_pp13_iter1_reg  |    1|   0|    1|          0|
    |in1_reg_1341                        |   30|   0|   30|          0|
    |label_read_reg_1291                 |   32|   0|   32|          0|
    |lr1_reg_1301                        |   30|   0|   30|          0|
    |out1_reg_1306                       |   30|   0|   30|          0|
    |phi_ln207_reg_614                   |   10|   0|   10|          0|
    |phi_ln207_reg_614_pp0_iter1_reg     |   10|   0|   10|          0|
    |phi_ln208_reg_626                   |    4|   0|    4|          0|
    |phi_ln208_reg_626_pp1_iter1_reg     |    4|   0|    4|          0|
    |phi_ln209_reg_638                   |    4|   0|    4|          0|
    |phi_ln209_reg_638_pp2_iter1_reg     |    4|   0|    4|          0|
    |phi_ln210_reg_650                   |    4|   0|    4|          0|
    |phi_ln210_reg_650_pp3_iter1_reg     |    4|   0|    4|          0|
    |phi_ln211_reg_662                   |   17|   0|   17|          0|
    |phi_ln211_reg_662_pp4_iter1_reg     |   17|   0|   17|          0|
    |phi_ln212_reg_674                   |   13|   0|   13|          0|
    |phi_ln212_reg_674_pp5_iter1_reg     |   13|   0|   13|          0|
    |phi_ln213_reg_686                   |    9|   0|    9|          0|
    |phi_ln213_reg_686_pp6_iter1_reg     |    9|   0|    9|          0|
    |phi_ln217_reg_775                   |    4|   0|    4|          0|
    |phi_ln222_reg_698                   |    4|   0|    4|          0|
    |phi_ln224_reg_709                   |    4|   0|    4|          0|
    |phi_ln225_reg_720                   |    4|   0|    4|          0|
    |phi_ln226_reg_731                   |    4|   0|    4|          0|
    |phi_ln227_reg_742                   |   17|   0|   17|          0|
    |phi_ln228_reg_753                   |   13|   0|   13|          0|
    |phi_ln229_reg_764                   |    9|   0|    9|          0|
    |reg_862                             |   32|   0|   32|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 1421|   0| 1435|         14|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_AWVALID   |  in |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_AWREADY   | out |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_AWADDR    |  in |    7|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_WVALID    |  in |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_WREADY    | out |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_WDATA     |  in |   32|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_WSTRB     |  in |    4|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_ARVALID   |  in |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_ARREADY   | out |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_ARADDR    |  in |    7|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_RVALID    | out |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_RREADY    |  in |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_RDATA     | out |   32|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_RRESP     | out |    2|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_BVALID    | out |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_BREADY    |  in |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_BRESP     | out |    2|    s_axi   |     ctrl     |    scalar    |
|ap_clk               |  in |    1| ap_ctrl_hs |   forw_back  | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs |   forw_back  | return value |
|interrupt            | out |    1| ap_ctrl_hs |   forw_back  | return value |
|m_axi_data_AWVALID   | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_AWREADY   |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_AWADDR    | out |   32|    m_axi   |     data     |    pointer   |
|m_axi_data_AWID      | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_AWLEN     | out |    8|    m_axi   |     data     |    pointer   |
|m_axi_data_AWSIZE    | out |    3|    m_axi   |     data     |    pointer   |
|m_axi_data_AWBURST   | out |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_AWLOCK    | out |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_AWCACHE   | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_AWPROT    | out |    3|    m_axi   |     data     |    pointer   |
|m_axi_data_AWQOS     | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_AWREGION  | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_AWUSER    | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_WVALID    | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_WREADY    |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_WDATA     | out |   32|    m_axi   |     data     |    pointer   |
|m_axi_data_WSTRB     | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_WLAST     | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_WID       | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_WUSER     | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_ARVALID   | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_ARREADY   |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_ARADDR    | out |   32|    m_axi   |     data     |    pointer   |
|m_axi_data_ARID      | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_ARLEN     | out |    8|    m_axi   |     data     |    pointer   |
|m_axi_data_ARSIZE    | out |    3|    m_axi   |     data     |    pointer   |
|m_axi_data_ARBURST   | out |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_ARLOCK    | out |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_ARCACHE   | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_ARPROT    | out |    3|    m_axi   |     data     |    pointer   |
|m_axi_data_ARQOS     | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_ARREGION  | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_ARUSER    | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RVALID    |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RREADY    | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RDATA     |  in |   32|    m_axi   |     data     |    pointer   |
|m_axi_data_RLAST     |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RID       |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RUSER     |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RRESP     |  in |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_BVALID    |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_BREADY    | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_BRESP     |  in |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_BID       |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_BUSER     |  in |    1|    m_axi   |     data     |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

