 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 200
Design : FullAdder_16bit
Version: U-2022.12-SP7
Date   : Sat Dec 23 17:31:02 2023
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: b[0] (input port)
  Endpoint: sum[15] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_0
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[0] (in)                                               0.00       0.20 r
  full_adder_ripple[0].FA/b (full_adder_ripple_0)         0.00       0.20 r
  full_adder_ripple[0].FA/U3/Q (XOR2X1)                   0.22       0.42 f
  full_adder_ripple[0].FA/U2/Q (AO22X1)                   0.18       0.60 f
  full_adder_ripple[0].FA/cout (full_adder_ripple_0)      0.00       0.60 f
  full_adder_ripple[1].FA/cin (full_adder_ripple_15)      0.00       0.60 f
  full_adder_ripple[1].FA/U2/Q (AO22X1)                   0.17       0.77 f
  full_adder_ripple[1].FA/cout (full_adder_ripple_15)     0.00       0.77 f
  full_adder_ripple[2].FA/cin (full_adder_ripple_14)      0.00       0.77 f
  full_adder_ripple[2].FA/U2/Q (AO22X1)                   0.17       0.95 f
  full_adder_ripple[2].FA/cout (full_adder_ripple_14)     0.00       0.95 f
  full_adder_ripple[3].FA/cin (full_adder_ripple_13)      0.00       0.95 f
  full_adder_ripple[3].FA/U2/Q (AO22X1)                   0.17       1.12 f
  full_adder_ripple[3].FA/cout (full_adder_ripple_13)     0.00       1.12 f
  full_adder_ripple[4].FA/cin (full_adder_ripple_12)      0.00       1.12 f
  full_adder_ripple[4].FA/U2/Q (AO22X1)                   0.17       1.30 f
  full_adder_ripple[4].FA/cout (full_adder_ripple_12)     0.00       1.30 f
  full_adder_ripple[5].FA/cin (full_adder_ripple_11)      0.00       1.30 f
  full_adder_ripple[5].FA/U2/Q (AO22X1)                   0.17       1.47 f
  full_adder_ripple[5].FA/cout (full_adder_ripple_11)     0.00       1.47 f
  full_adder_ripple[6].FA/cin (full_adder_ripple_10)      0.00       1.47 f
  full_adder_ripple[6].FA/U2/Q (AO22X1)                   0.17       1.64 f
  full_adder_ripple[6].FA/cout (full_adder_ripple_10)     0.00       1.64 f
  full_adder_ripple[7].FA/cin (full_adder_ripple_9)       0.00       1.64 f
  full_adder_ripple[7].FA/U2/Q (AO22X1)                   0.17       1.82 f
  full_adder_ripple[7].FA/cout (full_adder_ripple_9)      0.00       1.82 f
  full_adder_ripple[8].FA/cin (full_adder_ripple_8)       0.00       1.82 f
  full_adder_ripple[8].FA/U2/Q (AO22X1)                   0.17       1.99 f
  full_adder_ripple[8].FA/cout (full_adder_ripple_8)      0.00       1.99 f
  full_adder_ripple[9].FA/cin (full_adder_ripple_7)       0.00       1.99 f
  full_adder_ripple[9].FA/U2/Q (AO22X1)                   0.17       2.17 f
  full_adder_ripple[9].FA/cout (full_adder_ripple_7)      0.00       2.17 f
  full_adder_ripple[10].FA/cin (full_adder_ripple_6)      0.00       2.17 f
  full_adder_ripple[10].FA/U2/Q (AO22X1)                  0.17       2.34 f
  full_adder_ripple[10].FA/cout (full_adder_ripple_6)     0.00       2.34 f
  full_adder_ripple[11].FA/cin (full_adder_ripple_5)      0.00       2.34 f
  full_adder_ripple[11].FA/U2/Q (AO22X1)                  0.17       2.51 f
  full_adder_ripple[11].FA/cout (full_adder_ripple_5)     0.00       2.51 f
  full_adder_ripple[12].FA/cin (full_adder_ripple_4)      0.00       2.51 f
  full_adder_ripple[12].FA/U2/Q (AO22X1)                  0.17       2.69 f
  full_adder_ripple[12].FA/cout (full_adder_ripple_4)     0.00       2.69 f
  full_adder_ripple[13].FA/cin (full_adder_ripple_3)      0.00       2.69 f
  full_adder_ripple[13].FA/U2/Q (AO22X1)                  0.17       2.86 f
  full_adder_ripple[13].FA/cout (full_adder_ripple_3)     0.00       2.86 f
  full_adder_ripple[14].FA/cin (full_adder_ripple_2)      0.00       2.86 f
  full_adder_ripple[14].FA/U2/Q (AO22X1)                  0.17       3.04 f
  full_adder_ripple[14].FA/cout (full_adder_ripple_2)     0.00       3.04 f
  full_adder_ripple[15].FA/cin (full_adder_ripple_1)      0.00       3.04 f
  full_adder_ripple[15].FA/U1/Q (XOR2X1)                  0.24       3.28 f
  full_adder_ripple[15].FA/sum (full_adder_ripple_1)      0.00       3.28 f
  sum[15] (out)                                           0.22       3.49 f
  data arrival time                                                  3.49
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: cout (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_0
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[0] (in)                                               0.00       0.20 r
  full_adder_ripple[0].FA/b (full_adder_ripple_0)         0.00       0.20 r
  full_adder_ripple[0].FA/U3/Q (XOR2X1)                   0.22       0.42 f
  full_adder_ripple[0].FA/U2/Q (AO22X1)                   0.18       0.60 f
  full_adder_ripple[0].FA/cout (full_adder_ripple_0)      0.00       0.60 f
  full_adder_ripple[1].FA/cin (full_adder_ripple_15)      0.00       0.60 f
  full_adder_ripple[1].FA/U2/Q (AO22X1)                   0.17       0.77 f
  full_adder_ripple[1].FA/cout (full_adder_ripple_15)     0.00       0.77 f
  full_adder_ripple[2].FA/cin (full_adder_ripple_14)      0.00       0.77 f
  full_adder_ripple[2].FA/U2/Q (AO22X1)                   0.17       0.95 f
  full_adder_ripple[2].FA/cout (full_adder_ripple_14)     0.00       0.95 f
  full_adder_ripple[3].FA/cin (full_adder_ripple_13)      0.00       0.95 f
  full_adder_ripple[3].FA/U2/Q (AO22X1)                   0.17       1.12 f
  full_adder_ripple[3].FA/cout (full_adder_ripple_13)     0.00       1.12 f
  full_adder_ripple[4].FA/cin (full_adder_ripple_12)      0.00       1.12 f
  full_adder_ripple[4].FA/U2/Q (AO22X1)                   0.17       1.30 f
  full_adder_ripple[4].FA/cout (full_adder_ripple_12)     0.00       1.30 f
  full_adder_ripple[5].FA/cin (full_adder_ripple_11)      0.00       1.30 f
  full_adder_ripple[5].FA/U2/Q (AO22X1)                   0.17       1.47 f
  full_adder_ripple[5].FA/cout (full_adder_ripple_11)     0.00       1.47 f
  full_adder_ripple[6].FA/cin (full_adder_ripple_10)      0.00       1.47 f
  full_adder_ripple[6].FA/U2/Q (AO22X1)                   0.17       1.64 f
  full_adder_ripple[6].FA/cout (full_adder_ripple_10)     0.00       1.64 f
  full_adder_ripple[7].FA/cin (full_adder_ripple_9)       0.00       1.64 f
  full_adder_ripple[7].FA/U2/Q (AO22X1)                   0.17       1.82 f
  full_adder_ripple[7].FA/cout (full_adder_ripple_9)      0.00       1.82 f
  full_adder_ripple[8].FA/cin (full_adder_ripple_8)       0.00       1.82 f
  full_adder_ripple[8].FA/U2/Q (AO22X1)                   0.17       1.99 f
  full_adder_ripple[8].FA/cout (full_adder_ripple_8)      0.00       1.99 f
  full_adder_ripple[9].FA/cin (full_adder_ripple_7)       0.00       1.99 f
  full_adder_ripple[9].FA/U2/Q (AO22X1)                   0.17       2.17 f
  full_adder_ripple[9].FA/cout (full_adder_ripple_7)      0.00       2.17 f
  full_adder_ripple[10].FA/cin (full_adder_ripple_6)      0.00       2.17 f
  full_adder_ripple[10].FA/U2/Q (AO22X1)                  0.17       2.34 f
  full_adder_ripple[10].FA/cout (full_adder_ripple_6)     0.00       2.34 f
  full_adder_ripple[11].FA/cin (full_adder_ripple_5)      0.00       2.34 f
  full_adder_ripple[11].FA/U2/Q (AO22X1)                  0.17       2.51 f
  full_adder_ripple[11].FA/cout (full_adder_ripple_5)     0.00       2.51 f
  full_adder_ripple[12].FA/cin (full_adder_ripple_4)      0.00       2.51 f
  full_adder_ripple[12].FA/U2/Q (AO22X1)                  0.17       2.69 f
  full_adder_ripple[12].FA/cout (full_adder_ripple_4)     0.00       2.69 f
  full_adder_ripple[13].FA/cin (full_adder_ripple_3)      0.00       2.69 f
  full_adder_ripple[13].FA/U2/Q (AO22X1)                  0.17       2.86 f
  full_adder_ripple[13].FA/cout (full_adder_ripple_3)     0.00       2.86 f
  full_adder_ripple[14].FA/cin (full_adder_ripple_2)      0.00       2.86 f
  full_adder_ripple[14].FA/U2/Q (AO22X1)                  0.17       3.04 f
  full_adder_ripple[14].FA/cout (full_adder_ripple_2)     0.00       3.04 f
  full_adder_ripple[15].FA/cin (full_adder_ripple_1)      0.00       3.04 f
  full_adder_ripple[15].FA/U2/Q (AO22X1)                  0.19       3.22 f
  full_adder_ripple[15].FA/cout (full_adder_ripple_1)     0.00       3.22 f
  cout (out)                                              0.22       3.44 f
  data arrival time                                                  3.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[14] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_0
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[0] (in)                                               0.00       0.20 r
  full_adder_ripple[0].FA/b (full_adder_ripple_0)         0.00       0.20 r
  full_adder_ripple[0].FA/U3/Q (XOR2X1)                   0.22       0.42 f
  full_adder_ripple[0].FA/U2/Q (AO22X1)                   0.18       0.60 f
  full_adder_ripple[0].FA/cout (full_adder_ripple_0)      0.00       0.60 f
  full_adder_ripple[1].FA/cin (full_adder_ripple_15)      0.00       0.60 f
  full_adder_ripple[1].FA/U2/Q (AO22X1)                   0.17       0.77 f
  full_adder_ripple[1].FA/cout (full_adder_ripple_15)     0.00       0.77 f
  full_adder_ripple[2].FA/cin (full_adder_ripple_14)      0.00       0.77 f
  full_adder_ripple[2].FA/U2/Q (AO22X1)                   0.17       0.95 f
  full_adder_ripple[2].FA/cout (full_adder_ripple_14)     0.00       0.95 f
  full_adder_ripple[3].FA/cin (full_adder_ripple_13)      0.00       0.95 f
  full_adder_ripple[3].FA/U2/Q (AO22X1)                   0.17       1.12 f
  full_adder_ripple[3].FA/cout (full_adder_ripple_13)     0.00       1.12 f
  full_adder_ripple[4].FA/cin (full_adder_ripple_12)      0.00       1.12 f
  full_adder_ripple[4].FA/U2/Q (AO22X1)                   0.17       1.30 f
  full_adder_ripple[4].FA/cout (full_adder_ripple_12)     0.00       1.30 f
  full_adder_ripple[5].FA/cin (full_adder_ripple_11)      0.00       1.30 f
  full_adder_ripple[5].FA/U2/Q (AO22X1)                   0.17       1.47 f
  full_adder_ripple[5].FA/cout (full_adder_ripple_11)     0.00       1.47 f
  full_adder_ripple[6].FA/cin (full_adder_ripple_10)      0.00       1.47 f
  full_adder_ripple[6].FA/U2/Q (AO22X1)                   0.17       1.64 f
  full_adder_ripple[6].FA/cout (full_adder_ripple_10)     0.00       1.64 f
  full_adder_ripple[7].FA/cin (full_adder_ripple_9)       0.00       1.64 f
  full_adder_ripple[7].FA/U2/Q (AO22X1)                   0.17       1.82 f
  full_adder_ripple[7].FA/cout (full_adder_ripple_9)      0.00       1.82 f
  full_adder_ripple[8].FA/cin (full_adder_ripple_8)       0.00       1.82 f
  full_adder_ripple[8].FA/U2/Q (AO22X1)                   0.17       1.99 f
  full_adder_ripple[8].FA/cout (full_adder_ripple_8)      0.00       1.99 f
  full_adder_ripple[9].FA/cin (full_adder_ripple_7)       0.00       1.99 f
  full_adder_ripple[9].FA/U2/Q (AO22X1)                   0.17       2.17 f
  full_adder_ripple[9].FA/cout (full_adder_ripple_7)      0.00       2.17 f
  full_adder_ripple[10].FA/cin (full_adder_ripple_6)      0.00       2.17 f
  full_adder_ripple[10].FA/U2/Q (AO22X1)                  0.17       2.34 f
  full_adder_ripple[10].FA/cout (full_adder_ripple_6)     0.00       2.34 f
  full_adder_ripple[11].FA/cin (full_adder_ripple_5)      0.00       2.34 f
  full_adder_ripple[11].FA/U2/Q (AO22X1)                  0.17       2.51 f
  full_adder_ripple[11].FA/cout (full_adder_ripple_5)     0.00       2.51 f
  full_adder_ripple[12].FA/cin (full_adder_ripple_4)      0.00       2.51 f
  full_adder_ripple[12].FA/U2/Q (AO22X1)                  0.17       2.69 f
  full_adder_ripple[12].FA/cout (full_adder_ripple_4)     0.00       2.69 f
  full_adder_ripple[13].FA/cin (full_adder_ripple_3)      0.00       2.69 f
  full_adder_ripple[13].FA/U2/Q (AO22X1)                  0.17       2.86 f
  full_adder_ripple[13].FA/cout (full_adder_ripple_3)     0.00       2.86 f
  full_adder_ripple[14].FA/cin (full_adder_ripple_2)      0.00       2.86 f
  full_adder_ripple[14].FA/U1/Q (XOR2X1)                  0.24       3.10 f
  full_adder_ripple[14].FA/sum (full_adder_ripple_2)      0.00       3.10 f
  sum[14] (out)                                           0.22       3.32 f
  data arrival time                                                  3.32
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[13] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_0
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[0] (in)                                               0.00       0.20 r
  full_adder_ripple[0].FA/b (full_adder_ripple_0)         0.00       0.20 r
  full_adder_ripple[0].FA/U3/Q (XOR2X1)                   0.22       0.42 f
  full_adder_ripple[0].FA/U2/Q (AO22X1)                   0.18       0.60 f
  full_adder_ripple[0].FA/cout (full_adder_ripple_0)      0.00       0.60 f
  full_adder_ripple[1].FA/cin (full_adder_ripple_15)      0.00       0.60 f
  full_adder_ripple[1].FA/U2/Q (AO22X1)                   0.17       0.77 f
  full_adder_ripple[1].FA/cout (full_adder_ripple_15)     0.00       0.77 f
  full_adder_ripple[2].FA/cin (full_adder_ripple_14)      0.00       0.77 f
  full_adder_ripple[2].FA/U2/Q (AO22X1)                   0.17       0.95 f
  full_adder_ripple[2].FA/cout (full_adder_ripple_14)     0.00       0.95 f
  full_adder_ripple[3].FA/cin (full_adder_ripple_13)      0.00       0.95 f
  full_adder_ripple[3].FA/U2/Q (AO22X1)                   0.17       1.12 f
  full_adder_ripple[3].FA/cout (full_adder_ripple_13)     0.00       1.12 f
  full_adder_ripple[4].FA/cin (full_adder_ripple_12)      0.00       1.12 f
  full_adder_ripple[4].FA/U2/Q (AO22X1)                   0.17       1.30 f
  full_adder_ripple[4].FA/cout (full_adder_ripple_12)     0.00       1.30 f
  full_adder_ripple[5].FA/cin (full_adder_ripple_11)      0.00       1.30 f
  full_adder_ripple[5].FA/U2/Q (AO22X1)                   0.17       1.47 f
  full_adder_ripple[5].FA/cout (full_adder_ripple_11)     0.00       1.47 f
  full_adder_ripple[6].FA/cin (full_adder_ripple_10)      0.00       1.47 f
  full_adder_ripple[6].FA/U2/Q (AO22X1)                   0.17       1.64 f
  full_adder_ripple[6].FA/cout (full_adder_ripple_10)     0.00       1.64 f
  full_adder_ripple[7].FA/cin (full_adder_ripple_9)       0.00       1.64 f
  full_adder_ripple[7].FA/U2/Q (AO22X1)                   0.17       1.82 f
  full_adder_ripple[7].FA/cout (full_adder_ripple_9)      0.00       1.82 f
  full_adder_ripple[8].FA/cin (full_adder_ripple_8)       0.00       1.82 f
  full_adder_ripple[8].FA/U2/Q (AO22X1)                   0.17       1.99 f
  full_adder_ripple[8].FA/cout (full_adder_ripple_8)      0.00       1.99 f
  full_adder_ripple[9].FA/cin (full_adder_ripple_7)       0.00       1.99 f
  full_adder_ripple[9].FA/U2/Q (AO22X1)                   0.17       2.17 f
  full_adder_ripple[9].FA/cout (full_adder_ripple_7)      0.00       2.17 f
  full_adder_ripple[10].FA/cin (full_adder_ripple_6)      0.00       2.17 f
  full_adder_ripple[10].FA/U2/Q (AO22X1)                  0.17       2.34 f
  full_adder_ripple[10].FA/cout (full_adder_ripple_6)     0.00       2.34 f
  full_adder_ripple[11].FA/cin (full_adder_ripple_5)      0.00       2.34 f
  full_adder_ripple[11].FA/U2/Q (AO22X1)                  0.17       2.51 f
  full_adder_ripple[11].FA/cout (full_adder_ripple_5)     0.00       2.51 f
  full_adder_ripple[12].FA/cin (full_adder_ripple_4)      0.00       2.51 f
  full_adder_ripple[12].FA/U2/Q (AO22X1)                  0.17       2.69 f
  full_adder_ripple[12].FA/cout (full_adder_ripple_4)     0.00       2.69 f
  full_adder_ripple[13].FA/cin (full_adder_ripple_3)      0.00       2.69 f
  full_adder_ripple[13].FA/U1/Q (XOR2X1)                  0.24       2.93 f
  full_adder_ripple[13].FA/sum (full_adder_ripple_3)      0.00       2.93 f
  sum[13] (out)                                           0.22       3.15 f
  data arrival time                                                  3.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[12] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_0
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[0] (in)                                               0.00       0.20 r
  full_adder_ripple[0].FA/b (full_adder_ripple_0)         0.00       0.20 r
  full_adder_ripple[0].FA/U3/Q (XOR2X1)                   0.22       0.42 f
  full_adder_ripple[0].FA/U2/Q (AO22X1)                   0.18       0.60 f
  full_adder_ripple[0].FA/cout (full_adder_ripple_0)      0.00       0.60 f
  full_adder_ripple[1].FA/cin (full_adder_ripple_15)      0.00       0.60 f
  full_adder_ripple[1].FA/U2/Q (AO22X1)                   0.17       0.77 f
  full_adder_ripple[1].FA/cout (full_adder_ripple_15)     0.00       0.77 f
  full_adder_ripple[2].FA/cin (full_adder_ripple_14)      0.00       0.77 f
  full_adder_ripple[2].FA/U2/Q (AO22X1)                   0.17       0.95 f
  full_adder_ripple[2].FA/cout (full_adder_ripple_14)     0.00       0.95 f
  full_adder_ripple[3].FA/cin (full_adder_ripple_13)      0.00       0.95 f
  full_adder_ripple[3].FA/U2/Q (AO22X1)                   0.17       1.12 f
  full_adder_ripple[3].FA/cout (full_adder_ripple_13)     0.00       1.12 f
  full_adder_ripple[4].FA/cin (full_adder_ripple_12)      0.00       1.12 f
  full_adder_ripple[4].FA/U2/Q (AO22X1)                   0.17       1.30 f
  full_adder_ripple[4].FA/cout (full_adder_ripple_12)     0.00       1.30 f
  full_adder_ripple[5].FA/cin (full_adder_ripple_11)      0.00       1.30 f
  full_adder_ripple[5].FA/U2/Q (AO22X1)                   0.17       1.47 f
  full_adder_ripple[5].FA/cout (full_adder_ripple_11)     0.00       1.47 f
  full_adder_ripple[6].FA/cin (full_adder_ripple_10)      0.00       1.47 f
  full_adder_ripple[6].FA/U2/Q (AO22X1)                   0.17       1.64 f
  full_adder_ripple[6].FA/cout (full_adder_ripple_10)     0.00       1.64 f
  full_adder_ripple[7].FA/cin (full_adder_ripple_9)       0.00       1.64 f
  full_adder_ripple[7].FA/U2/Q (AO22X1)                   0.17       1.82 f
  full_adder_ripple[7].FA/cout (full_adder_ripple_9)      0.00       1.82 f
  full_adder_ripple[8].FA/cin (full_adder_ripple_8)       0.00       1.82 f
  full_adder_ripple[8].FA/U2/Q (AO22X1)                   0.17       1.99 f
  full_adder_ripple[8].FA/cout (full_adder_ripple_8)      0.00       1.99 f
  full_adder_ripple[9].FA/cin (full_adder_ripple_7)       0.00       1.99 f
  full_adder_ripple[9].FA/U2/Q (AO22X1)                   0.17       2.17 f
  full_adder_ripple[9].FA/cout (full_adder_ripple_7)      0.00       2.17 f
  full_adder_ripple[10].FA/cin (full_adder_ripple_6)      0.00       2.17 f
  full_adder_ripple[10].FA/U2/Q (AO22X1)                  0.17       2.34 f
  full_adder_ripple[10].FA/cout (full_adder_ripple_6)     0.00       2.34 f
  full_adder_ripple[11].FA/cin (full_adder_ripple_5)      0.00       2.34 f
  full_adder_ripple[11].FA/U2/Q (AO22X1)                  0.17       2.51 f
  full_adder_ripple[11].FA/cout (full_adder_ripple_5)     0.00       2.51 f
  full_adder_ripple[12].FA/cin (full_adder_ripple_4)      0.00       2.51 f
  full_adder_ripple[12].FA/U1/Q (XOR2X1)                  0.24       2.75 f
  full_adder_ripple[12].FA/sum (full_adder_ripple_4)      0.00       2.75 f
  sum[12] (out)                                           0.22       2.97 f
  data arrival time                                                  2.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[11] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_0
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[0] (in)                                               0.00       0.20 r
  full_adder_ripple[0].FA/b (full_adder_ripple_0)         0.00       0.20 r
  full_adder_ripple[0].FA/U3/Q (XOR2X1)                   0.22       0.42 f
  full_adder_ripple[0].FA/U2/Q (AO22X1)                   0.18       0.60 f
  full_adder_ripple[0].FA/cout (full_adder_ripple_0)      0.00       0.60 f
  full_adder_ripple[1].FA/cin (full_adder_ripple_15)      0.00       0.60 f
  full_adder_ripple[1].FA/U2/Q (AO22X1)                   0.17       0.77 f
  full_adder_ripple[1].FA/cout (full_adder_ripple_15)     0.00       0.77 f
  full_adder_ripple[2].FA/cin (full_adder_ripple_14)      0.00       0.77 f
  full_adder_ripple[2].FA/U2/Q (AO22X1)                   0.17       0.95 f
  full_adder_ripple[2].FA/cout (full_adder_ripple_14)     0.00       0.95 f
  full_adder_ripple[3].FA/cin (full_adder_ripple_13)      0.00       0.95 f
  full_adder_ripple[3].FA/U2/Q (AO22X1)                   0.17       1.12 f
  full_adder_ripple[3].FA/cout (full_adder_ripple_13)     0.00       1.12 f
  full_adder_ripple[4].FA/cin (full_adder_ripple_12)      0.00       1.12 f
  full_adder_ripple[4].FA/U2/Q (AO22X1)                   0.17       1.30 f
  full_adder_ripple[4].FA/cout (full_adder_ripple_12)     0.00       1.30 f
  full_adder_ripple[5].FA/cin (full_adder_ripple_11)      0.00       1.30 f
  full_adder_ripple[5].FA/U2/Q (AO22X1)                   0.17       1.47 f
  full_adder_ripple[5].FA/cout (full_adder_ripple_11)     0.00       1.47 f
  full_adder_ripple[6].FA/cin (full_adder_ripple_10)      0.00       1.47 f
  full_adder_ripple[6].FA/U2/Q (AO22X1)                   0.17       1.64 f
  full_adder_ripple[6].FA/cout (full_adder_ripple_10)     0.00       1.64 f
  full_adder_ripple[7].FA/cin (full_adder_ripple_9)       0.00       1.64 f
  full_adder_ripple[7].FA/U2/Q (AO22X1)                   0.17       1.82 f
  full_adder_ripple[7].FA/cout (full_adder_ripple_9)      0.00       1.82 f
  full_adder_ripple[8].FA/cin (full_adder_ripple_8)       0.00       1.82 f
  full_adder_ripple[8].FA/U2/Q (AO22X1)                   0.17       1.99 f
  full_adder_ripple[8].FA/cout (full_adder_ripple_8)      0.00       1.99 f
  full_adder_ripple[9].FA/cin (full_adder_ripple_7)       0.00       1.99 f
  full_adder_ripple[9].FA/U2/Q (AO22X1)                   0.17       2.17 f
  full_adder_ripple[9].FA/cout (full_adder_ripple_7)      0.00       2.17 f
  full_adder_ripple[10].FA/cin (full_adder_ripple_6)      0.00       2.17 f
  full_adder_ripple[10].FA/U2/Q (AO22X1)                  0.17       2.34 f
  full_adder_ripple[10].FA/cout (full_adder_ripple_6)     0.00       2.34 f
  full_adder_ripple[11].FA/cin (full_adder_ripple_5)      0.00       2.34 f
  full_adder_ripple[11].FA/U1/Q (XOR2X1)                  0.24       2.58 f
  full_adder_ripple[11].FA/sum (full_adder_ripple_5)      0.00       2.58 f
  sum[11] (out)                                           0.22       2.80 f
  data arrival time                                                  2.80
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[10] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_0
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[0] (in)                                               0.00       0.20 r
  full_adder_ripple[0].FA/b (full_adder_ripple_0)         0.00       0.20 r
  full_adder_ripple[0].FA/U3/Q (XOR2X1)                   0.22       0.42 f
  full_adder_ripple[0].FA/U2/Q (AO22X1)                   0.18       0.60 f
  full_adder_ripple[0].FA/cout (full_adder_ripple_0)      0.00       0.60 f
  full_adder_ripple[1].FA/cin (full_adder_ripple_15)      0.00       0.60 f
  full_adder_ripple[1].FA/U2/Q (AO22X1)                   0.17       0.77 f
  full_adder_ripple[1].FA/cout (full_adder_ripple_15)     0.00       0.77 f
  full_adder_ripple[2].FA/cin (full_adder_ripple_14)      0.00       0.77 f
  full_adder_ripple[2].FA/U2/Q (AO22X1)                   0.17       0.95 f
  full_adder_ripple[2].FA/cout (full_adder_ripple_14)     0.00       0.95 f
  full_adder_ripple[3].FA/cin (full_adder_ripple_13)      0.00       0.95 f
  full_adder_ripple[3].FA/U2/Q (AO22X1)                   0.17       1.12 f
  full_adder_ripple[3].FA/cout (full_adder_ripple_13)     0.00       1.12 f
  full_adder_ripple[4].FA/cin (full_adder_ripple_12)      0.00       1.12 f
  full_adder_ripple[4].FA/U2/Q (AO22X1)                   0.17       1.30 f
  full_adder_ripple[4].FA/cout (full_adder_ripple_12)     0.00       1.30 f
  full_adder_ripple[5].FA/cin (full_adder_ripple_11)      0.00       1.30 f
  full_adder_ripple[5].FA/U2/Q (AO22X1)                   0.17       1.47 f
  full_adder_ripple[5].FA/cout (full_adder_ripple_11)     0.00       1.47 f
  full_adder_ripple[6].FA/cin (full_adder_ripple_10)      0.00       1.47 f
  full_adder_ripple[6].FA/U2/Q (AO22X1)                   0.17       1.64 f
  full_adder_ripple[6].FA/cout (full_adder_ripple_10)     0.00       1.64 f
  full_adder_ripple[7].FA/cin (full_adder_ripple_9)       0.00       1.64 f
  full_adder_ripple[7].FA/U2/Q (AO22X1)                   0.17       1.82 f
  full_adder_ripple[7].FA/cout (full_adder_ripple_9)      0.00       1.82 f
  full_adder_ripple[8].FA/cin (full_adder_ripple_8)       0.00       1.82 f
  full_adder_ripple[8].FA/U2/Q (AO22X1)                   0.17       1.99 f
  full_adder_ripple[8].FA/cout (full_adder_ripple_8)      0.00       1.99 f
  full_adder_ripple[9].FA/cin (full_adder_ripple_7)       0.00       1.99 f
  full_adder_ripple[9].FA/U2/Q (AO22X1)                   0.17       2.17 f
  full_adder_ripple[9].FA/cout (full_adder_ripple_7)      0.00       2.17 f
  full_adder_ripple[10].FA/cin (full_adder_ripple_6)      0.00       2.17 f
  full_adder_ripple[10].FA/U1/Q (XOR2X1)                  0.24       2.41 f
  full_adder_ripple[10].FA/sum (full_adder_ripple_6)      0.00       2.41 f
  sum[10] (out)                                           0.22       2.62 f
  data arrival time                                                  2.62
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[9] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_0
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[0] (in)                                               0.00       0.20 r
  full_adder_ripple[0].FA/b (full_adder_ripple_0)         0.00       0.20 r
  full_adder_ripple[0].FA/U3/Q (XOR2X1)                   0.22       0.42 f
  full_adder_ripple[0].FA/U2/Q (AO22X1)                   0.18       0.60 f
  full_adder_ripple[0].FA/cout (full_adder_ripple_0)      0.00       0.60 f
  full_adder_ripple[1].FA/cin (full_adder_ripple_15)      0.00       0.60 f
  full_adder_ripple[1].FA/U2/Q (AO22X1)                   0.17       0.77 f
  full_adder_ripple[1].FA/cout (full_adder_ripple_15)     0.00       0.77 f
  full_adder_ripple[2].FA/cin (full_adder_ripple_14)      0.00       0.77 f
  full_adder_ripple[2].FA/U2/Q (AO22X1)                   0.17       0.95 f
  full_adder_ripple[2].FA/cout (full_adder_ripple_14)     0.00       0.95 f
  full_adder_ripple[3].FA/cin (full_adder_ripple_13)      0.00       0.95 f
  full_adder_ripple[3].FA/U2/Q (AO22X1)                   0.17       1.12 f
  full_adder_ripple[3].FA/cout (full_adder_ripple_13)     0.00       1.12 f
  full_adder_ripple[4].FA/cin (full_adder_ripple_12)      0.00       1.12 f
  full_adder_ripple[4].FA/U2/Q (AO22X1)                   0.17       1.30 f
  full_adder_ripple[4].FA/cout (full_adder_ripple_12)     0.00       1.30 f
  full_adder_ripple[5].FA/cin (full_adder_ripple_11)      0.00       1.30 f
  full_adder_ripple[5].FA/U2/Q (AO22X1)                   0.17       1.47 f
  full_adder_ripple[5].FA/cout (full_adder_ripple_11)     0.00       1.47 f
  full_adder_ripple[6].FA/cin (full_adder_ripple_10)      0.00       1.47 f
  full_adder_ripple[6].FA/U2/Q (AO22X1)                   0.17       1.64 f
  full_adder_ripple[6].FA/cout (full_adder_ripple_10)     0.00       1.64 f
  full_adder_ripple[7].FA/cin (full_adder_ripple_9)       0.00       1.64 f
  full_adder_ripple[7].FA/U2/Q (AO22X1)                   0.17       1.82 f
  full_adder_ripple[7].FA/cout (full_adder_ripple_9)      0.00       1.82 f
  full_adder_ripple[8].FA/cin (full_adder_ripple_8)       0.00       1.82 f
  full_adder_ripple[8].FA/U2/Q (AO22X1)                   0.17       1.99 f
  full_adder_ripple[8].FA/cout (full_adder_ripple_8)      0.00       1.99 f
  full_adder_ripple[9].FA/cin (full_adder_ripple_7)       0.00       1.99 f
  full_adder_ripple[9].FA/U1/Q (XOR2X1)                   0.24       2.23 f
  full_adder_ripple[9].FA/sum (full_adder_ripple_7)       0.00       2.23 f
  sum[9] (out)                                            0.22       2.45 f
  data arrival time                                                  2.45
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[8] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_0
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[0] (in)                                               0.00       0.20 r
  full_adder_ripple[0].FA/b (full_adder_ripple_0)         0.00       0.20 r
  full_adder_ripple[0].FA/U3/Q (XOR2X1)                   0.22       0.42 f
  full_adder_ripple[0].FA/U2/Q (AO22X1)                   0.18       0.60 f
  full_adder_ripple[0].FA/cout (full_adder_ripple_0)      0.00       0.60 f
  full_adder_ripple[1].FA/cin (full_adder_ripple_15)      0.00       0.60 f
  full_adder_ripple[1].FA/U2/Q (AO22X1)                   0.17       0.77 f
  full_adder_ripple[1].FA/cout (full_adder_ripple_15)     0.00       0.77 f
  full_adder_ripple[2].FA/cin (full_adder_ripple_14)      0.00       0.77 f
  full_adder_ripple[2].FA/U2/Q (AO22X1)                   0.17       0.95 f
  full_adder_ripple[2].FA/cout (full_adder_ripple_14)     0.00       0.95 f
  full_adder_ripple[3].FA/cin (full_adder_ripple_13)      0.00       0.95 f
  full_adder_ripple[3].FA/U2/Q (AO22X1)                   0.17       1.12 f
  full_adder_ripple[3].FA/cout (full_adder_ripple_13)     0.00       1.12 f
  full_adder_ripple[4].FA/cin (full_adder_ripple_12)      0.00       1.12 f
  full_adder_ripple[4].FA/U2/Q (AO22X1)                   0.17       1.30 f
  full_adder_ripple[4].FA/cout (full_adder_ripple_12)     0.00       1.30 f
  full_adder_ripple[5].FA/cin (full_adder_ripple_11)      0.00       1.30 f
  full_adder_ripple[5].FA/U2/Q (AO22X1)                   0.17       1.47 f
  full_adder_ripple[5].FA/cout (full_adder_ripple_11)     0.00       1.47 f
  full_adder_ripple[6].FA/cin (full_adder_ripple_10)      0.00       1.47 f
  full_adder_ripple[6].FA/U2/Q (AO22X1)                   0.17       1.64 f
  full_adder_ripple[6].FA/cout (full_adder_ripple_10)     0.00       1.64 f
  full_adder_ripple[7].FA/cin (full_adder_ripple_9)       0.00       1.64 f
  full_adder_ripple[7].FA/U2/Q (AO22X1)                   0.17       1.82 f
  full_adder_ripple[7].FA/cout (full_adder_ripple_9)      0.00       1.82 f
  full_adder_ripple[8].FA/cin (full_adder_ripple_8)       0.00       1.82 f
  full_adder_ripple[8].FA/U1/Q (XOR2X1)                   0.24       2.06 f
  full_adder_ripple[8].FA/sum (full_adder_ripple_8)       0.00       2.06 f
  sum[8] (out)                                            0.22       2.28 f
  data arrival time                                                  2.28
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[7] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_0
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[0] (in)                                               0.00       0.20 r
  full_adder_ripple[0].FA/b (full_adder_ripple_0)         0.00       0.20 r
  full_adder_ripple[0].FA/U3/Q (XOR2X1)                   0.22       0.42 f
  full_adder_ripple[0].FA/U2/Q (AO22X1)                   0.18       0.60 f
  full_adder_ripple[0].FA/cout (full_adder_ripple_0)      0.00       0.60 f
  full_adder_ripple[1].FA/cin (full_adder_ripple_15)      0.00       0.60 f
  full_adder_ripple[1].FA/U2/Q (AO22X1)                   0.17       0.77 f
  full_adder_ripple[1].FA/cout (full_adder_ripple_15)     0.00       0.77 f
  full_adder_ripple[2].FA/cin (full_adder_ripple_14)      0.00       0.77 f
  full_adder_ripple[2].FA/U2/Q (AO22X1)                   0.17       0.95 f
  full_adder_ripple[2].FA/cout (full_adder_ripple_14)     0.00       0.95 f
  full_adder_ripple[3].FA/cin (full_adder_ripple_13)      0.00       0.95 f
  full_adder_ripple[3].FA/U2/Q (AO22X1)                   0.17       1.12 f
  full_adder_ripple[3].FA/cout (full_adder_ripple_13)     0.00       1.12 f
  full_adder_ripple[4].FA/cin (full_adder_ripple_12)      0.00       1.12 f
  full_adder_ripple[4].FA/U2/Q (AO22X1)                   0.17       1.30 f
  full_adder_ripple[4].FA/cout (full_adder_ripple_12)     0.00       1.30 f
  full_adder_ripple[5].FA/cin (full_adder_ripple_11)      0.00       1.30 f
  full_adder_ripple[5].FA/U2/Q (AO22X1)                   0.17       1.47 f
  full_adder_ripple[5].FA/cout (full_adder_ripple_11)     0.00       1.47 f
  full_adder_ripple[6].FA/cin (full_adder_ripple_10)      0.00       1.47 f
  full_adder_ripple[6].FA/U2/Q (AO22X1)                   0.17       1.64 f
  full_adder_ripple[6].FA/cout (full_adder_ripple_10)     0.00       1.64 f
  full_adder_ripple[7].FA/cin (full_adder_ripple_9)       0.00       1.64 f
  full_adder_ripple[7].FA/U1/Q (XOR2X1)                   0.24       1.88 f
  full_adder_ripple[7].FA/sum (full_adder_ripple_9)       0.00       1.88 f
  sum[7] (out)                                            0.22       2.10 f
  data arrival time                                                  2.10
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[6] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_0
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[0] (in)                                               0.00       0.20 r
  full_adder_ripple[0].FA/b (full_adder_ripple_0)         0.00       0.20 r
  full_adder_ripple[0].FA/U3/Q (XOR2X1)                   0.22       0.42 f
  full_adder_ripple[0].FA/U2/Q (AO22X1)                   0.18       0.60 f
  full_adder_ripple[0].FA/cout (full_adder_ripple_0)      0.00       0.60 f
  full_adder_ripple[1].FA/cin (full_adder_ripple_15)      0.00       0.60 f
  full_adder_ripple[1].FA/U2/Q (AO22X1)                   0.17       0.77 f
  full_adder_ripple[1].FA/cout (full_adder_ripple_15)     0.00       0.77 f
  full_adder_ripple[2].FA/cin (full_adder_ripple_14)      0.00       0.77 f
  full_adder_ripple[2].FA/U2/Q (AO22X1)                   0.17       0.95 f
  full_adder_ripple[2].FA/cout (full_adder_ripple_14)     0.00       0.95 f
  full_adder_ripple[3].FA/cin (full_adder_ripple_13)      0.00       0.95 f
  full_adder_ripple[3].FA/U2/Q (AO22X1)                   0.17       1.12 f
  full_adder_ripple[3].FA/cout (full_adder_ripple_13)     0.00       1.12 f
  full_adder_ripple[4].FA/cin (full_adder_ripple_12)      0.00       1.12 f
  full_adder_ripple[4].FA/U2/Q (AO22X1)                   0.17       1.30 f
  full_adder_ripple[4].FA/cout (full_adder_ripple_12)     0.00       1.30 f
  full_adder_ripple[5].FA/cin (full_adder_ripple_11)      0.00       1.30 f
  full_adder_ripple[5].FA/U2/Q (AO22X1)                   0.17       1.47 f
  full_adder_ripple[5].FA/cout (full_adder_ripple_11)     0.00       1.47 f
  full_adder_ripple[6].FA/cin (full_adder_ripple_10)      0.00       1.47 f
  full_adder_ripple[6].FA/U1/Q (XOR2X1)                   0.24       1.71 f
  full_adder_ripple[6].FA/sum (full_adder_ripple_10)      0.00       1.71 f
  sum[6] (out)                                            0.22       1.93 f
  data arrival time                                                  1.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[5] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_0
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[0] (in)                                               0.00       0.20 r
  full_adder_ripple[0].FA/b (full_adder_ripple_0)         0.00       0.20 r
  full_adder_ripple[0].FA/U3/Q (XOR2X1)                   0.22       0.42 f
  full_adder_ripple[0].FA/U2/Q (AO22X1)                   0.18       0.60 f
  full_adder_ripple[0].FA/cout (full_adder_ripple_0)      0.00       0.60 f
  full_adder_ripple[1].FA/cin (full_adder_ripple_15)      0.00       0.60 f
  full_adder_ripple[1].FA/U2/Q (AO22X1)                   0.17       0.77 f
  full_adder_ripple[1].FA/cout (full_adder_ripple_15)     0.00       0.77 f
  full_adder_ripple[2].FA/cin (full_adder_ripple_14)      0.00       0.77 f
  full_adder_ripple[2].FA/U2/Q (AO22X1)                   0.17       0.95 f
  full_adder_ripple[2].FA/cout (full_adder_ripple_14)     0.00       0.95 f
  full_adder_ripple[3].FA/cin (full_adder_ripple_13)      0.00       0.95 f
  full_adder_ripple[3].FA/U2/Q (AO22X1)                   0.17       1.12 f
  full_adder_ripple[3].FA/cout (full_adder_ripple_13)     0.00       1.12 f
  full_adder_ripple[4].FA/cin (full_adder_ripple_12)      0.00       1.12 f
  full_adder_ripple[4].FA/U2/Q (AO22X1)                   0.17       1.30 f
  full_adder_ripple[4].FA/cout (full_adder_ripple_12)     0.00       1.30 f
  full_adder_ripple[5].FA/cin (full_adder_ripple_11)      0.00       1.30 f
  full_adder_ripple[5].FA/U1/Q (XOR2X1)                   0.24       1.54 f
  full_adder_ripple[5].FA/sum (full_adder_ripple_11)      0.00       1.54 f
  sum[5] (out)                                            0.22       1.75 f
  data arrival time                                                  1.75
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[4] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_0
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[0] (in)                                               0.00       0.20 r
  full_adder_ripple[0].FA/b (full_adder_ripple_0)         0.00       0.20 r
  full_adder_ripple[0].FA/U3/Q (XOR2X1)                   0.22       0.42 f
  full_adder_ripple[0].FA/U2/Q (AO22X1)                   0.18       0.60 f
  full_adder_ripple[0].FA/cout (full_adder_ripple_0)      0.00       0.60 f
  full_adder_ripple[1].FA/cin (full_adder_ripple_15)      0.00       0.60 f
  full_adder_ripple[1].FA/U2/Q (AO22X1)                   0.17       0.77 f
  full_adder_ripple[1].FA/cout (full_adder_ripple_15)     0.00       0.77 f
  full_adder_ripple[2].FA/cin (full_adder_ripple_14)      0.00       0.77 f
  full_adder_ripple[2].FA/U2/Q (AO22X1)                   0.17       0.95 f
  full_adder_ripple[2].FA/cout (full_adder_ripple_14)     0.00       0.95 f
  full_adder_ripple[3].FA/cin (full_adder_ripple_13)      0.00       0.95 f
  full_adder_ripple[3].FA/U2/Q (AO22X1)                   0.17       1.12 f
  full_adder_ripple[3].FA/cout (full_adder_ripple_13)     0.00       1.12 f
  full_adder_ripple[4].FA/cin (full_adder_ripple_12)      0.00       1.12 f
  full_adder_ripple[4].FA/U1/Q (XOR2X1)                   0.24       1.36 f
  full_adder_ripple[4].FA/sum (full_adder_ripple_12)      0.00       1.36 f
  sum[4] (out)                                            0.22       1.58 f
  data arrival time                                                  1.58
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[3] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_0
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[0] (in)                                               0.00       0.20 r
  full_adder_ripple[0].FA/b (full_adder_ripple_0)         0.00       0.20 r
  full_adder_ripple[0].FA/U3/Q (XOR2X1)                   0.22       0.42 f
  full_adder_ripple[0].FA/U2/Q (AO22X1)                   0.18       0.60 f
  full_adder_ripple[0].FA/cout (full_adder_ripple_0)      0.00       0.60 f
  full_adder_ripple[1].FA/cin (full_adder_ripple_15)      0.00       0.60 f
  full_adder_ripple[1].FA/U2/Q (AO22X1)                   0.17       0.77 f
  full_adder_ripple[1].FA/cout (full_adder_ripple_15)     0.00       0.77 f
  full_adder_ripple[2].FA/cin (full_adder_ripple_14)      0.00       0.77 f
  full_adder_ripple[2].FA/U2/Q (AO22X1)                   0.17       0.95 f
  full_adder_ripple[2].FA/cout (full_adder_ripple_14)     0.00       0.95 f
  full_adder_ripple[3].FA/cin (full_adder_ripple_13)      0.00       0.95 f
  full_adder_ripple[3].FA/U1/Q (XOR2X1)                   0.24       1.19 f
  full_adder_ripple[3].FA/sum (full_adder_ripple_13)      0.00       1.19 f
  sum[3] (out)                                            0.22       1.41 f
  data arrival time                                                  1.41
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[2] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_0
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[0] (in)                                               0.00       0.20 r
  full_adder_ripple[0].FA/b (full_adder_ripple_0)         0.00       0.20 r
  full_adder_ripple[0].FA/U3/Q (XOR2X1)                   0.22       0.42 f
  full_adder_ripple[0].FA/U2/Q (AO22X1)                   0.18       0.60 f
  full_adder_ripple[0].FA/cout (full_adder_ripple_0)      0.00       0.60 f
  full_adder_ripple[1].FA/cin (full_adder_ripple_15)      0.00       0.60 f
  full_adder_ripple[1].FA/U2/Q (AO22X1)                   0.17       0.77 f
  full_adder_ripple[1].FA/cout (full_adder_ripple_15)     0.00       0.77 f
  full_adder_ripple[2].FA/cin (full_adder_ripple_14)      0.00       0.77 f
  full_adder_ripple[2].FA/U1/Q (XOR2X1)                   0.24       1.01 f
  full_adder_ripple[2].FA/sum (full_adder_ripple_14)      0.00       1.01 f
  sum[2] (out)                                            0.22       1.23 f
  data arrival time                                                  1.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[1] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_0
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[0] (in)                                               0.00       0.20 r
  full_adder_ripple[0].FA/b (full_adder_ripple_0)         0.00       0.20 r
  full_adder_ripple[0].FA/U3/Q (XOR2X1)                   0.22       0.42 f
  full_adder_ripple[0].FA/U2/Q (AO22X1)                   0.18       0.60 f
  full_adder_ripple[0].FA/cout (full_adder_ripple_0)      0.00       0.60 f
  full_adder_ripple[1].FA/cin (full_adder_ripple_15)      0.00       0.60 f
  full_adder_ripple[1].FA/U1/Q (XOR2X1)                   0.24       0.84 f
  full_adder_ripple[1].FA/sum (full_adder_ripple_15)      0.00       0.84 f
  sum[1] (out)                                            0.22       1.06 f
  data arrival time                                                  1.06
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[0] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_0
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.20       0.20 r
  b[0] (in)                                               0.00       0.20 r
  full_adder_ripple[0].FA/b (full_adder_ripple_0)         0.00       0.20 r
  full_adder_ripple[0].FA/U3/Q (XOR2X1)                   0.22       0.42 f
  full_adder_ripple[0].FA/U1/Q (XOR2X1)                   0.23       0.65 f
  full_adder_ripple[0].FA/sum (full_adder_ripple_0)       0.00       0.65 f
  sum[0] (out)                                            0.22       0.87 f
  data arrival time                                                  0.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
