Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 18 23:54:48 2019
| Host         : Oz-Bejerano-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RV32I_pipelined_wrapper_control_sets_placed.rpt
| Design       : RV32I_pipelined_wrapper
| Device       : xc7z010
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    48 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      6 |            1 |
|     10 |            2 |
|     12 |            2 |
|    16+ |           42 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              60 |           29 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             176 |           35 |
| Yes          | No                    | No                     |            1310 |          481 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             176 |           79 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                          Enable Signal                          |                              Set/Reset Signal                              | Slice Load Count | Bel Load Count |
+--------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/clock_div_1/U0/div_clk                        |                                                                            |                2 |              4 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/clock_div_1/U0/div_clk                        | RV32I_pipelined_i/terminal_tld_0/U0/vga/horizontal_count0                  |                3 |              6 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/terminal_tld_0/U0/vga/horizontal_count0       | RV32I_pipelined_i/terminal_tld_0/U0/vga/vertical_count0                    |                4 |             10 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/clock_div_1/U0/div_clk                        | RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_horizontal_count[0]_i_1_n_0 |                3 |             10 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/terminal_tld_0/U0/vga/base_mem_addr0          | RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr0                       |                3 |             12 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr[31]_i_2_n_0 | RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr0                       |                4 |             12 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 |                                                                 | RV32I_pipelined_i/input_handler_0/U0/db0/counter[21]_i_1_n_0               |                5 |             22 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 |                                                                 | RV32I_pipelined_i/input_handler_0/U0/db1/counter[21]_i_1__0_n_0            |                4 |             22 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 |                                                                 | RV32I_pipelined_i/input_handler_0/U0/db2/counter[21]_i_1__1_n_0            |                4 |             22 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 |                                                                 | RV32I_pipelined_i/input_handler_0/U0/db3/counter[21]_i_1__2_n_0            |                4 |             22 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 |                                                                 | RV32I_pipelined_i/input_handler_0/U0/sw0/counter[21]_i_1__3_n_0            |                6 |             22 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 |                                                                 | RV32I_pipelined_i/input_handler_0/U0/sw1/counter[21]_i_1__4_n_0            |                4 |             22 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 |                                                                 | RV32I_pipelined_i/input_handler_0/U0/sw2/counter[21]_i_1__5_n_0            |                4 |             22 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 |                                                                 | RV32I_pipelined_i/input_handler_0/U0/sw3/counter[21]_i_1__6_n_0            |                4 |             22 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/registers_0/U0/register_file_2[31]0_in[31]    |                                                                            |               13 |             23 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/registers_0/U0/register_file_1[27]_46         |                                                                            |               11 |             32 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/registers_0/U0/register_file_1[25]_48         |                                                                            |                6 |             32 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/registers_0/U0/register_file_1[7]_39          |                                                                            |               17 |             32 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/registers_0/U0/register_file_1[4]_42          |                                                                            |                9 |             32 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/registers_0/U0/register_file_1[22]_51         |                                                                            |               18 |             32 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/registers_0/U0/register_file_1[6]_40          |                                                                            |               16 |             32 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/registers_0/U0/register_file_1[3]_43          |                                                                            |                6 |             32 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/registers_0/U0/register_file_1[19]_54         |                                                                            |               12 |             32 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/registers_0/U0/register_file_1[24]_49         |                                                                            |               10 |             32 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/registers_0/U0/register_file_1[20]_53         |                                                                            |               13 |             32 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/registers_0/U0/register_file_1[8]_38          |                                                                            |               17 |             32 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/registers_0/U0/register_file_1[2]_44          |                                                                            |                6 |             32 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/registers_0/U0/register_file_1[1]_45          |                                                                            |                7 |             32 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/registers_0/U0/register_file_1[5]_41          |                                                                            |                8 |             32 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/registers_0/U0/register_file_1[9]_37          |                                                                            |               20 |             32 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/registers_0/U0/register_file_1[23]_50         |                                                                            |               21 |             32 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/registers_0/U0/register_file_1[26]_47         |                                                                            |                6 |             32 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/registers_0/U0/register_file_1[28]_60         |                                                                            |                9 |             32 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/registers_0/U0/register_file_1[29]_59         |                                                                            |               12 |             32 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/registers_0/U0/register_file_1[21]_52         |                                                                            |               13 |             32 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/registers_0/U0/register_file_1[10]_36         |                                                                            |               15 |             32 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/registers_0/U0/register_file_1[11]_35         |                                                                            |               10 |             32 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/registers_0/U0/register_file_1[14]_32         |                                                                            |               15 |             32 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/registers_0/U0/register_file_1[16]_57         |                                                                            |               14 |             32 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/registers_0/U0/register_file_1[17]_56         |                                                                            |               12 |             32 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/registers_0/U0/register_file_2[30]_58         |                                                                            |               17 |             32 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/registers_0/U0/register_file_1[13]_33         |                                                                            |               13 |             32 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/registers_0/U0/register_file_1[12]_34         |                                                                            |               15 |             32 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/registers_0/U0/register_file_1[15]_31         |                                                                            |               13 |             32 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/registers_0/U0/register_file_1[18]_55         |                                                                            |               10 |             32 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 |                                                                 |                                                                            |               29 |             60 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/clock_div_0/U0/div_clk                        | RV32I_pipelined_i/stage_DE_0/U0/control_branch_DE_reg0                     |               62 |            126 |
|  RV32I_pipelined_i/clk_wiz_0/inst/clk_out1 | RV32I_pipelined_i/clock_div_0/U0/div_clk                        |                                                                            |               95 |            323 |
+--------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+


