0.7
2020.2
May  7 2023
15:24:31
E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C3 Computer Arithmetic Algorithms/code/code.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C3 Computer Arithmetic Algorithms/code/code.srcs/sim_1/new/restore_rooter_test.v,1693403874,verilog,,,,restore_rooter_test,,,,,,,,
E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C3 Computer Arithmetic Algorithms/code/code.srcs/sources_1/new/noRestore_root.v,1693405026,verilog,,E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C3 Computer Arithmetic Algorithms/code/code.srcs/sources_1/new/restore_rooter.v,,addsub;noRestore_root,,,,,,,,
E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C3 Computer Arithmetic Algorithms/code/code.srcs/sources_1/new/restore_rooter.v,1693399628,verilog,,E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C3 Computer Arithmetic Algorithms/code/code.srcs/sim_1/new/restore_rooter_test.v,,restore_rooter,,,,,,,,
