{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541662679281 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541662679281 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 08 14:37:59 2018 " "Processing started: Thu Nov 08 14:37:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541662679281 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541662679281 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cau3 -c cau3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cau3 -c cau3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541662679281 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1541662679638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cau3.v 3 3 " "Found 3 design units, including 3 entities, in source file cau3.v" { { "Info" "ISGN_ENTITY_NAME" "1 cau3 " "Found entity 1: cau3" {  } { { "cau3.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau3/cau3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541662679688 ""} { "Info" "ISGN_ENTITY_NAME" "2 count_and_delay " "Found entity 2: count_and_delay" {  } { { "cau3.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau3/cau3.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541662679688 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder_FPGA " "Found entity 3: decoder_FPGA" {  } { { "cau3.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau3/cau3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541662679688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541662679688 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau3.v(9) " "Verilog HDL Instantiation warning at cau3.v(9): instance has no name" {  } { { "cau3.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau3/cau3.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1541662679689 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau3.v(10) " "Verilog HDL Instantiation warning at cau3.v(10): instance has no name" {  } { { "cau3.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau3/cau3.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1541662679689 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau3.v(11) " "Verilog HDL Instantiation warning at cau3.v(11): instance has no name" {  } { { "cau3.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau3/cau3.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1541662679689 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau3.v(12) " "Verilog HDL Instantiation warning at cau3.v(12): instance has no name" {  } { { "cau3.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau3/cau3.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1541662679689 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau3.v(13) " "Verilog HDL Instantiation warning at cau3.v(13): instance has no name" {  } { { "cau3.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau3/cau3.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1541662679689 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cau3 " "Elaborating entity \"cau3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1541662679721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_and_delay count_and_delay:comb_3 " "Elaborating entity \"count_and_delay\" for hierarchy \"count_and_delay:comb_3\"" {  } { { "cau3.v" "comb_3" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau3/cau3.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541662679724 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 cau3.v(26) " "Verilog HDL assignment warning at cau3.v(26): truncated value with size 32 to match size of target (26)" {  } { { "cau3.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau3/cau3.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541662679725 "|cau3|count_and_delay:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cau3.v(35) " "Verilog HDL assignment warning at cau3.v(35): truncated value with size 32 to match size of target (3)" {  } { { "cau3.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau3/cau3.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541662679725 "|cau3|count_and_delay:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_FPGA decoder_FPGA:comb_4 " "Elaborating entity \"decoder_FPGA\" for hierarchy \"decoder_FPGA:comb_4\"" {  } { { "cau3.v" "comb_4" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau3/cau3.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541662679727 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1541662680056 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1541662680424 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541662680424 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "cau3.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau3/cau3.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541662680496 "|cau3|SW[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1541662680496 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "104 " "Implemented 104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1541662680496 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1541662680496 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1541662680496 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1541662680496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4619 " "Peak virtual memory: 4619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541662680541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 08 14:38:00 2018 " "Processing ended: Thu Nov 08 14:38:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541662680541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541662680541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541662680541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541662680541 ""}
