# Synopsys Constraint Checker(syntax only), version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Sun Aug 25 21:15:05 2019


##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_syn.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



Constraints with issues
***********************

set_input_delay { p:LED } -clock { p:CLK }
	@E:"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_syn.fdc":27:0:27:0|param { value } must be defined
	@N:"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_syn.fdc":27:0:27:0|Constraint will be disabled.
set_input_delay { p:PIN_2 } -clock { p:CLK }
	@E:"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_syn.fdc":29:0:29:0|param { value } must be defined
	@N:"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_syn.fdc":29:0:29:0|Constraint will be disabled.
set_output_delay { p:PIN_1 } -clock { p:CLK }
	@E:"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_syn.fdc":28:0:28:0|param { value } must be defined
	@N:"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_syn.fdc":28:0:28:0|Constraint will be disabled.
set_output_delay { p:PIN_3 } -clock { p:CLK }
	@E:"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_syn.fdc":30:0:30:0|param { value } must be defined
	@N:"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_syn.fdc":30:0:30:0|Constraint will be disabled.



Clock Summary
*************

Start      Requested     Requested     Clock        Clock                Clock
Clock      Frequency     Period        Type         Group                Load 
------------------------------------------------------------------------------
CLK        16.0 MHz      62.500        declared     default_clkgroup     326  
System     1.0 MHz       1000.000      system       system_clkgroup      0    
==============================================================================
