config sint_ver_4;
design import_lib.sint_ver_4:sch_1;
liblist import_lib, discrete_niitp, power_niitp, most3_lib, standard;
viewlist chips, pic_1, picopt_1, sch_1, entity;
stoplist chips;
endconfig
