# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Jun 14 2025 11:17:05

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX4K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CLK40
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CLK40:R vs. CLK40:R)
		5.2::Critical Path Report for (CLK40:R vs. CLK40:F)
		5.3::Critical Path Report for (CLK40:F vs. CLK40:F)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: ATA_ENn
			6.1.2::Path details for port: RESETn
			6.1.3::Path details for port: RnW
			6.1.4::Path details for port: TSn
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: DIOR_PRIn
			6.2.2::Path details for port: DIOR_SECn
			6.2.3::Path details for port: DIOW_PRIn
			6.2.4::Path details for port: DIOW_SECn
			6.2.5::Path details for port: TACKn
		6.3::PI to PO Path Details
			6.3.1::Path details for port: CS0_PRIn
			6.3.2::Path details for port: CS0_SECn
			6.3.3::Path details for port: CS1_PRIn
			6.3.4::Path details for port: CS1_SECn
			6.3.5::Path details for port: DIOR_PRIn
			6.3.6::Path details for port: DIOR_SECn
			6.3.7::Path details for port: DIOW_PRIn
			6.3.8::Path details for port: DIOW_SECn
			6.3.9::Path details for port: IDEDIR
			6.3.10::Path details for port: IDEHRENn
			6.3.11::Path details for port: IDEHWENn
		6.4::Hold Times Path Details
			6.4.1::Path details for port: ATA_ENn
			6.4.2::Path details for port: RESETn
			6.4.3::Path details for port: RnW
			6.4.4::Path details for port: TSn
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: DIOR_PRIn
			6.5.2::Path details for port: DIOR_SECn
			6.5.3::Path details for port: DIOW_PRIn
			6.5.4::Path details for port: DIOW_SECn
			6.5.5::Path details for port: TACKn
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: CS0_PRIn
			6.6.2::Path details for port: CS0_SECn
			6.6.3::Path details for port: CS1_PRIn
			6.6.4::Path details for port: CS1_SECn
			6.6.5::Path details for port: DIOR_PRIn
			6.6.6::Path details for port: DIOR_SECn
			6.6.7::Path details for port: DIOW_PRIn
			6.6.8::Path details for port: DIOW_SECn
			6.6.9::Path details for port: IDEDIR
			6.6.10::Path details for port: IDEHRENn
			6.6.11::Path details for port: IDEHWENn
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: CLK40  | Frequency: 146.05 MHz  | Target: 40.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CLK40         CLK40          25000            19852       12500            9077        25000            21830       N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
ATA_ENn    CLK40       4271         CLK40:R                
RESETn     CLK40       3160         CLK40:F                
RESETn     CLK40       1890         CLK40:R                
RnW        CLK40       2363         CLK40:R                
TSn        CLK40       3440         CLK40:R                


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
DIOR_PRIn  CLK40       11697         CLK40:R                
DIOR_SECn  CLK40       11704         CLK40:R                
DIOW_PRIn  CLK40       11087         CLK40:R                
DIOW_SECn  CLK40       11543         CLK40:R                
TACKn      CLK40       10048         CLK40:F                


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
A16                CS0_PRIn            13005       
ATA_ENn            CS0_PRIn            12699       
A15                CS0_PRIn            12359       
A13                CS0_PRIn            11644       
A12                CS0_PRIn            11553       
A14                CS0_PRIn            9954        
A16                CS0_SECn            13033       
ATA_ENn            CS0_SECn            12783       
A15                CS0_SECn            12387       
A13                CS0_SECn            11742       
A12                CS0_SECn            11707       
A14                CS0_SECn            10396       
A16                CS1_PRIn            13334       
ATA_ENn            CS1_PRIn            13029       
A15                CS1_PRIn            12689       
A13                CS1_PRIn            11974       
A12                CS1_PRIn            11883       
A14                CS1_PRIn            10529       
A16                CS1_SECn            14393       
ATA_ENn            CS1_SECn            14144       
A15                CS1_SECn            13748       
A13                CS1_SECn            13103       
A12                CS1_SECn            13068       
A14                CS1_SECn            11132       
A16                DIOR_PRIn           13706       
ATA_ENn            DIOR_PRIn           13400       
A15                DIOR_PRIn           13061       
A13                DIOR_PRIn           12345       
A12                DIOR_PRIn           12254       
RnW                DIOR_PRIn           9767        
A16                DIOR_SECn           14015       
ATA_ENn            DIOR_SECn           13765       
A15                DIOR_SECn           13369       
A13                DIOR_SECn           12724       
A12                DIOR_SECn           12689       
RnW                DIOR_SECn           9725        
A16                DIOW_PRIn           12871       
ATA_ENn            DIOW_PRIn           12566       
A15                DIOW_PRIn           12226       
A13                DIOW_PRIn           11511       
A12                DIOW_PRIn           11420       
RnW                DIOW_PRIn           9339        
A16                DIOW_SECn           13587       
ATA_ENn            DIOW_SECn           13337       
A15                DIOW_SECn           12942       
A13                DIOW_SECn           12296       
A12                DIOW_SECn           12261       
RnW                DIOW_SECn           9431        
RnW                IDEDIR              8961        
RESETn             IDEHRENn            9764        
ATA_ENn            IDEHRENn            9389        
RnW                IDEHRENn            8849        
RESETn             IDEHWENn            10936       
RnW                IDEHWENn            10027       
ATA_ENn            IDEHWENn            9943        


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
ATA_ENn    CLK40       -2250       CLK40:R                
RESETn     CLK40       -52         CLK40:F                
RESETn     CLK40       -508        CLK40:R                
RnW        CLK40       -1759       CLK40:R                
TSn        CLK40       -1419       CLK40:R                


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
DIOR_PRIn  CLK40       11355                 CLK40:R                
DIOR_SECn  CLK40       11341                 CLK40:R                
DIOW_PRIn  CLK40       10709                 CLK40:R                
DIOW_SECn  CLK40       11130                 CLK40:R                
TACKn      CLK40       8913                  CLK40:F                


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
A14                CS0_PRIn            9541                
A12                CS0_PRIn            10922               
A13                CS0_PRIn            11006               
A15                CS0_PRIn            11652               
ATA_ENn            CS0_PRIn            12180               
A16                CS0_PRIn            12269               
A14                CS0_SECn            9975                
A12                CS0_SECn            11069               
A13                CS0_SECn            11140               
A15                CS0_SECn            11673               
ATA_ENn            CS0_SECn            12216               
A16                CS0_SECn            12290               
A14                CS1_PRIn            10074               
A12                CS1_PRIn            11238               
A13                CS1_PRIn            11322               
A15                CS1_PRIn            11967               
ATA_ENn            CS1_PRIn            12496               
A16                CS1_PRIn            12584               
A14                CS1_SECn            10754               
A12                CS1_SECn            12416               
A13                CS1_SECn            12486               
A15                CS1_SECn            13019               
ATA_ENn            CS1_SECn            13562               
A16                CS1_SECn            13636               
RnW                DIOR_PRIn           9284                
A12                DIOR_PRIn           11652               
A13                DIOR_PRIn           11736               
A15                DIOR_PRIn           12381               
ATA_ENn            DIOR_PRIn           12910               
A16                DIOR_PRIn           12998               
RnW                DIOR_SECn           9263                
A12                DIOR_SECn           12009               
A13                DIOR_SECn           12079               
A15                DIOR_SECn           12612               
ATA_ENn            DIOR_SECn           13155               
A16                DIOR_SECn           13230               
RnW                DIOW_PRIn           8891                
A12                DIOW_PRIn           10824               
A13                DIOW_PRIn           10908               
A15                DIOW_PRIn           11553               
ATA_ENn            DIOW_PRIn           12082               
A16                DIOW_PRIn           12171               
RnW                DIOW_SECn           8954                
A12                DIOW_SECn           11602               
A13                DIOW_SECn           11673               
A15                DIOW_SECn           12206               
ATA_ENn            DIOW_SECn           12749               
A16                DIOW_SECn           12823               
RnW                IDEDIR              8477                
RnW                IDEHRENn            8351                
ATA_ENn            IDEHRENn            8898                
RESETn             IDEHRENn            9316                
ATA_ENn            IDEHWENn            9487                
RnW                IDEHWENn            9578                
RESETn             IDEHWENn            10473               

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for CLK40
***********************************
Clock: CLK40
Frequency: 146.05 MHz | Target: 40.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U110_ATA.ATA_TACK_LC_18_6_2/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/ce
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk
Setup Constraint : 12500p
Path slack       : 9077p

Capture Clock Arrival Time (CLK40:F#1)   12500
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           14977

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       2525
-------------------------------------   ---- 
End-of-path arrival time (ps)           5900
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_2/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_18_6_2/lcout                                LogicCell40_SEQ_MODE_1000    540              3375   9077  RISE       6
I__426/I                                                         LocalMux                       0              3375   9077  RISE       1
I__426/O                                                         LocalMux                     330              3705   9077  RISE       1
I__430/I                                                         InMux                          0              3705   9077  RISE       1
I__430/O                                                         InMux                        259              3964   9077  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_1_LC_19_5_6/in3    LogicCell40_SEQ_MODE_0000      0              3964   9077  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_1_LC_19_5_6/ltout  LogicCell40_SEQ_MODE_0000    274              4238   9077  FALL       1
I__455/I                                                         CascadeMux                     0              4238   9077  FALL       1
I__455/O                                                         CascadeMux                     0              4238   9077  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_0_LC_19_5_7/in2    LogicCell40_SEQ_MODE_0000      0              4238   9077  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_0_LC_19_5_7/lcout  LogicCell40_SEQ_MODE_0000    379              4617   9077  RISE       1
I__423/I                                                         Odrv4                          0              4617   9077  RISE       1
I__423/O                                                         Odrv4                        351              4967   9077  RISE       1
I__424/I                                                         LocalMux                       0              4967   9077  RISE       1
I__424/O                                                         LocalMux                     330              5297   9077  RISE       1
I__425/I                                                         CEMux                          0              5297   9077  RISE       1
I__425/O                                                         CEMux                        603              5900   9077  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/ce           LogicCell40_SEQ_MODE_1001      0              5900   9077  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                                 GlobalMux                      0              2168  FALL       1
I__299/O                                                 GlobalMux                     77              2245  FALL       1
I__306/I                                                 ClkMux                         0              2245  FALL       1
I__306/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CLK40:R vs. CLK40:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout
Path End         : U110_ATA.CYCLE_COUNT_2_LC_18_6_4/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_2_LC_18_6_4/clk
Setup Constraint : 25000p
Path slack       : 19852p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7710
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout                            LogicCell40_SEQ_MODE_1000    540              3375  19852  RISE       3
I__173/I                                                          Odrv4                          0              3375  19852  RISE       1
I__173/O                                                          Odrv4                        351              3726  19852  RISE       1
I__176/I                                                          LocalMux                       0              3726  19852  RISE       1
I__176/O                                                          LocalMux                     330              4056  19852  RISE       1
I__179/I                                                          InMux                          0              4056  19852  RISE       1
I__179/O                                                          InMux                        259              4315  19852  RISE       1
I__180/I                                                          CascadeMux                     0              4315  19852  RISE       1
I__180/O                                                          CascadeMux                     0              4315  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/in2                     LogicCell40_SEQ_MODE_0000      0              4315  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/lcout                   LogicCell40_SEQ_MODE_0000    379              4694  19852  RISE       7
I__234/I                                                          LocalMux                       0              4694  19852  RISE       1
I__234/O                                                          LocalMux                     330              5023  19852  RISE       1
I__237/I                                                          InMux                          0              5023  19852  RISE       1
I__237/O                                                          InMux                        259              5283  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_7_7/in3                     LogicCell40_SEQ_MODE_0000      0              5283  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_7_7/lcout                   LogicCell40_SEQ_MODE_0000    316              5598  19852  RISE       2
I__159/I                                                          LocalMux                       0              5598  19852  RISE       1
I__159/O                                                          LocalMux                     330              5928  19852  RISE       1
I__161/I                                                          InMux                          0              5928  19852  RISE       1
I__161/O                                                          InMux                        259              6188  19852  RISE       1
I__163/I                                                          CascadeMux                     0              6188  19852  RISE       1
I__163/O                                                          CascadeMux                     0              6188  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_17_6_0/in2                        LogicCell40_SEQ_MODE_0000      0              6188  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_17_6_0/carryout                   LogicCell40_SEQ_MODE_0000    231              6419  19852  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_17_6_1/carryin   LogicCell40_SEQ_MODE_0000      0              6419  19852  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_17_6_1/carryout  LogicCell40_SEQ_MODE_0000    126              6545  19852  RISE       2
I__147/I                                                          InMux                          0              6545  19852  RISE       1
I__147/O                                                          InMux                        259              6805  19852  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_17_6_2/in3       LogicCell40_SEQ_MODE_0000      0              6805  19852  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_17_6_2/lcout     LogicCell40_SEQ_MODE_0000    316              7120  19852  RISE       1
I__211/I                                                          LocalMux                       0              7120  19852  RISE       1
I__211/O                                                          LocalMux                     330              7450  19852  RISE       1
I__212/I                                                          InMux                          0              7450  19852  RISE       1
I__212/O                                                          InMux                        259              7710  19852  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/in3                              LogicCell40_SEQ_MODE_1000      0              7710  19852  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1


5.2::Critical Path Report for (CLK40:R vs. CLK40:F)
***************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_TACK_LC_18_6_2/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/ce
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk
Setup Constraint : 12500p
Path slack       : 9077p

Capture Clock Arrival Time (CLK40:F#1)   12500
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           14977

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       2525
-------------------------------------   ---- 
End-of-path arrival time (ps)           5900
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_2/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_18_6_2/lcout                                LogicCell40_SEQ_MODE_1000    540              3375   9077  RISE       6
I__426/I                                                         LocalMux                       0              3375   9077  RISE       1
I__426/O                                                         LocalMux                     330              3705   9077  RISE       1
I__430/I                                                         InMux                          0              3705   9077  RISE       1
I__430/O                                                         InMux                        259              3964   9077  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_1_LC_19_5_6/in3    LogicCell40_SEQ_MODE_0000      0              3964   9077  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_1_LC_19_5_6/ltout  LogicCell40_SEQ_MODE_0000    274              4238   9077  FALL       1
I__455/I                                                         CascadeMux                     0              4238   9077  FALL       1
I__455/O                                                         CascadeMux                     0              4238   9077  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_0_LC_19_5_7/in2    LogicCell40_SEQ_MODE_0000      0              4238   9077  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_0_LC_19_5_7/lcout  LogicCell40_SEQ_MODE_0000    379              4617   9077  RISE       1
I__423/I                                                         Odrv4                          0              4617   9077  RISE       1
I__423/O                                                         Odrv4                        351              4967   9077  RISE       1
I__424/I                                                         LocalMux                       0              4967   9077  RISE       1
I__424/O                                                         LocalMux                     330              5297   9077  RISE       1
I__425/I                                                         CEMux                          0              5297   9077  RISE       1
I__425/O                                                         CEMux                        603              5900   9077  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/ce           LogicCell40_SEQ_MODE_1001      0              5900   9077  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                                 GlobalMux                      0              2168  FALL       1
I__299/O                                                 GlobalMux                     77              2245  FALL       1
I__306/I                                                 ClkMux                         0              2245  FALL       1
I__306/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1


5.3::Critical Path Report for (CLK40:F vs. CLK40:F)
***************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/ce
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk
Setup Constraint : 25000p
Path slack       : 21830p

Capture Clock Arrival Time (CLK40:F#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           27477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                       2630
-------------------------------------   ---- 
End-of-path arrival time (ps)           5647
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/lcout                   LogicCell40_SEQ_MODE_1000    540              3017  21830  RISE       5
I__442/I                                                         LocalMux                       0              3017  21830  RISE       1
I__442/O                                                         LocalMux                     330              3346  21830  RISE       1
I__446/I                                                         InMux                          0              3346  21830  RISE       1
I__446/O                                                         InMux                        259              3606  21830  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_1_LC_19_5_6/in1    LogicCell40_SEQ_MODE_0000      0              3606  21830  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_1_LC_19_5_6/ltout  LogicCell40_SEQ_MODE_0000    379              3984  21830  FALL       1
I__455/I                                                         CascadeMux                     0              3984  21830  FALL       1
I__455/O                                                         CascadeMux                     0              3984  21830  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_0_LC_19_5_7/in2    LogicCell40_SEQ_MODE_0000      0              3984  21830  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_0_LC_19_5_7/lcout  LogicCell40_SEQ_MODE_0000    379              4363  21830  RISE       1
I__423/I                                                         Odrv4                          0              4363  21830  RISE       1
I__423/O                                                         Odrv4                        351              4714  21830  RISE       1
I__424/I                                                         LocalMux                       0              4714  21830  RISE       1
I__424/O                                                         LocalMux                     330              5044  21830  RISE       1
I__425/I                                                         CEMux                          0              5044  21830  RISE       1
I__425/O                                                         CEMux                        603              5647  21830  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/ce           LogicCell40_SEQ_MODE_1001      0              5647  21830  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                                 GlobalMux                      0              2168  FALL       1
I__299/O                                                 GlobalMux                     77              2245  FALL       1
I__306/I                                                 ClkMux                         0              2245  FALL       1
I__306/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: ATA_ENn   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : ATA_ENn
Clock Port        : CLK40
Clock Reference   : CLK40:R
Setup Time        : 4271


Data Path Delay                6636
+ Setup Time                    470
- Capture Clock Path Delay    -2835
---------------------------- ------
Setup to Clock                 4271

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                          U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                          IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__342/I                                         Odrv12                     0      1207               RISE  1       
I__342/O                                         Odrv12                     491    1698               RISE  1       
I__344/I                                         Span12Mux_h                0      1698               RISE  1       
I__344/O                                         Span12Mux_h                491    2189               RISE  1       
I__347/I                                         Sp12to4                    0      2189               RISE  1       
I__347/O                                         Sp12to4                    428    2617               RISE  1       
I__351/I                                         Span4Mux_v                 0      2617               RISE  1       
I__351/O                                         Span4Mux_v                 351    2968               RISE  1       
I__355/I                                         Span4Mux_v                 0      2968               RISE  1       
I__355/O                                         Span4Mux_v                 351    3318               RISE  1       
I__357/I                                         Span4Mux_v                 0      3318               RISE  1       
I__357/O                                         Span4Mux_v                 351    3669               RISE  1       
I__360/I                                         LocalMux                   0      3669               RISE  1       
I__360/O                                         LocalMux                   330    3999               RISE  1       
I__361/I                                         InMux                      0      3999               RISE  1       
I__361/O                                         InMux                      259    4258               RISE  1       
U110_ATA.ATA_START_RNI20BK_LC_17_7_5/in0         LogicCell40_SEQ_MODE_0000  0      4258               RISE  1       
U110_ATA.ATA_START_RNI20BK_LC_17_7_5/lcout       LogicCell40_SEQ_MODE_0000  449    4707               RISE  4       
I__227/I                                         Odrv4                      0      4707               RISE  1       
I__227/O                                         Odrv4                      351    5058               RISE  1       
I__230/I                                         LocalMux                   0      5058               RISE  1       
I__230/O                                         LocalMux                   330    5387               RISE  1       
I__232/I                                         InMux                      0      5387               RISE  1       
I__232/O                                         InMux                      259    5647               RISE  1       
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_18_7_7/in1    LogicCell40_SEQ_MODE_0000  0      5647               RISE  1       
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_18_7_7/lcout  LogicCell40_SEQ_MODE_0000  400    6046               RISE  2       
I__216/I                                         LocalMux                   0      6046               RISE  1       
I__216/O                                         LocalMux                   330    6376               RISE  1       
I__218/I                                         InMux                      0      6376               RISE  1       
I__218/O                                         InMux                      259    6636               RISE  1       
U110_ATA.CYCLE_COUNT_1_LC_17_7_0/in0             LogicCell40_SEQ_MODE_1000  0      6636               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__298/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__298/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__299/I                                            GlobalMux                  0      2372               RISE  1       
I__299/O                                            GlobalMux                  154    2527               RISE  1       
I__302/I                                            ClkMux                     0      2527               RISE  1       
I__302/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.CYCLE_COUNT_1_LC_17_7_0/clk                LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.1.2::Path details for port: RESETn    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RESETn
Clock Port        : CLK40
Clock Reference   : CLK40:F
Setup Time        : 3160


Data Path Delay                5637
+ Setup Time                      0
- Capture Clock Path Delay    -2477
---------------------------- ------
Setup to Clock                 3160

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RESETn                                                           U110_TOP                   0      0                  RISE  1       
RESETn_ibuf_iopad/PACKAGEPIN:in                                  IO_PAD                     0      0                  RISE  1       
RESETn_ibuf_iopad/DOUT                                           IO_PAD                     510    510                RISE  1       
RESETn_ibuf_preio/PADIN                                          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
RESETn_ibuf_preio/DIN0                                           PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__362/I                                                         Odrv12                     0      1127               RISE  1       
I__362/O                                                         Odrv12                     491    1618               RISE  1       
I__363/I                                                         Span12Mux_h                0      1618               RISE  1       
I__363/O                                                         Span12Mux_h                491    2109               RISE  1       
I__364/I                                                         LocalMux                   0      2109               RISE  1       
I__364/O                                                         LocalMux                   330    2439               RISE  1       
I__369/I                                                         InMux                      0      2439               RISE  1       
I__369/O                                                         InMux                      259    2698               RISE  1       
RESETn_ibuf_RNIM9SF_LC_17_5_7/in3                                LogicCell40_SEQ_MODE_0000  0      2698               RISE  1       
RESETn_ibuf_RNIM9SF_LC_17_5_7/lcout                              LogicCell40_SEQ_MODE_0000  316    3014               RISE  10      
I__400/I                                                         Odrv4                      0      3014               RISE  1       
I__400/O                                                         Odrv4                      351    3364               RISE  1       
I__406/I                                                         LocalMux                   0      3364               RISE  1       
I__406/O                                                         LocalMux                   330    3694               RISE  1       
I__416/I                                                         InMux                      0      3694               RISE  1       
I__416/O                                                         InMux                      259    3954               RISE  1       
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_0_LC_19_5_7/in1    LogicCell40_SEQ_MODE_0000  0      3954               RISE  1       
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_0_LC_19_5_7/lcout  LogicCell40_SEQ_MODE_0000  400    4353               RISE  1       
I__423/I                                                         Odrv4                      0      4353               RISE  1       
I__423/O                                                         Odrv4                      351    4704               RISE  1       
I__424/I                                                         LocalMux                   0      4704               RISE  1       
I__424/O                                                         LocalMux                   330    5034               RISE  1       
I__425/I                                                         CEMux                      0      5034               RISE  1       
I__425/O                                                         CEMux                      603    5637               RISE  1       
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/ce           LogicCell40_SEQ_MODE_1001  0      5637               RISE  1       

Capture Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                                    U110_TOP                   0      0                  FALL  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                0      460                FALL  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                1708   2168               FALL  1       
I__298/I                                                 gio2CtrlBuf                0      2168               FALL  1       
I__298/O                                                 gio2CtrlBuf                0      2168               FALL  1       
I__299/I                                                 GlobalMux                  0      2168               FALL  1       
I__299/O                                                 GlobalMux                  77     2245               FALL  1       
I__306/I                                                 ClkMux                     0      2245               FALL  1       
I__306/O                                                 ClkMux                     231    2477               FALL  1       
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                        0      2477               FALL  1       
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                        0      2477               RISE  1       
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk  LogicCell40_SEQ_MODE_1001  0      2477               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RESETn
Clock Port        : CLK40
Clock Reference   : CLK40:R
Setup Time        : 1890


Data Path Delay                4255
+ Setup Time                    470
- Capture Clock Path Delay    -2835
---------------------------- ------
Setup to Clock                 1890

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
RESETn                                U110_TOP                   0      0                  RISE  1       
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  RISE  1       
RESETn_ibuf_iopad/DOUT                IO_PAD                     510    510                RISE  1       
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__362/I                              Odrv12                     0      1127               RISE  1       
I__362/O                              Odrv12                     491    1618               RISE  1       
I__363/I                              Span12Mux_h                0      1618               RISE  1       
I__363/O                              Span12Mux_h                491    2109               RISE  1       
I__364/I                              LocalMux                   0      2109               RISE  1       
I__364/O                              LocalMux                   330    2439               RISE  1       
I__369/I                              InMux                      0      2439               RISE  1       
I__369/O                              InMux                      259    2698               RISE  1       
RESETn_ibuf_RNIM9SF_LC_17_5_7/in3     LogicCell40_SEQ_MODE_0000  0      2698               RISE  1       
RESETn_ibuf_RNIM9SF_LC_17_5_7/lcout   LogicCell40_SEQ_MODE_0000  316    3014               RISE  10      
I__401/I                              Odrv4                      0      3014               RISE  1       
I__401/O                              Odrv4                      351    3364               RISE  1       
I__408/I                              Span4Mux_h                 0      3364               RISE  1       
I__408/O                              Span4Mux_h                 302    3666               RISE  1       
I__418/I                              LocalMux                   0      3666               RISE  1       
I__418/O                              LocalMux                   330    3996               RISE  1       
I__422/I                              InMux                      0      3996               RISE  1       
I__422/O                              InMux                      259    4255               RISE  1       
U110_ATA.CYCLE_COUNT_0_LC_18_6_7/in0  LogicCell40_SEQ_MODE_1000  0      4255               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__298/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__298/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__299/I                                            GlobalMux                  0      2372               RISE  1       
I__299/O                                            GlobalMux                  154    2527               RISE  1       
I__303/I                                            ClkMux                     0      2527               RISE  1       
I__303/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.CYCLE_COUNT_0_LC_18_6_7/clk                LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.1.3::Path details for port: RnW       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RnW
Clock Port        : CLK40
Clock Reference   : CLK40:R
Setup Time        : 2363


Data Path Delay                4798
+ Setup Time                    400
- Capture Clock Path Delay    -2835
---------------------------- ------
Setup to Clock                 2363

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                      U110_TOP                   0      0                  RISE  1       
RnW_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
RnW_ibuf_iopad/DOUT                      IO_PAD                     590    590                RISE  1       
RnW_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
RnW_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__480/I                                 Odrv12                     0      1207               RISE  1       
I__480/O                                 Odrv12                     491    1698               RISE  1       
I__482/I                                 Span12Mux_v                0      1698               RISE  1       
I__482/O                                 Span12Mux_v                491    2189               RISE  1       
I__486/I                                 Sp12to4                    0      2189               RISE  1       
I__486/O                                 Sp12to4                    428    2617               RISE  1       
I__494/I                                 Span4Mux_h                 0      2617               RISE  1       
I__494/O                                 Span4Mux_h                 302    2918               RISE  1       
I__501/I                                 Span4Mux_h                 0      2918               RISE  1       
I__501/O                                 Span4Mux_h                 302    3220               RISE  1       
I__503/I                                 LocalMux                   0      3220               RISE  1       
I__503/O                                 LocalMux                   330    3550               RISE  1       
I__504/I                                 InMux                      0      3550               RISE  1       
I__504/O                                 InMux                      259    3809               RISE  1       
U110_ATA.ATA_TACK_RNO_0_LC_18_6_5/in1    LogicCell40_SEQ_MODE_0000  0      3809               RISE  1       
U110_ATA.ATA_TACK_RNO_0_LC_18_6_5/lcout  LogicCell40_SEQ_MODE_0000  400    4209               RISE  1       
I__209/I                                 LocalMux                   0      4209               RISE  1       
I__209/O                                 LocalMux                   330    4539               RISE  1       
I__210/I                                 InMux                      0      4539               RISE  1       
I__210/O                                 InMux                      259    4798               RISE  1       
U110_ATA.ATA_TACK_LC_18_6_2/in1          LogicCell40_SEQ_MODE_1000  0      4798               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__298/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__298/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__299/I                                            GlobalMux                  0      2372               RISE  1       
I__299/O                                            GlobalMux                  154    2527               RISE  1       
I__303/I                                            ClkMux                     0      2527               RISE  1       
I__303/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.ATA_TACK_LC_18_6_2/clk                     LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.1.4::Path details for port: TSn       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : TSn
Clock Port        : CLK40
Clock Reference   : CLK40:R
Setup Time        : 3440


Data Path Delay                5805
+ Setup Time                    470
- Capture Clock Path Delay    -2835
---------------------------- ------
Setup to Clock                 3440

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
TSn                                              U110_TOP                   0      0                  RISE  1       
TSn_ibuf_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
TSn_ibuf_iopad/DOUT                              IO_PAD                     510    510                RISE  1       
TSn_ibuf_preio/PADIN                             PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
TSn_ibuf_preio/DIN0                              PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__167/I                                         Odrv12                     0      1127               RISE  1       
I__167/O                                         Odrv12                     491    1618               RISE  1       
I__168/I                                         Span12Mux_h                0      1618               RISE  1       
I__168/O                                         Span12Mux_h                491    2109               RISE  1       
I__169/I                                         Sp12to4                    0      2109               RISE  1       
I__169/O                                         Sp12to4                    428    2537               RISE  1       
I__170/I                                         Span4Mux_v                 0      2537               RISE  1       
I__170/O                                         Span4Mux_v                 351    2888               RISE  1       
I__171/I                                         LocalMux                   0      2888               RISE  1       
I__171/O                                         LocalMux                   330    3217               RISE  1       
I__172/I                                         InMux                      0      3217               RISE  1       
I__172/O                                         InMux                      259    3477               RISE  1       
U110_ATA.ATA_START_RNI20BK_LC_17_7_5/in1         LogicCell40_SEQ_MODE_0000  0      3477               RISE  1       
U110_ATA.ATA_START_RNI20BK_LC_17_7_5/lcout       LogicCell40_SEQ_MODE_0000  400    3876               RISE  4       
I__227/I                                         Odrv4                      0      3876               RISE  1       
I__227/O                                         Odrv4                      351    4227               RISE  1       
I__230/I                                         LocalMux                   0      4227               RISE  1       
I__230/O                                         LocalMux                   330    4557               RISE  1       
I__232/I                                         InMux                      0      4557               RISE  1       
I__232/O                                         InMux                      259    4816               RISE  1       
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_18_7_7/in1    LogicCell40_SEQ_MODE_0000  0      4816               RISE  1       
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_18_7_7/lcout  LogicCell40_SEQ_MODE_0000  400    5216               RISE  2       
I__216/I                                         LocalMux                   0      5216               RISE  1       
I__216/O                                         LocalMux                   330    5546               RISE  1       
I__218/I                                         InMux                      0      5546               RISE  1       
I__218/O                                         InMux                      259    5805               RISE  1       
U110_ATA.CYCLE_COUNT_1_LC_17_7_0/in0             LogicCell40_SEQ_MODE_1000  0      5805               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__298/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__298/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__299/I                                            GlobalMux                  0      2372               RISE  1       
I__299/O                                            GlobalMux                  154    2527               RISE  1       
I__302/I                                            ClkMux                     0      2527               RISE  1       
I__302/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.CYCLE_COUNT_1_LC_17_7_0/clk                LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: DIOR_PRIn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DIOR_PRIn
Clock Port         : CLK40
Clock Reference    : CLK40:R
Clock to Out Delay : 11697


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              8322
---------------------------- ------
Clock To Out Delay            11697

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__298/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__298/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__299/I                                            GlobalMux                  0      2372               RISE  1       
I__299/O                                            GlobalMux                  154    2527               RISE  1       
I__305/I                                            ClkMux                     0      2527               RISE  1       
I__305/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.RW_EN_LC_18_7_3/clk                        LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_ATA.RW_EN_LC_18_7_3/lcout              LogicCell40_SEQ_MODE_1000  540    3375               FALL  5       
I__468/I                                    Odrv4                      0      3375               FALL  1       
I__468/O                                    Odrv4                      372    3747               FALL  1       
I__470/I                                    Span4Mux_v                 0      3747               FALL  1       
I__470/O                                    Span4Mux_v                 372    4119               FALL  1       
I__471/I                                    Span4Mux_h                 0      4119               FALL  1       
I__471/O                                    Span4Mux_h                 316    4434               FALL  1       
I__473/I                                    Span4Mux_v                 0      4434               FALL  1       
I__473/O                                    Span4Mux_v                 372    4806               FALL  1       
I__475/I                                    LocalMux                   0      4806               FALL  1       
I__475/O                                    LocalMux                   309    5115               FALL  1       
I__477/I                                    InMux                      0      5115               FALL  1       
I__477/O                                    InMux                      217    5332               FALL  1       
U110_ATA.RW_EN_RNI88QM1_2_LC_24_12_3/in3    LogicCell40_SEQ_MODE_0000  0      5332               FALL  1       
U110_ATA.RW_EN_RNI88QM1_2_LC_24_12_3/lcout  LogicCell40_SEQ_MODE_0000  316    5648               RISE  1       
I__543/I                                    Odrv4                      0      5648               RISE  1       
I__543/O                                    Odrv4                      351    5998               RISE  1       
I__544/I                                    Span4Mux_s3_h              0      5998               RISE  1       
I__544/O                                    Span4Mux_s3_h              231    6230               RISE  1       
I__545/I                                    IoSpan4Mux                 0      6230               RISE  1       
I__545/O                                    IoSpan4Mux                 288    6517               RISE  1       
I__546/I                                    LocalMux                   0      6517               RISE  1       
I__546/O                                    LocalMux                   330    6847               RISE  1       
I__547/I                                    IoInMux                    0      6847               RISE  1       
I__547/O                                    IoInMux                    259    7106               RISE  1       
DIOR_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      7106               RISE  1       
DIOR_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   9344               FALL  1       
DIOR_PRIn_obuf_iopad/DIN                    IO_PAD                     0      9344               FALL  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2353   11697              FALL  1       
DIOR_PRIn                                   U110_TOP                   0      11697              FALL  1       

6.2.2::Path details for port: DIOR_SECn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DIOR_SECn
Clock Port         : CLK40
Clock Reference    : CLK40:R
Clock to Out Delay : 11704


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              8329
---------------------------- ------
Clock To Out Delay            11704

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__298/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__298/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__299/I                                            GlobalMux                  0      2372               RISE  1       
I__299/O                                            GlobalMux                  154    2527               RISE  1       
I__305/I                                            ClkMux                     0      2527               RISE  1       
I__305/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.RW_EN_LC_18_7_3/clk                        LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_ATA.RW_EN_LC_18_7_3/lcout              LogicCell40_SEQ_MODE_1000  540    3375               FALL  5       
I__468/I                                    Odrv4                      0      3375               FALL  1       
I__468/O                                    Odrv4                      372    3747               FALL  1       
I__470/I                                    Span4Mux_v                 0      3747               FALL  1       
I__470/O                                    Span4Mux_v                 372    4119               FALL  1       
I__471/I                                    Span4Mux_h                 0      4119               FALL  1       
I__471/O                                    Span4Mux_h                 316    4434               FALL  1       
I__473/I                                    Span4Mux_v                 0      4434               FALL  1       
I__473/O                                    Span4Mux_v                 372    4806               FALL  1       
I__476/I                                    LocalMux                   0      4806               FALL  1       
I__476/O                                    LocalMux                   309    5115               FALL  1       
I__478/I                                    InMux                      0      5115               FALL  1       
I__478/O                                    InMux                      217    5332               FALL  1       
U110_ATA.RW_EN_RNI88QM1_1_LC_24_13_7/in3    LogicCell40_SEQ_MODE_0000  0      5332               FALL  1       
U110_ATA.RW_EN_RNI88QM1_1_LC_24_13_7/lcout  LogicCell40_SEQ_MODE_0000  316    5648               RISE  1       
I__462/I                                    Odrv4                      0      5648               RISE  1       
I__462/O                                    Odrv4                      351    5998               RISE  1       
I__463/I                                    Span4Mux_v                 0      5998               RISE  1       
I__463/O                                    Span4Mux_v                 351    6349               RISE  1       
I__464/I                                    Span4Mux_s1_h              0      6349               RISE  1       
I__464/O                                    Span4Mux_s1_h              175    6524               RISE  1       
I__465/I                                    LocalMux                   0      6524               RISE  1       
I__465/O                                    LocalMux                   330    6854               RISE  1       
I__466/I                                    IoInMux                    0      6854               RISE  1       
I__466/O                                    IoInMux                    259    7113               RISE  1       
DIOR_SECn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      7113               RISE  1       
DIOR_SECn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   9351               FALL  1       
DIOR_SECn_obuf_iopad/DIN                    IO_PAD                     0      9351               FALL  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2353   11704              FALL  1       
DIOR_SECn                                   U110_TOP                   0      11704              FALL  1       

6.2.3::Path details for port: DIOW_PRIn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DIOW_PRIn
Clock Port         : CLK40
Clock Reference    : CLK40:R
Clock to Out Delay : 11087


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7712
---------------------------- ------
Clock To Out Delay            11087

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__298/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__298/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__299/I                                            GlobalMux                  0      2372               RISE  1       
I__299/O                                            GlobalMux                  154    2527               RISE  1       
I__305/I                                            ClkMux                     0      2527               RISE  1       
I__305/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.RW_EN_LC_18_7_3/clk                        LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_ATA.RW_EN_LC_18_7_3/lcout              LogicCell40_SEQ_MODE_1000  540    3375               RISE  5       
I__468/I                                    Odrv4                      0      3375               RISE  1       
I__468/O                                    Odrv4                      351    3726               RISE  1       
I__470/I                                    Span4Mux_v                 0      3726               RISE  1       
I__470/O                                    Span4Mux_v                 351    4077               RISE  1       
I__471/I                                    Span4Mux_h                 0      4077               RISE  1       
I__471/O                                    Span4Mux_h                 302    4378               RISE  1       
I__472/I                                    LocalMux                   0      4378               RISE  1       
I__472/O                                    LocalMux                   330    4708               RISE  1       
I__474/I                                    InMux                      0      4708               RISE  1       
I__474/O                                    InMux                      259    4967               RISE  1       
U110_ATA.RW_EN_RNI88QM1_0_LC_24_11_3/in0    LogicCell40_SEQ_MODE_0000  0      4967               RISE  1       
U110_ATA.RW_EN_RNI88QM1_0_LC_24_11_3/lcout  LogicCell40_SEQ_MODE_0000  449    5416               RISE  1       
I__564/I                                    Odrv12                     0      5416               RISE  1       
I__564/O                                    Odrv12                     491    5907               RISE  1       
I__565/I                                    LocalMux                   0      5907               RISE  1       
I__565/O                                    LocalMux                   330    6237               RISE  1       
I__566/I                                    IoInMux                    0      6237               RISE  1       
I__566/O                                    IoInMux                    259    6496               RISE  1       
DIOW_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      6496               RISE  1       
DIOW_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   8733               FALL  1       
DIOW_PRIn_obuf_iopad/DIN                    IO_PAD                     0      8733               FALL  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2353   11087              FALL  1       
DIOW_PRIn                                   U110_TOP                   0      11087              FALL  1       

6.2.4::Path details for port: DIOW_SECn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DIOW_SECn
Clock Port         : CLK40
Clock Reference    : CLK40:R
Clock to Out Delay : 11543


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              8168
---------------------------- ------
Clock To Out Delay            11543

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__298/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__298/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__299/I                                            GlobalMux                  0      2372               RISE  1       
I__299/O                                            GlobalMux                  154    2527               RISE  1       
I__305/I                                            ClkMux                     0      2527               RISE  1       
I__305/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.RW_EN_LC_18_7_3/clk                        LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_ATA.RW_EN_LC_18_7_3/lcout            LogicCell40_SEQ_MODE_1000  540    3375               FALL  5       
I__468/I                                  Odrv4                      0      3375               FALL  1       
I__468/O                                  Odrv4                      372    3747               FALL  1       
I__470/I                                  Span4Mux_v                 0      3747               FALL  1       
I__470/O                                  Span4Mux_v                 372    4119               FALL  1       
I__471/I                                  Span4Mux_h                 0      4119               FALL  1       
I__471/O                                  Span4Mux_h                 316    4434               FALL  1       
I__473/I                                  Span4Mux_v                 0      4434               FALL  1       
I__473/O                                  Span4Mux_v                 372    4806               FALL  1       
I__476/I                                  LocalMux                   0      4806               FALL  1       
I__476/O                                  LocalMux                   309    5115               FALL  1       
I__479/I                                  InMux                      0      5115               FALL  1       
I__479/O                                  InMux                      217    5332               FALL  1       
U110_ATA.RW_EN_RNI88QM1_LC_24_13_4/in0    LogicCell40_SEQ_MODE_0000  0      5332               FALL  1       
U110_ATA.RW_EN_RNI88QM1_LC_24_13_4/lcout  LogicCell40_SEQ_MODE_0000  449    5781               RISE  1       
I__539/I                                  Odrv4                      0      5781               RISE  1       
I__539/O                                  Odrv4                      351    6131               RISE  1       
I__540/I                                  Span4Mux_s3_h              0      6131               RISE  1       
I__540/O                                  Span4Mux_s3_h              231    6363               RISE  1       
I__541/I                                  LocalMux                   0      6363               RISE  1       
I__541/O                                  LocalMux                   330    6693               RISE  1       
I__542/I                                  IoInMux                    0      6693               RISE  1       
I__542/O                                  IoInMux                    259    6952               RISE  1       
DIOW_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      6952               RISE  1       
DIOW_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   9189               FALL  1       
DIOW_SECn_obuf_iopad/DIN                  IO_PAD                     0      9189               FALL  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2353   11543              FALL  1       
DIOW_SECn                                 U110_TOP                   0      11543              FALL  1       

6.2.5::Path details for port: TACKn     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : TACKn
Clock Port         : CLK40
Clock Reference    : CLK40:F
Clock to Out Delay : 10048


Launch Clock Path Delay        2477
+ Clock To Q Delay              540
+ Data Path Delay              7031
---------------------------- ------
Clock To Out Delay            10048

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  FALL  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      460                FALL  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1708   2168               FALL  1       
I__298/I                                            gio2CtrlBuf                0      2168               FALL  1       
I__298/O                                            gio2CtrlBuf                0      2168               FALL  1       
I__299/I                                            GlobalMux                  0      2168               FALL  1       
I__299/O                                            GlobalMux                  77     2245               FALL  1       
I__301/I                                            ClkMux                     0      2245               FALL  1       
I__301/O                                            ClkMux                     231    2477               FALL  1       
INVU110_CYCLE_TERMINATION.TACK_OUTC/I               INV                        0      2477               FALL  1       
INVU110_CYCLE_TERMINATION.TACK_OUTC/O               INV                        0      2477               RISE  1       
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/clk       LogicCell40_SEQ_MODE_1000  0      2477               RISE  1       

Data Path
pin name                                         model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/lcout  LogicCell40_SEQ_MODE_1000  540    3017               FALL  2       
I__150/I                                         Odrv12                     0      3017               FALL  1       
I__150/O                                         Odrv12                     540    3557               FALL  1       
I__152/I                                         Span12Mux_s10_v            0      3557               FALL  1       
I__152/O                                         Span12Mux_s10_v            435    3991               FALL  1       
I__153/I                                         Sp12to4                    0      3991               FALL  1       
I__153/O                                         Sp12to4                    449    4440               FALL  1       
I__154/I                                         Span4Mux_s1_h              0      4440               FALL  1       
I__154/O                                         Span4Mux_s1_h              168    4609               FALL  1       
I__155/I                                         IoSpan4Mux                 0      4609               FALL  1       
I__155/O                                         IoSpan4Mux                 323    4931               FALL  1       
I__156/I                                         LocalMux                   0      4931               FALL  1       
I__156/O                                         LocalMux                   309    5240               FALL  1       
I__157/I                                         IoInMux                    0      5240               FALL  1       
I__157/O                                         IoInMux                    217    5457               FALL  1       
TACKn_obuft_preio/DOUT0                          PRE_IO_PIN_TYPE_101001     0      5457               FALL  1       
TACKn_obuft_preio/PADOUT                         PRE_IO_PIN_TYPE_101001     2237   7695               FALL  1       
TACKn_obuft_iopad/DIN                            IO_PAD                     0      7695               FALL  1       
TACKn_obuft_iopad/PACKAGEPIN:out                 IO_PAD                     2353   10048              FALL  1       
TACKn                                            U110_TOP                   0      10048              FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: CS0_PRIn  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_PRIn
Input Port       : A16
Pad to Pad Delay : 13005

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A16                                       U110_TOP                   0      0                  RISE  1       
A16_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
A16_ibuf_iopad/DOUT                       IO_PAD                     510    510                RISE  1       
A16_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A16_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__122/I                                  Odrv4                      0      1127               RISE  1       
I__122/O                                  Odrv4                      351    1478               RISE  1       
I__123/I                                  Span4Mux_v                 0      1478               RISE  1       
I__123/O                                  Span4Mux_v                 351    1829               RISE  1       
I__124/I                                  Span4Mux_h                 0      1829               RISE  1       
I__124/O                                  Span4Mux_h                 302    2130               RISE  1       
I__125/I                                  LocalMux                   0      2130               RISE  1       
I__125/O                                  LocalMux                   330    2460               RISE  1       
I__126/I                                  InMux                      0      2460               RISE  1       
I__126/O                                  InMux                      259    2719               RISE  1       
U110_ATA.CS0_2_LC_1_10_3/in0              LogicCell40_SEQ_MODE_0000  0      2719               RISE  1       
U110_ATA.CS0_2_LC_1_10_3/lcout            LogicCell40_SEQ_MODE_0000  449    3168               RISE  2       
I__114/I                                  Odrv4                      0      3168               RISE  1       
I__114/O                                  Odrv4                      351    3519               RISE  1       
I__115/I                                  LocalMux                   0      3519               RISE  1       
I__115/O                                  LocalMux                   330    3848               RISE  1       
I__116/I                                  InMux                      0      3848               RISE  1       
I__116/O                                  InMux                      259    4108               RISE  1       
I__118/I                                  CascadeMux                 0      4108               RISE  1       
I__118/O                                  CascadeMux                 0      4108               RISE  1       
U110_ATA.CS0_LC_1_7_6/in2                 LogicCell40_SEQ_MODE_0000  0      4108               RISE  1       
U110_ATA.CS0_LC_1_7_6/lcout               LogicCell40_SEQ_MODE_0000  351    4459               FALL  4       
I__548/I                                  Odrv12                     0      4459               FALL  1       
I__548/O                                  Odrv12                     540    4999               FALL  1       
I__549/I                                  Span12Mux_h                0      4999               FALL  1       
I__549/O                                  Span12Mux_h                540    5539               FALL  1       
I__550/I                                  Sp12to4                    0      5539               FALL  1       
I__550/O                                  Sp12to4                    449    5988               FALL  1       
I__551/I                                  Span4Mux_v                 0      5988               FALL  1       
I__551/O                                  Span4Mux_v                 372    6359               FALL  1       
I__552/I                                  LocalMux                   0      6359               FALL  1       
I__552/O                                  LocalMux                   309    6668               FALL  1       
I__555/I                                  InMux                      0      6668               FALL  1       
I__555/O                                  InMux                      217    6885               FALL  1       
U110_ATA.un1_CS0_PRIn_i_LC_24_10_2/in0    LogicCell40_SEQ_MODE_0000  0      6885               FALL  1       
U110_ATA.un1_CS0_PRIn_i_LC_24_10_2/lcout  LogicCell40_SEQ_MODE_0000  449    7334               RISE  1       
I__313/I                                  Odrv12                     0      7334               RISE  1       
I__313/O                                  Odrv12                     491    7825               RISE  1       
I__314/I                                  LocalMux                   0      7825               RISE  1       
I__314/O                                  LocalMux                   330    8155               RISE  1       
I__315/I                                  IoInMux                    0      8155               RISE  1       
I__315/O                                  IoInMux                    259    8414               RISE  1       
CS0_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      8414               RISE  1       
CS0_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   10651              FALL  1       
CS0_PRIn_obuf_iopad/DIN                   IO_PAD                     0      10651              FALL  1       
CS0_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   13005              FALL  1       
CS0_PRIn                                  U110_TOP                   0      13005              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_PRIn
Input Port       : ATA_ENn
Pad to Pad Delay : 12699

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                   U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__341/I                                  Odrv12                     0      1207               RISE  1       
I__341/O                                  Odrv12                     491    1698               RISE  1       
I__343/I                                  Sp12to4                    0      1698               RISE  1       
I__343/O                                  Sp12to4                    428    2126               RISE  1       
I__345/I                                  Span4Mux_v                 0      2126               RISE  1       
I__345/O                                  Span4Mux_v                 351    2477               RISE  1       
I__348/I                                  Span4Mux_v                 0      2477               RISE  1       
I__348/O                                  Span4Mux_v                 351    2827               RISE  1       
I__352/I                                  Span4Mux_v                 0      2827               RISE  1       
I__352/O                                  Span4Mux_v                 351    3178               RISE  1       
I__356/I                                  LocalMux                   0      3178               RISE  1       
I__356/O                                  LocalMux                   330    3508               RISE  1       
I__358/I                                  InMux                      0      3508               RISE  1       
I__358/O                                  InMux                      259    3767               RISE  1       
U110_ATA.CS0_LC_1_7_6/in0                 LogicCell40_SEQ_MODE_0000  0      3767               RISE  1       
U110_ATA.CS0_LC_1_7_6/lcout               LogicCell40_SEQ_MODE_0000  386    4153               FALL  4       
I__548/I                                  Odrv12                     0      4153               FALL  1       
I__548/O                                  Odrv12                     540    4693               FALL  1       
I__549/I                                  Span12Mux_h                0      4693               FALL  1       
I__549/O                                  Span12Mux_h                540    5233               FALL  1       
I__550/I                                  Sp12to4                    0      5233               FALL  1       
I__550/O                                  Sp12to4                    449    5682               FALL  1       
I__551/I                                  Span4Mux_v                 0      5682               FALL  1       
I__551/O                                  Span4Mux_v                 372    6053               FALL  1       
I__552/I                                  LocalMux                   0      6053               FALL  1       
I__552/O                                  LocalMux                   309    6362               FALL  1       
I__555/I                                  InMux                      0      6362               FALL  1       
I__555/O                                  InMux                      217    6579               FALL  1       
U110_ATA.un1_CS0_PRIn_i_LC_24_10_2/in0    LogicCell40_SEQ_MODE_0000  0      6579               FALL  1       
U110_ATA.un1_CS0_PRIn_i_LC_24_10_2/lcout  LogicCell40_SEQ_MODE_0000  449    7028               RISE  1       
I__313/I                                  Odrv12                     0      7028               RISE  1       
I__313/O                                  Odrv12                     491    7519               RISE  1       
I__314/I                                  LocalMux                   0      7519               RISE  1       
I__314/O                                  LocalMux                   330    7849               RISE  1       
I__315/I                                  IoInMux                    0      7849               RISE  1       
I__315/O                                  IoInMux                    259    8108               RISE  1       
CS0_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      8108               RISE  1       
CS0_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   10346              FALL  1       
CS0_PRIn_obuf_iopad/DIN                   IO_PAD                     0      10346              FALL  1       
CS0_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   12699              FALL  1       
CS0_PRIn                                  U110_TOP                   0      12699              FALL  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_PRIn
Input Port       : A15
Pad to Pad Delay : 12359

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A15                                       U110_TOP                   0      0                  RISE  1       
A15_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
A15_ibuf_iopad/DOUT                       IO_PAD                     510    510                RISE  1       
A15_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A15_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__119/I                                  Odrv12                     0      1127               RISE  1       
I__119/O                                  Odrv12                     491    1618               RISE  1       
I__120/I                                  LocalMux                   0      1618               RISE  1       
I__120/O                                  LocalMux                   330    1948               RISE  1       
I__121/I                                  InMux                      0      1948               RISE  1       
I__121/O                                  InMux                      259    2207               RISE  1       
U110_ATA.CS0_2_LC_1_10_3/in3              LogicCell40_SEQ_MODE_0000  0      2207               RISE  1       
U110_ATA.CS0_2_LC_1_10_3/lcout            LogicCell40_SEQ_MODE_0000  316    2523               RISE  2       
I__114/I                                  Odrv4                      0      2523               RISE  1       
I__114/O                                  Odrv4                      351    2874               RISE  1       
I__115/I                                  LocalMux                   0      2874               RISE  1       
I__115/O                                  LocalMux                   330    3203               RISE  1       
I__116/I                                  InMux                      0      3203               RISE  1       
I__116/O                                  InMux                      259    3463               RISE  1       
I__118/I                                  CascadeMux                 0      3463               RISE  1       
I__118/O                                  CascadeMux                 0      3463               RISE  1       
U110_ATA.CS0_LC_1_7_6/in2                 LogicCell40_SEQ_MODE_0000  0      3463               RISE  1       
U110_ATA.CS0_LC_1_7_6/lcout               LogicCell40_SEQ_MODE_0000  351    3813               FALL  4       
I__548/I                                  Odrv12                     0      3813               FALL  1       
I__548/O                                  Odrv12                     540    4353               FALL  1       
I__549/I                                  Span12Mux_h                0      4353               FALL  1       
I__549/O                                  Span12Mux_h                540    4893               FALL  1       
I__550/I                                  Sp12to4                    0      4893               FALL  1       
I__550/O                                  Sp12to4                    449    5342               FALL  1       
I__551/I                                  Span4Mux_v                 0      5342               FALL  1       
I__551/O                                  Span4Mux_v                 372    5714               FALL  1       
I__552/I                                  LocalMux                   0      5714               FALL  1       
I__552/O                                  LocalMux                   309    6023               FALL  1       
I__555/I                                  InMux                      0      6023               FALL  1       
I__555/O                                  InMux                      217    6240               FALL  1       
U110_ATA.un1_CS0_PRIn_i_LC_24_10_2/in0    LogicCell40_SEQ_MODE_0000  0      6240               FALL  1       
U110_ATA.un1_CS0_PRIn_i_LC_24_10_2/lcout  LogicCell40_SEQ_MODE_0000  449    6689               RISE  1       
I__313/I                                  Odrv12                     0      6689               RISE  1       
I__313/O                                  Odrv12                     491    7180               RISE  1       
I__314/I                                  LocalMux                   0      7180               RISE  1       
I__314/O                                  LocalMux                   330    7509               RISE  1       
I__315/I                                  IoInMux                    0      7509               RISE  1       
I__315/O                                  IoInMux                    259    7769               RISE  1       
CS0_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      7769               RISE  1       
CS0_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   10006              FALL  1       
CS0_PRIn_obuf_iopad/DIN                   IO_PAD                     0      10006              FALL  1       
CS0_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   12359              FALL  1       
CS0_PRIn                                  U110_TOP                   0      12359              FALL  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_PRIn
Input Port       : A13
Pad to Pad Delay : 11644

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A13                                       U110_TOP                   0      0                  RISE  1       
A13_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
A13_ibuf_iopad/DOUT                       IO_PAD                     510    510                RISE  1       
A13_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A13_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__134/I                                  Odrv4                      0      1127               RISE  1       
I__134/O                                  Odrv4                      351    1478               RISE  1       
I__135/I                                  Span4Mux_h                 0      1478               RISE  1       
I__135/O                                  Span4Mux_h                 302    1779               RISE  1       
I__136/I                                  Span4Mux_v                 0      1779               RISE  1       
I__136/O                                  Span4Mux_v                 351    2130               RISE  1       
I__137/I                                  LocalMux                   0      2130               RISE  1       
I__137/O                                  LocalMux                   330    2460               RISE  1       
I__138/I                                  InMux                      0      2460               RISE  1       
I__138/O                                  InMux                      259    2719               RISE  1       
U110_ATA.CS0_LC_1_7_6/in1                 LogicCell40_SEQ_MODE_0000  0      2719               RISE  1       
U110_ATA.CS0_LC_1_7_6/lcout               LogicCell40_SEQ_MODE_0000  379    3098               FALL  4       
I__548/I                                  Odrv12                     0      3098               FALL  1       
I__548/O                                  Odrv12                     540    3638               FALL  1       
I__549/I                                  Span12Mux_h                0      3638               FALL  1       
I__549/O                                  Span12Mux_h                540    4178               FALL  1       
I__550/I                                  Sp12to4                    0      4178               FALL  1       
I__550/O                                  Sp12to4                    449    4627               FALL  1       
I__551/I                                  Span4Mux_v                 0      4627               FALL  1       
I__551/O                                  Span4Mux_v                 372    4999               FALL  1       
I__552/I                                  LocalMux                   0      4999               FALL  1       
I__552/O                                  LocalMux                   309    5307               FALL  1       
I__555/I                                  InMux                      0      5307               FALL  1       
I__555/O                                  InMux                      217    5525               FALL  1       
U110_ATA.un1_CS0_PRIn_i_LC_24_10_2/in0    LogicCell40_SEQ_MODE_0000  0      5525               FALL  1       
U110_ATA.un1_CS0_PRIn_i_LC_24_10_2/lcout  LogicCell40_SEQ_MODE_0000  449    5973               RISE  1       
I__313/I                                  Odrv12                     0      5973               RISE  1       
I__313/O                                  Odrv12                     491    6464               RISE  1       
I__314/I                                  LocalMux                   0      6464               RISE  1       
I__314/O                                  LocalMux                   330    6794               RISE  1       
I__315/I                                  IoInMux                    0      6794               RISE  1       
I__315/O                                  IoInMux                    259    7054               RISE  1       
CS0_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      7054               RISE  1       
CS0_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   9291               FALL  1       
CS0_PRIn_obuf_iopad/DIN                   IO_PAD                     0      9291               FALL  1       
CS0_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   11644              FALL  1       
CS0_PRIn                                  U110_TOP                   0      11644              FALL  1       

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_PRIn
Input Port       : A12
Pad to Pad Delay : 11553

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A12                                       U110_TOP                   0      0                  RISE  1       
A12_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
A12_ibuf_iopad/DOUT                       IO_PAD                     510    510                RISE  1       
A12_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A12_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__127/I                                  Odrv4                      0      1127               RISE  1       
I__127/O                                  Odrv4                      351    1478               RISE  1       
I__128/I                                  Span4Mux_h                 0      1478               RISE  1       
I__128/O                                  Span4Mux_h                 302    1779               RISE  1       
I__129/I                                  Span4Mux_v                 0      1779               RISE  1       
I__129/O                                  Span4Mux_v                 351    2130               RISE  1       
I__130/I                                  LocalMux                   0      2130               RISE  1       
I__130/O                                  LocalMux                   330    2460               RISE  1       
I__131/I                                  InMux                      0      2460               RISE  1       
I__131/O                                  InMux                      259    2719               RISE  1       
U110_ATA.CS0_LC_1_7_6/in3                 LogicCell40_SEQ_MODE_0000  0      2719               RISE  1       
U110_ATA.CS0_LC_1_7_6/lcout               LogicCell40_SEQ_MODE_0000  288    3007               FALL  4       
I__548/I                                  Odrv12                     0      3007               FALL  1       
I__548/O                                  Odrv12                     540    3547               FALL  1       
I__549/I                                  Span12Mux_h                0      3547               FALL  1       
I__549/O                                  Span12Mux_h                540    4087               FALL  1       
I__550/I                                  Sp12to4                    0      4087               FALL  1       
I__550/O                                  Sp12to4                    449    4536               FALL  1       
I__551/I                                  Span4Mux_v                 0      4536               FALL  1       
I__551/O                                  Span4Mux_v                 372    4907               FALL  1       
I__552/I                                  LocalMux                   0      4907               FALL  1       
I__552/O                                  LocalMux                   309    5216               FALL  1       
I__555/I                                  InMux                      0      5216               FALL  1       
I__555/O                                  InMux                      217    5433               FALL  1       
U110_ATA.un1_CS0_PRIn_i_LC_24_10_2/in0    LogicCell40_SEQ_MODE_0000  0      5433               FALL  1       
U110_ATA.un1_CS0_PRIn_i_LC_24_10_2/lcout  LogicCell40_SEQ_MODE_0000  449    5882               RISE  1       
I__313/I                                  Odrv12                     0      5882               RISE  1       
I__313/O                                  Odrv12                     491    6373               RISE  1       
I__314/I                                  LocalMux                   0      6373               RISE  1       
I__314/O                                  LocalMux                   330    6703               RISE  1       
I__315/I                                  IoInMux                    0      6703               RISE  1       
I__315/O                                  IoInMux                    259    6962               RISE  1       
CS0_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      6962               RISE  1       
CS0_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   9200               FALL  1       
CS0_PRIn_obuf_iopad/DIN                   IO_PAD                     0      9200               FALL  1       
CS0_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   11553              FALL  1       
CS0_PRIn                                  U110_TOP                   0      11553              FALL  1       

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_PRIn
Input Port       : A14
Pad to Pad Delay : 9954

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A14                                       U110_TOP                   0      0                  RISE  1       
A14_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
A14_ibuf_iopad/DOUT                       IO_PAD                     510    510                RISE  1       
A14_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A14_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__524/I                                  Odrv12                     0      1127               RISE  1       
I__524/O                                  Odrv12                     491    1618               RISE  1       
I__525/I                                  Span12Mux_h                0      1618               RISE  1       
I__525/O                                  Span12Mux_h                491    2109               RISE  1       
I__526/I                                  Span12Mux_h                0      2109               RISE  1       
I__526/O                                  Span12Mux_h                491    2600               RISE  1       
I__527/I                                  Sp12to4                    0      2600               RISE  1       
I__527/O                                  Sp12to4                    428    3028               RISE  1       
I__528/I                                  Span4Mux_v                 0      3028               RISE  1       
I__528/O                                  Span4Mux_v                 351    3379               RISE  1       
I__530/I                                  LocalMux                   0      3379               RISE  1       
I__530/O                                  LocalMux                   330    3708               RISE  1       
I__533/I                                  InMux                      0      3708               RISE  1       
I__533/O                                  InMux                      259    3968               RISE  1       
U110_ATA.un1_CS0_PRIn_i_LC_24_10_2/in3    LogicCell40_SEQ_MODE_0000  0      3968               RISE  1       
U110_ATA.un1_CS0_PRIn_i_LC_24_10_2/lcout  LogicCell40_SEQ_MODE_0000  316    4283               RISE  1       
I__313/I                                  Odrv12                     0      4283               RISE  1       
I__313/O                                  Odrv12                     491    4774               RISE  1       
I__314/I                                  LocalMux                   0      4774               RISE  1       
I__314/O                                  LocalMux                   330    5104               RISE  1       
I__315/I                                  IoInMux                    0      5104               RISE  1       
I__315/O                                  IoInMux                    259    5363               RISE  1       
CS0_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      5363               RISE  1       
CS0_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   7601               FALL  1       
CS0_PRIn_obuf_iopad/DIN                   IO_PAD                     0      7601               FALL  1       
CS0_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   9954               FALL  1       
CS0_PRIn                                  U110_TOP                   0      9954               FALL  1       

6.3.2::Path details for port: CS0_SECn  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_SECn
Input Port       : A16
Pad to Pad Delay : 13033

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
A16                                      U110_TOP                   0      0                  RISE  1       
A16_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
A16_ibuf_iopad/DOUT                      IO_PAD                     510    510                RISE  1       
A16_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A16_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__122/I                                 Odrv4                      0      1127               RISE  1       
I__122/O                                 Odrv4                      351    1478               RISE  1       
I__123/I                                 Span4Mux_v                 0      1478               RISE  1       
I__123/O                                 Span4Mux_v                 351    1829               RISE  1       
I__124/I                                 Span4Mux_h                 0      1829               RISE  1       
I__124/O                                 Span4Mux_h                 302    2130               RISE  1       
I__125/I                                 LocalMux                   0      2130               RISE  1       
I__125/O                                 LocalMux                   330    2460               RISE  1       
I__126/I                                 InMux                      0      2460               RISE  1       
I__126/O                                 InMux                      259    2719               RISE  1       
U110_ATA.CS0_2_LC_1_10_3/in0             LogicCell40_SEQ_MODE_0000  0      2719               RISE  1       
U110_ATA.CS0_2_LC_1_10_3/lcout           LogicCell40_SEQ_MODE_0000  449    3168               RISE  2       
I__114/I                                 Odrv4                      0      3168               RISE  1       
I__114/O                                 Odrv4                      351    3519               RISE  1       
I__115/I                                 LocalMux                   0      3519               RISE  1       
I__115/O                                 LocalMux                   330    3848               RISE  1       
I__117/I                                 InMux                      0      3848               RISE  1       
I__117/O                                 InMux                      259    4108               RISE  1       
U110_ATA.CS1_LC_1_7_3/in3                LogicCell40_SEQ_MODE_0000  0      4108               RISE  1       
U110_ATA.CS1_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000  288    4395               FALL  4       
I__505/I                                 Odrv12                     0      4395               FALL  1       
I__505/O                                 Odrv12                     540    4935               FALL  1       
I__506/I                                 Span12Mux_h                0      4935               FALL  1       
I__506/O                                 Span12Mux_h                540    5476               FALL  1       
I__507/I                                 Span12Mux_s10_h            0      5476               FALL  1       
I__507/O                                 Span12Mux_s10_h            470    5945               FALL  1       
I__509/I                                 LocalMux                   0      5945               FALL  1       
I__509/O                                 LocalMux                   309    6254               FALL  1       
I__511/I                                 InMux                      0      6254               FALL  1       
I__511/O                                 InMux                      217    6471               FALL  1       
U110_ATA.un1_CS0_SECn_i_LC_24_7_6/in0    LogicCell40_SEQ_MODE_0000  0      6471               FALL  1       
U110_ATA.un1_CS0_SECn_i_LC_24_7_6/lcout  LogicCell40_SEQ_MODE_0000  449    6920               RISE  1       
I__316/I                                 Odrv4                      0      6920               RISE  1       
I__316/O                                 Odrv4                      351    7271               RISE  1       
I__317/I                                 Span4Mux_v                 0      7271               RISE  1       
I__317/O                                 Span4Mux_v                 351    7622               RISE  1       
I__318/I                                 Span4Mux_s3_h              0      7622               RISE  1       
I__318/O                                 Span4Mux_s3_h              231    7853               RISE  1       
I__319/I                                 LocalMux                   0      7853               RISE  1       
I__319/O                                 LocalMux                   330    8183               RISE  1       
I__320/I                                 IoInMux                    0      8183               RISE  1       
I__320/O                                 IoInMux                    259    8442               RISE  1       
CS0_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      8442               RISE  1       
CS0_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   10680              FALL  1       
CS0_SECn_obuf_iopad/DIN                  IO_PAD                     0      10680              FALL  1       
CS0_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2353   13033              FALL  1       
CS0_SECn                                 U110_TOP                   0      13033              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_SECn
Input Port       : ATA_ENn
Pad to Pad Delay : 12783

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                  U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                  IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__341/I                                 Odrv12                     0      1207               RISE  1       
I__341/O                                 Odrv12                     491    1698               RISE  1       
I__343/I                                 Sp12to4                    0      1698               RISE  1       
I__343/O                                 Sp12to4                    428    2126               RISE  1       
I__345/I                                 Span4Mux_v                 0      2126               RISE  1       
I__345/O                                 Span4Mux_v                 351    2477               RISE  1       
I__348/I                                 Span4Mux_v                 0      2477               RISE  1       
I__348/O                                 Span4Mux_v                 351    2827               RISE  1       
I__352/I                                 Span4Mux_v                 0      2827               RISE  1       
I__352/O                                 Span4Mux_v                 351    3178               RISE  1       
I__356/I                                 LocalMux                   0      3178               RISE  1       
I__356/O                                 LocalMux                   330    3508               RISE  1       
I__359/I                                 InMux                      0      3508               RISE  1       
I__359/O                                 InMux                      259    3767               RISE  1       
U110_ATA.CS1_LC_1_7_3/in1                LogicCell40_SEQ_MODE_0000  0      3767               RISE  1       
U110_ATA.CS1_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000  379    4146               FALL  4       
I__505/I                                 Odrv12                     0      4146               FALL  1       
I__505/O                                 Odrv12                     540    4686               FALL  1       
I__506/I                                 Span12Mux_h                0      4686               FALL  1       
I__506/O                                 Span12Mux_h                540    5226               FALL  1       
I__507/I                                 Span12Mux_s10_h            0      5226               FALL  1       
I__507/O                                 Span12Mux_s10_h            470    5696               FALL  1       
I__509/I                                 LocalMux                   0      5696               FALL  1       
I__509/O                                 LocalMux                   309    6004               FALL  1       
I__511/I                                 InMux                      0      6004               FALL  1       
I__511/O                                 InMux                      217    6222               FALL  1       
U110_ATA.un1_CS0_SECn_i_LC_24_7_6/in0    LogicCell40_SEQ_MODE_0000  0      6222               FALL  1       
U110_ATA.un1_CS0_SECn_i_LC_24_7_6/lcout  LogicCell40_SEQ_MODE_0000  449    6671               RISE  1       
I__316/I                                 Odrv4                      0      6671               RISE  1       
I__316/O                                 Odrv4                      351    7021               RISE  1       
I__317/I                                 Span4Mux_v                 0      7021               RISE  1       
I__317/O                                 Span4Mux_v                 351    7372               RISE  1       
I__318/I                                 Span4Mux_s3_h              0      7372               RISE  1       
I__318/O                                 Span4Mux_s3_h              231    7603               RISE  1       
I__319/I                                 LocalMux                   0      7603               RISE  1       
I__319/O                                 LocalMux                   330    7933               RISE  1       
I__320/I                                 IoInMux                    0      7933               RISE  1       
I__320/O                                 IoInMux                    259    8193               RISE  1       
CS0_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      8193               RISE  1       
CS0_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   10430              FALL  1       
CS0_SECn_obuf_iopad/DIN                  IO_PAD                     0      10430              FALL  1       
CS0_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2353   12783              FALL  1       
CS0_SECn                                 U110_TOP                   0      12783              FALL  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_SECn
Input Port       : A15
Pad to Pad Delay : 12387

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
A15                                      U110_TOP                   0      0                  RISE  1       
A15_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
A15_ibuf_iopad/DOUT                      IO_PAD                     510    510                RISE  1       
A15_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A15_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__119/I                                 Odrv12                     0      1127               RISE  1       
I__119/O                                 Odrv12                     491    1618               RISE  1       
I__120/I                                 LocalMux                   0      1618               RISE  1       
I__120/O                                 LocalMux                   330    1948               RISE  1       
I__121/I                                 InMux                      0      1948               RISE  1       
I__121/O                                 InMux                      259    2207               RISE  1       
U110_ATA.CS0_2_LC_1_10_3/in3             LogicCell40_SEQ_MODE_0000  0      2207               RISE  1       
U110_ATA.CS0_2_LC_1_10_3/lcout           LogicCell40_SEQ_MODE_0000  316    2523               RISE  2       
I__114/I                                 Odrv4                      0      2523               RISE  1       
I__114/O                                 Odrv4                      351    2874               RISE  1       
I__115/I                                 LocalMux                   0      2874               RISE  1       
I__115/O                                 LocalMux                   330    3203               RISE  1       
I__117/I                                 InMux                      0      3203               RISE  1       
I__117/O                                 InMux                      259    3463               RISE  1       
U110_ATA.CS1_LC_1_7_3/in3                LogicCell40_SEQ_MODE_0000  0      3463               RISE  1       
U110_ATA.CS1_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000  288    3750               FALL  4       
I__505/I                                 Odrv12                     0      3750               FALL  1       
I__505/O                                 Odrv12                     540    4290               FALL  1       
I__506/I                                 Span12Mux_h                0      4290               FALL  1       
I__506/O                                 Span12Mux_h                540    4830               FALL  1       
I__507/I                                 Span12Mux_s10_h            0      4830               FALL  1       
I__507/O                                 Span12Mux_s10_h            470    5300               FALL  1       
I__509/I                                 LocalMux                   0      5300               FALL  1       
I__509/O                                 LocalMux                   309    5609               FALL  1       
I__511/I                                 InMux                      0      5609               FALL  1       
I__511/O                                 InMux                      217    5826               FALL  1       
U110_ATA.un1_CS0_SECn_i_LC_24_7_6/in0    LogicCell40_SEQ_MODE_0000  0      5826               FALL  1       
U110_ATA.un1_CS0_SECn_i_LC_24_7_6/lcout  LogicCell40_SEQ_MODE_0000  449    6275               RISE  1       
I__316/I                                 Odrv4                      0      6275               RISE  1       
I__316/O                                 Odrv4                      351    6626               RISE  1       
I__317/I                                 Span4Mux_v                 0      6626               RISE  1       
I__317/O                                 Span4Mux_v                 351    6976               RISE  1       
I__318/I                                 Span4Mux_s3_h              0      6976               RISE  1       
I__318/O                                 Span4Mux_s3_h              231    7208               RISE  1       
I__319/I                                 LocalMux                   0      7208               RISE  1       
I__319/O                                 LocalMux                   330    7537               RISE  1       
I__320/I                                 IoInMux                    0      7537               RISE  1       
I__320/O                                 IoInMux                    259    7797               RISE  1       
CS0_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      7797               RISE  1       
CS0_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   10034              FALL  1       
CS0_SECn_obuf_iopad/DIN                  IO_PAD                     0      10034              FALL  1       
CS0_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2353   12387              FALL  1       
CS0_SECn                                 U110_TOP                   0      12387              FALL  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_SECn
Input Port       : A13
Pad to Pad Delay : 11742

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
A13                                      U110_TOP                   0      0                  RISE  1       
A13_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
A13_ibuf_iopad/DOUT                      IO_PAD                     510    510                RISE  1       
A13_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A13_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__134/I                                 Odrv4                      0      1127               RISE  1       
I__134/O                                 Odrv4                      351    1478               RISE  1       
I__135/I                                 Span4Mux_h                 0      1478               RISE  1       
I__135/O                                 Span4Mux_h                 302    1779               RISE  1       
I__136/I                                 Span4Mux_v                 0      1779               RISE  1       
I__136/O                                 Span4Mux_v                 351    2130               RISE  1       
I__137/I                                 LocalMux                   0      2130               RISE  1       
I__137/O                                 LocalMux                   330    2460               RISE  1       
I__139/I                                 InMux                      0      2460               RISE  1       
I__139/O                                 InMux                      259    2719               RISE  1       
U110_ATA.CS1_LC_1_7_3/in0                LogicCell40_SEQ_MODE_0000  0      2719               RISE  1       
U110_ATA.CS1_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000  386    3105               FALL  4       
I__505/I                                 Odrv12                     0      3105               FALL  1       
I__505/O                                 Odrv12                     540    3645               FALL  1       
I__506/I                                 Span12Mux_h                0      3645               FALL  1       
I__506/O                                 Span12Mux_h                540    4185               FALL  1       
I__507/I                                 Span12Mux_s10_h            0      4185               FALL  1       
I__507/O                                 Span12Mux_s10_h            470    4655               FALL  1       
I__509/I                                 LocalMux                   0      4655               FALL  1       
I__509/O                                 LocalMux                   309    4964               FALL  1       
I__511/I                                 InMux                      0      4964               FALL  1       
I__511/O                                 InMux                      217    5181               FALL  1       
U110_ATA.un1_CS0_SECn_i_LC_24_7_6/in0    LogicCell40_SEQ_MODE_0000  0      5181               FALL  1       
U110_ATA.un1_CS0_SECn_i_LC_24_7_6/lcout  LogicCell40_SEQ_MODE_0000  449    5630               RISE  1       
I__316/I                                 Odrv4                      0      5630               RISE  1       
I__316/O                                 Odrv4                      351    5980               RISE  1       
I__317/I                                 Span4Mux_v                 0      5980               RISE  1       
I__317/O                                 Span4Mux_v                 351    6331               RISE  1       
I__318/I                                 Span4Mux_s3_h              0      6331               RISE  1       
I__318/O                                 Span4Mux_s3_h              231    6563               RISE  1       
I__319/I                                 LocalMux                   0      6563               RISE  1       
I__319/O                                 LocalMux                   330    6892               RISE  1       
I__320/I                                 IoInMux                    0      6892               RISE  1       
I__320/O                                 IoInMux                    259    7152               RISE  1       
CS0_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      7152               RISE  1       
CS0_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   9389               FALL  1       
CS0_SECn_obuf_iopad/DIN                  IO_PAD                     0      9389               FALL  1       
CS0_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2353   11742              FALL  1       
CS0_SECn                                 U110_TOP                   0      11742              FALL  1       

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_SECn
Input Port       : A12
Pad to Pad Delay : 11707

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
A12                                      U110_TOP                   0      0                  RISE  1       
A12_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
A12_ibuf_iopad/DOUT                      IO_PAD                     510    510                RISE  1       
A12_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A12_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__127/I                                 Odrv4                      0      1127               RISE  1       
I__127/O                                 Odrv4                      351    1478               RISE  1       
I__128/I                                 Span4Mux_h                 0      1478               RISE  1       
I__128/O                                 Span4Mux_h                 302    1779               RISE  1       
I__129/I                                 Span4Mux_v                 0      1779               RISE  1       
I__129/O                                 Span4Mux_v                 351    2130               RISE  1       
I__130/I                                 LocalMux                   0      2130               RISE  1       
I__130/O                                 LocalMux                   330    2460               RISE  1       
I__132/I                                 InMux                      0      2460               RISE  1       
I__132/O                                 InMux                      259    2719               RISE  1       
I__133/I                                 CascadeMux                 0      2719               RISE  1       
I__133/O                                 CascadeMux                 0      2719               RISE  1       
U110_ATA.CS1_LC_1_7_3/in2                LogicCell40_SEQ_MODE_0000  0      2719               RISE  1       
U110_ATA.CS1_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000  351    3070               FALL  4       
I__505/I                                 Odrv12                     0      3070               FALL  1       
I__505/O                                 Odrv12                     540    3610               FALL  1       
I__506/I                                 Span12Mux_h                0      3610               FALL  1       
I__506/O                                 Span12Mux_h                540    4150               FALL  1       
I__507/I                                 Span12Mux_s10_h            0      4150               FALL  1       
I__507/O                                 Span12Mux_s10_h            470    4620               FALL  1       
I__509/I                                 LocalMux                   0      4620               FALL  1       
I__509/O                                 LocalMux                   309    4928               FALL  1       
I__511/I                                 InMux                      0      4928               FALL  1       
I__511/O                                 InMux                      217    5146               FALL  1       
U110_ATA.un1_CS0_SECn_i_LC_24_7_6/in0    LogicCell40_SEQ_MODE_0000  0      5146               FALL  1       
U110_ATA.un1_CS0_SECn_i_LC_24_7_6/lcout  LogicCell40_SEQ_MODE_0000  449    5595               RISE  1       
I__316/I                                 Odrv4                      0      5595               RISE  1       
I__316/O                                 Odrv4                      351    5945               RISE  1       
I__317/I                                 Span4Mux_v                 0      5945               RISE  1       
I__317/O                                 Span4Mux_v                 351    6296               RISE  1       
I__318/I                                 Span4Mux_s3_h              0      6296               RISE  1       
I__318/O                                 Span4Mux_s3_h              231    6528               RISE  1       
I__319/I                                 LocalMux                   0      6528               RISE  1       
I__319/O                                 LocalMux                   330    6857               RISE  1       
I__320/I                                 IoInMux                    0      6857               RISE  1       
I__320/O                                 IoInMux                    259    7117               RISE  1       
CS0_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      7117               RISE  1       
CS0_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   9354               FALL  1       
CS0_SECn_obuf_iopad/DIN                  IO_PAD                     0      9354               FALL  1       
CS0_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2353   11707              FALL  1       
CS0_SECn                                 U110_TOP                   0      11707              FALL  1       

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_SECn
Input Port       : A14
Pad to Pad Delay : 10396

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
A14                                      U110_TOP                   0      0                  RISE  1       
A14_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
A14_ibuf_iopad/DOUT                      IO_PAD                     510    510                RISE  1       
A14_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A14_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__524/I                                 Odrv12                     0      1127               RISE  1       
I__524/O                                 Odrv12                     491    1618               RISE  1       
I__525/I                                 Span12Mux_h                0      1618               RISE  1       
I__525/O                                 Span12Mux_h                491    2109               RISE  1       
I__526/I                                 Span12Mux_h                0      2109               RISE  1       
I__526/O                                 Span12Mux_h                491    2600               RISE  1       
I__527/I                                 Sp12to4                    0      2600               RISE  1       
I__527/O                                 Sp12to4                    428    3028               RISE  1       
I__528/I                                 Span4Mux_v                 0      3028               RISE  1       
I__528/O                                 Span4Mux_v                 351    3379               RISE  1       
I__529/I                                 LocalMux                   0      3379               RISE  1       
I__529/O                                 LocalMux                   330    3708               RISE  1       
I__532/I                                 InMux                      0      3708               RISE  1       
I__532/O                                 InMux                      259    3968               RISE  1       
U110_ATA.un1_CS0_SECn_i_LC_24_7_6/in3    LogicCell40_SEQ_MODE_0000  0      3968               RISE  1       
U110_ATA.un1_CS0_SECn_i_LC_24_7_6/lcout  LogicCell40_SEQ_MODE_0000  316    4283               RISE  1       
I__316/I                                 Odrv4                      0      4283               RISE  1       
I__316/O                                 Odrv4                      351    4634               RISE  1       
I__317/I                                 Span4Mux_v                 0      4634               RISE  1       
I__317/O                                 Span4Mux_v                 351    4985               RISE  1       
I__318/I                                 Span4Mux_s3_h              0      4985               RISE  1       
I__318/O                                 Span4Mux_s3_h              231    5216               RISE  1       
I__319/I                                 LocalMux                   0      5216               RISE  1       
I__319/O                                 LocalMux                   330    5546               RISE  1       
I__320/I                                 IoInMux                    0      5546               RISE  1       
I__320/O                                 IoInMux                    259    5805               RISE  1       
CS0_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      5805               RISE  1       
CS0_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   8042               FALL  1       
CS0_SECn_obuf_iopad/DIN                  IO_PAD                     0      8042               FALL  1       
CS0_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2353   10396              FALL  1       
CS0_SECn                                 U110_TOP                   0      10396              FALL  1       

6.3.3::Path details for port: CS1_PRIn  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_PRIn
Input Port       : A16
Pad to Pad Delay : 13334

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A16                                       U110_TOP                   0      0                  RISE  1       
A16_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
A16_ibuf_iopad/DOUT                       IO_PAD                     510    510                RISE  1       
A16_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A16_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__122/I                                  Odrv4                      0      1127               RISE  1       
I__122/O                                  Odrv4                      351    1478               RISE  1       
I__123/I                                  Span4Mux_v                 0      1478               RISE  1       
I__123/O                                  Span4Mux_v                 351    1829               RISE  1       
I__124/I                                  Span4Mux_h                 0      1829               RISE  1       
I__124/O                                  Span4Mux_h                 302    2130               RISE  1       
I__125/I                                  LocalMux                   0      2130               RISE  1       
I__125/O                                  LocalMux                   330    2460               RISE  1       
I__126/I                                  InMux                      0      2460               RISE  1       
I__126/O                                  InMux                      259    2719               RISE  1       
U110_ATA.CS0_2_LC_1_10_3/in0              LogicCell40_SEQ_MODE_0000  0      2719               RISE  1       
U110_ATA.CS0_2_LC_1_10_3/lcout            LogicCell40_SEQ_MODE_0000  449    3168               RISE  2       
I__114/I                                  Odrv4                      0      3168               RISE  1       
I__114/O                                  Odrv4                      351    3519               RISE  1       
I__115/I                                  LocalMux                   0      3519               RISE  1       
I__115/O                                  LocalMux                   330    3848               RISE  1       
I__116/I                                  InMux                      0      3848               RISE  1       
I__116/O                                  InMux                      259    4108               RISE  1       
I__118/I                                  CascadeMux                 0      4108               RISE  1       
I__118/O                                  CascadeMux                 0      4108               RISE  1       
U110_ATA.CS0_LC_1_7_6/in2                 LogicCell40_SEQ_MODE_0000  0      4108               RISE  1       
U110_ATA.CS0_LC_1_7_6/lcout               LogicCell40_SEQ_MODE_0000  351    4459               FALL  4       
I__548/I                                  Odrv12                     0      4459               FALL  1       
I__548/O                                  Odrv12                     540    4999               FALL  1       
I__549/I                                  Span12Mux_h                0      4999               FALL  1       
I__549/O                                  Span12Mux_h                540    5539               FALL  1       
I__550/I                                  Sp12to4                    0      5539               FALL  1       
I__550/O                                  Sp12to4                    449    5988               FALL  1       
I__551/I                                  Span4Mux_v                 0      5988               FALL  1       
I__551/O                                  Span4Mux_v                 372    6359               FALL  1       
I__554/I                                  Span4Mux_v                 0      6359               FALL  1       
I__554/O                                  Span4Mux_v                 372    6731               FALL  1       
I__557/I                                  LocalMux                   0      6731               FALL  1       
I__557/O                                  LocalMux                   309    7040               FALL  1       
I__559/I                                  InMux                      0      7040               FALL  1       
I__559/O                                  InMux                      217    7257               FALL  1       
U110_ATA.un1_CS1_PRIn_i_LC_24_12_1/in3    LogicCell40_SEQ_MODE_0000  0      7257               FALL  1       
U110_ATA.un1_CS1_PRIn_i_LC_24_12_1/lcout  LogicCell40_SEQ_MODE_0000  316    7573               RISE  1       
I__560/I                                  Odrv4                      0      7573               RISE  1       
I__560/O                                  Odrv4                      351    7923               RISE  1       
I__561/I                                  Span4Mux_s3_h              0      7923               RISE  1       
I__561/O                                  Span4Mux_s3_h              231    8155               RISE  1       
I__562/I                                  LocalMux                   0      8155               RISE  1       
I__562/O                                  LocalMux                   330    8484               RISE  1       
I__563/I                                  IoInMux                    0      8484               RISE  1       
I__563/O                                  IoInMux                    259    8744               RISE  1       
CS1_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      8744               RISE  1       
CS1_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   10981              FALL  1       
CS1_PRIn_obuf_iopad/DIN                   IO_PAD                     0      10981              FALL  1       
CS1_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   13334              FALL  1       
CS1_PRIn                                  U110_TOP                   0      13334              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_PRIn
Input Port       : ATA_ENn
Pad to Pad Delay : 13029

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                   U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__341/I                                  Odrv12                     0      1207               RISE  1       
I__341/O                                  Odrv12                     491    1698               RISE  1       
I__343/I                                  Sp12to4                    0      1698               RISE  1       
I__343/O                                  Sp12to4                    428    2126               RISE  1       
I__345/I                                  Span4Mux_v                 0      2126               RISE  1       
I__345/O                                  Span4Mux_v                 351    2477               RISE  1       
I__348/I                                  Span4Mux_v                 0      2477               RISE  1       
I__348/O                                  Span4Mux_v                 351    2827               RISE  1       
I__352/I                                  Span4Mux_v                 0      2827               RISE  1       
I__352/O                                  Span4Mux_v                 351    3178               RISE  1       
I__356/I                                  LocalMux                   0      3178               RISE  1       
I__356/O                                  LocalMux                   330    3508               RISE  1       
I__358/I                                  InMux                      0      3508               RISE  1       
I__358/O                                  InMux                      259    3767               RISE  1       
U110_ATA.CS0_LC_1_7_6/in0                 LogicCell40_SEQ_MODE_0000  0      3767               RISE  1       
U110_ATA.CS0_LC_1_7_6/lcout               LogicCell40_SEQ_MODE_0000  386    4153               FALL  4       
I__548/I                                  Odrv12                     0      4153               FALL  1       
I__548/O                                  Odrv12                     540    4693               FALL  1       
I__549/I                                  Span12Mux_h                0      4693               FALL  1       
I__549/O                                  Span12Mux_h                540    5233               FALL  1       
I__550/I                                  Sp12to4                    0      5233               FALL  1       
I__550/O                                  Sp12to4                    449    5682               FALL  1       
I__551/I                                  Span4Mux_v                 0      5682               FALL  1       
I__551/O                                  Span4Mux_v                 372    6053               FALL  1       
I__554/I                                  Span4Mux_v                 0      6053               FALL  1       
I__554/O                                  Span4Mux_v                 372    6425               FALL  1       
I__557/I                                  LocalMux                   0      6425               FALL  1       
I__557/O                                  LocalMux                   309    6734               FALL  1       
I__559/I                                  InMux                      0      6734               FALL  1       
I__559/O                                  InMux                      217    6951               FALL  1       
U110_ATA.un1_CS1_PRIn_i_LC_24_12_1/in3    LogicCell40_SEQ_MODE_0000  0      6951               FALL  1       
U110_ATA.un1_CS1_PRIn_i_LC_24_12_1/lcout  LogicCell40_SEQ_MODE_0000  316    7267               RISE  1       
I__560/I                                  Odrv4                      0      7267               RISE  1       
I__560/O                                  Odrv4                      351    7617               RISE  1       
I__561/I                                  Span4Mux_s3_h              0      7617               RISE  1       
I__561/O                                  Span4Mux_s3_h              231    7849               RISE  1       
I__562/I                                  LocalMux                   0      7849               RISE  1       
I__562/O                                  LocalMux                   330    8179               RISE  1       
I__563/I                                  IoInMux                    0      8179               RISE  1       
I__563/O                                  IoInMux                    259    8438               RISE  1       
CS1_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      8438               RISE  1       
CS1_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   10675              FALL  1       
CS1_PRIn_obuf_iopad/DIN                   IO_PAD                     0      10675              FALL  1       
CS1_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   13029              FALL  1       
CS1_PRIn                                  U110_TOP                   0      13029              FALL  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_PRIn
Input Port       : A15
Pad to Pad Delay : 12689

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A15                                       U110_TOP                   0      0                  RISE  1       
A15_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
A15_ibuf_iopad/DOUT                       IO_PAD                     510    510                RISE  1       
A15_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A15_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__119/I                                  Odrv12                     0      1127               RISE  1       
I__119/O                                  Odrv12                     491    1618               RISE  1       
I__120/I                                  LocalMux                   0      1618               RISE  1       
I__120/O                                  LocalMux                   330    1948               RISE  1       
I__121/I                                  InMux                      0      1948               RISE  1       
I__121/O                                  InMux                      259    2207               RISE  1       
U110_ATA.CS0_2_LC_1_10_3/in3              LogicCell40_SEQ_MODE_0000  0      2207               RISE  1       
U110_ATA.CS0_2_LC_1_10_3/lcout            LogicCell40_SEQ_MODE_0000  316    2523               RISE  2       
I__114/I                                  Odrv4                      0      2523               RISE  1       
I__114/O                                  Odrv4                      351    2874               RISE  1       
I__115/I                                  LocalMux                   0      2874               RISE  1       
I__115/O                                  LocalMux                   330    3203               RISE  1       
I__116/I                                  InMux                      0      3203               RISE  1       
I__116/O                                  InMux                      259    3463               RISE  1       
I__118/I                                  CascadeMux                 0      3463               RISE  1       
I__118/O                                  CascadeMux                 0      3463               RISE  1       
U110_ATA.CS0_LC_1_7_6/in2                 LogicCell40_SEQ_MODE_0000  0      3463               RISE  1       
U110_ATA.CS0_LC_1_7_6/lcout               LogicCell40_SEQ_MODE_0000  351    3813               FALL  4       
I__548/I                                  Odrv12                     0      3813               FALL  1       
I__548/O                                  Odrv12                     540    4353               FALL  1       
I__549/I                                  Span12Mux_h                0      4353               FALL  1       
I__549/O                                  Span12Mux_h                540    4893               FALL  1       
I__550/I                                  Sp12to4                    0      4893               FALL  1       
I__550/O                                  Sp12to4                    449    5342               FALL  1       
I__551/I                                  Span4Mux_v                 0      5342               FALL  1       
I__551/O                                  Span4Mux_v                 372    5714               FALL  1       
I__554/I                                  Span4Mux_v                 0      5714               FALL  1       
I__554/O                                  Span4Mux_v                 372    6086               FALL  1       
I__557/I                                  LocalMux                   0      6086               FALL  1       
I__557/O                                  LocalMux                   309    6394               FALL  1       
I__559/I                                  InMux                      0      6394               FALL  1       
I__559/O                                  InMux                      217    6612               FALL  1       
U110_ATA.un1_CS1_PRIn_i_LC_24_12_1/in3    LogicCell40_SEQ_MODE_0000  0      6612               FALL  1       
U110_ATA.un1_CS1_PRIn_i_LC_24_12_1/lcout  LogicCell40_SEQ_MODE_0000  316    6927               RISE  1       
I__560/I                                  Odrv4                      0      6927               RISE  1       
I__560/O                                  Odrv4                      351    7278               RISE  1       
I__561/I                                  Span4Mux_s3_h              0      7278               RISE  1       
I__561/O                                  Span4Mux_s3_h              231    7509               RISE  1       
I__562/I                                  LocalMux                   0      7509               RISE  1       
I__562/O                                  LocalMux                   330    7839               RISE  1       
I__563/I                                  IoInMux                    0      7839               RISE  1       
I__563/O                                  IoInMux                    259    8099               RISE  1       
CS1_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      8099               RISE  1       
CS1_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   10336              FALL  1       
CS1_PRIn_obuf_iopad/DIN                   IO_PAD                     0      10336              FALL  1       
CS1_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   12689              FALL  1       
CS1_PRIn                                  U110_TOP                   0      12689              FALL  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_PRIn
Input Port       : A13
Pad to Pad Delay : 11974

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A13                                       U110_TOP                   0      0                  RISE  1       
A13_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
A13_ibuf_iopad/DOUT                       IO_PAD                     510    510                RISE  1       
A13_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A13_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__134/I                                  Odrv4                      0      1127               RISE  1       
I__134/O                                  Odrv4                      351    1478               RISE  1       
I__135/I                                  Span4Mux_h                 0      1478               RISE  1       
I__135/O                                  Span4Mux_h                 302    1779               RISE  1       
I__136/I                                  Span4Mux_v                 0      1779               RISE  1       
I__136/O                                  Span4Mux_v                 351    2130               RISE  1       
I__137/I                                  LocalMux                   0      2130               RISE  1       
I__137/O                                  LocalMux                   330    2460               RISE  1       
I__138/I                                  InMux                      0      2460               RISE  1       
I__138/O                                  InMux                      259    2719               RISE  1       
U110_ATA.CS0_LC_1_7_6/in1                 LogicCell40_SEQ_MODE_0000  0      2719               RISE  1       
U110_ATA.CS0_LC_1_7_6/lcout               LogicCell40_SEQ_MODE_0000  379    3098               FALL  4       
I__548/I                                  Odrv12                     0      3098               FALL  1       
I__548/O                                  Odrv12                     540    3638               FALL  1       
I__549/I                                  Span12Mux_h                0      3638               FALL  1       
I__549/O                                  Span12Mux_h                540    4178               FALL  1       
I__550/I                                  Sp12to4                    0      4178               FALL  1       
I__550/O                                  Sp12to4                    449    4627               FALL  1       
I__551/I                                  Span4Mux_v                 0      4627               FALL  1       
I__551/O                                  Span4Mux_v                 372    4999               FALL  1       
I__554/I                                  Span4Mux_v                 0      4999               FALL  1       
I__554/O                                  Span4Mux_v                 372    5370               FALL  1       
I__557/I                                  LocalMux                   0      5370               FALL  1       
I__557/O                                  LocalMux                   309    5679               FALL  1       
I__559/I                                  InMux                      0      5679               FALL  1       
I__559/O                                  InMux                      217    5896               FALL  1       
U110_ATA.un1_CS1_PRIn_i_LC_24_12_1/in3    LogicCell40_SEQ_MODE_0000  0      5896               FALL  1       
U110_ATA.un1_CS1_PRIn_i_LC_24_12_1/lcout  LogicCell40_SEQ_MODE_0000  316    6212               RISE  1       
I__560/I                                  Odrv4                      0      6212               RISE  1       
I__560/O                                  Odrv4                      351    6563               RISE  1       
I__561/I                                  Span4Mux_s3_h              0      6563               RISE  1       
I__561/O                                  Span4Mux_s3_h              231    6794               RISE  1       
I__562/I                                  LocalMux                   0      6794               RISE  1       
I__562/O                                  LocalMux                   330    7124               RISE  1       
I__563/I                                  IoInMux                    0      7124               RISE  1       
I__563/O                                  IoInMux                    259    7383               RISE  1       
CS1_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      7383               RISE  1       
CS1_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   9620               FALL  1       
CS1_PRIn_obuf_iopad/DIN                   IO_PAD                     0      9620               FALL  1       
CS1_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   11974              FALL  1       
CS1_PRIn                                  U110_TOP                   0      11974              FALL  1       

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_PRIn
Input Port       : A12
Pad to Pad Delay : 11883

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A12                                       U110_TOP                   0      0                  RISE  1       
A12_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
A12_ibuf_iopad/DOUT                       IO_PAD                     510    510                RISE  1       
A12_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A12_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__127/I                                  Odrv4                      0      1127               RISE  1       
I__127/O                                  Odrv4                      351    1478               RISE  1       
I__128/I                                  Span4Mux_h                 0      1478               RISE  1       
I__128/O                                  Span4Mux_h                 302    1779               RISE  1       
I__129/I                                  Span4Mux_v                 0      1779               RISE  1       
I__129/O                                  Span4Mux_v                 351    2130               RISE  1       
I__130/I                                  LocalMux                   0      2130               RISE  1       
I__130/O                                  LocalMux                   330    2460               RISE  1       
I__131/I                                  InMux                      0      2460               RISE  1       
I__131/O                                  InMux                      259    2719               RISE  1       
U110_ATA.CS0_LC_1_7_6/in3                 LogicCell40_SEQ_MODE_0000  0      2719               RISE  1       
U110_ATA.CS0_LC_1_7_6/lcout               LogicCell40_SEQ_MODE_0000  288    3007               FALL  4       
I__548/I                                  Odrv12                     0      3007               FALL  1       
I__548/O                                  Odrv12                     540    3547               FALL  1       
I__549/I                                  Span12Mux_h                0      3547               FALL  1       
I__549/O                                  Span12Mux_h                540    4087               FALL  1       
I__550/I                                  Sp12to4                    0      4087               FALL  1       
I__550/O                                  Sp12to4                    449    4536               FALL  1       
I__551/I                                  Span4Mux_v                 0      4536               FALL  1       
I__551/O                                  Span4Mux_v                 372    4907               FALL  1       
I__554/I                                  Span4Mux_v                 0      4907               FALL  1       
I__554/O                                  Span4Mux_v                 372    5279               FALL  1       
I__557/I                                  LocalMux                   0      5279               FALL  1       
I__557/O                                  LocalMux                   309    5588               FALL  1       
I__559/I                                  InMux                      0      5588               FALL  1       
I__559/O                                  InMux                      217    5805               FALL  1       
U110_ATA.un1_CS1_PRIn_i_LC_24_12_1/in3    LogicCell40_SEQ_MODE_0000  0      5805               FALL  1       
U110_ATA.un1_CS1_PRIn_i_LC_24_12_1/lcout  LogicCell40_SEQ_MODE_0000  316    6121               RISE  1       
I__560/I                                  Odrv4                      0      6121               RISE  1       
I__560/O                                  Odrv4                      351    6471               RISE  1       
I__561/I                                  Span4Mux_s3_h              0      6471               RISE  1       
I__561/O                                  Span4Mux_s3_h              231    6703               RISE  1       
I__562/I                                  LocalMux                   0      6703               RISE  1       
I__562/O                                  LocalMux                   330    7033               RISE  1       
I__563/I                                  IoInMux                    0      7033               RISE  1       
I__563/O                                  IoInMux                    259    7292               RISE  1       
CS1_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      7292               RISE  1       
CS1_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   9529               FALL  1       
CS1_PRIn_obuf_iopad/DIN                   IO_PAD                     0      9529               FALL  1       
CS1_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   11883              FALL  1       
CS1_PRIn                                  U110_TOP                   0      11883              FALL  1       

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_PRIn
Input Port       : A14
Pad to Pad Delay : 10529

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A14                                       U110_TOP                   0      0                  RISE  1       
A14_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
A14_ibuf_iopad/DOUT                       IO_PAD                     510    510                RISE  1       
A14_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A14_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__524/I                                  Odrv12                     0      1127               RISE  1       
I__524/O                                  Odrv12                     491    1618               RISE  1       
I__525/I                                  Span12Mux_h                0      1618               RISE  1       
I__525/O                                  Span12Mux_h                491    2109               RISE  1       
I__526/I                                  Span12Mux_h                0      2109               RISE  1       
I__526/O                                  Span12Mux_h                491    2600               RISE  1       
I__527/I                                  Sp12to4                    0      2600               RISE  1       
I__527/O                                  Sp12to4                    428    3028               RISE  1       
I__528/I                                  Span4Mux_v                 0      3028               RISE  1       
I__528/O                                  Span4Mux_v                 351    3379               RISE  1       
I__531/I                                  Span4Mux_v                 0      3379               RISE  1       
I__531/O                                  Span4Mux_v                 351    3729               RISE  1       
I__534/I                                  LocalMux                   0      3729               RISE  1       
I__534/O                                  LocalMux                   330    4059               RISE  1       
I__536/I                                  InMux                      0      4059               RISE  1       
I__536/O                                  InMux                      259    4318               RISE  1       
U110_ATA.un1_CS1_PRIn_i_LC_24_12_1/in0    LogicCell40_SEQ_MODE_0000  0      4318               RISE  1       
U110_ATA.un1_CS1_PRIn_i_LC_24_12_1/lcout  LogicCell40_SEQ_MODE_0000  449    4767               RISE  1       
I__560/I                                  Odrv4                      0      4767               RISE  1       
I__560/O                                  Odrv4                      351    5118               RISE  1       
I__561/I                                  Span4Mux_s3_h              0      5118               RISE  1       
I__561/O                                  Span4Mux_s3_h              231    5349               RISE  1       
I__562/I                                  LocalMux                   0      5349               RISE  1       
I__562/O                                  LocalMux                   330    5679               RISE  1       
I__563/I                                  IoInMux                    0      5679               RISE  1       
I__563/O                                  IoInMux                    259    5938               RISE  1       
CS1_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      5938               RISE  1       
CS1_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   8176               FALL  1       
CS1_PRIn_obuf_iopad/DIN                   IO_PAD                     0      8176               FALL  1       
CS1_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   10529              FALL  1       
CS1_PRIn                                  U110_TOP                   0      10529              FALL  1       

6.3.4::Path details for port: CS1_SECn  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_SECn
Input Port       : A16
Pad to Pad Delay : 14393

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A16                                       U110_TOP                   0      0                  RISE  1       
A16_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
A16_ibuf_iopad/DOUT                       IO_PAD                     510    510                RISE  1       
A16_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A16_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__122/I                                  Odrv4                      0      1127               RISE  1       
I__122/O                                  Odrv4                      351    1478               RISE  1       
I__123/I                                  Span4Mux_v                 0      1478               RISE  1       
I__123/O                                  Span4Mux_v                 351    1829               RISE  1       
I__124/I                                  Span4Mux_h                 0      1829               RISE  1       
I__124/O                                  Span4Mux_h                 302    2130               RISE  1       
I__125/I                                  LocalMux                   0      2130               RISE  1       
I__125/O                                  LocalMux                   330    2460               RISE  1       
I__126/I                                  InMux                      0      2460               RISE  1       
I__126/O                                  InMux                      259    2719               RISE  1       
U110_ATA.CS0_2_LC_1_10_3/in0              LogicCell40_SEQ_MODE_0000  0      2719               RISE  1       
U110_ATA.CS0_2_LC_1_10_3/lcout            LogicCell40_SEQ_MODE_0000  449    3168               RISE  2       
I__114/I                                  Odrv4                      0      3168               RISE  1       
I__114/O                                  Odrv4                      351    3519               RISE  1       
I__115/I                                  LocalMux                   0      3519               RISE  1       
I__115/O                                  LocalMux                   330    3848               RISE  1       
I__117/I                                  InMux                      0      3848               RISE  1       
I__117/O                                  InMux                      259    4108               RISE  1       
U110_ATA.CS1_LC_1_7_3/in3                 LogicCell40_SEQ_MODE_0000  0      4108               RISE  1       
U110_ATA.CS1_LC_1_7_3/lcout               LogicCell40_SEQ_MODE_0000  288    4395               FALL  4       
I__505/I                                  Odrv12                     0      4395               FALL  1       
I__505/O                                  Odrv12                     540    4935               FALL  1       
I__506/I                                  Span12Mux_h                0      4935               FALL  1       
I__506/O                                  Span12Mux_h                540    5476               FALL  1       
I__508/I                                  Sp12to4                    0      5476               FALL  1       
I__508/O                                  Sp12to4                    449    5924               FALL  1       
I__510/I                                  Span4Mux_v                 0      5924               FALL  1       
I__510/O                                  Span4Mux_v                 372    6296               FALL  1       
I__512/I                                  Span4Mux_h                 0      6296               FALL  1       
I__512/O                                  Span4Mux_h                 316    6612               FALL  1       
I__513/I                                  Span4Mux_v                 0      6612               FALL  1       
I__513/O                                  Span4Mux_v                 372    6983               FALL  1       
I__514/I                                  LocalMux                   0      6983               FALL  1       
I__514/O                                  LocalMux                   309    7292               FALL  1       
I__517/I                                  InMux                      0      7292               FALL  1       
I__517/O                                  InMux                      217    7509               FALL  1       
U110_ATA.un1_CS1_SECn_i_LC_24_13_5/in0    LogicCell40_SEQ_MODE_0000  0      7509               FALL  1       
U110_ATA.un1_CS1_SECn_i_LC_24_13_5/lcout  LogicCell40_SEQ_MODE_0000  449    7958               RISE  1       
I__518/I                                  Odrv4                      0      7958               RISE  1       
I__518/O                                  Odrv4                      351    8309               RISE  1       
I__519/I                                  Span4Mux_v                 0      8309               RISE  1       
I__519/O                                  Span4Mux_v                 351    8660               RISE  1       
I__520/I                                  Span4Mux_v                 0      8660               RISE  1       
I__520/O                                  Span4Mux_v                 351    9010               RISE  1       
I__521/I                                  Span4Mux_s2_h              0      9010               RISE  1       
I__521/O                                  Span4Mux_s2_h              203    9214               RISE  1       
I__522/I                                  LocalMux                   0      9214               RISE  1       
I__522/O                                  LocalMux                   330    9543               RISE  1       
I__523/I                                  IoInMux                    0      9543               RISE  1       
I__523/O                                  IoInMux                    259    9803               RISE  1       
CS1_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      9803               RISE  1       
CS1_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   12040              FALL  1       
CS1_SECn_obuf_iopad/DIN                   IO_PAD                     0      12040              FALL  1       
CS1_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   14393              FALL  1       
CS1_SECn                                  U110_TOP                   0      14393              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_SECn
Input Port       : ATA_ENn
Pad to Pad Delay : 14144

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                   U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__341/I                                  Odrv12                     0      1207               RISE  1       
I__341/O                                  Odrv12                     491    1698               RISE  1       
I__343/I                                  Sp12to4                    0      1698               RISE  1       
I__343/O                                  Sp12to4                    428    2126               RISE  1       
I__345/I                                  Span4Mux_v                 0      2126               RISE  1       
I__345/O                                  Span4Mux_v                 351    2477               RISE  1       
I__348/I                                  Span4Mux_v                 0      2477               RISE  1       
I__348/O                                  Span4Mux_v                 351    2827               RISE  1       
I__352/I                                  Span4Mux_v                 0      2827               RISE  1       
I__352/O                                  Span4Mux_v                 351    3178               RISE  1       
I__356/I                                  LocalMux                   0      3178               RISE  1       
I__356/O                                  LocalMux                   330    3508               RISE  1       
I__359/I                                  InMux                      0      3508               RISE  1       
I__359/O                                  InMux                      259    3767               RISE  1       
U110_ATA.CS1_LC_1_7_3/in1                 LogicCell40_SEQ_MODE_0000  0      3767               RISE  1       
U110_ATA.CS1_LC_1_7_3/lcout               LogicCell40_SEQ_MODE_0000  379    4146               FALL  4       
I__505/I                                  Odrv12                     0      4146               FALL  1       
I__505/O                                  Odrv12                     540    4686               FALL  1       
I__506/I                                  Span12Mux_h                0      4686               FALL  1       
I__506/O                                  Span12Mux_h                540    5226               FALL  1       
I__508/I                                  Sp12to4                    0      5226               FALL  1       
I__508/O                                  Sp12to4                    449    5675               FALL  1       
I__510/I                                  Span4Mux_v                 0      5675               FALL  1       
I__510/O                                  Span4Mux_v                 372    6046               FALL  1       
I__512/I                                  Span4Mux_h                 0      6046               FALL  1       
I__512/O                                  Span4Mux_h                 316    6362               FALL  1       
I__513/I                                  Span4Mux_v                 0      6362               FALL  1       
I__513/O                                  Span4Mux_v                 372    6734               FALL  1       
I__514/I                                  LocalMux                   0      6734               FALL  1       
I__514/O                                  LocalMux                   309    7042               FALL  1       
I__517/I                                  InMux                      0      7042               FALL  1       
I__517/O                                  InMux                      217    7260               FALL  1       
U110_ATA.un1_CS1_SECn_i_LC_24_13_5/in0    LogicCell40_SEQ_MODE_0000  0      7260               FALL  1       
U110_ATA.un1_CS1_SECn_i_LC_24_13_5/lcout  LogicCell40_SEQ_MODE_0000  449    7709               RISE  1       
I__518/I                                  Odrv4                      0      7709               RISE  1       
I__518/O                                  Odrv4                      351    8059               RISE  1       
I__519/I                                  Span4Mux_v                 0      8059               RISE  1       
I__519/O                                  Span4Mux_v                 351    8410               RISE  1       
I__520/I                                  Span4Mux_v                 0      8410               RISE  1       
I__520/O                                  Span4Mux_v                 351    8761               RISE  1       
I__521/I                                  Span4Mux_s2_h              0      8761               RISE  1       
I__521/O                                  Span4Mux_s2_h              203    8964               RISE  1       
I__522/I                                  LocalMux                   0      8964               RISE  1       
I__522/O                                  LocalMux                   330    9294               RISE  1       
I__523/I                                  IoInMux                    0      9294               RISE  1       
I__523/O                                  IoInMux                    259    9553               RISE  1       
CS1_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      9553               RISE  1       
CS1_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   11790              FALL  1       
CS1_SECn_obuf_iopad/DIN                   IO_PAD                     0      11790              FALL  1       
CS1_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   14144              FALL  1       
CS1_SECn                                  U110_TOP                   0      14144              FALL  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_SECn
Input Port       : A15
Pad to Pad Delay : 13748

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A15                                       U110_TOP                   0      0                  RISE  1       
A15_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
A15_ibuf_iopad/DOUT                       IO_PAD                     510    510                RISE  1       
A15_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A15_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__119/I                                  Odrv12                     0      1127               RISE  1       
I__119/O                                  Odrv12                     491    1618               RISE  1       
I__120/I                                  LocalMux                   0      1618               RISE  1       
I__120/O                                  LocalMux                   330    1948               RISE  1       
I__121/I                                  InMux                      0      1948               RISE  1       
I__121/O                                  InMux                      259    2207               RISE  1       
U110_ATA.CS0_2_LC_1_10_3/in3              LogicCell40_SEQ_MODE_0000  0      2207               RISE  1       
U110_ATA.CS0_2_LC_1_10_3/lcout            LogicCell40_SEQ_MODE_0000  316    2523               RISE  2       
I__114/I                                  Odrv4                      0      2523               RISE  1       
I__114/O                                  Odrv4                      351    2874               RISE  1       
I__115/I                                  LocalMux                   0      2874               RISE  1       
I__115/O                                  LocalMux                   330    3203               RISE  1       
I__117/I                                  InMux                      0      3203               RISE  1       
I__117/O                                  InMux                      259    3463               RISE  1       
U110_ATA.CS1_LC_1_7_3/in3                 LogicCell40_SEQ_MODE_0000  0      3463               RISE  1       
U110_ATA.CS1_LC_1_7_3/lcout               LogicCell40_SEQ_MODE_0000  288    3750               FALL  4       
I__505/I                                  Odrv12                     0      3750               FALL  1       
I__505/O                                  Odrv12                     540    4290               FALL  1       
I__506/I                                  Span12Mux_h                0      4290               FALL  1       
I__506/O                                  Span12Mux_h                540    4830               FALL  1       
I__508/I                                  Sp12to4                    0      4830               FALL  1       
I__508/O                                  Sp12to4                    449    5279               FALL  1       
I__510/I                                  Span4Mux_v                 0      5279               FALL  1       
I__510/O                                  Span4Mux_v                 372    5651               FALL  1       
I__512/I                                  Span4Mux_h                 0      5651               FALL  1       
I__512/O                                  Span4Mux_h                 316    5966               FALL  1       
I__513/I                                  Span4Mux_v                 0      5966               FALL  1       
I__513/O                                  Span4Mux_v                 372    6338               FALL  1       
I__514/I                                  LocalMux                   0      6338               FALL  1       
I__514/O                                  LocalMux                   309    6647               FALL  1       
I__517/I                                  InMux                      0      6647               FALL  1       
I__517/O                                  InMux                      217    6864               FALL  1       
U110_ATA.un1_CS1_SECn_i_LC_24_13_5/in0    LogicCell40_SEQ_MODE_0000  0      6864               FALL  1       
U110_ATA.un1_CS1_SECn_i_LC_24_13_5/lcout  LogicCell40_SEQ_MODE_0000  449    7313               RISE  1       
I__518/I                                  Odrv4                      0      7313               RISE  1       
I__518/O                                  Odrv4                      351    7664               RISE  1       
I__519/I                                  Span4Mux_v                 0      7664               RISE  1       
I__519/O                                  Span4Mux_v                 351    8014               RISE  1       
I__520/I                                  Span4Mux_v                 0      8014               RISE  1       
I__520/O                                  Span4Mux_v                 351    8365               RISE  1       
I__521/I                                  Span4Mux_s2_h              0      8365               RISE  1       
I__521/O                                  Span4Mux_s2_h              203    8568               RISE  1       
I__522/I                                  LocalMux                   0      8568               RISE  1       
I__522/O                                  LocalMux                   330    8898               RISE  1       
I__523/I                                  IoInMux                    0      8898               RISE  1       
I__523/O                                  IoInMux                    259    9158               RISE  1       
CS1_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      9158               RISE  1       
CS1_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   11395              FALL  1       
CS1_SECn_obuf_iopad/DIN                   IO_PAD                     0      11395              FALL  1       
CS1_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   13748              FALL  1       
CS1_SECn                                  U110_TOP                   0      13748              FALL  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_SECn
Input Port       : A13
Pad to Pad Delay : 13103

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A13                                       U110_TOP                   0      0                  RISE  1       
A13_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
A13_ibuf_iopad/DOUT                       IO_PAD                     510    510                RISE  1       
A13_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A13_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__134/I                                  Odrv4                      0      1127               RISE  1       
I__134/O                                  Odrv4                      351    1478               RISE  1       
I__135/I                                  Span4Mux_h                 0      1478               RISE  1       
I__135/O                                  Span4Mux_h                 302    1779               RISE  1       
I__136/I                                  Span4Mux_v                 0      1779               RISE  1       
I__136/O                                  Span4Mux_v                 351    2130               RISE  1       
I__137/I                                  LocalMux                   0      2130               RISE  1       
I__137/O                                  LocalMux                   330    2460               RISE  1       
I__139/I                                  InMux                      0      2460               RISE  1       
I__139/O                                  InMux                      259    2719               RISE  1       
U110_ATA.CS1_LC_1_7_3/in0                 LogicCell40_SEQ_MODE_0000  0      2719               RISE  1       
U110_ATA.CS1_LC_1_7_3/lcout               LogicCell40_SEQ_MODE_0000  386    3105               FALL  4       
I__505/I                                  Odrv12                     0      3105               FALL  1       
I__505/O                                  Odrv12                     540    3645               FALL  1       
I__506/I                                  Span12Mux_h                0      3645               FALL  1       
I__506/O                                  Span12Mux_h                540    4185               FALL  1       
I__508/I                                  Sp12to4                    0      4185               FALL  1       
I__508/O                                  Sp12to4                    449    4634               FALL  1       
I__510/I                                  Span4Mux_v                 0      4634               FALL  1       
I__510/O                                  Span4Mux_v                 372    5006               FALL  1       
I__512/I                                  Span4Mux_h                 0      5006               FALL  1       
I__512/O                                  Span4Mux_h                 316    5321               FALL  1       
I__513/I                                  Span4Mux_v                 0      5321               FALL  1       
I__513/O                                  Span4Mux_v                 372    5693               FALL  1       
I__514/I                                  LocalMux                   0      5693               FALL  1       
I__514/O                                  LocalMux                   309    6002               FALL  1       
I__517/I                                  InMux                      0      6002               FALL  1       
I__517/O                                  InMux                      217    6219               FALL  1       
U110_ATA.un1_CS1_SECn_i_LC_24_13_5/in0    LogicCell40_SEQ_MODE_0000  0      6219               FALL  1       
U110_ATA.un1_CS1_SECn_i_LC_24_13_5/lcout  LogicCell40_SEQ_MODE_0000  449    6668               RISE  1       
I__518/I                                  Odrv4                      0      6668               RISE  1       
I__518/O                                  Odrv4                      351    7018               RISE  1       
I__519/I                                  Span4Mux_v                 0      7018               RISE  1       
I__519/O                                  Span4Mux_v                 351    7369               RISE  1       
I__520/I                                  Span4Mux_v                 0      7369               RISE  1       
I__520/O                                  Span4Mux_v                 351    7720               RISE  1       
I__521/I                                  Span4Mux_s2_h              0      7720               RISE  1       
I__521/O                                  Span4Mux_s2_h              203    7923               RISE  1       
I__522/I                                  LocalMux                   0      7923               RISE  1       
I__522/O                                  LocalMux                   330    8253               RISE  1       
I__523/I                                  IoInMux                    0      8253               RISE  1       
I__523/O                                  IoInMux                    259    8512               RISE  1       
CS1_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      8512               RISE  1       
CS1_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   10750              FALL  1       
CS1_SECn_obuf_iopad/DIN                   IO_PAD                     0      10750              FALL  1       
CS1_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   13103              FALL  1       
CS1_SECn                                  U110_TOP                   0      13103              FALL  1       

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_SECn
Input Port       : A12
Pad to Pad Delay : 13068

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A12                                       U110_TOP                   0      0                  RISE  1       
A12_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
A12_ibuf_iopad/DOUT                       IO_PAD                     510    510                RISE  1       
A12_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A12_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__127/I                                  Odrv4                      0      1127               RISE  1       
I__127/O                                  Odrv4                      351    1478               RISE  1       
I__128/I                                  Span4Mux_h                 0      1478               RISE  1       
I__128/O                                  Span4Mux_h                 302    1779               RISE  1       
I__129/I                                  Span4Mux_v                 0      1779               RISE  1       
I__129/O                                  Span4Mux_v                 351    2130               RISE  1       
I__130/I                                  LocalMux                   0      2130               RISE  1       
I__130/O                                  LocalMux                   330    2460               RISE  1       
I__132/I                                  InMux                      0      2460               RISE  1       
I__132/O                                  InMux                      259    2719               RISE  1       
I__133/I                                  CascadeMux                 0      2719               RISE  1       
I__133/O                                  CascadeMux                 0      2719               RISE  1       
U110_ATA.CS1_LC_1_7_3/in2                 LogicCell40_SEQ_MODE_0000  0      2719               RISE  1       
U110_ATA.CS1_LC_1_7_3/lcout               LogicCell40_SEQ_MODE_0000  351    3070               FALL  4       
I__505/I                                  Odrv12                     0      3070               FALL  1       
I__505/O                                  Odrv12                     540    3610               FALL  1       
I__506/I                                  Span12Mux_h                0      3610               FALL  1       
I__506/O                                  Span12Mux_h                540    4150               FALL  1       
I__508/I                                  Sp12to4                    0      4150               FALL  1       
I__508/O                                  Sp12to4                    449    4599               FALL  1       
I__510/I                                  Span4Mux_v                 0      4599               FALL  1       
I__510/O                                  Span4Mux_v                 372    4971               FALL  1       
I__512/I                                  Span4Mux_h                 0      4971               FALL  1       
I__512/O                                  Span4Mux_h                 316    5286               FALL  1       
I__513/I                                  Span4Mux_v                 0      5286               FALL  1       
I__513/O                                  Span4Mux_v                 372    5658               FALL  1       
I__514/I                                  LocalMux                   0      5658               FALL  1       
I__514/O                                  LocalMux                   309    5966               FALL  1       
I__517/I                                  InMux                      0      5966               FALL  1       
I__517/O                                  InMux                      217    6184               FALL  1       
U110_ATA.un1_CS1_SECn_i_LC_24_13_5/in0    LogicCell40_SEQ_MODE_0000  0      6184               FALL  1       
U110_ATA.un1_CS1_SECn_i_LC_24_13_5/lcout  LogicCell40_SEQ_MODE_0000  449    6633               RISE  1       
I__518/I                                  Odrv4                      0      6633               RISE  1       
I__518/O                                  Odrv4                      351    6983               RISE  1       
I__519/I                                  Span4Mux_v                 0      6983               RISE  1       
I__519/O                                  Span4Mux_v                 351    7334               RISE  1       
I__520/I                                  Span4Mux_v                 0      7334               RISE  1       
I__520/O                                  Span4Mux_v                 351    7685               RISE  1       
I__521/I                                  Span4Mux_s2_h              0      7685               RISE  1       
I__521/O                                  Span4Mux_s2_h              203    7888               RISE  1       
I__522/I                                  LocalMux                   0      7888               RISE  1       
I__522/O                                  LocalMux                   330    8218               RISE  1       
I__523/I                                  IoInMux                    0      8218               RISE  1       
I__523/O                                  IoInMux                    259    8477               RISE  1       
CS1_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      8477               RISE  1       
CS1_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   10715              FALL  1       
CS1_SECn_obuf_iopad/DIN                   IO_PAD                     0      10715              FALL  1       
CS1_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   13068              FALL  1       
CS1_SECn                                  U110_TOP                   0      13068              FALL  1       

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_SECn
Input Port       : A14
Pad to Pad Delay : 11132

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A14                                       U110_TOP                   0      0                  RISE  1       
A14_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
A14_ibuf_iopad/DOUT                       IO_PAD                     510    510                RISE  1       
A14_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A14_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__524/I                                  Odrv12                     0      1127               RISE  1       
I__524/O                                  Odrv12                     491    1618               RISE  1       
I__525/I                                  Span12Mux_h                0      1618               RISE  1       
I__525/O                                  Span12Mux_h                491    2109               RISE  1       
I__526/I                                  Span12Mux_h                0      2109               RISE  1       
I__526/O                                  Span12Mux_h                491    2600               RISE  1       
I__527/I                                  Sp12to4                    0      2600               RISE  1       
I__527/O                                  Sp12to4                    428    3028               RISE  1       
I__528/I                                  Span4Mux_v                 0      3028               RISE  1       
I__528/O                                  Span4Mux_v                 351    3379               RISE  1       
I__531/I                                  Span4Mux_v                 0      3379               RISE  1       
I__531/O                                  Span4Mux_v                 351    3729               RISE  1       
I__535/I                                  LocalMux                   0      3729               RISE  1       
I__535/O                                  LocalMux                   330    4059               RISE  1       
I__537/I                                  InMux                      0      4059               RISE  1       
I__537/O                                  InMux                      259    4318               RISE  1       
I__538/I                                  CascadeMux                 0      4318               RISE  1       
I__538/O                                  CascadeMux                 0      4318               RISE  1       
U110_ATA.un1_CS1_SECn_i_LC_24_13_5/in2    LogicCell40_SEQ_MODE_0000  0      4318               RISE  1       
U110_ATA.un1_CS1_SECn_i_LC_24_13_5/lcout  LogicCell40_SEQ_MODE_0000  379    4697               RISE  1       
I__518/I                                  Odrv4                      0      4697               RISE  1       
I__518/O                                  Odrv4                      351    5048               RISE  1       
I__519/I                                  Span4Mux_v                 0      5048               RISE  1       
I__519/O                                  Span4Mux_v                 351    5398               RISE  1       
I__520/I                                  Span4Mux_v                 0      5398               RISE  1       
I__520/O                                  Span4Mux_v                 351    5749               RISE  1       
I__521/I                                  Span4Mux_s2_h              0      5749               RISE  1       
I__521/O                                  Span4Mux_s2_h              203    5952               RISE  1       
I__522/I                                  LocalMux                   0      5952               RISE  1       
I__522/O                                  LocalMux                   330    6282               RISE  1       
I__523/I                                  IoInMux                    0      6282               RISE  1       
I__523/O                                  IoInMux                    259    6542               RISE  1       
CS1_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      6542               RISE  1       
CS1_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   8779               FALL  1       
CS1_SECn_obuf_iopad/DIN                   IO_PAD                     0      8779               FALL  1       
CS1_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2353   11132              FALL  1       
CS1_SECn                                  U110_TOP                   0      11132              FALL  1       

6.3.5::Path details for port: DIOR_PRIn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_PRIn
Input Port       : A16
Pad to Pad Delay : 13706

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
A16                                         U110_TOP                   0      0                  RISE  1       
A16_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
A16_ibuf_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
A16_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A16_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__122/I                                    Odrv4                      0      1127               RISE  1       
I__122/O                                    Odrv4                      351    1478               RISE  1       
I__123/I                                    Span4Mux_v                 0      1478               RISE  1       
I__123/O                                    Span4Mux_v                 351    1829               RISE  1       
I__124/I                                    Span4Mux_h                 0      1829               RISE  1       
I__124/O                                    Span4Mux_h                 302    2130               RISE  1       
I__125/I                                    LocalMux                   0      2130               RISE  1       
I__125/O                                    LocalMux                   330    2460               RISE  1       
I__126/I                                    InMux                      0      2460               RISE  1       
I__126/O                                    InMux                      259    2719               RISE  1       
U110_ATA.CS0_2_LC_1_10_3/in0                LogicCell40_SEQ_MODE_0000  0      2719               RISE  1       
U110_ATA.CS0_2_LC_1_10_3/lcout              LogicCell40_SEQ_MODE_0000  449    3168               RISE  2       
I__114/I                                    Odrv4                      0      3168               RISE  1       
I__114/O                                    Odrv4                      351    3519               RISE  1       
I__115/I                                    LocalMux                   0      3519               RISE  1       
I__115/O                                    LocalMux                   330    3848               RISE  1       
I__116/I                                    InMux                      0      3848               RISE  1       
I__116/O                                    InMux                      259    4108               RISE  1       
I__118/I                                    CascadeMux                 0      4108               RISE  1       
I__118/O                                    CascadeMux                 0      4108               RISE  1       
U110_ATA.CS0_LC_1_7_6/in2                   LogicCell40_SEQ_MODE_0000  0      4108               RISE  1       
U110_ATA.CS0_LC_1_7_6/lcout                 LogicCell40_SEQ_MODE_0000  351    4459               FALL  4       
I__548/I                                    Odrv12                     0      4459               FALL  1       
I__548/O                                    Odrv12                     540    4999               FALL  1       
I__549/I                                    Span12Mux_h                0      4999               FALL  1       
I__549/O                                    Span12Mux_h                540    5539               FALL  1       
I__550/I                                    Sp12to4                    0      5539               FALL  1       
I__550/O                                    Sp12to4                    449    5988               FALL  1       
I__551/I                                    Span4Mux_v                 0      5988               FALL  1       
I__551/O                                    Span4Mux_v                 372    6359               FALL  1       
I__554/I                                    Span4Mux_v                 0      6359               FALL  1       
I__554/O                                    Span4Mux_v                 372    6731               FALL  1       
I__557/I                                    LocalMux                   0      6731               FALL  1       
I__557/O                                    LocalMux                   309    7040               FALL  1       
I__558/I                                    InMux                      0      7040               FALL  1       
I__558/O                                    InMux                      217    7257               FALL  1       
U110_ATA.RW_EN_RNI88QM1_2_LC_24_12_3/in1    LogicCell40_SEQ_MODE_0000  0      7257               FALL  1       
U110_ATA.RW_EN_RNI88QM1_2_LC_24_12_3/lcout  LogicCell40_SEQ_MODE_0000  400    7657               RISE  1       
I__543/I                                    Odrv4                      0      7657               RISE  1       
I__543/O                                    Odrv4                      351    8007               RISE  1       
I__544/I                                    Span4Mux_s3_h              0      8007               RISE  1       
I__544/O                                    Span4Mux_s3_h              231    8239               RISE  1       
I__545/I                                    IoSpan4Mux                 0      8239               RISE  1       
I__545/O                                    IoSpan4Mux                 288    8526               RISE  1       
I__546/I                                    LocalMux                   0      8526               RISE  1       
I__546/O                                    LocalMux                   330    8856               RISE  1       
I__547/I                                    IoInMux                    0      8856               RISE  1       
I__547/O                                    IoInMux                    259    9116               RISE  1       
DIOR_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      9116               RISE  1       
DIOR_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   11353              FALL  1       
DIOR_PRIn_obuf_iopad/DIN                    IO_PAD                     0      11353              FALL  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2353   13706              FALL  1       
DIOR_PRIn                                   U110_TOP                   0      13706              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_PRIn
Input Port       : ATA_ENn
Pad to Pad Delay : 13400

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                     U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                     IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__341/I                                    Odrv12                     0      1207               RISE  1       
I__341/O                                    Odrv12                     491    1698               RISE  1       
I__343/I                                    Sp12to4                    0      1698               RISE  1       
I__343/O                                    Sp12to4                    428    2126               RISE  1       
I__345/I                                    Span4Mux_v                 0      2126               RISE  1       
I__345/O                                    Span4Mux_v                 351    2477               RISE  1       
I__348/I                                    Span4Mux_v                 0      2477               RISE  1       
I__348/O                                    Span4Mux_v                 351    2827               RISE  1       
I__352/I                                    Span4Mux_v                 0      2827               RISE  1       
I__352/O                                    Span4Mux_v                 351    3178               RISE  1       
I__356/I                                    LocalMux                   0      3178               RISE  1       
I__356/O                                    LocalMux                   330    3508               RISE  1       
I__358/I                                    InMux                      0      3508               RISE  1       
I__358/O                                    InMux                      259    3767               RISE  1       
U110_ATA.CS0_LC_1_7_6/in0                   LogicCell40_SEQ_MODE_0000  0      3767               RISE  1       
U110_ATA.CS0_LC_1_7_6/lcout                 LogicCell40_SEQ_MODE_0000  386    4153               FALL  4       
I__548/I                                    Odrv12                     0      4153               FALL  1       
I__548/O                                    Odrv12                     540    4693               FALL  1       
I__549/I                                    Span12Mux_h                0      4693               FALL  1       
I__549/O                                    Span12Mux_h                540    5233               FALL  1       
I__550/I                                    Sp12to4                    0      5233               FALL  1       
I__550/O                                    Sp12to4                    449    5682               FALL  1       
I__551/I                                    Span4Mux_v                 0      5682               FALL  1       
I__551/O                                    Span4Mux_v                 372    6053               FALL  1       
I__554/I                                    Span4Mux_v                 0      6053               FALL  1       
I__554/O                                    Span4Mux_v                 372    6425               FALL  1       
I__557/I                                    LocalMux                   0      6425               FALL  1       
I__557/O                                    LocalMux                   309    6734               FALL  1       
I__558/I                                    InMux                      0      6734               FALL  1       
I__558/O                                    InMux                      217    6951               FALL  1       
U110_ATA.RW_EN_RNI88QM1_2_LC_24_12_3/in1    LogicCell40_SEQ_MODE_0000  0      6951               FALL  1       
U110_ATA.RW_EN_RNI88QM1_2_LC_24_12_3/lcout  LogicCell40_SEQ_MODE_0000  400    7351               RISE  1       
I__543/I                                    Odrv4                      0      7351               RISE  1       
I__543/O                                    Odrv4                      351    7702               RISE  1       
I__544/I                                    Span4Mux_s3_h              0      7702               RISE  1       
I__544/O                                    Span4Mux_s3_h              231    7933               RISE  1       
I__545/I                                    IoSpan4Mux                 0      7933               RISE  1       
I__545/O                                    IoSpan4Mux                 288    8221               RISE  1       
I__546/I                                    LocalMux                   0      8221               RISE  1       
I__546/O                                    LocalMux                   330    8550               RISE  1       
I__547/I                                    IoInMux                    0      8550               RISE  1       
I__547/O                                    IoInMux                    259    8810               RISE  1       
DIOR_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      8810               RISE  1       
DIOR_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   11047              FALL  1       
DIOR_PRIn_obuf_iopad/DIN                    IO_PAD                     0      11047              FALL  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2353   13400              FALL  1       
DIOR_PRIn                                   U110_TOP                   0      13400              FALL  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_PRIn
Input Port       : A15
Pad to Pad Delay : 13061

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
A15                                         U110_TOP                   0      0                  RISE  1       
A15_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
A15_ibuf_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
A15_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A15_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__119/I                                    Odrv12                     0      1127               RISE  1       
I__119/O                                    Odrv12                     491    1618               RISE  1       
I__120/I                                    LocalMux                   0      1618               RISE  1       
I__120/O                                    LocalMux                   330    1948               RISE  1       
I__121/I                                    InMux                      0      1948               RISE  1       
I__121/O                                    InMux                      259    2207               RISE  1       
U110_ATA.CS0_2_LC_1_10_3/in3                LogicCell40_SEQ_MODE_0000  0      2207               RISE  1       
U110_ATA.CS0_2_LC_1_10_3/lcout              LogicCell40_SEQ_MODE_0000  316    2523               RISE  2       
I__114/I                                    Odrv4                      0      2523               RISE  1       
I__114/O                                    Odrv4                      351    2874               RISE  1       
I__115/I                                    LocalMux                   0      2874               RISE  1       
I__115/O                                    LocalMux                   330    3203               RISE  1       
I__116/I                                    InMux                      0      3203               RISE  1       
I__116/O                                    InMux                      259    3463               RISE  1       
I__118/I                                    CascadeMux                 0      3463               RISE  1       
I__118/O                                    CascadeMux                 0      3463               RISE  1       
U110_ATA.CS0_LC_1_7_6/in2                   LogicCell40_SEQ_MODE_0000  0      3463               RISE  1       
U110_ATA.CS0_LC_1_7_6/lcout                 LogicCell40_SEQ_MODE_0000  351    3813               FALL  4       
I__548/I                                    Odrv12                     0      3813               FALL  1       
I__548/O                                    Odrv12                     540    4353               FALL  1       
I__549/I                                    Span12Mux_h                0      4353               FALL  1       
I__549/O                                    Span12Mux_h                540    4893               FALL  1       
I__550/I                                    Sp12to4                    0      4893               FALL  1       
I__550/O                                    Sp12to4                    449    5342               FALL  1       
I__551/I                                    Span4Mux_v                 0      5342               FALL  1       
I__551/O                                    Span4Mux_v                 372    5714               FALL  1       
I__554/I                                    Span4Mux_v                 0      5714               FALL  1       
I__554/O                                    Span4Mux_v                 372    6086               FALL  1       
I__557/I                                    LocalMux                   0      6086               FALL  1       
I__557/O                                    LocalMux                   309    6394               FALL  1       
I__558/I                                    InMux                      0      6394               FALL  1       
I__558/O                                    InMux                      217    6612               FALL  1       
U110_ATA.RW_EN_RNI88QM1_2_LC_24_12_3/in1    LogicCell40_SEQ_MODE_0000  0      6612               FALL  1       
U110_ATA.RW_EN_RNI88QM1_2_LC_24_12_3/lcout  LogicCell40_SEQ_MODE_0000  400    7011               RISE  1       
I__543/I                                    Odrv4                      0      7011               RISE  1       
I__543/O                                    Odrv4                      351    7362               RISE  1       
I__544/I                                    Span4Mux_s3_h              0      7362               RISE  1       
I__544/O                                    Span4Mux_s3_h              231    7594               RISE  1       
I__545/I                                    IoSpan4Mux                 0      7594               RISE  1       
I__545/O                                    IoSpan4Mux                 288    7881               RISE  1       
I__546/I                                    LocalMux                   0      7881               RISE  1       
I__546/O                                    LocalMux                   330    8211               RISE  1       
I__547/I                                    IoInMux                    0      8211               RISE  1       
I__547/O                                    IoInMux                    259    8470               RISE  1       
DIOR_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      8470               RISE  1       
DIOR_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   10708              FALL  1       
DIOR_PRIn_obuf_iopad/DIN                    IO_PAD                     0      10708              FALL  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2353   13061              FALL  1       
DIOR_PRIn                                   U110_TOP                   0      13061              FALL  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_PRIn
Input Port       : A13
Pad to Pad Delay : 12345

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
A13                                         U110_TOP                   0      0                  RISE  1       
A13_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
A13_ibuf_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
A13_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A13_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__134/I                                    Odrv4                      0      1127               RISE  1       
I__134/O                                    Odrv4                      351    1478               RISE  1       
I__135/I                                    Span4Mux_h                 0      1478               RISE  1       
I__135/O                                    Span4Mux_h                 302    1779               RISE  1       
I__136/I                                    Span4Mux_v                 0      1779               RISE  1       
I__136/O                                    Span4Mux_v                 351    2130               RISE  1       
I__137/I                                    LocalMux                   0      2130               RISE  1       
I__137/O                                    LocalMux                   330    2460               RISE  1       
I__138/I                                    InMux                      0      2460               RISE  1       
I__138/O                                    InMux                      259    2719               RISE  1       
U110_ATA.CS0_LC_1_7_6/in1                   LogicCell40_SEQ_MODE_0000  0      2719               RISE  1       
U110_ATA.CS0_LC_1_7_6/lcout                 LogicCell40_SEQ_MODE_0000  379    3098               FALL  4       
I__548/I                                    Odrv12                     0      3098               FALL  1       
I__548/O                                    Odrv12                     540    3638               FALL  1       
I__549/I                                    Span12Mux_h                0      3638               FALL  1       
I__549/O                                    Span12Mux_h                540    4178               FALL  1       
I__550/I                                    Sp12to4                    0      4178               FALL  1       
I__550/O                                    Sp12to4                    449    4627               FALL  1       
I__551/I                                    Span4Mux_v                 0      4627               FALL  1       
I__551/O                                    Span4Mux_v                 372    4999               FALL  1       
I__554/I                                    Span4Mux_v                 0      4999               FALL  1       
I__554/O                                    Span4Mux_v                 372    5370               FALL  1       
I__557/I                                    LocalMux                   0      5370               FALL  1       
I__557/O                                    LocalMux                   309    5679               FALL  1       
I__558/I                                    InMux                      0      5679               FALL  1       
I__558/O                                    InMux                      217    5896               FALL  1       
U110_ATA.RW_EN_RNI88QM1_2_LC_24_12_3/in1    LogicCell40_SEQ_MODE_0000  0      5896               FALL  1       
U110_ATA.RW_EN_RNI88QM1_2_LC_24_12_3/lcout  LogicCell40_SEQ_MODE_0000  400    6296               RISE  1       
I__543/I                                    Odrv4                      0      6296               RISE  1       
I__543/O                                    Odrv4                      351    6647               RISE  1       
I__544/I                                    Span4Mux_s3_h              0      6647               RISE  1       
I__544/O                                    Span4Mux_s3_h              231    6878               RISE  1       
I__545/I                                    IoSpan4Mux                 0      6878               RISE  1       
I__545/O                                    IoSpan4Mux                 288    7166               RISE  1       
I__546/I                                    LocalMux                   0      7166               RISE  1       
I__546/O                                    LocalMux                   330    7495               RISE  1       
I__547/I                                    IoInMux                    0      7495               RISE  1       
I__547/O                                    IoInMux                    259    7755               RISE  1       
DIOR_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      7755               RISE  1       
DIOR_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   9992               FALL  1       
DIOR_PRIn_obuf_iopad/DIN                    IO_PAD                     0      9992               FALL  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2353   12345              FALL  1       
DIOR_PRIn                                   U110_TOP                   0      12345              FALL  1       

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_PRIn
Input Port       : A12
Pad to Pad Delay : 12254

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
A12                                         U110_TOP                   0      0                  RISE  1       
A12_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
A12_ibuf_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
A12_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A12_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__127/I                                    Odrv4                      0      1127               RISE  1       
I__127/O                                    Odrv4                      351    1478               RISE  1       
I__128/I                                    Span4Mux_h                 0      1478               RISE  1       
I__128/O                                    Span4Mux_h                 302    1779               RISE  1       
I__129/I                                    Span4Mux_v                 0      1779               RISE  1       
I__129/O                                    Span4Mux_v                 351    2130               RISE  1       
I__130/I                                    LocalMux                   0      2130               RISE  1       
I__130/O                                    LocalMux                   330    2460               RISE  1       
I__131/I                                    InMux                      0      2460               RISE  1       
I__131/O                                    InMux                      259    2719               RISE  1       
U110_ATA.CS0_LC_1_7_6/in3                   LogicCell40_SEQ_MODE_0000  0      2719               RISE  1       
U110_ATA.CS0_LC_1_7_6/lcout                 LogicCell40_SEQ_MODE_0000  288    3007               FALL  4       
I__548/I                                    Odrv12                     0      3007               FALL  1       
I__548/O                                    Odrv12                     540    3547               FALL  1       
I__549/I                                    Span12Mux_h                0      3547               FALL  1       
I__549/O                                    Span12Mux_h                540    4087               FALL  1       
I__550/I                                    Sp12to4                    0      4087               FALL  1       
I__550/O                                    Sp12to4                    449    4536               FALL  1       
I__551/I                                    Span4Mux_v                 0      4536               FALL  1       
I__551/O                                    Span4Mux_v                 372    4907               FALL  1       
I__554/I                                    Span4Mux_v                 0      4907               FALL  1       
I__554/O                                    Span4Mux_v                 372    5279               FALL  1       
I__557/I                                    LocalMux                   0      5279               FALL  1       
I__557/O                                    LocalMux                   309    5588               FALL  1       
I__558/I                                    InMux                      0      5588               FALL  1       
I__558/O                                    InMux                      217    5805               FALL  1       
U110_ATA.RW_EN_RNI88QM1_2_LC_24_12_3/in1    LogicCell40_SEQ_MODE_0000  0      5805               FALL  1       
U110_ATA.RW_EN_RNI88QM1_2_LC_24_12_3/lcout  LogicCell40_SEQ_MODE_0000  400    6205               RISE  1       
I__543/I                                    Odrv4                      0      6205               RISE  1       
I__543/O                                    Odrv4                      351    6556               RISE  1       
I__544/I                                    Span4Mux_s3_h              0      6556               RISE  1       
I__544/O                                    Span4Mux_s3_h              231    6787               RISE  1       
I__545/I                                    IoSpan4Mux                 0      6787               RISE  1       
I__545/O                                    IoSpan4Mux                 288    7075               RISE  1       
I__546/I                                    LocalMux                   0      7075               RISE  1       
I__546/O                                    LocalMux                   330    7404               RISE  1       
I__547/I                                    IoInMux                    0      7404               RISE  1       
I__547/O                                    IoInMux                    259    7664               RISE  1       
DIOR_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      7664               RISE  1       
DIOR_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   9901               FALL  1       
DIOR_PRIn_obuf_iopad/DIN                    IO_PAD                     0      9901               FALL  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2353   12254              FALL  1       
DIOR_PRIn                                   U110_TOP                   0      12254              FALL  1       

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_PRIn
Input Port       : RnW
Pad to Pad Delay : 9767

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                         U110_TOP                   0      0                  RISE  1       
RnW_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
RnW_ibuf_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
RnW_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
RnW_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__480/I                                    Odrv12                     0      1207               RISE  1       
I__480/O                                    Odrv12                     491    1698               RISE  1       
I__482/I                                    Span12Mux_v                0      1698               RISE  1       
I__482/O                                    Span12Mux_v                491    2189               RISE  1       
I__485/I                                    Span12Mux_v                0      2189               RISE  1       
I__485/O                                    Span12Mux_v                491    2680               RISE  1       
I__491/I                                    LocalMux                   0      2680               RISE  1       
I__491/O                                    LocalMux                   330    3010               RISE  1       
I__498/I                                    InMux                      0      3010               RISE  1       
I__498/O                                    InMux                      259    3269               RISE  1       
U110_ATA.RW_EN_RNI88QM1_2_LC_24_12_3/in0    LogicCell40_SEQ_MODE_0000  0      3269               RISE  1       
U110_ATA.RW_EN_RNI88QM1_2_LC_24_12_3/lcout  LogicCell40_SEQ_MODE_0000  449    3718               RISE  1       
I__543/I                                    Odrv4                      0      3718               RISE  1       
I__543/O                                    Odrv4                      351    4069               RISE  1       
I__544/I                                    Span4Mux_s3_h              0      4069               RISE  1       
I__544/O                                    Span4Mux_s3_h              231    4300               RISE  1       
I__545/I                                    IoSpan4Mux                 0      4300               RISE  1       
I__545/O                                    IoSpan4Mux                 288    4588               RISE  1       
I__546/I                                    LocalMux                   0      4588               RISE  1       
I__546/O                                    LocalMux                   330    4917               RISE  1       
I__547/I                                    IoInMux                    0      4917               RISE  1       
I__547/O                                    IoInMux                    259    5177               RISE  1       
DIOR_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      5177               RISE  1       
DIOR_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   7414               FALL  1       
DIOR_PRIn_obuf_iopad/DIN                    IO_PAD                     0      7414               FALL  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2353   9767               FALL  1       
DIOR_PRIn                                   U110_TOP                   0      9767               FALL  1       

6.3.6::Path details for port: DIOR_SECn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_SECn
Input Port       : A16
Pad to Pad Delay : 14015

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
A16                                         U110_TOP                   0      0                  RISE  1       
A16_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
A16_ibuf_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
A16_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A16_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__122/I                                    Odrv4                      0      1127               RISE  1       
I__122/O                                    Odrv4                      351    1478               RISE  1       
I__123/I                                    Span4Mux_v                 0      1478               RISE  1       
I__123/O                                    Span4Mux_v                 351    1829               RISE  1       
I__124/I                                    Span4Mux_h                 0      1829               RISE  1       
I__124/O                                    Span4Mux_h                 302    2130               RISE  1       
I__125/I                                    LocalMux                   0      2130               RISE  1       
I__125/O                                    LocalMux                   330    2460               RISE  1       
I__126/I                                    InMux                      0      2460               RISE  1       
I__126/O                                    InMux                      259    2719               RISE  1       
U110_ATA.CS0_2_LC_1_10_3/in0                LogicCell40_SEQ_MODE_0000  0      2719               RISE  1       
U110_ATA.CS0_2_LC_1_10_3/lcout              LogicCell40_SEQ_MODE_0000  449    3168               RISE  2       
I__114/I                                    Odrv4                      0      3168               RISE  1       
I__114/O                                    Odrv4                      351    3519               RISE  1       
I__115/I                                    LocalMux                   0      3519               RISE  1       
I__115/O                                    LocalMux                   330    3848               RISE  1       
I__117/I                                    InMux                      0      3848               RISE  1       
I__117/O                                    InMux                      259    4108               RISE  1       
U110_ATA.CS1_LC_1_7_3/in3                   LogicCell40_SEQ_MODE_0000  0      4108               RISE  1       
U110_ATA.CS1_LC_1_7_3/lcout                 LogicCell40_SEQ_MODE_0000  288    4395               FALL  4       
I__505/I                                    Odrv12                     0      4395               FALL  1       
I__505/O                                    Odrv12                     540    4935               FALL  1       
I__506/I                                    Span12Mux_h                0      4935               FALL  1       
I__506/O                                    Span12Mux_h                540    5476               FALL  1       
I__508/I                                    Sp12to4                    0      5476               FALL  1       
I__508/O                                    Sp12to4                    449    5924               FALL  1       
I__510/I                                    Span4Mux_v                 0      5924               FALL  1       
I__510/O                                    Span4Mux_v                 372    6296               FALL  1       
I__512/I                                    Span4Mux_h                 0      6296               FALL  1       
I__512/O                                    Span4Mux_h                 316    6612               FALL  1       
I__513/I                                    Span4Mux_v                 0      6612               FALL  1       
I__513/O                                    Span4Mux_v                 372    6983               FALL  1       
I__514/I                                    LocalMux                   0      6983               FALL  1       
I__514/O                                    LocalMux                   309    7292               FALL  1       
I__515/I                                    InMux                      0      7292               FALL  1       
I__515/O                                    InMux                      217    7509               FALL  1       
U110_ATA.RW_EN_RNI88QM1_1_LC_24_13_7/in0    LogicCell40_SEQ_MODE_0000  0      7509               FALL  1       
U110_ATA.RW_EN_RNI88QM1_1_LC_24_13_7/lcout  LogicCell40_SEQ_MODE_0000  449    7958               RISE  1       
I__462/I                                    Odrv4                      0      7958               RISE  1       
I__462/O                                    Odrv4                      351    8309               RISE  1       
I__463/I                                    Span4Mux_v                 0      8309               RISE  1       
I__463/O                                    Span4Mux_v                 351    8660               RISE  1       
I__464/I                                    Span4Mux_s1_h              0      8660               RISE  1       
I__464/O                                    Span4Mux_s1_h              175    8835               RISE  1       
I__465/I                                    LocalMux                   0      8835               RISE  1       
I__465/O                                    LocalMux                   330    9165               RISE  1       
I__466/I                                    IoInMux                    0      9165               RISE  1       
I__466/O                                    IoInMux                    259    9424               RISE  1       
DIOR_SECn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      9424               RISE  1       
DIOR_SECn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   11661              FALL  1       
DIOR_SECn_obuf_iopad/DIN                    IO_PAD                     0      11661              FALL  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2353   14015              FALL  1       
DIOR_SECn                                   U110_TOP                   0      14015              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_SECn
Input Port       : ATA_ENn
Pad to Pad Delay : 13765

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                     U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                     IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__341/I                                    Odrv12                     0      1207               RISE  1       
I__341/O                                    Odrv12                     491    1698               RISE  1       
I__343/I                                    Sp12to4                    0      1698               RISE  1       
I__343/O                                    Sp12to4                    428    2126               RISE  1       
I__345/I                                    Span4Mux_v                 0      2126               RISE  1       
I__345/O                                    Span4Mux_v                 351    2477               RISE  1       
I__348/I                                    Span4Mux_v                 0      2477               RISE  1       
I__348/O                                    Span4Mux_v                 351    2827               RISE  1       
I__352/I                                    Span4Mux_v                 0      2827               RISE  1       
I__352/O                                    Span4Mux_v                 351    3178               RISE  1       
I__356/I                                    LocalMux                   0      3178               RISE  1       
I__356/O                                    LocalMux                   330    3508               RISE  1       
I__359/I                                    InMux                      0      3508               RISE  1       
I__359/O                                    InMux                      259    3767               RISE  1       
U110_ATA.CS1_LC_1_7_3/in1                   LogicCell40_SEQ_MODE_0000  0      3767               RISE  1       
U110_ATA.CS1_LC_1_7_3/lcout                 LogicCell40_SEQ_MODE_0000  379    4146               FALL  4       
I__505/I                                    Odrv12                     0      4146               FALL  1       
I__505/O                                    Odrv12                     540    4686               FALL  1       
I__506/I                                    Span12Mux_h                0      4686               FALL  1       
I__506/O                                    Span12Mux_h                540    5226               FALL  1       
I__508/I                                    Sp12to4                    0      5226               FALL  1       
I__508/O                                    Sp12to4                    449    5675               FALL  1       
I__510/I                                    Span4Mux_v                 0      5675               FALL  1       
I__510/O                                    Span4Mux_v                 372    6046               FALL  1       
I__512/I                                    Span4Mux_h                 0      6046               FALL  1       
I__512/O                                    Span4Mux_h                 316    6362               FALL  1       
I__513/I                                    Span4Mux_v                 0      6362               FALL  1       
I__513/O                                    Span4Mux_v                 372    6734               FALL  1       
I__514/I                                    LocalMux                   0      6734               FALL  1       
I__514/O                                    LocalMux                   309    7042               FALL  1       
I__515/I                                    InMux                      0      7042               FALL  1       
I__515/O                                    InMux                      217    7260               FALL  1       
U110_ATA.RW_EN_RNI88QM1_1_LC_24_13_7/in0    LogicCell40_SEQ_MODE_0000  0      7260               FALL  1       
U110_ATA.RW_EN_RNI88QM1_1_LC_24_13_7/lcout  LogicCell40_SEQ_MODE_0000  449    7709               RISE  1       
I__462/I                                    Odrv4                      0      7709               RISE  1       
I__462/O                                    Odrv4                      351    8059               RISE  1       
I__463/I                                    Span4Mux_v                 0      8059               RISE  1       
I__463/O                                    Span4Mux_v                 351    8410               RISE  1       
I__464/I                                    Span4Mux_s1_h              0      8410               RISE  1       
I__464/O                                    Span4Mux_s1_h              175    8585               RISE  1       
I__465/I                                    LocalMux                   0      8585               RISE  1       
I__465/O                                    LocalMux                   330    8915               RISE  1       
I__466/I                                    IoInMux                    0      8915               RISE  1       
I__466/O                                    IoInMux                    259    9174               RISE  1       
DIOR_SECn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      9174               RISE  1       
DIOR_SECn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   11412              FALL  1       
DIOR_SECn_obuf_iopad/DIN                    IO_PAD                     0      11412              FALL  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2353   13765              FALL  1       
DIOR_SECn                                   U110_TOP                   0      13765              FALL  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_SECn
Input Port       : A15
Pad to Pad Delay : 13369

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
A15                                         U110_TOP                   0      0                  RISE  1       
A15_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
A15_ibuf_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
A15_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A15_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__119/I                                    Odrv12                     0      1127               RISE  1       
I__119/O                                    Odrv12                     491    1618               RISE  1       
I__120/I                                    LocalMux                   0      1618               RISE  1       
I__120/O                                    LocalMux                   330    1948               RISE  1       
I__121/I                                    InMux                      0      1948               RISE  1       
I__121/O                                    InMux                      259    2207               RISE  1       
U110_ATA.CS0_2_LC_1_10_3/in3                LogicCell40_SEQ_MODE_0000  0      2207               RISE  1       
U110_ATA.CS0_2_LC_1_10_3/lcout              LogicCell40_SEQ_MODE_0000  316    2523               RISE  2       
I__114/I                                    Odrv4                      0      2523               RISE  1       
I__114/O                                    Odrv4                      351    2874               RISE  1       
I__115/I                                    LocalMux                   0      2874               RISE  1       
I__115/O                                    LocalMux                   330    3203               RISE  1       
I__117/I                                    InMux                      0      3203               RISE  1       
I__117/O                                    InMux                      259    3463               RISE  1       
U110_ATA.CS1_LC_1_7_3/in3                   LogicCell40_SEQ_MODE_0000  0      3463               RISE  1       
U110_ATA.CS1_LC_1_7_3/lcout                 LogicCell40_SEQ_MODE_0000  288    3750               FALL  4       
I__505/I                                    Odrv12                     0      3750               FALL  1       
I__505/O                                    Odrv12                     540    4290               FALL  1       
I__506/I                                    Span12Mux_h                0      4290               FALL  1       
I__506/O                                    Span12Mux_h                540    4830               FALL  1       
I__508/I                                    Sp12to4                    0      4830               FALL  1       
I__508/O                                    Sp12to4                    449    5279               FALL  1       
I__510/I                                    Span4Mux_v                 0      5279               FALL  1       
I__510/O                                    Span4Mux_v                 372    5651               FALL  1       
I__512/I                                    Span4Mux_h                 0      5651               FALL  1       
I__512/O                                    Span4Mux_h                 316    5966               FALL  1       
I__513/I                                    Span4Mux_v                 0      5966               FALL  1       
I__513/O                                    Span4Mux_v                 372    6338               FALL  1       
I__514/I                                    LocalMux                   0      6338               FALL  1       
I__514/O                                    LocalMux                   309    6647               FALL  1       
I__515/I                                    InMux                      0      6647               FALL  1       
I__515/O                                    InMux                      217    6864               FALL  1       
U110_ATA.RW_EN_RNI88QM1_1_LC_24_13_7/in0    LogicCell40_SEQ_MODE_0000  0      6864               FALL  1       
U110_ATA.RW_EN_RNI88QM1_1_LC_24_13_7/lcout  LogicCell40_SEQ_MODE_0000  449    7313               RISE  1       
I__462/I                                    Odrv4                      0      7313               RISE  1       
I__462/O                                    Odrv4                      351    7664               RISE  1       
I__463/I                                    Span4Mux_v                 0      7664               RISE  1       
I__463/O                                    Span4Mux_v                 351    8014               RISE  1       
I__464/I                                    Span4Mux_s1_h              0      8014               RISE  1       
I__464/O                                    Span4Mux_s1_h              175    8190               RISE  1       
I__465/I                                    LocalMux                   0      8190               RISE  1       
I__465/O                                    LocalMux                   330    8519               RISE  1       
I__466/I                                    IoInMux                    0      8519               RISE  1       
I__466/O                                    IoInMux                    259    8779               RISE  1       
DIOR_SECn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      8779               RISE  1       
DIOR_SECn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   11016              FALL  1       
DIOR_SECn_obuf_iopad/DIN                    IO_PAD                     0      11016              FALL  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2353   13369              FALL  1       
DIOR_SECn                                   U110_TOP                   0      13369              FALL  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_SECn
Input Port       : A13
Pad to Pad Delay : 12724

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
A13                                         U110_TOP                   0      0                  RISE  1       
A13_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
A13_ibuf_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
A13_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A13_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__134/I                                    Odrv4                      0      1127               RISE  1       
I__134/O                                    Odrv4                      351    1478               RISE  1       
I__135/I                                    Span4Mux_h                 0      1478               RISE  1       
I__135/O                                    Span4Mux_h                 302    1779               RISE  1       
I__136/I                                    Span4Mux_v                 0      1779               RISE  1       
I__136/O                                    Span4Mux_v                 351    2130               RISE  1       
I__137/I                                    LocalMux                   0      2130               RISE  1       
I__137/O                                    LocalMux                   330    2460               RISE  1       
I__139/I                                    InMux                      0      2460               RISE  1       
I__139/O                                    InMux                      259    2719               RISE  1       
U110_ATA.CS1_LC_1_7_3/in0                   LogicCell40_SEQ_MODE_0000  0      2719               RISE  1       
U110_ATA.CS1_LC_1_7_3/lcout                 LogicCell40_SEQ_MODE_0000  386    3105               FALL  4       
I__505/I                                    Odrv12                     0      3105               FALL  1       
I__505/O                                    Odrv12                     540    3645               FALL  1       
I__506/I                                    Span12Mux_h                0      3645               FALL  1       
I__506/O                                    Span12Mux_h                540    4185               FALL  1       
I__508/I                                    Sp12to4                    0      4185               FALL  1       
I__508/O                                    Sp12to4                    449    4634               FALL  1       
I__510/I                                    Span4Mux_v                 0      4634               FALL  1       
I__510/O                                    Span4Mux_v                 372    5006               FALL  1       
I__512/I                                    Span4Mux_h                 0      5006               FALL  1       
I__512/O                                    Span4Mux_h                 316    5321               FALL  1       
I__513/I                                    Span4Mux_v                 0      5321               FALL  1       
I__513/O                                    Span4Mux_v                 372    5693               FALL  1       
I__514/I                                    LocalMux                   0      5693               FALL  1       
I__514/O                                    LocalMux                   309    6002               FALL  1       
I__515/I                                    InMux                      0      6002               FALL  1       
I__515/O                                    InMux                      217    6219               FALL  1       
U110_ATA.RW_EN_RNI88QM1_1_LC_24_13_7/in0    LogicCell40_SEQ_MODE_0000  0      6219               FALL  1       
U110_ATA.RW_EN_RNI88QM1_1_LC_24_13_7/lcout  LogicCell40_SEQ_MODE_0000  449    6668               RISE  1       
I__462/I                                    Odrv4                      0      6668               RISE  1       
I__462/O                                    Odrv4                      351    7018               RISE  1       
I__463/I                                    Span4Mux_v                 0      7018               RISE  1       
I__463/O                                    Span4Mux_v                 351    7369               RISE  1       
I__464/I                                    Span4Mux_s1_h              0      7369               RISE  1       
I__464/O                                    Span4Mux_s1_h              175    7544               RISE  1       
I__465/I                                    LocalMux                   0      7544               RISE  1       
I__465/O                                    LocalMux                   330    7874               RISE  1       
I__466/I                                    IoInMux                    0      7874               RISE  1       
I__466/O                                    IoInMux                    259    8134               RISE  1       
DIOR_SECn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      8134               RISE  1       
DIOR_SECn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   10371              FALL  1       
DIOR_SECn_obuf_iopad/DIN                    IO_PAD                     0      10371              FALL  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2353   12724              FALL  1       
DIOR_SECn                                   U110_TOP                   0      12724              FALL  1       

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_SECn
Input Port       : A12
Pad to Pad Delay : 12689

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
A12                                         U110_TOP                   0      0                  RISE  1       
A12_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
A12_ibuf_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
A12_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A12_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__127/I                                    Odrv4                      0      1127               RISE  1       
I__127/O                                    Odrv4                      351    1478               RISE  1       
I__128/I                                    Span4Mux_h                 0      1478               RISE  1       
I__128/O                                    Span4Mux_h                 302    1779               RISE  1       
I__129/I                                    Span4Mux_v                 0      1779               RISE  1       
I__129/O                                    Span4Mux_v                 351    2130               RISE  1       
I__130/I                                    LocalMux                   0      2130               RISE  1       
I__130/O                                    LocalMux                   330    2460               RISE  1       
I__132/I                                    InMux                      0      2460               RISE  1       
I__132/O                                    InMux                      259    2719               RISE  1       
I__133/I                                    CascadeMux                 0      2719               RISE  1       
I__133/O                                    CascadeMux                 0      2719               RISE  1       
U110_ATA.CS1_LC_1_7_3/in2                   LogicCell40_SEQ_MODE_0000  0      2719               RISE  1       
U110_ATA.CS1_LC_1_7_3/lcout                 LogicCell40_SEQ_MODE_0000  351    3070               FALL  4       
I__505/I                                    Odrv12                     0      3070               FALL  1       
I__505/O                                    Odrv12                     540    3610               FALL  1       
I__506/I                                    Span12Mux_h                0      3610               FALL  1       
I__506/O                                    Span12Mux_h                540    4150               FALL  1       
I__508/I                                    Sp12to4                    0      4150               FALL  1       
I__508/O                                    Sp12to4                    449    4599               FALL  1       
I__510/I                                    Span4Mux_v                 0      4599               FALL  1       
I__510/O                                    Span4Mux_v                 372    4971               FALL  1       
I__512/I                                    Span4Mux_h                 0      4971               FALL  1       
I__512/O                                    Span4Mux_h                 316    5286               FALL  1       
I__513/I                                    Span4Mux_v                 0      5286               FALL  1       
I__513/O                                    Span4Mux_v                 372    5658               FALL  1       
I__514/I                                    LocalMux                   0      5658               FALL  1       
I__514/O                                    LocalMux                   309    5966               FALL  1       
I__515/I                                    InMux                      0      5966               FALL  1       
I__515/O                                    InMux                      217    6184               FALL  1       
U110_ATA.RW_EN_RNI88QM1_1_LC_24_13_7/in0    LogicCell40_SEQ_MODE_0000  0      6184               FALL  1       
U110_ATA.RW_EN_RNI88QM1_1_LC_24_13_7/lcout  LogicCell40_SEQ_MODE_0000  449    6633               RISE  1       
I__462/I                                    Odrv4                      0      6633               RISE  1       
I__462/O                                    Odrv4                      351    6983               RISE  1       
I__463/I                                    Span4Mux_v                 0      6983               RISE  1       
I__463/O                                    Span4Mux_v                 351    7334               RISE  1       
I__464/I                                    Span4Mux_s1_h              0      7334               RISE  1       
I__464/O                                    Span4Mux_s1_h              175    7509               RISE  1       
I__465/I                                    LocalMux                   0      7509               RISE  1       
I__465/O                                    LocalMux                   330    7839               RISE  1       
I__466/I                                    IoInMux                    0      7839               RISE  1       
I__466/O                                    IoInMux                    259    8099               RISE  1       
DIOR_SECn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      8099               RISE  1       
DIOR_SECn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   10336              FALL  1       
DIOR_SECn_obuf_iopad/DIN                    IO_PAD                     0      10336              FALL  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2353   12689              FALL  1       
DIOR_SECn                                   U110_TOP                   0      12689              FALL  1       

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_SECn
Input Port       : RnW
Pad to Pad Delay : 9725

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                         U110_TOP                   0      0                  RISE  1       
RnW_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
RnW_ibuf_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
RnW_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
RnW_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__480/I                                    Odrv12                     0      1207               RISE  1       
I__480/O                                    Odrv12                     491    1698               RISE  1       
I__482/I                                    Span12Mux_v                0      1698               RISE  1       
I__482/O                                    Span12Mux_v                491    2189               RISE  1       
I__485/I                                    Span12Mux_v                0      2189               RISE  1       
I__485/O                                    Span12Mux_v                491    2680               RISE  1       
I__492/I                                    LocalMux                   0      2680               RISE  1       
I__492/O                                    LocalMux                   330    3010               RISE  1       
I__499/I                                    InMux                      0      3010               RISE  1       
I__499/O                                    InMux                      259    3269               RISE  1       
U110_ATA.RW_EN_RNI88QM1_1_LC_24_13_7/in1    LogicCell40_SEQ_MODE_0000  0      3269               RISE  1       
U110_ATA.RW_EN_RNI88QM1_1_LC_24_13_7/lcout  LogicCell40_SEQ_MODE_0000  400    3669               RISE  1       
I__462/I                                    Odrv4                      0      3669               RISE  1       
I__462/O                                    Odrv4                      351    4020               RISE  1       
I__463/I                                    Span4Mux_v                 0      4020               RISE  1       
I__463/O                                    Span4Mux_v                 351    4370               RISE  1       
I__464/I                                    Span4Mux_s1_h              0      4370               RISE  1       
I__464/O                                    Span4Mux_s1_h              175    4546               RISE  1       
I__465/I                                    LocalMux                   0      4546               RISE  1       
I__465/O                                    LocalMux                   330    4875               RISE  1       
I__466/I                                    IoInMux                    0      4875               RISE  1       
I__466/O                                    IoInMux                    259    5135               RISE  1       
DIOR_SECn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      5135               RISE  1       
DIOR_SECn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   7372               FALL  1       
DIOR_SECn_obuf_iopad/DIN                    IO_PAD                     0      7372               FALL  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2353   9725               FALL  1       
DIOR_SECn                                   U110_TOP                   0      9725               FALL  1       

6.3.7::Path details for port: DIOW_PRIn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_PRIn
Input Port       : A16
Pad to Pad Delay : 12871

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
A16                                         U110_TOP                   0      0                  RISE  1       
A16_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
A16_ibuf_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
A16_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A16_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__122/I                                    Odrv4                      0      1127               RISE  1       
I__122/O                                    Odrv4                      351    1478               RISE  1       
I__123/I                                    Span4Mux_v                 0      1478               RISE  1       
I__123/O                                    Span4Mux_v                 351    1829               RISE  1       
I__124/I                                    Span4Mux_h                 0      1829               RISE  1       
I__124/O                                    Span4Mux_h                 302    2130               RISE  1       
I__125/I                                    LocalMux                   0      2130               RISE  1       
I__125/O                                    LocalMux                   330    2460               RISE  1       
I__126/I                                    InMux                      0      2460               RISE  1       
I__126/O                                    InMux                      259    2719               RISE  1       
U110_ATA.CS0_2_LC_1_10_3/in0                LogicCell40_SEQ_MODE_0000  0      2719               RISE  1       
U110_ATA.CS0_2_LC_1_10_3/lcout              LogicCell40_SEQ_MODE_0000  449    3168               RISE  2       
I__114/I                                    Odrv4                      0      3168               RISE  1       
I__114/O                                    Odrv4                      351    3519               RISE  1       
I__115/I                                    LocalMux                   0      3519               RISE  1       
I__115/O                                    LocalMux                   330    3848               RISE  1       
I__116/I                                    InMux                      0      3848               RISE  1       
I__116/O                                    InMux                      259    4108               RISE  1       
I__118/I                                    CascadeMux                 0      4108               RISE  1       
I__118/O                                    CascadeMux                 0      4108               RISE  1       
U110_ATA.CS0_LC_1_7_6/in2                   LogicCell40_SEQ_MODE_0000  0      4108               RISE  1       
U110_ATA.CS0_LC_1_7_6/lcout                 LogicCell40_SEQ_MODE_0000  351    4459               FALL  4       
I__548/I                                    Odrv12                     0      4459               FALL  1       
I__548/O                                    Odrv12                     540    4999               FALL  1       
I__549/I                                    Span12Mux_h                0      4999               FALL  1       
I__549/O                                    Span12Mux_h                540    5539               FALL  1       
I__550/I                                    Sp12to4                    0      5539               FALL  1       
I__550/O                                    Sp12to4                    449    5988               FALL  1       
I__551/I                                    Span4Mux_v                 0      5988               FALL  1       
I__551/O                                    Span4Mux_v                 372    6359               FALL  1       
I__553/I                                    LocalMux                   0      6359               FALL  1       
I__553/O                                    LocalMux                   309    6668               FALL  1       
I__556/I                                    InMux                      0      6668               FALL  1       
I__556/O                                    InMux                      217    6885               FALL  1       
U110_ATA.RW_EN_RNI88QM1_0_LC_24_11_3/in3    LogicCell40_SEQ_MODE_0000  0      6885               FALL  1       
U110_ATA.RW_EN_RNI88QM1_0_LC_24_11_3/lcout  LogicCell40_SEQ_MODE_0000  316    7201               RISE  1       
I__564/I                                    Odrv12                     0      7201               RISE  1       
I__564/O                                    Odrv12                     491    7692               RISE  1       
I__565/I                                    LocalMux                   0      7692               RISE  1       
I__565/O                                    LocalMux                   330    8021               RISE  1       
I__566/I                                    IoInMux                    0      8021               RISE  1       
I__566/O                                    IoInMux                    259    8281               RISE  1       
DIOW_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      8281               RISE  1       
DIOW_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   10518              FALL  1       
DIOW_PRIn_obuf_iopad/DIN                    IO_PAD                     0      10518              FALL  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2353   12871              FALL  1       
DIOW_PRIn                                   U110_TOP                   0      12871              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_PRIn
Input Port       : ATA_ENn
Pad to Pad Delay : 12566

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                     U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                     IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__341/I                                    Odrv12                     0      1207               RISE  1       
I__341/O                                    Odrv12                     491    1698               RISE  1       
I__343/I                                    Sp12to4                    0      1698               RISE  1       
I__343/O                                    Sp12to4                    428    2126               RISE  1       
I__345/I                                    Span4Mux_v                 0      2126               RISE  1       
I__345/O                                    Span4Mux_v                 351    2477               RISE  1       
I__348/I                                    Span4Mux_v                 0      2477               RISE  1       
I__348/O                                    Span4Mux_v                 351    2827               RISE  1       
I__352/I                                    Span4Mux_v                 0      2827               RISE  1       
I__352/O                                    Span4Mux_v                 351    3178               RISE  1       
I__356/I                                    LocalMux                   0      3178               RISE  1       
I__356/O                                    LocalMux                   330    3508               RISE  1       
I__358/I                                    InMux                      0      3508               RISE  1       
I__358/O                                    InMux                      259    3767               RISE  1       
U110_ATA.CS0_LC_1_7_6/in0                   LogicCell40_SEQ_MODE_0000  0      3767               RISE  1       
U110_ATA.CS0_LC_1_7_6/lcout                 LogicCell40_SEQ_MODE_0000  386    4153               FALL  4       
I__548/I                                    Odrv12                     0      4153               FALL  1       
I__548/O                                    Odrv12                     540    4693               FALL  1       
I__549/I                                    Span12Mux_h                0      4693               FALL  1       
I__549/O                                    Span12Mux_h                540    5233               FALL  1       
I__550/I                                    Sp12to4                    0      5233               FALL  1       
I__550/O                                    Sp12to4                    449    5682               FALL  1       
I__551/I                                    Span4Mux_v                 0      5682               FALL  1       
I__551/O                                    Span4Mux_v                 372    6053               FALL  1       
I__553/I                                    LocalMux                   0      6053               FALL  1       
I__553/O                                    LocalMux                   309    6362               FALL  1       
I__556/I                                    InMux                      0      6362               FALL  1       
I__556/O                                    InMux                      217    6579               FALL  1       
U110_ATA.RW_EN_RNI88QM1_0_LC_24_11_3/in3    LogicCell40_SEQ_MODE_0000  0      6579               FALL  1       
U110_ATA.RW_EN_RNI88QM1_0_LC_24_11_3/lcout  LogicCell40_SEQ_MODE_0000  316    6895               RISE  1       
I__564/I                                    Odrv12                     0      6895               RISE  1       
I__564/O                                    Odrv12                     491    7386               RISE  1       
I__565/I                                    LocalMux                   0      7386               RISE  1       
I__565/O                                    LocalMux                   330    7716               RISE  1       
I__566/I                                    IoInMux                    0      7716               RISE  1       
I__566/O                                    IoInMux                    259    7975               RISE  1       
DIOW_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      7975               RISE  1       
DIOW_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   10212              FALL  1       
DIOW_PRIn_obuf_iopad/DIN                    IO_PAD                     0      10212              FALL  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2353   12566              FALL  1       
DIOW_PRIn                                   U110_TOP                   0      12566              FALL  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_PRIn
Input Port       : A15
Pad to Pad Delay : 12226

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
A15                                         U110_TOP                   0      0                  RISE  1       
A15_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
A15_ibuf_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
A15_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A15_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__119/I                                    Odrv12                     0      1127               RISE  1       
I__119/O                                    Odrv12                     491    1618               RISE  1       
I__120/I                                    LocalMux                   0      1618               RISE  1       
I__120/O                                    LocalMux                   330    1948               RISE  1       
I__121/I                                    InMux                      0      1948               RISE  1       
I__121/O                                    InMux                      259    2207               RISE  1       
U110_ATA.CS0_2_LC_1_10_3/in3                LogicCell40_SEQ_MODE_0000  0      2207               RISE  1       
U110_ATA.CS0_2_LC_1_10_3/lcout              LogicCell40_SEQ_MODE_0000  316    2523               RISE  2       
I__114/I                                    Odrv4                      0      2523               RISE  1       
I__114/O                                    Odrv4                      351    2874               RISE  1       
I__115/I                                    LocalMux                   0      2874               RISE  1       
I__115/O                                    LocalMux                   330    3203               RISE  1       
I__116/I                                    InMux                      0      3203               RISE  1       
I__116/O                                    InMux                      259    3463               RISE  1       
I__118/I                                    CascadeMux                 0      3463               RISE  1       
I__118/O                                    CascadeMux                 0      3463               RISE  1       
U110_ATA.CS0_LC_1_7_6/in2                   LogicCell40_SEQ_MODE_0000  0      3463               RISE  1       
U110_ATA.CS0_LC_1_7_6/lcout                 LogicCell40_SEQ_MODE_0000  351    3813               FALL  4       
I__548/I                                    Odrv12                     0      3813               FALL  1       
I__548/O                                    Odrv12                     540    4353               FALL  1       
I__549/I                                    Span12Mux_h                0      4353               FALL  1       
I__549/O                                    Span12Mux_h                540    4893               FALL  1       
I__550/I                                    Sp12to4                    0      4893               FALL  1       
I__550/O                                    Sp12to4                    449    5342               FALL  1       
I__551/I                                    Span4Mux_v                 0      5342               FALL  1       
I__551/O                                    Span4Mux_v                 372    5714               FALL  1       
I__553/I                                    LocalMux                   0      5714               FALL  1       
I__553/O                                    LocalMux                   309    6023               FALL  1       
I__556/I                                    InMux                      0      6023               FALL  1       
I__556/O                                    InMux                      217    6240               FALL  1       
U110_ATA.RW_EN_RNI88QM1_0_LC_24_11_3/in3    LogicCell40_SEQ_MODE_0000  0      6240               FALL  1       
U110_ATA.RW_EN_RNI88QM1_0_LC_24_11_3/lcout  LogicCell40_SEQ_MODE_0000  316    6556               RISE  1       
I__564/I                                    Odrv12                     0      6556               RISE  1       
I__564/O                                    Odrv12                     491    7047               RISE  1       
I__565/I                                    LocalMux                   0      7047               RISE  1       
I__565/O                                    LocalMux                   330    7376               RISE  1       
I__566/I                                    IoInMux                    0      7376               RISE  1       
I__566/O                                    IoInMux                    259    7636               RISE  1       
DIOW_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      7636               RISE  1       
DIOW_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   9873               FALL  1       
DIOW_PRIn_obuf_iopad/DIN                    IO_PAD                     0      9873               FALL  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2353   12226              FALL  1       
DIOW_PRIn                                   U110_TOP                   0      12226              FALL  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_PRIn
Input Port       : A13
Pad to Pad Delay : 11511

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
A13                                         U110_TOP                   0      0                  RISE  1       
A13_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
A13_ibuf_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
A13_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A13_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__134/I                                    Odrv4                      0      1127               RISE  1       
I__134/O                                    Odrv4                      351    1478               RISE  1       
I__135/I                                    Span4Mux_h                 0      1478               RISE  1       
I__135/O                                    Span4Mux_h                 302    1779               RISE  1       
I__136/I                                    Span4Mux_v                 0      1779               RISE  1       
I__136/O                                    Span4Mux_v                 351    2130               RISE  1       
I__137/I                                    LocalMux                   0      2130               RISE  1       
I__137/O                                    LocalMux                   330    2460               RISE  1       
I__138/I                                    InMux                      0      2460               RISE  1       
I__138/O                                    InMux                      259    2719               RISE  1       
U110_ATA.CS0_LC_1_7_6/in1                   LogicCell40_SEQ_MODE_0000  0      2719               RISE  1       
U110_ATA.CS0_LC_1_7_6/lcout                 LogicCell40_SEQ_MODE_0000  379    3098               FALL  4       
I__548/I                                    Odrv12                     0      3098               FALL  1       
I__548/O                                    Odrv12                     540    3638               FALL  1       
I__549/I                                    Span12Mux_h                0      3638               FALL  1       
I__549/O                                    Span12Mux_h                540    4178               FALL  1       
I__550/I                                    Sp12to4                    0      4178               FALL  1       
I__550/O                                    Sp12to4                    449    4627               FALL  1       
I__551/I                                    Span4Mux_v                 0      4627               FALL  1       
I__551/O                                    Span4Mux_v                 372    4999               FALL  1       
I__553/I                                    LocalMux                   0      4999               FALL  1       
I__553/O                                    LocalMux                   309    5307               FALL  1       
I__556/I                                    InMux                      0      5307               FALL  1       
I__556/O                                    InMux                      217    5525               FALL  1       
U110_ATA.RW_EN_RNI88QM1_0_LC_24_11_3/in3    LogicCell40_SEQ_MODE_0000  0      5525               FALL  1       
U110_ATA.RW_EN_RNI88QM1_0_LC_24_11_3/lcout  LogicCell40_SEQ_MODE_0000  316    5840               RISE  1       
I__564/I                                    Odrv12                     0      5840               RISE  1       
I__564/O                                    Odrv12                     491    6331               RISE  1       
I__565/I                                    LocalMux                   0      6331               RISE  1       
I__565/O                                    LocalMux                   330    6661               RISE  1       
I__566/I                                    IoInMux                    0      6661               RISE  1       
I__566/O                                    IoInMux                    259    6920               RISE  1       
DIOW_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      6920               RISE  1       
DIOW_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   9158               FALL  1       
DIOW_PRIn_obuf_iopad/DIN                    IO_PAD                     0      9158               FALL  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2353   11511              FALL  1       
DIOW_PRIn                                   U110_TOP                   0      11511              FALL  1       

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_PRIn
Input Port       : A12
Pad to Pad Delay : 11420

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
A12                                         U110_TOP                   0      0                  RISE  1       
A12_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
A12_ibuf_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
A12_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A12_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__127/I                                    Odrv4                      0      1127               RISE  1       
I__127/O                                    Odrv4                      351    1478               RISE  1       
I__128/I                                    Span4Mux_h                 0      1478               RISE  1       
I__128/O                                    Span4Mux_h                 302    1779               RISE  1       
I__129/I                                    Span4Mux_v                 0      1779               RISE  1       
I__129/O                                    Span4Mux_v                 351    2130               RISE  1       
I__130/I                                    LocalMux                   0      2130               RISE  1       
I__130/O                                    LocalMux                   330    2460               RISE  1       
I__131/I                                    InMux                      0      2460               RISE  1       
I__131/O                                    InMux                      259    2719               RISE  1       
U110_ATA.CS0_LC_1_7_6/in3                   LogicCell40_SEQ_MODE_0000  0      2719               RISE  1       
U110_ATA.CS0_LC_1_7_6/lcout                 LogicCell40_SEQ_MODE_0000  288    3007               FALL  4       
I__548/I                                    Odrv12                     0      3007               FALL  1       
I__548/O                                    Odrv12                     540    3547               FALL  1       
I__549/I                                    Span12Mux_h                0      3547               FALL  1       
I__549/O                                    Span12Mux_h                540    4087               FALL  1       
I__550/I                                    Sp12to4                    0      4087               FALL  1       
I__550/O                                    Sp12to4                    449    4536               FALL  1       
I__551/I                                    Span4Mux_v                 0      4536               FALL  1       
I__551/O                                    Span4Mux_v                 372    4907               FALL  1       
I__553/I                                    LocalMux                   0      4907               FALL  1       
I__553/O                                    LocalMux                   309    5216               FALL  1       
I__556/I                                    InMux                      0      5216               FALL  1       
I__556/O                                    InMux                      217    5433               FALL  1       
U110_ATA.RW_EN_RNI88QM1_0_LC_24_11_3/in3    LogicCell40_SEQ_MODE_0000  0      5433               FALL  1       
U110_ATA.RW_EN_RNI88QM1_0_LC_24_11_3/lcout  LogicCell40_SEQ_MODE_0000  316    5749               RISE  1       
I__564/I                                    Odrv12                     0      5749               RISE  1       
I__564/O                                    Odrv12                     491    6240               RISE  1       
I__565/I                                    LocalMux                   0      6240               RISE  1       
I__565/O                                    LocalMux                   330    6570               RISE  1       
I__566/I                                    IoInMux                    0      6570               RISE  1       
I__566/O                                    IoInMux                    259    6829               RISE  1       
DIOW_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      6829               RISE  1       
DIOW_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   9066               FALL  1       
DIOW_PRIn_obuf_iopad/DIN                    IO_PAD                     0      9066               FALL  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2353   11420              FALL  1       
DIOW_PRIn                                   U110_TOP                   0      11420              FALL  1       

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_PRIn
Input Port       : RnW
Pad to Pad Delay : 9339

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                         U110_TOP                   0      0                  RISE  1       
RnW_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
RnW_ibuf_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
RnW_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
RnW_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__480/I                                    Odrv12                     0      1207               RISE  1       
I__480/O                                    Odrv12                     491    1698               RISE  1       
I__482/I                                    Span12Mux_v                0      1698               RISE  1       
I__482/O                                    Span12Mux_v                491    2189               RISE  1       
I__485/I                                    Span12Mux_v                0      2189               RISE  1       
I__485/O                                    Span12Mux_v                491    2680               RISE  1       
I__490/I                                    LocalMux                   0      2680               RISE  1       
I__490/O                                    LocalMux                   330    3010               RISE  1       
I__497/I                                    InMux                      0      3010               RISE  1       
I__497/O                                    InMux                      259    3269               RISE  1       
U110_ATA.RW_EN_RNI88QM1_0_LC_24_11_3/in1    LogicCell40_SEQ_MODE_0000  0      3269               RISE  1       
U110_ATA.RW_EN_RNI88QM1_0_LC_24_11_3/lcout  LogicCell40_SEQ_MODE_0000  400    3669               RISE  1       
I__564/I                                    Odrv12                     0      3669               RISE  1       
I__564/O                                    Odrv12                     491    4160               RISE  1       
I__565/I                                    LocalMux                   0      4160               RISE  1       
I__565/O                                    LocalMux                   330    4489               RISE  1       
I__566/I                                    IoInMux                    0      4489               RISE  1       
I__566/O                                    IoInMux                    259    4749               RISE  1       
DIOW_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      4749               RISE  1       
DIOW_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   6986               FALL  1       
DIOW_PRIn_obuf_iopad/DIN                    IO_PAD                     0      6986               FALL  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2353   9339               FALL  1       
DIOW_PRIn                                   U110_TOP                   0      9339               FALL  1       

6.3.8::Path details for port: DIOW_SECn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_SECn
Input Port       : A16
Pad to Pad Delay : 13587

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A16                                       U110_TOP                   0      0                  RISE  1       
A16_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
A16_ibuf_iopad/DOUT                       IO_PAD                     510    510                RISE  1       
A16_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A16_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__122/I                                  Odrv4                      0      1127               RISE  1       
I__122/O                                  Odrv4                      351    1478               RISE  1       
I__123/I                                  Span4Mux_v                 0      1478               RISE  1       
I__123/O                                  Span4Mux_v                 351    1829               RISE  1       
I__124/I                                  Span4Mux_h                 0      1829               RISE  1       
I__124/O                                  Span4Mux_h                 302    2130               RISE  1       
I__125/I                                  LocalMux                   0      2130               RISE  1       
I__125/O                                  LocalMux                   330    2460               RISE  1       
I__126/I                                  InMux                      0      2460               RISE  1       
I__126/O                                  InMux                      259    2719               RISE  1       
U110_ATA.CS0_2_LC_1_10_3/in0              LogicCell40_SEQ_MODE_0000  0      2719               RISE  1       
U110_ATA.CS0_2_LC_1_10_3/lcout            LogicCell40_SEQ_MODE_0000  449    3168               RISE  2       
I__114/I                                  Odrv4                      0      3168               RISE  1       
I__114/O                                  Odrv4                      351    3519               RISE  1       
I__115/I                                  LocalMux                   0      3519               RISE  1       
I__115/O                                  LocalMux                   330    3848               RISE  1       
I__117/I                                  InMux                      0      3848               RISE  1       
I__117/O                                  InMux                      259    4108               RISE  1       
U110_ATA.CS1_LC_1_7_3/in3                 LogicCell40_SEQ_MODE_0000  0      4108               RISE  1       
U110_ATA.CS1_LC_1_7_3/lcout               LogicCell40_SEQ_MODE_0000  288    4395               FALL  4       
I__505/I                                  Odrv12                     0      4395               FALL  1       
I__505/O                                  Odrv12                     540    4935               FALL  1       
I__506/I                                  Span12Mux_h                0      4935               FALL  1       
I__506/O                                  Span12Mux_h                540    5476               FALL  1       
I__508/I                                  Sp12to4                    0      5476               FALL  1       
I__508/O                                  Sp12to4                    449    5924               FALL  1       
I__510/I                                  Span4Mux_v                 0      5924               FALL  1       
I__510/O                                  Span4Mux_v                 372    6296               FALL  1       
I__512/I                                  Span4Mux_h                 0      6296               FALL  1       
I__512/O                                  Span4Mux_h                 316    6612               FALL  1       
I__513/I                                  Span4Mux_v                 0      6612               FALL  1       
I__513/O                                  Span4Mux_v                 372    6983               FALL  1       
I__514/I                                  LocalMux                   0      6983               FALL  1       
I__514/O                                  LocalMux                   309    7292               FALL  1       
I__516/I                                  InMux                      0      7292               FALL  1       
I__516/O                                  InMux                      217    7509               FALL  1       
U110_ATA.RW_EN_RNI88QM1_LC_24_13_4/in3    LogicCell40_SEQ_MODE_0000  0      7509               FALL  1       
U110_ATA.RW_EN_RNI88QM1_LC_24_13_4/lcout  LogicCell40_SEQ_MODE_0000  316    7825               RISE  1       
I__539/I                                  Odrv4                      0      7825               RISE  1       
I__539/O                                  Odrv4                      351    8176               RISE  1       
I__540/I                                  Span4Mux_s3_h              0      8176               RISE  1       
I__540/O                                  Span4Mux_s3_h              231    8407               RISE  1       
I__541/I                                  LocalMux                   0      8407               RISE  1       
I__541/O                                  LocalMux                   330    8737               RISE  1       
I__542/I                                  IoInMux                    0      8737               RISE  1       
I__542/O                                  IoInMux                    259    8996               RISE  1       
DIOW_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      8996               RISE  1       
DIOW_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   11234              FALL  1       
DIOW_SECn_obuf_iopad/DIN                  IO_PAD                     0      11234              FALL  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2353   13587              FALL  1       
DIOW_SECn                                 U110_TOP                   0      13587              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_SECn
Input Port       : ATA_ENn
Pad to Pad Delay : 13337

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                   U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__341/I                                  Odrv12                     0      1207               RISE  1       
I__341/O                                  Odrv12                     491    1698               RISE  1       
I__343/I                                  Sp12to4                    0      1698               RISE  1       
I__343/O                                  Sp12to4                    428    2126               RISE  1       
I__345/I                                  Span4Mux_v                 0      2126               RISE  1       
I__345/O                                  Span4Mux_v                 351    2477               RISE  1       
I__348/I                                  Span4Mux_v                 0      2477               RISE  1       
I__348/O                                  Span4Mux_v                 351    2827               RISE  1       
I__352/I                                  Span4Mux_v                 0      2827               RISE  1       
I__352/O                                  Span4Mux_v                 351    3178               RISE  1       
I__356/I                                  LocalMux                   0      3178               RISE  1       
I__356/O                                  LocalMux                   330    3508               RISE  1       
I__359/I                                  InMux                      0      3508               RISE  1       
I__359/O                                  InMux                      259    3767               RISE  1       
U110_ATA.CS1_LC_1_7_3/in1                 LogicCell40_SEQ_MODE_0000  0      3767               RISE  1       
U110_ATA.CS1_LC_1_7_3/lcout               LogicCell40_SEQ_MODE_0000  379    4146               FALL  4       
I__505/I                                  Odrv12                     0      4146               FALL  1       
I__505/O                                  Odrv12                     540    4686               FALL  1       
I__506/I                                  Span12Mux_h                0      4686               FALL  1       
I__506/O                                  Span12Mux_h                540    5226               FALL  1       
I__508/I                                  Sp12to4                    0      5226               FALL  1       
I__508/O                                  Sp12to4                    449    5675               FALL  1       
I__510/I                                  Span4Mux_v                 0      5675               FALL  1       
I__510/O                                  Span4Mux_v                 372    6046               FALL  1       
I__512/I                                  Span4Mux_h                 0      6046               FALL  1       
I__512/O                                  Span4Mux_h                 316    6362               FALL  1       
I__513/I                                  Span4Mux_v                 0      6362               FALL  1       
I__513/O                                  Span4Mux_v                 372    6734               FALL  1       
I__514/I                                  LocalMux                   0      6734               FALL  1       
I__514/O                                  LocalMux                   309    7042               FALL  1       
I__516/I                                  InMux                      0      7042               FALL  1       
I__516/O                                  InMux                      217    7260               FALL  1       
U110_ATA.RW_EN_RNI88QM1_LC_24_13_4/in3    LogicCell40_SEQ_MODE_0000  0      7260               FALL  1       
U110_ATA.RW_EN_RNI88QM1_LC_24_13_4/lcout  LogicCell40_SEQ_MODE_0000  316    7575               RISE  1       
I__539/I                                  Odrv4                      0      7575               RISE  1       
I__539/O                                  Odrv4                      351    7926               RISE  1       
I__540/I                                  Span4Mux_s3_h              0      7926               RISE  1       
I__540/O                                  Span4Mux_s3_h              231    8158               RISE  1       
I__541/I                                  LocalMux                   0      8158               RISE  1       
I__541/O                                  LocalMux                   330    8487               RISE  1       
I__542/I                                  IoInMux                    0      8487               RISE  1       
I__542/O                                  IoInMux                    259    8747               RISE  1       
DIOW_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      8747               RISE  1       
DIOW_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   10984              FALL  1       
DIOW_SECn_obuf_iopad/DIN                  IO_PAD                     0      10984              FALL  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2353   13337              FALL  1       
DIOW_SECn                                 U110_TOP                   0      13337              FALL  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_SECn
Input Port       : A15
Pad to Pad Delay : 12942

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A15                                       U110_TOP                   0      0                  RISE  1       
A15_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
A15_ibuf_iopad/DOUT                       IO_PAD                     510    510                RISE  1       
A15_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A15_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__119/I                                  Odrv12                     0      1127               RISE  1       
I__119/O                                  Odrv12                     491    1618               RISE  1       
I__120/I                                  LocalMux                   0      1618               RISE  1       
I__120/O                                  LocalMux                   330    1948               RISE  1       
I__121/I                                  InMux                      0      1948               RISE  1       
I__121/O                                  InMux                      259    2207               RISE  1       
U110_ATA.CS0_2_LC_1_10_3/in3              LogicCell40_SEQ_MODE_0000  0      2207               RISE  1       
U110_ATA.CS0_2_LC_1_10_3/lcout            LogicCell40_SEQ_MODE_0000  316    2523               RISE  2       
I__114/I                                  Odrv4                      0      2523               RISE  1       
I__114/O                                  Odrv4                      351    2874               RISE  1       
I__115/I                                  LocalMux                   0      2874               RISE  1       
I__115/O                                  LocalMux                   330    3203               RISE  1       
I__117/I                                  InMux                      0      3203               RISE  1       
I__117/O                                  InMux                      259    3463               RISE  1       
U110_ATA.CS1_LC_1_7_3/in3                 LogicCell40_SEQ_MODE_0000  0      3463               RISE  1       
U110_ATA.CS1_LC_1_7_3/lcout               LogicCell40_SEQ_MODE_0000  288    3750               FALL  4       
I__505/I                                  Odrv12                     0      3750               FALL  1       
I__505/O                                  Odrv12                     540    4290               FALL  1       
I__506/I                                  Span12Mux_h                0      4290               FALL  1       
I__506/O                                  Span12Mux_h                540    4830               FALL  1       
I__508/I                                  Sp12to4                    0      4830               FALL  1       
I__508/O                                  Sp12to4                    449    5279               FALL  1       
I__510/I                                  Span4Mux_v                 0      5279               FALL  1       
I__510/O                                  Span4Mux_v                 372    5651               FALL  1       
I__512/I                                  Span4Mux_h                 0      5651               FALL  1       
I__512/O                                  Span4Mux_h                 316    5966               FALL  1       
I__513/I                                  Span4Mux_v                 0      5966               FALL  1       
I__513/O                                  Span4Mux_v                 372    6338               FALL  1       
I__514/I                                  LocalMux                   0      6338               FALL  1       
I__514/O                                  LocalMux                   309    6647               FALL  1       
I__516/I                                  InMux                      0      6647               FALL  1       
I__516/O                                  InMux                      217    6864               FALL  1       
U110_ATA.RW_EN_RNI88QM1_LC_24_13_4/in3    LogicCell40_SEQ_MODE_0000  0      6864               FALL  1       
U110_ATA.RW_EN_RNI88QM1_LC_24_13_4/lcout  LogicCell40_SEQ_MODE_0000  316    7180               RISE  1       
I__539/I                                  Odrv4                      0      7180               RISE  1       
I__539/O                                  Odrv4                      351    7530               RISE  1       
I__540/I                                  Span4Mux_s3_h              0      7530               RISE  1       
I__540/O                                  Span4Mux_s3_h              231    7762               RISE  1       
I__541/I                                  LocalMux                   0      7762               RISE  1       
I__541/O                                  LocalMux                   330    8092               RISE  1       
I__542/I                                  IoInMux                    0      8092               RISE  1       
I__542/O                                  IoInMux                    259    8351               RISE  1       
DIOW_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      8351               RISE  1       
DIOW_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   10588              FALL  1       
DIOW_SECn_obuf_iopad/DIN                  IO_PAD                     0      10588              FALL  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2353   12942              FALL  1       
DIOW_SECn                                 U110_TOP                   0      12942              FALL  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_SECn
Input Port       : A13
Pad to Pad Delay : 12296

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A13                                       U110_TOP                   0      0                  RISE  1       
A13_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
A13_ibuf_iopad/DOUT                       IO_PAD                     510    510                RISE  1       
A13_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A13_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__134/I                                  Odrv4                      0      1127               RISE  1       
I__134/O                                  Odrv4                      351    1478               RISE  1       
I__135/I                                  Span4Mux_h                 0      1478               RISE  1       
I__135/O                                  Span4Mux_h                 302    1779               RISE  1       
I__136/I                                  Span4Mux_v                 0      1779               RISE  1       
I__136/O                                  Span4Mux_v                 351    2130               RISE  1       
I__137/I                                  LocalMux                   0      2130               RISE  1       
I__137/O                                  LocalMux                   330    2460               RISE  1       
I__139/I                                  InMux                      0      2460               RISE  1       
I__139/O                                  InMux                      259    2719               RISE  1       
U110_ATA.CS1_LC_1_7_3/in0                 LogicCell40_SEQ_MODE_0000  0      2719               RISE  1       
U110_ATA.CS1_LC_1_7_3/lcout               LogicCell40_SEQ_MODE_0000  386    3105               FALL  4       
I__505/I                                  Odrv12                     0      3105               FALL  1       
I__505/O                                  Odrv12                     540    3645               FALL  1       
I__506/I                                  Span12Mux_h                0      3645               FALL  1       
I__506/O                                  Span12Mux_h                540    4185               FALL  1       
I__508/I                                  Sp12to4                    0      4185               FALL  1       
I__508/O                                  Sp12to4                    449    4634               FALL  1       
I__510/I                                  Span4Mux_v                 0      4634               FALL  1       
I__510/O                                  Span4Mux_v                 372    5006               FALL  1       
I__512/I                                  Span4Mux_h                 0      5006               FALL  1       
I__512/O                                  Span4Mux_h                 316    5321               FALL  1       
I__513/I                                  Span4Mux_v                 0      5321               FALL  1       
I__513/O                                  Span4Mux_v                 372    5693               FALL  1       
I__514/I                                  LocalMux                   0      5693               FALL  1       
I__514/O                                  LocalMux                   309    6002               FALL  1       
I__516/I                                  InMux                      0      6002               FALL  1       
I__516/O                                  InMux                      217    6219               FALL  1       
U110_ATA.RW_EN_RNI88QM1_LC_24_13_4/in3    LogicCell40_SEQ_MODE_0000  0      6219               FALL  1       
U110_ATA.RW_EN_RNI88QM1_LC_24_13_4/lcout  LogicCell40_SEQ_MODE_0000  316    6535               RISE  1       
I__539/I                                  Odrv4                      0      6535               RISE  1       
I__539/O                                  Odrv4                      351    6885               RISE  1       
I__540/I                                  Span4Mux_s3_h              0      6885               RISE  1       
I__540/O                                  Span4Mux_s3_h              231    7117               RISE  1       
I__541/I                                  LocalMux                   0      7117               RISE  1       
I__541/O                                  LocalMux                   330    7446               RISE  1       
I__542/I                                  IoInMux                    0      7446               RISE  1       
I__542/O                                  IoInMux                    259    7706               RISE  1       
DIOW_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      7706               RISE  1       
DIOW_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   9943               FALL  1       
DIOW_SECn_obuf_iopad/DIN                  IO_PAD                     0      9943               FALL  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2353   12296              FALL  1       
DIOW_SECn                                 U110_TOP                   0      12296              FALL  1       

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_SECn
Input Port       : A12
Pad to Pad Delay : 12261

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A12                                       U110_TOP                   0      0                  RISE  1       
A12_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
A12_ibuf_iopad/DOUT                       IO_PAD                     510    510                RISE  1       
A12_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
A12_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__127/I                                  Odrv4                      0      1127               RISE  1       
I__127/O                                  Odrv4                      351    1478               RISE  1       
I__128/I                                  Span4Mux_h                 0      1478               RISE  1       
I__128/O                                  Span4Mux_h                 302    1779               RISE  1       
I__129/I                                  Span4Mux_v                 0      1779               RISE  1       
I__129/O                                  Span4Mux_v                 351    2130               RISE  1       
I__130/I                                  LocalMux                   0      2130               RISE  1       
I__130/O                                  LocalMux                   330    2460               RISE  1       
I__132/I                                  InMux                      0      2460               RISE  1       
I__132/O                                  InMux                      259    2719               RISE  1       
I__133/I                                  CascadeMux                 0      2719               RISE  1       
I__133/O                                  CascadeMux                 0      2719               RISE  1       
U110_ATA.CS1_LC_1_7_3/in2                 LogicCell40_SEQ_MODE_0000  0      2719               RISE  1       
U110_ATA.CS1_LC_1_7_3/lcout               LogicCell40_SEQ_MODE_0000  351    3070               FALL  4       
I__505/I                                  Odrv12                     0      3070               FALL  1       
I__505/O                                  Odrv12                     540    3610               FALL  1       
I__506/I                                  Span12Mux_h                0      3610               FALL  1       
I__506/O                                  Span12Mux_h                540    4150               FALL  1       
I__508/I                                  Sp12to4                    0      4150               FALL  1       
I__508/O                                  Sp12to4                    449    4599               FALL  1       
I__510/I                                  Span4Mux_v                 0      4599               FALL  1       
I__510/O                                  Span4Mux_v                 372    4971               FALL  1       
I__512/I                                  Span4Mux_h                 0      4971               FALL  1       
I__512/O                                  Span4Mux_h                 316    5286               FALL  1       
I__513/I                                  Span4Mux_v                 0      5286               FALL  1       
I__513/O                                  Span4Mux_v                 372    5658               FALL  1       
I__514/I                                  LocalMux                   0      5658               FALL  1       
I__514/O                                  LocalMux                   309    5966               FALL  1       
I__516/I                                  InMux                      0      5966               FALL  1       
I__516/O                                  InMux                      217    6184               FALL  1       
U110_ATA.RW_EN_RNI88QM1_LC_24_13_4/in3    LogicCell40_SEQ_MODE_0000  0      6184               FALL  1       
U110_ATA.RW_EN_RNI88QM1_LC_24_13_4/lcout  LogicCell40_SEQ_MODE_0000  316    6499               RISE  1       
I__539/I                                  Odrv4                      0      6499               RISE  1       
I__539/O                                  Odrv4                      351    6850               RISE  1       
I__540/I                                  Span4Mux_s3_h              0      6850               RISE  1       
I__540/O                                  Span4Mux_s3_h              231    7082               RISE  1       
I__541/I                                  LocalMux                   0      7082               RISE  1       
I__541/O                                  LocalMux                   330    7411               RISE  1       
I__542/I                                  IoInMux                    0      7411               RISE  1       
I__542/O                                  IoInMux                    259    7671               RISE  1       
DIOW_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      7671               RISE  1       
DIOW_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   9908               FALL  1       
DIOW_SECn_obuf_iopad/DIN                  IO_PAD                     0      9908               FALL  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2353   12261              FALL  1       
DIOW_SECn                                 U110_TOP                   0      12261              FALL  1       

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_SECn
Input Port       : RnW
Pad to Pad Delay : 9431

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                       U110_TOP                   0      0                  RISE  1       
RnW_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
RnW_ibuf_iopad/DOUT                       IO_PAD                     590    590                RISE  1       
RnW_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
RnW_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__480/I                                  Odrv12                     0      1207               RISE  1       
I__480/O                                  Odrv12                     491    1698               RISE  1       
I__482/I                                  Span12Mux_v                0      1698               RISE  1       
I__482/O                                  Span12Mux_v                491    2189               RISE  1       
I__485/I                                  Span12Mux_v                0      2189               RISE  1       
I__485/O                                  Span12Mux_v                491    2680               RISE  1       
I__493/I                                  LocalMux                   0      2680               RISE  1       
I__493/O                                  LocalMux                   330    3010               RISE  1       
I__500/I                                  InMux                      0      3010               RISE  1       
I__500/O                                  InMux                      259    3269               RISE  1       
U110_ATA.RW_EN_RNI88QM1_LC_24_13_4/in1    LogicCell40_SEQ_MODE_0000  0      3269               RISE  1       
U110_ATA.RW_EN_RNI88QM1_LC_24_13_4/lcout  LogicCell40_SEQ_MODE_0000  400    3669               RISE  1       
I__539/I                                  Odrv4                      0      3669               RISE  1       
I__539/O                                  Odrv4                      351    4020               RISE  1       
I__540/I                                  Span4Mux_s3_h              0      4020               RISE  1       
I__540/O                                  Span4Mux_s3_h              231    4251               RISE  1       
I__541/I                                  LocalMux                   0      4251               RISE  1       
I__541/O                                  LocalMux                   330    4581               RISE  1       
I__542/I                                  IoInMux                    0      4581               RISE  1       
I__542/O                                  IoInMux                    259    4840               RISE  1       
DIOW_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      4840               RISE  1       
DIOW_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   7077               FALL  1       
DIOW_SECn_obuf_iopad/DIN                  IO_PAD                     0      7077               FALL  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2353   9431               FALL  1       
DIOW_SECn                                 U110_TOP                   0      9431               FALL  1       

6.3.9::Path details for port: IDEDIR    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEDIR
Input Port       : RnW
Pad to Pad Delay : 8961

Pad to Pad Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                               U110_TOP                   0      0                  RISE  1       
RnW_ibuf_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  RISE  1       
RnW_ibuf_iopad/DOUT               IO_PAD                     590    590                RISE  1       
RnW_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
RnW_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__480/I                          Odrv12                     0      1207               RISE  1       
I__480/O                          Odrv12                     491    1698               RISE  1       
I__482/I                          Span12Mux_v                0      1698               RISE  1       
I__482/O                          Span12Mux_v                491    2189               RISE  1       
I__484/I                          LocalMux                   0      2189               RISE  1       
I__484/O                          LocalMux                   330    2519               RISE  1       
I__489/I                          InMux                      0      2519               RISE  1       
I__489/O                          InMux                      259    2778               RISE  1       
IDEDIR_obuf_RNO_LC_24_6_6/in3     LogicCell40_SEQ_MODE_0000  0      2778               RISE  1       
IDEDIR_obuf_RNO_LC_24_6_6/lcout   LogicCell40_SEQ_MODE_0000  316    3094               RISE  1       
I__321/I                          Odrv12                     0      3094               RISE  1       
I__321/O                          Odrv12                     491    3585               RISE  1       
I__322/I                          Span12Mux_s4_h             0      3585               RISE  1       
I__322/O                          Span12Mux_s4_h             196    3781               RISE  1       
I__323/I                          LocalMux                   0      3781               RISE  1       
I__323/O                          LocalMux                   330    4111               RISE  1       
I__324/I                          IoInMux                    0      4111               RISE  1       
I__324/O                          IoInMux                    259    4370               RISE  1       
IDEDIR_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4370               RISE  1       
IDEDIR_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6608               FALL  1       
IDEDIR_obuf_iopad/DIN             IO_PAD                     0      6608               FALL  1       
IDEDIR_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   8961               FALL  1       
IDEDIR                            U110_TOP                   0      8961               FALL  1       

6.3.10::Path details for port: IDEHRENn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHRENn
Input Port       : RESETn
Pad to Pad Delay : 9764

Pad to Pad Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RESETn                                       U110_TOP                   0      0                  RISE  1       
RESETn_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
RESETn_ibuf_iopad/DOUT                       IO_PAD                     510    510                RISE  1       
RESETn_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
RESETn_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__362/I                                     Odrv12                     0      1127               RISE  1       
I__362/O                                     Odrv12                     491    1618               RISE  1       
I__363/I                                     Span12Mux_h                0      1618               RISE  1       
I__363/O                                     Span12Mux_h                491    2109               RISE  1       
I__366/I                                     Sp12to4                    0      2109               RISE  1       
I__366/O                                     Sp12to4                    428    2537               RISE  1       
I__371/I                                     Span4Mux_v                 0      2537               RISE  1       
I__371/O                                     Span4Mux_v                 351    2888               RISE  1       
I__378/I                                     Span4Mux_h                 0      2888               RISE  1       
I__378/O                                     Span4Mux_h                 302    3189               RISE  1       
I__385/I                                     LocalMux                   0      3189               RISE  1       
I__385/O                                     LocalMux                   330    3519               RISE  1       
I__391/I                                     InMux                      0      3519               RISE  1       
I__391/O                                     InMux                      259    3778               RISE  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_20_9_7/in3    LogicCell40_SEQ_MODE_0000  0      3778               RISE  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_20_9_7/lcout  LogicCell40_SEQ_MODE_0000  316    4094               RISE  1       
I__396/I                                     Odrv12                     0      4094               RISE  1       
I__396/O                                     Odrv12                     491    4585               RISE  1       
I__397/I                                     LocalMux                   0      4585               RISE  1       
I__397/O                                     LocalMux                   330    4914               RISE  1       
I__398/I                                     IoInMux                    0      4914               RISE  1       
I__398/O                                     IoInMux                    259    5174               RISE  1       
IDEHRENn_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      5174               RISE  1       
IDEHRENn_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2237   7411               FALL  1       
IDEHRENn_obuf_iopad/DIN                      IO_PAD                     0      7411               FALL  1       
IDEHRENn_obuf_iopad/PACKAGEPIN:out           IO_PAD                     2353   9764               FALL  1       
IDEHRENn                                     U110_TOP                   0      9764               FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHRENn
Input Port       : ATA_ENn
Pad to Pad Delay : 9389

Pad to Pad Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                      U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                      IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__342/I                                     Odrv12                     0      1207               RISE  1       
I__342/O                                     Odrv12                     491    1698               RISE  1       
I__344/I                                     Span12Mux_h                0      1698               RISE  1       
I__344/O                                     Span12Mux_h                491    2189               RISE  1       
I__346/I                                     Span12Mux_v                0      2189               RISE  1       
I__346/O                                     Span12Mux_v                491    2680               RISE  1       
I__350/I                                     LocalMux                   0      2680               RISE  1       
I__350/O                                     LocalMux                   330    3010               RISE  1       
I__354/I                                     InMux                      0      3010               RISE  1       
I__354/O                                     InMux                      259    3269               RISE  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_20_9_7/in0    LogicCell40_SEQ_MODE_0000  0      3269               RISE  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_20_9_7/lcout  LogicCell40_SEQ_MODE_0000  449    3718               RISE  1       
I__396/I                                     Odrv12                     0      3718               RISE  1       
I__396/O                                     Odrv12                     491    4209               RISE  1       
I__397/I                                     LocalMux                   0      4209               RISE  1       
I__397/O                                     LocalMux                   330    4539               RISE  1       
I__398/I                                     IoInMux                    0      4539               RISE  1       
I__398/O                                     IoInMux                    259    4798               RISE  1       
IDEHRENn_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      4798               RISE  1       
IDEHRENn_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2237   7035               FALL  1       
IDEHRENn_obuf_iopad/DIN                      IO_PAD                     0      7035               FALL  1       
IDEHRENn_obuf_iopad/PACKAGEPIN:out           IO_PAD                     2353   9389               FALL  1       
IDEHRENn                                     U110_TOP                   0      9389               FALL  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHRENn
Input Port       : RnW
Pad to Pad Delay : 8849

Pad to Pad Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                          U110_TOP                   0      0                  RISE  1       
RnW_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                     0      0                  RISE  1       
RnW_ibuf_iopad/DOUT                          IO_PAD                     590    590                RISE  1       
RnW_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
RnW_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__481/I                                     Odrv12                     0      1207               RISE  1       
I__481/O                                     Odrv12                     491    1698               RISE  1       
I__483/I                                     Span12Mux_v                0      1698               RISE  1       
I__483/O                                     Span12Mux_v                491    2189               RISE  1       
I__487/I                                     LocalMux                   0      2189               RISE  1       
I__487/O                                     LocalMux                   330    2519               RISE  1       
I__495/I                                     InMux                      0      2519               RISE  1       
I__495/O                                     InMux                      259    2778               RISE  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_20_9_7/in1    LogicCell40_SEQ_MODE_0000  0      2778               RISE  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_20_9_7/lcout  LogicCell40_SEQ_MODE_0000  400    3178               RISE  1       
I__396/I                                     Odrv12                     0      3178               RISE  1       
I__396/O                                     Odrv12                     491    3669               RISE  1       
I__397/I                                     LocalMux                   0      3669               RISE  1       
I__397/O                                     LocalMux                   330    3999               RISE  1       
I__398/I                                     IoInMux                    0      3999               RISE  1       
I__398/O                                     IoInMux                    259    4258               RISE  1       
IDEHRENn_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      4258               RISE  1       
IDEHRENn_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2237   6495               FALL  1       
IDEHRENn_obuf_iopad/DIN                      IO_PAD                     0      6495               FALL  1       
IDEHRENn_obuf_iopad/PACKAGEPIN:out           IO_PAD                     2353   8849               FALL  1       
IDEHRENn                                     U110_TOP                   0      8849               FALL  1       

6.3.11::Path details for port: IDEHWENn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHWENn
Input Port       : RESETn
Pad to Pad Delay : 10936

Pad to Pad Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RESETn                                        U110_TOP                   0      0                  RISE  1       
RESETn_ibuf_iopad/PACKAGEPIN:in               IO_PAD                     0      0                  RISE  1       
RESETn_ibuf_iopad/DOUT                        IO_PAD                     510    510                RISE  1       
RESETn_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
RESETn_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__362/I                                      Odrv12                     0      1127               RISE  1       
I__362/O                                      Odrv12                     491    1618               RISE  1       
I__363/I                                      Span12Mux_h                0      1618               RISE  1       
I__363/O                                      Span12Mux_h                491    2109               RISE  1       
I__366/I                                      Sp12to4                    0      2109               RISE  1       
I__366/O                                      Sp12to4                    428    2537               RISE  1       
I__371/I                                      Span4Mux_v                 0      2537               RISE  1       
I__371/O                                      Span4Mux_v                 351    2888               RISE  1       
I__378/I                                      Span4Mux_h                 0      2888               RISE  1       
I__378/O                                      Span4Mux_h                 302    3189               RISE  1       
I__386/I                                      Span4Mux_v                 0      3189               RISE  1       
I__386/O                                      Span4Mux_v                 351    3540               RISE  1       
I__392/I                                      LocalMux                   0      3540               RISE  1       
I__392/O                                      LocalMux                   330    3869               RISE  1       
I__395/I                                      InMux                      0      3869               RISE  1       
I__395/O                                      InMux                      259    4129               RISE  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_20_11_7/in0    LogicCell40_SEQ_MODE_0000  0      4129               RISE  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_20_11_7/lcout  LogicCell40_SEQ_MODE_0000  449    4578               RISE  1       
I__335/I                                      Odrv4                      0      4578               RISE  1       
I__335/O                                      Odrv4                      351    4928               RISE  1       
I__336/I                                      Span4Mux_v                 0      4928               RISE  1       
I__336/O                                      Span4Mux_v                 351    5279               RISE  1       
I__337/I                                      Span4Mux_h                 0      5279               RISE  1       
I__337/O                                      Span4Mux_h                 302    5581               RISE  1       
I__338/I                                      Span4Mux_s1_h              0      5581               RISE  1       
I__338/O                                      Span4Mux_s1_h              175    5756               RISE  1       
I__339/I                                      LocalMux                   0      5756               RISE  1       
I__339/O                                      LocalMux                   330    6086               RISE  1       
I__340/I                                      IoInMux                    0      6086               RISE  1       
I__340/O                                      IoInMux                    259    6345               RISE  1       
IDEHWENn_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      6345               RISE  1       
IDEHWENn_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   8582               FALL  1       
IDEHWENn_obuf_iopad/DIN                       IO_PAD                     0      8582               FALL  1       
IDEHWENn_obuf_iopad/PACKAGEPIN:out            IO_PAD                     2353   10936              FALL  1       
IDEHWENn                                      U110_TOP                   0      10936              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHWENn
Input Port       : RnW
Pad to Pad Delay : 10027

Pad to Pad Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                           U110_TOP                   0      0                  RISE  1       
RnW_ibuf_iopad/PACKAGEPIN:in                  IO_PAD                     0      0                  RISE  1       
RnW_ibuf_iopad/DOUT                           IO_PAD                     590    590                RISE  1       
RnW_ibuf_preio/PADIN                          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
RnW_ibuf_preio/DIN0                           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__481/I                                      Odrv12                     0      1207               RISE  1       
I__481/O                                      Odrv12                     491    1698               RISE  1       
I__483/I                                      Span12Mux_v                0      1698               RISE  1       
I__483/O                                      Span12Mux_v                491    2189               RISE  1       
I__488/I                                      Span12Mux_v                0      2189               RISE  1       
I__488/O                                      Span12Mux_v                491    2680               RISE  1       
I__496/I                                      LocalMux                   0      2680               RISE  1       
I__496/O                                      LocalMux                   330    3010               RISE  1       
I__502/I                                      InMux                      0      3010               RISE  1       
I__502/O                                      InMux                      259    3269               RISE  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_20_11_7/in1    LogicCell40_SEQ_MODE_0000  0      3269               RISE  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_20_11_7/lcout  LogicCell40_SEQ_MODE_0000  400    3669               RISE  1       
I__335/I                                      Odrv4                      0      3669               RISE  1       
I__335/O                                      Odrv4                      351    4020               RISE  1       
I__336/I                                      Span4Mux_v                 0      4020               RISE  1       
I__336/O                                      Span4Mux_v                 351    4370               RISE  1       
I__337/I                                      Span4Mux_h                 0      4370               RISE  1       
I__337/O                                      Span4Mux_h                 302    4672               RISE  1       
I__338/I                                      Span4Mux_s1_h              0      4672               RISE  1       
I__338/O                                      Span4Mux_s1_h              175    4847               RISE  1       
I__339/I                                      LocalMux                   0      4847               RISE  1       
I__339/O                                      LocalMux                   330    5177               RISE  1       
I__340/I                                      IoInMux                    0      5177               RISE  1       
I__340/O                                      IoInMux                    259    5436               RISE  1       
IDEHWENn_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5436               RISE  1       
IDEHWENn_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   7674               FALL  1       
IDEHWENn_obuf_iopad/DIN                       IO_PAD                     0      7674               FALL  1       
IDEHWENn_obuf_iopad/PACKAGEPIN:out            IO_PAD                     2353   10027              FALL  1       
IDEHWENn                                      U110_TOP                   0      10027              FALL  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHWENn
Input Port       : ATA_ENn
Pad to Pad Delay : 9943

Pad to Pad Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                       U110_TOP                   0      0                  RISE  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
ATA_ENn_ibuf_iopad/DOUT                       IO_PAD                     590    590                RISE  1       
ATA_ENn_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ATA_ENn_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__342/I                                      Odrv12                     0      1207               RISE  1       
I__342/O                                      Odrv12                     491    1698               RISE  1       
I__344/I                                      Span12Mux_h                0      1698               RISE  1       
I__344/O                                      Span12Mux_h                491    2189               RISE  1       
I__346/I                                      Span12Mux_v                0      2189               RISE  1       
I__346/O                                      Span12Mux_v                491    2680               RISE  1       
I__349/I                                      LocalMux                   0      2680               RISE  1       
I__349/O                                      LocalMux                   330    3010               RISE  1       
I__353/I                                      InMux                      0      3010               RISE  1       
I__353/O                                      InMux                      259    3269               RISE  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_20_11_7/in3    LogicCell40_SEQ_MODE_0000  0      3269               RISE  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_20_11_7/lcout  LogicCell40_SEQ_MODE_0000  316    3585               RISE  1       
I__335/I                                      Odrv4                      0      3585               RISE  1       
I__335/O                                      Odrv4                      351    3935               RISE  1       
I__336/I                                      Span4Mux_v                 0      3935               RISE  1       
I__336/O                                      Span4Mux_v                 351    4286               RISE  1       
I__337/I                                      Span4Mux_h                 0      4286               RISE  1       
I__337/O                                      Span4Mux_h                 302    4588               RISE  1       
I__338/I                                      Span4Mux_s1_h              0      4588               RISE  1       
I__338/O                                      Span4Mux_s1_h              175    4763               RISE  1       
I__339/I                                      LocalMux                   0      4763               RISE  1       
I__339/O                                      LocalMux                   330    5093               RISE  1       
I__340/I                                      IoInMux                    0      5093               RISE  1       
I__340/O                                      IoInMux                    259    5352               RISE  1       
IDEHWENn_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5352               RISE  1       
IDEHWENn_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2237   7589               FALL  1       
IDEHWENn_obuf_iopad/DIN                       IO_PAD                     0      7589               FALL  1       
IDEHWENn_obuf_iopad/PACKAGEPIN:out            IO_PAD                     2353   9943               FALL  1       
IDEHWENn                                      U110_TOP                   0      9943               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: ATA_ENn   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : ATA_ENn
Clock Port        : CLK40
Clock Reference   : CLK40:R
Hold Time         : -2250


Capture Clock Path Delay       2835
+ Hold  Time                      0
- Data Path Delay             -5085
---------------------------- ------
Hold Time                     -2250

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                     U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                     IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__342/I                                    Odrv12                     0      1003               FALL  1       
I__342/O                                    Odrv12                     540    1543               FALL  1       
I__344/I                                    Span12Mux_h                0      1543               FALL  1       
I__344/O                                    Span12Mux_h                540    2083               FALL  1       
I__347/I                                    Sp12to4                    0      2083               FALL  1       
I__347/O                                    Sp12to4                    449    2532               FALL  1       
I__351/I                                    Span4Mux_v                 0      2532               FALL  1       
I__351/O                                    Span4Mux_v                 372    2904               FALL  1       
I__355/I                                    Span4Mux_v                 0      2904               FALL  1       
I__355/O                                    Span4Mux_v                 372    3275               FALL  1       
I__357/I                                    Span4Mux_v                 0      3275               FALL  1       
I__357/O                                    Span4Mux_v                 372    3647               FALL  1       
I__360/I                                    LocalMux                   0      3647               FALL  1       
I__360/O                                    LocalMux                   309    3956               FALL  1       
I__361/I                                    InMux                      0      3956               FALL  1       
I__361/O                                    InMux                      217    4173               FALL  1       
U110_ATA.ATA_START_RNI20BK_LC_17_7_5/in0    LogicCell40_SEQ_MODE_0000  0      4173               FALL  1       
U110_ATA.ATA_START_RNI20BK_LC_17_7_5/lcout  LogicCell40_SEQ_MODE_0000  386    4559               FALL  4       
I__228/I                                    LocalMux                   0      4559               FALL  1       
I__228/O                                    LocalMux                   309    4867               FALL  1       
I__231/I                                    InMux                      0      4867               FALL  1       
I__231/O                                    InMux                      217    5085               FALL  1       
U110_ATA.ATA_START_LC_17_7_4/in3            LogicCell40_SEQ_MODE_1000  0      5085               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__298/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__298/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__299/I                                            GlobalMux                  0      2372               RISE  1       
I__299/O                                            GlobalMux                  154    2527               RISE  1       
I__302/I                                            ClkMux                     0      2527               RISE  1       
I__302/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.ATA_START_LC_17_7_4/clk                    LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.4.2::Path details for port: RESETn    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RESETn
Clock Port        : CLK40
Clock Reference   : CLK40:F
Hold Time         : -52


Capture Clock Path Delay       2477
+ Hold  Time                      0
- Data Path Delay             -2529
---------------------------- ------
Hold Time                       -52

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RESETn                                         U110_TOP                   0      0                  FALL  1       
RESETn_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
RESETn_ibuf_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
RESETn_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
RESETn_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__362/I                                       Odrv12                     0      923                FALL  1       
I__362/O                                       Odrv12                     540    1463               FALL  1       
I__363/I                                       Span12Mux_h                0      1463               FALL  1       
I__363/O                                       Span12Mux_h                540    2003               FALL  1       
I__365/I                                       LocalMux                   0      2003               FALL  1       
I__365/O                                       LocalMux                   309    2312               FALL  1       
I__370/I                                       InMux                      0      2312               FALL  1       
I__370/O                                       InMux                      217    2529               FALL  1       
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/in0  LogicCell40_SEQ_MODE_1000  0      2529               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  FALL  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      460                FALL  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1708   2168               FALL  1       
I__298/I                                            gio2CtrlBuf                0      2168               FALL  1       
I__298/O                                            gio2CtrlBuf                0      2168               FALL  1       
I__299/I                                            GlobalMux                  0      2168               FALL  1       
I__299/O                                            GlobalMux                  77     2245               FALL  1       
I__301/I                                            ClkMux                     0      2245               FALL  1       
I__301/O                                            ClkMux                     231    2477               FALL  1       
INVU110_CYCLE_TERMINATION.TACK_OUTC/I               INV                        0      2477               FALL  1       
INVU110_CYCLE_TERMINATION.TACK_OUTC/O               INV                        0      2477               RISE  1       
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/clk       LogicCell40_SEQ_MODE_1000  0      2477               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RESETn
Clock Port        : CLK40
Clock Reference   : CLK40:R
Hold Time         : -508


Capture Clock Path Delay       2835
+ Hold  Time                      0
- Data Path Delay             -3343
---------------------------- ------
Hold Time                      -508

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
RESETn                                U110_TOP                   0      0                  FALL  1       
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  FALL  1       
RESETn_ibuf_iopad/DOUT                IO_PAD                     460    460                FALL  1       
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__362/I                              Odrv12                     0      923                FALL  1       
I__362/O                              Odrv12                     540    1463               FALL  1       
I__363/I                              Span12Mux_h                0      1463               FALL  1       
I__363/O                              Span12Mux_h                540    2003               FALL  1       
I__364/I                              LocalMux                   0      2003               FALL  1       
I__364/O                              LocalMux                   309    2312               FALL  1       
I__369/I                              InMux                      0      2312               FALL  1       
I__369/O                              InMux                      217    2529               FALL  1       
RESETn_ibuf_RNIM9SF_LC_17_5_7/in3     LogicCell40_SEQ_MODE_0000  0      2529               FALL  1       
RESETn_ibuf_RNIM9SF_LC_17_5_7/lcout   LogicCell40_SEQ_MODE_0000  288    2817               FALL  10      
I__402/I                              LocalMux                   0      2817               FALL  1       
I__402/O                              LocalMux                   309    3125               FALL  1       
I__409/I                              InMux                      0      3125               FALL  1       
I__409/O                              InMux                      217    3343               FALL  1       
I__419/I                              CascadeMux                 0      3343               FALL  1       
I__419/O                              CascadeMux                 0      3343               FALL  1       
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/in2  LogicCell40_SEQ_MODE_1000  0      3343               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__298/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__298/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__299/I                                            GlobalMux                  0      2372               RISE  1       
I__299/O                                            GlobalMux                  154    2527               RISE  1       
I__303/I                                            ClkMux                     0      2527               RISE  1       
I__303/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/clk                LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.4.3::Path details for port: RnW       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RnW
Clock Port        : CLK40
Clock Reference   : CLK40:R
Hold Time         : -1759


Capture Clock Path Delay       2835
+ Hold  Time                      0
- Data Path Delay             -4594
---------------------------- ------
Hold Time                     -1759

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                      U110_TOP                   0      0                  FALL  1       
RnW_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  FALL  1       
RnW_ibuf_iopad/DOUT                      IO_PAD                     540    540                FALL  1       
RnW_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
RnW_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__480/I                                 Odrv12                     0      1003               FALL  1       
I__480/O                                 Odrv12                     540    1543               FALL  1       
I__482/I                                 Span12Mux_v                0      1543               FALL  1       
I__482/O                                 Span12Mux_v                540    2083               FALL  1       
I__486/I                                 Sp12to4                    0      2083               FALL  1       
I__486/O                                 Sp12to4                    449    2532               FALL  1       
I__494/I                                 Span4Mux_h                 0      2532               FALL  1       
I__494/O                                 Span4Mux_h                 316    2847               FALL  1       
I__501/I                                 Span4Mux_h                 0      2847               FALL  1       
I__501/O                                 Span4Mux_h                 316    3163               FALL  1       
I__503/I                                 LocalMux                   0      3163               FALL  1       
I__503/O                                 LocalMux                   309    3472               FALL  1       
I__504/I                                 InMux                      0      3472               FALL  1       
I__504/O                                 InMux                      217    3689               FALL  1       
U110_ATA.ATA_TACK_RNO_0_LC_18_6_5/in1    LogicCell40_SEQ_MODE_0000  0      3689               FALL  1       
U110_ATA.ATA_TACK_RNO_0_LC_18_6_5/lcout  LogicCell40_SEQ_MODE_0000  379    4068               FALL  1       
I__209/I                                 LocalMux                   0      4068               FALL  1       
I__209/O                                 LocalMux                   309    4376               FALL  1       
I__210/I                                 InMux                      0      4376               FALL  1       
I__210/O                                 InMux                      217    4594               FALL  1       
U110_ATA.ATA_TACK_LC_18_6_2/in1          LogicCell40_SEQ_MODE_1000  0      4594               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__298/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__298/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__299/I                                            GlobalMux                  0      2372               RISE  1       
I__299/O                                            GlobalMux                  154    2527               RISE  1       
I__303/I                                            ClkMux                     0      2527               RISE  1       
I__303/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.ATA_TACK_LC_18_6_2/clk                     LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.4.4::Path details for port: TSn       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : TSn
Clock Port        : CLK40
Clock Reference   : CLK40:R
Hold Time         : -1419


Capture Clock Path Delay       2835
+ Hold  Time                      0
- Data Path Delay             -4254
---------------------------- ------
Hold Time                     -1419

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
TSn                                         U110_TOP                   0      0                  FALL  1       
TSn_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
TSn_ibuf_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
TSn_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
TSn_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__167/I                                    Odrv12                     0      923                FALL  1       
I__167/O                                    Odrv12                     540    1463               FALL  1       
I__168/I                                    Span12Mux_h                0      1463               FALL  1       
I__168/O                                    Span12Mux_h                540    2003               FALL  1       
I__169/I                                    Sp12to4                    0      2003               FALL  1       
I__169/O                                    Sp12to4                    449    2452               FALL  1       
I__170/I                                    Span4Mux_v                 0      2452               FALL  1       
I__170/O                                    Span4Mux_v                 372    2824               FALL  1       
I__171/I                                    LocalMux                   0      2824               FALL  1       
I__171/O                                    LocalMux                   309    3132               FALL  1       
I__172/I                                    InMux                      0      3132               FALL  1       
I__172/O                                    InMux                      217    3350               FALL  1       
U110_ATA.ATA_START_RNI20BK_LC_17_7_5/in1    LogicCell40_SEQ_MODE_0000  0      3350               FALL  1       
U110_ATA.ATA_START_RNI20BK_LC_17_7_5/lcout  LogicCell40_SEQ_MODE_0000  379    3728               FALL  4       
I__228/I                                    LocalMux                   0      3728               FALL  1       
I__228/O                                    LocalMux                   309    4037               FALL  1       
I__231/I                                    InMux                      0      4037               FALL  1       
I__231/O                                    InMux                      217    4254               FALL  1       
U110_ATA.ATA_START_LC_17_7_4/in3            LogicCell40_SEQ_MODE_1000  0      4254               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__298/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__298/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__299/I                                            GlobalMux                  0      2372               RISE  1       
I__299/O                                            GlobalMux                  154    2527               RISE  1       
I__302/I                                            ClkMux                     0      2527               RISE  1       
I__302/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.ATA_START_LC_17_7_4/clk                    LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: DIOR_PRIn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DIOR_PRIn
Clock Port         : CLK40
Clock Reference    : CLK40:R
Clock to Out Delay : 11355


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7980
---------------------------- ------
Clock To Out Delay            11355

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__298/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__298/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__299/I                                            GlobalMux                  0      2372               RISE  1       
I__299/O                                            GlobalMux                  154    2527               RISE  1       
I__305/I                                            ClkMux                     0      2527               RISE  1       
I__305/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.RW_EN_LC_18_7_3/clk                        LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_ATA.RW_EN_LC_18_7_3/lcout              LogicCell40_SEQ_MODE_1000  540    3375               RISE  5       
I__468/I                                    Odrv4                      0      3375               RISE  1       
I__468/O                                    Odrv4                      351    3726               RISE  1       
I__470/I                                    Span4Mux_v                 0      3726               RISE  1       
I__470/O                                    Span4Mux_v                 351    4077               RISE  1       
I__471/I                                    Span4Mux_h                 0      4077               RISE  1       
I__471/O                                    Span4Mux_h                 302    4378               RISE  1       
I__473/I                                    Span4Mux_v                 0      4378               RISE  1       
I__473/O                                    Span4Mux_v                 351    4729               RISE  1       
I__475/I                                    LocalMux                   0      4729               RISE  1       
I__475/O                                    LocalMux                   330    5058               RISE  1       
I__477/I                                    InMux                      0      5058               RISE  1       
I__477/O                                    InMux                      259    5318               RISE  1       
U110_ATA.RW_EN_RNI88QM1_2_LC_24_12_3/in3    LogicCell40_SEQ_MODE_0000  0      5318               RISE  1       
U110_ATA.RW_EN_RNI88QM1_2_LC_24_12_3/lcout  LogicCell40_SEQ_MODE_0000  288    5605               FALL  1       
I__543/I                                    Odrv4                      0      5605               FALL  1       
I__543/O                                    Odrv4                      372    5977               FALL  1       
I__544/I                                    Span4Mux_s3_h              0      5977               FALL  1       
I__544/O                                    Span4Mux_s3_h              231    6209               FALL  1       
I__545/I                                    IoSpan4Mux                 0      6209               FALL  1       
I__545/O                                    IoSpan4Mux                 323    6531               FALL  1       
I__546/I                                    LocalMux                   0      6531               FALL  1       
I__546/O                                    LocalMux                   309    6840               FALL  1       
I__547/I                                    IoInMux                    0      6840               FALL  1       
I__547/O                                    IoInMux                    217    7057               FALL  1       
DIOR_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      7057               FALL  1       
DIOR_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   9063               RISE  1       
DIOR_PRIn_obuf_iopad/DIN                    IO_PAD                     0      9063               RISE  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2292   11355              RISE  1       
DIOR_PRIn                                   U110_TOP                   0      11355              RISE  1       

6.5.2::Path details for port: DIOR_SECn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DIOR_SECn
Clock Port         : CLK40
Clock Reference    : CLK40:R
Clock to Out Delay : 11341


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7966
---------------------------- ------
Clock To Out Delay            11341

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__298/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__298/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__299/I                                            GlobalMux                  0      2372               RISE  1       
I__299/O                                            GlobalMux                  154    2527               RISE  1       
I__305/I                                            ClkMux                     0      2527               RISE  1       
I__305/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.RW_EN_LC_18_7_3/clk                        LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_ATA.RW_EN_LC_18_7_3/lcout              LogicCell40_SEQ_MODE_1000  540    3375               RISE  5       
I__468/I                                    Odrv4                      0      3375               RISE  1       
I__468/O                                    Odrv4                      351    3726               RISE  1       
I__470/I                                    Span4Mux_v                 0      3726               RISE  1       
I__470/O                                    Span4Mux_v                 351    4077               RISE  1       
I__471/I                                    Span4Mux_h                 0      4077               RISE  1       
I__471/O                                    Span4Mux_h                 302    4378               RISE  1       
I__473/I                                    Span4Mux_v                 0      4378               RISE  1       
I__473/O                                    Span4Mux_v                 351    4729               RISE  1       
I__476/I                                    LocalMux                   0      4729               RISE  1       
I__476/O                                    LocalMux                   330    5058               RISE  1       
I__478/I                                    InMux                      0      5058               RISE  1       
I__478/O                                    InMux                      259    5318               RISE  1       
U110_ATA.RW_EN_RNI88QM1_1_LC_24_13_7/in3    LogicCell40_SEQ_MODE_0000  0      5318               RISE  1       
U110_ATA.RW_EN_RNI88QM1_1_LC_24_13_7/lcout  LogicCell40_SEQ_MODE_0000  288    5605               FALL  1       
I__462/I                                    Odrv4                      0      5605               FALL  1       
I__462/O                                    Odrv4                      372    5977               FALL  1       
I__463/I                                    Span4Mux_v                 0      5977               FALL  1       
I__463/O                                    Span4Mux_v                 372    6349               FALL  1       
I__464/I                                    Span4Mux_s1_h              0      6349               FALL  1       
I__464/O                                    Span4Mux_s1_h              168    6517               FALL  1       
I__465/I                                    LocalMux                   0      6517               FALL  1       
I__465/O                                    LocalMux                   309    6826               FALL  1       
I__466/I                                    IoInMux                    0      6826               FALL  1       
I__466/O                                    IoInMux                    217    7043               FALL  1       
DIOR_SECn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      7043               FALL  1       
DIOR_SECn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   9049               RISE  1       
DIOR_SECn_obuf_iopad/DIN                    IO_PAD                     0      9049               RISE  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2292   11341              RISE  1       
DIOR_SECn                                   U110_TOP                   0      11341              RISE  1       

6.5.3::Path details for port: DIOW_PRIn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DIOW_PRIn
Clock Port         : CLK40
Clock Reference    : CLK40:R
Clock to Out Delay : 10709


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7334
---------------------------- ------
Clock To Out Delay            10709

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__298/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__298/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__299/I                                            GlobalMux                  0      2372               RISE  1       
I__299/O                                            GlobalMux                  154    2527               RISE  1       
I__305/I                                            ClkMux                     0      2527               RISE  1       
I__305/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.RW_EN_LC_18_7_3/clk                        LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_ATA.RW_EN_LC_18_7_3/lcout              LogicCell40_SEQ_MODE_1000  540    3375               FALL  5       
I__468/I                                    Odrv4                      0      3375               FALL  1       
I__468/O                                    Odrv4                      372    3747               FALL  1       
I__470/I                                    Span4Mux_v                 0      3747               FALL  1       
I__470/O                                    Span4Mux_v                 372    4119               FALL  1       
I__471/I                                    Span4Mux_h                 0      4119               FALL  1       
I__471/O                                    Span4Mux_h                 316    4434               FALL  1       
I__472/I                                    LocalMux                   0      4434               FALL  1       
I__472/O                                    LocalMux                   309    4743               FALL  1       
I__474/I                                    InMux                      0      4743               FALL  1       
I__474/O                                    InMux                      217    4960               FALL  1       
U110_ATA.RW_EN_RNI88QM1_0_LC_24_11_3/in0    LogicCell40_SEQ_MODE_0000  0      4960               FALL  1       
U110_ATA.RW_EN_RNI88QM1_0_LC_24_11_3/lcout  LogicCell40_SEQ_MODE_0000  386    5346               FALL  1       
I__564/I                                    Odrv12                     0      5346               FALL  1       
I__564/O                                    Odrv12                     540    5886               FALL  1       
I__565/I                                    LocalMux                   0      5886               FALL  1       
I__565/O                                    LocalMux                   309    6195               FALL  1       
I__566/I                                    IoInMux                    0      6195               FALL  1       
I__566/O                                    IoInMux                    217    6412               FALL  1       
DIOW_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      6412               FALL  1       
DIOW_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   8418               RISE  1       
DIOW_PRIn_obuf_iopad/DIN                    IO_PAD                     0      8418               RISE  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2292   10709              RISE  1       
DIOW_PRIn                                   U110_TOP                   0      10709              RISE  1       

6.5.4::Path details for port: DIOW_SECn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DIOW_SECn
Clock Port         : CLK40
Clock Reference    : CLK40:R
Clock to Out Delay : 11130


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              7755
---------------------------- ------
Clock To Out Delay            11130

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                               U110_TOP                   0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__298/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__298/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__299/I                                            GlobalMux                  0      2372               RISE  1       
I__299/O                                            GlobalMux                  154    2527               RISE  1       
I__305/I                                            ClkMux                     0      2527               RISE  1       
I__305/O                                            ClkMux                     309    2835               RISE  1       
U110_ATA.RW_EN_LC_18_7_3/clk                        LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_ATA.RW_EN_LC_18_7_3/lcout            LogicCell40_SEQ_MODE_1000  540    3375               RISE  5       
I__468/I                                  Odrv4                      0      3375               RISE  1       
I__468/O                                  Odrv4                      351    3726               RISE  1       
I__470/I                                  Span4Mux_v                 0      3726               RISE  1       
I__470/O                                  Span4Mux_v                 351    4077               RISE  1       
I__471/I                                  Span4Mux_h                 0      4077               RISE  1       
I__471/O                                  Span4Mux_h                 302    4378               RISE  1       
I__473/I                                  Span4Mux_v                 0      4378               RISE  1       
I__473/O                                  Span4Mux_v                 351    4729               RISE  1       
I__476/I                                  LocalMux                   0      4729               RISE  1       
I__476/O                                  LocalMux                   330    5058               RISE  1       
I__479/I                                  InMux                      0      5058               RISE  1       
I__479/O                                  InMux                      259    5318               RISE  1       
U110_ATA.RW_EN_RNI88QM1_LC_24_13_4/in0    LogicCell40_SEQ_MODE_0000  0      5318               RISE  1       
U110_ATA.RW_EN_RNI88QM1_LC_24_13_4/lcout  LogicCell40_SEQ_MODE_0000  386    5704               FALL  1       
I__539/I                                  Odrv4                      0      5704               FALL  1       
I__539/O                                  Odrv4                      372    6075               FALL  1       
I__540/I                                  Span4Mux_s3_h              0      6075               FALL  1       
I__540/O                                  Span4Mux_s3_h              231    6307               FALL  1       
I__541/I                                  LocalMux                   0      6307               FALL  1       
I__541/O                                  LocalMux                   309    6615               FALL  1       
I__542/I                                  IoInMux                    0      6615               FALL  1       
I__542/O                                  IoInMux                    217    6833               FALL  1       
DIOW_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      6833               FALL  1       
DIOW_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   8839               RISE  1       
DIOW_SECn_obuf_iopad/DIN                  IO_PAD                     0      8839               RISE  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2292   11130              RISE  1       
DIOW_SECn                                 U110_TOP                   0      11130              RISE  1       

6.5.5::Path details for port: TACKn     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : TACKn
Clock Port         : CLK40
Clock Reference    : CLK40:F
Clock to Out Delay : 8913


Launch Clock Path Delay        2477
+ Clock To Q Delay              540
+ Data Path Delay              5896
---------------------------- ------
Clock To Out Delay             8913

Launch Clock Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK40                                                    U110_TOP                   0      0                  FALL  1       
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                0      460                FALL  1       
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                1708   2168               FALL  1       
I__298/I                                                 gio2CtrlBuf                0      2168               FALL  1       
I__298/O                                                 gio2CtrlBuf                0      2168               FALL  1       
I__299/I                                                 GlobalMux                  0      2168               FALL  1       
I__299/O                                                 GlobalMux                  77     2245               FALL  1       
I__306/I                                                 ClkMux                     0      2245               FALL  1       
I__306/O                                                 ClkMux                     231    2477               FALL  1       
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                        0      2477               FALL  1       
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                        0      2477               RISE  1       
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk  LogicCell40_SEQ_MODE_1001  0      2477               RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/lcout  LogicCell40_SEQ_MODE_1001  540    3017               FALL  1       
I__331/I                                                   Odrv4                      0      3017               FALL  1       
I__331/O                                                   Odrv4                      372    3388               FALL  1       
I__332/I                                                   Span4Mux_v                 0      3388               FALL  1       
I__332/O                                                   Span4Mux_v                 372    3760               FALL  1       
I__333/I                                                   LocalMux                   0      3760               FALL  1       
I__333/O                                                   LocalMux                   309    4069               FALL  1       
I__334/I                                                   InMux                      0      4069               FALL  1       
I__334/O                                                   InMux                      217    4286               FALL  1       
TACKn_obuft_RNO_LC_22_3_6/in3                              LogicCell40_SEQ_MODE_0000  0      4286               FALL  1       
TACKn_obuft_RNO_LC_22_3_6/lcout                            LogicCell40_SEQ_MODE_0000  288    4574               FALL  1       
I__325/I                                                   Odrv4                      0      4574               FALL  1       
I__325/O                                                   Odrv4                      372    4945               FALL  1       
I__326/I                                                   Span4Mux_v                 0      4945               FALL  1       
I__326/O                                                   Span4Mux_v                 372    5317               FALL  1       
I__327/I                                                   Span4Mux_v                 0      5317               FALL  1       
I__327/O                                                   Span4Mux_v                 372    5689               FALL  1       
I__328/I                                                   Span4Mux_s3_h              0      5689               FALL  1       
I__328/O                                                   Span4Mux_s3_h              231    5920               FALL  1       
I__329/I                                                   LocalMux                   0      5920               FALL  1       
I__329/O                                                   LocalMux                   309    6229               FALL  1       
I__330/I                                                   IoInMux                    0      6229               FALL  1       
I__330/O                                                   IoInMux                    217    6446               FALL  1       
TACKn_obuft_preio/OUTPUTENABLE                             PRE_IO_PIN_TYPE_101001     0      6446               FALL  1       
TACKn_obuft_preio/PADOEN                                   PRE_IO_PIN_TYPE_101001     175    6622               RISE  1       
TACKn_obuft_iopad/OE                                       IO_PAD                     0      6622               RISE  1       
TACKn_obuft_iopad/PACKAGEPIN:out                           IO_PAD                     2292   8913               RISE  1       
TACKn                                                      U110_TOP                   0      8913               RISE  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: CS0_PRIn  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_PRIn
Input Port       : A14
Pad to Pad Delay : 9541

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A14                                       U110_TOP                   0      0                  FALL  1       
A14_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
A14_ibuf_iopad/DOUT                       IO_PAD                     460    460                FALL  1       
A14_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A14_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__524/I                                  Odrv12                     0      923                FALL  1       
I__524/O                                  Odrv12                     540    1463               FALL  1       
I__525/I                                  Span12Mux_h                0      1463               FALL  1       
I__525/O                                  Span12Mux_h                540    2003               FALL  1       
I__526/I                                  Span12Mux_h                0      2003               FALL  1       
I__526/O                                  Span12Mux_h                540    2543               FALL  1       
I__527/I                                  Sp12to4                    0      2543               FALL  1       
I__527/O                                  Sp12to4                    449    2992               FALL  1       
I__528/I                                  Span4Mux_v                 0      2992               FALL  1       
I__528/O                                  Span4Mux_v                 372    3364               FALL  1       
I__530/I                                  LocalMux                   0      3364               FALL  1       
I__530/O                                  LocalMux                   309    3672               FALL  1       
I__533/I                                  InMux                      0      3672               FALL  1       
I__533/O                                  InMux                      217    3890               FALL  1       
U110_ATA.un1_CS0_PRIn_i_LC_24_10_2/in3    LogicCell40_SEQ_MODE_0000  0      3890               FALL  1       
U110_ATA.un1_CS0_PRIn_i_LC_24_10_2/lcout  LogicCell40_SEQ_MODE_0000  288    4177               FALL  1       
I__313/I                                  Odrv12                     0      4177               FALL  1       
I__313/O                                  Odrv12                     540    4717               FALL  1       
I__314/I                                  LocalMux                   0      4717               FALL  1       
I__314/O                                  LocalMux                   309    5026               FALL  1       
I__315/I                                  IoInMux                    0      5026               FALL  1       
I__315/O                                  IoInMux                    217    5243               FALL  1       
CS0_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      5243               FALL  1       
CS0_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   7249               RISE  1       
CS0_PRIn_obuf_iopad/DIN                   IO_PAD                     0      7249               RISE  1       
CS0_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   9541               RISE  1       
CS0_PRIn                                  U110_TOP                   0      9541               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_PRIn
Input Port       : A12
Pad to Pad Delay : 10922

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A12                                       U110_TOP                   0      0                  FALL  1       
A12_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
A12_ibuf_iopad/DOUT                       IO_PAD                     460    460                FALL  1       
A12_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A12_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__127/I                                  Odrv4                      0      923                FALL  1       
I__127/O                                  Odrv4                      372    1295               FALL  1       
I__128/I                                  Span4Mux_h                 0      1295               FALL  1       
I__128/O                                  Span4Mux_h                 316    1610               FALL  1       
I__129/I                                  Span4Mux_v                 0      1610               FALL  1       
I__129/O                                  Span4Mux_v                 372    1982               FALL  1       
I__130/I                                  LocalMux                   0      1982               FALL  1       
I__130/O                                  LocalMux                   309    2291               FALL  1       
I__131/I                                  InMux                      0      2291               FALL  1       
I__131/O                                  InMux                      217    2508               FALL  1       
U110_ATA.CS0_LC_1_7_6/in3                 LogicCell40_SEQ_MODE_0000  0      2508               FALL  1       
U110_ATA.CS0_LC_1_7_6/lcout               LogicCell40_SEQ_MODE_0000  316    2824               RISE  4       
I__548/I                                  Odrv12                     0      2824               RISE  1       
I__548/O                                  Odrv12                     491    3314               RISE  1       
I__549/I                                  Span12Mux_h                0      3314               RISE  1       
I__549/O                                  Span12Mux_h                491    3805               RISE  1       
I__550/I                                  Sp12to4                    0      3805               RISE  1       
I__550/O                                  Sp12to4                    428    4233               RISE  1       
I__551/I                                  Span4Mux_v                 0      4233               RISE  1       
I__551/O                                  Span4Mux_v                 351    4584               RISE  1       
I__552/I                                  LocalMux                   0      4584               RISE  1       
I__552/O                                  LocalMux                   330    4914               RISE  1       
I__555/I                                  InMux                      0      4914               RISE  1       
I__555/O                                  InMux                      259    5173               RISE  1       
U110_ATA.un1_CS0_PRIn_i_LC_24_10_2/in0    LogicCell40_SEQ_MODE_0000  0      5173               RISE  1       
U110_ATA.un1_CS0_PRIn_i_LC_24_10_2/lcout  LogicCell40_SEQ_MODE_0000  386    5559               FALL  1       
I__313/I                                  Odrv12                     0      5559               FALL  1       
I__313/O                                  Odrv12                     540    6099               FALL  1       
I__314/I                                  LocalMux                   0      6099               FALL  1       
I__314/O                                  LocalMux                   309    6407               FALL  1       
I__315/I                                  IoInMux                    0      6407               FALL  1       
I__315/O                                  IoInMux                    217    6625               FALL  1       
CS0_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      6625               FALL  1       
CS0_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   8631               RISE  1       
CS0_PRIn_obuf_iopad/DIN                   IO_PAD                     0      8631               RISE  1       
CS0_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   10922              RISE  1       
CS0_PRIn                                  U110_TOP                   0      10922              RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_PRIn
Input Port       : A13
Pad to Pad Delay : 11006

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A13                                       U110_TOP                   0      0                  FALL  1       
A13_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
A13_ibuf_iopad/DOUT                       IO_PAD                     460    460                FALL  1       
A13_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A13_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__134/I                                  Odrv4                      0      923                FALL  1       
I__134/O                                  Odrv4                      372    1295               FALL  1       
I__135/I                                  Span4Mux_h                 0      1295               FALL  1       
I__135/O                                  Span4Mux_h                 316    1610               FALL  1       
I__136/I                                  Span4Mux_v                 0      1610               FALL  1       
I__136/O                                  Span4Mux_v                 372    1982               FALL  1       
I__137/I                                  LocalMux                   0      1982               FALL  1       
I__137/O                                  LocalMux                   309    2291               FALL  1       
I__138/I                                  InMux                      0      2291               FALL  1       
I__138/O                                  InMux                      217    2508               FALL  1       
U110_ATA.CS0_LC_1_7_6/in1                 LogicCell40_SEQ_MODE_0000  0      2508               FALL  1       
U110_ATA.CS0_LC_1_7_6/lcout               LogicCell40_SEQ_MODE_0000  400    2908               RISE  4       
I__548/I                                  Odrv12                     0      2908               RISE  1       
I__548/O                                  Odrv12                     491    3399               RISE  1       
I__549/I                                  Span12Mux_h                0      3399               RISE  1       
I__549/O                                  Span12Mux_h                491    3890               RISE  1       
I__550/I                                  Sp12to4                    0      3890               RISE  1       
I__550/O                                  Sp12to4                    428    4317               RISE  1       
I__551/I                                  Span4Mux_v                 0      4317               RISE  1       
I__551/O                                  Span4Mux_v                 351    4668               RISE  1       
I__552/I                                  LocalMux                   0      4668               RISE  1       
I__552/O                                  LocalMux                   330    4998               RISE  1       
I__555/I                                  InMux                      0      4998               RISE  1       
I__555/O                                  InMux                      259    5257               RISE  1       
U110_ATA.un1_CS0_PRIn_i_LC_24_10_2/in0    LogicCell40_SEQ_MODE_0000  0      5257               RISE  1       
U110_ATA.un1_CS0_PRIn_i_LC_24_10_2/lcout  LogicCell40_SEQ_MODE_0000  386    5643               FALL  1       
I__313/I                                  Odrv12                     0      5643               FALL  1       
I__313/O                                  Odrv12                     540    6183               FALL  1       
I__314/I                                  LocalMux                   0      6183               FALL  1       
I__314/O                                  LocalMux                   309    6492               FALL  1       
I__315/I                                  IoInMux                    0      6492               FALL  1       
I__315/O                                  IoInMux                    217    6709               FALL  1       
CS0_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      6709               FALL  1       
CS0_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   8715               RISE  1       
CS0_PRIn_obuf_iopad/DIN                   IO_PAD                     0      8715               RISE  1       
CS0_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   11006              RISE  1       
CS0_PRIn                                  U110_TOP                   0      11006              RISE  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_PRIn
Input Port       : A15
Pad to Pad Delay : 11652

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A15                                       U110_TOP                   0      0                  FALL  1       
A15_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
A15_ibuf_iopad/DOUT                       IO_PAD                     460    460                FALL  1       
A15_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A15_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__119/I                                  Odrv12                     0      923                FALL  1       
I__119/O                                  Odrv12                     540    1463               FALL  1       
I__120/I                                  LocalMux                   0      1463               FALL  1       
I__120/O                                  LocalMux                   309    1772               FALL  1       
I__121/I                                  InMux                      0      1772               FALL  1       
I__121/O                                  InMux                      217    1989               FALL  1       
U110_ATA.CS0_2_LC_1_10_3/in3              LogicCell40_SEQ_MODE_0000  0      1989               FALL  1       
U110_ATA.CS0_2_LC_1_10_3/lcout            LogicCell40_SEQ_MODE_0000  288    2276               FALL  2       
I__114/I                                  Odrv4                      0      2276               FALL  1       
I__114/O                                  Odrv4                      372    2648               FALL  1       
I__115/I                                  LocalMux                   0      2648               FALL  1       
I__115/O                                  LocalMux                   309    2957               FALL  1       
I__116/I                                  InMux                      0      2957               FALL  1       
I__116/O                                  InMux                      217    3174               FALL  1       
I__118/I                                  CascadeMux                 0      3174               FALL  1       
I__118/O                                  CascadeMux                 0      3174               FALL  1       
U110_ATA.CS0_LC_1_7_6/in2                 LogicCell40_SEQ_MODE_0000  0      3174               FALL  1       
U110_ATA.CS0_LC_1_7_6/lcout               LogicCell40_SEQ_MODE_0000  379    3553               RISE  4       
I__548/I                                  Odrv12                     0      3553               RISE  1       
I__548/O                                  Odrv12                     491    4044               RISE  1       
I__549/I                                  Span12Mux_h                0      4044               RISE  1       
I__549/O                                  Span12Mux_h                491    4535               RISE  1       
I__550/I                                  Sp12to4                    0      4535               RISE  1       
I__550/O                                  Sp12to4                    428    4963               RISE  1       
I__551/I                                  Span4Mux_v                 0      4963               RISE  1       
I__551/O                                  Span4Mux_v                 351    5313               RISE  1       
I__552/I                                  LocalMux                   0      5313               RISE  1       
I__552/O                                  LocalMux                   330    5643               RISE  1       
I__555/I                                  InMux                      0      5643               RISE  1       
I__555/O                                  InMux                      259    5902               RISE  1       
U110_ATA.un1_CS0_PRIn_i_LC_24_10_2/in0    LogicCell40_SEQ_MODE_0000  0      5902               RISE  1       
U110_ATA.un1_CS0_PRIn_i_LC_24_10_2/lcout  LogicCell40_SEQ_MODE_0000  386    6288               FALL  1       
I__313/I                                  Odrv12                     0      6288               FALL  1       
I__313/O                                  Odrv12                     540    6828               FALL  1       
I__314/I                                  LocalMux                   0      6828               FALL  1       
I__314/O                                  LocalMux                   309    7137               FALL  1       
I__315/I                                  IoInMux                    0      7137               FALL  1       
I__315/O                                  IoInMux                    217    7354               FALL  1       
CS0_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      7354               FALL  1       
CS0_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   9360               RISE  1       
CS0_PRIn_obuf_iopad/DIN                   IO_PAD                     0      9360               RISE  1       
CS0_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   11652              RISE  1       
CS0_PRIn                                  U110_TOP                   0      11652              RISE  1       

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_PRIn
Input Port       : ATA_ENn
Pad to Pad Delay : 12180

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                   U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__341/I                                  Odrv12                     0      1003               FALL  1       
I__341/O                                  Odrv12                     540    1543               FALL  1       
I__343/I                                  Sp12to4                    0      1543               FALL  1       
I__343/O                                  Sp12to4                    449    1992               FALL  1       
I__345/I                                  Span4Mux_v                 0      1992               FALL  1       
I__345/O                                  Span4Mux_v                 372    2363               FALL  1       
I__348/I                                  Span4Mux_v                 0      2363               FALL  1       
I__348/O                                  Span4Mux_v                 372    2735               FALL  1       
I__352/I                                  Span4Mux_v                 0      2735               FALL  1       
I__352/O                                  Span4Mux_v                 372    3107               FALL  1       
I__356/I                                  LocalMux                   0      3107               FALL  1       
I__356/O                                  LocalMux                   309    3416               FALL  1       
I__358/I                                  InMux                      0      3416               FALL  1       
I__358/O                                  InMux                      217    3633               FALL  1       
U110_ATA.CS0_LC_1_7_6/in0                 LogicCell40_SEQ_MODE_0000  0      3633               FALL  1       
U110_ATA.CS0_LC_1_7_6/lcout               LogicCell40_SEQ_MODE_0000  449    4082               RISE  4       
I__548/I                                  Odrv12                     0      4082               RISE  1       
I__548/O                                  Odrv12                     491    4573               RISE  1       
I__549/I                                  Span12Mux_h                0      4573               RISE  1       
I__549/O                                  Span12Mux_h                491    5064               RISE  1       
I__550/I                                  Sp12to4                    0      5064               RISE  1       
I__550/O                                  Sp12to4                    428    5492               RISE  1       
I__551/I                                  Span4Mux_v                 0      5492               RISE  1       
I__551/O                                  Span4Mux_v                 351    5842               RISE  1       
I__552/I                                  LocalMux                   0      5842               RISE  1       
I__552/O                                  LocalMux                   330    6172               RISE  1       
I__555/I                                  InMux                      0      6172               RISE  1       
I__555/O                                  InMux                      259    6431               RISE  1       
U110_ATA.un1_CS0_PRIn_i_LC_24_10_2/in0    LogicCell40_SEQ_MODE_0000  0      6431               RISE  1       
U110_ATA.un1_CS0_PRIn_i_LC_24_10_2/lcout  LogicCell40_SEQ_MODE_0000  386    6817               FALL  1       
I__313/I                                  Odrv12                     0      6817               FALL  1       
I__313/O                                  Odrv12                     540    7357               FALL  1       
I__314/I                                  LocalMux                   0      7357               FALL  1       
I__314/O                                  LocalMux                   309    7666               FALL  1       
I__315/I                                  IoInMux                    0      7666               FALL  1       
I__315/O                                  IoInMux                    217    7883               FALL  1       
CS0_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      7883               FALL  1       
CS0_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   9889               RISE  1       
CS0_PRIn_obuf_iopad/DIN                   IO_PAD                     0      9889               RISE  1       
CS0_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   12180              RISE  1       
CS0_PRIn                                  U110_TOP                   0      12180              RISE  1       

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_PRIn
Input Port       : A16
Pad to Pad Delay : 12269

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A16                                       U110_TOP                   0      0                  FALL  1       
A16_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
A16_ibuf_iopad/DOUT                       IO_PAD                     460    460                FALL  1       
A16_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A16_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__122/I                                  Odrv4                      0      923                FALL  1       
I__122/O                                  Odrv4                      372    1295               FALL  1       
I__123/I                                  Span4Mux_v                 0      1295               FALL  1       
I__123/O                                  Span4Mux_v                 372    1666               FALL  1       
I__124/I                                  Span4Mux_h                 0      1666               FALL  1       
I__124/O                                  Span4Mux_h                 316    1982               FALL  1       
I__125/I                                  LocalMux                   0      1982               FALL  1       
I__125/O                                  LocalMux                   309    2291               FALL  1       
I__126/I                                  InMux                      0      2291               FALL  1       
I__126/O                                  InMux                      217    2508               FALL  1       
U110_ATA.CS0_2_LC_1_10_3/in0              LogicCell40_SEQ_MODE_0000  0      2508               FALL  1       
U110_ATA.CS0_2_LC_1_10_3/lcout            LogicCell40_SEQ_MODE_0000  386    2894               FALL  2       
I__114/I                                  Odrv4                      0      2894               FALL  1       
I__114/O                                  Odrv4                      372    3265               FALL  1       
I__115/I                                  LocalMux                   0      3265               FALL  1       
I__115/O                                  LocalMux                   309    3574               FALL  1       
I__116/I                                  InMux                      0      3574               FALL  1       
I__116/O                                  InMux                      217    3791               FALL  1       
I__118/I                                  CascadeMux                 0      3791               FALL  1       
I__118/O                                  CascadeMux                 0      3791               FALL  1       
U110_ATA.CS0_LC_1_7_6/in2                 LogicCell40_SEQ_MODE_0000  0      3791               FALL  1       
U110_ATA.CS0_LC_1_7_6/lcout               LogicCell40_SEQ_MODE_0000  379    4170               RISE  4       
I__548/I                                  Odrv12                     0      4170               RISE  1       
I__548/O                                  Odrv12                     491    4661               RISE  1       
I__549/I                                  Span12Mux_h                0      4661               RISE  1       
I__549/O                                  Span12Mux_h                491    5152               RISE  1       
I__550/I                                  Sp12to4                    0      5152               RISE  1       
I__550/O                                  Sp12to4                    428    5580               RISE  1       
I__551/I                                  Span4Mux_v                 0      5580               RISE  1       
I__551/O                                  Span4Mux_v                 351    5930               RISE  1       
I__552/I                                  LocalMux                   0      5930               RISE  1       
I__552/O                                  LocalMux                   330    6260               RISE  1       
I__555/I                                  InMux                      0      6260               RISE  1       
I__555/O                                  InMux                      259    6520               RISE  1       
U110_ATA.un1_CS0_PRIn_i_LC_24_10_2/in0    LogicCell40_SEQ_MODE_0000  0      6520               RISE  1       
U110_ATA.un1_CS0_PRIn_i_LC_24_10_2/lcout  LogicCell40_SEQ_MODE_0000  386    6905               FALL  1       
I__313/I                                  Odrv12                     0      6905               FALL  1       
I__313/O                                  Odrv12                     540    7445               FALL  1       
I__314/I                                  LocalMux                   0      7445               FALL  1       
I__314/O                                  LocalMux                   309    7754               FALL  1       
I__315/I                                  IoInMux                    0      7754               FALL  1       
I__315/O                                  IoInMux                    217    7971               FALL  1       
CS0_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      7971               FALL  1       
CS0_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   9977               RISE  1       
CS0_PRIn_obuf_iopad/DIN                   IO_PAD                     0      9977               RISE  1       
CS0_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   12269              RISE  1       
CS0_PRIn                                  U110_TOP                   0      12269              RISE  1       

6.6.2::Path details for port: CS0_SECn  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_SECn
Input Port       : A14
Pad to Pad Delay : 9975

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
A14                                      U110_TOP                   0      0                  FALL  1       
A14_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  FALL  1       
A14_ibuf_iopad/DOUT                      IO_PAD                     460    460                FALL  1       
A14_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A14_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__524/I                                 Odrv12                     0      923                FALL  1       
I__524/O                                 Odrv12                     540    1463               FALL  1       
I__525/I                                 Span12Mux_h                0      1463               FALL  1       
I__525/O                                 Span12Mux_h                540    2003               FALL  1       
I__526/I                                 Span12Mux_h                0      2003               FALL  1       
I__526/O                                 Span12Mux_h                540    2543               FALL  1       
I__527/I                                 Sp12to4                    0      2543               FALL  1       
I__527/O                                 Sp12to4                    449    2992               FALL  1       
I__528/I                                 Span4Mux_v                 0      2992               FALL  1       
I__528/O                                 Span4Mux_v                 372    3364               FALL  1       
I__529/I                                 LocalMux                   0      3364               FALL  1       
I__529/O                                 LocalMux                   309    3672               FALL  1       
I__532/I                                 InMux                      0      3672               FALL  1       
I__532/O                                 InMux                      217    3890               FALL  1       
U110_ATA.un1_CS0_SECn_i_LC_24_7_6/in3    LogicCell40_SEQ_MODE_0000  0      3890               FALL  1       
U110_ATA.un1_CS0_SECn_i_LC_24_7_6/lcout  LogicCell40_SEQ_MODE_0000  288    4177               FALL  1       
I__316/I                                 Odrv4                      0      4177               FALL  1       
I__316/O                                 Odrv4                      372    4549               FALL  1       
I__317/I                                 Span4Mux_v                 0      4549               FALL  1       
I__317/O                                 Span4Mux_v                 372    4921               FALL  1       
I__318/I                                 Span4Mux_s3_h              0      4921               FALL  1       
I__318/O                                 Span4Mux_s3_h              231    5152               FALL  1       
I__319/I                                 LocalMux                   0      5152               FALL  1       
I__319/O                                 LocalMux                   309    5461               FALL  1       
I__320/I                                 IoInMux                    0      5461               FALL  1       
I__320/O                                 IoInMux                    217    5678               FALL  1       
CS0_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      5678               FALL  1       
CS0_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   7684               RISE  1       
CS0_SECn_obuf_iopad/DIN                  IO_PAD                     0      7684               RISE  1       
CS0_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2292   9975               RISE  1       
CS0_SECn                                 U110_TOP                   0      9975               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_SECn
Input Port       : A12
Pad to Pad Delay : 11069

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
A12                                      U110_TOP                   0      0                  FALL  1       
A12_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  FALL  1       
A12_ibuf_iopad/DOUT                      IO_PAD                     460    460                FALL  1       
A12_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A12_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__127/I                                 Odrv4                      0      923                FALL  1       
I__127/O                                 Odrv4                      372    1295               FALL  1       
I__128/I                                 Span4Mux_h                 0      1295               FALL  1       
I__128/O                                 Span4Mux_h                 316    1610               FALL  1       
I__129/I                                 Span4Mux_v                 0      1610               FALL  1       
I__129/O                                 Span4Mux_v                 372    1982               FALL  1       
I__130/I                                 LocalMux                   0      1982               FALL  1       
I__130/O                                 LocalMux                   309    2291               FALL  1       
I__132/I                                 InMux                      0      2291               FALL  1       
I__132/O                                 InMux                      217    2508               FALL  1       
I__133/I                                 CascadeMux                 0      2508               FALL  1       
I__133/O                                 CascadeMux                 0      2508               FALL  1       
U110_ATA.CS1_LC_1_7_3/in2                LogicCell40_SEQ_MODE_0000  0      2508               FALL  1       
U110_ATA.CS1_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000  379    2887               RISE  4       
I__505/I                                 Odrv12                     0      2887               RISE  1       
I__505/O                                 Odrv12                     491    3378               RISE  1       
I__506/I                                 Span12Mux_h                0      3378               RISE  1       
I__506/O                                 Span12Mux_h                491    3869               RISE  1       
I__507/I                                 Span12Mux_s10_h            0      3869               RISE  1       
I__507/O                                 Span12Mux_s10_h            428    4296               RISE  1       
I__509/I                                 LocalMux                   0      4296               RISE  1       
I__509/O                                 LocalMux                   330    4626               RISE  1       
I__511/I                                 InMux                      0      4626               RISE  1       
I__511/O                                 InMux                      259    4885               RISE  1       
U110_ATA.un1_CS0_SECn_i_LC_24_7_6/in0    LogicCell40_SEQ_MODE_0000  0      4885               RISE  1       
U110_ATA.un1_CS0_SECn_i_LC_24_7_6/lcout  LogicCell40_SEQ_MODE_0000  386    5271               FALL  1       
I__316/I                                 Odrv4                      0      5271               FALL  1       
I__316/O                                 Odrv4                      372    5643               FALL  1       
I__317/I                                 Span4Mux_v                 0      5643               FALL  1       
I__317/O                                 Span4Mux_v                 372    6015               FALL  1       
I__318/I                                 Span4Mux_s3_h              0      6015               FALL  1       
I__318/O                                 Span4Mux_s3_h              231    6246               FALL  1       
I__319/I                                 LocalMux                   0      6246               FALL  1       
I__319/O                                 LocalMux                   309    6555               FALL  1       
I__320/I                                 IoInMux                    0      6555               FALL  1       
I__320/O                                 IoInMux                    217    6772               FALL  1       
CS0_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      6772               FALL  1       
CS0_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   8778               RISE  1       
CS0_SECn_obuf_iopad/DIN                  IO_PAD                     0      8778               RISE  1       
CS0_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2292   11069              RISE  1       
CS0_SECn                                 U110_TOP                   0      11069              RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_SECn
Input Port       : A13
Pad to Pad Delay : 11140

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
A13                                      U110_TOP                   0      0                  FALL  1       
A13_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  FALL  1       
A13_ibuf_iopad/DOUT                      IO_PAD                     460    460                FALL  1       
A13_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A13_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__134/I                                 Odrv4                      0      923                FALL  1       
I__134/O                                 Odrv4                      372    1295               FALL  1       
I__135/I                                 Span4Mux_h                 0      1295               FALL  1       
I__135/O                                 Span4Mux_h                 316    1610               FALL  1       
I__136/I                                 Span4Mux_v                 0      1610               FALL  1       
I__136/O                                 Span4Mux_v                 372    1982               FALL  1       
I__137/I                                 LocalMux                   0      1982               FALL  1       
I__137/O                                 LocalMux                   309    2291               FALL  1       
I__139/I                                 InMux                      0      2291               FALL  1       
I__139/O                                 InMux                      217    2508               FALL  1       
U110_ATA.CS1_LC_1_7_3/in0                LogicCell40_SEQ_MODE_0000  0      2508               FALL  1       
U110_ATA.CS1_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000  449    2957               RISE  4       
I__505/I                                 Odrv12                     0      2957               RISE  1       
I__505/O                                 Odrv12                     491    3448               RISE  1       
I__506/I                                 Span12Mux_h                0      3448               RISE  1       
I__506/O                                 Span12Mux_h                491    3939               RISE  1       
I__507/I                                 Span12Mux_s10_h            0      3939               RISE  1       
I__507/O                                 Span12Mux_s10_h            428    4366               RISE  1       
I__509/I                                 LocalMux                   0      4366               RISE  1       
I__509/O                                 LocalMux                   330    4696               RISE  1       
I__511/I                                 InMux                      0      4696               RISE  1       
I__511/O                                 InMux                      259    4956               RISE  1       
U110_ATA.un1_CS0_SECn_i_LC_24_7_6/in0    LogicCell40_SEQ_MODE_0000  0      4956               RISE  1       
U110_ATA.un1_CS0_SECn_i_LC_24_7_6/lcout  LogicCell40_SEQ_MODE_0000  386    5341               FALL  1       
I__316/I                                 Odrv4                      0      5341               FALL  1       
I__316/O                                 Odrv4                      372    5713               FALL  1       
I__317/I                                 Span4Mux_v                 0      5713               FALL  1       
I__317/O                                 Span4Mux_v                 372    6085               FALL  1       
I__318/I                                 Span4Mux_s3_h              0      6085               FALL  1       
I__318/O                                 Span4Mux_s3_h              231    6316               FALL  1       
I__319/I                                 LocalMux                   0      6316               FALL  1       
I__319/O                                 LocalMux                   309    6625               FALL  1       
I__320/I                                 IoInMux                    0      6625               FALL  1       
I__320/O                                 IoInMux                    217    6842               FALL  1       
CS0_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      6842               FALL  1       
CS0_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   8848               RISE  1       
CS0_SECn_obuf_iopad/DIN                  IO_PAD                     0      8848               RISE  1       
CS0_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2292   11140              RISE  1       
CS0_SECn                                 U110_TOP                   0      11140              RISE  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_SECn
Input Port       : A15
Pad to Pad Delay : 11673

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
A15                                      U110_TOP                   0      0                  FALL  1       
A15_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  FALL  1       
A15_ibuf_iopad/DOUT                      IO_PAD                     460    460                FALL  1       
A15_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A15_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__119/I                                 Odrv12                     0      923                FALL  1       
I__119/O                                 Odrv12                     540    1463               FALL  1       
I__120/I                                 LocalMux                   0      1463               FALL  1       
I__120/O                                 LocalMux                   309    1772               FALL  1       
I__121/I                                 InMux                      0      1772               FALL  1       
I__121/O                                 InMux                      217    1989               FALL  1       
U110_ATA.CS0_2_LC_1_10_3/in3             LogicCell40_SEQ_MODE_0000  0      1989               FALL  1       
U110_ATA.CS0_2_LC_1_10_3/lcout           LogicCell40_SEQ_MODE_0000  288    2276               FALL  2       
I__114/I                                 Odrv4                      0      2276               FALL  1       
I__114/O                                 Odrv4                      372    2648               FALL  1       
I__115/I                                 LocalMux                   0      2648               FALL  1       
I__115/O                                 LocalMux                   309    2957               FALL  1       
I__117/I                                 InMux                      0      2957               FALL  1       
I__117/O                                 InMux                      217    3174               FALL  1       
U110_ATA.CS1_LC_1_7_3/in3                LogicCell40_SEQ_MODE_0000  0      3174               FALL  1       
U110_ATA.CS1_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000  316    3490               RISE  4       
I__505/I                                 Odrv12                     0      3490               RISE  1       
I__505/O                                 Odrv12                     491    3981               RISE  1       
I__506/I                                 Span12Mux_h                0      3981               RISE  1       
I__506/O                                 Span12Mux_h                491    4472               RISE  1       
I__507/I                                 Span12Mux_s10_h            0      4472               RISE  1       
I__507/O                                 Span12Mux_s10_h            428    4900               RISE  1       
I__509/I                                 LocalMux                   0      4900               RISE  1       
I__509/O                                 LocalMux                   330    5229               RISE  1       
I__511/I                                 InMux                      0      5229               RISE  1       
I__511/O                                 InMux                      259    5489               RISE  1       
U110_ATA.un1_CS0_SECn_i_LC_24_7_6/in0    LogicCell40_SEQ_MODE_0000  0      5489               RISE  1       
U110_ATA.un1_CS0_SECn_i_LC_24_7_6/lcout  LogicCell40_SEQ_MODE_0000  386    5874               FALL  1       
I__316/I                                 Odrv4                      0      5874               FALL  1       
I__316/O                                 Odrv4                      372    6246               FALL  1       
I__317/I                                 Span4Mux_v                 0      6246               FALL  1       
I__317/O                                 Span4Mux_v                 372    6618               FALL  1       
I__318/I                                 Span4Mux_s3_h              0      6618               FALL  1       
I__318/O                                 Span4Mux_s3_h              231    6849               FALL  1       
I__319/I                                 LocalMux                   0      6849               FALL  1       
I__319/O                                 LocalMux                   309    7158               FALL  1       
I__320/I                                 IoInMux                    0      7158               FALL  1       
I__320/O                                 IoInMux                    217    7375               FALL  1       
CS0_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      7375               FALL  1       
CS0_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   9381               RISE  1       
CS0_SECn_obuf_iopad/DIN                  IO_PAD                     0      9381               RISE  1       
CS0_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2292   11673              RISE  1       
CS0_SECn                                 U110_TOP                   0      11673              RISE  1       

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_SECn
Input Port       : ATA_ENn
Pad to Pad Delay : 12216

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                  U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                  IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__341/I                                 Odrv12                     0      1003               FALL  1       
I__341/O                                 Odrv12                     540    1543               FALL  1       
I__343/I                                 Sp12to4                    0      1543               FALL  1       
I__343/O                                 Sp12to4                    449    1992               FALL  1       
I__345/I                                 Span4Mux_v                 0      1992               FALL  1       
I__345/O                                 Span4Mux_v                 372    2363               FALL  1       
I__348/I                                 Span4Mux_v                 0      2363               FALL  1       
I__348/O                                 Span4Mux_v                 372    2735               FALL  1       
I__352/I                                 Span4Mux_v                 0      2735               FALL  1       
I__352/O                                 Span4Mux_v                 372    3107               FALL  1       
I__356/I                                 LocalMux                   0      3107               FALL  1       
I__356/O                                 LocalMux                   309    3416               FALL  1       
I__359/I                                 InMux                      0      3416               FALL  1       
I__359/O                                 InMux                      217    3633               FALL  1       
U110_ATA.CS1_LC_1_7_3/in1                LogicCell40_SEQ_MODE_0000  0      3633               FALL  1       
U110_ATA.CS1_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000  400    4033               RISE  4       
I__505/I                                 Odrv12                     0      4033               RISE  1       
I__505/O                                 Odrv12                     491    4524               RISE  1       
I__506/I                                 Span12Mux_h                0      4524               RISE  1       
I__506/O                                 Span12Mux_h                491    5015               RISE  1       
I__507/I                                 Span12Mux_s10_h            0      5015               RISE  1       
I__507/O                                 Span12Mux_s10_h            428    5442               RISE  1       
I__509/I                                 LocalMux                   0      5442               RISE  1       
I__509/O                                 LocalMux                   330    5772               RISE  1       
I__511/I                                 InMux                      0      5772               RISE  1       
I__511/O                                 InMux                      259    6032               RISE  1       
U110_ATA.un1_CS0_SECn_i_LC_24_7_6/in0    LogicCell40_SEQ_MODE_0000  0      6032               RISE  1       
U110_ATA.un1_CS0_SECn_i_LC_24_7_6/lcout  LogicCell40_SEQ_MODE_0000  386    6417               FALL  1       
I__316/I                                 Odrv4                      0      6417               FALL  1       
I__316/O                                 Odrv4                      372    6789               FALL  1       
I__317/I                                 Span4Mux_v                 0      6789               FALL  1       
I__317/O                                 Span4Mux_v                 372    7161               FALL  1       
I__318/I                                 Span4Mux_s3_h              0      7161               FALL  1       
I__318/O                                 Span4Mux_s3_h              231    7392               FALL  1       
I__319/I                                 LocalMux                   0      7392               FALL  1       
I__319/O                                 LocalMux                   309    7701               FALL  1       
I__320/I                                 IoInMux                    0      7701               FALL  1       
I__320/O                                 IoInMux                    217    7918               FALL  1       
CS0_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      7918               FALL  1       
CS0_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   9924               RISE  1       
CS0_SECn_obuf_iopad/DIN                  IO_PAD                     0      9924               RISE  1       
CS0_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2292   12216              RISE  1       
CS0_SECn                                 U110_TOP                   0      12216              RISE  1       

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS0_SECn
Input Port       : A16
Pad to Pad Delay : 12290

Pad to Pad Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
A16                                      U110_TOP                   0      0                  FALL  1       
A16_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  FALL  1       
A16_ibuf_iopad/DOUT                      IO_PAD                     460    460                FALL  1       
A16_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A16_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__122/I                                 Odrv4                      0      923                FALL  1       
I__122/O                                 Odrv4                      372    1295               FALL  1       
I__123/I                                 Span4Mux_v                 0      1295               FALL  1       
I__123/O                                 Span4Mux_v                 372    1666               FALL  1       
I__124/I                                 Span4Mux_h                 0      1666               FALL  1       
I__124/O                                 Span4Mux_h                 316    1982               FALL  1       
I__125/I                                 LocalMux                   0      1982               FALL  1       
I__125/O                                 LocalMux                   309    2291               FALL  1       
I__126/I                                 InMux                      0      2291               FALL  1       
I__126/O                                 InMux                      217    2508               FALL  1       
U110_ATA.CS0_2_LC_1_10_3/in0             LogicCell40_SEQ_MODE_0000  0      2508               FALL  1       
U110_ATA.CS0_2_LC_1_10_3/lcout           LogicCell40_SEQ_MODE_0000  386    2894               FALL  2       
I__114/I                                 Odrv4                      0      2894               FALL  1       
I__114/O                                 Odrv4                      372    3265               FALL  1       
I__115/I                                 LocalMux                   0      3265               FALL  1       
I__115/O                                 LocalMux                   309    3574               FALL  1       
I__117/I                                 InMux                      0      3574               FALL  1       
I__117/O                                 InMux                      217    3791               FALL  1       
U110_ATA.CS1_LC_1_7_3/in3                LogicCell40_SEQ_MODE_0000  0      3791               FALL  1       
U110_ATA.CS1_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000  316    4107               RISE  4       
I__505/I                                 Odrv12                     0      4107               RISE  1       
I__505/O                                 Odrv12                     491    4598               RISE  1       
I__506/I                                 Span12Mux_h                0      4598               RISE  1       
I__506/O                                 Span12Mux_h                491    5089               RISE  1       
I__507/I                                 Span12Mux_s10_h            0      5089               RISE  1       
I__507/O                                 Span12Mux_s10_h            428    5517               RISE  1       
I__509/I                                 LocalMux                   0      5517               RISE  1       
I__509/O                                 LocalMux                   330    5846               RISE  1       
I__511/I                                 InMux                      0      5846               RISE  1       
I__511/O                                 InMux                      259    6106               RISE  1       
U110_ATA.un1_CS0_SECn_i_LC_24_7_6/in0    LogicCell40_SEQ_MODE_0000  0      6106               RISE  1       
U110_ATA.un1_CS0_SECn_i_LC_24_7_6/lcout  LogicCell40_SEQ_MODE_0000  386    6492               FALL  1       
I__316/I                                 Odrv4                      0      6492               FALL  1       
I__316/O                                 Odrv4                      372    6863               FALL  1       
I__317/I                                 Span4Mux_v                 0      6863               FALL  1       
I__317/O                                 Span4Mux_v                 372    7235               FALL  1       
I__318/I                                 Span4Mux_s3_h              0      7235               FALL  1       
I__318/O                                 Span4Mux_s3_h              231    7466               FALL  1       
I__319/I                                 LocalMux                   0      7466               FALL  1       
I__319/O                                 LocalMux                   309    7775               FALL  1       
I__320/I                                 IoInMux                    0      7775               FALL  1       
I__320/O                                 IoInMux                    217    7992               FALL  1       
CS0_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      7992               FALL  1       
CS0_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   9998               RISE  1       
CS0_SECn_obuf_iopad/DIN                  IO_PAD                     0      9998               RISE  1       
CS0_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2292   12290              RISE  1       
CS0_SECn                                 U110_TOP                   0      12290              RISE  1       

6.6.3::Path details for port: CS1_PRIn  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_PRIn
Input Port       : A14
Pad to Pad Delay : 10074

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A14                                       U110_TOP                   0      0                  FALL  1       
A14_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
A14_ibuf_iopad/DOUT                       IO_PAD                     460    460                FALL  1       
A14_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A14_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__524/I                                  Odrv12                     0      923                FALL  1       
I__524/O                                  Odrv12                     540    1463               FALL  1       
I__525/I                                  Span12Mux_h                0      1463               FALL  1       
I__525/O                                  Span12Mux_h                540    2003               FALL  1       
I__526/I                                  Span12Mux_h                0      2003               FALL  1       
I__526/O                                  Span12Mux_h                540    2543               FALL  1       
I__527/I                                  Sp12to4                    0      2543               FALL  1       
I__527/O                                  Sp12to4                    449    2992               FALL  1       
I__528/I                                  Span4Mux_v                 0      2992               FALL  1       
I__528/O                                  Span4Mux_v                 372    3364               FALL  1       
I__531/I                                  Span4Mux_v                 0      3364               FALL  1       
I__531/O                                  Span4Mux_v                 372    3735               FALL  1       
I__534/I                                  LocalMux                   0      3735               FALL  1       
I__534/O                                  LocalMux                   309    4044               FALL  1       
I__536/I                                  InMux                      0      4044               FALL  1       
I__536/O                                  InMux                      217    4261               FALL  1       
U110_ATA.un1_CS1_PRIn_i_LC_24_12_1/in0    LogicCell40_SEQ_MODE_0000  0      4261               FALL  1       
U110_ATA.un1_CS1_PRIn_i_LC_24_12_1/lcout  LogicCell40_SEQ_MODE_0000  386    4647               FALL  1       
I__560/I                                  Odrv4                      0      4647               FALL  1       
I__560/O                                  Odrv4                      372    5019               FALL  1       
I__561/I                                  Span4Mux_s3_h              0      5019               FALL  1       
I__561/O                                  Span4Mux_s3_h              231    5250               FALL  1       
I__562/I                                  LocalMux                   0      5250               FALL  1       
I__562/O                                  LocalMux                   309    5559               FALL  1       
I__563/I                                  IoInMux                    0      5559               FALL  1       
I__563/O                                  IoInMux                    217    5776               FALL  1       
CS1_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      5776               FALL  1       
CS1_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   7782               RISE  1       
CS1_PRIn_obuf_iopad/DIN                   IO_PAD                     0      7782               RISE  1       
CS1_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   10074              RISE  1       
CS1_PRIn                                  U110_TOP                   0      10074              RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_PRIn
Input Port       : A12
Pad to Pad Delay : 11238

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A12                                       U110_TOP                   0      0                  FALL  1       
A12_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
A12_ibuf_iopad/DOUT                       IO_PAD                     460    460                FALL  1       
A12_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A12_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__127/I                                  Odrv4                      0      923                FALL  1       
I__127/O                                  Odrv4                      372    1295               FALL  1       
I__128/I                                  Span4Mux_h                 0      1295               FALL  1       
I__128/O                                  Span4Mux_h                 316    1610               FALL  1       
I__129/I                                  Span4Mux_v                 0      1610               FALL  1       
I__129/O                                  Span4Mux_v                 372    1982               FALL  1       
I__130/I                                  LocalMux                   0      1982               FALL  1       
I__130/O                                  LocalMux                   309    2291               FALL  1       
I__131/I                                  InMux                      0      2291               FALL  1       
I__131/O                                  InMux                      217    2508               FALL  1       
U110_ATA.CS0_LC_1_7_6/in3                 LogicCell40_SEQ_MODE_0000  0      2508               FALL  1       
U110_ATA.CS0_LC_1_7_6/lcout               LogicCell40_SEQ_MODE_0000  316    2824               RISE  4       
I__548/I                                  Odrv12                     0      2824               RISE  1       
I__548/O                                  Odrv12                     491    3314               RISE  1       
I__549/I                                  Span12Mux_h                0      3314               RISE  1       
I__549/O                                  Span12Mux_h                491    3805               RISE  1       
I__550/I                                  Sp12to4                    0      3805               RISE  1       
I__550/O                                  Sp12to4                    428    4233               RISE  1       
I__551/I                                  Span4Mux_v                 0      4233               RISE  1       
I__551/O                                  Span4Mux_v                 351    4584               RISE  1       
I__554/I                                  Span4Mux_v                 0      4584               RISE  1       
I__554/O                                  Span4Mux_v                 351    4935               RISE  1       
I__557/I                                  LocalMux                   0      4935               RISE  1       
I__557/O                                  LocalMux                   330    5264               RISE  1       
I__559/I                                  InMux                      0      5264               RISE  1       
I__559/O                                  InMux                      259    5524               RISE  1       
U110_ATA.un1_CS1_PRIn_i_LC_24_12_1/in3    LogicCell40_SEQ_MODE_0000  0      5524               RISE  1       
U110_ATA.un1_CS1_PRIn_i_LC_24_12_1/lcout  LogicCell40_SEQ_MODE_0000  288    5811               FALL  1       
I__560/I                                  Odrv4                      0      5811               FALL  1       
I__560/O                                  Odrv4                      372    6183               FALL  1       
I__561/I                                  Span4Mux_s3_h              0      6183               FALL  1       
I__561/O                                  Span4Mux_s3_h              231    6414               FALL  1       
I__562/I                                  LocalMux                   0      6414               FALL  1       
I__562/O                                  LocalMux                   309    6723               FALL  1       
I__563/I                                  IoInMux                    0      6723               FALL  1       
I__563/O                                  IoInMux                    217    6940               FALL  1       
CS1_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      6940               FALL  1       
CS1_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   8946               RISE  1       
CS1_PRIn_obuf_iopad/DIN                   IO_PAD                     0      8946               RISE  1       
CS1_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   11238              RISE  1       
CS1_PRIn                                  U110_TOP                   0      11238              RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_PRIn
Input Port       : A13
Pad to Pad Delay : 11322

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A13                                       U110_TOP                   0      0                  FALL  1       
A13_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
A13_ibuf_iopad/DOUT                       IO_PAD                     460    460                FALL  1       
A13_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A13_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__134/I                                  Odrv4                      0      923                FALL  1       
I__134/O                                  Odrv4                      372    1295               FALL  1       
I__135/I                                  Span4Mux_h                 0      1295               FALL  1       
I__135/O                                  Span4Mux_h                 316    1610               FALL  1       
I__136/I                                  Span4Mux_v                 0      1610               FALL  1       
I__136/O                                  Span4Mux_v                 372    1982               FALL  1       
I__137/I                                  LocalMux                   0      1982               FALL  1       
I__137/O                                  LocalMux                   309    2291               FALL  1       
I__138/I                                  InMux                      0      2291               FALL  1       
I__138/O                                  InMux                      217    2508               FALL  1       
U110_ATA.CS0_LC_1_7_6/in1                 LogicCell40_SEQ_MODE_0000  0      2508               FALL  1       
U110_ATA.CS0_LC_1_7_6/lcout               LogicCell40_SEQ_MODE_0000  400    2908               RISE  4       
I__548/I                                  Odrv12                     0      2908               RISE  1       
I__548/O                                  Odrv12                     491    3399               RISE  1       
I__549/I                                  Span12Mux_h                0      3399               RISE  1       
I__549/O                                  Span12Mux_h                491    3890               RISE  1       
I__550/I                                  Sp12to4                    0      3890               RISE  1       
I__550/O                                  Sp12to4                    428    4317               RISE  1       
I__551/I                                  Span4Mux_v                 0      4317               RISE  1       
I__551/O                                  Span4Mux_v                 351    4668               RISE  1       
I__554/I                                  Span4Mux_v                 0      4668               RISE  1       
I__554/O                                  Span4Mux_v                 351    5019               RISE  1       
I__557/I                                  LocalMux                   0      5019               RISE  1       
I__557/O                                  LocalMux                   330    5348               RISE  1       
I__559/I                                  InMux                      0      5348               RISE  1       
I__559/O                                  InMux                      259    5608               RISE  1       
U110_ATA.un1_CS1_PRIn_i_LC_24_12_1/in3    LogicCell40_SEQ_MODE_0000  0      5608               RISE  1       
U110_ATA.un1_CS1_PRIn_i_LC_24_12_1/lcout  LogicCell40_SEQ_MODE_0000  288    5895               FALL  1       
I__560/I                                  Odrv4                      0      5895               FALL  1       
I__560/O                                  Odrv4                      372    6267               FALL  1       
I__561/I                                  Span4Mux_s3_h              0      6267               FALL  1       
I__561/O                                  Span4Mux_s3_h              231    6499               FALL  1       
I__562/I                                  LocalMux                   0      6499               FALL  1       
I__562/O                                  LocalMux                   309    6807               FALL  1       
I__563/I                                  IoInMux                    0      6807               FALL  1       
I__563/O                                  IoInMux                    217    7025               FALL  1       
CS1_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      7025               FALL  1       
CS1_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   9030               RISE  1       
CS1_PRIn_obuf_iopad/DIN                   IO_PAD                     0      9030               RISE  1       
CS1_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   11322              RISE  1       
CS1_PRIn                                  U110_TOP                   0      11322              RISE  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_PRIn
Input Port       : A15
Pad to Pad Delay : 11967

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A15                                       U110_TOP                   0      0                  FALL  1       
A15_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
A15_ibuf_iopad/DOUT                       IO_PAD                     460    460                FALL  1       
A15_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A15_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__119/I                                  Odrv12                     0      923                FALL  1       
I__119/O                                  Odrv12                     540    1463               FALL  1       
I__120/I                                  LocalMux                   0      1463               FALL  1       
I__120/O                                  LocalMux                   309    1772               FALL  1       
I__121/I                                  InMux                      0      1772               FALL  1       
I__121/O                                  InMux                      217    1989               FALL  1       
U110_ATA.CS0_2_LC_1_10_3/in3              LogicCell40_SEQ_MODE_0000  0      1989               FALL  1       
U110_ATA.CS0_2_LC_1_10_3/lcout            LogicCell40_SEQ_MODE_0000  288    2276               FALL  2       
I__114/I                                  Odrv4                      0      2276               FALL  1       
I__114/O                                  Odrv4                      372    2648               FALL  1       
I__115/I                                  LocalMux                   0      2648               FALL  1       
I__115/O                                  LocalMux                   309    2957               FALL  1       
I__116/I                                  InMux                      0      2957               FALL  1       
I__116/O                                  InMux                      217    3174               FALL  1       
I__118/I                                  CascadeMux                 0      3174               FALL  1       
I__118/O                                  CascadeMux                 0      3174               FALL  1       
U110_ATA.CS0_LC_1_7_6/in2                 LogicCell40_SEQ_MODE_0000  0      3174               FALL  1       
U110_ATA.CS0_LC_1_7_6/lcout               LogicCell40_SEQ_MODE_0000  379    3553               RISE  4       
I__548/I                                  Odrv12                     0      3553               RISE  1       
I__548/O                                  Odrv12                     491    4044               RISE  1       
I__549/I                                  Span12Mux_h                0      4044               RISE  1       
I__549/O                                  Span12Mux_h                491    4535               RISE  1       
I__550/I                                  Sp12to4                    0      4535               RISE  1       
I__550/O                                  Sp12to4                    428    4963               RISE  1       
I__551/I                                  Span4Mux_v                 0      4963               RISE  1       
I__551/O                                  Span4Mux_v                 351    5313               RISE  1       
I__554/I                                  Span4Mux_v                 0      5313               RISE  1       
I__554/O                                  Span4Mux_v                 351    5664               RISE  1       
I__557/I                                  LocalMux                   0      5664               RISE  1       
I__557/O                                  LocalMux                   330    5994               RISE  1       
I__559/I                                  InMux                      0      5994               RISE  1       
I__559/O                                  InMux                      259    6253               RISE  1       
U110_ATA.un1_CS1_PRIn_i_LC_24_12_1/in3    LogicCell40_SEQ_MODE_0000  0      6253               RISE  1       
U110_ATA.un1_CS1_PRIn_i_LC_24_12_1/lcout  LogicCell40_SEQ_MODE_0000  288    6541               FALL  1       
I__560/I                                  Odrv4                      0      6541               FALL  1       
I__560/O                                  Odrv4                      372    6912               FALL  1       
I__561/I                                  Span4Mux_s3_h              0      6912               FALL  1       
I__561/O                                  Span4Mux_s3_h              231    7144               FALL  1       
I__562/I                                  LocalMux                   0      7144               FALL  1       
I__562/O                                  LocalMux                   309    7452               FALL  1       
I__563/I                                  IoInMux                    0      7452               FALL  1       
I__563/O                                  IoInMux                    217    7670               FALL  1       
CS1_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      7670               FALL  1       
CS1_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   9676               RISE  1       
CS1_PRIn_obuf_iopad/DIN                   IO_PAD                     0      9676               RISE  1       
CS1_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   11967              RISE  1       
CS1_PRIn                                  U110_TOP                   0      11967              RISE  1       

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_PRIn
Input Port       : ATA_ENn
Pad to Pad Delay : 12496

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                   U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__341/I                                  Odrv12                     0      1003               FALL  1       
I__341/O                                  Odrv12                     540    1543               FALL  1       
I__343/I                                  Sp12to4                    0      1543               FALL  1       
I__343/O                                  Sp12to4                    449    1992               FALL  1       
I__345/I                                  Span4Mux_v                 0      1992               FALL  1       
I__345/O                                  Span4Mux_v                 372    2363               FALL  1       
I__348/I                                  Span4Mux_v                 0      2363               FALL  1       
I__348/O                                  Span4Mux_v                 372    2735               FALL  1       
I__352/I                                  Span4Mux_v                 0      2735               FALL  1       
I__352/O                                  Span4Mux_v                 372    3107               FALL  1       
I__356/I                                  LocalMux                   0      3107               FALL  1       
I__356/O                                  LocalMux                   309    3416               FALL  1       
I__358/I                                  InMux                      0      3416               FALL  1       
I__358/O                                  InMux                      217    3633               FALL  1       
U110_ATA.CS0_LC_1_7_6/in0                 LogicCell40_SEQ_MODE_0000  0      3633               FALL  1       
U110_ATA.CS0_LC_1_7_6/lcout               LogicCell40_SEQ_MODE_0000  449    4082               RISE  4       
I__548/I                                  Odrv12                     0      4082               RISE  1       
I__548/O                                  Odrv12                     491    4573               RISE  1       
I__549/I                                  Span12Mux_h                0      4573               RISE  1       
I__549/O                                  Span12Mux_h                491    5064               RISE  1       
I__550/I                                  Sp12to4                    0      5064               RISE  1       
I__550/O                                  Sp12to4                    428    5492               RISE  1       
I__551/I                                  Span4Mux_v                 0      5492               RISE  1       
I__551/O                                  Span4Mux_v                 351    5842               RISE  1       
I__554/I                                  Span4Mux_v                 0      5842               RISE  1       
I__554/O                                  Span4Mux_v                 351    6193               RISE  1       
I__557/I                                  LocalMux                   0      6193               RISE  1       
I__557/O                                  LocalMux                   330    6522               RISE  1       
I__559/I                                  InMux                      0      6522               RISE  1       
I__559/O                                  InMux                      259    6782               RISE  1       
U110_ATA.un1_CS1_PRIn_i_LC_24_12_1/in3    LogicCell40_SEQ_MODE_0000  0      6782               RISE  1       
U110_ATA.un1_CS1_PRIn_i_LC_24_12_1/lcout  LogicCell40_SEQ_MODE_0000  288    7070               FALL  1       
I__560/I                                  Odrv4                      0      7070               FALL  1       
I__560/O                                  Odrv4                      372    7441               FALL  1       
I__561/I                                  Span4Mux_s3_h              0      7441               FALL  1       
I__561/O                                  Span4Mux_s3_h              231    7673               FALL  1       
I__562/I                                  LocalMux                   0      7673               FALL  1       
I__562/O                                  LocalMux                   309    7981               FALL  1       
I__563/I                                  IoInMux                    0      7981               FALL  1       
I__563/O                                  IoInMux                    217    8199               FALL  1       
CS1_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      8199               FALL  1       
CS1_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   10205              RISE  1       
CS1_PRIn_obuf_iopad/DIN                   IO_PAD                     0      10205              RISE  1       
CS1_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   12496              RISE  1       
CS1_PRIn                                  U110_TOP                   0      12496              RISE  1       

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_PRIn
Input Port       : A16
Pad to Pad Delay : 12584

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A16                                       U110_TOP                   0      0                  FALL  1       
A16_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
A16_ibuf_iopad/DOUT                       IO_PAD                     460    460                FALL  1       
A16_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A16_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__122/I                                  Odrv4                      0      923                FALL  1       
I__122/O                                  Odrv4                      372    1295               FALL  1       
I__123/I                                  Span4Mux_v                 0      1295               FALL  1       
I__123/O                                  Span4Mux_v                 372    1666               FALL  1       
I__124/I                                  Span4Mux_h                 0      1666               FALL  1       
I__124/O                                  Span4Mux_h                 316    1982               FALL  1       
I__125/I                                  LocalMux                   0      1982               FALL  1       
I__125/O                                  LocalMux                   309    2291               FALL  1       
I__126/I                                  InMux                      0      2291               FALL  1       
I__126/O                                  InMux                      217    2508               FALL  1       
U110_ATA.CS0_2_LC_1_10_3/in0              LogicCell40_SEQ_MODE_0000  0      2508               FALL  1       
U110_ATA.CS0_2_LC_1_10_3/lcout            LogicCell40_SEQ_MODE_0000  386    2894               FALL  2       
I__114/I                                  Odrv4                      0      2894               FALL  1       
I__114/O                                  Odrv4                      372    3265               FALL  1       
I__115/I                                  LocalMux                   0      3265               FALL  1       
I__115/O                                  LocalMux                   309    3574               FALL  1       
I__116/I                                  InMux                      0      3574               FALL  1       
I__116/O                                  InMux                      217    3791               FALL  1       
I__118/I                                  CascadeMux                 0      3791               FALL  1       
I__118/O                                  CascadeMux                 0      3791               FALL  1       
U110_ATA.CS0_LC_1_7_6/in2                 LogicCell40_SEQ_MODE_0000  0      3791               FALL  1       
U110_ATA.CS0_LC_1_7_6/lcout               LogicCell40_SEQ_MODE_0000  379    4170               RISE  4       
I__548/I                                  Odrv12                     0      4170               RISE  1       
I__548/O                                  Odrv12                     491    4661               RISE  1       
I__549/I                                  Span12Mux_h                0      4661               RISE  1       
I__549/O                                  Span12Mux_h                491    5152               RISE  1       
I__550/I                                  Sp12to4                    0      5152               RISE  1       
I__550/O                                  Sp12to4                    428    5580               RISE  1       
I__551/I                                  Span4Mux_v                 0      5580               RISE  1       
I__551/O                                  Span4Mux_v                 351    5930               RISE  1       
I__554/I                                  Span4Mux_v                 0      5930               RISE  1       
I__554/O                                  Span4Mux_v                 351    6281               RISE  1       
I__557/I                                  LocalMux                   0      6281               RISE  1       
I__557/O                                  LocalMux                   330    6611               RISE  1       
I__559/I                                  InMux                      0      6611               RISE  1       
I__559/O                                  InMux                      259    6870               RISE  1       
U110_ATA.un1_CS1_PRIn_i_LC_24_12_1/in3    LogicCell40_SEQ_MODE_0000  0      6870               RISE  1       
U110_ATA.un1_CS1_PRIn_i_LC_24_12_1/lcout  LogicCell40_SEQ_MODE_0000  288    7158               FALL  1       
I__560/I                                  Odrv4                      0      7158               FALL  1       
I__560/O                                  Odrv4                      372    7530               FALL  1       
I__561/I                                  Span4Mux_s3_h              0      7530               FALL  1       
I__561/O                                  Span4Mux_s3_h              231    7761               FALL  1       
I__562/I                                  LocalMux                   0      7761               FALL  1       
I__562/O                                  LocalMux                   309    8070               FALL  1       
I__563/I                                  IoInMux                    0      8070               FALL  1       
I__563/O                                  IoInMux                    217    8287               FALL  1       
CS1_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      8287               FALL  1       
CS1_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   10293              RISE  1       
CS1_PRIn_obuf_iopad/DIN                   IO_PAD                     0      10293              RISE  1       
CS1_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   12584              RISE  1       
CS1_PRIn                                  U110_TOP                   0      12584              RISE  1       

6.6.4::Path details for port: CS1_SECn  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_SECn
Input Port       : A14
Pad to Pad Delay : 10754

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A14                                       U110_TOP                   0      0                  FALL  1       
A14_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
A14_ibuf_iopad/DOUT                       IO_PAD                     460    460                FALL  1       
A14_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A14_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__524/I                                  Odrv12                     0      923                FALL  1       
I__524/O                                  Odrv12                     540    1463               FALL  1       
I__525/I                                  Span12Mux_h                0      1463               FALL  1       
I__525/O                                  Span12Mux_h                540    2003               FALL  1       
I__526/I                                  Span12Mux_h                0      2003               FALL  1       
I__526/O                                  Span12Mux_h                540    2543               FALL  1       
I__527/I                                  Sp12to4                    0      2543               FALL  1       
I__527/O                                  Sp12to4                    449    2992               FALL  1       
I__528/I                                  Span4Mux_v                 0      2992               FALL  1       
I__528/O                                  Span4Mux_v                 372    3364               FALL  1       
I__531/I                                  Span4Mux_v                 0      3364               FALL  1       
I__531/O                                  Span4Mux_v                 372    3735               FALL  1       
I__535/I                                  LocalMux                   0      3735               FALL  1       
I__535/O                                  LocalMux                   309    4044               FALL  1       
I__537/I                                  InMux                      0      4044               FALL  1       
I__537/O                                  InMux                      217    4261               FALL  1       
I__538/I                                  CascadeMux                 0      4261               FALL  1       
I__538/O                                  CascadeMux                 0      4261               FALL  1       
U110_ATA.un1_CS1_SECn_i_LC_24_13_5/in2    LogicCell40_SEQ_MODE_0000  0      4261               FALL  1       
U110_ATA.un1_CS1_SECn_i_LC_24_13_5/lcout  LogicCell40_SEQ_MODE_0000  351    4612               FALL  1       
I__518/I                                  Odrv4                      0      4612               FALL  1       
I__518/O                                  Odrv4                      372    4984               FALL  1       
I__519/I                                  Span4Mux_v                 0      4984               FALL  1       
I__519/O                                  Span4Mux_v                 372    5355               FALL  1       
I__520/I                                  Span4Mux_v                 0      5355               FALL  1       
I__520/O                                  Span4Mux_v                 372    5727               FALL  1       
I__521/I                                  Span4Mux_s2_h              0      5727               FALL  1       
I__521/O                                  Span4Mux_s2_h              203    5930               FALL  1       
I__522/I                                  LocalMux                   0      5930               FALL  1       
I__522/O                                  LocalMux                   309    6239               FALL  1       
I__523/I                                  IoInMux                    0      6239               FALL  1       
I__523/O                                  IoInMux                    217    6457               FALL  1       
CS1_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      6457               FALL  1       
CS1_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   8462               RISE  1       
CS1_SECn_obuf_iopad/DIN                   IO_PAD                     0      8462               RISE  1       
CS1_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   10754              RISE  1       
CS1_SECn                                  U110_TOP                   0      10754              RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_SECn
Input Port       : A12
Pad to Pad Delay : 12416

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A12                                       U110_TOP                   0      0                  FALL  1       
A12_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
A12_ibuf_iopad/DOUT                       IO_PAD                     460    460                FALL  1       
A12_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A12_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__127/I                                  Odrv4                      0      923                FALL  1       
I__127/O                                  Odrv4                      372    1295               FALL  1       
I__128/I                                  Span4Mux_h                 0      1295               FALL  1       
I__128/O                                  Span4Mux_h                 316    1610               FALL  1       
I__129/I                                  Span4Mux_v                 0      1610               FALL  1       
I__129/O                                  Span4Mux_v                 372    1982               FALL  1       
I__130/I                                  LocalMux                   0      1982               FALL  1       
I__130/O                                  LocalMux                   309    2291               FALL  1       
I__132/I                                  InMux                      0      2291               FALL  1       
I__132/O                                  InMux                      217    2508               FALL  1       
I__133/I                                  CascadeMux                 0      2508               FALL  1       
I__133/O                                  CascadeMux                 0      2508               FALL  1       
U110_ATA.CS1_LC_1_7_3/in2                 LogicCell40_SEQ_MODE_0000  0      2508               FALL  1       
U110_ATA.CS1_LC_1_7_3/lcout               LogicCell40_SEQ_MODE_0000  379    2887               RISE  4       
I__505/I                                  Odrv12                     0      2887               RISE  1       
I__505/O                                  Odrv12                     491    3378               RISE  1       
I__506/I                                  Span12Mux_h                0      3378               RISE  1       
I__506/O                                  Span12Mux_h                491    3869               RISE  1       
I__508/I                                  Sp12to4                    0      3869               RISE  1       
I__508/O                                  Sp12to4                    428    4296               RISE  1       
I__510/I                                  Span4Mux_v                 0      4296               RISE  1       
I__510/O                                  Span4Mux_v                 351    4647               RISE  1       
I__512/I                                  Span4Mux_h                 0      4647               RISE  1       
I__512/O                                  Span4Mux_h                 302    4949               RISE  1       
I__513/I                                  Span4Mux_v                 0      4949               RISE  1       
I__513/O                                  Span4Mux_v                 351    5299               RISE  1       
I__514/I                                  LocalMux                   0      5299               RISE  1       
I__514/O                                  LocalMux                   330    5629               RISE  1       
I__517/I                                  InMux                      0      5629               RISE  1       
I__517/O                                  InMux                      259    5888               RISE  1       
U110_ATA.un1_CS1_SECn_i_LC_24_13_5/in0    LogicCell40_SEQ_MODE_0000  0      5888               RISE  1       
U110_ATA.un1_CS1_SECn_i_LC_24_13_5/lcout  LogicCell40_SEQ_MODE_0000  386    6274               FALL  1       
I__518/I                                  Odrv4                      0      6274               FALL  1       
I__518/O                                  Odrv4                      372    6646               FALL  1       
I__519/I                                  Span4Mux_v                 0      6646               FALL  1       
I__519/O                                  Span4Mux_v                 372    7018               FALL  1       
I__520/I                                  Span4Mux_v                 0      7018               FALL  1       
I__520/O                                  Span4Mux_v                 372    7389               FALL  1       
I__521/I                                  Span4Mux_s2_h              0      7389               FALL  1       
I__521/O                                  Span4Mux_s2_h              203    7593               FALL  1       
I__522/I                                  LocalMux                   0      7593               FALL  1       
I__522/O                                  LocalMux                   309    7901               FALL  1       
I__523/I                                  IoInMux                    0      7901               FALL  1       
I__523/O                                  IoInMux                    217    8119               FALL  1       
CS1_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      8119               FALL  1       
CS1_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   10125              RISE  1       
CS1_SECn_obuf_iopad/DIN                   IO_PAD                     0      10125              RISE  1       
CS1_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   12416              RISE  1       
CS1_SECn                                  U110_TOP                   0      12416              RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_SECn
Input Port       : A13
Pad to Pad Delay : 12486

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A13                                       U110_TOP                   0      0                  FALL  1       
A13_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
A13_ibuf_iopad/DOUT                       IO_PAD                     460    460                FALL  1       
A13_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A13_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__134/I                                  Odrv4                      0      923                FALL  1       
I__134/O                                  Odrv4                      372    1295               FALL  1       
I__135/I                                  Span4Mux_h                 0      1295               FALL  1       
I__135/O                                  Span4Mux_h                 316    1610               FALL  1       
I__136/I                                  Span4Mux_v                 0      1610               FALL  1       
I__136/O                                  Span4Mux_v                 372    1982               FALL  1       
I__137/I                                  LocalMux                   0      1982               FALL  1       
I__137/O                                  LocalMux                   309    2291               FALL  1       
I__139/I                                  InMux                      0      2291               FALL  1       
I__139/O                                  InMux                      217    2508               FALL  1       
U110_ATA.CS1_LC_1_7_3/in0                 LogicCell40_SEQ_MODE_0000  0      2508               FALL  1       
U110_ATA.CS1_LC_1_7_3/lcout               LogicCell40_SEQ_MODE_0000  449    2957               RISE  4       
I__505/I                                  Odrv12                     0      2957               RISE  1       
I__505/O                                  Odrv12                     491    3448               RISE  1       
I__506/I                                  Span12Mux_h                0      3448               RISE  1       
I__506/O                                  Span12Mux_h                491    3939               RISE  1       
I__508/I                                  Sp12to4                    0      3939               RISE  1       
I__508/O                                  Sp12to4                    428    4366               RISE  1       
I__510/I                                  Span4Mux_v                 0      4366               RISE  1       
I__510/O                                  Span4Mux_v                 351    4717               RISE  1       
I__512/I                                  Span4Mux_h                 0      4717               RISE  1       
I__512/O                                  Span4Mux_h                 302    5019               RISE  1       
I__513/I                                  Span4Mux_v                 0      5019               RISE  1       
I__513/O                                  Span4Mux_v                 351    5369               RISE  1       
I__514/I                                  LocalMux                   0      5369               RISE  1       
I__514/O                                  LocalMux                   330    5699               RISE  1       
I__517/I                                  InMux                      0      5699               RISE  1       
I__517/O                                  InMux                      259    5959               RISE  1       
U110_ATA.un1_CS1_SECn_i_LC_24_13_5/in0    LogicCell40_SEQ_MODE_0000  0      5959               RISE  1       
U110_ATA.un1_CS1_SECn_i_LC_24_13_5/lcout  LogicCell40_SEQ_MODE_0000  386    6344               FALL  1       
I__518/I                                  Odrv4                      0      6344               FALL  1       
I__518/O                                  Odrv4                      372    6716               FALL  1       
I__519/I                                  Span4Mux_v                 0      6716               FALL  1       
I__519/O                                  Span4Mux_v                 372    7088               FALL  1       
I__520/I                                  Span4Mux_v                 0      7088               FALL  1       
I__520/O                                  Span4Mux_v                 372    7459               FALL  1       
I__521/I                                  Span4Mux_s2_h              0      7459               FALL  1       
I__521/O                                  Span4Mux_s2_h              203    7663               FALL  1       
I__522/I                                  LocalMux                   0      7663               FALL  1       
I__522/O                                  LocalMux                   309    7971               FALL  1       
I__523/I                                  IoInMux                    0      7971               FALL  1       
I__523/O                                  IoInMux                    217    8189               FALL  1       
CS1_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      8189               FALL  1       
CS1_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   10195              RISE  1       
CS1_SECn_obuf_iopad/DIN                   IO_PAD                     0      10195              RISE  1       
CS1_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   12486              RISE  1       
CS1_SECn                                  U110_TOP                   0      12486              RISE  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_SECn
Input Port       : A15
Pad to Pad Delay : 13019

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A15                                       U110_TOP                   0      0                  FALL  1       
A15_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
A15_ibuf_iopad/DOUT                       IO_PAD                     460    460                FALL  1       
A15_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A15_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__119/I                                  Odrv12                     0      923                FALL  1       
I__119/O                                  Odrv12                     540    1463               FALL  1       
I__120/I                                  LocalMux                   0      1463               FALL  1       
I__120/O                                  LocalMux                   309    1772               FALL  1       
I__121/I                                  InMux                      0      1772               FALL  1       
I__121/O                                  InMux                      217    1989               FALL  1       
U110_ATA.CS0_2_LC_1_10_3/in3              LogicCell40_SEQ_MODE_0000  0      1989               FALL  1       
U110_ATA.CS0_2_LC_1_10_3/lcout            LogicCell40_SEQ_MODE_0000  288    2276               FALL  2       
I__114/I                                  Odrv4                      0      2276               FALL  1       
I__114/O                                  Odrv4                      372    2648               FALL  1       
I__115/I                                  LocalMux                   0      2648               FALL  1       
I__115/O                                  LocalMux                   309    2957               FALL  1       
I__117/I                                  InMux                      0      2957               FALL  1       
I__117/O                                  InMux                      217    3174               FALL  1       
U110_ATA.CS1_LC_1_7_3/in3                 LogicCell40_SEQ_MODE_0000  0      3174               FALL  1       
U110_ATA.CS1_LC_1_7_3/lcout               LogicCell40_SEQ_MODE_0000  316    3490               RISE  4       
I__505/I                                  Odrv12                     0      3490               RISE  1       
I__505/O                                  Odrv12                     491    3981               RISE  1       
I__506/I                                  Span12Mux_h                0      3981               RISE  1       
I__506/O                                  Span12Mux_h                491    4472               RISE  1       
I__508/I                                  Sp12to4                    0      4472               RISE  1       
I__508/O                                  Sp12to4                    428    4900               RISE  1       
I__510/I                                  Span4Mux_v                 0      4900               RISE  1       
I__510/O                                  Span4Mux_v                 351    5250               RISE  1       
I__512/I                                  Span4Mux_h                 0      5250               RISE  1       
I__512/O                                  Span4Mux_h                 302    5552               RISE  1       
I__513/I                                  Span4Mux_v                 0      5552               RISE  1       
I__513/O                                  Span4Mux_v                 351    5902               RISE  1       
I__514/I                                  LocalMux                   0      5902               RISE  1       
I__514/O                                  LocalMux                   330    6232               RISE  1       
I__517/I                                  InMux                      0      6232               RISE  1       
I__517/O                                  InMux                      259    6492               RISE  1       
U110_ATA.un1_CS1_SECn_i_LC_24_13_5/in0    LogicCell40_SEQ_MODE_0000  0      6492               RISE  1       
U110_ATA.un1_CS1_SECn_i_LC_24_13_5/lcout  LogicCell40_SEQ_MODE_0000  386    6877               FALL  1       
I__518/I                                  Odrv4                      0      6877               FALL  1       
I__518/O                                  Odrv4                      372    7249               FALL  1       
I__519/I                                  Span4Mux_v                 0      7249               FALL  1       
I__519/O                                  Span4Mux_v                 372    7621               FALL  1       
I__520/I                                  Span4Mux_v                 0      7621               FALL  1       
I__520/O                                  Span4Mux_v                 372    7992               FALL  1       
I__521/I                                  Span4Mux_s2_h              0      7992               FALL  1       
I__521/O                                  Span4Mux_s2_h              203    8196               FALL  1       
I__522/I                                  LocalMux                   0      8196               FALL  1       
I__522/O                                  LocalMux                   309    8504               FALL  1       
I__523/I                                  IoInMux                    0      8504               FALL  1       
I__523/O                                  IoInMux                    217    8722               FALL  1       
CS1_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      8722               FALL  1       
CS1_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   10728              RISE  1       
CS1_SECn_obuf_iopad/DIN                   IO_PAD                     0      10728              RISE  1       
CS1_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   13019              RISE  1       
CS1_SECn                                  U110_TOP                   0      13019              RISE  1       

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_SECn
Input Port       : ATA_ENn
Pad to Pad Delay : 13562

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                   U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__341/I                                  Odrv12                     0      1003               FALL  1       
I__341/O                                  Odrv12                     540    1543               FALL  1       
I__343/I                                  Sp12to4                    0      1543               FALL  1       
I__343/O                                  Sp12to4                    449    1992               FALL  1       
I__345/I                                  Span4Mux_v                 0      1992               FALL  1       
I__345/O                                  Span4Mux_v                 372    2363               FALL  1       
I__348/I                                  Span4Mux_v                 0      2363               FALL  1       
I__348/O                                  Span4Mux_v                 372    2735               FALL  1       
I__352/I                                  Span4Mux_v                 0      2735               FALL  1       
I__352/O                                  Span4Mux_v                 372    3107               FALL  1       
I__356/I                                  LocalMux                   0      3107               FALL  1       
I__356/O                                  LocalMux                   309    3416               FALL  1       
I__359/I                                  InMux                      0      3416               FALL  1       
I__359/O                                  InMux                      217    3633               FALL  1       
U110_ATA.CS1_LC_1_7_3/in1                 LogicCell40_SEQ_MODE_0000  0      3633               FALL  1       
U110_ATA.CS1_LC_1_7_3/lcout               LogicCell40_SEQ_MODE_0000  400    4033               RISE  4       
I__505/I                                  Odrv12                     0      4033               RISE  1       
I__505/O                                  Odrv12                     491    4524               RISE  1       
I__506/I                                  Span12Mux_h                0      4524               RISE  1       
I__506/O                                  Span12Mux_h                491    5015               RISE  1       
I__508/I                                  Sp12to4                    0      5015               RISE  1       
I__508/O                                  Sp12to4                    428    5442               RISE  1       
I__510/I                                  Span4Mux_v                 0      5442               RISE  1       
I__510/O                                  Span4Mux_v                 351    5793               RISE  1       
I__512/I                                  Span4Mux_h                 0      5793               RISE  1       
I__512/O                                  Span4Mux_h                 302    6095               RISE  1       
I__513/I                                  Span4Mux_v                 0      6095               RISE  1       
I__513/O                                  Span4Mux_v                 351    6445               RISE  1       
I__514/I                                  LocalMux                   0      6445               RISE  1       
I__514/O                                  LocalMux                   330    6775               RISE  1       
I__517/I                                  InMux                      0      6775               RISE  1       
I__517/O                                  InMux                      259    7034               RISE  1       
U110_ATA.un1_CS1_SECn_i_LC_24_13_5/in0    LogicCell40_SEQ_MODE_0000  0      7034               RISE  1       
U110_ATA.un1_CS1_SECn_i_LC_24_13_5/lcout  LogicCell40_SEQ_MODE_0000  386    7420               FALL  1       
I__518/I                                  Odrv4                      0      7420               FALL  1       
I__518/O                                  Odrv4                      372    7792               FALL  1       
I__519/I                                  Span4Mux_v                 0      7792               FALL  1       
I__519/O                                  Span4Mux_v                 372    8164               FALL  1       
I__520/I                                  Span4Mux_v                 0      8164               FALL  1       
I__520/O                                  Span4Mux_v                 372    8535               FALL  1       
I__521/I                                  Span4Mux_s2_h              0      8535               FALL  1       
I__521/O                                  Span4Mux_s2_h              203    8739               FALL  1       
I__522/I                                  LocalMux                   0      8739               FALL  1       
I__522/O                                  LocalMux                   309    9047               FALL  1       
I__523/I                                  IoInMux                    0      9047               FALL  1       
I__523/O                                  IoInMux                    217    9265               FALL  1       
CS1_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      9265               FALL  1       
CS1_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   11271              RISE  1       
CS1_SECn_obuf_iopad/DIN                   IO_PAD                     0      11271              RISE  1       
CS1_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   13562              RISE  1       
CS1_SECn                                  U110_TOP                   0      13562              RISE  1       

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : CS1_SECn
Input Port       : A16
Pad to Pad Delay : 13636

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A16                                       U110_TOP                   0      0                  FALL  1       
A16_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
A16_ibuf_iopad/DOUT                       IO_PAD                     460    460                FALL  1       
A16_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A16_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__122/I                                  Odrv4                      0      923                FALL  1       
I__122/O                                  Odrv4                      372    1295               FALL  1       
I__123/I                                  Span4Mux_v                 0      1295               FALL  1       
I__123/O                                  Span4Mux_v                 372    1666               FALL  1       
I__124/I                                  Span4Mux_h                 0      1666               FALL  1       
I__124/O                                  Span4Mux_h                 316    1982               FALL  1       
I__125/I                                  LocalMux                   0      1982               FALL  1       
I__125/O                                  LocalMux                   309    2291               FALL  1       
I__126/I                                  InMux                      0      2291               FALL  1       
I__126/O                                  InMux                      217    2508               FALL  1       
U110_ATA.CS0_2_LC_1_10_3/in0              LogicCell40_SEQ_MODE_0000  0      2508               FALL  1       
U110_ATA.CS0_2_LC_1_10_3/lcout            LogicCell40_SEQ_MODE_0000  386    2894               FALL  2       
I__114/I                                  Odrv4                      0      2894               FALL  1       
I__114/O                                  Odrv4                      372    3265               FALL  1       
I__115/I                                  LocalMux                   0      3265               FALL  1       
I__115/O                                  LocalMux                   309    3574               FALL  1       
I__117/I                                  InMux                      0      3574               FALL  1       
I__117/O                                  InMux                      217    3791               FALL  1       
U110_ATA.CS1_LC_1_7_3/in3                 LogicCell40_SEQ_MODE_0000  0      3791               FALL  1       
U110_ATA.CS1_LC_1_7_3/lcout               LogicCell40_SEQ_MODE_0000  316    4107               RISE  4       
I__505/I                                  Odrv12                     0      4107               RISE  1       
I__505/O                                  Odrv12                     491    4598               RISE  1       
I__506/I                                  Span12Mux_h                0      4598               RISE  1       
I__506/O                                  Span12Mux_h                491    5089               RISE  1       
I__508/I                                  Sp12to4                    0      5089               RISE  1       
I__508/O                                  Sp12to4                    428    5517               RISE  1       
I__510/I                                  Span4Mux_v                 0      5517               RISE  1       
I__510/O                                  Span4Mux_v                 351    5867               RISE  1       
I__512/I                                  Span4Mux_h                 0      5867               RISE  1       
I__512/O                                  Span4Mux_h                 302    6169               RISE  1       
I__513/I                                  Span4Mux_v                 0      6169               RISE  1       
I__513/O                                  Span4Mux_v                 351    6520               RISE  1       
I__514/I                                  LocalMux                   0      6520               RISE  1       
I__514/O                                  LocalMux                   330    6849               RISE  1       
I__517/I                                  InMux                      0      6849               RISE  1       
I__517/O                                  InMux                      259    7109               RISE  1       
U110_ATA.un1_CS1_SECn_i_LC_24_13_5/in0    LogicCell40_SEQ_MODE_0000  0      7109               RISE  1       
U110_ATA.un1_CS1_SECn_i_LC_24_13_5/lcout  LogicCell40_SEQ_MODE_0000  386    7494               FALL  1       
I__518/I                                  Odrv4                      0      7494               FALL  1       
I__518/O                                  Odrv4                      372    7866               FALL  1       
I__519/I                                  Span4Mux_v                 0      7866               FALL  1       
I__519/O                                  Span4Mux_v                 372    8238               FALL  1       
I__520/I                                  Span4Mux_v                 0      8238               FALL  1       
I__520/O                                  Span4Mux_v                 372    8610               FALL  1       
I__521/I                                  Span4Mux_s2_h              0      8610               FALL  1       
I__521/O                                  Span4Mux_s2_h              203    8813               FALL  1       
I__522/I                                  LocalMux                   0      8813               FALL  1       
I__522/O                                  LocalMux                   309    9122               FALL  1       
I__523/I                                  IoInMux                    0      9122               FALL  1       
I__523/O                                  IoInMux                    217    9339               FALL  1       
CS1_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      9339               FALL  1       
CS1_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   11345              RISE  1       
CS1_SECn_obuf_iopad/DIN                   IO_PAD                     0      11345              RISE  1       
CS1_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2292   13636              RISE  1       
CS1_SECn                                  U110_TOP                   0      13636              RISE  1       

6.6.5::Path details for port: DIOR_PRIn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_PRIn
Input Port       : RnW
Pad to Pad Delay : 9284

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                         U110_TOP                   0      0                  FALL  1       
RnW_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
RnW_ibuf_iopad/DOUT                         IO_PAD                     540    540                FALL  1       
RnW_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
RnW_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__480/I                                    Odrv12                     0      1003               FALL  1       
I__480/O                                    Odrv12                     540    1543               FALL  1       
I__482/I                                    Span12Mux_v                0      1543               FALL  1       
I__482/O                                    Span12Mux_v                540    2083               FALL  1       
I__485/I                                    Span12Mux_v                0      2083               FALL  1       
I__485/O                                    Span12Mux_v                540    2623               FALL  1       
I__491/I                                    LocalMux                   0      2623               FALL  1       
I__491/O                                    LocalMux                   309    2932               FALL  1       
I__498/I                                    InMux                      0      2932               FALL  1       
I__498/O                                    InMux                      217    3149               FALL  1       
U110_ATA.RW_EN_RNI88QM1_2_LC_24_12_3/in0    LogicCell40_SEQ_MODE_0000  0      3149               FALL  1       
U110_ATA.RW_EN_RNI88QM1_2_LC_24_12_3/lcout  LogicCell40_SEQ_MODE_0000  386    3535               FALL  1       
I__543/I                                    Odrv4                      0      3535               FALL  1       
I__543/O                                    Odrv4                      372    3906               FALL  1       
I__544/I                                    Span4Mux_s3_h              0      3906               FALL  1       
I__544/O                                    Span4Mux_s3_h              231    4138               FALL  1       
I__545/I                                    IoSpan4Mux                 0      4138               FALL  1       
I__545/O                                    IoSpan4Mux                 323    4461               FALL  1       
I__546/I                                    LocalMux                   0      4461               FALL  1       
I__546/O                                    LocalMux                   309    4769               FALL  1       
I__547/I                                    IoInMux                    0      4769               FALL  1       
I__547/O                                    IoInMux                    217    4987               FALL  1       
DIOR_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      4987               FALL  1       
DIOR_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   6992               RISE  1       
DIOR_PRIn_obuf_iopad/DIN                    IO_PAD                     0      6992               RISE  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2292   9284               RISE  1       
DIOR_PRIn                                   U110_TOP                   0      9284               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_PRIn
Input Port       : A12
Pad to Pad Delay : 11652

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
A12                                         U110_TOP                   0      0                  FALL  1       
A12_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
A12_ibuf_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
A12_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A12_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__127/I                                    Odrv4                      0      923                FALL  1       
I__127/O                                    Odrv4                      372    1295               FALL  1       
I__128/I                                    Span4Mux_h                 0      1295               FALL  1       
I__128/O                                    Span4Mux_h                 316    1610               FALL  1       
I__129/I                                    Span4Mux_v                 0      1610               FALL  1       
I__129/O                                    Span4Mux_v                 372    1982               FALL  1       
I__130/I                                    LocalMux                   0      1982               FALL  1       
I__130/O                                    LocalMux                   309    2291               FALL  1       
I__131/I                                    InMux                      0      2291               FALL  1       
I__131/O                                    InMux                      217    2508               FALL  1       
U110_ATA.CS0_LC_1_7_6/in3                   LogicCell40_SEQ_MODE_0000  0      2508               FALL  1       
U110_ATA.CS0_LC_1_7_6/lcout                 LogicCell40_SEQ_MODE_0000  316    2824               RISE  4       
I__548/I                                    Odrv12                     0      2824               RISE  1       
I__548/O                                    Odrv12                     491    3314               RISE  1       
I__549/I                                    Span12Mux_h                0      3314               RISE  1       
I__549/O                                    Span12Mux_h                491    3805               RISE  1       
I__550/I                                    Sp12to4                    0      3805               RISE  1       
I__550/O                                    Sp12to4                    428    4233               RISE  1       
I__551/I                                    Span4Mux_v                 0      4233               RISE  1       
I__551/O                                    Span4Mux_v                 351    4584               RISE  1       
I__554/I                                    Span4Mux_v                 0      4584               RISE  1       
I__554/O                                    Span4Mux_v                 351    4935               RISE  1       
I__557/I                                    LocalMux                   0      4935               RISE  1       
I__557/O                                    LocalMux                   330    5264               RISE  1       
I__558/I                                    InMux                      0      5264               RISE  1       
I__558/O                                    InMux                      259    5524               RISE  1       
U110_ATA.RW_EN_RNI88QM1_2_LC_24_12_3/in1    LogicCell40_SEQ_MODE_0000  0      5524               RISE  1       
U110_ATA.RW_EN_RNI88QM1_2_LC_24_12_3/lcout  LogicCell40_SEQ_MODE_0000  379    5902               FALL  1       
I__543/I                                    Odrv4                      0      5902               FALL  1       
I__543/O                                    Odrv4                      372    6274               FALL  1       
I__544/I                                    Span4Mux_s3_h              0      6274               FALL  1       
I__544/O                                    Span4Mux_s3_h              231    6506               FALL  1       
I__545/I                                    IoSpan4Mux                 0      6506               FALL  1       
I__545/O                                    IoSpan4Mux                 323    6828               FALL  1       
I__546/I                                    LocalMux                   0      6828               FALL  1       
I__546/O                                    LocalMux                   309    7137               FALL  1       
I__547/I                                    IoInMux                    0      7137               FALL  1       
I__547/O                                    IoInMux                    217    7354               FALL  1       
DIOR_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      7354               FALL  1       
DIOR_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   9360               RISE  1       
DIOR_PRIn_obuf_iopad/DIN                    IO_PAD                     0      9360               RISE  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2292   11652              RISE  1       
DIOR_PRIn                                   U110_TOP                   0      11652              RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_PRIn
Input Port       : A13
Pad to Pad Delay : 11736

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
A13                                         U110_TOP                   0      0                  FALL  1       
A13_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
A13_ibuf_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
A13_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A13_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__134/I                                    Odrv4                      0      923                FALL  1       
I__134/O                                    Odrv4                      372    1295               FALL  1       
I__135/I                                    Span4Mux_h                 0      1295               FALL  1       
I__135/O                                    Span4Mux_h                 316    1610               FALL  1       
I__136/I                                    Span4Mux_v                 0      1610               FALL  1       
I__136/O                                    Span4Mux_v                 372    1982               FALL  1       
I__137/I                                    LocalMux                   0      1982               FALL  1       
I__137/O                                    LocalMux                   309    2291               FALL  1       
I__138/I                                    InMux                      0      2291               FALL  1       
I__138/O                                    InMux                      217    2508               FALL  1       
U110_ATA.CS0_LC_1_7_6/in1                   LogicCell40_SEQ_MODE_0000  0      2508               FALL  1       
U110_ATA.CS0_LC_1_7_6/lcout                 LogicCell40_SEQ_MODE_0000  400    2908               RISE  4       
I__548/I                                    Odrv12                     0      2908               RISE  1       
I__548/O                                    Odrv12                     491    3399               RISE  1       
I__549/I                                    Span12Mux_h                0      3399               RISE  1       
I__549/O                                    Span12Mux_h                491    3890               RISE  1       
I__550/I                                    Sp12to4                    0      3890               RISE  1       
I__550/O                                    Sp12to4                    428    4317               RISE  1       
I__551/I                                    Span4Mux_v                 0      4317               RISE  1       
I__551/O                                    Span4Mux_v                 351    4668               RISE  1       
I__554/I                                    Span4Mux_v                 0      4668               RISE  1       
I__554/O                                    Span4Mux_v                 351    5019               RISE  1       
I__557/I                                    LocalMux                   0      5019               RISE  1       
I__557/O                                    LocalMux                   330    5348               RISE  1       
I__558/I                                    InMux                      0      5348               RISE  1       
I__558/O                                    InMux                      259    5608               RISE  1       
U110_ATA.RW_EN_RNI88QM1_2_LC_24_12_3/in1    LogicCell40_SEQ_MODE_0000  0      5608               RISE  1       
U110_ATA.RW_EN_RNI88QM1_2_LC_24_12_3/lcout  LogicCell40_SEQ_MODE_0000  379    5987               FALL  1       
I__543/I                                    Odrv4                      0      5987               FALL  1       
I__543/O                                    Odrv4                      372    6358               FALL  1       
I__544/I                                    Span4Mux_s3_h              0      6358               FALL  1       
I__544/O                                    Span4Mux_s3_h              231    6590               FALL  1       
I__545/I                                    IoSpan4Mux                 0      6590               FALL  1       
I__545/O                                    IoSpan4Mux                 323    6912               FALL  1       
I__546/I                                    LocalMux                   0      6912               FALL  1       
I__546/O                                    LocalMux                   309    7221               FALL  1       
I__547/I                                    IoInMux                    0      7221               FALL  1       
I__547/O                                    IoInMux                    217    7438               FALL  1       
DIOR_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      7438               FALL  1       
DIOR_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   9444               RISE  1       
DIOR_PRIn_obuf_iopad/DIN                    IO_PAD                     0      9444               RISE  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2292   11736              RISE  1       
DIOR_PRIn                                   U110_TOP                   0      11736              RISE  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_PRIn
Input Port       : A15
Pad to Pad Delay : 12381

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
A15                                         U110_TOP                   0      0                  FALL  1       
A15_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
A15_ibuf_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
A15_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A15_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__119/I                                    Odrv12                     0      923                FALL  1       
I__119/O                                    Odrv12                     540    1463               FALL  1       
I__120/I                                    LocalMux                   0      1463               FALL  1       
I__120/O                                    LocalMux                   309    1772               FALL  1       
I__121/I                                    InMux                      0      1772               FALL  1       
I__121/O                                    InMux                      217    1989               FALL  1       
U110_ATA.CS0_2_LC_1_10_3/in3                LogicCell40_SEQ_MODE_0000  0      1989               FALL  1       
U110_ATA.CS0_2_LC_1_10_3/lcout              LogicCell40_SEQ_MODE_0000  288    2276               FALL  2       
I__114/I                                    Odrv4                      0      2276               FALL  1       
I__114/O                                    Odrv4                      372    2648               FALL  1       
I__115/I                                    LocalMux                   0      2648               FALL  1       
I__115/O                                    LocalMux                   309    2957               FALL  1       
I__116/I                                    InMux                      0      2957               FALL  1       
I__116/O                                    InMux                      217    3174               FALL  1       
I__118/I                                    CascadeMux                 0      3174               FALL  1       
I__118/O                                    CascadeMux                 0      3174               FALL  1       
U110_ATA.CS0_LC_1_7_6/in2                   LogicCell40_SEQ_MODE_0000  0      3174               FALL  1       
U110_ATA.CS0_LC_1_7_6/lcout                 LogicCell40_SEQ_MODE_0000  379    3553               RISE  4       
I__548/I                                    Odrv12                     0      3553               RISE  1       
I__548/O                                    Odrv12                     491    4044               RISE  1       
I__549/I                                    Span12Mux_h                0      4044               RISE  1       
I__549/O                                    Span12Mux_h                491    4535               RISE  1       
I__550/I                                    Sp12to4                    0      4535               RISE  1       
I__550/O                                    Sp12to4                    428    4963               RISE  1       
I__551/I                                    Span4Mux_v                 0      4963               RISE  1       
I__551/O                                    Span4Mux_v                 351    5313               RISE  1       
I__554/I                                    Span4Mux_v                 0      5313               RISE  1       
I__554/O                                    Span4Mux_v                 351    5664               RISE  1       
I__557/I                                    LocalMux                   0      5664               RISE  1       
I__557/O                                    LocalMux                   330    5994               RISE  1       
I__558/I                                    InMux                      0      5994               RISE  1       
I__558/O                                    InMux                      259    6253               RISE  1       
U110_ATA.RW_EN_RNI88QM1_2_LC_24_12_3/in1    LogicCell40_SEQ_MODE_0000  0      6253               RISE  1       
U110_ATA.RW_EN_RNI88QM1_2_LC_24_12_3/lcout  LogicCell40_SEQ_MODE_0000  379    6632               FALL  1       
I__543/I                                    Odrv4                      0      6632               FALL  1       
I__543/O                                    Odrv4                      372    7004               FALL  1       
I__544/I                                    Span4Mux_s3_h              0      7004               FALL  1       
I__544/O                                    Span4Mux_s3_h              231    7235               FALL  1       
I__545/I                                    IoSpan4Mux                 0      7235               FALL  1       
I__545/O                                    IoSpan4Mux                 323    7558               FALL  1       
I__546/I                                    LocalMux                   0      7558               FALL  1       
I__546/O                                    LocalMux                   309    7866               FALL  1       
I__547/I                                    IoInMux                    0      7866               FALL  1       
I__547/O                                    IoInMux                    217    8084               FALL  1       
DIOR_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      8084               FALL  1       
DIOR_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   10089              RISE  1       
DIOR_PRIn_obuf_iopad/DIN                    IO_PAD                     0      10089              RISE  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2292   12381              RISE  1       
DIOR_PRIn                                   U110_TOP                   0      12381              RISE  1       

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_PRIn
Input Port       : ATA_ENn
Pad to Pad Delay : 12910

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                     U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                     IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__341/I                                    Odrv12                     0      1003               FALL  1       
I__341/O                                    Odrv12                     540    1543               FALL  1       
I__343/I                                    Sp12to4                    0      1543               FALL  1       
I__343/O                                    Sp12to4                    449    1992               FALL  1       
I__345/I                                    Span4Mux_v                 0      1992               FALL  1       
I__345/O                                    Span4Mux_v                 372    2363               FALL  1       
I__348/I                                    Span4Mux_v                 0      2363               FALL  1       
I__348/O                                    Span4Mux_v                 372    2735               FALL  1       
I__352/I                                    Span4Mux_v                 0      2735               FALL  1       
I__352/O                                    Span4Mux_v                 372    3107               FALL  1       
I__356/I                                    LocalMux                   0      3107               FALL  1       
I__356/O                                    LocalMux                   309    3416               FALL  1       
I__358/I                                    InMux                      0      3416               FALL  1       
I__358/O                                    InMux                      217    3633               FALL  1       
U110_ATA.CS0_LC_1_7_6/in0                   LogicCell40_SEQ_MODE_0000  0      3633               FALL  1       
U110_ATA.CS0_LC_1_7_6/lcout                 LogicCell40_SEQ_MODE_0000  449    4082               RISE  4       
I__548/I                                    Odrv12                     0      4082               RISE  1       
I__548/O                                    Odrv12                     491    4573               RISE  1       
I__549/I                                    Span12Mux_h                0      4573               RISE  1       
I__549/O                                    Span12Mux_h                491    5064               RISE  1       
I__550/I                                    Sp12to4                    0      5064               RISE  1       
I__550/O                                    Sp12to4                    428    5492               RISE  1       
I__551/I                                    Span4Mux_v                 0      5492               RISE  1       
I__551/O                                    Span4Mux_v                 351    5842               RISE  1       
I__554/I                                    Span4Mux_v                 0      5842               RISE  1       
I__554/O                                    Span4Mux_v                 351    6193               RISE  1       
I__557/I                                    LocalMux                   0      6193               RISE  1       
I__557/O                                    LocalMux                   330    6522               RISE  1       
I__558/I                                    InMux                      0      6522               RISE  1       
I__558/O                                    InMux                      259    6782               RISE  1       
U110_ATA.RW_EN_RNI88QM1_2_LC_24_12_3/in1    LogicCell40_SEQ_MODE_0000  0      6782               RISE  1       
U110_ATA.RW_EN_RNI88QM1_2_LC_24_12_3/lcout  LogicCell40_SEQ_MODE_0000  379    7161               FALL  1       
I__543/I                                    Odrv4                      0      7161               FALL  1       
I__543/O                                    Odrv4                      372    7532               FALL  1       
I__544/I                                    Span4Mux_s3_h              0      7532               FALL  1       
I__544/O                                    Span4Mux_s3_h              231    7764               FALL  1       
I__545/I                                    IoSpan4Mux                 0      7764               FALL  1       
I__545/O                                    IoSpan4Mux                 323    8086               FALL  1       
I__546/I                                    LocalMux                   0      8086               FALL  1       
I__546/O                                    LocalMux                   309    8395               FALL  1       
I__547/I                                    IoInMux                    0      8395               FALL  1       
I__547/O                                    IoInMux                    217    8612               FALL  1       
DIOR_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      8612               FALL  1       
DIOR_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   10618              RISE  1       
DIOR_PRIn_obuf_iopad/DIN                    IO_PAD                     0      10618              RISE  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2292   12910              RISE  1       
DIOR_PRIn                                   U110_TOP                   0      12910              RISE  1       

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_PRIn
Input Port       : A16
Pad to Pad Delay : 12998

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
A16                                         U110_TOP                   0      0                  FALL  1       
A16_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
A16_ibuf_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
A16_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A16_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__122/I                                    Odrv4                      0      923                FALL  1       
I__122/O                                    Odrv4                      372    1295               FALL  1       
I__123/I                                    Span4Mux_v                 0      1295               FALL  1       
I__123/O                                    Span4Mux_v                 372    1666               FALL  1       
I__124/I                                    Span4Mux_h                 0      1666               FALL  1       
I__124/O                                    Span4Mux_h                 316    1982               FALL  1       
I__125/I                                    LocalMux                   0      1982               FALL  1       
I__125/O                                    LocalMux                   309    2291               FALL  1       
I__126/I                                    InMux                      0      2291               FALL  1       
I__126/O                                    InMux                      217    2508               FALL  1       
U110_ATA.CS0_2_LC_1_10_3/in0                LogicCell40_SEQ_MODE_0000  0      2508               FALL  1       
U110_ATA.CS0_2_LC_1_10_3/lcout              LogicCell40_SEQ_MODE_0000  386    2894               FALL  2       
I__114/I                                    Odrv4                      0      2894               FALL  1       
I__114/O                                    Odrv4                      372    3265               FALL  1       
I__115/I                                    LocalMux                   0      3265               FALL  1       
I__115/O                                    LocalMux                   309    3574               FALL  1       
I__116/I                                    InMux                      0      3574               FALL  1       
I__116/O                                    InMux                      217    3791               FALL  1       
I__118/I                                    CascadeMux                 0      3791               FALL  1       
I__118/O                                    CascadeMux                 0      3791               FALL  1       
U110_ATA.CS0_LC_1_7_6/in2                   LogicCell40_SEQ_MODE_0000  0      3791               FALL  1       
U110_ATA.CS0_LC_1_7_6/lcout                 LogicCell40_SEQ_MODE_0000  379    4170               RISE  4       
I__548/I                                    Odrv12                     0      4170               RISE  1       
I__548/O                                    Odrv12                     491    4661               RISE  1       
I__549/I                                    Span12Mux_h                0      4661               RISE  1       
I__549/O                                    Span12Mux_h                491    5152               RISE  1       
I__550/I                                    Sp12to4                    0      5152               RISE  1       
I__550/O                                    Sp12to4                    428    5580               RISE  1       
I__551/I                                    Span4Mux_v                 0      5580               RISE  1       
I__551/O                                    Span4Mux_v                 351    5930               RISE  1       
I__554/I                                    Span4Mux_v                 0      5930               RISE  1       
I__554/O                                    Span4Mux_v                 351    6281               RISE  1       
I__557/I                                    LocalMux                   0      6281               RISE  1       
I__557/O                                    LocalMux                   330    6611               RISE  1       
I__558/I                                    InMux                      0      6611               RISE  1       
I__558/O                                    InMux                      259    6870               RISE  1       
U110_ATA.RW_EN_RNI88QM1_2_LC_24_12_3/in1    LogicCell40_SEQ_MODE_0000  0      6870               RISE  1       
U110_ATA.RW_EN_RNI88QM1_2_LC_24_12_3/lcout  LogicCell40_SEQ_MODE_0000  379    7249               FALL  1       
I__543/I                                    Odrv4                      0      7249               FALL  1       
I__543/O                                    Odrv4                      372    7621               FALL  1       
I__544/I                                    Span4Mux_s3_h              0      7621               FALL  1       
I__544/O                                    Span4Mux_s3_h              231    7852               FALL  1       
I__545/I                                    IoSpan4Mux                 0      7852               FALL  1       
I__545/O                                    IoSpan4Mux                 323    8175               FALL  1       
I__546/I                                    LocalMux                   0      8175               FALL  1       
I__546/O                                    LocalMux                   309    8483               FALL  1       
I__547/I                                    IoInMux                    0      8483               FALL  1       
I__547/O                                    IoInMux                    217    8701               FALL  1       
DIOR_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      8701               FALL  1       
DIOR_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   10707              RISE  1       
DIOR_PRIn_obuf_iopad/DIN                    IO_PAD                     0      10707              RISE  1       
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2292   12998              RISE  1       
DIOR_PRIn                                   U110_TOP                   0      12998              RISE  1       

6.6.6::Path details for port: DIOR_SECn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_SECn
Input Port       : RnW
Pad to Pad Delay : 9263

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                         U110_TOP                   0      0                  FALL  1       
RnW_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
RnW_ibuf_iopad/DOUT                         IO_PAD                     540    540                FALL  1       
RnW_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
RnW_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__480/I                                    Odrv12                     0      1003               FALL  1       
I__480/O                                    Odrv12                     540    1543               FALL  1       
I__482/I                                    Span12Mux_v                0      1543               FALL  1       
I__482/O                                    Span12Mux_v                540    2083               FALL  1       
I__485/I                                    Span12Mux_v                0      2083               FALL  1       
I__485/O                                    Span12Mux_v                540    2623               FALL  1       
I__492/I                                    LocalMux                   0      2623               FALL  1       
I__492/O                                    LocalMux                   309    2932               FALL  1       
I__499/I                                    InMux                      0      2932               FALL  1       
I__499/O                                    InMux                      217    3149               FALL  1       
U110_ATA.RW_EN_RNI88QM1_1_LC_24_13_7/in1    LogicCell40_SEQ_MODE_0000  0      3149               FALL  1       
U110_ATA.RW_EN_RNI88QM1_1_LC_24_13_7/lcout  LogicCell40_SEQ_MODE_0000  379    3528               FALL  1       
I__462/I                                    Odrv4                      0      3528               FALL  1       
I__462/O                                    Odrv4                      372    3899               FALL  1       
I__463/I                                    Span4Mux_v                 0      3899               FALL  1       
I__463/O                                    Span4Mux_v                 372    4271               FALL  1       
I__464/I                                    Span4Mux_s1_h              0      4271               FALL  1       
I__464/O                                    Span4Mux_s1_h              168    4439               FALL  1       
I__465/I                                    LocalMux                   0      4439               FALL  1       
I__465/O                                    LocalMux                   309    4748               FALL  1       
I__466/I                                    IoInMux                    0      4748               FALL  1       
I__466/O                                    IoInMux                    217    4965               FALL  1       
DIOR_SECn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      4965               FALL  1       
DIOR_SECn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   6971               RISE  1       
DIOR_SECn_obuf_iopad/DIN                    IO_PAD                     0      6971               RISE  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2292   9263               RISE  1       
DIOR_SECn                                   U110_TOP                   0      9263               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_SECn
Input Port       : A12
Pad to Pad Delay : 12009

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
A12                                         U110_TOP                   0      0                  FALL  1       
A12_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
A12_ibuf_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
A12_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A12_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__127/I                                    Odrv4                      0      923                FALL  1       
I__127/O                                    Odrv4                      372    1295               FALL  1       
I__128/I                                    Span4Mux_h                 0      1295               FALL  1       
I__128/O                                    Span4Mux_h                 316    1610               FALL  1       
I__129/I                                    Span4Mux_v                 0      1610               FALL  1       
I__129/O                                    Span4Mux_v                 372    1982               FALL  1       
I__130/I                                    LocalMux                   0      1982               FALL  1       
I__130/O                                    LocalMux                   309    2291               FALL  1       
I__132/I                                    InMux                      0      2291               FALL  1       
I__132/O                                    InMux                      217    2508               FALL  1       
I__133/I                                    CascadeMux                 0      2508               FALL  1       
I__133/O                                    CascadeMux                 0      2508               FALL  1       
U110_ATA.CS1_LC_1_7_3/in2                   LogicCell40_SEQ_MODE_0000  0      2508               FALL  1       
U110_ATA.CS1_LC_1_7_3/lcout                 LogicCell40_SEQ_MODE_0000  379    2887               RISE  4       
I__505/I                                    Odrv12                     0      2887               RISE  1       
I__505/O                                    Odrv12                     491    3378               RISE  1       
I__506/I                                    Span12Mux_h                0      3378               RISE  1       
I__506/O                                    Span12Mux_h                491    3869               RISE  1       
I__508/I                                    Sp12to4                    0      3869               RISE  1       
I__508/O                                    Sp12to4                    428    4296               RISE  1       
I__510/I                                    Span4Mux_v                 0      4296               RISE  1       
I__510/O                                    Span4Mux_v                 351    4647               RISE  1       
I__512/I                                    Span4Mux_h                 0      4647               RISE  1       
I__512/O                                    Span4Mux_h                 302    4949               RISE  1       
I__513/I                                    Span4Mux_v                 0      4949               RISE  1       
I__513/O                                    Span4Mux_v                 351    5299               RISE  1       
I__514/I                                    LocalMux                   0      5299               RISE  1       
I__514/O                                    LocalMux                   330    5629               RISE  1       
I__515/I                                    InMux                      0      5629               RISE  1       
I__515/O                                    InMux                      259    5888               RISE  1       
U110_ATA.RW_EN_RNI88QM1_1_LC_24_13_7/in0    LogicCell40_SEQ_MODE_0000  0      5888               RISE  1       
U110_ATA.RW_EN_RNI88QM1_1_LC_24_13_7/lcout  LogicCell40_SEQ_MODE_0000  386    6274               FALL  1       
I__462/I                                    Odrv4                      0      6274               FALL  1       
I__462/O                                    Odrv4                      372    6646               FALL  1       
I__463/I                                    Span4Mux_v                 0      6646               FALL  1       
I__463/O                                    Span4Mux_v                 372    7018               FALL  1       
I__464/I                                    Span4Mux_s1_h              0      7018               FALL  1       
I__464/O                                    Span4Mux_s1_h              168    7186               FALL  1       
I__465/I                                    LocalMux                   0      7186               FALL  1       
I__465/O                                    LocalMux                   309    7494               FALL  1       
I__466/I                                    IoInMux                    0      7494               FALL  1       
I__466/O                                    IoInMux                    217    7712               FALL  1       
DIOR_SECn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      7712               FALL  1       
DIOR_SECn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   9718               RISE  1       
DIOR_SECn_obuf_iopad/DIN                    IO_PAD                     0      9718               RISE  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2292   12009              RISE  1       
DIOR_SECn                                   U110_TOP                   0      12009              RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_SECn
Input Port       : A13
Pad to Pad Delay : 12079

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
A13                                         U110_TOP                   0      0                  FALL  1       
A13_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
A13_ibuf_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
A13_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A13_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__134/I                                    Odrv4                      0      923                FALL  1       
I__134/O                                    Odrv4                      372    1295               FALL  1       
I__135/I                                    Span4Mux_h                 0      1295               FALL  1       
I__135/O                                    Span4Mux_h                 316    1610               FALL  1       
I__136/I                                    Span4Mux_v                 0      1610               FALL  1       
I__136/O                                    Span4Mux_v                 372    1982               FALL  1       
I__137/I                                    LocalMux                   0      1982               FALL  1       
I__137/O                                    LocalMux                   309    2291               FALL  1       
I__139/I                                    InMux                      0      2291               FALL  1       
I__139/O                                    InMux                      217    2508               FALL  1       
U110_ATA.CS1_LC_1_7_3/in0                   LogicCell40_SEQ_MODE_0000  0      2508               FALL  1       
U110_ATA.CS1_LC_1_7_3/lcout                 LogicCell40_SEQ_MODE_0000  449    2957               RISE  4       
I__505/I                                    Odrv12                     0      2957               RISE  1       
I__505/O                                    Odrv12                     491    3448               RISE  1       
I__506/I                                    Span12Mux_h                0      3448               RISE  1       
I__506/O                                    Span12Mux_h                491    3939               RISE  1       
I__508/I                                    Sp12to4                    0      3939               RISE  1       
I__508/O                                    Sp12to4                    428    4366               RISE  1       
I__510/I                                    Span4Mux_v                 0      4366               RISE  1       
I__510/O                                    Span4Mux_v                 351    4717               RISE  1       
I__512/I                                    Span4Mux_h                 0      4717               RISE  1       
I__512/O                                    Span4Mux_h                 302    5019               RISE  1       
I__513/I                                    Span4Mux_v                 0      5019               RISE  1       
I__513/O                                    Span4Mux_v                 351    5369               RISE  1       
I__514/I                                    LocalMux                   0      5369               RISE  1       
I__514/O                                    LocalMux                   330    5699               RISE  1       
I__515/I                                    InMux                      0      5699               RISE  1       
I__515/O                                    InMux                      259    5959               RISE  1       
U110_ATA.RW_EN_RNI88QM1_1_LC_24_13_7/in0    LogicCell40_SEQ_MODE_0000  0      5959               RISE  1       
U110_ATA.RW_EN_RNI88QM1_1_LC_24_13_7/lcout  LogicCell40_SEQ_MODE_0000  386    6344               FALL  1       
I__462/I                                    Odrv4                      0      6344               FALL  1       
I__462/O                                    Odrv4                      372    6716               FALL  1       
I__463/I                                    Span4Mux_v                 0      6716               FALL  1       
I__463/O                                    Span4Mux_v                 372    7088               FALL  1       
I__464/I                                    Span4Mux_s1_h              0      7088               FALL  1       
I__464/O                                    Span4Mux_s1_h              168    7256               FALL  1       
I__465/I                                    LocalMux                   0      7256               FALL  1       
I__465/O                                    LocalMux                   309    7565               FALL  1       
I__466/I                                    IoInMux                    0      7565               FALL  1       
I__466/O                                    IoInMux                    217    7782               FALL  1       
DIOR_SECn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      7782               FALL  1       
DIOR_SECn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   9788               RISE  1       
DIOR_SECn_obuf_iopad/DIN                    IO_PAD                     0      9788               RISE  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2292   12079              RISE  1       
DIOR_SECn                                   U110_TOP                   0      12079              RISE  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_SECn
Input Port       : A15
Pad to Pad Delay : 12612

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
A15                                         U110_TOP                   0      0                  FALL  1       
A15_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
A15_ibuf_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
A15_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A15_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__119/I                                    Odrv12                     0      923                FALL  1       
I__119/O                                    Odrv12                     540    1463               FALL  1       
I__120/I                                    LocalMux                   0      1463               FALL  1       
I__120/O                                    LocalMux                   309    1772               FALL  1       
I__121/I                                    InMux                      0      1772               FALL  1       
I__121/O                                    InMux                      217    1989               FALL  1       
U110_ATA.CS0_2_LC_1_10_3/in3                LogicCell40_SEQ_MODE_0000  0      1989               FALL  1       
U110_ATA.CS0_2_LC_1_10_3/lcout              LogicCell40_SEQ_MODE_0000  288    2276               FALL  2       
I__114/I                                    Odrv4                      0      2276               FALL  1       
I__114/O                                    Odrv4                      372    2648               FALL  1       
I__115/I                                    LocalMux                   0      2648               FALL  1       
I__115/O                                    LocalMux                   309    2957               FALL  1       
I__117/I                                    InMux                      0      2957               FALL  1       
I__117/O                                    InMux                      217    3174               FALL  1       
U110_ATA.CS1_LC_1_7_3/in3                   LogicCell40_SEQ_MODE_0000  0      3174               FALL  1       
U110_ATA.CS1_LC_1_7_3/lcout                 LogicCell40_SEQ_MODE_0000  316    3490               RISE  4       
I__505/I                                    Odrv12                     0      3490               RISE  1       
I__505/O                                    Odrv12                     491    3981               RISE  1       
I__506/I                                    Span12Mux_h                0      3981               RISE  1       
I__506/O                                    Span12Mux_h                491    4472               RISE  1       
I__508/I                                    Sp12to4                    0      4472               RISE  1       
I__508/O                                    Sp12to4                    428    4900               RISE  1       
I__510/I                                    Span4Mux_v                 0      4900               RISE  1       
I__510/O                                    Span4Mux_v                 351    5250               RISE  1       
I__512/I                                    Span4Mux_h                 0      5250               RISE  1       
I__512/O                                    Span4Mux_h                 302    5552               RISE  1       
I__513/I                                    Span4Mux_v                 0      5552               RISE  1       
I__513/O                                    Span4Mux_v                 351    5902               RISE  1       
I__514/I                                    LocalMux                   0      5902               RISE  1       
I__514/O                                    LocalMux                   330    6232               RISE  1       
I__515/I                                    InMux                      0      6232               RISE  1       
I__515/O                                    InMux                      259    6492               RISE  1       
U110_ATA.RW_EN_RNI88QM1_1_LC_24_13_7/in0    LogicCell40_SEQ_MODE_0000  0      6492               RISE  1       
U110_ATA.RW_EN_RNI88QM1_1_LC_24_13_7/lcout  LogicCell40_SEQ_MODE_0000  386    6877               FALL  1       
I__462/I                                    Odrv4                      0      6877               FALL  1       
I__462/O                                    Odrv4                      372    7249               FALL  1       
I__463/I                                    Span4Mux_v                 0      7249               FALL  1       
I__463/O                                    Span4Mux_v                 372    7621               FALL  1       
I__464/I                                    Span4Mux_s1_h              0      7621               FALL  1       
I__464/O                                    Span4Mux_s1_h              168    7789               FALL  1       
I__465/I                                    LocalMux                   0      7789               FALL  1       
I__465/O                                    LocalMux                   309    8098               FALL  1       
I__466/I                                    IoInMux                    0      8098               FALL  1       
I__466/O                                    IoInMux                    217    8315               FALL  1       
DIOR_SECn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      8315               FALL  1       
DIOR_SECn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   10321              RISE  1       
DIOR_SECn_obuf_iopad/DIN                    IO_PAD                     0      10321              RISE  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2292   12612              RISE  1       
DIOR_SECn                                   U110_TOP                   0      12612              RISE  1       

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_SECn
Input Port       : ATA_ENn
Pad to Pad Delay : 13155

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                     U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                     IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__341/I                                    Odrv12                     0      1003               FALL  1       
I__341/O                                    Odrv12                     540    1543               FALL  1       
I__343/I                                    Sp12to4                    0      1543               FALL  1       
I__343/O                                    Sp12to4                    449    1992               FALL  1       
I__345/I                                    Span4Mux_v                 0      1992               FALL  1       
I__345/O                                    Span4Mux_v                 372    2363               FALL  1       
I__348/I                                    Span4Mux_v                 0      2363               FALL  1       
I__348/O                                    Span4Mux_v                 372    2735               FALL  1       
I__352/I                                    Span4Mux_v                 0      2735               FALL  1       
I__352/O                                    Span4Mux_v                 372    3107               FALL  1       
I__356/I                                    LocalMux                   0      3107               FALL  1       
I__356/O                                    LocalMux                   309    3416               FALL  1       
I__359/I                                    InMux                      0      3416               FALL  1       
I__359/O                                    InMux                      217    3633               FALL  1       
U110_ATA.CS1_LC_1_7_3/in1                   LogicCell40_SEQ_MODE_0000  0      3633               FALL  1       
U110_ATA.CS1_LC_1_7_3/lcout                 LogicCell40_SEQ_MODE_0000  400    4033               RISE  4       
I__505/I                                    Odrv12                     0      4033               RISE  1       
I__505/O                                    Odrv12                     491    4524               RISE  1       
I__506/I                                    Span12Mux_h                0      4524               RISE  1       
I__506/O                                    Span12Mux_h                491    5015               RISE  1       
I__508/I                                    Sp12to4                    0      5015               RISE  1       
I__508/O                                    Sp12to4                    428    5442               RISE  1       
I__510/I                                    Span4Mux_v                 0      5442               RISE  1       
I__510/O                                    Span4Mux_v                 351    5793               RISE  1       
I__512/I                                    Span4Mux_h                 0      5793               RISE  1       
I__512/O                                    Span4Mux_h                 302    6095               RISE  1       
I__513/I                                    Span4Mux_v                 0      6095               RISE  1       
I__513/O                                    Span4Mux_v                 351    6445               RISE  1       
I__514/I                                    LocalMux                   0      6445               RISE  1       
I__514/O                                    LocalMux                   330    6775               RISE  1       
I__515/I                                    InMux                      0      6775               RISE  1       
I__515/O                                    InMux                      259    7034               RISE  1       
U110_ATA.RW_EN_RNI88QM1_1_LC_24_13_7/in0    LogicCell40_SEQ_MODE_0000  0      7034               RISE  1       
U110_ATA.RW_EN_RNI88QM1_1_LC_24_13_7/lcout  LogicCell40_SEQ_MODE_0000  386    7420               FALL  1       
I__462/I                                    Odrv4                      0      7420               FALL  1       
I__462/O                                    Odrv4                      372    7792               FALL  1       
I__463/I                                    Span4Mux_v                 0      7792               FALL  1       
I__463/O                                    Span4Mux_v                 372    8164               FALL  1       
I__464/I                                    Span4Mux_s1_h              0      8164               FALL  1       
I__464/O                                    Span4Mux_s1_h              168    8332               FALL  1       
I__465/I                                    LocalMux                   0      8332               FALL  1       
I__465/O                                    LocalMux                   309    8641               FALL  1       
I__466/I                                    IoInMux                    0      8641               FALL  1       
I__466/O                                    IoInMux                    217    8858               FALL  1       
DIOR_SECn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      8858               FALL  1       
DIOR_SECn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   10864              RISE  1       
DIOR_SECn_obuf_iopad/DIN                    IO_PAD                     0      10864              RISE  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2292   13155              RISE  1       
DIOR_SECn                                   U110_TOP                   0      13155              RISE  1       

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOR_SECn
Input Port       : A16
Pad to Pad Delay : 13230

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
A16                                         U110_TOP                   0      0                  FALL  1       
A16_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
A16_ibuf_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
A16_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A16_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__122/I                                    Odrv4                      0      923                FALL  1       
I__122/O                                    Odrv4                      372    1295               FALL  1       
I__123/I                                    Span4Mux_v                 0      1295               FALL  1       
I__123/O                                    Span4Mux_v                 372    1666               FALL  1       
I__124/I                                    Span4Mux_h                 0      1666               FALL  1       
I__124/O                                    Span4Mux_h                 316    1982               FALL  1       
I__125/I                                    LocalMux                   0      1982               FALL  1       
I__125/O                                    LocalMux                   309    2291               FALL  1       
I__126/I                                    InMux                      0      2291               FALL  1       
I__126/O                                    InMux                      217    2508               FALL  1       
U110_ATA.CS0_2_LC_1_10_3/in0                LogicCell40_SEQ_MODE_0000  0      2508               FALL  1       
U110_ATA.CS0_2_LC_1_10_3/lcout              LogicCell40_SEQ_MODE_0000  386    2894               FALL  2       
I__114/I                                    Odrv4                      0      2894               FALL  1       
I__114/O                                    Odrv4                      372    3265               FALL  1       
I__115/I                                    LocalMux                   0      3265               FALL  1       
I__115/O                                    LocalMux                   309    3574               FALL  1       
I__117/I                                    InMux                      0      3574               FALL  1       
I__117/O                                    InMux                      217    3791               FALL  1       
U110_ATA.CS1_LC_1_7_3/in3                   LogicCell40_SEQ_MODE_0000  0      3791               FALL  1       
U110_ATA.CS1_LC_1_7_3/lcout                 LogicCell40_SEQ_MODE_0000  316    4107               RISE  4       
I__505/I                                    Odrv12                     0      4107               RISE  1       
I__505/O                                    Odrv12                     491    4598               RISE  1       
I__506/I                                    Span12Mux_h                0      4598               RISE  1       
I__506/O                                    Span12Mux_h                491    5089               RISE  1       
I__508/I                                    Sp12to4                    0      5089               RISE  1       
I__508/O                                    Sp12to4                    428    5517               RISE  1       
I__510/I                                    Span4Mux_v                 0      5517               RISE  1       
I__510/O                                    Span4Mux_v                 351    5867               RISE  1       
I__512/I                                    Span4Mux_h                 0      5867               RISE  1       
I__512/O                                    Span4Mux_h                 302    6169               RISE  1       
I__513/I                                    Span4Mux_v                 0      6169               RISE  1       
I__513/O                                    Span4Mux_v                 351    6520               RISE  1       
I__514/I                                    LocalMux                   0      6520               RISE  1       
I__514/O                                    LocalMux                   330    6849               RISE  1       
I__515/I                                    InMux                      0      6849               RISE  1       
I__515/O                                    InMux                      259    7109               RISE  1       
U110_ATA.RW_EN_RNI88QM1_1_LC_24_13_7/in0    LogicCell40_SEQ_MODE_0000  0      7109               RISE  1       
U110_ATA.RW_EN_RNI88QM1_1_LC_24_13_7/lcout  LogicCell40_SEQ_MODE_0000  386    7494               FALL  1       
I__462/I                                    Odrv4                      0      7494               FALL  1       
I__462/O                                    Odrv4                      372    7866               FALL  1       
I__463/I                                    Span4Mux_v                 0      7866               FALL  1       
I__463/O                                    Span4Mux_v                 372    8238               FALL  1       
I__464/I                                    Span4Mux_s1_h              0      8238               FALL  1       
I__464/O                                    Span4Mux_s1_h              168    8406               FALL  1       
I__465/I                                    LocalMux                   0      8406               FALL  1       
I__465/O                                    LocalMux                   309    8715               FALL  1       
I__466/I                                    IoInMux                    0      8715               FALL  1       
I__466/O                                    IoInMux                    217    8932               FALL  1       
DIOR_SECn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      8932               FALL  1       
DIOR_SECn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   10938              RISE  1       
DIOR_SECn_obuf_iopad/DIN                    IO_PAD                     0      10938              RISE  1       
DIOR_SECn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2292   13230              RISE  1       
DIOR_SECn                                   U110_TOP                   0      13230              RISE  1       

6.6.7::Path details for port: DIOW_PRIn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_PRIn
Input Port       : RnW
Pad to Pad Delay : 8891

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                         U110_TOP                   0      0                  FALL  1       
RnW_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
RnW_ibuf_iopad/DOUT                         IO_PAD                     540    540                FALL  1       
RnW_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
RnW_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__480/I                                    Odrv12                     0      1003               FALL  1       
I__480/O                                    Odrv12                     540    1543               FALL  1       
I__482/I                                    Span12Mux_v                0      1543               FALL  1       
I__482/O                                    Span12Mux_v                540    2083               FALL  1       
I__485/I                                    Span12Mux_v                0      2083               FALL  1       
I__485/O                                    Span12Mux_v                540    2623               FALL  1       
I__490/I                                    LocalMux                   0      2623               FALL  1       
I__490/O                                    LocalMux                   309    2932               FALL  1       
I__497/I                                    InMux                      0      2932               FALL  1       
I__497/O                                    InMux                      217    3149               FALL  1       
U110_ATA.RW_EN_RNI88QM1_0_LC_24_11_3/in1    LogicCell40_SEQ_MODE_0000  0      3149               FALL  1       
U110_ATA.RW_EN_RNI88QM1_0_LC_24_11_3/lcout  LogicCell40_SEQ_MODE_0000  379    3528               FALL  1       
I__564/I                                    Odrv12                     0      3528               FALL  1       
I__564/O                                    Odrv12                     540    4068               FALL  1       
I__565/I                                    LocalMux                   0      4068               FALL  1       
I__565/O                                    LocalMux                   309    4376               FALL  1       
I__566/I                                    IoInMux                    0      4376               FALL  1       
I__566/O                                    IoInMux                    217    4594               FALL  1       
DIOW_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      4594               FALL  1       
DIOW_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   6600               RISE  1       
DIOW_PRIn_obuf_iopad/DIN                    IO_PAD                     0      6600               RISE  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2292   8891               RISE  1       
DIOW_PRIn                                   U110_TOP                   0      8891               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_PRIn
Input Port       : A12
Pad to Pad Delay : 10824

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
A12                                         U110_TOP                   0      0                  FALL  1       
A12_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
A12_ibuf_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
A12_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A12_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__127/I                                    Odrv4                      0      923                FALL  1       
I__127/O                                    Odrv4                      372    1295               FALL  1       
I__128/I                                    Span4Mux_h                 0      1295               FALL  1       
I__128/O                                    Span4Mux_h                 316    1610               FALL  1       
I__129/I                                    Span4Mux_v                 0      1610               FALL  1       
I__129/O                                    Span4Mux_v                 372    1982               FALL  1       
I__130/I                                    LocalMux                   0      1982               FALL  1       
I__130/O                                    LocalMux                   309    2291               FALL  1       
I__131/I                                    InMux                      0      2291               FALL  1       
I__131/O                                    InMux                      217    2508               FALL  1       
U110_ATA.CS0_LC_1_7_6/in3                   LogicCell40_SEQ_MODE_0000  0      2508               FALL  1       
U110_ATA.CS0_LC_1_7_6/lcout                 LogicCell40_SEQ_MODE_0000  316    2824               RISE  4       
I__548/I                                    Odrv12                     0      2824               RISE  1       
I__548/O                                    Odrv12                     491    3314               RISE  1       
I__549/I                                    Span12Mux_h                0      3314               RISE  1       
I__549/O                                    Span12Mux_h                491    3805               RISE  1       
I__550/I                                    Sp12to4                    0      3805               RISE  1       
I__550/O                                    Sp12to4                    428    4233               RISE  1       
I__551/I                                    Span4Mux_v                 0      4233               RISE  1       
I__551/O                                    Span4Mux_v                 351    4584               RISE  1       
I__553/I                                    LocalMux                   0      4584               RISE  1       
I__553/O                                    LocalMux                   330    4914               RISE  1       
I__556/I                                    InMux                      0      4914               RISE  1       
I__556/O                                    InMux                      259    5173               RISE  1       
U110_ATA.RW_EN_RNI88QM1_0_LC_24_11_3/in3    LogicCell40_SEQ_MODE_0000  0      5173               RISE  1       
U110_ATA.RW_EN_RNI88QM1_0_LC_24_11_3/lcout  LogicCell40_SEQ_MODE_0000  288    5461               FALL  1       
I__564/I                                    Odrv12                     0      5461               FALL  1       
I__564/O                                    Odrv12                     540    6001               FALL  1       
I__565/I                                    LocalMux                   0      6001               FALL  1       
I__565/O                                    LocalMux                   309    6309               FALL  1       
I__566/I                                    IoInMux                    0      6309               FALL  1       
I__566/O                                    IoInMux                    217    6527               FALL  1       
DIOW_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      6527               FALL  1       
DIOW_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   8532               RISE  1       
DIOW_PRIn_obuf_iopad/DIN                    IO_PAD                     0      8532               RISE  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2292   10824              RISE  1       
DIOW_PRIn                                   U110_TOP                   0      10824              RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_PRIn
Input Port       : A13
Pad to Pad Delay : 10908

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
A13                                         U110_TOP                   0      0                  FALL  1       
A13_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
A13_ibuf_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
A13_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A13_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__134/I                                    Odrv4                      0      923                FALL  1       
I__134/O                                    Odrv4                      372    1295               FALL  1       
I__135/I                                    Span4Mux_h                 0      1295               FALL  1       
I__135/O                                    Span4Mux_h                 316    1610               FALL  1       
I__136/I                                    Span4Mux_v                 0      1610               FALL  1       
I__136/O                                    Span4Mux_v                 372    1982               FALL  1       
I__137/I                                    LocalMux                   0      1982               FALL  1       
I__137/O                                    LocalMux                   309    2291               FALL  1       
I__138/I                                    InMux                      0      2291               FALL  1       
I__138/O                                    InMux                      217    2508               FALL  1       
U110_ATA.CS0_LC_1_7_6/in1                   LogicCell40_SEQ_MODE_0000  0      2508               FALL  1       
U110_ATA.CS0_LC_1_7_6/lcout                 LogicCell40_SEQ_MODE_0000  400    2908               RISE  4       
I__548/I                                    Odrv12                     0      2908               RISE  1       
I__548/O                                    Odrv12                     491    3399               RISE  1       
I__549/I                                    Span12Mux_h                0      3399               RISE  1       
I__549/O                                    Span12Mux_h                491    3890               RISE  1       
I__550/I                                    Sp12to4                    0      3890               RISE  1       
I__550/O                                    Sp12to4                    428    4317               RISE  1       
I__551/I                                    Span4Mux_v                 0      4317               RISE  1       
I__551/O                                    Span4Mux_v                 351    4668               RISE  1       
I__553/I                                    LocalMux                   0      4668               RISE  1       
I__553/O                                    LocalMux                   330    4998               RISE  1       
I__556/I                                    InMux                      0      4998               RISE  1       
I__556/O                                    InMux                      259    5257               RISE  1       
U110_ATA.RW_EN_RNI88QM1_0_LC_24_11_3/in3    LogicCell40_SEQ_MODE_0000  0      5257               RISE  1       
U110_ATA.RW_EN_RNI88QM1_0_LC_24_11_3/lcout  LogicCell40_SEQ_MODE_0000  288    5545               FALL  1       
I__564/I                                    Odrv12                     0      5545               FALL  1       
I__564/O                                    Odrv12                     540    6085               FALL  1       
I__565/I                                    LocalMux                   0      6085               FALL  1       
I__565/O                                    LocalMux                   309    6393               FALL  1       
I__566/I                                    IoInMux                    0      6393               FALL  1       
I__566/O                                    IoInMux                    217    6611               FALL  1       
DIOW_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      6611               FALL  1       
DIOW_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   8617               RISE  1       
DIOW_PRIn_obuf_iopad/DIN                    IO_PAD                     0      8617               RISE  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2292   10908              RISE  1       
DIOW_PRIn                                   U110_TOP                   0      10908              RISE  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_PRIn
Input Port       : A15
Pad to Pad Delay : 11553

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
A15                                         U110_TOP                   0      0                  FALL  1       
A15_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
A15_ibuf_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
A15_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A15_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__119/I                                    Odrv12                     0      923                FALL  1       
I__119/O                                    Odrv12                     540    1463               FALL  1       
I__120/I                                    LocalMux                   0      1463               FALL  1       
I__120/O                                    LocalMux                   309    1772               FALL  1       
I__121/I                                    InMux                      0      1772               FALL  1       
I__121/O                                    InMux                      217    1989               FALL  1       
U110_ATA.CS0_2_LC_1_10_3/in3                LogicCell40_SEQ_MODE_0000  0      1989               FALL  1       
U110_ATA.CS0_2_LC_1_10_3/lcout              LogicCell40_SEQ_MODE_0000  288    2276               FALL  2       
I__114/I                                    Odrv4                      0      2276               FALL  1       
I__114/O                                    Odrv4                      372    2648               FALL  1       
I__115/I                                    LocalMux                   0      2648               FALL  1       
I__115/O                                    LocalMux                   309    2957               FALL  1       
I__116/I                                    InMux                      0      2957               FALL  1       
I__116/O                                    InMux                      217    3174               FALL  1       
I__118/I                                    CascadeMux                 0      3174               FALL  1       
I__118/O                                    CascadeMux                 0      3174               FALL  1       
U110_ATA.CS0_LC_1_7_6/in2                   LogicCell40_SEQ_MODE_0000  0      3174               FALL  1       
U110_ATA.CS0_LC_1_7_6/lcout                 LogicCell40_SEQ_MODE_0000  379    3553               RISE  4       
I__548/I                                    Odrv12                     0      3553               RISE  1       
I__548/O                                    Odrv12                     491    4044               RISE  1       
I__549/I                                    Span12Mux_h                0      4044               RISE  1       
I__549/O                                    Span12Mux_h                491    4535               RISE  1       
I__550/I                                    Sp12to4                    0      4535               RISE  1       
I__550/O                                    Sp12to4                    428    4963               RISE  1       
I__551/I                                    Span4Mux_v                 0      4963               RISE  1       
I__551/O                                    Span4Mux_v                 351    5313               RISE  1       
I__553/I                                    LocalMux                   0      5313               RISE  1       
I__553/O                                    LocalMux                   330    5643               RISE  1       
I__556/I                                    InMux                      0      5643               RISE  1       
I__556/O                                    InMux                      259    5902               RISE  1       
U110_ATA.RW_EN_RNI88QM1_0_LC_24_11_3/in3    LogicCell40_SEQ_MODE_0000  0      5902               RISE  1       
U110_ATA.RW_EN_RNI88QM1_0_LC_24_11_3/lcout  LogicCell40_SEQ_MODE_0000  288    6190               FALL  1       
I__564/I                                    Odrv12                     0      6190               FALL  1       
I__564/O                                    Odrv12                     540    6730               FALL  1       
I__565/I                                    LocalMux                   0      6730               FALL  1       
I__565/O                                    LocalMux                   309    7039               FALL  1       
I__566/I                                    IoInMux                    0      7039               FALL  1       
I__566/O                                    IoInMux                    217    7256               FALL  1       
DIOW_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      7256               FALL  1       
DIOW_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   9262               RISE  1       
DIOW_PRIn_obuf_iopad/DIN                    IO_PAD                     0      9262               RISE  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2292   11553              RISE  1       
DIOW_PRIn                                   U110_TOP                   0      11553              RISE  1       

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_PRIn
Input Port       : ATA_ENn
Pad to Pad Delay : 12082

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                     U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                     IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__341/I                                    Odrv12                     0      1003               FALL  1       
I__341/O                                    Odrv12                     540    1543               FALL  1       
I__343/I                                    Sp12to4                    0      1543               FALL  1       
I__343/O                                    Sp12to4                    449    1992               FALL  1       
I__345/I                                    Span4Mux_v                 0      1992               FALL  1       
I__345/O                                    Span4Mux_v                 372    2363               FALL  1       
I__348/I                                    Span4Mux_v                 0      2363               FALL  1       
I__348/O                                    Span4Mux_v                 372    2735               FALL  1       
I__352/I                                    Span4Mux_v                 0      2735               FALL  1       
I__352/O                                    Span4Mux_v                 372    3107               FALL  1       
I__356/I                                    LocalMux                   0      3107               FALL  1       
I__356/O                                    LocalMux                   309    3416               FALL  1       
I__358/I                                    InMux                      0      3416               FALL  1       
I__358/O                                    InMux                      217    3633               FALL  1       
U110_ATA.CS0_LC_1_7_6/in0                   LogicCell40_SEQ_MODE_0000  0      3633               FALL  1       
U110_ATA.CS0_LC_1_7_6/lcout                 LogicCell40_SEQ_MODE_0000  449    4082               RISE  4       
I__548/I                                    Odrv12                     0      4082               RISE  1       
I__548/O                                    Odrv12                     491    4573               RISE  1       
I__549/I                                    Span12Mux_h                0      4573               RISE  1       
I__549/O                                    Span12Mux_h                491    5064               RISE  1       
I__550/I                                    Sp12to4                    0      5064               RISE  1       
I__550/O                                    Sp12to4                    428    5492               RISE  1       
I__551/I                                    Span4Mux_v                 0      5492               RISE  1       
I__551/O                                    Span4Mux_v                 351    5842               RISE  1       
I__553/I                                    LocalMux                   0      5842               RISE  1       
I__553/O                                    LocalMux                   330    6172               RISE  1       
I__556/I                                    InMux                      0      6172               RISE  1       
I__556/O                                    InMux                      259    6431               RISE  1       
U110_ATA.RW_EN_RNI88QM1_0_LC_24_11_3/in3    LogicCell40_SEQ_MODE_0000  0      6431               RISE  1       
U110_ATA.RW_EN_RNI88QM1_0_LC_24_11_3/lcout  LogicCell40_SEQ_MODE_0000  288    6719               FALL  1       
I__564/I                                    Odrv12                     0      6719               FALL  1       
I__564/O                                    Odrv12                     540    7259               FALL  1       
I__565/I                                    LocalMux                   0      7259               FALL  1       
I__565/O                                    LocalMux                   309    7567               FALL  1       
I__566/I                                    IoInMux                    0      7567               FALL  1       
I__566/O                                    IoInMux                    217    7785               FALL  1       
DIOW_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      7785               FALL  1       
DIOW_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   9791               RISE  1       
DIOW_PRIn_obuf_iopad/DIN                    IO_PAD                     0      9791               RISE  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2292   12082              RISE  1       
DIOW_PRIn                                   U110_TOP                   0      12082              RISE  1       

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_PRIn
Input Port       : A16
Pad to Pad Delay : 12171

Pad to Pad Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
A16                                         U110_TOP                   0      0                  FALL  1       
A16_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
A16_ibuf_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
A16_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A16_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__122/I                                    Odrv4                      0      923                FALL  1       
I__122/O                                    Odrv4                      372    1295               FALL  1       
I__123/I                                    Span4Mux_v                 0      1295               FALL  1       
I__123/O                                    Span4Mux_v                 372    1666               FALL  1       
I__124/I                                    Span4Mux_h                 0      1666               FALL  1       
I__124/O                                    Span4Mux_h                 316    1982               FALL  1       
I__125/I                                    LocalMux                   0      1982               FALL  1       
I__125/O                                    LocalMux                   309    2291               FALL  1       
I__126/I                                    InMux                      0      2291               FALL  1       
I__126/O                                    InMux                      217    2508               FALL  1       
U110_ATA.CS0_2_LC_1_10_3/in0                LogicCell40_SEQ_MODE_0000  0      2508               FALL  1       
U110_ATA.CS0_2_LC_1_10_3/lcout              LogicCell40_SEQ_MODE_0000  386    2894               FALL  2       
I__114/I                                    Odrv4                      0      2894               FALL  1       
I__114/O                                    Odrv4                      372    3265               FALL  1       
I__115/I                                    LocalMux                   0      3265               FALL  1       
I__115/O                                    LocalMux                   309    3574               FALL  1       
I__116/I                                    InMux                      0      3574               FALL  1       
I__116/O                                    InMux                      217    3791               FALL  1       
I__118/I                                    CascadeMux                 0      3791               FALL  1       
I__118/O                                    CascadeMux                 0      3791               FALL  1       
U110_ATA.CS0_LC_1_7_6/in2                   LogicCell40_SEQ_MODE_0000  0      3791               FALL  1       
U110_ATA.CS0_LC_1_7_6/lcout                 LogicCell40_SEQ_MODE_0000  379    4170               RISE  4       
I__548/I                                    Odrv12                     0      4170               RISE  1       
I__548/O                                    Odrv12                     491    4661               RISE  1       
I__549/I                                    Span12Mux_h                0      4661               RISE  1       
I__549/O                                    Span12Mux_h                491    5152               RISE  1       
I__550/I                                    Sp12to4                    0      5152               RISE  1       
I__550/O                                    Sp12to4                    428    5580               RISE  1       
I__551/I                                    Span4Mux_v                 0      5580               RISE  1       
I__551/O                                    Span4Mux_v                 351    5930               RISE  1       
I__553/I                                    LocalMux                   0      5930               RISE  1       
I__553/O                                    LocalMux                   330    6260               RISE  1       
I__556/I                                    InMux                      0      6260               RISE  1       
I__556/O                                    InMux                      259    6520               RISE  1       
U110_ATA.RW_EN_RNI88QM1_0_LC_24_11_3/in3    LogicCell40_SEQ_MODE_0000  0      6520               RISE  1       
U110_ATA.RW_EN_RNI88QM1_0_LC_24_11_3/lcout  LogicCell40_SEQ_MODE_0000  288    6807               FALL  1       
I__564/I                                    Odrv12                     0      6807               FALL  1       
I__564/O                                    Odrv12                     540    7347               FALL  1       
I__565/I                                    LocalMux                   0      7347               FALL  1       
I__565/O                                    LocalMux                   309    7656               FALL  1       
I__566/I                                    IoInMux                    0      7656               FALL  1       
I__566/O                                    IoInMux                    217    7873               FALL  1       
DIOW_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      7873               FALL  1       
DIOW_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   9879               RISE  1       
DIOW_PRIn_obuf_iopad/DIN                    IO_PAD                     0      9879               RISE  1       
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                     2292   12171              RISE  1       
DIOW_PRIn                                   U110_TOP                   0      12171              RISE  1       

6.6.8::Path details for port: DIOW_SECn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_SECn
Input Port       : RnW
Pad to Pad Delay : 8954

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                       U110_TOP                   0      0                  FALL  1       
RnW_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
RnW_ibuf_iopad/DOUT                       IO_PAD                     540    540                FALL  1       
RnW_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
RnW_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__480/I                                  Odrv12                     0      1003               FALL  1       
I__480/O                                  Odrv12                     540    1543               FALL  1       
I__482/I                                  Span12Mux_v                0      1543               FALL  1       
I__482/O                                  Span12Mux_v                540    2083               FALL  1       
I__485/I                                  Span12Mux_v                0      2083               FALL  1       
I__485/O                                  Span12Mux_v                540    2623               FALL  1       
I__493/I                                  LocalMux                   0      2623               FALL  1       
I__493/O                                  LocalMux                   309    2932               FALL  1       
I__500/I                                  InMux                      0      2932               FALL  1       
I__500/O                                  InMux                      217    3149               FALL  1       
U110_ATA.RW_EN_RNI88QM1_LC_24_13_4/in1    LogicCell40_SEQ_MODE_0000  0      3149               FALL  1       
U110_ATA.RW_EN_RNI88QM1_LC_24_13_4/lcout  LogicCell40_SEQ_MODE_0000  379    3528               FALL  1       
I__539/I                                  Odrv4                      0      3528               FALL  1       
I__539/O                                  Odrv4                      372    3899               FALL  1       
I__540/I                                  Span4Mux_s3_h              0      3899               FALL  1       
I__540/O                                  Span4Mux_s3_h              231    4131               FALL  1       
I__541/I                                  LocalMux                   0      4131               FALL  1       
I__541/O                                  LocalMux                   309    4439               FALL  1       
I__542/I                                  IoInMux                    0      4439               FALL  1       
I__542/O                                  IoInMux                    217    4657               FALL  1       
DIOW_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      4657               FALL  1       
DIOW_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   6663               RISE  1       
DIOW_SECn_obuf_iopad/DIN                  IO_PAD                     0      6663               RISE  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2292   8954               RISE  1       
DIOW_SECn                                 U110_TOP                   0      8954               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_SECn
Input Port       : A12
Pad to Pad Delay : 11602

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A12                                       U110_TOP                   0      0                  FALL  1       
A12_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
A12_ibuf_iopad/DOUT                       IO_PAD                     460    460                FALL  1       
A12_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A12_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__127/I                                  Odrv4                      0      923                FALL  1       
I__127/O                                  Odrv4                      372    1295               FALL  1       
I__128/I                                  Span4Mux_h                 0      1295               FALL  1       
I__128/O                                  Span4Mux_h                 316    1610               FALL  1       
I__129/I                                  Span4Mux_v                 0      1610               FALL  1       
I__129/O                                  Span4Mux_v                 372    1982               FALL  1       
I__130/I                                  LocalMux                   0      1982               FALL  1       
I__130/O                                  LocalMux                   309    2291               FALL  1       
I__132/I                                  InMux                      0      2291               FALL  1       
I__132/O                                  InMux                      217    2508               FALL  1       
I__133/I                                  CascadeMux                 0      2508               FALL  1       
I__133/O                                  CascadeMux                 0      2508               FALL  1       
U110_ATA.CS1_LC_1_7_3/in2                 LogicCell40_SEQ_MODE_0000  0      2508               FALL  1       
U110_ATA.CS1_LC_1_7_3/lcout               LogicCell40_SEQ_MODE_0000  379    2887               RISE  4       
I__505/I                                  Odrv12                     0      2887               RISE  1       
I__505/O                                  Odrv12                     491    3378               RISE  1       
I__506/I                                  Span12Mux_h                0      3378               RISE  1       
I__506/O                                  Span12Mux_h                491    3869               RISE  1       
I__508/I                                  Sp12to4                    0      3869               RISE  1       
I__508/O                                  Sp12to4                    428    4296               RISE  1       
I__510/I                                  Span4Mux_v                 0      4296               RISE  1       
I__510/O                                  Span4Mux_v                 351    4647               RISE  1       
I__512/I                                  Span4Mux_h                 0      4647               RISE  1       
I__512/O                                  Span4Mux_h                 302    4949               RISE  1       
I__513/I                                  Span4Mux_v                 0      4949               RISE  1       
I__513/O                                  Span4Mux_v                 351    5299               RISE  1       
I__514/I                                  LocalMux                   0      5299               RISE  1       
I__514/O                                  LocalMux                   330    5629               RISE  1       
I__516/I                                  InMux                      0      5629               RISE  1       
I__516/O                                  InMux                      259    5888               RISE  1       
U110_ATA.RW_EN_RNI88QM1_LC_24_13_4/in3    LogicCell40_SEQ_MODE_0000  0      5888               RISE  1       
U110_ATA.RW_EN_RNI88QM1_LC_24_13_4/lcout  LogicCell40_SEQ_MODE_0000  288    6176               FALL  1       
I__539/I                                  Odrv4                      0      6176               FALL  1       
I__539/O                                  Odrv4                      372    6548               FALL  1       
I__540/I                                  Span4Mux_s3_h              0      6548               FALL  1       
I__540/O                                  Span4Mux_s3_h              231    6779               FALL  1       
I__541/I                                  LocalMux                   0      6779               FALL  1       
I__541/O                                  LocalMux                   309    7088               FALL  1       
I__542/I                                  IoInMux                    0      7088               FALL  1       
I__542/O                                  IoInMux                    217    7305               FALL  1       
DIOW_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      7305               FALL  1       
DIOW_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   9311               RISE  1       
DIOW_SECn_obuf_iopad/DIN                  IO_PAD                     0      9311               RISE  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2292   11602              RISE  1       
DIOW_SECn                                 U110_TOP                   0      11602              RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_SECn
Input Port       : A13
Pad to Pad Delay : 11673

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A13                                       U110_TOP                   0      0                  FALL  1       
A13_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
A13_ibuf_iopad/DOUT                       IO_PAD                     460    460                FALL  1       
A13_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A13_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__134/I                                  Odrv4                      0      923                FALL  1       
I__134/O                                  Odrv4                      372    1295               FALL  1       
I__135/I                                  Span4Mux_h                 0      1295               FALL  1       
I__135/O                                  Span4Mux_h                 316    1610               FALL  1       
I__136/I                                  Span4Mux_v                 0      1610               FALL  1       
I__136/O                                  Span4Mux_v                 372    1982               FALL  1       
I__137/I                                  LocalMux                   0      1982               FALL  1       
I__137/O                                  LocalMux                   309    2291               FALL  1       
I__139/I                                  InMux                      0      2291               FALL  1       
I__139/O                                  InMux                      217    2508               FALL  1       
U110_ATA.CS1_LC_1_7_3/in0                 LogicCell40_SEQ_MODE_0000  0      2508               FALL  1       
U110_ATA.CS1_LC_1_7_3/lcout               LogicCell40_SEQ_MODE_0000  449    2957               RISE  4       
I__505/I                                  Odrv12                     0      2957               RISE  1       
I__505/O                                  Odrv12                     491    3448               RISE  1       
I__506/I                                  Span12Mux_h                0      3448               RISE  1       
I__506/O                                  Span12Mux_h                491    3939               RISE  1       
I__508/I                                  Sp12to4                    0      3939               RISE  1       
I__508/O                                  Sp12to4                    428    4366               RISE  1       
I__510/I                                  Span4Mux_v                 0      4366               RISE  1       
I__510/O                                  Span4Mux_v                 351    4717               RISE  1       
I__512/I                                  Span4Mux_h                 0      4717               RISE  1       
I__512/O                                  Span4Mux_h                 302    5019               RISE  1       
I__513/I                                  Span4Mux_v                 0      5019               RISE  1       
I__513/O                                  Span4Mux_v                 351    5369               RISE  1       
I__514/I                                  LocalMux                   0      5369               RISE  1       
I__514/O                                  LocalMux                   330    5699               RISE  1       
I__516/I                                  InMux                      0      5699               RISE  1       
I__516/O                                  InMux                      259    5959               RISE  1       
U110_ATA.RW_EN_RNI88QM1_LC_24_13_4/in3    LogicCell40_SEQ_MODE_0000  0      5959               RISE  1       
U110_ATA.RW_EN_RNI88QM1_LC_24_13_4/lcout  LogicCell40_SEQ_MODE_0000  288    6246               FALL  1       
I__539/I                                  Odrv4                      0      6246               FALL  1       
I__539/O                                  Odrv4                      372    6618               FALL  1       
I__540/I                                  Span4Mux_s3_h              0      6618               FALL  1       
I__540/O                                  Span4Mux_s3_h              231    6849               FALL  1       
I__541/I                                  LocalMux                   0      6849               FALL  1       
I__541/O                                  LocalMux                   309    7158               FALL  1       
I__542/I                                  IoInMux                    0      7158               FALL  1       
I__542/O                                  IoInMux                    217    7375               FALL  1       
DIOW_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      7375               FALL  1       
DIOW_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   9381               RISE  1       
DIOW_SECn_obuf_iopad/DIN                  IO_PAD                     0      9381               RISE  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2292   11673              RISE  1       
DIOW_SECn                                 U110_TOP                   0      11673              RISE  1       

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_SECn
Input Port       : A15
Pad to Pad Delay : 12206

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A15                                       U110_TOP                   0      0                  FALL  1       
A15_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
A15_ibuf_iopad/DOUT                       IO_PAD                     460    460                FALL  1       
A15_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A15_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__119/I                                  Odrv12                     0      923                FALL  1       
I__119/O                                  Odrv12                     540    1463               FALL  1       
I__120/I                                  LocalMux                   0      1463               FALL  1       
I__120/O                                  LocalMux                   309    1772               FALL  1       
I__121/I                                  InMux                      0      1772               FALL  1       
I__121/O                                  InMux                      217    1989               FALL  1       
U110_ATA.CS0_2_LC_1_10_3/in3              LogicCell40_SEQ_MODE_0000  0      1989               FALL  1       
U110_ATA.CS0_2_LC_1_10_3/lcout            LogicCell40_SEQ_MODE_0000  288    2276               FALL  2       
I__114/I                                  Odrv4                      0      2276               FALL  1       
I__114/O                                  Odrv4                      372    2648               FALL  1       
I__115/I                                  LocalMux                   0      2648               FALL  1       
I__115/O                                  LocalMux                   309    2957               FALL  1       
I__117/I                                  InMux                      0      2957               FALL  1       
I__117/O                                  InMux                      217    3174               FALL  1       
U110_ATA.CS1_LC_1_7_3/in3                 LogicCell40_SEQ_MODE_0000  0      3174               FALL  1       
U110_ATA.CS1_LC_1_7_3/lcout               LogicCell40_SEQ_MODE_0000  316    3490               RISE  4       
I__505/I                                  Odrv12                     0      3490               RISE  1       
I__505/O                                  Odrv12                     491    3981               RISE  1       
I__506/I                                  Span12Mux_h                0      3981               RISE  1       
I__506/O                                  Span12Mux_h                491    4472               RISE  1       
I__508/I                                  Sp12to4                    0      4472               RISE  1       
I__508/O                                  Sp12to4                    428    4900               RISE  1       
I__510/I                                  Span4Mux_v                 0      4900               RISE  1       
I__510/O                                  Span4Mux_v                 351    5250               RISE  1       
I__512/I                                  Span4Mux_h                 0      5250               RISE  1       
I__512/O                                  Span4Mux_h                 302    5552               RISE  1       
I__513/I                                  Span4Mux_v                 0      5552               RISE  1       
I__513/O                                  Span4Mux_v                 351    5902               RISE  1       
I__514/I                                  LocalMux                   0      5902               RISE  1       
I__514/O                                  LocalMux                   330    6232               RISE  1       
I__516/I                                  InMux                      0      6232               RISE  1       
I__516/O                                  InMux                      259    6492               RISE  1       
U110_ATA.RW_EN_RNI88QM1_LC_24_13_4/in3    LogicCell40_SEQ_MODE_0000  0      6492               RISE  1       
U110_ATA.RW_EN_RNI88QM1_LC_24_13_4/lcout  LogicCell40_SEQ_MODE_0000  288    6779               FALL  1       
I__539/I                                  Odrv4                      0      6779               FALL  1       
I__539/O                                  Odrv4                      372    7151               FALL  1       
I__540/I                                  Span4Mux_s3_h              0      7151               FALL  1       
I__540/O                                  Span4Mux_s3_h              231    7382               FALL  1       
I__541/I                                  LocalMux                   0      7382               FALL  1       
I__541/O                                  LocalMux                   309    7691               FALL  1       
I__542/I                                  IoInMux                    0      7691               FALL  1       
I__542/O                                  IoInMux                    217    7908               FALL  1       
DIOW_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      7908               FALL  1       
DIOW_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   9914               RISE  1       
DIOW_SECn_obuf_iopad/DIN                  IO_PAD                     0      9914               RISE  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2292   12206              RISE  1       
DIOW_SECn                                 U110_TOP                   0      12206              RISE  1       

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_SECn
Input Port       : ATA_ENn
Pad to Pad Delay : 12749

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                   U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__341/I                                  Odrv12                     0      1003               FALL  1       
I__341/O                                  Odrv12                     540    1543               FALL  1       
I__343/I                                  Sp12to4                    0      1543               FALL  1       
I__343/O                                  Sp12to4                    449    1992               FALL  1       
I__345/I                                  Span4Mux_v                 0      1992               FALL  1       
I__345/O                                  Span4Mux_v                 372    2363               FALL  1       
I__348/I                                  Span4Mux_v                 0      2363               FALL  1       
I__348/O                                  Span4Mux_v                 372    2735               FALL  1       
I__352/I                                  Span4Mux_v                 0      2735               FALL  1       
I__352/O                                  Span4Mux_v                 372    3107               FALL  1       
I__356/I                                  LocalMux                   0      3107               FALL  1       
I__356/O                                  LocalMux                   309    3416               FALL  1       
I__359/I                                  InMux                      0      3416               FALL  1       
I__359/O                                  InMux                      217    3633               FALL  1       
U110_ATA.CS1_LC_1_7_3/in1                 LogicCell40_SEQ_MODE_0000  0      3633               FALL  1       
U110_ATA.CS1_LC_1_7_3/lcout               LogicCell40_SEQ_MODE_0000  400    4033               RISE  4       
I__505/I                                  Odrv12                     0      4033               RISE  1       
I__505/O                                  Odrv12                     491    4524               RISE  1       
I__506/I                                  Span12Mux_h                0      4524               RISE  1       
I__506/O                                  Span12Mux_h                491    5015               RISE  1       
I__508/I                                  Sp12to4                    0      5015               RISE  1       
I__508/O                                  Sp12to4                    428    5442               RISE  1       
I__510/I                                  Span4Mux_v                 0      5442               RISE  1       
I__510/O                                  Span4Mux_v                 351    5793               RISE  1       
I__512/I                                  Span4Mux_h                 0      5793               RISE  1       
I__512/O                                  Span4Mux_h                 302    6095               RISE  1       
I__513/I                                  Span4Mux_v                 0      6095               RISE  1       
I__513/O                                  Span4Mux_v                 351    6445               RISE  1       
I__514/I                                  LocalMux                   0      6445               RISE  1       
I__514/O                                  LocalMux                   330    6775               RISE  1       
I__516/I                                  InMux                      0      6775               RISE  1       
I__516/O                                  InMux                      259    7034               RISE  1       
U110_ATA.RW_EN_RNI88QM1_LC_24_13_4/in3    LogicCell40_SEQ_MODE_0000  0      7034               RISE  1       
U110_ATA.RW_EN_RNI88QM1_LC_24_13_4/lcout  LogicCell40_SEQ_MODE_0000  288    7322               FALL  1       
I__539/I                                  Odrv4                      0      7322               FALL  1       
I__539/O                                  Odrv4                      372    7694               FALL  1       
I__540/I                                  Span4Mux_s3_h              0      7694               FALL  1       
I__540/O                                  Span4Mux_s3_h              231    7925               FALL  1       
I__541/I                                  LocalMux                   0      7925               FALL  1       
I__541/O                                  LocalMux                   309    8234               FALL  1       
I__542/I                                  IoInMux                    0      8234               FALL  1       
I__542/O                                  IoInMux                    217    8451               FALL  1       
DIOW_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      8451               FALL  1       
DIOW_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   10457              RISE  1       
DIOW_SECn_obuf_iopad/DIN                  IO_PAD                     0      10457              RISE  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2292   12749              RISE  1       
DIOW_SECn                                 U110_TOP                   0      12749              RISE  1       

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DIOW_SECn
Input Port       : A16
Pad to Pad Delay : 12823

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
A16                                       U110_TOP                   0      0                  FALL  1       
A16_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
A16_ibuf_iopad/DOUT                       IO_PAD                     460    460                FALL  1       
A16_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
A16_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__122/I                                  Odrv4                      0      923                FALL  1       
I__122/O                                  Odrv4                      372    1295               FALL  1       
I__123/I                                  Span4Mux_v                 0      1295               FALL  1       
I__123/O                                  Span4Mux_v                 372    1666               FALL  1       
I__124/I                                  Span4Mux_h                 0      1666               FALL  1       
I__124/O                                  Span4Mux_h                 316    1982               FALL  1       
I__125/I                                  LocalMux                   0      1982               FALL  1       
I__125/O                                  LocalMux                   309    2291               FALL  1       
I__126/I                                  InMux                      0      2291               FALL  1       
I__126/O                                  InMux                      217    2508               FALL  1       
U110_ATA.CS0_2_LC_1_10_3/in0              LogicCell40_SEQ_MODE_0000  0      2508               FALL  1       
U110_ATA.CS0_2_LC_1_10_3/lcout            LogicCell40_SEQ_MODE_0000  386    2894               FALL  2       
I__114/I                                  Odrv4                      0      2894               FALL  1       
I__114/O                                  Odrv4                      372    3265               FALL  1       
I__115/I                                  LocalMux                   0      3265               FALL  1       
I__115/O                                  LocalMux                   309    3574               FALL  1       
I__117/I                                  InMux                      0      3574               FALL  1       
I__117/O                                  InMux                      217    3791               FALL  1       
U110_ATA.CS1_LC_1_7_3/in3                 LogicCell40_SEQ_MODE_0000  0      3791               FALL  1       
U110_ATA.CS1_LC_1_7_3/lcout               LogicCell40_SEQ_MODE_0000  316    4107               RISE  4       
I__505/I                                  Odrv12                     0      4107               RISE  1       
I__505/O                                  Odrv12                     491    4598               RISE  1       
I__506/I                                  Span12Mux_h                0      4598               RISE  1       
I__506/O                                  Span12Mux_h                491    5089               RISE  1       
I__508/I                                  Sp12to4                    0      5089               RISE  1       
I__508/O                                  Sp12to4                    428    5517               RISE  1       
I__510/I                                  Span4Mux_v                 0      5517               RISE  1       
I__510/O                                  Span4Mux_v                 351    5867               RISE  1       
I__512/I                                  Span4Mux_h                 0      5867               RISE  1       
I__512/O                                  Span4Mux_h                 302    6169               RISE  1       
I__513/I                                  Span4Mux_v                 0      6169               RISE  1       
I__513/O                                  Span4Mux_v                 351    6520               RISE  1       
I__514/I                                  LocalMux                   0      6520               RISE  1       
I__514/O                                  LocalMux                   330    6849               RISE  1       
I__516/I                                  InMux                      0      6849               RISE  1       
I__516/O                                  InMux                      259    7109               RISE  1       
U110_ATA.RW_EN_RNI88QM1_LC_24_13_4/in3    LogicCell40_SEQ_MODE_0000  0      7109               RISE  1       
U110_ATA.RW_EN_RNI88QM1_LC_24_13_4/lcout  LogicCell40_SEQ_MODE_0000  288    7396               FALL  1       
I__539/I                                  Odrv4                      0      7396               FALL  1       
I__539/O                                  Odrv4                      372    7768               FALL  1       
I__540/I                                  Span4Mux_s3_h              0      7768               FALL  1       
I__540/O                                  Span4Mux_s3_h              231    7999               FALL  1       
I__541/I                                  LocalMux                   0      7999               FALL  1       
I__541/O                                  LocalMux                   309    8308               FALL  1       
I__542/I                                  IoInMux                    0      8308               FALL  1       
I__542/O                                  IoInMux                    217    8525               FALL  1       
DIOW_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      8525               FALL  1       
DIOW_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   10531              RISE  1       
DIOW_SECn_obuf_iopad/DIN                  IO_PAD                     0      10531              RISE  1       
DIOW_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2292   12823              RISE  1       
DIOW_SECn                                 U110_TOP                   0      12823              RISE  1       

6.6.9::Path details for port: IDEDIR    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEDIR
Input Port       : RnW
Pad to Pad Delay : 8477

Pad to Pad Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                               U110_TOP                   0      0                  FALL  1       
RnW_ibuf_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  FALL  1       
RnW_ibuf_iopad/DOUT               IO_PAD                     540    540                FALL  1       
RnW_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
RnW_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__480/I                          Odrv12                     0      1003               FALL  1       
I__480/O                          Odrv12                     540    1543               FALL  1       
I__482/I                          Span12Mux_v                0      1543               FALL  1       
I__482/O                          Span12Mux_v                540    2083               FALL  1       
I__484/I                          LocalMux                   0      2083               FALL  1       
I__484/O                          LocalMux                   309    2392               FALL  1       
I__489/I                          InMux                      0      2392               FALL  1       
I__489/O                          InMux                      217    2609               FALL  1       
IDEDIR_obuf_RNO_LC_24_6_6/in3     LogicCell40_SEQ_MODE_0000  0      2609               FALL  1       
IDEDIR_obuf_RNO_LC_24_6_6/lcout   LogicCell40_SEQ_MODE_0000  288    2897               FALL  1       
I__321/I                          Odrv12                     0      2897               FALL  1       
I__321/O                          Odrv12                     540    3437               FALL  1       
I__322/I                          Span12Mux_s4_h             0      3437               FALL  1       
I__322/O                          Span12Mux_s4_h             217    3654               FALL  1       
I__323/I                          LocalMux                   0      3654               FALL  1       
I__323/O                          LocalMux                   309    3963               FALL  1       
I__324/I                          IoInMux                    0      3963               FALL  1       
I__324/O                          IoInMux                    217    4180               FALL  1       
IDEDIR_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4180               FALL  1       
IDEDIR_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6186               RISE  1       
IDEDIR_obuf_iopad/DIN             IO_PAD                     0      6186               RISE  1       
IDEDIR_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   8477               RISE  1       
IDEDIR                            U110_TOP                   0      8477               RISE  1       

6.6.10::Path details for port: IDEHRENn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHRENn
Input Port       : RnW
Pad to Pad Delay : 8351

Pad to Pad Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                          U110_TOP                   0      0                  FALL  1       
RnW_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                     0      0                  FALL  1       
RnW_ibuf_iopad/DOUT                          IO_PAD                     540    540                FALL  1       
RnW_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
RnW_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__481/I                                     Odrv12                     0      1003               FALL  1       
I__481/O                                     Odrv12                     540    1543               FALL  1       
I__483/I                                     Span12Mux_v                0      1543               FALL  1       
I__483/O                                     Span12Mux_v                540    2083               FALL  1       
I__487/I                                     LocalMux                   0      2083               FALL  1       
I__487/O                                     LocalMux                   309    2392               FALL  1       
I__495/I                                     InMux                      0      2392               FALL  1       
I__495/O                                     InMux                      217    2609               FALL  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_20_9_7/in1    LogicCell40_SEQ_MODE_0000  0      2609               FALL  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_20_9_7/lcout  LogicCell40_SEQ_MODE_0000  379    2988               FALL  1       
I__396/I                                     Odrv12                     0      2988               FALL  1       
I__396/O                                     Odrv12                     540    3528               FALL  1       
I__397/I                                     LocalMux                   0      3528               FALL  1       
I__397/O                                     LocalMux                   309    3836               FALL  1       
I__398/I                                     IoInMux                    0      3836               FALL  1       
I__398/O                                     IoInMux                    217    4054               FALL  1       
IDEHRENn_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      4054               FALL  1       
IDEHRENn_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2006   6060               RISE  1       
IDEHRENn_obuf_iopad/DIN                      IO_PAD                     0      6060               RISE  1       
IDEHRENn_obuf_iopad/PACKAGEPIN:out           IO_PAD                     2292   8351               RISE  1       
IDEHRENn                                     U110_TOP                   0      8351               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHRENn
Input Port       : ATA_ENn
Pad to Pad Delay : 8898

Pad to Pad Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                      U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                      IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__342/I                                     Odrv12                     0      1003               FALL  1       
I__342/O                                     Odrv12                     540    1543               FALL  1       
I__344/I                                     Span12Mux_h                0      1543               FALL  1       
I__344/O                                     Span12Mux_h                540    2083               FALL  1       
I__346/I                                     Span12Mux_v                0      2083               FALL  1       
I__346/O                                     Span12Mux_v                540    2623               FALL  1       
I__350/I                                     LocalMux                   0      2623               FALL  1       
I__350/O                                     LocalMux                   309    2932               FALL  1       
I__354/I                                     InMux                      0      2932               FALL  1       
I__354/O                                     InMux                      217    3149               FALL  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_20_9_7/in0    LogicCell40_SEQ_MODE_0000  0      3149               FALL  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_20_9_7/lcout  LogicCell40_SEQ_MODE_0000  386    3535               FALL  1       
I__396/I                                     Odrv12                     0      3535               FALL  1       
I__396/O                                     Odrv12                     540    4075               FALL  1       
I__397/I                                     LocalMux                   0      4075               FALL  1       
I__397/O                                     LocalMux                   309    4383               FALL  1       
I__398/I                                     IoInMux                    0      4383               FALL  1       
I__398/O                                     IoInMux                    217    4601               FALL  1       
IDEHRENn_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      4601               FALL  1       
IDEHRENn_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2006   6607               RISE  1       
IDEHRENn_obuf_iopad/DIN                      IO_PAD                     0      6607               RISE  1       
IDEHRENn_obuf_iopad/PACKAGEPIN:out           IO_PAD                     2292   8898               RISE  1       
IDEHRENn                                     U110_TOP                   0      8898               RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHRENn
Input Port       : RESETn
Pad to Pad Delay : 9316

Pad to Pad Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RESETn                                       U110_TOP                   0      0                  FALL  1       
RESETn_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
RESETn_ibuf_iopad/DOUT                       IO_PAD                     460    460                FALL  1       
RESETn_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
RESETn_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__362/I                                     Odrv12                     0      923                FALL  1       
I__362/O                                     Odrv12                     540    1463               FALL  1       
I__363/I                                     Span12Mux_h                0      1463               FALL  1       
I__363/O                                     Span12Mux_h                540    2003               FALL  1       
I__366/I                                     Sp12to4                    0      2003               FALL  1       
I__366/O                                     Sp12to4                    449    2452               FALL  1       
I__371/I                                     Span4Mux_v                 0      2452               FALL  1       
I__371/O                                     Span4Mux_v                 372    2824               FALL  1       
I__378/I                                     Span4Mux_h                 0      2824               FALL  1       
I__378/O                                     Span4Mux_h                 316    3139               FALL  1       
I__385/I                                     LocalMux                   0      3139               FALL  1       
I__385/O                                     LocalMux                   309    3448               FALL  1       
I__391/I                                     InMux                      0      3448               FALL  1       
I__391/O                                     InMux                      217    3665               FALL  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_20_9_7/in3    LogicCell40_SEQ_MODE_0000  0      3665               FALL  1       
U110_BUFFERS.un1_IDEHRENn_i_LC_20_9_7/lcout  LogicCell40_SEQ_MODE_0000  288    3953               FALL  1       
I__396/I                                     Odrv12                     0      3953               FALL  1       
I__396/O                                     Odrv12                     540    4493               FALL  1       
I__397/I                                     LocalMux                   0      4493               FALL  1       
I__397/O                                     LocalMux                   309    4801               FALL  1       
I__398/I                                     IoInMux                    0      4801               FALL  1       
I__398/O                                     IoInMux                    217    5019               FALL  1       
IDEHRENn_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      5019               FALL  1       
IDEHRENn_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2006   7025               RISE  1       
IDEHRENn_obuf_iopad/DIN                      IO_PAD                     0      7025               RISE  1       
IDEHRENn_obuf_iopad/PACKAGEPIN:out           IO_PAD                     2292   9316               RISE  1       
IDEHRENn                                     U110_TOP                   0      9316               RISE  1       

6.6.11::Path details for port: IDEHWENn 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHWENn
Input Port       : ATA_ENn
Pad to Pad Delay : 9487

Pad to Pad Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ATA_ENn                                       U110_TOP                   0      0                  FALL  1       
ATA_ENn_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
ATA_ENn_ibuf_iopad/DOUT                       IO_PAD                     540    540                FALL  1       
ATA_ENn_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ATA_ENn_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__342/I                                      Odrv12                     0      1003               FALL  1       
I__342/O                                      Odrv12                     540    1543               FALL  1       
I__344/I                                      Span12Mux_h                0      1543               FALL  1       
I__344/O                                      Span12Mux_h                540    2083               FALL  1       
I__346/I                                      Span12Mux_v                0      2083               FALL  1       
I__346/O                                      Span12Mux_v                540    2623               FALL  1       
I__349/I                                      LocalMux                   0      2623               FALL  1       
I__349/O                                      LocalMux                   309    2932               FALL  1       
I__353/I                                      InMux                      0      2932               FALL  1       
I__353/O                                      InMux                      217    3149               FALL  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_20_11_7/in3    LogicCell40_SEQ_MODE_0000  0      3149               FALL  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_20_11_7/lcout  LogicCell40_SEQ_MODE_0000  288    3437               FALL  1       
I__335/I                                      Odrv4                      0      3437               FALL  1       
I__335/O                                      Odrv4                      372    3808               FALL  1       
I__336/I                                      Span4Mux_v                 0      3808               FALL  1       
I__336/O                                      Span4Mux_v                 372    4180               FALL  1       
I__337/I                                      Span4Mux_h                 0      4180               FALL  1       
I__337/O                                      Span4Mux_h                 316    4496               FALL  1       
I__338/I                                      Span4Mux_s1_h              0      4496               FALL  1       
I__338/O                                      Span4Mux_s1_h              168    4664               FALL  1       
I__339/I                                      LocalMux                   0      4664               FALL  1       
I__339/O                                      LocalMux                   309    4973               FALL  1       
I__340/I                                      IoInMux                    0      4973               FALL  1       
I__340/O                                      IoInMux                    217    5190               FALL  1       
IDEHWENn_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5190               FALL  1       
IDEHWENn_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   7196               RISE  1       
IDEHWENn_obuf_iopad/DIN                       IO_PAD                     0      7196               RISE  1       
IDEHWENn_obuf_iopad/PACKAGEPIN:out            IO_PAD                     2292   9487               RISE  1       
IDEHWENn                                      U110_TOP                   0      9487               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHWENn
Input Port       : RnW
Pad to Pad Delay : 9578

Pad to Pad Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RnW                                           U110_TOP                   0      0                  FALL  1       
RnW_ibuf_iopad/PACKAGEPIN:in                  IO_PAD                     0      0                  FALL  1       
RnW_ibuf_iopad/DOUT                           IO_PAD                     540    540                FALL  1       
RnW_ibuf_preio/PADIN                          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
RnW_ibuf_preio/DIN0                           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__481/I                                      Odrv12                     0      1003               FALL  1       
I__481/O                                      Odrv12                     540    1543               FALL  1       
I__483/I                                      Span12Mux_v                0      1543               FALL  1       
I__483/O                                      Span12Mux_v                540    2083               FALL  1       
I__488/I                                      Span12Mux_v                0      2083               FALL  1       
I__488/O                                      Span12Mux_v                540    2623               FALL  1       
I__496/I                                      LocalMux                   0      2623               FALL  1       
I__496/O                                      LocalMux                   309    2932               FALL  1       
I__502/I                                      InMux                      0      2932               FALL  1       
I__502/O                                      InMux                      217    3149               FALL  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_20_11_7/in1    LogicCell40_SEQ_MODE_0000  0      3149               FALL  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_20_11_7/lcout  LogicCell40_SEQ_MODE_0000  379    3528               FALL  1       
I__335/I                                      Odrv4                      0      3528               FALL  1       
I__335/O                                      Odrv4                      372    3899               FALL  1       
I__336/I                                      Span4Mux_v                 0      3899               FALL  1       
I__336/O                                      Span4Mux_v                 372    4271               FALL  1       
I__337/I                                      Span4Mux_h                 0      4271               FALL  1       
I__337/O                                      Span4Mux_h                 316    4587               FALL  1       
I__338/I                                      Span4Mux_s1_h              0      4587               FALL  1       
I__338/O                                      Span4Mux_s1_h              168    4755               FALL  1       
I__339/I                                      LocalMux                   0      4755               FALL  1       
I__339/O                                      LocalMux                   309    5064               FALL  1       
I__340/I                                      IoInMux                    0      5064               FALL  1       
I__340/O                                      IoInMux                    217    5281               FALL  1       
IDEHWENn_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      5281               FALL  1       
IDEHWENn_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   7287               RISE  1       
IDEHWENn_obuf_iopad/DIN                       IO_PAD                     0      7287               RISE  1       
IDEHWENn_obuf_iopad/PACKAGEPIN:out            IO_PAD                     2292   9578               RISE  1       
IDEHWENn                                      U110_TOP                   0      9578               RISE  1       

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : IDEHWENn
Input Port       : RESETn
Pad to Pad Delay : 10473

Pad to Pad Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RESETn                                        U110_TOP                   0      0                  FALL  1       
RESETn_ibuf_iopad/PACKAGEPIN:in               IO_PAD                     0      0                  FALL  1       
RESETn_ibuf_iopad/DOUT                        IO_PAD                     460    460                FALL  1       
RESETn_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
RESETn_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__362/I                                      Odrv12                     0      923                FALL  1       
I__362/O                                      Odrv12                     540    1463               FALL  1       
I__363/I                                      Span12Mux_h                0      1463               FALL  1       
I__363/O                                      Span12Mux_h                540    2003               FALL  1       
I__366/I                                      Sp12to4                    0      2003               FALL  1       
I__366/O                                      Sp12to4                    449    2452               FALL  1       
I__371/I                                      Span4Mux_v                 0      2452               FALL  1       
I__371/O                                      Span4Mux_v                 372    2824               FALL  1       
I__378/I                                      Span4Mux_h                 0      2824               FALL  1       
I__378/O                                      Span4Mux_h                 316    3139               FALL  1       
I__386/I                                      Span4Mux_v                 0      3139               FALL  1       
I__386/O                                      Span4Mux_v                 372    3511               FALL  1       
I__392/I                                      LocalMux                   0      3511               FALL  1       
I__392/O                                      LocalMux                   309    3819               FALL  1       
I__395/I                                      InMux                      0      3819               FALL  1       
I__395/O                                      InMux                      217    4037               FALL  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_20_11_7/in0    LogicCell40_SEQ_MODE_0000  0      4037               FALL  1       
U110_BUFFERS.un1_IDEHWENn_i_LC_20_11_7/lcout  LogicCell40_SEQ_MODE_0000  386    4423               FALL  1       
I__335/I                                      Odrv4                      0      4423               FALL  1       
I__335/O                                      Odrv4                      372    4794               FALL  1       
I__336/I                                      Span4Mux_v                 0      4794               FALL  1       
I__336/O                                      Span4Mux_v                 372    5166               FALL  1       
I__337/I                                      Span4Mux_h                 0      5166               FALL  1       
I__337/O                                      Span4Mux_h                 316    5482               FALL  1       
I__338/I                                      Span4Mux_s1_h              0      5482               FALL  1       
I__338/O                                      Span4Mux_s1_h              168    5650               FALL  1       
I__339/I                                      LocalMux                   0      5650               FALL  1       
I__339/O                                      LocalMux                   309    5959               FALL  1       
I__340/I                                      IoInMux                    0      5959               FALL  1       
I__340/O                                      IoInMux                    217    6176               FALL  1       
IDEHWENn_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001     0      6176               FALL  1       
IDEHWENn_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001     2006   8182               RISE  1       
IDEHWENn_obuf_iopad/DIN                       IO_PAD                     0      8182               RISE  1       
IDEHWENn_obuf_iopad/PACKAGEPIN:out            IO_PAD                     2292   10473              RISE  1       
IDEHWENn                                      U110_TOP                   0      10473              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_TACK_LC_18_6_2/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/ce
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk
Setup Constraint : 12500p
Path slack       : 9077p

Capture Clock Arrival Time (CLK40:F#1)   12500
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           14977

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       2525
-------------------------------------   ---- 
End-of-path arrival time (ps)           5900
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_2/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_18_6_2/lcout                                LogicCell40_SEQ_MODE_1000    540              3375   9077  RISE       6
I__426/I                                                         LocalMux                       0              3375   9077  RISE       1
I__426/O                                                         LocalMux                     330              3705   9077  RISE       1
I__430/I                                                         InMux                          0              3705   9077  RISE       1
I__430/O                                                         InMux                        259              3964   9077  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_1_LC_19_5_6/in3    LogicCell40_SEQ_MODE_0000      0              3964   9077  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_1_LC_19_5_6/ltout  LogicCell40_SEQ_MODE_0000    274              4238   9077  FALL       1
I__455/I                                                         CascadeMux                     0              4238   9077  FALL       1
I__455/O                                                         CascadeMux                     0              4238   9077  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_0_LC_19_5_7/in2    LogicCell40_SEQ_MODE_0000      0              4238   9077  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_0_LC_19_5_7/lcout  LogicCell40_SEQ_MODE_0000    379              4617   9077  RISE       1
I__423/I                                                         Odrv4                          0              4617   9077  RISE       1
I__423/O                                                         Odrv4                        351              4967   9077  RISE       1
I__424/I                                                         LocalMux                       0              4967   9077  RISE       1
I__424/O                                                         LocalMux                     330              5297   9077  RISE       1
I__425/I                                                         CEMux                          0              5297   9077  RISE       1
I__425/O                                                         CEMux                        603              5900   9077  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/ce           LogicCell40_SEQ_MODE_1001      0              5900   9077  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                                 GlobalMux                      0              2168  FALL       1
I__299/O                                                 GlobalMux                     77              2245  FALL       1
I__306/I                                                 ClkMux                         0              2245  FALL       1
I__306/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_TACK_LC_18_6_2/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/in2
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/clk
Setup Constraint : 12500p
Path slack       : 10374p

Capture Clock Arrival Time (CLK40:F#1)   12500
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           14605

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4231
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_2/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_18_6_2/lcout                      LogicCell40_SEQ_MODE_1000    540              3375   9077  RISE       6
I__427/I                                               LocalMux                       0              3375  10374  RISE       1
I__427/O                                               LocalMux                     330              3705  10374  RISE       1
I__433/I                                               InMux                          0              3705  10374  RISE       1
I__433/O                                               InMux                        259              3964  10374  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_RNO_0_LC_18_5_6/in3    LogicCell40_SEQ_MODE_0000      0              3964  10374  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_RNO_0_LC_18_5_6/ltout  LogicCell40_SEQ_MODE_0000    267              4231  10374  RISE       1
I__158/I                                               CascadeMux                     0              4231  10374  RISE       1
I__158/O                                               CascadeMux                     0              4231  10374  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/in2          LogicCell40_SEQ_MODE_1000      0              4231  10374  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__301/I                                            ClkMux                         0              2245  FALL       1
I__301/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUTC/I               INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUTC/O               INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_TACK_LC_18_6_2/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/in0
Capture Clock    : U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/clk
Setup Constraint : 12500p
Path slack       : 10543p

Capture Clock Arrival Time (CLK40:F#1)   12500
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           14507

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_2/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_18_6_2/lcout             LogicCell40_SEQ_MODE_1000    540              3375   9077  RISE       6
I__426/I                                      LocalMux                       0              3375   9077  RISE       1
I__426/O                                      LocalMux                     330              3705   9077  RISE       1
I__431/I                                      InMux                          0              3705  10542  RISE       1
I__431/O                                      InMux                        259              3964  10542  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/in0  LogicCell40_SEQ_MODE_1000      0              3964  10542  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_TACK_LC_18_6_2/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/in3
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk
Setup Constraint : 12500p
Path slack       : 10739p

Capture Clock Arrival Time (CLK40:F#1)   12500
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           14703

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_2/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_18_6_2/lcout                        LogicCell40_SEQ_MODE_1000    540              3375   9077  RISE       6
I__428/I                                                 LocalMux                       0              3375  10739  RISE       1
I__428/O                                                 LocalMux                     330              3705  10739  RISE       1
I__434/I                                                 InMux                          0              3705  10739  RISE       1
I__434/O                                                 InMux                        259              3964  10739  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/in3  LogicCell40_SEQ_MODE_1001      0              3964  10739  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                                 GlobalMux                      0              2168  FALL       1
I__299/O                                                 GlobalMux                     77              2245  FALL       1
I__306/I                                                 ClkMux                         0              2245  FALL       1
I__306/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_TACK_LC_18_6_2/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/in3
Capture Clock    : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/clk
Setup Constraint : 12500p
Path slack       : 10739p

Capture Clock Arrival Time (CLK40:F#1)   12500
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           14703

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_2/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_18_6_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3375   9077  RISE       6
I__426/I                                           LocalMux                       0              3375   9077  RISE       1
I__426/O                                           LocalMux                     330              3705   9077  RISE       1
I__432/I                                           InMux                          0              3705  10739  RISE       1
I__432/O                                           InMux                        259              3964  10739  RISE       1
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/in3  LogicCell40_SEQ_MODE_1000      0              3964  10739  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout
Path End         : U110_ATA.CYCLE_COUNT_2_LC_18_6_4/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_2_LC_18_6_4/clk
Setup Constraint : 25000p
Path slack       : 19852p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7710
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout                            LogicCell40_SEQ_MODE_1000    540              3375  19852  RISE       3
I__173/I                                                          Odrv4                          0              3375  19852  RISE       1
I__173/O                                                          Odrv4                        351              3726  19852  RISE       1
I__176/I                                                          LocalMux                       0              3726  19852  RISE       1
I__176/O                                                          LocalMux                     330              4056  19852  RISE       1
I__179/I                                                          InMux                          0              4056  19852  RISE       1
I__179/O                                                          InMux                        259              4315  19852  RISE       1
I__180/I                                                          CascadeMux                     0              4315  19852  RISE       1
I__180/O                                                          CascadeMux                     0              4315  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/in2                     LogicCell40_SEQ_MODE_0000      0              4315  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/lcout                   LogicCell40_SEQ_MODE_0000    379              4694  19852  RISE       7
I__234/I                                                          LocalMux                       0              4694  19852  RISE       1
I__234/O                                                          LocalMux                     330              5023  19852  RISE       1
I__237/I                                                          InMux                          0              5023  19852  RISE       1
I__237/O                                                          InMux                        259              5283  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_7_7/in3                     LogicCell40_SEQ_MODE_0000      0              5283  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_7_7/lcout                   LogicCell40_SEQ_MODE_0000    316              5598  19852  RISE       2
I__159/I                                                          LocalMux                       0              5598  19852  RISE       1
I__159/O                                                          LocalMux                     330              5928  19852  RISE       1
I__161/I                                                          InMux                          0              5928  19852  RISE       1
I__161/O                                                          InMux                        259              6188  19852  RISE       1
I__163/I                                                          CascadeMux                     0              6188  19852  RISE       1
I__163/O                                                          CascadeMux                     0              6188  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_17_6_0/in2                        LogicCell40_SEQ_MODE_0000      0              6188  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_17_6_0/carryout                   LogicCell40_SEQ_MODE_0000    231              6419  19852  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_17_6_1/carryin   LogicCell40_SEQ_MODE_0000      0              6419  19852  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_17_6_1/carryout  LogicCell40_SEQ_MODE_0000    126              6545  19852  RISE       2
I__147/I                                                          InMux                          0              6545  19852  RISE       1
I__147/O                                                          InMux                        259              6805  19852  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_17_6_2/in3       LogicCell40_SEQ_MODE_0000      0              6805  19852  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_17_6_2/lcout     LogicCell40_SEQ_MODE_0000    316              7120  19852  RISE       1
I__211/I                                                          LocalMux                       0              7120  19852  RISE       1
I__211/O                                                          LocalMux                     330              7450  19852  RISE       1
I__212/I                                                          InMux                          0              7450  19852  RISE       1
I__212/O                                                          InMux                        259              7710  19852  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/in3                              LogicCell40_SEQ_MODE_1000      0              7710  19852  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout
Path End         : U110_ATA.CYCLE_COUNT_1_LC_17_7_0/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_1_LC_17_7_0/clk
Setup Constraint : 25000p
Path slack       : 19852p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27435

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       4208
-------------------------------------   ---- 
End-of-path arrival time (ps)           7583
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout                         LogicCell40_SEQ_MODE_1000    540              3375  19852  RISE       3
I__173/I                                                       Odrv4                          0              3375  19852  RISE       1
I__173/O                                                       Odrv4                        351              3726  19852  RISE       1
I__176/I                                                       LocalMux                       0              3726  19852  RISE       1
I__176/O                                                       LocalMux                     330              4056  19852  RISE       1
I__179/I                                                       InMux                          0              4056  19852  RISE       1
I__179/O                                                       InMux                        259              4315  19852  RISE       1
I__180/I                                                       CascadeMux                     0              4315  19852  RISE       1
I__180/O                                                       CascadeMux                     0              4315  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/in2                  LogicCell40_SEQ_MODE_0000      0              4315  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/lcout                LogicCell40_SEQ_MODE_0000    379              4694  19852  RISE       7
I__234/I                                                       LocalMux                       0              4694  19852  RISE       1
I__234/O                                                       LocalMux                     330              5023  19852  RISE       1
I__237/I                                                       InMux                          0              5023  19852  RISE       1
I__237/O                                                       InMux                        259              5283  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_7_7/in3                  LogicCell40_SEQ_MODE_0000      0              5283  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_7_7/lcout                LogicCell40_SEQ_MODE_0000    316              5598  19852  RISE       2
I__159/I                                                       LocalMux                       0              5598  19852  RISE       1
I__159/O                                                       LocalMux                     330              5928  19852  RISE       1
I__161/I                                                       InMux                          0              5928  19852  RISE       1
I__161/O                                                       InMux                        259              6188  19852  RISE       1
I__163/I                                                       CascadeMux                     0              6188  19852  RISE       1
I__163/O                                                       CascadeMux                     0              6188  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_17_6_0/in2                     LogicCell40_SEQ_MODE_0000      0              6188  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_17_6_0/carryout                LogicCell40_SEQ_MODE_0000    231              6419  19852  RISE       2
I__148/I                                                       InMux                          0              6419  19852  RISE       1
I__148/O                                                       InMux                        259              6679  19852  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_17_6_1/in3    LogicCell40_SEQ_MODE_0000      0              6679  19852  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_17_6_1/lcout  LogicCell40_SEQ_MODE_0000    316              6994  19852  RISE       1
I__140/I                                                       LocalMux                       0              6994  19852  RISE       1
I__140/O                                                       LocalMux                     330              7324  19852  RISE       1
I__141/I                                                       InMux                          0              7324  19852  RISE       1
I__141/O                                                       InMux                        259              7583  19852  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_17_7_0/in1                           LogicCell40_SEQ_MODE_1000      0              7583  19852  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__302/I                                            ClkMux                         0              2527  RISE       1
I__302/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_17_7_0/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout
Path End         : U110_ATA.CYCLE_COUNT_7_LC_17_6_7/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_7_LC_17_6_7/clk
Setup Constraint : 25000p
Path slack       : 20126p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           7436
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout                            LogicCell40_SEQ_MODE_1000    540              3375  19852  RISE       3
I__173/I                                                          Odrv4                          0              3375  19852  RISE       1
I__173/O                                                          Odrv4                        351              3726  19852  RISE       1
I__176/I                                                          LocalMux                       0              3726  19852  RISE       1
I__176/O                                                          LocalMux                     330              4056  19852  RISE       1
I__179/I                                                          InMux                          0              4056  19852  RISE       1
I__179/O                                                          InMux                        259              4315  19852  RISE       1
I__180/I                                                          CascadeMux                     0              4315  19852  RISE       1
I__180/O                                                          CascadeMux                     0              4315  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/in2                     LogicCell40_SEQ_MODE_0000      0              4315  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/lcout                   LogicCell40_SEQ_MODE_0000    379              4694  19852  RISE       7
I__234/I                                                          LocalMux                       0              4694  19852  RISE       1
I__234/O                                                          LocalMux                     330              5023  19852  RISE       1
I__237/I                                                          InMux                          0              5023  19852  RISE       1
I__237/O                                                          InMux                        259              5283  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_7_7/in3                     LogicCell40_SEQ_MODE_0000      0              5283  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_7_7/lcout                   LogicCell40_SEQ_MODE_0000    316              5598  19852  RISE       2
I__159/I                                                          LocalMux                       0              5598  19852  RISE       1
I__159/O                                                          LocalMux                     330              5928  19852  RISE       1
I__161/I                                                          InMux                          0              5928  19852  RISE       1
I__161/O                                                          InMux                        259              6188  19852  RISE       1
I__163/I                                                          CascadeMux                     0              6188  19852  RISE       1
I__163/O                                                          CascadeMux                     0              6188  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_17_6_0/in2                        LogicCell40_SEQ_MODE_0000      0              6188  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_17_6_0/carryout                   LogicCell40_SEQ_MODE_0000    231              6419  19852  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_17_6_1/carryin   LogicCell40_SEQ_MODE_0000      0              6419  19852  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_17_6_1/carryout  LogicCell40_SEQ_MODE_0000    126              6545  19852  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_17_6_2/carryin   LogicCell40_SEQ_MODE_0000      0              6545  20126  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_17_6_2/carryout  LogicCell40_SEQ_MODE_0000    126              6672  20126  RISE       2
U110_ATA.CYCLE_COUNT_3_LC_17_6_3/carryin                          LogicCell40_SEQ_MODE_1000      0              6672  20126  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_17_6_3/carryout                         LogicCell40_SEQ_MODE_1000    126              6798  20126  RISE       2
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/carryin                          LogicCell40_SEQ_MODE_1000      0              6798  20126  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/carryout                         LogicCell40_SEQ_MODE_1000    126              6924  20126  RISE       2
U110_ATA.CYCLE_COUNT_5_LC_17_6_5/carryin                          LogicCell40_SEQ_MODE_1000      0              6924  20126  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_17_6_5/carryout                         LogicCell40_SEQ_MODE_1000    126              7050  20126  RISE       2
U110_ATA.CYCLE_COUNT_6_LC_17_6_6/carryin                          LogicCell40_SEQ_MODE_1000      0              7050  20126  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_17_6_6/carryout                         LogicCell40_SEQ_MODE_1000    126              7177  20126  RISE       1
I__142/I                                                          InMux                          0              7177  20126  RISE       1
I__142/O                                                          InMux                        259              7436  20126  RISE       1
U110_ATA.CYCLE_COUNT_7_LC_17_6_7/in3                              LogicCell40_SEQ_MODE_1000      0              7436  20126  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_7_LC_17_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout
Path End         : U110_ATA.CYCLE_COUNT_6_LC_17_6_6/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_6_LC_17_6_6/clk
Setup Constraint : 25000p
Path slack       : 20252p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout                            LogicCell40_SEQ_MODE_1000    540              3375  19852  RISE       3
I__173/I                                                          Odrv4                          0              3375  19852  RISE       1
I__173/O                                                          Odrv4                        351              3726  19852  RISE       1
I__176/I                                                          LocalMux                       0              3726  19852  RISE       1
I__176/O                                                          LocalMux                     330              4056  19852  RISE       1
I__179/I                                                          InMux                          0              4056  19852  RISE       1
I__179/O                                                          InMux                        259              4315  19852  RISE       1
I__180/I                                                          CascadeMux                     0              4315  19852  RISE       1
I__180/O                                                          CascadeMux                     0              4315  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/in2                     LogicCell40_SEQ_MODE_0000      0              4315  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/lcout                   LogicCell40_SEQ_MODE_0000    379              4694  19852  RISE       7
I__234/I                                                          LocalMux                       0              4694  19852  RISE       1
I__234/O                                                          LocalMux                     330              5023  19852  RISE       1
I__237/I                                                          InMux                          0              5023  19852  RISE       1
I__237/O                                                          InMux                        259              5283  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_7_7/in3                     LogicCell40_SEQ_MODE_0000      0              5283  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_7_7/lcout                   LogicCell40_SEQ_MODE_0000    316              5598  19852  RISE       2
I__159/I                                                          LocalMux                       0              5598  19852  RISE       1
I__159/O                                                          LocalMux                     330              5928  19852  RISE       1
I__161/I                                                          InMux                          0              5928  19852  RISE       1
I__161/O                                                          InMux                        259              6188  19852  RISE       1
I__163/I                                                          CascadeMux                     0              6188  19852  RISE       1
I__163/O                                                          CascadeMux                     0              6188  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_17_6_0/in2                        LogicCell40_SEQ_MODE_0000      0              6188  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_17_6_0/carryout                   LogicCell40_SEQ_MODE_0000    231              6419  19852  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_17_6_1/carryin   LogicCell40_SEQ_MODE_0000      0              6419  19852  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_17_6_1/carryout  LogicCell40_SEQ_MODE_0000    126              6545  19852  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_17_6_2/carryin   LogicCell40_SEQ_MODE_0000      0              6545  20126  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_17_6_2/carryout  LogicCell40_SEQ_MODE_0000    126              6672  20126  RISE       2
U110_ATA.CYCLE_COUNT_3_LC_17_6_3/carryin                          LogicCell40_SEQ_MODE_1000      0              6672  20126  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_17_6_3/carryout                         LogicCell40_SEQ_MODE_1000    126              6798  20126  RISE       2
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/carryin                          LogicCell40_SEQ_MODE_1000      0              6798  20126  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/carryout                         LogicCell40_SEQ_MODE_1000    126              6924  20126  RISE       2
U110_ATA.CYCLE_COUNT_5_LC_17_6_5/carryin                          LogicCell40_SEQ_MODE_1000      0              6924  20126  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_17_6_5/carryout                         LogicCell40_SEQ_MODE_1000    126              7050  20126  RISE       2
I__143/I                                                          InMux                          0              7050  20252  RISE       1
I__143/O                                                          InMux                        259              7310  20252  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_17_6_6/in3                              LogicCell40_SEQ_MODE_1000      0              7310  20252  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_17_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout
Path End         : U110_ATA.CYCLE_COUNT_0_LC_18_6_7/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_0_LC_18_6_7/clk
Setup Constraint : 25000p
Path slack       : 20343p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27435

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       3717
-------------------------------------   ---- 
End-of-path arrival time (ps)           7092
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout           LogicCell40_SEQ_MODE_1000    540              3375  19852  RISE       3
I__173/I                                         Odrv4                          0              3375  19852  RISE       1
I__173/O                                         Odrv4                        351              3726  19852  RISE       1
I__176/I                                         LocalMux                       0              3726  19852  RISE       1
I__176/O                                         LocalMux                     330              4056  19852  RISE       1
I__179/I                                         InMux                          0              4056  19852  RISE       1
I__179/O                                         InMux                        259              4315  19852  RISE       1
I__180/I                                         CascadeMux                     0              4315  19852  RISE       1
I__180/O                                         CascadeMux                     0              4315  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/in2    LogicCell40_SEQ_MODE_0000      0              4315  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/lcout  LogicCell40_SEQ_MODE_0000    379              4694  19852  RISE       7
I__234/I                                         LocalMux                       0              4694  19852  RISE       1
I__234/O                                         LocalMux                     330              5023  19852  RISE       1
I__237/I                                         InMux                          0              5023  19852  RISE       1
I__237/O                                         InMux                        259              5283  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_7_7/in3    LogicCell40_SEQ_MODE_0000      0              5283  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_7_7/lcout  LogicCell40_SEQ_MODE_0000    316              5598  19852  RISE       2
I__160/I                                         LocalMux                       0              5598  20343  RISE       1
I__160/O                                         LocalMux                     330              5928  20343  RISE       1
I__162/I                                         InMux                          0              5928  20343  RISE       1
I__162/O                                         InMux                        259              6188  20343  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_17_6_0/in3       LogicCell40_SEQ_MODE_0000      0              6188  20343  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_17_6_0/lcout     LogicCell40_SEQ_MODE_0000    316              6503  20343  RISE       1
I__207/I                                         LocalMux                       0              6503  20343  RISE       1
I__207/O                                         LocalMux                     330              6833  20343  RISE       1
I__208/I                                         InMux                          0              6833  20343  RISE       1
I__208/O                                         InMux                        259              7092  20343  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_18_6_7/in1             LogicCell40_SEQ_MODE_1000      0              7092  20343  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_18_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout
Path End         : U110_ATA.CYCLE_COUNT_5_LC_17_6_5/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_5_LC_17_6_5/clk
Setup Constraint : 25000p
Path slack       : 20378p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       3809
-------------------------------------   ---- 
End-of-path arrival time (ps)           7184
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout                            LogicCell40_SEQ_MODE_1000    540              3375  19852  RISE       3
I__173/I                                                          Odrv4                          0              3375  19852  RISE       1
I__173/O                                                          Odrv4                        351              3726  19852  RISE       1
I__176/I                                                          LocalMux                       0              3726  19852  RISE       1
I__176/O                                                          LocalMux                     330              4056  19852  RISE       1
I__179/I                                                          InMux                          0              4056  19852  RISE       1
I__179/O                                                          InMux                        259              4315  19852  RISE       1
I__180/I                                                          CascadeMux                     0              4315  19852  RISE       1
I__180/O                                                          CascadeMux                     0              4315  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/in2                     LogicCell40_SEQ_MODE_0000      0              4315  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/lcout                   LogicCell40_SEQ_MODE_0000    379              4694  19852  RISE       7
I__234/I                                                          LocalMux                       0              4694  19852  RISE       1
I__234/O                                                          LocalMux                     330              5023  19852  RISE       1
I__237/I                                                          InMux                          0              5023  19852  RISE       1
I__237/O                                                          InMux                        259              5283  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_7_7/in3                     LogicCell40_SEQ_MODE_0000      0              5283  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_7_7/lcout                   LogicCell40_SEQ_MODE_0000    316              5598  19852  RISE       2
I__159/I                                                          LocalMux                       0              5598  19852  RISE       1
I__159/O                                                          LocalMux                     330              5928  19852  RISE       1
I__161/I                                                          InMux                          0              5928  19852  RISE       1
I__161/O                                                          InMux                        259              6188  19852  RISE       1
I__163/I                                                          CascadeMux                     0              6188  19852  RISE       1
I__163/O                                                          CascadeMux                     0              6188  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_17_6_0/in2                        LogicCell40_SEQ_MODE_0000      0              6188  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_17_6_0/carryout                   LogicCell40_SEQ_MODE_0000    231              6419  19852  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_17_6_1/carryin   LogicCell40_SEQ_MODE_0000      0              6419  19852  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_17_6_1/carryout  LogicCell40_SEQ_MODE_0000    126              6545  19852  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_17_6_2/carryin   LogicCell40_SEQ_MODE_0000      0              6545  20126  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_17_6_2/carryout  LogicCell40_SEQ_MODE_0000    126              6672  20126  RISE       2
U110_ATA.CYCLE_COUNT_3_LC_17_6_3/carryin                          LogicCell40_SEQ_MODE_1000      0              6672  20126  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_17_6_3/carryout                         LogicCell40_SEQ_MODE_1000    126              6798  20126  RISE       2
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/carryin                          LogicCell40_SEQ_MODE_1000      0              6798  20126  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/carryout                         LogicCell40_SEQ_MODE_1000    126              6924  20126  RISE       2
I__144/I                                                          InMux                          0              6924  20378  RISE       1
I__144/O                                                          InMux                        259              7184  20378  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_17_6_5/in3                              LogicCell40_SEQ_MODE_1000      0              7184  20378  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_17_6_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout
Path End         : U110_ATA.CYCLE_COUNT_4_LC_17_6_4/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_4_LC_17_6_4/clk
Setup Constraint : 25000p
Path slack       : 20505p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       3682
-------------------------------------   ---- 
End-of-path arrival time (ps)           7057
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout                            LogicCell40_SEQ_MODE_1000    540              3375  19852  RISE       3
I__173/I                                                          Odrv4                          0              3375  19852  RISE       1
I__173/O                                                          Odrv4                        351              3726  19852  RISE       1
I__176/I                                                          LocalMux                       0              3726  19852  RISE       1
I__176/O                                                          LocalMux                     330              4056  19852  RISE       1
I__179/I                                                          InMux                          0              4056  19852  RISE       1
I__179/O                                                          InMux                        259              4315  19852  RISE       1
I__180/I                                                          CascadeMux                     0              4315  19852  RISE       1
I__180/O                                                          CascadeMux                     0              4315  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/in2                     LogicCell40_SEQ_MODE_0000      0              4315  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/lcout                   LogicCell40_SEQ_MODE_0000    379              4694  19852  RISE       7
I__234/I                                                          LocalMux                       0              4694  19852  RISE       1
I__234/O                                                          LocalMux                     330              5023  19852  RISE       1
I__237/I                                                          InMux                          0              5023  19852  RISE       1
I__237/O                                                          InMux                        259              5283  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_7_7/in3                     LogicCell40_SEQ_MODE_0000      0              5283  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_7_7/lcout                   LogicCell40_SEQ_MODE_0000    316              5598  19852  RISE       2
I__159/I                                                          LocalMux                       0              5598  19852  RISE       1
I__159/O                                                          LocalMux                     330              5928  19852  RISE       1
I__161/I                                                          InMux                          0              5928  19852  RISE       1
I__161/O                                                          InMux                        259              6188  19852  RISE       1
I__163/I                                                          CascadeMux                     0              6188  19852  RISE       1
I__163/O                                                          CascadeMux                     0              6188  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_17_6_0/in2                        LogicCell40_SEQ_MODE_0000      0              6188  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_17_6_0/carryout                   LogicCell40_SEQ_MODE_0000    231              6419  19852  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_17_6_1/carryin   LogicCell40_SEQ_MODE_0000      0              6419  19852  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_17_6_1/carryout  LogicCell40_SEQ_MODE_0000    126              6545  19852  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_17_6_2/carryin   LogicCell40_SEQ_MODE_0000      0              6545  20126  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_17_6_2/carryout  LogicCell40_SEQ_MODE_0000    126              6672  20126  RISE       2
U110_ATA.CYCLE_COUNT_3_LC_17_6_3/carryin                          LogicCell40_SEQ_MODE_1000      0              6672  20126  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_17_6_3/carryout                         LogicCell40_SEQ_MODE_1000    126              6798  20126  RISE       2
I__145/I                                                          InMux                          0              6798  20504  RISE       1
I__145/O                                                          InMux                        259              7057  20504  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/in3                              LogicCell40_SEQ_MODE_1000      0              7057  20504  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout
Path End         : U110_ATA.CYCLE_COUNT_3_LC_17_6_3/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_3_LC_17_6_3/clk
Setup Constraint : 25000p
Path slack       : 20631p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           6931
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout                            LogicCell40_SEQ_MODE_1000    540              3375  19852  RISE       3
I__173/I                                                          Odrv4                          0              3375  19852  RISE       1
I__173/O                                                          Odrv4                        351              3726  19852  RISE       1
I__176/I                                                          LocalMux                       0              3726  19852  RISE       1
I__176/O                                                          LocalMux                     330              4056  19852  RISE       1
I__179/I                                                          InMux                          0              4056  19852  RISE       1
I__179/O                                                          InMux                        259              4315  19852  RISE       1
I__180/I                                                          CascadeMux                     0              4315  19852  RISE       1
I__180/O                                                          CascadeMux                     0              4315  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/in2                     LogicCell40_SEQ_MODE_0000      0              4315  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/lcout                   LogicCell40_SEQ_MODE_0000    379              4694  19852  RISE       7
I__234/I                                                          LocalMux                       0              4694  19852  RISE       1
I__234/O                                                          LocalMux                     330              5023  19852  RISE       1
I__237/I                                                          InMux                          0              5023  19852  RISE       1
I__237/O                                                          InMux                        259              5283  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_7_7/in3                     LogicCell40_SEQ_MODE_0000      0              5283  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_1_LC_17_7_7/lcout                   LogicCell40_SEQ_MODE_0000    316              5598  19852  RISE       2
I__159/I                                                          LocalMux                       0              5598  19852  RISE       1
I__159/O                                                          LocalMux                     330              5928  19852  RISE       1
I__161/I                                                          InMux                          0              5928  19852  RISE       1
I__161/O                                                          InMux                        259              6188  19852  RISE       1
I__163/I                                                          CascadeMux                     0              6188  19852  RISE       1
I__163/O                                                          CascadeMux                     0              6188  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_17_6_0/in2                        LogicCell40_SEQ_MODE_0000      0              6188  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_17_6_0/carryout                   LogicCell40_SEQ_MODE_0000    231              6419  19852  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_17_6_1/carryin   LogicCell40_SEQ_MODE_0000      0              6419  19852  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_17_6_1/carryout  LogicCell40_SEQ_MODE_0000    126              6545  19852  RISE       2
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_17_6_2/carryin   LogicCell40_SEQ_MODE_0000      0              6545  20126  RISE       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_17_6_2/carryout  LogicCell40_SEQ_MODE_0000    126              6672  20126  RISE       2
I__146/I                                                          InMux                          0              6672  20631  RISE       1
I__146/O                                                          InMux                        259              6931  20631  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_17_6_3/in3                              LogicCell40_SEQ_MODE_1000      0              6931  20631  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_17_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout
Path End         : U110_ATA.CYCLE_COUNT_1_LC_17_7_0/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_1_LC_17_7_0/clk
Setup Constraint : 25000p
Path slack       : 20736p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           27365

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       3254
-------------------------------------   ---- 
End-of-path arrival time (ps)           6629
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout           LogicCell40_SEQ_MODE_1000    540              3375  19852  RISE       3
I__173/I                                         Odrv4                          0              3375  19852  RISE       1
I__173/O                                         Odrv4                        351              3726  19852  RISE       1
I__176/I                                         LocalMux                       0              3726  19852  RISE       1
I__176/O                                         LocalMux                     330              4056  19852  RISE       1
I__179/I                                         InMux                          0              4056  19852  RISE       1
I__179/O                                         InMux                        259              4315  19852  RISE       1
I__180/I                                         CascadeMux                     0              4315  19852  RISE       1
I__180/O                                         CascadeMux                     0              4315  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/in2    LogicCell40_SEQ_MODE_0000      0              4315  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/lcout  LogicCell40_SEQ_MODE_0000    379              4694  19852  RISE       7
I__235/I                                         LocalMux                       0              4694  20736  RISE       1
I__235/O                                         LocalMux                     330              5023  20736  RISE       1
I__238/I                                         InMux                          0              5023  20736  RISE       1
I__238/O                                         InMux                        259              5283  20736  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_18_7_6/in1    LogicCell40_SEQ_MODE_0000      0              5283  20736  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_18_7_6/ltout  LogicCell40_SEQ_MODE_0000    379              5662  20736  FALL       1
I__225/I                                         CascadeMux                     0              5662  20736  FALL       1
I__225/O                                         CascadeMux                     0              5662  20736  FALL       1
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_18_7_7/in2    LogicCell40_SEQ_MODE_0000      0              5662  20736  FALL       1
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_18_7_7/lcout  LogicCell40_SEQ_MODE_0000    379              6040  20736  RISE       2
I__216/I                                         LocalMux                       0              6040  20736  RISE       1
I__216/O                                         LocalMux                     330              6370  20736  RISE       1
I__218/I                                         InMux                          0              6370  20736  RISE       1
I__218/O                                         InMux                        259              6629  20736  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_17_7_0/in0             LogicCell40_SEQ_MODE_1000      0              6629  20736  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__302/I                                            ClkMux                         0              2527  RISE       1
I__302/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_17_7_0/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout
Path End         : U110_ATA.CYCLE_COUNT_2_LC_18_6_4/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_2_LC_18_6_4/clk
Setup Constraint : 25000p
Path slack       : 20806p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27435

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       3254
-------------------------------------   ---- 
End-of-path arrival time (ps)           6629
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout           LogicCell40_SEQ_MODE_1000    540              3375  19852  RISE       3
I__173/I                                         Odrv4                          0              3375  19852  RISE       1
I__173/O                                         Odrv4                        351              3726  19852  RISE       1
I__176/I                                         LocalMux                       0              3726  19852  RISE       1
I__176/O                                         LocalMux                     330              4056  19852  RISE       1
I__179/I                                         InMux                          0              4056  19852  RISE       1
I__179/O                                         InMux                        259              4315  19852  RISE       1
I__180/I                                         CascadeMux                     0              4315  19852  RISE       1
I__180/O                                         CascadeMux                     0              4315  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/in2    LogicCell40_SEQ_MODE_0000      0              4315  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/lcout  LogicCell40_SEQ_MODE_0000    379              4694  19852  RISE       7
I__235/I                                         LocalMux                       0              4694  20736  RISE       1
I__235/O                                         LocalMux                     330              5023  20736  RISE       1
I__238/I                                         InMux                          0              5023  20736  RISE       1
I__238/O                                         InMux                        259              5283  20736  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_18_7_6/in1    LogicCell40_SEQ_MODE_0000      0              5283  20736  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_18_7_6/ltout  LogicCell40_SEQ_MODE_0000    379              5662  20736  FALL       1
I__225/I                                         CascadeMux                     0              5662  20736  FALL       1
I__225/O                                         CascadeMux                     0              5662  20736  FALL       1
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_18_7_7/in2    LogicCell40_SEQ_MODE_0000      0              5662  20736  FALL       1
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_18_7_7/lcout  LogicCell40_SEQ_MODE_0000    379              6040  20736  RISE       2
I__217/I                                         LocalMux                       0              6040  20806  RISE       1
I__217/O                                         LocalMux                     330              6370  20806  RISE       1
I__219/I                                         InMux                          0              6370  20806  RISE       1
I__219/O                                         InMux                        259              6629  20806  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/in1             LogicCell40_SEQ_MODE_1000      0              6629  20806  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout
Path End         : U110_ATA.ATA_TACK_LC_18_6_2/in2
Capture Clock    : U110_ATA.ATA_TACK_LC_18_6_2/clk
Setup Constraint : 25000p
Path slack       : 20925p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           27463

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       3163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6538
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout           LogicCell40_SEQ_MODE_1000    540              3375  19852  RISE       3
I__173/I                                         Odrv4                          0              3375  19852  RISE       1
I__173/O                                         Odrv4                        351              3726  19852  RISE       1
I__176/I                                         LocalMux                       0              3726  19852  RISE       1
I__176/O                                         LocalMux                     330              4056  19852  RISE       1
I__179/I                                         InMux                          0              4056  19852  RISE       1
I__179/O                                         InMux                        259              4315  19852  RISE       1
I__180/I                                         CascadeMux                     0              4315  19852  RISE       1
I__180/O                                         CascadeMux                     0              4315  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/in2    LogicCell40_SEQ_MODE_0000      0              4315  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/lcout  LogicCell40_SEQ_MODE_0000    379              4694  19852  RISE       7
I__235/I                                         LocalMux                       0              4694  20736  RISE       1
I__235/O                                         LocalMux                     330              5023  20736  RISE       1
I__238/I                                         InMux                          0              5023  20736  RISE       1
I__238/O                                         InMux                        259              5283  20736  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_18_7_6/in1    LogicCell40_SEQ_MODE_0000      0              5283  20736  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_18_7_6/lcout  LogicCell40_SEQ_MODE_0000    400              5683  20925  RISE       2
I__244/I                                         LocalMux                       0              5683  20925  RISE       1
I__244/O                                         LocalMux                     330              6012  20925  RISE       1
I__245/I                                         InMux                          0              6012  20925  RISE       1
I__245/O                                         InMux                        259              6272  20925  RISE       1
U110_ATA.ATA_TACK_RNO_1_LC_18_6_1/in3            LogicCell40_SEQ_MODE_0000      0              6272  20925  RISE       1
U110_ATA.ATA_TACK_RNO_1_LC_18_6_1/ltout          LogicCell40_SEQ_MODE_0000    267              6538  20925  RISE       1
I__213/I                                         CascadeMux                     0              6538  20925  RISE       1
I__213/O                                         CascadeMux                     0              6538  20925  RISE       1
U110_ATA.ATA_TACK_LC_18_6_2/in2                  LogicCell40_SEQ_MODE_1000      0              6538  20925  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_2/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout
Path End         : U110_ATA.RW_EN_LC_18_7_3/in1
Capture Clock    : U110_ATA.RW_EN_LC_18_7_3/clk
Setup Constraint : 25000p
Path slack       : 21163p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27435

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       2897
-------------------------------------   ---- 
End-of-path arrival time (ps)           6272
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout             LogicCell40_SEQ_MODE_1000    540              3375  19852  RISE       3
I__173/I                                           Odrv4                          0              3375  19852  RISE       1
I__173/O                                           Odrv4                        351              3726  19852  RISE       1
I__176/I                                           LocalMux                       0              3726  19852  RISE       1
I__176/O                                           LocalMux                     330              4056  19852  RISE       1
I__179/I                                           InMux                          0              4056  19852  RISE       1
I__179/O                                           InMux                        259              4315  19852  RISE       1
I__180/I                                           CascadeMux                     0              4315  19852  RISE       1
I__180/O                                           CascadeMux                     0              4315  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/in2      LogicCell40_SEQ_MODE_0000      0              4315  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/lcout    LogicCell40_SEQ_MODE_0000    379              4694  19852  RISE       7
I__235/I                                           LocalMux                       0              4694  20736  RISE       1
I__235/O                                           LocalMux                     330              5023  20736  RISE       1
I__239/I                                           InMux                          0              5023  21164  RISE       1
I__239/O                                           InMux                        259              5283  21164  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_0_3_LC_18_7_0/in1    LogicCell40_SEQ_MODE_0000      0              5283  21164  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_0_3_LC_18_7_0/lcout  LogicCell40_SEQ_MODE_0000    400              5683  21164  RISE       1
I__311/I                                           LocalMux                       0              5683  21164  RISE       1
I__311/O                                           LocalMux                     330              6012  21164  RISE       1
I__312/I                                           InMux                          0              6012  21164  RISE       1
I__312/O                                           InMux                        259              6272  21164  RISE       1
U110_ATA.RW_EN_LC_18_7_3/in1                       LogicCell40_SEQ_MODE_1000      0              6272  21164  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__305/I                                            ClkMux                         0              2527  RISE       1
I__305/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.RW_EN_LC_18_7_3/clk                        LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_0_LC_18_6_7/lcout
Path End         : U110_ATA.ATA_CYCLE_LC_18_7_2/in3
Capture Clock    : U110_ATA.ATA_CYCLE_LC_18_7_2/clk
Setup Constraint : 25000p
Path slack       : 21290p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       2897
-------------------------------------   ---- 
End-of-path arrival time (ps)           6272
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_18_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_0_LC_18_6_7/lcout           LogicCell40_SEQ_MODE_1000    540              3375  20413  RISE       6
I__276/I                                         Odrv4                          0              3375  20413  RISE       1
I__276/O                                         Odrv4                        351              3726  20413  RISE       1
I__281/I                                         LocalMux                       0              3726  20413  RISE       1
I__281/O                                         LocalMux                     330              4056  20413  RISE       1
I__287/I                                         InMux                          0              4056  20413  RISE       1
I__287/O                                         InMux                        259              4315  20413  RISE       1
I__288/I                                         CascadeMux                     0              4315  20413  RISE       1
I__288/O                                         CascadeMux                     0              4315  20413  RISE       1
U110_ATA.CYCLE_COUNT_RNIE7KJ1_1_LC_17_7_6/in2    LogicCell40_SEQ_MODE_0000      0              4315  20413  RISE       1
U110_ATA.CYCLE_COUNT_RNIE7KJ1_1_LC_17_7_6/lcout  LogicCell40_SEQ_MODE_0000    379              4694  21178  RISE       3
I__220/I                                         LocalMux                       0              4694  21290  RISE       1
I__220/O                                         LocalMux                     330              5023  21290  RISE       1
I__222/I                                         InMux                          0              5023  21290  RISE       1
I__222/O                                         InMux                        259              5283  21290  RISE       1
U110_ATA.ATA_START_RNIEVJR3_LC_18_6_6/in1        LogicCell40_SEQ_MODE_0000      0              5283  21290  RISE       1
U110_ATA.ATA_START_RNIEVJR3_LC_18_6_6/lcout      LogicCell40_SEQ_MODE_0000    400              5683  21290  RISE       1
I__202/I                                         LocalMux                       0              5683  21290  RISE       1
I__202/O                                         LocalMux                     330              6012  21290  RISE       1
I__203/I                                         InMux                          0              6012  21290  RISE       1
I__203/O                                         InMux                        259              6272  21290  RISE       1
U110_ATA.ATA_CYCLE_LC_18_7_2/in3                 LogicCell40_SEQ_MODE_1000      0              6272  21290  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__305/I                                            ClkMux                         0              2527  RISE       1
I__305/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_18_7_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout
Path End         : U110_ATA.CYCLE_COUNT_0_LC_18_6_7/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_0_LC_18_6_7/clk
Setup Constraint : 25000p
Path slack       : 21290p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       2897
-------------------------------------   ---- 
End-of-path arrival time (ps)           6272
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout           LogicCell40_SEQ_MODE_1000    540              3375  19852  RISE       3
I__173/I                                         Odrv4                          0              3375  19852  RISE       1
I__173/O                                         Odrv4                        351              3726  19852  RISE       1
I__176/I                                         LocalMux                       0              3726  19852  RISE       1
I__176/O                                         LocalMux                     330              4056  19852  RISE       1
I__179/I                                         InMux                          0              4056  19852  RISE       1
I__179/O                                         InMux                        259              4315  19852  RISE       1
I__180/I                                         CascadeMux                     0              4315  19852  RISE       1
I__180/O                                         CascadeMux                     0              4315  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/in2    LogicCell40_SEQ_MODE_0000      0              4315  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/lcout  LogicCell40_SEQ_MODE_0000    379              4694  19852  RISE       7
I__235/I                                         LocalMux                       0              4694  20736  RISE       1
I__235/O                                         LocalMux                     330              5023  20736  RISE       1
I__238/I                                         InMux                          0              5023  20736  RISE       1
I__238/O                                         InMux                        259              5283  20736  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_18_7_6/in1    LogicCell40_SEQ_MODE_0000      0              5283  20736  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_18_7_6/lcout  LogicCell40_SEQ_MODE_0000    400              5683  20925  RISE       2
I__244/I                                         LocalMux                       0              5683  20925  RISE       1
I__244/O                                         LocalMux                     330              6012  20925  RISE       1
I__246/I                                         InMux                          0              6012  21290  RISE       1
I__246/O                                         InMux                        259              6272  21290  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_18_6_7/in3             LogicCell40_SEQ_MODE_1000      0              6272  21290  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_18_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout
Path End         : U110_ATA.ATA_CYCLE_LC_18_7_2/in2
Capture Clock    : U110_ATA.ATA_CYCLE_LC_18_7_2/clk
Setup Constraint : 25000p
Path slack       : 21493p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           27463

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       2595
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout             LogicCell40_SEQ_MODE_1000    540              3375  19852  RISE       3
I__173/I                                           Odrv4                          0              3375  19852  RISE       1
I__173/O                                           Odrv4                        351              3726  19852  RISE       1
I__176/I                                           LocalMux                       0              3726  19852  RISE       1
I__176/O                                           LocalMux                     330              4056  19852  RISE       1
I__179/I                                           InMux                          0              4056  19852  RISE       1
I__179/O                                           InMux                        259              4315  19852  RISE       1
I__180/I                                           CascadeMux                     0              4315  19852  RISE       1
I__180/O                                           CascadeMux                     0              4315  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/in2      LogicCell40_SEQ_MODE_0000      0              4315  19852  RISE       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/lcout    LogicCell40_SEQ_MODE_0000    379              4694  19852  RISE       7
I__235/I                                           LocalMux                       0              4694  20736  RISE       1
I__235/O                                           LocalMux                     330              5023  20736  RISE       1
I__239/I                                           InMux                          0              5023  21164  RISE       1
I__239/O                                           InMux                        259              5283  21164  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_0_3_LC_18_7_0/in1    LogicCell40_SEQ_MODE_0000      0              5283  21164  RISE       1
U110_ATA.CYCLE_COUNT_RNICV873_0_3_LC_18_7_0/ltout  LogicCell40_SEQ_MODE_0000    379              5662  21493  FALL       1
I__205/I                                           CascadeMux                     0              5662  21493  FALL       1
I__205/O                                           CascadeMux                     0              5662  21493  FALL       1
U110_ATA.ATA_CYCLE_RNO_0_LC_18_7_1/in2             LogicCell40_SEQ_MODE_0000      0              5662  21493  FALL       1
U110_ATA.ATA_CYCLE_RNO_0_LC_18_7_1/ltout           LogicCell40_SEQ_MODE_0000    309              5970  21493  RISE       1
I__204/I                                           CascadeMux                     0              5970  21493  RISE       1
I__204/O                                           CascadeMux                     0              5970  21493  RISE       1
U110_ATA.ATA_CYCLE_LC_18_7_2/in2                   LogicCell40_SEQ_MODE_1000      0              5970  21493  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__305/I                                            ClkMux                         0              2527  RISE       1
I__305/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_18_7_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_0_LC_18_6_7/lcout
Path End         : U110_ATA.CYCLE_COUNT_0_LC_18_6_7/in2
Capture Clock    : U110_ATA.CYCLE_COUNT_0_LC_18_6_7/clk
Setup Constraint : 25000p
Path slack       : 21851p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)           27513

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       2287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5662
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_18_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_0_LC_18_6_7/lcout           LogicCell40_SEQ_MODE_1000    540              3375  20413  RISE       6
I__276/I                                         Odrv4                          0              3375  20413  RISE       1
I__276/O                                         Odrv4                        351              3726  20413  RISE       1
I__281/I                                         LocalMux                       0              3726  20413  RISE       1
I__281/O                                         LocalMux                     330              4056  20413  RISE       1
I__287/I                                         InMux                          0              4056  20413  RISE       1
I__287/O                                         InMux                        259              4315  20413  RISE       1
I__288/I                                         CascadeMux                     0              4315  20413  RISE       1
I__288/O                                         CascadeMux                     0              4315  20413  RISE       1
U110_ATA.CYCLE_COUNT_RNIE7KJ1_1_LC_17_7_6/in2    LogicCell40_SEQ_MODE_0000      0              4315  20413  RISE       1
U110_ATA.CYCLE_COUNT_RNIE7KJ1_1_LC_17_7_6/lcout  LogicCell40_SEQ_MODE_0000    379              4694  21178  RISE       3
I__220/I                                         LocalMux                       0              4694  21290  RISE       1
I__220/O                                         LocalMux                     330              5023  21290  RISE       1
I__222/I                                         InMux                          0              5023  21290  RISE       1
I__222/O                                         InMux                        259              5283  21290  RISE       1
U110_ATA.ATA_START_RNIEVJR3_LC_18_6_6/in1        LogicCell40_SEQ_MODE_0000      0              5283  21290  RISE       1
U110_ATA.ATA_START_RNIEVJR3_LC_18_6_6/ltout      LogicCell40_SEQ_MODE_0000    379              5662  21851  FALL       1
I__206/I                                         CascadeMux                     0              5662  21851  FALL       1
I__206/O                                         CascadeMux                     0              5662  21851  FALL       1
U110_ATA.CYCLE_COUNT_0_LC_18_6_7/in2             LogicCell40_SEQ_MODE_1000      0              5662  21851  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_18_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_5_LC_17_6_5/lcout
Path End         : U110_ATA.RW_EN_LC_18_7_3/in3
Capture Clock    : U110_ATA.RW_EN_LC_18_7_3/clk
Setup Constraint : 25000p
Path slack       : 22244p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1943
-------------------------------------   ---- 
End-of-path arrival time (ps)           5318
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_17_6_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_5_LC_17_6_5/lcout           LogicCell40_SEQ_MODE_1000    540              3375  20182  RISE       3
I__193/I                                         LocalMux                       0              3375  20182  RISE       1
I__193/O                                         LocalMux                     330              3705  20182  RISE       1
I__196/I                                         InMux                          0              3705  21816  RISE       1
I__196/O                                         InMux                        259              3964  21816  RISE       1
U110_ATA.CYCLE_COUNT_RNIOHKJ1_5_LC_17_7_2/in0    LogicCell40_SEQ_MODE_0000      0              3964  21816  RISE       1
U110_ATA.CYCLE_COUNT_RNIOHKJ1_5_LC_17_7_2/ltout  LogicCell40_SEQ_MODE_0000    386              4350  21816  FALL       1
I__181/I                                         CascadeMux                     0              4350  21816  FALL       1
I__181/O                                         CascadeMux                     0              4350  21816  FALL       1
U110_ATA.CYCLE_COUNT_RNI1UBQ2_7_LC_17_7_3/in2    LogicCell40_SEQ_MODE_0000      0              4350  21816  FALL       1
U110_ATA.CYCLE_COUNT_RNI1UBQ2_7_LC_17_7_3/lcout  LogicCell40_SEQ_MODE_0000    379              4729  21816  RISE       2
I__308/I                                         LocalMux                       0              4729  22244  RISE       1
I__308/O                                         LocalMux                     330              5058  22244  RISE       1
I__310/I                                         InMux                          0              5058  22244  RISE       1
I__310/O                                         InMux                        259              5318  22244  RISE       1
U110_ATA.RW_EN_LC_18_7_3/in3                     LogicCell40_SEQ_MODE_1000      0              5318  22244  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__305/I                                            ClkMux                         0              2527  RISE       1
I__305/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.RW_EN_LC_18_7_3/clk                        LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_0_LC_18_6_7/lcout
Path End         : U110_ATA.ATA_TACK_LC_18_6_2/in1
Capture Clock    : U110_ATA.ATA_TACK_LC_18_6_2/clk
Setup Constraint : 25000p
Path slack       : 22433p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27435

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_18_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_0_LC_18_6_7/lcout   LogicCell40_SEQ_MODE_1000    540              3375  20413  RISE       6
I__280/I                                 LocalMux                       0              3375  22433  RISE       1
I__280/O                                 LocalMux                     330              3705  22433  RISE       1
I__285/I                                 InMux                          0              3705  22433  RISE       1
I__285/O                                 InMux                        259              3964  22433  RISE       1
U110_ATA.ATA_TACK_RNO_0_LC_18_6_5/in0    LogicCell40_SEQ_MODE_0000      0              3964  22433  RISE       1
U110_ATA.ATA_TACK_RNO_0_LC_18_6_5/lcout  LogicCell40_SEQ_MODE_0000    449              4413  22433  RISE       1
I__209/I                                 LocalMux                       0              4413  22433  RISE       1
I__209/O                                 LocalMux                     330              4743  22433  RISE       1
I__210/I                                 InMux                          0              4743  22433  RISE       1
I__210/O                                 InMux                        259              5002  22433  RISE       1
U110_ATA.ATA_TACK_LC_18_6_2/in1          LogicCell40_SEQ_MODE_1000      0              5002  22433  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_2/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_19_5_2/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/in1
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk
Setup Constraint : 25000p
Path slack       : 22482p

Capture Clock Arrival Time (CLK40:F#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27077

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4595
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_19_5_2/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_19_5_2/lcout          LogicCell40_SEQ_MODE_1000    540              3017  22181  RISE       2
I__451/I                                                     LocalMux                       0              3017  22181  RISE       1
I__451/O                                                     LocalMux                     330              3346  22181  RISE       1
I__453/I                                                     InMux                          0              3346  22181  RISE       1
I__453/O                                                     InMux                        259              3606  22181  RISE       1
U110_CYCLE_TERMINATION.TACK_COUNT_RNI1PFJ_1_LC_19_5_0/in1    LogicCell40_SEQ_MODE_0000      0              3606  22181  RISE       1
U110_CYCLE_TERMINATION.TACK_COUNT_RNI1PFJ_1_LC_19_5_0/lcout  LogicCell40_SEQ_MODE_0000    400              4006  22181  RISE       3
I__437/I                                                     LocalMux                       0              4006  22482  RISE       1
I__437/O                                                     LocalMux                     330              4335  22482  RISE       1
I__440/I                                                     InMux                          0              4335  22482  RISE       1
I__440/O                                                     InMux                        259              4595  22482  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/in1      LogicCell40_SEQ_MODE_1001      0              4595  22482  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                                 GlobalMux                      0              2168  FALL       1
I__299/O                                                 GlobalMux                     77              2245  FALL       1
I__306/I                                                 ClkMux                         0              2245  FALL       1
I__306/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_19_5_2/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/in1
Capture Clock    : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/clk
Setup Constraint : 25000p
Path slack       : 22482p

Capture Clock Arrival Time (CLK40:F#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27077

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4595
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_19_5_2/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_19_5_2/lcout          LogicCell40_SEQ_MODE_1000    540              3017  22181  RISE       2
I__451/I                                                     LocalMux                       0              3017  22181  RISE       1
I__451/O                                                     LocalMux                     330              3346  22181  RISE       1
I__453/I                                                     InMux                          0              3346  22181  RISE       1
I__453/O                                                     InMux                        259              3606  22181  RISE       1
U110_CYCLE_TERMINATION.TACK_COUNT_RNI1PFJ_1_LC_19_5_0/in1    LogicCell40_SEQ_MODE_0000      0              3606  22181  RISE       1
U110_CYCLE_TERMINATION.TACK_COUNT_RNI1PFJ_1_LC_19_5_0/lcout  LogicCell40_SEQ_MODE_0000    400              4006  22181  RISE       3
I__438/I                                                     LocalMux                       0              4006  22482  RISE       1
I__438/O                                                     LocalMux                     330              4335  22482  RISE       1
I__441/I                                                     InMux                          0              4335  22482  RISE       1
I__441/O                                                     InMux                        259              4595  22482  RISE       1
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/in1            LogicCell40_SEQ_MODE_1000      0              4595  22482  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_START_LC_17_7_4/lcout
Path End         : U110_ATA.ATA_START_LC_17_7_4/in3
Capture Clock    : U110_ATA.ATA_START_LC_17_7_4/clk
Setup Constraint : 25000p
Path slack       : 22693p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__302/I                                            ClkMux                         0              2527  RISE       1
I__302/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_START_LC_17_7_4/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_START_LC_17_7_4/lcout          LogicCell40_SEQ_MODE_1000    540              3375  21157  RISE       1
I__165/I                                    LocalMux                       0              3375  21157  RISE       1
I__165/O                                    LocalMux                     330              3705  21157  RISE       1
I__166/I                                    InMux                          0              3705  21157  RISE       1
I__166/O                                    InMux                        259              3964  21157  RISE       1
U110_ATA.ATA_START_RNI20BK_LC_17_7_5/in3    LogicCell40_SEQ_MODE_0000      0              3964  21157  RISE       1
U110_ATA.ATA_START_RNI20BK_LC_17_7_5/lcout  LogicCell40_SEQ_MODE_0000    316              4280  21157  RISE       4
I__228/I                                    LocalMux                       0              4280  22693  RISE       1
I__228/O                                    LocalMux                     330              4610  22693  RISE       1
I__231/I                                    InMux                          0              4610  22693  RISE       1
I__231/O                                    InMux                        259              4869  22693  RISE       1
U110_ATA.ATA_START_LC_17_7_4/in3            LogicCell40_SEQ_MODE_1000      0              4869  22693  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__302/I                                            ClkMux                         0              2527  RISE       1
I__302/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_START_LC_17_7_4/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_7_LC_17_6_7/lcout
Path End         : U110_ATA.CYCLE_COUNT_7_LC_17_6_7/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_7_LC_17_6_7/clk
Setup Constraint : 25000p
Path slack       : 23050p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           27365

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_7_LC_17_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_7_LC_17_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375  20266  RISE       3
I__183/I                                Odrv4                          0              3375  23050  RISE       1
I__183/O                                Odrv4                        351              3726  23050  RISE       1
I__186/I                                LocalMux                       0              3726  23050  RISE       1
I__186/O                                LocalMux                     330              4056  23050  RISE       1
I__187/I                                InMux                          0              4056  23050  RISE       1
I__187/O                                InMux                        259              4315  23050  RISE       1
U110_ATA.CYCLE_COUNT_7_LC_17_6_7/in0    LogicCell40_SEQ_MODE_1000      0              4315  23050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_7_LC_17_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_19_5_2/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/in2
Capture Clock    : U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/clk
Setup Constraint : 25000p
Path slack       : 23170p

Capture Clock Arrival Time (CLK40:F#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)           27154

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        967
-------------------------------------   ---- 
End-of-path arrival time (ps)           3984
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_19_5_2/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_19_5_2/lcout          LogicCell40_SEQ_MODE_1000    540              3017  22181  RISE       2
I__451/I                                                     LocalMux                       0              3017  22181  RISE       1
I__451/O                                                     LocalMux                     330              3346  22181  RISE       1
I__453/I                                                     InMux                          0              3346  22181  RISE       1
I__453/O                                                     InMux                        259              3606  22181  RISE       1
U110_CYCLE_TERMINATION.TACK_COUNT_RNI1PFJ_1_LC_19_5_0/in1    LogicCell40_SEQ_MODE_0000      0              3606  22181  RISE       1
U110_CYCLE_TERMINATION.TACK_COUNT_RNI1PFJ_1_LC_19_5_0/ltout  LogicCell40_SEQ_MODE_0000    379              3984  23169  FALL       1
I__215/I                                                     CascadeMux                     0              3984  23169  FALL       1
I__215/O                                                     CascadeMux                     0              3984  23169  FALL       1
U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/in2                 LogicCell40_SEQ_MODE_1000      0              3984  23169  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/in0
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk
Setup Constraint : 25000p
Path slack       : 23401p

Capture Clock Arrival Time (CLK40:F#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           27007

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3606
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/lcout           LogicCell40_SEQ_MODE_1000    540              3017  21830  RISE       5
I__444/I                                                 LocalMux                       0              3017  23401  RISE       1
I__444/O                                                 LocalMux                     330              3346  23401  RISE       1
I__448/I                                                 InMux                          0              3346  23401  RISE       1
I__448/O                                                 InMux                        259              3606  23401  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/in0  LogicCell40_SEQ_MODE_1001      0              3606  23401  RISE       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                                 GlobalMux                      0              2168  FALL       1
I__299/O                                                 GlobalMux                     77              2245  FALL       1
I__306/I                                                 ClkMux                         0              2245  FALL       1
I__306/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.RW_EN_LC_18_7_3/lcout
Path End         : U110_ATA.RW_EN_LC_18_7_3/in0
Capture Clock    : U110_ATA.RW_EN_LC_18_7_3/clk
Setup Constraint : 25000p
Path slack       : 23401p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           27365

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__305/I                                            ClkMux                         0              2527  RISE       1
I__305/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.RW_EN_LC_18_7_3/clk                        LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.RW_EN_LC_18_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              3375  23401  RISE       5
I__467/I                        LocalMux                       0              3375  23401  RISE       1
I__467/O                        LocalMux                     330              3705  23401  RISE       1
I__469/I                        InMux                          0              3705  23401  RISE       1
I__469/O                        InMux                        259              3964  23401  RISE       1
U110_ATA.RW_EN_LC_18_7_3/in0    LogicCell40_SEQ_MODE_1000      0              3964  23401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__305/I                                            ClkMux                         0              2527  RISE       1
I__305/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.RW_EN_LC_18_7_3/clk                        LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_2_LC_18_6_4/lcout
Path End         : U110_ATA.CYCLE_COUNT_2_LC_18_6_4/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_2_LC_18_6_4/clk
Setup Constraint : 25000p
Path slack       : 23401p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           27365

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375  20834  RISE       8
I__249/I                                LocalMux                       0              3375  22566  RISE       1
I__249/O                                LocalMux                     330              3705  22566  RISE       1
I__257/I                                InMux                          0              3705  23401  RISE       1
I__257/O                                InMux                        259              3964  23401  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/in0    LogicCell40_SEQ_MODE_1000      0              3964  23401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/in0
Capture Clock    : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/clk
Setup Constraint : 25000p
Path slack       : 23401p

Capture Clock Arrival Time (CLK40:F#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           27007

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3606
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/lcout     LogicCell40_SEQ_MODE_1000    540              3017  21830  RISE       5
I__445/I                                           LocalMux                       0              3017  23401  RISE       1
I__445/O                                           LocalMux                     330              3346  23401  RISE       1
I__449/I                                           InMux                          0              3346  23401  RISE       1
I__449/O                                           InMux                        259              3606  23401  RISE       1
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/in0  LogicCell40_SEQ_MODE_1000      0              3606  23401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/in1
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/clk
Setup Constraint : 25000p
Path slack       : 23471p

Capture Clock Arrival Time (CLK40:F#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27077

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3606
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__301/I                                            ClkMux                         0              2245  FALL       1
I__301/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUTC/I               INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUTC/O               INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/lcout  LogicCell40_SEQ_MODE_1000    540              3017  23471  RISE       2
I__149/I                                         LocalMux                       0              3017  23471  RISE       1
I__149/O                                         LocalMux                     330              3346  23471  RISE       1
I__151/I                                         InMux                          0              3346  23471  RISE       1
I__151/O                                         InMux                        259              3606  23471  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/in1    LogicCell40_SEQ_MODE_1000      0              3606  23471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__301/I                                            ClkMux                         0              2245  FALL       1
I__301/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUTC/I               INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUTC/O               INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_CYCLE_LC_18_7_2/lcout
Path End         : U110_ATA.ATA_CYCLE_LC_18_7_2/in1
Capture Clock    : U110_ATA.ATA_CYCLE_LC_18_7_2/clk
Setup Constraint : 25000p
Path slack       : 23471p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27435

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__305/I                                            ClkMux                         0              2527  RISE       1
I__305/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_18_7_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_CYCLE_LC_18_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375  23471  RISE       2
I__198/I                            LocalMux                       0              3375  23471  RISE       1
I__198/O                            LocalMux                     330              3705  23471  RISE       1
I__200/I                            InMux                          0              3705  23471  RISE       1
I__200/O                            InMux                        259              3964  23471  RISE       1
U110_ATA.ATA_CYCLE_LC_18_7_2/in1    LogicCell40_SEQ_MODE_1000      0              3964  23471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__305/I                                            ClkMux                         0              2527  RISE       1
I__305/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_18_7_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_6_LC_17_6_6/lcout
Path End         : U110_ATA.CYCLE_COUNT_6_LC_17_6_6/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_6_LC_17_6_6/clk
Setup Constraint : 25000p
Path slack       : 23471p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27435

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_17_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_6_LC_17_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              3375  20133  RISE       3
I__189/I                                LocalMux                       0              3375  23078  RISE       1
I__189/O                                LocalMux                     330              3705  23078  RISE       1
I__192/I                                InMux                          0              3705  23078  RISE       1
I__192/O                                InMux                        259              3964  23078  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_17_6_6/in1    LogicCell40_SEQ_MODE_1000      0              3964  23471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_17_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_3_LC_17_6_3/lcout
Path End         : U110_ATA.CYCLE_COUNT_3_LC_17_6_3/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_3_LC_17_6_3/clk
Setup Constraint : 25000p
Path slack       : 23471p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27435

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_17_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_3_LC_17_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              3375  20722  RISE       6
I__264/I                                LocalMux                       0              3375  22700  RISE       1
I__264/O                                LocalMux                     330              3705  22700  RISE       1
I__270/I                                InMux                          0              3705  22700  RISE       1
I__270/O                                InMux                        259              3964  22700  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_17_6_3/in1    LogicCell40_SEQ_MODE_1000      0              3964  23471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_17_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout
Path End         : U110_ATA.CYCLE_COUNT_4_LC_17_6_4/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_4_LC_17_6_4/clk
Setup Constraint : 25000p
Path slack       : 23471p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27435

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375  19852  RISE       3
I__175/I                                LocalMux                       0              3375  22826  RISE       1
I__175/O                                LocalMux                     330              3705  22826  RISE       1
I__178/I                                InMux                          0              3705  22826  RISE       1
I__178/O                                InMux                        259              3964  22826  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/in1    LogicCell40_SEQ_MODE_1000      0              3964  23471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_5_LC_17_6_5/lcout
Path End         : U110_ATA.CYCLE_COUNT_5_LC_17_6_5/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_5_LC_17_6_5/clk
Setup Constraint : 25000p
Path slack       : 23471p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27435

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_17_6_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_5_LC_17_6_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375  20182  RISE       3
I__194/I                                LocalMux                       0              3375  22952  RISE       1
I__194/O                                LocalMux                     330              3705  22952  RISE       1
I__197/I                                InMux                          0              3705  22952  RISE       1
I__197/O                                InMux                        259              3964  22952  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_17_6_5/in1    LogicCell40_SEQ_MODE_1000      0              3964  23471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_17_6_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_CYCLE_LC_18_7_2/lcout
Path End         : U110_ATA.ATA_START_LC_17_7_4/in1
Capture Clock    : U110_ATA.ATA_START_LC_17_7_4/clk
Setup Constraint : 25000p
Path slack       : 23471p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           27435

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__305/I                                            ClkMux                         0              2527  RISE       1
I__305/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_18_7_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_CYCLE_LC_18_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375  23471  RISE       2
I__199/I                            LocalMux                       0              3375  23471  RISE       1
I__199/O                            LocalMux                     330              3705  23471  RISE       1
I__201/I                            InMux                          0              3705  23471  RISE       1
I__201/O                            InMux                        259              3964  23471  RISE       1
U110_ATA.ATA_START_LC_17_7_4/in1    LogicCell40_SEQ_MODE_1000      0              3964  23471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__302/I                                            ClkMux                         0              2527  RISE       1
I__302/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_START_LC_17_7_4/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_19_5_2/in3
Capture Clock    : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_19_5_2/clk
Setup Constraint : 25000p
Path slack       : 23597p

Capture Clock Arrival Time (CLK40:F#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27203

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3606
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/lcout  LogicCell40_SEQ_MODE_1000    540              3017  22139  RISE       4
I__456/I                                             LocalMux                       0              3017  22139  RISE       1
I__456/O                                             LocalMux                     330              3346  22139  RISE       1
I__460/I                                             InMux                          0              3346  23597  RISE       1
I__460/O                                             InMux                        259              3606  23597  RISE       1
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_19_5_2/in3    LogicCell40_SEQ_MODE_1000      0              3606  23597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_19_5_2/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/in3
Capture Clock    : U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/clk
Setup Constraint : 25000p
Path slack       : 23597p

Capture Clock Arrival Time (CLK40:F#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27203

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3606
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/lcout  LogicCell40_SEQ_MODE_1000    540              3017  21830  RISE       5
I__445/I                                        LocalMux                       0              3017  23401  RISE       1
I__445/O                                        LocalMux                     330              3346  23401  RISE       1
I__450/I                                        InMux                          0              3346  23597  RISE       1
I__450/O                                        InMux                        259              3606  23597  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/in3    LogicCell40_SEQ_MODE_1000      0              3606  23597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/in3
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/clk
Setup Constraint : 25000p
Path slack       : 23597p

Capture Clock Arrival Time (CLK40:F#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27203

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3606
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/lcout  LogicCell40_SEQ_MODE_1000    540              3017  22139  RISE       4
I__457/I                                             LocalMux                       0              3017  23597  RISE       1
I__457/O                                             LocalMux                     330              3346  23597  RISE       1
I__461/I                                             InMux                          0              3346  23597  RISE       1
I__461/O                                             InMux                        259              3606  23597  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/in3        LogicCell40_SEQ_MODE_1000      0              3606  23597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__301/I                                            ClkMux                         0              2245  FALL       1
I__301/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUTC/I               INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUTC/O               INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_TACK_LC_18_6_2/lcout
Path End         : U110_ATA.ATA_TACK_LC_18_6_2/in3
Capture Clock    : U110_ATA.ATA_TACK_LC_18_6_2/clk
Setup Constraint : 25000p
Path slack       : 23598p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_2/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_18_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375  23597  RISE       6
I__429/I                           LocalMux                       0              3375  23597  RISE       1
I__429/O                           LocalMux                     330              3705  23597  RISE       1
I__435/I                           InMux                          0              3705  23597  RISE       1
I__435/O                           InMux                        259              3964  23597  RISE       1
U110_ATA.ATA_TACK_LC_18_6_2/in3    LogicCell40_SEQ_MODE_1000      0              3964  23597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_2/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_1_LC_17_7_0/lcout
Path End         : U110_ATA.CYCLE_COUNT_1_LC_17_7_0/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_1_LC_17_7_0/clk
Setup Constraint : 25000p
Path slack       : 23598p

Capture Clock Arrival Time (CLK40:R#2)   25000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           27562

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__302/I                                            ClkMux                         0              2527  RISE       1
I__302/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_17_7_0/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_1_LC_17_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375  20729  RISE       5
I__289/I                                LocalMux                       0              3375  20729  RISE       1
I__289/O                                LocalMux                     330              3705  20729  RISE       1
I__294/I                                InMux                          0              3705  23597  RISE       1
I__294/O                                InMux                        259              3964  23597  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_17_7_0/in3    LogicCell40_SEQ_MODE_1000      0              3964  23597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__302/I                                            ClkMux                         0              2527  RISE       1
I__302/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_17_7_0/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : A14
Path End         : CS0_SECn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10319
---------------------------------------   ----- 
End-of-path arrival time (ps)             10319
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
A14                                      U110_TOP                       0                 0   +INF  RISE       1
A14_ibuf_iopad/PACKAGEPIN:in             IO_PAD                         0                 0   +INF  RISE       1
A14_ibuf_iopad/DOUT                      IO_PAD                       510               510   +INF  RISE       1
A14_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
A14_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__524/I                                 Odrv12                         0               973   +INF  FALL       1
I__524/O                                 Odrv12                       540              1513   +INF  FALL       1
I__525/I                                 Span12Mux_h                    0              1513   +INF  FALL       1
I__525/O                                 Span12Mux_h                  540              2053   +INF  FALL       1
I__526/I                                 Span12Mux_h                    0              2053   +INF  FALL       1
I__526/O                                 Span12Mux_h                  540              2593   +INF  FALL       1
I__527/I                                 Sp12to4                        0              2593   +INF  FALL       1
I__527/O                                 Sp12to4                      449              3042   +INF  FALL       1
I__528/I                                 Span4Mux_v                     0              3042   +INF  FALL       1
I__528/O                                 Span4Mux_v                   372              3414   +INF  FALL       1
I__529/I                                 LocalMux                       0              3414   +INF  FALL       1
I__529/O                                 LocalMux                     309              3722   +INF  FALL       1
I__532/I                                 InMux                          0              3722   +INF  FALL       1
I__532/O                                 InMux                        217              3940   +INF  FALL       1
U110_ATA.un1_CS0_SECn_i_LC_24_7_6/in3    LogicCell40_SEQ_MODE_0000      0              3940   +INF  FALL       1
U110_ATA.un1_CS0_SECn_i_LC_24_7_6/lcout  LogicCell40_SEQ_MODE_0000    288              4227   +INF  FALL       1
I__316/I                                 Odrv4                          0              4227   +INF  FALL       1
I__316/O                                 Odrv4                        372              4599   +INF  FALL       1
I__317/I                                 Span4Mux_v                     0              4599   +INF  FALL       1
I__317/O                                 Span4Mux_v                   372              4971   +INF  FALL       1
I__318/I                                 Span4Mux_s3_h                  0              4971   +INF  FALL       1
I__318/O                                 Span4Mux_s3_h                231              5202   +INF  FALL       1
I__319/I                                 LocalMux                       0              5202   +INF  FALL       1
I__319/O                                 LocalMux                     309              5511   +INF  FALL       1
I__320/I                                 IoInMux                        0              5511   +INF  FALL       1
I__320/O                                 IoInMux                      217              5728   +INF  FALL       1
CS0_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0              5728   +INF  FALL       1
CS0_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237              7965   +INF  FALL       1
CS0_SECn_obuf_iopad/DIN                  IO_PAD                         0              7965   +INF  FALL       1
CS0_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                      2353             10319   +INF  FALL       1
CS0_SECn                                 U110_TOP                       0             10319   +INF  FALL       1


++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : A14
Path End         : CS0_PRIn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9834
---------------------------------------   ---- 
End-of-path arrival time (ps)             9834
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
A14                                       U110_TOP                       0                 0   +INF  FALL       1
A14_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  FALL       1
A14_ibuf_iopad/DOUT                       IO_PAD                       460               460   +INF  FALL       1
A14_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
A14_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__524/I                                  Odrv12                         0               923   +INF  FALL       1
I__524/O                                  Odrv12                       540              1463   +INF  FALL       1
I__525/I                                  Span12Mux_h                    0              1463   +INF  FALL       1
I__525/O                                  Span12Mux_h                  540              2003   +INF  FALL       1
I__526/I                                  Span12Mux_h                    0              2003   +INF  FALL       1
I__526/O                                  Span12Mux_h                  540              2543   +INF  FALL       1
I__527/I                                  Sp12to4                        0              2543   +INF  FALL       1
I__527/O                                  Sp12to4                      449              2992   +INF  FALL       1
I__528/I                                  Span4Mux_v                     0              2992   +INF  FALL       1
I__528/O                                  Span4Mux_v                   372              3364   +INF  FALL       1
I__530/I                                  LocalMux                       0              3364   +INF  FALL       1
I__530/O                                  LocalMux                     309              3672   +INF  FALL       1
I__533/I                                  InMux                          0              3672   +INF  FALL       1
I__533/O                                  InMux                        217              3890   +INF  FALL       1
U110_ATA.un1_CS0_PRIn_i_LC_24_10_2/in3    LogicCell40_SEQ_MODE_0000      0              3890   +INF  FALL       1
U110_ATA.un1_CS0_PRIn_i_LC_24_10_2/lcout  LogicCell40_SEQ_MODE_0000    288              4177   +INF  FALL       1
I__313/I                                  Odrv12                         0              4177   +INF  FALL       1
I__313/O                                  Odrv12                       540              4717   +INF  FALL       1
I__314/I                                  LocalMux                       0              4717   +INF  FALL       1
I__314/O                                  LocalMux                     309              5026   +INF  FALL       1
I__315/I                                  IoInMux                        0              5026   +INF  FALL       1
I__315/O                                  IoInMux                      217              5243   +INF  FALL       1
CS0_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0              5243   +INF  FALL       1
CS0_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237              7480   +INF  FALL       1
CS0_PRIn_obuf_iopad/DIN                   IO_PAD                         0              7480   +INF  FALL       1
CS0_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                      2353              9834   +INF  FALL       1
CS0_PRIn                                  U110_TOP                       0              9834   +INF  FALL       1


++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : A15
Path End         : DIOW_PRIn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11946
---------------------------------------   ----- 
End-of-path arrival time (ps)             11946
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
A15                                         U110_TOP                       0                 0   +INF  RISE       1
A15_ibuf_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
A15_ibuf_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
A15_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
A15_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__119/I                                    Odrv12                         0               973   +INF  FALL       1
I__119/O                                    Odrv12                       540              1513   +INF  FALL       1
I__120/I                                    LocalMux                       0              1513   +INF  FALL       1
I__120/O                                    LocalMux                     309              1822   +INF  FALL       1
I__121/I                                    InMux                          0              1822   +INF  FALL       1
I__121/O                                    InMux                        217              2039   +INF  FALL       1
U110_ATA.CS0_2_LC_1_10_3/in3                LogicCell40_SEQ_MODE_0000      0              2039   +INF  FALL       1
U110_ATA.CS0_2_LC_1_10_3/lcout              LogicCell40_SEQ_MODE_0000    288              2326   +INF  FALL       2
I__114/I                                    Odrv4                          0              2326   +INF  FALL       1
I__114/O                                    Odrv4                        372              2698   +INF  FALL       1
I__115/I                                    LocalMux                       0              2698   +INF  FALL       1
I__115/O                                    LocalMux                     309              3007   +INF  FALL       1
I__116/I                                    InMux                          0              3007   +INF  FALL       1
I__116/O                                    InMux                        217              3224   +INF  FALL       1
I__118/I                                    CascadeMux                     0              3224   +INF  FALL       1
I__118/O                                    CascadeMux                     0              3224   +INF  FALL       1
U110_ATA.CS0_LC_1_7_6/in2                   LogicCell40_SEQ_MODE_0000      0              3224   +INF  FALL       1
U110_ATA.CS0_LC_1_7_6/lcout                 LogicCell40_SEQ_MODE_0000    351              3575   +INF  FALL       4
I__548/I                                    Odrv12                         0              3575   +INF  FALL       1
I__548/O                                    Odrv12                       540              4115   +INF  FALL       1
I__549/I                                    Span12Mux_h                    0              4115   +INF  FALL       1
I__549/O                                    Span12Mux_h                  540              4655   +INF  FALL       1
I__550/I                                    Sp12to4                        0              4655   +INF  FALL       1
I__550/O                                    Sp12to4                      449              5104   +INF  FALL       1
I__551/I                                    Span4Mux_v                     0              5104   +INF  FALL       1
I__551/O                                    Span4Mux_v                   372              5476   +INF  FALL       1
I__553/I                                    LocalMux                       0              5476   +INF  FALL       1
I__553/O                                    LocalMux                     309              5784   +INF  FALL       1
I__556/I                                    InMux                          0              5784   +INF  FALL       1
I__556/O                                    InMux                        217              6002   +INF  FALL       1
U110_ATA.RW_EN_RNI88QM1_0_LC_24_11_3/in3    LogicCell40_SEQ_MODE_0000      0              6002   +INF  FALL       1
U110_ATA.RW_EN_RNI88QM1_0_LC_24_11_3/lcout  LogicCell40_SEQ_MODE_0000    288              6289   +INF  FALL       1
I__564/I                                    Odrv12                         0              6289   +INF  FALL       1
I__564/O                                    Odrv12                       540              6829   +INF  FALL       1
I__565/I                                    LocalMux                       0              6829   +INF  FALL       1
I__565/O                                    LocalMux                     309              7138   +INF  FALL       1
I__566/I                                    IoInMux                        0              7138   +INF  FALL       1
I__566/O                                    IoInMux                      217              7355   +INF  FALL       1
DIOW_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001         0              7355   +INF  FALL       1
DIOW_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001      2237              9592   +INF  FALL       1
DIOW_PRIn_obuf_iopad/DIN                    IO_PAD                         0              9592   +INF  FALL       1
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                      2353             11946   +INF  FALL       1
DIOW_PRIn                                   U110_TOP                       0             11946   +INF  FALL       1


++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : A15
Path End         : DIOR_PRIn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         12744
---------------------------------------   ----- 
End-of-path arrival time (ps)             12744
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
A15                                         U110_TOP                       0                 0   +INF  FALL       1
A15_ibuf_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  FALL       1
A15_ibuf_iopad/DOUT                         IO_PAD                       460               460   +INF  FALL       1
A15_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
A15_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__119/I                                    Odrv12                         0               923   +INF  FALL       1
I__119/O                                    Odrv12                       540              1463   +INF  FALL       1
I__120/I                                    LocalMux                       0              1463   +INF  FALL       1
I__120/O                                    LocalMux                     309              1772   +INF  FALL       1
I__121/I                                    InMux                          0              1772   +INF  FALL       1
I__121/O                                    InMux                        217              1989   +INF  FALL       1
U110_ATA.CS0_2_LC_1_10_3/in3                LogicCell40_SEQ_MODE_0000      0              1989   +INF  FALL       1
U110_ATA.CS0_2_LC_1_10_3/lcout              LogicCell40_SEQ_MODE_0000    288              2276   +INF  FALL       2
I__114/I                                    Odrv4                          0              2276   +INF  FALL       1
I__114/O                                    Odrv4                        372              2648   +INF  FALL       1
I__115/I                                    LocalMux                       0              2648   +INF  FALL       1
I__115/O                                    LocalMux                     309              2957   +INF  FALL       1
I__116/I                                    InMux                          0              2957   +INF  FALL       1
I__116/O                                    InMux                        217              3174   +INF  FALL       1
I__118/I                                    CascadeMux                     0              3174   +INF  FALL       1
I__118/O                                    CascadeMux                     0              3174   +INF  FALL       1
U110_ATA.CS0_LC_1_7_6/in2                   LogicCell40_SEQ_MODE_0000      0              3174   +INF  FALL       1
U110_ATA.CS0_LC_1_7_6/lcout                 LogicCell40_SEQ_MODE_0000    351              3525   +INF  FALL       4
I__548/I                                    Odrv12                         0              3525   +INF  FALL       1
I__548/O                                    Odrv12                       540              4065   +INF  FALL       1
I__549/I                                    Span12Mux_h                    0              4065   +INF  FALL       1
I__549/O                                    Span12Mux_h                  540              4605   +INF  FALL       1
I__550/I                                    Sp12to4                        0              4605   +INF  FALL       1
I__550/O                                    Sp12to4                      449              5054   +INF  FALL       1
I__551/I                                    Span4Mux_v                     0              5054   +INF  FALL       1
I__551/O                                    Span4Mux_v                   372              5426   +INF  FALL       1
I__554/I                                    Span4Mux_v                     0              5426   +INF  FALL       1
I__554/O                                    Span4Mux_v                   372              5797   +INF  FALL       1
I__557/I                                    LocalMux                       0              5797   +INF  FALL       1
I__557/O                                    LocalMux                     309              6106   +INF  FALL       1
I__558/I                                    InMux                          0              6106   +INF  FALL       1
I__558/O                                    InMux                        217              6323   +INF  FALL       1
U110_ATA.RW_EN_RNI88QM1_2_LC_24_12_3/in1    LogicCell40_SEQ_MODE_0000      0              6323   +INF  FALL       1
U110_ATA.RW_EN_RNI88QM1_2_LC_24_12_3/lcout  LogicCell40_SEQ_MODE_0000    379              6702   +INF  FALL       1
I__543/I                                    Odrv4                          0              6702   +INF  FALL       1
I__543/O                                    Odrv4                        372              7074   +INF  FALL       1
I__544/I                                    Span4Mux_s3_h                  0              7074   +INF  FALL       1
I__544/O                                    Span4Mux_s3_h                231              7305   +INF  FALL       1
I__545/I                                    IoSpan4Mux                     0              7305   +INF  FALL       1
I__545/O                                    IoSpan4Mux                   323              7628   +INF  FALL       1
I__546/I                                    LocalMux                       0              7628   +INF  FALL       1
I__546/O                                    LocalMux                     309              7936   +INF  FALL       1
I__547/I                                    IoInMux                        0              7936   +INF  FALL       1
I__547/O                                    IoInMux                      217              8154   +INF  FALL       1
DIOR_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001         0              8154   +INF  FALL       1
DIOR_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001      2237             10391   +INF  FALL       1
DIOR_PRIn_obuf_iopad/DIN                    IO_PAD                         0             10391   +INF  FALL       1
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                      2353             12744   +INF  FALL       1
DIOR_PRIn                                   U110_TOP                       0             12744   +INF  FALL       1


++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : A12
Path End         : CS1_PRIn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11651
---------------------------------------   ----- 
End-of-path arrival time (ps)             11651
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
A12                                       U110_TOP                       0                 0   +INF  RISE       1
A12_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  RISE       1
A12_ibuf_iopad/DOUT                       IO_PAD                       510               510   +INF  RISE       1
A12_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
A12_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__127/I                                  Odrv4                          0               973   +INF  FALL       1
I__127/O                                  Odrv4                        372              1345   +INF  FALL       1
I__128/I                                  Span4Mux_h                     0              1345   +INF  FALL       1
I__128/O                                  Span4Mux_h                   316              1660   +INF  FALL       1
I__129/I                                  Span4Mux_v                     0              1660   +INF  FALL       1
I__129/O                                  Span4Mux_v                   372              2032   +INF  FALL       1
I__130/I                                  LocalMux                       0              2032   +INF  FALL       1
I__130/O                                  LocalMux                     309              2341   +INF  FALL       1
I__131/I                                  InMux                          0              2341   +INF  FALL       1
I__131/O                                  InMux                        217              2558   +INF  FALL       1
U110_ATA.CS0_LC_1_7_6/in3                 LogicCell40_SEQ_MODE_0000      0              2558   +INF  FALL       1
U110_ATA.CS0_LC_1_7_6/lcout               LogicCell40_SEQ_MODE_0000    288              2845   +INF  FALL       4
I__548/I                                  Odrv12                         0              2845   +INF  FALL       1
I__548/O                                  Odrv12                       540              3386   +INF  FALL       1
I__549/I                                  Span12Mux_h                    0              3386   +INF  FALL       1
I__549/O                                  Span12Mux_h                  540              3926   +INF  FALL       1
I__550/I                                  Sp12to4                        0              3926   +INF  FALL       1
I__550/O                                  Sp12to4                      449              4374   +INF  FALL       1
I__551/I                                  Span4Mux_v                     0              4374   +INF  FALL       1
I__551/O                                  Span4Mux_v                   372              4746   +INF  FALL       1
I__554/I                                  Span4Mux_v                     0              4746   +INF  FALL       1
I__554/O                                  Span4Mux_v                   372              5118   +INF  FALL       1
I__557/I                                  LocalMux                       0              5118   +INF  FALL       1
I__557/O                                  LocalMux                     309              5426   +INF  FALL       1
I__559/I                                  InMux                          0              5426   +INF  FALL       1
I__559/O                                  InMux                        217              5644   +INF  FALL       1
U110_ATA.un1_CS1_PRIn_i_LC_24_12_1/in3    LogicCell40_SEQ_MODE_0000      0              5644   +INF  FALL       1
U110_ATA.un1_CS1_PRIn_i_LC_24_12_1/lcout  LogicCell40_SEQ_MODE_0000    288              5931   +INF  FALL       1
I__560/I                                  Odrv4                          0              5931   +INF  FALL       1
I__560/O                                  Odrv4                        372              6303   +INF  FALL       1
I__561/I                                  Span4Mux_s3_h                  0              6303   +INF  FALL       1
I__561/O                                  Span4Mux_s3_h                231              6535   +INF  FALL       1
I__562/I                                  LocalMux                       0              6535   +INF  FALL       1
I__562/O                                  LocalMux                     309              6843   +INF  FALL       1
I__563/I                                  IoInMux                        0              6843   +INF  FALL       1
I__563/O                                  IoInMux                      217              7061   +INF  FALL       1
CS1_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0              7061   +INF  FALL       1
CS1_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237              9298   +INF  FALL       1
CS1_PRIn_obuf_iopad/DIN                   IO_PAD                         0              9298   +INF  FALL       1
CS1_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                      2353             11651   +INF  FALL       1
CS1_PRIn                                  U110_TOP                       0             11651   +INF  FALL       1


++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : A12
Path End         : DIOR_SECn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         12387
---------------------------------------   ----- 
End-of-path arrival time (ps)             12387
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
A12                                         U110_TOP                       0                 0   +INF  FALL       1
A12_ibuf_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  FALL       1
A12_ibuf_iopad/DOUT                         IO_PAD                       460               460   +INF  FALL       1
A12_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
A12_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__127/I                                    Odrv4                          0               923   +INF  FALL       1
I__127/O                                    Odrv4                        372              1295   +INF  FALL       1
I__128/I                                    Span4Mux_h                     0              1295   +INF  FALL       1
I__128/O                                    Span4Mux_h                   316              1610   +INF  FALL       1
I__129/I                                    Span4Mux_v                     0              1610   +INF  FALL       1
I__129/O                                    Span4Mux_v                   372              1982   +INF  FALL       1
I__130/I                                    LocalMux                       0              1982   +INF  FALL       1
I__130/O                                    LocalMux                     309              2291   +INF  FALL       1
I__132/I                                    InMux                          0              2291   +INF  FALL       1
I__132/O                                    InMux                        217              2508   +INF  FALL       1
I__133/I                                    CascadeMux                     0              2508   +INF  FALL       1
I__133/O                                    CascadeMux                     0              2508   +INF  FALL       1
U110_ATA.CS1_LC_1_7_3/in2                   LogicCell40_SEQ_MODE_0000      0              2508   +INF  FALL       1
U110_ATA.CS1_LC_1_7_3/lcout                 LogicCell40_SEQ_MODE_0000    351              2859   +INF  FALL       4
I__505/I                                    Odrv12                         0              2859   +INF  FALL       1
I__505/O                                    Odrv12                       540              3399   +INF  FALL       1
I__506/I                                    Span12Mux_h                    0              3399   +INF  FALL       1
I__506/O                                    Span12Mux_h                  540              3939   +INF  FALL       1
I__508/I                                    Sp12to4                        0              3939   +INF  FALL       1
I__508/O                                    Sp12to4                      449              4388   +INF  FALL       1
I__510/I                                    Span4Mux_v                     0              4388   +INF  FALL       1
I__510/O                                    Span4Mux_v                   372              4759   +INF  FALL       1
I__512/I                                    Span4Mux_h                     0              4759   +INF  FALL       1
I__512/O                                    Span4Mux_h                   316              5075   +INF  FALL       1
I__513/I                                    Span4Mux_v                     0              5075   +INF  FALL       1
I__513/O                                    Span4Mux_v                   372              5447   +INF  FALL       1
I__514/I                                    LocalMux                       0              5447   +INF  FALL       1
I__514/O                                    LocalMux                     309              5755   +INF  FALL       1
I__515/I                                    InMux                          0              5755   +INF  FALL       1
I__515/O                                    InMux                        217              5973   +INF  FALL       1
U110_ATA.RW_EN_RNI88QM1_1_LC_24_13_7/in0    LogicCell40_SEQ_MODE_0000      0              5973   +INF  FALL       1
U110_ATA.RW_EN_RNI88QM1_1_LC_24_13_7/lcout  LogicCell40_SEQ_MODE_0000    386              6358   +INF  FALL       1
I__462/I                                    Odrv4                          0              6358   +INF  FALL       1
I__462/O                                    Odrv4                        372              6730   +INF  FALL       1
I__463/I                                    Span4Mux_v                     0              6730   +INF  FALL       1
I__463/O                                    Span4Mux_v                   372              7102   +INF  FALL       1
I__464/I                                    Span4Mux_s1_h                  0              7102   +INF  FALL       1
I__464/O                                    Span4Mux_s1_h                168              7270   +INF  FALL       1
I__465/I                                    LocalMux                       0              7270   +INF  FALL       1
I__465/O                                    LocalMux                     309              7579   +INF  FALL       1
I__466/I                                    IoInMux                        0              7579   +INF  FALL       1
I__466/O                                    IoInMux                      217              7796   +INF  FALL       1
DIOR_SECn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001         0              7796   +INF  FALL       1
DIOR_SECn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001      2237             10033   +INF  FALL       1
DIOR_SECn_obuf_iopad/DIN                    IO_PAD                         0             10033   +INF  FALL       1
DIOR_SECn_obuf_iopad/PACKAGEPIN:out         IO_PAD                      2353             12387   +INF  FALL       1
DIOR_SECn                                   U110_TOP                       0             12387   +INF  FALL       1


++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : IDEHRENn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9659
---------------------------------------   ---- 
End-of-path arrival time (ps)             9659
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                       U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                       IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__362/I                                     Odrv12                         0               973   +INF  FALL       1
I__362/O                                     Odrv12                       540              1513   +INF  FALL       1
I__363/I                                     Span12Mux_h                    0              1513   +INF  FALL       1
I__363/O                                     Span12Mux_h                  540              2053   +INF  FALL       1
I__366/I                                     Sp12to4                        0              2053   +INF  FALL       1
I__366/O                                     Sp12to4                      449              2502   +INF  FALL       1
I__371/I                                     Span4Mux_v                     0              2502   +INF  FALL       1
I__371/O                                     Span4Mux_v                   372              2874   +INF  FALL       1
I__378/I                                     Span4Mux_h                     0              2874   +INF  FALL       1
I__378/O                                     Span4Mux_h                   316              3189   +INF  FALL       1
I__385/I                                     LocalMux                       0              3189   +INF  FALL       1
I__385/O                                     LocalMux                     309              3498   +INF  FALL       1
I__391/I                                     InMux                          0              3498   +INF  FALL       1
I__391/O                                     InMux                        217              3715   +INF  FALL       1
U110_BUFFERS.un1_IDEHRENn_i_LC_20_9_7/in3    LogicCell40_SEQ_MODE_0000      0              3715   +INF  FALL       1
U110_BUFFERS.un1_IDEHRENn_i_LC_20_9_7/lcout  LogicCell40_SEQ_MODE_0000    288              4003   +INF  FALL       1
I__396/I                                     Odrv12                         0              4003   +INF  FALL       1
I__396/O                                     Odrv12                       540              4543   +INF  FALL       1
I__397/I                                     LocalMux                       0              4543   +INF  FALL       1
I__397/O                                     LocalMux                     309              4851   +INF  FALL       1
I__398/I                                     IoInMux                        0              4851   +INF  FALL       1
I__398/O                                     IoInMux                      217              5069   +INF  FALL       1
IDEHRENn_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0              5069   +INF  FALL       1
IDEHRENn_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001      2237              7306   +INF  FALL       1
IDEHRENn_obuf_iopad/DIN                      IO_PAD                         0              7306   +INF  FALL       1
IDEHRENn_obuf_iopad/PACKAGEPIN:out           IO_PAD                      2353              9659   +INF  FALL       1
IDEHRENn                                     U110_TOP                       0              9659   +INF  FALL       1


++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_3_LC_17_6_3/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_3_LC_17_6_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3764
---------------------------------------   ---- 
End-of-path arrival time (ps)             3764
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__362/I                              Odrv12                         0               973   +INF  FALL       1
I__362/O                              Odrv12                       540              1513   +INF  FALL       1
I__363/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__363/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__364/I                              LocalMux                       0              2053   +INF  FALL       1
I__364/O                              LocalMux                     309              2362   +INF  FALL       1
I__369/I                              InMux                          0              2362   +INF  FALL       1
I__369/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/in3     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/lcout   LogicCell40_SEQ_MODE_0000    288              2867   +INF  FALL      10
I__399/I                              Odrv4                          0              2867   +INF  FALL       1
I__399/O                              Odrv4                        372              3238   +INF  FALL       1
I__403/I                              LocalMux                       0              3238   +INF  FALL       1
I__403/O                              LocalMux                     309              3547   +INF  FALL       1
I__410/I                              InMux                          0              3547   +INF  FALL       1
I__410/O                              InMux                        217              3764   +INF  FALL       1
U110_ATA.CYCLE_COUNT_3_LC_17_6_3/in0  LogicCell40_SEQ_MODE_1000      0              3764   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_17_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/sr
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -140
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4276
---------------------------------------   ---- 
End-of-path arrival time (ps)             4276
 
Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                                  U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in                         IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                                  IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN                                 PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                                  PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__362/I                                                Odrv12                         0               973   +INF  FALL       1
I__362/O                                                Odrv12                       540              1513   +INF  FALL       1
I__363/I                                                Span12Mux_h                    0              1513   +INF  FALL       1
I__363/O                                                Span12Mux_h                  540              2053   +INF  FALL       1
I__364/I                                                LocalMux                       0              2053   +INF  FALL       1
I__364/O                                                LocalMux                     309              2362   +INF  FALL       1
I__369/I                                                InMux                          0              2362   +INF  FALL       1
I__369/O                                                InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/in3                       LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/lcout                     LogicCell40_SEQ_MODE_0000    288              2867   +INF  FALL      10
I__400/I                                                Odrv4                          0              2867   +INF  FALL       1
I__400/O                                                Odrv4                        372              3238   +INF  FALL       1
I__407/I                                                Span4Mux_v                     0              3238   +INF  FALL       1
I__407/O                                                Span4Mux_v                   372              3610   +INF  FALL       1
I__417/I                                                LocalMux                       0              3610   +INF  FALL       1
I__417/O                                                LocalMux                     309              3919   +INF  FALL       1
I__421/I                                                SRMux                          0              3919   +INF  FALL       1
I__421/O                                                SRMux                        358              4276   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/sr  LogicCell40_SEQ_MODE_1001      0              4276   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                                 GlobalMux                      0              2168  FALL       1
I__299/O                                                 GlobalMux                     77              2245  FALL       1
I__306/I                                                 ClkMux                         0              2245  FALL       1
I__306/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : IDEHWENn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10766
---------------------------------------   ----- 
End-of-path arrival time (ps)             10766
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                        U110_TOP                       0                 0   +INF  FALL       1
RESETn_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0   +INF  FALL       1
RESETn_ibuf_iopad/DOUT                        IO_PAD                       460               460   +INF  FALL       1
RESETn_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESETn_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__362/I                                      Odrv12                         0               923   +INF  FALL       1
I__362/O                                      Odrv12                       540              1463   +INF  FALL       1
I__363/I                                      Span12Mux_h                    0              1463   +INF  FALL       1
I__363/O                                      Span12Mux_h                  540              2003   +INF  FALL       1
I__366/I                                      Sp12to4                        0              2003   +INF  FALL       1
I__366/O                                      Sp12to4                      449              2452   +INF  FALL       1
I__371/I                                      Span4Mux_v                     0              2452   +INF  FALL       1
I__371/O                                      Span4Mux_v                   372              2824   +INF  FALL       1
I__378/I                                      Span4Mux_h                     0              2824   +INF  FALL       1
I__378/O                                      Span4Mux_h                   316              3139   +INF  FALL       1
I__386/I                                      Span4Mux_v                     0              3139   +INF  FALL       1
I__386/O                                      Span4Mux_v                   372              3511   +INF  FALL       1
I__392/I                                      LocalMux                       0              3511   +INF  FALL       1
I__392/O                                      LocalMux                     309              3819   +INF  FALL       1
I__395/I                                      InMux                          0              3819   +INF  FALL       1
I__395/O                                      InMux                        217              4037   +INF  FALL       1
U110_BUFFERS.un1_IDEHWENn_i_LC_20_11_7/in0    LogicCell40_SEQ_MODE_0000      0              4037   +INF  FALL       1
U110_BUFFERS.un1_IDEHWENn_i_LC_20_11_7/lcout  LogicCell40_SEQ_MODE_0000    386              4423   +INF  FALL       1
I__335/I                                      Odrv4                          0              4423   +INF  FALL       1
I__335/O                                      Odrv4                        372              4794   +INF  FALL       1
I__336/I                                      Span4Mux_v                     0              4794   +INF  FALL       1
I__336/O                                      Span4Mux_v                   372              5166   +INF  FALL       1
I__337/I                                      Span4Mux_h                     0              5166   +INF  FALL       1
I__337/O                                      Span4Mux_h                   316              5482   +INF  FALL       1
I__338/I                                      Span4Mux_s1_h                  0              5482   +INF  FALL       1
I__338/O                                      Span4Mux_s1_h                168              5650   +INF  FALL       1
I__339/I                                      LocalMux                       0              5650   +INF  FALL       1
I__339/O                                      LocalMux                     309              5959   +INF  FALL       1
I__340/I                                      IoInMux                        0              5959   +INF  FALL       1
I__340/O                                      IoInMux                      217              6176   +INF  FALL       1
IDEHWENn_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              6176   +INF  FALL       1
IDEHWENn_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8413   +INF  FALL       1
IDEHWENn_obuf_iopad/DIN                       IO_PAD                         0              8413   +INF  FALL       1
IDEHWENn_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2353             10766   +INF  FALL       1
IDEHWENn                                      U110_TOP                       0             10766   +INF  FALL       1


++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_5_LC_17_6_5/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_5_LC_17_6_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3714
---------------------------------------   ---- 
End-of-path arrival time (ps)             3714
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  FALL       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       460               460   +INF  FALL       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__362/I                              Odrv12                         0               923   +INF  FALL       1
I__362/O                              Odrv12                       540              1463   +INF  FALL       1
I__363/I                              Span12Mux_h                    0              1463   +INF  FALL       1
I__363/O                              Span12Mux_h                  540              2003   +INF  FALL       1
I__364/I                              LocalMux                       0              2003   +INF  FALL       1
I__364/O                              LocalMux                     309              2312   +INF  FALL       1
I__369/I                              InMux                          0              2312   +INF  FALL       1
I__369/O                              InMux                        217              2529   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/in3     LogicCell40_SEQ_MODE_0000      0              2529   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/lcout   LogicCell40_SEQ_MODE_0000    288              2817   +INF  FALL      10
I__399/I                              Odrv4                          0              2817   +INF  FALL       1
I__399/O                              Odrv4                        372              3188   +INF  FALL       1
I__403/I                              LocalMux                       0              3188   +INF  FALL       1
I__403/O                              LocalMux                     309              3497   +INF  FALL       1
I__411/I                              InMux                          0              3497   +INF  FALL       1
I__411/O                              InMux                        217              3714   +INF  FALL       1
U110_ATA.CYCLE_COUNT_5_LC_17_6_5/in0  LogicCell40_SEQ_MODE_1000      0              3714   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_17_6_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/in0
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2529
---------------------------------------   ---- 
End-of-path arrival time (ps)             2529
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                         U110_TOP                       0                 0   +INF  FALL       1
RESETn_ibuf_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  FALL       1
RESETn_ibuf_iopad/DOUT                         IO_PAD                       460               460   +INF  FALL       1
RESETn_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESETn_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__362/I                                       Odrv12                         0               923   +INF  FALL       1
I__362/O                                       Odrv12                       540              1463   +INF  FALL       1
I__363/I                                       Span12Mux_h                    0              1463   +INF  FALL       1
I__363/O                                       Span12Mux_h                  540              2003   +INF  FALL       1
I__365/I                                       LocalMux                       0              2003   +INF  FALL       1
I__365/O                                       LocalMux                     309              2312   +INF  FALL       1
I__370/I                                       InMux                          0              2312   +INF  FALL       1
I__370/O                                       InMux                        217              2529   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/in0  LogicCell40_SEQ_MODE_1000      0              2529   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__301/I                                            ClkMux                         0              2245  FALL       1
I__301/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUTC/I               INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUTC/O               INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : A13
Path End         : DIOW_SECn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         12065
---------------------------------------   ----- 
End-of-path arrival time (ps)             12065
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
A13                                       U110_TOP                       0                 0   +INF  RISE       1
A13_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  RISE       1
A13_ibuf_iopad/DOUT                       IO_PAD                       510               510   +INF  RISE       1
A13_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
A13_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__134/I                                  Odrv4                          0               973   +INF  FALL       1
I__134/O                                  Odrv4                        372              1345   +INF  FALL       1
I__135/I                                  Span4Mux_h                     0              1345   +INF  FALL       1
I__135/O                                  Span4Mux_h                   316              1660   +INF  FALL       1
I__136/I                                  Span4Mux_v                     0              1660   +INF  FALL       1
I__136/O                                  Span4Mux_v                   372              2032   +INF  FALL       1
I__137/I                                  LocalMux                       0              2032   +INF  FALL       1
I__137/O                                  LocalMux                     309              2341   +INF  FALL       1
I__139/I                                  InMux                          0              2341   +INF  FALL       1
I__139/O                                  InMux                        217              2558   +INF  FALL       1
U110_ATA.CS1_LC_1_7_3/in0                 LogicCell40_SEQ_MODE_0000      0              2558   +INF  FALL       1
U110_ATA.CS1_LC_1_7_3/lcout               LogicCell40_SEQ_MODE_0000    386              2944   +INF  FALL       4
I__505/I                                  Odrv12                         0              2944   +INF  FALL       1
I__505/O                                  Odrv12                       540              3484   +INF  FALL       1
I__506/I                                  Span12Mux_h                    0              3484   +INF  FALL       1
I__506/O                                  Span12Mux_h                  540              4024   +INF  FALL       1
I__508/I                                  Sp12to4                        0              4024   +INF  FALL       1
I__508/O                                  Sp12to4                      449              4473   +INF  FALL       1
I__510/I                                  Span4Mux_v                     0              4473   +INF  FALL       1
I__510/O                                  Span4Mux_v                   372              4844   +INF  FALL       1
I__512/I                                  Span4Mux_h                     0              4844   +INF  FALL       1
I__512/O                                  Span4Mux_h                   316              5160   +INF  FALL       1
I__513/I                                  Span4Mux_v                     0              5160   +INF  FALL       1
I__513/O                                  Span4Mux_v                   372              5532   +INF  FALL       1
I__514/I                                  LocalMux                       0              5532   +INF  FALL       1
I__514/O                                  LocalMux                     309              5840   +INF  FALL       1
I__516/I                                  InMux                          0              5840   +INF  FALL       1
I__516/O                                  InMux                        217              6058   +INF  FALL       1
U110_ATA.RW_EN_RNI88QM1_LC_24_13_4/in3    LogicCell40_SEQ_MODE_0000      0              6058   +INF  FALL       1
U110_ATA.RW_EN_RNI88QM1_LC_24_13_4/lcout  LogicCell40_SEQ_MODE_0000    288              6345   +INF  FALL       1
I__539/I                                  Odrv4                          0              6345   +INF  FALL       1
I__539/O                                  Odrv4                        372              6717   +INF  FALL       1
I__540/I                                  Span4Mux_s3_h                  0              6717   +INF  FALL       1
I__540/O                                  Span4Mux_s3_h                231              6948   +INF  FALL       1
I__541/I                                  LocalMux                       0              6948   +INF  FALL       1
I__541/O                                  LocalMux                     309              7257   +INF  FALL       1
I__542/I                                  IoInMux                        0              7257   +INF  FALL       1
I__542/O                                  IoInMux                      217              7474   +INF  FALL       1
DIOW_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0              7474   +INF  FALL       1
DIOW_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237              9712   +INF  FALL       1
DIOW_SECn_obuf_iopad/DIN                  IO_PAD                         0              9712   +INF  FALL       1
DIOW_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                      2353             12065   +INF  FALL       1
DIOW_SECn                                 U110_TOP                       0             12065   +INF  FALL       1


++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : A13
Path End         : CS1_SECn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         12828
---------------------------------------   ----- 
End-of-path arrival time (ps)             12828
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
A13                                       U110_TOP                       0                 0   +INF  FALL       1
A13_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  FALL       1
A13_ibuf_iopad/DOUT                       IO_PAD                       460               460   +INF  FALL       1
A13_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
A13_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__134/I                                  Odrv4                          0               923   +INF  FALL       1
I__134/O                                  Odrv4                        372              1295   +INF  FALL       1
I__135/I                                  Span4Mux_h                     0              1295   +INF  FALL       1
I__135/O                                  Span4Mux_h                   316              1610   +INF  FALL       1
I__136/I                                  Span4Mux_v                     0              1610   +INF  FALL       1
I__136/O                                  Span4Mux_v                   372              1982   +INF  FALL       1
I__137/I                                  LocalMux                       0              1982   +INF  FALL       1
I__137/O                                  LocalMux                     309              2291   +INF  FALL       1
I__139/I                                  InMux                          0              2291   +INF  FALL       1
I__139/O                                  InMux                        217              2508   +INF  FALL       1
U110_ATA.CS1_LC_1_7_3/in0                 LogicCell40_SEQ_MODE_0000      0              2508   +INF  FALL       1
U110_ATA.CS1_LC_1_7_3/lcout               LogicCell40_SEQ_MODE_0000    386              2894   +INF  FALL       4
I__505/I                                  Odrv12                         0              2894   +INF  FALL       1
I__505/O                                  Odrv12                       540              3434   +INF  FALL       1
I__506/I                                  Span12Mux_h                    0              3434   +INF  FALL       1
I__506/O                                  Span12Mux_h                  540              3974   +INF  FALL       1
I__508/I                                  Sp12to4                        0              3974   +INF  FALL       1
I__508/O                                  Sp12to4                      449              4423   +INF  FALL       1
I__510/I                                  Span4Mux_v                     0              4423   +INF  FALL       1
I__510/O                                  Span4Mux_v                   372              4794   +INF  FALL       1
I__512/I                                  Span4Mux_h                     0              4794   +INF  FALL       1
I__512/O                                  Span4Mux_h                   316              5110   +INF  FALL       1
I__513/I                                  Span4Mux_v                     0              5110   +INF  FALL       1
I__513/O                                  Span4Mux_v                   372              5482   +INF  FALL       1
I__514/I                                  LocalMux                       0              5482   +INF  FALL       1
I__514/O                                  LocalMux                     309              5790   +INF  FALL       1
I__517/I                                  InMux                          0              5790   +INF  FALL       1
I__517/O                                  InMux                        217              6008   +INF  FALL       1
U110_ATA.un1_CS1_SECn_i_LC_24_13_5/in0    LogicCell40_SEQ_MODE_0000      0              6008   +INF  FALL       1
U110_ATA.un1_CS1_SECn_i_LC_24_13_5/lcout  LogicCell40_SEQ_MODE_0000    386              6393   +INF  FALL       1
I__518/I                                  Odrv4                          0              6393   +INF  FALL       1
I__518/O                                  Odrv4                        372              6765   +INF  FALL       1
I__519/I                                  Span4Mux_v                     0              6765   +INF  FALL       1
I__519/O                                  Span4Mux_v                   372              7137   +INF  FALL       1
I__520/I                                  Span4Mux_v                     0              7137   +INF  FALL       1
I__520/O                                  Span4Mux_v                   372              7509   +INF  FALL       1
I__521/I                                  Span4Mux_s2_h                  0              7509   +INF  FALL       1
I__521/O                                  Span4Mux_s2_h                203              7712   +INF  FALL       1
I__522/I                                  LocalMux                       0              7712   +INF  FALL       1
I__522/O                                  LocalMux                     309              8021   +INF  FALL       1
I__523/I                                  IoInMux                        0              8021   +INF  FALL       1
I__523/O                                  IoInMux                      217              8238   +INF  FALL       1
CS1_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0              8238   +INF  FALL       1
CS1_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237             10475   +INF  FALL       1
CS1_SECn_obuf_iopad/DIN                   IO_PAD                         0             10475   +INF  FALL       1
CS1_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                      2353             12828   +INF  FALL       1
CS1_SECn                                  U110_TOP                       0             12828   +INF  FALL       1


++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RnW
Path End         : IDEDIR
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8820
---------------------------------------   ---- 
End-of-path arrival time (ps)             8820
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RnW                               U110_TOP                       0                 0   +INF  RISE       1
RnW_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
RnW_ibuf_iopad/DOUT               IO_PAD                       590               590   +INF  RISE       1
RnW_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
RnW_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__480/I                          Odrv12                         0              1053   +INF  FALL       1
I__480/O                          Odrv12                       540              1593   +INF  FALL       1
I__482/I                          Span12Mux_v                    0              1593   +INF  FALL       1
I__482/O                          Span12Mux_v                  540              2133   +INF  FALL       1
I__484/I                          LocalMux                       0              2133   +INF  FALL       1
I__484/O                          LocalMux                     309              2442   +INF  FALL       1
I__489/I                          InMux                          0              2442   +INF  FALL       1
I__489/O                          InMux                        217              2659   +INF  FALL       1
IDEDIR_obuf_RNO_LC_24_6_6/in3     LogicCell40_SEQ_MODE_0000      0              2659   +INF  FALL       1
IDEDIR_obuf_RNO_LC_24_6_6/lcout   LogicCell40_SEQ_MODE_0000    288              2947   +INF  FALL       1
I__321/I                          Odrv12                         0              2947   +INF  FALL       1
I__321/O                          Odrv12                       540              3487   +INF  FALL       1
I__322/I                          Span12Mux_s4_h                 0              3487   +INF  FALL       1
I__322/O                          Span12Mux_s4_h               217              3704   +INF  FALL       1
I__323/I                          LocalMux                       0              3704   +INF  FALL       1
I__323/O                          LocalMux                     309              4013   +INF  FALL       1
I__324/I                          IoInMux                        0              4013   +INF  FALL       1
I__324/O                          IoInMux                      217              4230   +INF  FALL       1
IDEDIR_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4230   +INF  FALL       1
IDEDIR_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6467   +INF  FALL       1
IDEDIR_obuf_iopad/DIN             IO_PAD                         0              6467   +INF  FALL       1
IDEDIR_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              8820   +INF  FALL       1
IDEDIR                            U110_TOP                       0              8820   +INF  FALL       1


++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/lcout
Path End         : TACKn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                       6014
-------------------------------------   ---- 
End-of-path arrival time (ps)           9031
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                                 GlobalMux                      0              2168  FALL       1
I__299/O                                                 GlobalMux                     77              2245  FALL       1
I__306/I                                                 ClkMux                         0              2245  FALL       1
I__306/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/lcout  LogicCell40_SEQ_MODE_1001    540              3017   +INF  RISE       1
I__331/I                                                   Odrv4                          0              3017   +INF  RISE       1
I__331/O                                                   Odrv4                        351              3367   +INF  RISE       1
I__332/I                                                   Span4Mux_v                     0              3367   +INF  RISE       1
I__332/O                                                   Span4Mux_v                   351              3718   +INF  RISE       1
I__333/I                                                   LocalMux                       0              3718   +INF  RISE       1
I__333/O                                                   LocalMux                     330              4048   +INF  RISE       1
I__334/I                                                   InMux                          0              4048   +INF  RISE       1
I__334/O                                                   InMux                        259              4307   +INF  RISE       1
TACKn_obuft_RNO_LC_22_3_6/in3                              LogicCell40_SEQ_MODE_0000      0              4307   +INF  RISE       1
TACKn_obuft_RNO_LC_22_3_6/lcout                            LogicCell40_SEQ_MODE_0000    288              4595   +INF  FALL       1
I__325/I                                                   Odrv4                          0              4595   +INF  FALL       1
I__325/O                                                   Odrv4                        372              4966   +INF  FALL       1
I__326/I                                                   Span4Mux_v                     0              4966   +INF  FALL       1
I__326/O                                                   Span4Mux_v                   372              5338   +INF  FALL       1
I__327/I                                                   Span4Mux_v                     0              5338   +INF  FALL       1
I__327/O                                                   Span4Mux_v                   372              5710   +INF  FALL       1
I__328/I                                                   Span4Mux_s3_h                  0              5710   +INF  FALL       1
I__328/O                                                   Span4Mux_s3_h                231              5941   +INF  FALL       1
I__329/I                                                   LocalMux                       0              5941   +INF  FALL       1
I__329/O                                                   LocalMux                     309              6250   +INF  FALL       1
I__330/I                                                   IoInMux                        0              6250   +INF  FALL       1
I__330/O                                                   IoInMux                      217              6467   +INF  FALL       1
TACKn_obuft_preio/OUTPUTENABLE                             PRE_IO_PIN_TYPE_101001         0              6467   +INF  FALL       1
TACKn_obuft_preio/PADOEN                                   PRE_IO_PIN_TYPE_101001       210              6678   +INF  FALL       1
TACKn_obuft_iopad/OE                                       IO_PAD                         0              6678   +INF  FALL       1
TACKn_obuft_iopad/PACKAGEPIN:out                           IO_PAD                      2353              9031   +INF  FALL       1
TACKn                                                      U110_TOP                       0              9031   +INF  FALL       1


++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.ATA_START_LC_17_7_4/in0
Capture Clock    : U110_ATA.ATA_START_LC_17_7_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3400
---------------------------------------   ---- 
End-of-path arrival time (ps)             3400
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                            U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__362/I                          Odrv12                         0               973   +INF  FALL       1
I__362/O                          Odrv12                       540              1513   +INF  FALL       1
I__363/I                          Span12Mux_h                    0              1513   +INF  FALL       1
I__363/O                          Span12Mux_h                  540              2053   +INF  FALL       1
I__366/I                          Sp12to4                        0              2053   +INF  FALL       1
I__366/O                          Sp12to4                      449              2502   +INF  FALL       1
I__371/I                          Span4Mux_v                     0              2502   +INF  FALL       1
I__371/O                          Span4Mux_v                   372              2874   +INF  FALL       1
I__377/I                          LocalMux                       0              2874   +INF  FALL       1
I__377/O                          LocalMux                     309              3182   +INF  FALL       1
I__384/I                          InMux                          0              3182   +INF  FALL       1
I__384/O                          InMux                        217              3400   +INF  FALL       1
U110_ATA.ATA_START_LC_17_7_4/in0  LogicCell40_SEQ_MODE_1000      0              3400   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__302/I                                            ClkMux                         0              2527  RISE       1
I__302/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_START_LC_17_7_4/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.ATA_TACK_LC_18_6_2/in0
Capture Clock    : U110_ATA.ATA_TACK_LC_18_6_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3400
---------------------------------------   ---- 
End-of-path arrival time (ps)             3400
 
Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                           U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__362/I                         Odrv12                         0               973   +INF  FALL       1
I__362/O                         Odrv12                       540              1513   +INF  FALL       1
I__363/I                         Span12Mux_h                    0              1513   +INF  FALL       1
I__363/O                         Span12Mux_h                  540              2053   +INF  FALL       1
I__367/I                         Sp12to4                        0              2053   +INF  FALL       1
I__367/O                         Sp12to4                      449              2502   +INF  FALL       1
I__372/I                         Span4Mux_v                     0              2502   +INF  FALL       1
I__372/O                         Span4Mux_v                   372              2874   +INF  FALL       1
I__379/I                         LocalMux                       0              2874   +INF  FALL       1
I__379/O                         LocalMux                     309              3182   +INF  FALL       1
I__387/I                         InMux                          0              3182   +INF  FALL       1
I__387/O                         InMux                        217              3400   +INF  FALL       1
U110_ATA.ATA_TACK_LC_18_6_2/in0  LogicCell40_SEQ_MODE_1000      0              3400   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_2/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/in2
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3400
---------------------------------------   ---- 
End-of-path arrival time (ps)             3400
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                                   U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in                          IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                                   IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN                                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__362/I                                                 Odrv12                         0               973   +INF  FALL       1
I__362/O                                                 Odrv12                       540              1513   +INF  FALL       1
I__363/I                                                 Span12Mux_h                    0              1513   +INF  FALL       1
I__363/O                                                 Span12Mux_h                  540              2053   +INF  FALL       1
I__367/I                                                 Sp12to4                        0              2053   +INF  FALL       1
I__367/O                                                 Sp12to4                      449              2502   +INF  FALL       1
I__373/I                                                 Span4Mux_v                     0              2502   +INF  FALL       1
I__373/O                                                 Span4Mux_v                   372              2874   +INF  FALL       1
I__382/I                                                 LocalMux                       0              2874   +INF  FALL       1
I__382/O                                                 LocalMux                     309              3182   +INF  FALL       1
I__390/I                                                 InMux                          0              3182   +INF  FALL       1
I__390/O                                                 InMux                        217              3400   +INF  FALL       1
I__394/I                                                 CascadeMux                     0              3400   +INF  FALL       1
I__394/O                                                 CascadeMux                     0              3400   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/in2  LogicCell40_SEQ_MODE_1001      0              3400   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                                 GlobalMux                      0              2168  FALL       1
I__299/O                                                 GlobalMux                     77              2245  FALL       1
I__306/I                                                 ClkMux                         0              2245  FALL       1
I__306/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.ATA_CYCLE_LC_18_7_2/in0
Capture Clock    : U110_ATA.ATA_CYCLE_LC_18_7_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3350
---------------------------------------   ---- 
End-of-path arrival time (ps)             3350
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                            U110_TOP                       0                 0   +INF  FALL       1
RESETn_ibuf_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  FALL       1
RESETn_ibuf_iopad/DOUT            IO_PAD                       460               460   +INF  FALL       1
RESETn_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESETn_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__362/I                          Odrv12                         0               923   +INF  FALL       1
I__362/O                          Odrv12                       540              1463   +INF  FALL       1
I__363/I                          Span12Mux_h                    0              1463   +INF  FALL       1
I__363/O                          Span12Mux_h                  540              2003   +INF  FALL       1
I__367/I                          Sp12to4                        0              2003   +INF  FALL       1
I__367/O                          Sp12to4                      449              2452   +INF  FALL       1
I__373/I                          Span4Mux_v                     0              2452   +INF  FALL       1
I__373/O                          Span4Mux_v                   372              2824   +INF  FALL       1
I__380/I                          LocalMux                       0              2824   +INF  FALL       1
I__380/O                          LocalMux                     309              3132   +INF  FALL       1
I__388/I                          InMux                          0              3132   +INF  FALL       1
I__388/O                          InMux                        217              3350   +INF  FALL       1
U110_ATA.ATA_CYCLE_LC_18_7_2/in0  LogicCell40_SEQ_MODE_1000      0              3350   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__305/I                                            ClkMux                         0              2527  RISE       1
I__305/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_18_7_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/in2
Capture Clock    : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                             U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                             IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                             PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__362/I                                           Odrv12                         0               973   +INF  FALL       1
I__362/O                                           Odrv12                       540              1513   +INF  FALL       1
I__363/I                                           Span12Mux_h                    0              1513   +INF  FALL       1
I__363/O                                           Span12Mux_h                  540              2053   +INF  FALL       1
I__368/I                                           LocalMux                       0              2053   +INF  FALL       1
I__368/O                                           LocalMux                     309              2362   +INF  FALL       1
I__374/I                                           InMux                          0              2362   +INF  FALL       1
I__374/O                                           InMux                        217              2579   +INF  FALL       1
I__383/I                                           CascadeMux                     0              2579   +INF  FALL       1
I__383/O                                           CascadeMux                     0              2579   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/in2  LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_19_5_2/in0
Capture Clock    : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_19_5_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2529
---------------------------------------   ---- 
End-of-path arrival time (ps)             2529
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                             U110_TOP                       0                 0   +INF  FALL       1
RESETn_ibuf_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0   +INF  FALL       1
RESETn_ibuf_iopad/DOUT                             IO_PAD                       460               460   +INF  FALL       1
RESETn_ibuf_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESETn_ibuf_preio/DIN0                             PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__362/I                                           Odrv12                         0               923   +INF  FALL       1
I__362/O                                           Odrv12                       540              1463   +INF  FALL       1
I__363/I                                           Span12Mux_h                    0              1463   +INF  FALL       1
I__363/O                                           Span12Mux_h                  540              2003   +INF  FALL       1
I__368/I                                           LocalMux                       0              2003   +INF  FALL       1
I__368/O                                           LocalMux                     309              2312   +INF  FALL       1
I__375/I                                           InMux                          0              2312   +INF  FALL       1
I__375/O                                           InMux                        217              2529   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_19_5_2/in0  LogicCell40_SEQ_MODE_1000      0              2529   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_19_5_2/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.RW_EN_LC_18_7_3/in2
Capture Clock    : U110_ATA.RW_EN_LC_18_7_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3400
---------------------------------------   ---- 
End-of-path arrival time (ps)             3400
 
Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                           U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__362/I                         Odrv12                         0               973   +INF  FALL       1
I__362/O                         Odrv12                       540              1513   +INF  FALL       1
I__363/I                         Span12Mux_h                    0              1513   +INF  FALL       1
I__363/O                         Span12Mux_h                  540              2053   +INF  FALL       1
I__367/I                         Sp12to4                        0              2053   +INF  FALL       1
I__367/O                         Sp12to4                      449              2502   +INF  FALL       1
I__373/I                         Span4Mux_v                     0              2502   +INF  FALL       1
I__373/O                         Span4Mux_v                   372              2874   +INF  FALL       1
I__381/I                         LocalMux                       0              2874   +INF  FALL       1
I__381/O                         LocalMux                     309              3182   +INF  FALL       1
I__389/I                         InMux                          0              3182   +INF  FALL       1
I__389/O                         InMux                        217              3400   +INF  FALL       1
I__393/I                         CascadeMux                     0              3400   +INF  FALL       1
I__393/O                         CascadeMux                     0              3400   +INF  FALL       1
U110_ATA.RW_EN_LC_18_7_3/in2     LogicCell40_SEQ_MODE_1000      0              3400   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__305/I                                            ClkMux                         0              2527  RISE       1
I__305/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.RW_EN_LC_18_7_3/clk                        LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/in1
Capture Clock    : U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -379
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                        U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                        IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__362/I                                      Odrv12                         0               973   +INF  FALL       1
I__362/O                                      Odrv12                       540              1513   +INF  FALL       1
I__363/I                                      Span12Mux_h                    0              1513   +INF  FALL       1
I__363/O                                      Span12Mux_h                  540              2053   +INF  FALL       1
I__368/I                                      LocalMux                       0              2053   +INF  FALL       1
I__368/O                                      LocalMux                     309              2362   +INF  FALL       1
I__376/I                                      InMux                          0              2362   +INF  FALL       1
I__376/O                                      InMux                        217              2579   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/in1  LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_0_LC_18_6_7/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_0_LC_18_6_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4080
---------------------------------------   ---- 
End-of-path arrival time (ps)             4080
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__362/I                              Odrv12                         0               973   +INF  FALL       1
I__362/O                              Odrv12                       540              1513   +INF  FALL       1
I__363/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__363/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__364/I                              LocalMux                       0              2053   +INF  FALL       1
I__364/O                              LocalMux                     309              2362   +INF  FALL       1
I__369/I                              InMux                          0              2362   +INF  FALL       1
I__369/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/in3     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/lcout   LogicCell40_SEQ_MODE_0000    288              2867   +INF  FALL      10
I__401/I                              Odrv4                          0              2867   +INF  FALL       1
I__401/O                              Odrv4                        372              3238   +INF  FALL       1
I__408/I                              Span4Mux_h                     0              3238   +INF  FALL       1
I__408/O                              Span4Mux_h                   316              3554   +INF  FALL       1
I__418/I                              LocalMux                       0              3554   +INF  FALL       1
I__418/O                              LocalMux                     309              3862   +INF  FALL       1
I__422/I                              InMux                          0              3862   +INF  FALL       1
I__422/O                              InMux                        217              4080   +INF  FALL       1
U110_ATA.CYCLE_COUNT_0_LC_18_6_7/in0  LogicCell40_SEQ_MODE_1000      0              4080   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_18_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_2_LC_18_6_4/in2
Capture Clock    : U110_ATA.CYCLE_COUNT_2_LC_18_6_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3393
---------------------------------------   ---- 
End-of-path arrival time (ps)             3393
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__362/I                              Odrv12                         0               973   +INF  FALL       1
I__362/O                              Odrv12                       540              1513   +INF  FALL       1
I__363/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__363/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__364/I                              LocalMux                       0              2053   +INF  FALL       1
I__364/O                              LocalMux                     309              2362   +INF  FALL       1
I__369/I                              InMux                          0              2362   +INF  FALL       1
I__369/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/in3     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/lcout   LogicCell40_SEQ_MODE_0000    288              2867   +INF  FALL      10
I__402/I                              LocalMux                       0              2867   +INF  FALL       1
I__402/O                              LocalMux                     309              3175   +INF  FALL       1
I__409/I                              InMux                          0              3175   +INF  FALL       1
I__409/O                              InMux                        217              3393   +INF  FALL       1
I__419/I                              CascadeMux                     0              3393   +INF  FALL       1
I__419/O                              CascadeMux                     0              3393   +INF  FALL       1
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/in2  LogicCell40_SEQ_MODE_1000      0              3393   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_4_LC_17_6_4/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_4_LC_17_6_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3764
---------------------------------------   ---- 
End-of-path arrival time (ps)             3764
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__362/I                              Odrv12                         0               973   +INF  FALL       1
I__362/O                              Odrv12                       540              1513   +INF  FALL       1
I__363/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__363/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__364/I                              LocalMux                       0              2053   +INF  FALL       1
I__364/O                              LocalMux                     309              2362   +INF  FALL       1
I__369/I                              InMux                          0              2362   +INF  FALL       1
I__369/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/in3     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/lcout   LogicCell40_SEQ_MODE_0000    288              2867   +INF  FALL      10
I__399/I                              Odrv4                          0              2867   +INF  FALL       1
I__399/O                              Odrv4                        372              3238   +INF  FALL       1
I__404/I                              LocalMux                       0              3238   +INF  FALL       1
I__404/O                              LocalMux                     309              3547   +INF  FALL       1
I__412/I                              InMux                          0              3547   +INF  FALL       1
I__412/O                              InMux                        217              3764   +INF  FALL       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/in0  LogicCell40_SEQ_MODE_1000      0              3764   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_6_LC_17_6_6/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_6_LC_17_6_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3714
---------------------------------------   ---- 
End-of-path arrival time (ps)             3714
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  FALL       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       460               460   +INF  FALL       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__362/I                              Odrv12                         0               923   +INF  FALL       1
I__362/O                              Odrv12                       540              1463   +INF  FALL       1
I__363/I                              Span12Mux_h                    0              1463   +INF  FALL       1
I__363/O                              Span12Mux_h                  540              2003   +INF  FALL       1
I__364/I                              LocalMux                       0              2003   +INF  FALL       1
I__364/O                              LocalMux                     309              2312   +INF  FALL       1
I__369/I                              InMux                          0              2312   +INF  FALL       1
I__369/O                              InMux                        217              2529   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/in3     LogicCell40_SEQ_MODE_0000      0              2529   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/lcout   LogicCell40_SEQ_MODE_0000    288              2817   +INF  FALL      10
I__399/I                              Odrv4                          0              2817   +INF  FALL       1
I__399/O                              Odrv4                        372              3188   +INF  FALL       1
I__404/I                              LocalMux                       0              3188   +INF  FALL       1
I__404/O                              LocalMux                     309              3497   +INF  FALL       1
I__413/I                              InMux                          0              3497   +INF  FALL       1
I__413/O                              InMux                        217              3714   +INF  FALL       1
U110_ATA.CYCLE_COUNT_6_LC_17_6_6/in0  LogicCell40_SEQ_MODE_1000      0              3714   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_17_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_1_LC_17_7_0/in2
Capture Clock    : U110_ATA.CYCLE_COUNT_1_LC_17_7_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3764
---------------------------------------   ---- 
End-of-path arrival time (ps)             3764
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__362/I                              Odrv12                         0               973   +INF  FALL       1
I__362/O                              Odrv12                       540              1513   +INF  FALL       1
I__363/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__363/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__364/I                              LocalMux                       0              2053   +INF  FALL       1
I__364/O                              LocalMux                     309              2362   +INF  FALL       1
I__369/I                              InMux                          0              2362   +INF  FALL       1
I__369/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/in3     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/lcout   LogicCell40_SEQ_MODE_0000    288              2867   +INF  FALL      10
I__399/I                              Odrv4                          0              2867   +INF  FALL       1
I__399/O                              Odrv4                        372              3238   +INF  FALL       1
I__405/I                              LocalMux                       0              3238   +INF  FALL       1
I__405/O                              LocalMux                     309              3547   +INF  FALL       1
I__415/I                              InMux                          0              3547   +INF  FALL       1
I__415/O                              InMux                        217              3764   +INF  FALL       1
I__420/I                              CascadeMux                     0              3764   +INF  FALL       1
I__420/O                              CascadeMux                     0              3764   +INF  FALL       1
U110_ATA.CYCLE_COUNT_1_LC_17_7_0/in2  LogicCell40_SEQ_MODE_1000      0              3764   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__302/I                                            ClkMux                         0              2527  RISE       1
I__302/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_17_7_0/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_7_LC_17_6_7/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_7_LC_17_6_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                              -379
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3764
---------------------------------------   ---- 
End-of-path arrival time (ps)             3764
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__362/I                              Odrv12                         0               973   +INF  FALL       1
I__362/O                              Odrv12                       540              1513   +INF  FALL       1
I__363/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__363/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__364/I                              LocalMux                       0              2053   +INF  FALL       1
I__364/O                              LocalMux                     309              2362   +INF  FALL       1
I__369/I                              InMux                          0              2362   +INF  FALL       1
I__369/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/in3     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/lcout   LogicCell40_SEQ_MODE_0000    288              2867   +INF  FALL      10
I__399/I                              Odrv4                          0              2867   +INF  FALL       1
I__399/O                              Odrv4                        372              3238   +INF  FALL       1
I__404/I                              LocalMux                       0              3238   +INF  FALL       1
I__404/O                              LocalMux                     309              3547   +INF  FALL       1
I__414/I                              InMux                          0              3547   +INF  FALL       1
I__414/O                              InMux                        217              3764   +INF  FALL       1
U110_ATA.CYCLE_COUNT_7_LC_17_6_7/in1  LogicCell40_SEQ_MODE_1000      0              3764   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_7_LC_17_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.RW_EN_LC_18_7_3/lcout
Path End         : U110_ATA.RW_EN_LC_18_7_3/in0
Capture Clock    : U110_ATA.RW_EN_LC_18_7_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__305/I                                            ClkMux                         0              2527  RISE       1
I__305/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.RW_EN_LC_18_7_3/clk                        LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.RW_EN_LC_18_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       5
I__467/I                        LocalMux                       0              3375   1066  FALL       1
I__467/O                        LocalMux                     309              3684   1066  FALL       1
I__469/I                        InMux                          0              3684   1066  FALL       1
I__469/O                        InMux                        217              3901   1066  FALL       1
U110_ATA.RW_EN_LC_18_7_3/in0    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__305/I                                            ClkMux                         0              2527  RISE       1
I__305/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.RW_EN_LC_18_7_3/clk                        LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_CYCLE_LC_18_7_2/lcout
Path End         : U110_ATA.ATA_CYCLE_LC_18_7_2/in1
Capture Clock    : U110_ATA.ATA_CYCLE_LC_18_7_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__305/I                                            ClkMux                         0              2527  RISE       1
I__305/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_18_7_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_CYCLE_LC_18_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__198/I                            LocalMux                       0              3375   1066  FALL       1
I__198/O                            LocalMux                     309              3684   1066  FALL       1
I__200/I                            InMux                          0              3684   1066  FALL       1
I__200/O                            InMux                        217              3901   1066  FALL       1
U110_ATA.ATA_CYCLE_LC_18_7_2/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__305/I                                            ClkMux                         0              2527  RISE       1
I__305/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_18_7_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_2_LC_18_6_4/lcout
Path End         : U110_ATA.CYCLE_COUNT_2_LC_18_6_4/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_2_LC_18_6_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       8
I__249/I                                LocalMux                       0              3375   1066  FALL       1
I__249/O                                LocalMux                     309              3684   1066  FALL       1
I__257/I                                InMux                          0              3684   1066  FALL       1
I__257/O                                InMux                        217              3901   1066  FALL       1
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/in0    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_TACK_LC_18_6_2/lcout
Path End         : U110_ATA.ATA_TACK_LC_18_6_2/in3
Capture Clock    : U110_ATA.ATA_TACK_LC_18_6_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_2/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_18_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       6
I__429/I                           LocalMux                       0              3375   1066  FALL       1
I__429/O                           LocalMux                     309              3684   1066  FALL       1
I__435/I                           InMux                          0              3684   1066  FALL       1
I__435/O                           InMux                        217              3901   1066  FALL       1
U110_ATA.ATA_TACK_LC_18_6_2/in3    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_2/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_1_LC_17_7_0/lcout
Path End         : U110_ATA.CYCLE_COUNT_1_LC_17_7_0/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_1_LC_17_7_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__302/I                                            ClkMux                         0              2527  RISE       1
I__302/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_17_7_0/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_1_LC_17_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       5
I__289/I                                LocalMux                       0              3375   1066  FALL       1
I__289/O                                LocalMux                     309              3684   1066  FALL       1
I__294/I                                InMux                          0              3684   1066  FALL       1
I__294/O                                InMux                        217              3901   1066  FALL       1
U110_ATA.CYCLE_COUNT_1_LC_17_7_0/in3    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__302/I                                            ClkMux                         0              2527  RISE       1
I__302/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_17_7_0/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_6_LC_17_6_6/lcout
Path End         : U110_ATA.CYCLE_COUNT_6_LC_17_6_6/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_6_LC_17_6_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_17_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_6_LC_17_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__189/I                                LocalMux                       0              3375   1066  FALL       1
I__189/O                                LocalMux                     309              3684   1066  FALL       1
I__192/I                                InMux                          0              3684   1066  FALL       1
I__192/O                                InMux                        217              3901   1066  FALL       1
U110_ATA.CYCLE_COUNT_6_LC_17_6_6/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_17_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_5_LC_17_6_5/lcout
Path End         : U110_ATA.CYCLE_COUNT_5_LC_17_6_5/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_5_LC_17_6_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_17_6_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_5_LC_17_6_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__194/I                                LocalMux                       0              3375   1066  FALL       1
I__194/O                                LocalMux                     309              3684   1066  FALL       1
I__197/I                                InMux                          0              3684   1066  FALL       1
I__197/O                                InMux                        217              3901   1066  FALL       1
U110_ATA.CYCLE_COUNT_5_LC_17_6_5/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_17_6_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout
Path End         : U110_ATA.CYCLE_COUNT_4_LC_17_6_4/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_4_LC_17_6_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__175/I                                LocalMux                       0              3375   1066  FALL       1
I__175/O                                LocalMux                     309              3684   1066  FALL       1
I__178/I                                InMux                          0              3684   1066  FALL       1
I__178/O                                InMux                        217              3901   1066  FALL       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_3_LC_17_6_3/lcout
Path End         : U110_ATA.CYCLE_COUNT_3_LC_17_6_3/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_3_LC_17_6_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_17_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_3_LC_17_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       6
I__264/I                                LocalMux                       0              3375   1066  FALL       1
I__264/O                                LocalMux                     309              3684   1066  FALL       1
I__270/I                                InMux                          0              3684   1066  FALL       1
I__270/O                                InMux                        217              3901   1066  FALL       1
U110_ATA.CYCLE_COUNT_3_LC_17_6_3/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_17_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_CYCLE_LC_18_7_2/lcout
Path End         : U110_ATA.ATA_START_LC_17_7_4/in1
Capture Clock    : U110_ATA.ATA_START_LC_17_7_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__305/I                                            ClkMux                         0              2527  RISE       1
I__305/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_18_7_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_CYCLE_LC_18_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__199/I                            LocalMux                       0              3375   1066  FALL       1
I__199/O                            LocalMux                     309              3684   1066  FALL       1
I__201/I                            InMux                          0              3684   1066  FALL       1
I__201/O                            InMux                        217              3901   1066  FALL       1
U110_ATA.ATA_START_LC_17_7_4/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__302/I                                            ClkMux                         0              2527  RISE       1
I__302/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_START_LC_17_7_4/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_19_5_2/in3
Capture Clock    : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_19_5_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:F#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2477
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/lcout  LogicCell40_SEQ_MODE_1000    540              3017   1066  FALL       4
I__456/I                                             LocalMux                       0              3017   1066  FALL       1
I__456/O                                             LocalMux                     309              3325   1066  FALL       1
I__460/I                                             InMux                          0              3325   1066  FALL       1
I__460/O                                             InMux                        217              3543   1066  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_19_5_2/in3    LogicCell40_SEQ_MODE_1000      0              3543   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_19_5_2/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/in0
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:F#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2477
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/lcout           LogicCell40_SEQ_MODE_1000    540              3017   1066  FALL       5
I__444/I                                                 LocalMux                       0              3017   1066  FALL       1
I__444/O                                                 LocalMux                     309              3325   1066  FALL       1
I__448/I                                                 InMux                          0              3325   1066  FALL       1
I__448/O                                                 InMux                        217              3543   1066  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/in0  LogicCell40_SEQ_MODE_1001      0              3543   1066  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                                 GlobalMux                      0              2168  FALL       1
I__299/O                                                 GlobalMux                     77              2245  FALL       1
I__306/I                                                 ClkMux                         0              2245  FALL       1
I__306/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/in1
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:F#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2477
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__301/I                                            ClkMux                         0              2245  FALL       1
I__301/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUTC/I               INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUTC/O               INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/lcout  LogicCell40_SEQ_MODE_1000    540              3017   1066  FALL       2
I__149/I                                         LocalMux                       0              3017   1066  FALL       1
I__149/O                                         LocalMux                     309              3325   1066  FALL       1
I__151/I                                         InMux                          0              3325   1066  FALL       1
I__151/O                                         InMux                        217              3543   1066  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/in1    LogicCell40_SEQ_MODE_1000      0              3543   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__301/I                                            ClkMux                         0              2245  FALL       1
I__301/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUTC/I               INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUTC/O               INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/in0
Capture Clock    : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:F#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2477
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/lcout     LogicCell40_SEQ_MODE_1000    540              3017   1066  FALL       5
I__445/I                                           LocalMux                       0              3017   1066  FALL       1
I__445/O                                           LocalMux                     309              3325   1066  FALL       1
I__449/I                                           InMux                          0              3325   1066  FALL       1
I__449/O                                           InMux                        217              3543   1066  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/in0  LogicCell40_SEQ_MODE_1000      0              3543   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/in3
Capture Clock    : U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:F#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2477
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/lcout  LogicCell40_SEQ_MODE_1000    540              3017   1066  FALL       5
I__445/I                                        LocalMux                       0              3017   1066  FALL       1
I__445/O                                        LocalMux                     309              3325   1066  FALL       1
I__450/I                                        InMux                          0              3325   1066  FALL       1
I__450/O                                        InMux                        217              3543   1066  FALL       1
U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/in3    LogicCell40_SEQ_MODE_1000      0              3543   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/in3
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (CLK40:F#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2477
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/lcout  LogicCell40_SEQ_MODE_1000    540              3017   1066  FALL       4
I__457/I                                             LocalMux                       0              3017   1066  FALL       1
I__457/O                                             LocalMux                     309              3325   1066  FALL       1
I__461/I                                             InMux                          0              3325   1066  FALL       1
I__461/O                                             InMux                        217              3543   1066  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/in3        LogicCell40_SEQ_MODE_1000      0              3543   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__301/I                                            ClkMux                         0              2245  FALL       1
I__301/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUTC/I               INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUTC/O               INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/in2
Capture Clock    : U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/clk
Hold Constraint  : 0p
Path slack       : 1332p

Capture Clock Arrival Time (CLK40:F#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2477
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3809
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/lcout          LogicCell40_SEQ_MODE_1000    540              3017   1066  FALL       4
I__456/I                                                     LocalMux                       0              3017   1066  FALL       1
I__456/O                                                     LocalMux                     309              3325   1066  FALL       1
I__458/I                                                     InMux                          0              3325   1333  FALL       1
I__458/O                                                     InMux                        217              3543   1333  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_RNI1PFJ_1_LC_19_5_0/in3    LogicCell40_SEQ_MODE_0000      0              3543   1333  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_RNI1PFJ_1_LC_19_5_0/ltout  LogicCell40_SEQ_MODE_0000    267              3809   1333  RISE       1
I__215/I                                                     CascadeMux                     0              3809   1333  RISE       1
I__215/O                                                     CascadeMux                     0              3809   1333  RISE       1
U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/in2                 LogicCell40_SEQ_MODE_1000      0              3809   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_2_LC_18_6_4/lcout
Path End         : U110_ATA.CYCLE_COUNT_3_LC_17_6_3/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_3_LC_17_6_3/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/lcout                            LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       8
I__250/I                                                          LocalMux                       0              3375   1417  FALL       1
I__250/O                                                          LocalMux                     309              3684   1417  FALL       1
I__258/I                                                          InMux                          0              3684   1417  FALL       1
I__258/O                                                          InMux                        217              3901   1417  FALL       1
I__259/I                                                          CascadeMux                     0              3901   1417  FALL       1
I__259/O                                                          CascadeMux                     0              3901   1417  FALL       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_17_6_2/in2       LogicCell40_SEQ_MODE_0000      0              3901   1417  FALL       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_17_6_2/carryout  LogicCell40_SEQ_MODE_0000    133              4034   1417  FALL       2
I__146/I                                                          InMux                          0              4034   1417  FALL       1
I__146/O                                                          InMux                        217              4252   1417  FALL       1
U110_ATA.CYCLE_COUNT_3_LC_17_6_3/in3                              LogicCell40_SEQ_MODE_1000      0              4252   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_17_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/in2
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/clk
Hold Constraint  : 0p
Path slack       : 1430p

Capture Clock Arrival Time (CLK40:F#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2477
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                        890
-------------------------------------   ---- 
End-of-path arrival time (ps)           3907
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/lcout         LogicCell40_SEQ_MODE_1000    540              3017   1066  FALL       5
I__443/I                                               LocalMux                       0              3017   1431  FALL       1
I__443/O                                               LocalMux                     309              3325   1431  FALL       1
I__447/I                                               InMux                          0              3325   1431  FALL       1
I__447/O                                               InMux                        217              3543   1431  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_RNO_0_LC_18_5_6/in0    LogicCell40_SEQ_MODE_0000      0              3543   1431  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_RNO_0_LC_18_5_6/ltout  LogicCell40_SEQ_MODE_0000    365              3907   1431  RISE       1
I__158/I                                               CascadeMux                     0              3907   1431  RISE       1
I__158/O                                               CascadeMux                     0              3907   1431  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/in2          LogicCell40_SEQ_MODE_1000      0              3907   1431  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__301/I                                            ClkMux                         0              2245  FALL       1
I__301/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUTC/I               INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUTC/O               INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_7_LC_17_6_7/lcout
Path End         : U110_ATA.CYCLE_COUNT_7_LC_17_6_7/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_7_LC_17_6_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4273
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_7_LC_17_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_7_LC_17_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1438  FALL       3
I__183/I                                Odrv4                          0              3375   1438  FALL       1
I__183/O                                Odrv4                        372              3747   1438  FALL       1
I__186/I                                LocalMux                       0              3747   1438  FALL       1
I__186/O                                LocalMux                     309              4056   1438  FALL       1
I__187/I                                InMux                          0              4056   1438  FALL       1
I__187/O                                InMux                        217              4273   1438  FALL       1
U110_ATA.CYCLE_COUNT_7_LC_17_6_7/in0    LogicCell40_SEQ_MODE_1000      0              4273   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_7_LC_17_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_2_LC_18_6_4/lcout
Path End         : U110_ATA.CYCLE_COUNT_4_LC_17_6_4/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_4_LC_17_6_4/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/lcout                            LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       8
I__250/I                                                          LocalMux                       0              3375   1417  FALL       1
I__250/O                                                          LocalMux                     309              3684   1417  FALL       1
I__258/I                                                          InMux                          0              3684   1417  FALL       1
I__258/O                                                          InMux                        217              3901   1417  FALL       1
I__259/I                                                          CascadeMux                     0              3901   1417  FALL       1
I__259/O                                                          CascadeMux                     0              3901   1417  FALL       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_17_6_2/in2       LogicCell40_SEQ_MODE_0000      0              3901   1417  FALL       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_17_6_2/carryout  LogicCell40_SEQ_MODE_0000    133              4034   1417  FALL       2
U110_ATA.CYCLE_COUNT_3_LC_17_6_3/carryin                          LogicCell40_SEQ_MODE_1000      0              4034   1522  FALL       1
U110_ATA.CYCLE_COUNT_3_LC_17_6_3/carryout                         LogicCell40_SEQ_MODE_1000    105              4140   1522  FALL       2
I__145/I                                                          InMux                          0              4140   1522  FALL       1
I__145/O                                                          InMux                        217              4357   1522  FALL       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/in3                              LogicCell40_SEQ_MODE_1000      0              4357   1522  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_6_LC_17_6_6/lcout
Path End         : U110_ATA.CYCLE_COUNT_7_LC_17_6_7/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_7_LC_17_6_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_17_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_6_LC_17_6_6/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__189/I                                   LocalMux                       0              3375   1066  FALL       1
I__189/O                                   LocalMux                     309              3684   1066  FALL       1
I__192/I                                   InMux                          0              3684   1066  FALL       1
I__192/O                                   InMux                        217              3901   1066  FALL       1
U110_ATA.CYCLE_COUNT_6_LC_17_6_6/in1       LogicCell40_SEQ_MODE_1000      0              3901   1529  FALL       1
U110_ATA.CYCLE_COUNT_6_LC_17_6_6/carryout  LogicCell40_SEQ_MODE_1000    245              4147   1529  FALL       1
I__142/I                                   InMux                          0              4147   1529  FALL       1
I__142/O                                   InMux                        217              4364   1529  FALL       1
U110_ATA.CYCLE_COUNT_7_LC_17_6_7/in3       LogicCell40_SEQ_MODE_1000      0              4364   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_7_LC_17_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_5_LC_17_6_5/lcout
Path End         : U110_ATA.CYCLE_COUNT_6_LC_17_6_6/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_6_LC_17_6_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_17_6_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_5_LC_17_6_5/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__194/I                                   LocalMux                       0              3375   1066  FALL       1
I__194/O                                   LocalMux                     309              3684   1066  FALL       1
I__197/I                                   InMux                          0              3684   1066  FALL       1
I__197/O                                   InMux                        217              3901   1066  FALL       1
U110_ATA.CYCLE_COUNT_5_LC_17_6_5/in1       LogicCell40_SEQ_MODE_1000      0              3901   1529  FALL       1
U110_ATA.CYCLE_COUNT_5_LC_17_6_5/carryout  LogicCell40_SEQ_MODE_1000    245              4147   1529  FALL       2
I__143/I                                   InMux                          0              4147   1529  FALL       1
I__143/O                                   InMux                        217              4364   1529  FALL       1
U110_ATA.CYCLE_COUNT_6_LC_17_6_6/in3       LogicCell40_SEQ_MODE_1000      0              4364   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_17_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout
Path End         : U110_ATA.CYCLE_COUNT_5_LC_17_6_5/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_5_LC_17_6_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__175/I                                   LocalMux                       0              3375   1066  FALL       1
I__175/O                                   LocalMux                     309              3684   1066  FALL       1
I__178/I                                   InMux                          0              3684   1066  FALL       1
I__178/O                                   InMux                        217              3901   1066  FALL       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/in1       LogicCell40_SEQ_MODE_1000      0              3901   1529  FALL       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/carryout  LogicCell40_SEQ_MODE_1000    245              4147   1529  FALL       2
I__144/I                                   InMux                          0              4147   1529  FALL       1
I__144/O                                   InMux                        217              4364   1529  FALL       1
U110_ATA.CYCLE_COUNT_5_LC_17_6_5/in3       LogicCell40_SEQ_MODE_1000      0              4364   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_17_6_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_0_LC_18_6_7/lcout
Path End         : U110_ATA.ATA_TACK_LC_18_6_2/in2
Capture Clock    : U110_ATA.ATA_TACK_LC_18_6_2/clk
Hold Constraint  : 0p
Path slack       : 1641p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1101
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_18_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_0_LC_18_6_7/lcout   LogicCell40_SEQ_MODE_1000    540              3375   1641  FALL       6
I__280/I                                 LocalMux                       0              3375   1641  FALL       1
I__280/O                                 LocalMux                     309              3684   1641  FALL       1
I__286/I                                 InMux                          0              3684   1641  FALL       1
I__286/O                                 InMux                        217              3901   1641  FALL       1
U110_ATA.ATA_TACK_RNO_2_LC_18_6_0/in3    LogicCell40_SEQ_MODE_0000      0              3901   1641  FALL       1
U110_ATA.ATA_TACK_RNO_2_LC_18_6_0/ltout  LogicCell40_SEQ_MODE_0000    267              4168   1641  RISE       1
I__214/I                                 CascadeMux                     0              4168   1641  RISE       1
I__214/O                                 CascadeMux                     0              4168   1641  RISE       1
U110_ATA.ATA_TACK_RNO_1_LC_18_6_1/in2    LogicCell40_SEQ_MODE_0000      0              4168   1641  RISE       1
U110_ATA.ATA_TACK_RNO_1_LC_18_6_1/ltout  LogicCell40_SEQ_MODE_0000    309              4476   1641  RISE       1
I__213/I                                 CascadeMux                     0              4476   1641  RISE       1
I__213/O                                 CascadeMux                     0              4476   1641  RISE       1
U110_ATA.ATA_TACK_LC_18_6_2/in2          LogicCell40_SEQ_MODE_1000      0              4476   1641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_2/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_2_LC_18_6_4/lcout
Path End         : U110_ATA.ATA_CYCLE_LC_18_7_2/in2
Capture Clock    : U110_ATA.ATA_CYCLE_LC_18_7_2/clk
Hold Constraint  : 0p
Path slack       : 1641p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1101
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/lcout             LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       8
I__248/I                                           LocalMux                       0              3375   1641  FALL       1
I__248/O                                           LocalMux                     309              3684   1641  FALL       1
I__254/I                                           InMux                          0              3684   1641  FALL       1
I__254/O                                           InMux                        217              3901   1641  FALL       1
U110_ATA.CYCLE_COUNT_RNICV873_0_3_LC_18_7_0/in3    LogicCell40_SEQ_MODE_0000      0              3901   1641  FALL       1
U110_ATA.CYCLE_COUNT_RNICV873_0_3_LC_18_7_0/ltout  LogicCell40_SEQ_MODE_0000    267              4168   1641  RISE       1
I__205/I                                           CascadeMux                     0              4168   1641  RISE       1
I__205/O                                           CascadeMux                     0              4168   1641  RISE       1
U110_ATA.ATA_CYCLE_RNO_0_LC_18_7_1/in2             LogicCell40_SEQ_MODE_0000      0              4168   1641  RISE       1
U110_ATA.ATA_CYCLE_RNO_0_LC_18_7_1/ltout           LogicCell40_SEQ_MODE_0000    309              4476   1641  RISE       1
I__204/I                                           CascadeMux                     0              4476   1641  RISE       1
I__204/O                                           CascadeMux                     0              4476   1641  RISE       1
U110_ATA.ATA_CYCLE_LC_18_7_2/in2                   LogicCell40_SEQ_MODE_1000      0              4476   1641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__305/I                                            ClkMux                         0              2527  RISE       1
I__305/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_18_7_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_2_LC_18_6_4/lcout
Path End         : U110_ATA.RW_EN_LC_18_7_3/in1
Capture Clock    : U110_ATA.RW_EN_LC_18_7_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4715
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/lcout             LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       8
I__248/I                                           LocalMux                       0              3375   1641  FALL       1
I__248/O                                           LocalMux                     309              3684   1641  FALL       1
I__254/I                                           InMux                          0              3684   1641  FALL       1
I__254/O                                           InMux                        217              3901   1641  FALL       1
U110_ATA.CYCLE_COUNT_RNICV873_0_3_LC_18_7_0/in3    LogicCell40_SEQ_MODE_0000      0              3901   1641  FALL       1
U110_ATA.CYCLE_COUNT_RNICV873_0_3_LC_18_7_0/lcout  LogicCell40_SEQ_MODE_0000    288              4189   1880  FALL       1
I__311/I                                           LocalMux                       0              4189   1880  FALL       1
I__311/O                                           LocalMux                     309              4497   1880  FALL       1
I__312/I                                           InMux                          0              4497   1880  FALL       1
I__312/O                                           InMux                        217              4715   1880  FALL       1
U110_ATA.RW_EN_LC_18_7_3/in1                       LogicCell40_SEQ_MODE_1000      0              4715   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__305/I                                            ClkMux                         0              2527  RISE       1
I__305/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.RW_EN_LC_18_7_3/clk                        LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_START_LC_17_7_4/lcout
Path End         : U110_ATA.ATA_START_LC_17_7_4/in3
Capture Clock    : U110_ATA.ATA_START_LC_17_7_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4715
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__302/I                                            ClkMux                         0              2527  RISE       1
I__302/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_START_LC_17_7_4/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_START_LC_17_7_4/lcout          LogicCell40_SEQ_MODE_1000    540              3375   1880  FALL       1
I__165/I                                    LocalMux                       0              3375   1880  FALL       1
I__165/O                                    LocalMux                     309              3684   1880  FALL       1
I__166/I                                    InMux                          0              3684   1880  FALL       1
I__166/O                                    InMux                        217              3901   1880  FALL       1
U110_ATA.ATA_START_RNI20BK_LC_17_7_5/in3    LogicCell40_SEQ_MODE_0000      0              3901   1880  FALL       1
U110_ATA.ATA_START_RNI20BK_LC_17_7_5/lcout  LogicCell40_SEQ_MODE_0000    288              4189   1880  FALL       4
I__228/I                                    LocalMux                       0              4189   1880  FALL       1
I__228/O                                    LocalMux                     309              4497   1880  FALL       1
I__231/I                                    InMux                          0              4497   1880  FALL       1
I__231/O                                    InMux                        217              4715   1880  FALL       1
U110_ATA.ATA_START_LC_17_7_4/in3            LogicCell40_SEQ_MODE_1000      0              4715   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__302/I                                            ClkMux                         0              2527  RISE       1
I__302/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_START_LC_17_7_4/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout
Path End         : U110_ATA.RW_EN_LC_18_7_3/in3
Capture Clock    : U110_ATA.RW_EN_LC_18_7_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4715
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/lcout           LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__174/I                                         LocalMux                       0              3375   1880  FALL       1
I__174/O                                         LocalMux                     309              3684   1880  FALL       1
I__177/I                                         InMux                          0              3684   1880  FALL       1
I__177/O                                         InMux                        217              3901   1880  FALL       1
U110_ATA.CYCLE_COUNT_RNI1UBQ2_7_LC_17_7_3/in3    LogicCell40_SEQ_MODE_0000      0              3901   1880  FALL       1
U110_ATA.CYCLE_COUNT_RNI1UBQ2_7_LC_17_7_3/lcout  LogicCell40_SEQ_MODE_0000    288              4189   1880  FALL       2
I__308/I                                         LocalMux                       0              4189   1880  FALL       1
I__308/O                                         LocalMux                     309              4497   1880  FALL       1
I__310/I                                         InMux                          0              4497   1880  FALL       1
I__310/O                                         InMux                        217              4715   1880  FALL       1
U110_ATA.RW_EN_LC_18_7_3/in3                     LogicCell40_SEQ_MODE_1000      0              4715   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__305/I                                            ClkMux                         0              2527  RISE       1
I__305/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.RW_EN_LC_18_7_3/clk                        LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_2_LC_18_6_4/lcout
Path End         : U110_ATA.CYCLE_COUNT_0_LC_18_6_7/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_0_LC_18_6_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4715
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/lcout           LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       8
I__248/I                                         LocalMux                       0              3375   1641  FALL       1
I__248/O                                         LocalMux                     309              3684   1641  FALL       1
I__253/I                                         InMux                          0              3684   1880  FALL       1
I__253/O                                         InMux                        217              3901   1880  FALL       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_18_7_6/in3    LogicCell40_SEQ_MODE_0000      0              3901   1880  FALL       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_18_7_6/lcout  LogicCell40_SEQ_MODE_0000    288              4189   1880  FALL       2
I__244/I                                         LocalMux                       0              4189   1880  FALL       1
I__244/O                                         LocalMux                     309              4497   1880  FALL       1
I__246/I                                         InMux                          0              4497   1880  FALL       1
I__246/O                                         InMux                        217              4715   1880  FALL       1
U110_ATA.CYCLE_COUNT_0_LC_18_6_7/in3             LogicCell40_SEQ_MODE_1000      0              4715   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_18_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_2_LC_18_6_4/lcout
Path End         : U110_ATA.ATA_TACK_LC_18_6_2/in1
Capture Clock    : U110_ATA.ATA_TACK_LC_18_6_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4715
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/lcout   LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       8
I__249/I                                 LocalMux                       0              3375   1066  FALL       1
I__249/O                                 LocalMux                     309              3684   1066  FALL       1
I__256/I                                 InMux                          0              3684   1880  FALL       1
I__256/O                                 InMux                        217              3901   1880  FALL       1
U110_ATA.ATA_TACK_RNO_0_LC_18_6_5/in3    LogicCell40_SEQ_MODE_0000      0              3901   1880  FALL       1
U110_ATA.ATA_TACK_RNO_0_LC_18_6_5/lcout  LogicCell40_SEQ_MODE_0000    288              4189   1880  FALL       1
I__209/I                                 LocalMux                       0              4189   1880  FALL       1
I__209/O                                 LocalMux                     309              4497   1880  FALL       1
I__210/I                                 InMux                          0              4497   1880  FALL       1
I__210/O                                 InMux                        217              4715   1880  FALL       1
U110_ATA.ATA_TACK_LC_18_6_2/in1          LogicCell40_SEQ_MODE_1000      0              4715   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_2/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/in1
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (CLK40:F#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2477
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                       1339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/lcout          LogicCell40_SEQ_MODE_1000    540              3017   1066  FALL       4
I__456/I                                                     LocalMux                       0              3017   1066  FALL       1
I__456/O                                                     LocalMux                     309              3325   1066  FALL       1
I__458/I                                                     InMux                          0              3325   1333  FALL       1
I__458/O                                                     InMux                        217              3543   1333  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_RNI1PFJ_1_LC_19_5_0/in3    LogicCell40_SEQ_MODE_0000      0              3543   1333  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_RNI1PFJ_1_LC_19_5_0/lcout  LogicCell40_SEQ_MODE_0000    288              3830   1880  FALL       3
I__437/I                                                     LocalMux                       0              3830   1880  FALL       1
I__437/O                                                     LocalMux                     309              4139   1880  FALL       1
I__440/I                                                     InMux                          0              4139   1880  FALL       1
I__440/O                                                     InMux                        217              4356   1880  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/in1      LogicCell40_SEQ_MODE_1001      0              4356   1880  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                                 GlobalMux                      0              2168  FALL       1
I__299/O                                                 GlobalMux                     77              2245  FALL       1
I__306/I                                                 ClkMux                         0              2245  FALL       1
I__306/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/in1
Capture Clock    : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (CLK40:F#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2477
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                       1339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                                     model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/lcout          LogicCell40_SEQ_MODE_1000    540              3017   1066  FALL       4
I__456/I                                                     LocalMux                       0              3017   1066  FALL       1
I__456/O                                                     LocalMux                     309              3325   1066  FALL       1
I__458/I                                                     InMux                          0              3325   1333  FALL       1
I__458/O                                                     InMux                        217              3543   1333  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_RNI1PFJ_1_LC_19_5_0/in3    LogicCell40_SEQ_MODE_0000      0              3543   1333  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_RNI1PFJ_1_LC_19_5_0/lcout  LogicCell40_SEQ_MODE_0000    288              3830   1880  FALL       3
I__438/I                                                     LocalMux                       0              3830   1880  FALL       1
I__438/O                                                     LocalMux                     309              4139   1880  FALL       1
I__441/I                                                     InMux                          0              4139   1880  FALL       1
I__441/O                                                     InMux                        217              4356   1880  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/in1            LogicCell40_SEQ_MODE_1000      0              4356   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_0_LC_18_6_7/lcout
Path End         : U110_ATA.CYCLE_COUNT_0_LC_18_6_7/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_0_LC_18_6_7/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_18_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_0_LC_18_6_7/lcout        LogicCell40_SEQ_MODE_1000    540              3375   1641  FALL       6
I__278/I                                      LocalMux                       0              3375   1739  FALL       1
I__278/O                                      LocalMux                     309              3684   1739  FALL       1
I__283/I                                      InMux                          0              3684   1739  FALL       1
I__283/O                                      InMux                        217              3901   1739  FALL       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_17_6_0/in1    LogicCell40_SEQ_MODE_0000      0              3901   1739  FALL       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_17_6_0/lcout  LogicCell40_SEQ_MODE_0000    379              4280   1971  FALL       1
I__207/I                                      LocalMux                       0              4280   1971  FALL       1
I__207/O                                      LocalMux                     309              4589   1971  FALL       1
I__208/I                                      InMux                          0              4589   1971  FALL       1
I__208/O                                      InMux                        217              4806   1971  FALL       1
U110_ATA.CYCLE_COUNT_0_LC_18_6_7/in1          LogicCell40_SEQ_MODE_1000      0              4806   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_18_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_7_LC_17_6_7/lcout
Path End         : U110_ATA.CYCLE_COUNT_0_LC_18_6_7/in2
Capture Clock    : U110_ATA.CYCLE_COUNT_0_LC_18_6_7/clk
Hold Constraint  : 0p
Path slack       : 2146p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1606
-------------------------------------   ---- 
End-of-path arrival time (ps)           4981
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_7_LC_17_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_7_LC_17_6_7/lcout           LogicCell40_SEQ_MODE_1000    540              3375   1438  FALL       3
I__182/I                                         LocalMux                       0              3375   1971  FALL       1
I__182/O                                         LocalMux                     309              3684   1971  FALL       1
I__184/I                                         InMux                          0              3684   2146  FALL       1
I__184/O                                         InMux                        217              3901   2146  FALL       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/in3    LogicCell40_SEQ_MODE_0000      0              3901   2146  FALL       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/lcout  LogicCell40_SEQ_MODE_0000    288              4189   2146  FALL       7
I__236/I                                         LocalMux                       0              4189   2146  FALL       1
I__236/O                                         LocalMux                     309              4497   2146  FALL       1
I__242/I                                         InMux                          0              4497   2146  FALL       1
I__242/O                                         InMux                        217              4715   2146  FALL       1
U110_ATA.ATA_START_RNIEVJR3_LC_18_6_6/in3        LogicCell40_SEQ_MODE_0000      0              4715   2146  FALL       1
U110_ATA.ATA_START_RNIEVJR3_LC_18_6_6/ltout      LogicCell40_SEQ_MODE_0000    267              4981   2146  RISE       1
I__206/I                                         CascadeMux                     0              4981   2146  RISE       1
I__206/O                                         CascadeMux                     0              4981   2146  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_18_6_7/in2             LogicCell40_SEQ_MODE_1000      0              4981   2146  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_18_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_2_LC_18_6_4/lcout
Path End         : U110_ATA.CYCLE_COUNT_1_LC_17_7_0/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_1_LC_17_7_0/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/lcout           LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       8
I__248/I                                         LocalMux                       0              3375   1641  FALL       1
I__248/O                                         LocalMux                     309              3684   1641  FALL       1
I__253/I                                         InMux                          0              3684   1880  FALL       1
I__253/O                                         InMux                        217              3901   1880  FALL       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_18_7_6/in3    LogicCell40_SEQ_MODE_0000      0              3901   1880  FALL       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_18_7_6/ltout  LogicCell40_SEQ_MODE_0000    267              4168   2209  RISE       1
I__225/I                                         CascadeMux                     0              4168   2209  RISE       1
I__225/O                                         CascadeMux                     0              4168   2209  RISE       1
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_18_7_7/in2    LogicCell40_SEQ_MODE_0000      0              4168   2209  RISE       1
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_18_7_7/lcout  LogicCell40_SEQ_MODE_0000    351              4518   2209  FALL       2
I__216/I                                         LocalMux                       0              4518   2209  FALL       1
I__216/O                                         LocalMux                     309              4827   2209  FALL       1
I__218/I                                         InMux                          0              4827   2209  FALL       1
I__218/O                                         InMux                        217              5044   2209  FALL       1
U110_ATA.CYCLE_COUNT_1_LC_17_7_0/in0             LogicCell40_SEQ_MODE_1000      0              5044   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__302/I                                            ClkMux                         0              2527  RISE       1
I__302/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_17_7_0/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_2_LC_18_6_4/lcout
Path End         : U110_ATA.CYCLE_COUNT_2_LC_18_6_4/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_2_LC_18_6_4/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5044
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/lcout           LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       8
I__248/I                                         LocalMux                       0              3375   1641  FALL       1
I__248/O                                         LocalMux                     309              3684   1641  FALL       1
I__253/I                                         InMux                          0              3684   1880  FALL       1
I__253/O                                         InMux                        217              3901   1880  FALL       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_18_7_6/in3    LogicCell40_SEQ_MODE_0000      0              3901   1880  FALL       1
U110_ATA.CYCLE_COUNT_RNICV873_3_LC_18_7_6/ltout  LogicCell40_SEQ_MODE_0000    267              4168   2209  RISE       1
I__225/I                                         CascadeMux                     0              4168   2209  RISE       1
I__225/O                                         CascadeMux                     0              4168   2209  RISE       1
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_18_7_7/in2    LogicCell40_SEQ_MODE_0000      0              4168   2209  RISE       1
U110_ATA.CYCLE_COUNT_RNIQUS27_3_LC_18_7_7/lcout  LogicCell40_SEQ_MODE_0000    351              4518   2209  FALL       2
I__217/I                                         LocalMux                       0              4518   2209  FALL       1
I__217/O                                         LocalMux                     309              4827   2209  FALL       1
I__219/I                                         InMux                          0              4827   2209  FALL       1
I__219/O                                         InMux                        217              5044   2209  FALL       1
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/in1             LogicCell40_SEQ_MODE_1000      0              5044   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_0_LC_18_6_7/lcout
Path End         : U110_ATA.CYCLE_COUNT_1_LC_17_7_0/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_1_LC_17_7_0/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_18_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_0_LC_18_6_7/lcout                         LogicCell40_SEQ_MODE_1000    540              3375   1641  FALL       6
I__278/I                                                       LocalMux                       0              3375   1739  FALL       1
I__278/O                                                       LocalMux                     309              3684   1739  FALL       1
I__283/I                                                       InMux                          0              3684   1739  FALL       1
I__283/O                                                       InMux                        217              3901   1739  FALL       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_17_6_0/in1                     LogicCell40_SEQ_MODE_0000      0              3901   1739  FALL       1
U110_ATA.CYCLE_COUNT_RNO_0_0_LC_17_6_0/carryout                LogicCell40_SEQ_MODE_0000    245              4147   1739  FALL       2
I__148/I                                                       InMux                          0              4147   2342  FALL       1
I__148/O                                                       InMux                        217              4364   2342  FALL       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_17_6_1/in3    LogicCell40_SEQ_MODE_0000      0              4364   2342  FALL       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_17_6_1/lcout  LogicCell40_SEQ_MODE_0000    288              4652   2342  FALL       1
I__140/I                                                       LocalMux                       0              4652   2342  FALL       1
I__140/O                                                       LocalMux                     309              4960   2342  FALL       1
I__141/I                                                       InMux                          0              4960   2342  FALL       1
I__141/O                                                       InMux                        217              5178   2342  FALL       1
U110_ATA.CYCLE_COUNT_1_LC_17_7_0/in1                           LogicCell40_SEQ_MODE_1000      0              5178   2342  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__302/I                                            ClkMux                         0              2527  RISE       1
I__302/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_17_7_0/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_1_LC_17_7_0/lcout
Path End         : U110_ATA.CYCLE_COUNT_2_LC_18_6_4/in3
Capture Clock    : U110_ATA.CYCLE_COUNT_2_LC_18_6_4/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__302/I                                            ClkMux                         0              2527  RISE       1
I__302/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_17_7_0/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_1_LC_17_7_0/lcout                            LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       5
I__291/I                                                          LocalMux                       0              3375   1634  FALL       1
I__291/O                                                          LocalMux                     309              3684   1634  FALL       1
I__296/I                                                          InMux                          0              3684   1634  FALL       1
I__296/O                                                          InMux                        217              3901   1634  FALL       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_17_6_1/in1       LogicCell40_SEQ_MODE_0000      0              3901   1634  FALL       1
U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_LUT4_0_LC_17_6_1/carryout  LogicCell40_SEQ_MODE_0000    245              4147   1634  FALL       2
I__147/I                                                          InMux                          0              4147   2342  FALL       1
I__147/O                                                          InMux                        217              4364   2342  FALL       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_17_6_2/in3       LogicCell40_SEQ_MODE_0000      0              4364   2342  FALL       1
U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_LUT4_0_LC_17_6_2/lcout     LogicCell40_SEQ_MODE_0000    288              4652   2342  FALL       1
I__211/I                                                          LocalMux                       0              4652   2342  FALL       1
I__211/O                                                          LocalMux                     309              4960   2342  FALL       1
I__212/I                                                          InMux                          0              4960   2342  FALL       1
I__212/O                                                          InMux                        217              5178   2342  FALL       1
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/in3                              LogicCell40_SEQ_MODE_1000      0              5178   2342  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_19_5_2/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/ce
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk
Hold Constraint  : 0p
Path slack       : 2588p

Capture Clock Arrival Time (CLK40:F#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2477
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2477

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                       2048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5065
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_19_5_2/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_19_5_2/lcout              LogicCell40_SEQ_MODE_1000    540              3017   1389  FALL       2
I__452/I                                                         LocalMux                       0              3017   2588  FALL       1
I__452/O                                                         LocalMux                     309              3325   2588  FALL       1
I__454/I                                                         InMux                          0              3325   2588  FALL       1
I__454/O                                                         InMux                        217              3543   2588  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_0_LC_19_5_7/in3    LogicCell40_SEQ_MODE_0000      0              3543   2588  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_RNO_0_LC_19_5_7/lcout  LogicCell40_SEQ_MODE_0000    288              3830   2588  FALL       1
I__423/I                                                         Odrv4                          0              3830   2588  FALL       1
I__423/O                                                         Odrv4                        372              4202   2588  FALL       1
I__424/I                                                         LocalMux                       0              4202   2588  FALL       1
I__424/O                                                         LocalMux                     309              4510   2588  FALL       1
I__425/I                                                         CEMux                          0              4510   2588  FALL       1
I__425/O                                                         CEMux                        554              5065   2588  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/ce           LogicCell40_SEQ_MODE_1001      0              5065   2588  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                                 GlobalMux                      0              2168  FALL       1
I__299/O                                                 GlobalMux                     77              2245  FALL       1
I__306/I                                                 ClkMux                         0              2245  FALL       1
I__306/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.CYCLE_COUNT_7_LC_17_6_7/lcout
Path End         : U110_ATA.ATA_CYCLE_LC_18_7_2/in3
Capture Clock    : U110_ATA.ATA_CYCLE_LC_18_7_2/clk
Hold Constraint  : 0p
Path slack       : 2693p

Capture Clock Arrival Time (CLK40:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2835
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2835

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                       2153
-------------------------------------   ---- 
End-of-path arrival time (ps)           5528
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_7_LC_17_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.CYCLE_COUNT_7_LC_17_6_7/lcout           LogicCell40_SEQ_MODE_1000    540              3375   1438  FALL       3
I__182/I                                         LocalMux                       0              3375   1971  FALL       1
I__182/O                                         LocalMux                     309              3684   1971  FALL       1
I__184/I                                         InMux                          0              3684   2146  FALL       1
I__184/O                                         InMux                        217              3901   2146  FALL       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/in3    LogicCell40_SEQ_MODE_0000      0              3901   2146  FALL       1
U110_ATA.CYCLE_COUNT_RNIUNKJ1_7_LC_17_7_1/lcout  LogicCell40_SEQ_MODE_0000    288              4189   2146  FALL       7
I__236/I                                         LocalMux                       0              4189   2146  FALL       1
I__236/O                                         LocalMux                     309              4497   2146  FALL       1
I__242/I                                         InMux                          0              4497   2146  FALL       1
I__242/O                                         InMux                        217              4715   2146  FALL       1
U110_ATA.ATA_START_RNIEVJR3_LC_18_6_6/in3        LogicCell40_SEQ_MODE_0000      0              4715   2146  FALL       1
U110_ATA.ATA_START_RNIEVJR3_LC_18_6_6/lcout      LogicCell40_SEQ_MODE_0000    288              5002   2693  FALL       1
I__202/I                                         LocalMux                       0              5002   2693  FALL       1
I__202/O                                         LocalMux                     309              5311   2693  FALL       1
I__203/I                                         InMux                          0              5311   2693  FALL       1
I__203/O                                         InMux                        217              5528   2693  FALL       1
U110_ATA.ATA_CYCLE_LC_18_7_2/in3                 LogicCell40_SEQ_MODE_1000      0              5528   2693  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__305/I                                            ClkMux                         0              2527  RISE       1
I__305/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_18_7_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_TACK_LC_18_6_2/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/in0
Capture Clock    : U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/clk
Hold Constraint  : -12500p
Path slack       : 13924p

Capture Clock Arrival Time (CLK40:F#1)   -12500
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2477
- Setup Time                                  0
--------------------------------------   ------ 
End-of-path required time (ps)           -10023

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_2/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_18_6_2/lcout             LogicCell40_SEQ_MODE_1000    540              3375  13925  FALL       6
I__426/I                                      LocalMux                       0              3375  13925  FALL       1
I__426/O                                      LocalMux                     309              3684  13925  FALL       1
I__431/I                                      InMux                          0              3684  13925  FALL       1
I__431/O                                      InMux                        217              3901  13925  FALL       1
U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/in0  LogicCell40_SEQ_MODE_1000      0              3901  13925  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_TACK_LC_18_6_2/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/in3
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk
Hold Constraint  : -12500p
Path slack       : 13924p

Capture Clock Arrival Time (CLK40:F#1)   -12500
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2477
- Setup Time                                  0
--------------------------------------   ------ 
End-of-path required time (ps)           -10023

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_2/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_18_6_2/lcout                        LogicCell40_SEQ_MODE_1000    540              3375  13925  FALL       6
I__428/I                                                 LocalMux                       0              3375  13925  FALL       1
I__428/O                                                 LocalMux                     309              3684  13925  FALL       1
I__434/I                                                 InMux                          0              3684  13925  FALL       1
I__434/O                                                 InMux                        217              3901  13925  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/in3  LogicCell40_SEQ_MODE_1001      0              3901  13925  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                                 GlobalMux                      0              2168  FALL       1
I__299/O                                                 GlobalMux                     77              2245  FALL       1
I__306/I                                                 ClkMux                         0              2245  FALL       1
I__306/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_ATA.ATA_TACK_LC_18_6_2/lcout
Path End         : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/in3
Capture Clock    : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/clk
Hold Constraint  : -12500p
Path slack       : 13924p

Capture Clock Arrival Time (CLK40:F#1)   -12500
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 2477
- Setup Time                                  0
--------------------------------------   ------ 
End-of-path required time (ps)           -10023

Launch Clock Arrival Time (CLK40:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2835
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_2/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_ATA.ATA_TACK_LC_18_6_2/lcout                  LogicCell40_SEQ_MODE_1000    540              3375  13925  FALL       6
I__426/I                                           LocalMux                       0              3375  13925  FALL       1
I__426/O                                           LocalMux                     309              3684  13925  FALL       1
I__432/I                                           InMux                          0              3684  13925  FALL       1
I__432/O                                           InMux                        217              3901  13925  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/in3  LogicCell40_SEQ_MODE_1000      0              3901  13925  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : A14
Path End         : CS0_SECn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10319
---------------------------------------   ----- 
End-of-path arrival time (ps)             10319
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
A14                                      U110_TOP                       0                 0   +INF  RISE       1
A14_ibuf_iopad/PACKAGEPIN:in             IO_PAD                         0                 0   +INF  RISE       1
A14_ibuf_iopad/DOUT                      IO_PAD                       510               510   +INF  RISE       1
A14_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
A14_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__524/I                                 Odrv12                         0               973   +INF  FALL       1
I__524/O                                 Odrv12                       540              1513   +INF  FALL       1
I__525/I                                 Span12Mux_h                    0              1513   +INF  FALL       1
I__525/O                                 Span12Mux_h                  540              2053   +INF  FALL       1
I__526/I                                 Span12Mux_h                    0              2053   +INF  FALL       1
I__526/O                                 Span12Mux_h                  540              2593   +INF  FALL       1
I__527/I                                 Sp12to4                        0              2593   +INF  FALL       1
I__527/O                                 Sp12to4                      449              3042   +INF  FALL       1
I__528/I                                 Span4Mux_v                     0              3042   +INF  FALL       1
I__528/O                                 Span4Mux_v                   372              3414   +INF  FALL       1
I__529/I                                 LocalMux                       0              3414   +INF  FALL       1
I__529/O                                 LocalMux                     309              3722   +INF  FALL       1
I__532/I                                 InMux                          0              3722   +INF  FALL       1
I__532/O                                 InMux                        217              3940   +INF  FALL       1
U110_ATA.un1_CS0_SECn_i_LC_24_7_6/in3    LogicCell40_SEQ_MODE_0000      0              3940   +INF  FALL       1
U110_ATA.un1_CS0_SECn_i_LC_24_7_6/lcout  LogicCell40_SEQ_MODE_0000    288              4227   +INF  FALL       1
I__316/I                                 Odrv4                          0              4227   +INF  FALL       1
I__316/O                                 Odrv4                        372              4599   +INF  FALL       1
I__317/I                                 Span4Mux_v                     0              4599   +INF  FALL       1
I__317/O                                 Span4Mux_v                   372              4971   +INF  FALL       1
I__318/I                                 Span4Mux_s3_h                  0              4971   +INF  FALL       1
I__318/O                                 Span4Mux_s3_h                231              5202   +INF  FALL       1
I__319/I                                 LocalMux                       0              5202   +INF  FALL       1
I__319/O                                 LocalMux                     309              5511   +INF  FALL       1
I__320/I                                 IoInMux                        0              5511   +INF  FALL       1
I__320/O                                 IoInMux                      217              5728   +INF  FALL       1
CS0_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0              5728   +INF  FALL       1
CS0_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237              7965   +INF  FALL       1
CS0_SECn_obuf_iopad/DIN                  IO_PAD                         0              7965   +INF  FALL       1
CS0_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                      2353             10319   +INF  FALL       1
CS0_SECn                                 U110_TOP                       0             10319   +INF  FALL       1


++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : A14
Path End         : CS0_PRIn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9834
---------------------------------------   ---- 
End-of-path arrival time (ps)             9834
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
A14                                       U110_TOP                       0                 0   +INF  FALL       1
A14_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  FALL       1
A14_ibuf_iopad/DOUT                       IO_PAD                       460               460   +INF  FALL       1
A14_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
A14_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__524/I                                  Odrv12                         0               923   +INF  FALL       1
I__524/O                                  Odrv12                       540              1463   +INF  FALL       1
I__525/I                                  Span12Mux_h                    0              1463   +INF  FALL       1
I__525/O                                  Span12Mux_h                  540              2003   +INF  FALL       1
I__526/I                                  Span12Mux_h                    0              2003   +INF  FALL       1
I__526/O                                  Span12Mux_h                  540              2543   +INF  FALL       1
I__527/I                                  Sp12to4                        0              2543   +INF  FALL       1
I__527/O                                  Sp12to4                      449              2992   +INF  FALL       1
I__528/I                                  Span4Mux_v                     0              2992   +INF  FALL       1
I__528/O                                  Span4Mux_v                   372              3364   +INF  FALL       1
I__530/I                                  LocalMux                       0              3364   +INF  FALL       1
I__530/O                                  LocalMux                     309              3672   +INF  FALL       1
I__533/I                                  InMux                          0              3672   +INF  FALL       1
I__533/O                                  InMux                        217              3890   +INF  FALL       1
U110_ATA.un1_CS0_PRIn_i_LC_24_10_2/in3    LogicCell40_SEQ_MODE_0000      0              3890   +INF  FALL       1
U110_ATA.un1_CS0_PRIn_i_LC_24_10_2/lcout  LogicCell40_SEQ_MODE_0000    288              4177   +INF  FALL       1
I__313/I                                  Odrv12                         0              4177   +INF  FALL       1
I__313/O                                  Odrv12                       540              4717   +INF  FALL       1
I__314/I                                  LocalMux                       0              4717   +INF  FALL       1
I__314/O                                  LocalMux                     309              5026   +INF  FALL       1
I__315/I                                  IoInMux                        0              5026   +INF  FALL       1
I__315/O                                  IoInMux                      217              5243   +INF  FALL       1
CS0_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0              5243   +INF  FALL       1
CS0_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237              7480   +INF  FALL       1
CS0_PRIn_obuf_iopad/DIN                   IO_PAD                         0              7480   +INF  FALL       1
CS0_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                      2353              9834   +INF  FALL       1
CS0_PRIn                                  U110_TOP                       0              9834   +INF  FALL       1


++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : A15
Path End         : DIOW_PRIn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11946
---------------------------------------   ----- 
End-of-path arrival time (ps)             11946
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
A15                                         U110_TOP                       0                 0   +INF  RISE       1
A15_ibuf_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  RISE       1
A15_ibuf_iopad/DOUT                         IO_PAD                       510               510   +INF  RISE       1
A15_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
A15_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__119/I                                    Odrv12                         0               973   +INF  FALL       1
I__119/O                                    Odrv12                       540              1513   +INF  FALL       1
I__120/I                                    LocalMux                       0              1513   +INF  FALL       1
I__120/O                                    LocalMux                     309              1822   +INF  FALL       1
I__121/I                                    InMux                          0              1822   +INF  FALL       1
I__121/O                                    InMux                        217              2039   +INF  FALL       1
U110_ATA.CS0_2_LC_1_10_3/in3                LogicCell40_SEQ_MODE_0000      0              2039   +INF  FALL       1
U110_ATA.CS0_2_LC_1_10_3/lcout              LogicCell40_SEQ_MODE_0000    288              2326   +INF  FALL       2
I__114/I                                    Odrv4                          0              2326   +INF  FALL       1
I__114/O                                    Odrv4                        372              2698   +INF  FALL       1
I__115/I                                    LocalMux                       0              2698   +INF  FALL       1
I__115/O                                    LocalMux                     309              3007   +INF  FALL       1
I__116/I                                    InMux                          0              3007   +INF  FALL       1
I__116/O                                    InMux                        217              3224   +INF  FALL       1
I__118/I                                    CascadeMux                     0              3224   +INF  FALL       1
I__118/O                                    CascadeMux                     0              3224   +INF  FALL       1
U110_ATA.CS0_LC_1_7_6/in2                   LogicCell40_SEQ_MODE_0000      0              3224   +INF  FALL       1
U110_ATA.CS0_LC_1_7_6/lcout                 LogicCell40_SEQ_MODE_0000    351              3575   +INF  FALL       4
I__548/I                                    Odrv12                         0              3575   +INF  FALL       1
I__548/O                                    Odrv12                       540              4115   +INF  FALL       1
I__549/I                                    Span12Mux_h                    0              4115   +INF  FALL       1
I__549/O                                    Span12Mux_h                  540              4655   +INF  FALL       1
I__550/I                                    Sp12to4                        0              4655   +INF  FALL       1
I__550/O                                    Sp12to4                      449              5104   +INF  FALL       1
I__551/I                                    Span4Mux_v                     0              5104   +INF  FALL       1
I__551/O                                    Span4Mux_v                   372              5476   +INF  FALL       1
I__553/I                                    LocalMux                       0              5476   +INF  FALL       1
I__553/O                                    LocalMux                     309              5784   +INF  FALL       1
I__556/I                                    InMux                          0              5784   +INF  FALL       1
I__556/O                                    InMux                        217              6002   +INF  FALL       1
U110_ATA.RW_EN_RNI88QM1_0_LC_24_11_3/in3    LogicCell40_SEQ_MODE_0000      0              6002   +INF  FALL       1
U110_ATA.RW_EN_RNI88QM1_0_LC_24_11_3/lcout  LogicCell40_SEQ_MODE_0000    288              6289   +INF  FALL       1
I__564/I                                    Odrv12                         0              6289   +INF  FALL       1
I__564/O                                    Odrv12                       540              6829   +INF  FALL       1
I__565/I                                    LocalMux                       0              6829   +INF  FALL       1
I__565/O                                    LocalMux                     309              7138   +INF  FALL       1
I__566/I                                    IoInMux                        0              7138   +INF  FALL       1
I__566/O                                    IoInMux                      217              7355   +INF  FALL       1
DIOW_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001         0              7355   +INF  FALL       1
DIOW_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001      2237              9592   +INF  FALL       1
DIOW_PRIn_obuf_iopad/DIN                    IO_PAD                         0              9592   +INF  FALL       1
DIOW_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                      2353             11946   +INF  FALL       1
DIOW_PRIn                                   U110_TOP                       0             11946   +INF  FALL       1


++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : A15
Path End         : DIOR_PRIn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         12744
---------------------------------------   ----- 
End-of-path arrival time (ps)             12744
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
A15                                         U110_TOP                       0                 0   +INF  FALL       1
A15_ibuf_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  FALL       1
A15_ibuf_iopad/DOUT                         IO_PAD                       460               460   +INF  FALL       1
A15_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
A15_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__119/I                                    Odrv12                         0               923   +INF  FALL       1
I__119/O                                    Odrv12                       540              1463   +INF  FALL       1
I__120/I                                    LocalMux                       0              1463   +INF  FALL       1
I__120/O                                    LocalMux                     309              1772   +INF  FALL       1
I__121/I                                    InMux                          0              1772   +INF  FALL       1
I__121/O                                    InMux                        217              1989   +INF  FALL       1
U110_ATA.CS0_2_LC_1_10_3/in3                LogicCell40_SEQ_MODE_0000      0              1989   +INF  FALL       1
U110_ATA.CS0_2_LC_1_10_3/lcout              LogicCell40_SEQ_MODE_0000    288              2276   +INF  FALL       2
I__114/I                                    Odrv4                          0              2276   +INF  FALL       1
I__114/O                                    Odrv4                        372              2648   +INF  FALL       1
I__115/I                                    LocalMux                       0              2648   +INF  FALL       1
I__115/O                                    LocalMux                     309              2957   +INF  FALL       1
I__116/I                                    InMux                          0              2957   +INF  FALL       1
I__116/O                                    InMux                        217              3174   +INF  FALL       1
I__118/I                                    CascadeMux                     0              3174   +INF  FALL       1
I__118/O                                    CascadeMux                     0              3174   +INF  FALL       1
U110_ATA.CS0_LC_1_7_6/in2                   LogicCell40_SEQ_MODE_0000      0              3174   +INF  FALL       1
U110_ATA.CS0_LC_1_7_6/lcout                 LogicCell40_SEQ_MODE_0000    351              3525   +INF  FALL       4
I__548/I                                    Odrv12                         0              3525   +INF  FALL       1
I__548/O                                    Odrv12                       540              4065   +INF  FALL       1
I__549/I                                    Span12Mux_h                    0              4065   +INF  FALL       1
I__549/O                                    Span12Mux_h                  540              4605   +INF  FALL       1
I__550/I                                    Sp12to4                        0              4605   +INF  FALL       1
I__550/O                                    Sp12to4                      449              5054   +INF  FALL       1
I__551/I                                    Span4Mux_v                     0              5054   +INF  FALL       1
I__551/O                                    Span4Mux_v                   372              5426   +INF  FALL       1
I__554/I                                    Span4Mux_v                     0              5426   +INF  FALL       1
I__554/O                                    Span4Mux_v                   372              5797   +INF  FALL       1
I__557/I                                    LocalMux                       0              5797   +INF  FALL       1
I__557/O                                    LocalMux                     309              6106   +INF  FALL       1
I__558/I                                    InMux                          0              6106   +INF  FALL       1
I__558/O                                    InMux                        217              6323   +INF  FALL       1
U110_ATA.RW_EN_RNI88QM1_2_LC_24_12_3/in1    LogicCell40_SEQ_MODE_0000      0              6323   +INF  FALL       1
U110_ATA.RW_EN_RNI88QM1_2_LC_24_12_3/lcout  LogicCell40_SEQ_MODE_0000    379              6702   +INF  FALL       1
I__543/I                                    Odrv4                          0              6702   +INF  FALL       1
I__543/O                                    Odrv4                        372              7074   +INF  FALL       1
I__544/I                                    Span4Mux_s3_h                  0              7074   +INF  FALL       1
I__544/O                                    Span4Mux_s3_h                231              7305   +INF  FALL       1
I__545/I                                    IoSpan4Mux                     0              7305   +INF  FALL       1
I__545/O                                    IoSpan4Mux                   323              7628   +INF  FALL       1
I__546/I                                    LocalMux                       0              7628   +INF  FALL       1
I__546/O                                    LocalMux                     309              7936   +INF  FALL       1
I__547/I                                    IoInMux                        0              7936   +INF  FALL       1
I__547/O                                    IoInMux                      217              8154   +INF  FALL       1
DIOR_PRIn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001         0              8154   +INF  FALL       1
DIOR_PRIn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001      2237             10391   +INF  FALL       1
DIOR_PRIn_obuf_iopad/DIN                    IO_PAD                         0             10391   +INF  FALL       1
DIOR_PRIn_obuf_iopad/PACKAGEPIN:out         IO_PAD                      2353             12744   +INF  FALL       1
DIOR_PRIn                                   U110_TOP                       0             12744   +INF  FALL       1


++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : A12
Path End         : CS1_PRIn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11651
---------------------------------------   ----- 
End-of-path arrival time (ps)             11651
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
A12                                       U110_TOP                       0                 0   +INF  RISE       1
A12_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  RISE       1
A12_ibuf_iopad/DOUT                       IO_PAD                       510               510   +INF  RISE       1
A12_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
A12_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__127/I                                  Odrv4                          0               973   +INF  FALL       1
I__127/O                                  Odrv4                        372              1345   +INF  FALL       1
I__128/I                                  Span4Mux_h                     0              1345   +INF  FALL       1
I__128/O                                  Span4Mux_h                   316              1660   +INF  FALL       1
I__129/I                                  Span4Mux_v                     0              1660   +INF  FALL       1
I__129/O                                  Span4Mux_v                   372              2032   +INF  FALL       1
I__130/I                                  LocalMux                       0              2032   +INF  FALL       1
I__130/O                                  LocalMux                     309              2341   +INF  FALL       1
I__131/I                                  InMux                          0              2341   +INF  FALL       1
I__131/O                                  InMux                        217              2558   +INF  FALL       1
U110_ATA.CS0_LC_1_7_6/in3                 LogicCell40_SEQ_MODE_0000      0              2558   +INF  FALL       1
U110_ATA.CS0_LC_1_7_6/lcout               LogicCell40_SEQ_MODE_0000    288              2845   +INF  FALL       4
I__548/I                                  Odrv12                         0              2845   +INF  FALL       1
I__548/O                                  Odrv12                       540              3386   +INF  FALL       1
I__549/I                                  Span12Mux_h                    0              3386   +INF  FALL       1
I__549/O                                  Span12Mux_h                  540              3926   +INF  FALL       1
I__550/I                                  Sp12to4                        0              3926   +INF  FALL       1
I__550/O                                  Sp12to4                      449              4374   +INF  FALL       1
I__551/I                                  Span4Mux_v                     0              4374   +INF  FALL       1
I__551/O                                  Span4Mux_v                   372              4746   +INF  FALL       1
I__554/I                                  Span4Mux_v                     0              4746   +INF  FALL       1
I__554/O                                  Span4Mux_v                   372              5118   +INF  FALL       1
I__557/I                                  LocalMux                       0              5118   +INF  FALL       1
I__557/O                                  LocalMux                     309              5426   +INF  FALL       1
I__559/I                                  InMux                          0              5426   +INF  FALL       1
I__559/O                                  InMux                        217              5644   +INF  FALL       1
U110_ATA.un1_CS1_PRIn_i_LC_24_12_1/in3    LogicCell40_SEQ_MODE_0000      0              5644   +INF  FALL       1
U110_ATA.un1_CS1_PRIn_i_LC_24_12_1/lcout  LogicCell40_SEQ_MODE_0000    288              5931   +INF  FALL       1
I__560/I                                  Odrv4                          0              5931   +INF  FALL       1
I__560/O                                  Odrv4                        372              6303   +INF  FALL       1
I__561/I                                  Span4Mux_s3_h                  0              6303   +INF  FALL       1
I__561/O                                  Span4Mux_s3_h                231              6535   +INF  FALL       1
I__562/I                                  LocalMux                       0              6535   +INF  FALL       1
I__562/O                                  LocalMux                     309              6843   +INF  FALL       1
I__563/I                                  IoInMux                        0              6843   +INF  FALL       1
I__563/O                                  IoInMux                      217              7061   +INF  FALL       1
CS1_PRIn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0              7061   +INF  FALL       1
CS1_PRIn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237              9298   +INF  FALL       1
CS1_PRIn_obuf_iopad/DIN                   IO_PAD                         0              9298   +INF  FALL       1
CS1_PRIn_obuf_iopad/PACKAGEPIN:out        IO_PAD                      2353             11651   +INF  FALL       1
CS1_PRIn                                  U110_TOP                       0             11651   +INF  FALL       1


++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : A12
Path End         : DIOR_SECn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         12387
---------------------------------------   ----- 
End-of-path arrival time (ps)             12387
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
A12                                         U110_TOP                       0                 0   +INF  FALL       1
A12_ibuf_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  FALL       1
A12_ibuf_iopad/DOUT                         IO_PAD                       460               460   +INF  FALL       1
A12_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
A12_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__127/I                                    Odrv4                          0               923   +INF  FALL       1
I__127/O                                    Odrv4                        372              1295   +INF  FALL       1
I__128/I                                    Span4Mux_h                     0              1295   +INF  FALL       1
I__128/O                                    Span4Mux_h                   316              1610   +INF  FALL       1
I__129/I                                    Span4Mux_v                     0              1610   +INF  FALL       1
I__129/O                                    Span4Mux_v                   372              1982   +INF  FALL       1
I__130/I                                    LocalMux                       0              1982   +INF  FALL       1
I__130/O                                    LocalMux                     309              2291   +INF  FALL       1
I__132/I                                    InMux                          0              2291   +INF  FALL       1
I__132/O                                    InMux                        217              2508   +INF  FALL       1
I__133/I                                    CascadeMux                     0              2508   +INF  FALL       1
I__133/O                                    CascadeMux                     0              2508   +INF  FALL       1
U110_ATA.CS1_LC_1_7_3/in2                   LogicCell40_SEQ_MODE_0000      0              2508   +INF  FALL       1
U110_ATA.CS1_LC_1_7_3/lcout                 LogicCell40_SEQ_MODE_0000    351              2859   +INF  FALL       4
I__505/I                                    Odrv12                         0              2859   +INF  FALL       1
I__505/O                                    Odrv12                       540              3399   +INF  FALL       1
I__506/I                                    Span12Mux_h                    0              3399   +INF  FALL       1
I__506/O                                    Span12Mux_h                  540              3939   +INF  FALL       1
I__508/I                                    Sp12to4                        0              3939   +INF  FALL       1
I__508/O                                    Sp12to4                      449              4388   +INF  FALL       1
I__510/I                                    Span4Mux_v                     0              4388   +INF  FALL       1
I__510/O                                    Span4Mux_v                   372              4759   +INF  FALL       1
I__512/I                                    Span4Mux_h                     0              4759   +INF  FALL       1
I__512/O                                    Span4Mux_h                   316              5075   +INF  FALL       1
I__513/I                                    Span4Mux_v                     0              5075   +INF  FALL       1
I__513/O                                    Span4Mux_v                   372              5447   +INF  FALL       1
I__514/I                                    LocalMux                       0              5447   +INF  FALL       1
I__514/O                                    LocalMux                     309              5755   +INF  FALL       1
I__515/I                                    InMux                          0              5755   +INF  FALL       1
I__515/O                                    InMux                        217              5973   +INF  FALL       1
U110_ATA.RW_EN_RNI88QM1_1_LC_24_13_7/in0    LogicCell40_SEQ_MODE_0000      0              5973   +INF  FALL       1
U110_ATA.RW_EN_RNI88QM1_1_LC_24_13_7/lcout  LogicCell40_SEQ_MODE_0000    386              6358   +INF  FALL       1
I__462/I                                    Odrv4                          0              6358   +INF  FALL       1
I__462/O                                    Odrv4                        372              6730   +INF  FALL       1
I__463/I                                    Span4Mux_v                     0              6730   +INF  FALL       1
I__463/O                                    Span4Mux_v                   372              7102   +INF  FALL       1
I__464/I                                    Span4Mux_s1_h                  0              7102   +INF  FALL       1
I__464/O                                    Span4Mux_s1_h                168              7270   +INF  FALL       1
I__465/I                                    LocalMux                       0              7270   +INF  FALL       1
I__465/O                                    LocalMux                     309              7579   +INF  FALL       1
I__466/I                                    IoInMux                        0              7579   +INF  FALL       1
I__466/O                                    IoInMux                      217              7796   +INF  FALL       1
DIOR_SECn_obuf_preio/DOUT0                  PRE_IO_PIN_TYPE_011001         0              7796   +INF  FALL       1
DIOR_SECn_obuf_preio/PADOUT                 PRE_IO_PIN_TYPE_011001      2237             10033   +INF  FALL       1
DIOR_SECn_obuf_iopad/DIN                    IO_PAD                         0             10033   +INF  FALL       1
DIOR_SECn_obuf_iopad/PACKAGEPIN:out         IO_PAD                      2353             12387   +INF  FALL       1
DIOR_SECn                                   U110_TOP                       0             12387   +INF  FALL       1


++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : IDEHRENn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9659
---------------------------------------   ---- 
End-of-path arrival time (ps)             9659
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                       U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                       IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__362/I                                     Odrv12                         0               973   +INF  FALL       1
I__362/O                                     Odrv12                       540              1513   +INF  FALL       1
I__363/I                                     Span12Mux_h                    0              1513   +INF  FALL       1
I__363/O                                     Span12Mux_h                  540              2053   +INF  FALL       1
I__366/I                                     Sp12to4                        0              2053   +INF  FALL       1
I__366/O                                     Sp12to4                      449              2502   +INF  FALL       1
I__371/I                                     Span4Mux_v                     0              2502   +INF  FALL       1
I__371/O                                     Span4Mux_v                   372              2874   +INF  FALL       1
I__378/I                                     Span4Mux_h                     0              2874   +INF  FALL       1
I__378/O                                     Span4Mux_h                   316              3189   +INF  FALL       1
I__385/I                                     LocalMux                       0              3189   +INF  FALL       1
I__385/O                                     LocalMux                     309              3498   +INF  FALL       1
I__391/I                                     InMux                          0              3498   +INF  FALL       1
I__391/O                                     InMux                        217              3715   +INF  FALL       1
U110_BUFFERS.un1_IDEHRENn_i_LC_20_9_7/in3    LogicCell40_SEQ_MODE_0000      0              3715   +INF  FALL       1
U110_BUFFERS.un1_IDEHRENn_i_LC_20_9_7/lcout  LogicCell40_SEQ_MODE_0000    288              4003   +INF  FALL       1
I__396/I                                     Odrv12                         0              4003   +INF  FALL       1
I__396/O                                     Odrv12                       540              4543   +INF  FALL       1
I__397/I                                     LocalMux                       0              4543   +INF  FALL       1
I__397/O                                     LocalMux                     309              4851   +INF  FALL       1
I__398/I                                     IoInMux                        0              4851   +INF  FALL       1
I__398/O                                     IoInMux                      217              5069   +INF  FALL       1
IDEHRENn_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0              5069   +INF  FALL       1
IDEHRENn_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001      2237              7306   +INF  FALL       1
IDEHRENn_obuf_iopad/DIN                      IO_PAD                         0              7306   +INF  FALL       1
IDEHRENn_obuf_iopad/PACKAGEPIN:out           IO_PAD                      2353              9659   +INF  FALL       1
IDEHRENn                                     U110_TOP                       0              9659   +INF  FALL       1


++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_3_LC_17_6_3/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_3_LC_17_6_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3764
---------------------------------------   ---- 
End-of-path arrival time (ps)             3764
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__362/I                              Odrv12                         0               973   +INF  FALL       1
I__362/O                              Odrv12                       540              1513   +INF  FALL       1
I__363/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__363/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__364/I                              LocalMux                       0              2053   +INF  FALL       1
I__364/O                              LocalMux                     309              2362   +INF  FALL       1
I__369/I                              InMux                          0              2362   +INF  FALL       1
I__369/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/in3     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/lcout   LogicCell40_SEQ_MODE_0000    288              2867   +INF  FALL      10
I__399/I                              Odrv4                          0              2867   +INF  FALL       1
I__399/O                              Odrv4                        372              3238   +INF  FALL       1
I__403/I                              LocalMux                       0              3238   +INF  FALL       1
I__403/O                              LocalMux                     309              3547   +INF  FALL       1
I__410/I                              InMux                          0              3547   +INF  FALL       1
I__410/O                              InMux                        217              3764   +INF  FALL       1
U110_ATA.CYCLE_COUNT_3_LC_17_6_3/in0  LogicCell40_SEQ_MODE_1000      0              3764   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_3_LC_17_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/sr
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                              -197
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4276
---------------------------------------   ---- 
End-of-path arrival time (ps)             4276
 
Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                                  U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in                         IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                                  IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN                                 PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                                  PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__362/I                                                Odrv12                         0               973   +INF  FALL       1
I__362/O                                                Odrv12                       540              1513   +INF  FALL       1
I__363/I                                                Span12Mux_h                    0              1513   +INF  FALL       1
I__363/O                                                Span12Mux_h                  540              2053   +INF  FALL       1
I__364/I                                                LocalMux                       0              2053   +INF  FALL       1
I__364/O                                                LocalMux                     309              2362   +INF  FALL       1
I__369/I                                                InMux                          0              2362   +INF  FALL       1
I__369/O                                                InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/in3                       LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/lcout                     LogicCell40_SEQ_MODE_0000    288              2867   +INF  FALL      10
I__400/I                                                Odrv4                          0              2867   +INF  FALL       1
I__400/O                                                Odrv4                        372              3238   +INF  FALL       1
I__407/I                                                Span4Mux_v                     0              3238   +INF  FALL       1
I__407/O                                                Span4Mux_v                   372              3610   +INF  FALL       1
I__417/I                                                LocalMux                       0              3610   +INF  FALL       1
I__417/O                                                LocalMux                     309              3919   +INF  FALL       1
I__421/I                                                SRMux                          0              3919   +INF  FALL       1
I__421/O                                                SRMux                        358              4276   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/sr  LogicCell40_SEQ_MODE_1001      0              4276   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                                 GlobalMux                      0              2168  FALL       1
I__299/O                                                 GlobalMux                     77              2245  FALL       1
I__306/I                                                 ClkMux                         0              2245  FALL       1
I__306/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : IDEHWENn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10766
---------------------------------------   ----- 
End-of-path arrival time (ps)             10766
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                        U110_TOP                       0                 0   +INF  FALL       1
RESETn_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0   +INF  FALL       1
RESETn_ibuf_iopad/DOUT                        IO_PAD                       460               460   +INF  FALL       1
RESETn_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESETn_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__362/I                                      Odrv12                         0               923   +INF  FALL       1
I__362/O                                      Odrv12                       540              1463   +INF  FALL       1
I__363/I                                      Span12Mux_h                    0              1463   +INF  FALL       1
I__363/O                                      Span12Mux_h                  540              2003   +INF  FALL       1
I__366/I                                      Sp12to4                        0              2003   +INF  FALL       1
I__366/O                                      Sp12to4                      449              2452   +INF  FALL       1
I__371/I                                      Span4Mux_v                     0              2452   +INF  FALL       1
I__371/O                                      Span4Mux_v                   372              2824   +INF  FALL       1
I__378/I                                      Span4Mux_h                     0              2824   +INF  FALL       1
I__378/O                                      Span4Mux_h                   316              3139   +INF  FALL       1
I__386/I                                      Span4Mux_v                     0              3139   +INF  FALL       1
I__386/O                                      Span4Mux_v                   372              3511   +INF  FALL       1
I__392/I                                      LocalMux                       0              3511   +INF  FALL       1
I__392/O                                      LocalMux                     309              3819   +INF  FALL       1
I__395/I                                      InMux                          0              3819   +INF  FALL       1
I__395/O                                      InMux                        217              4037   +INF  FALL       1
U110_BUFFERS.un1_IDEHWENn_i_LC_20_11_7/in0    LogicCell40_SEQ_MODE_0000      0              4037   +INF  FALL       1
U110_BUFFERS.un1_IDEHWENn_i_LC_20_11_7/lcout  LogicCell40_SEQ_MODE_0000    386              4423   +INF  FALL       1
I__335/I                                      Odrv4                          0              4423   +INF  FALL       1
I__335/O                                      Odrv4                        372              4794   +INF  FALL       1
I__336/I                                      Span4Mux_v                     0              4794   +INF  FALL       1
I__336/O                                      Span4Mux_v                   372              5166   +INF  FALL       1
I__337/I                                      Span4Mux_h                     0              5166   +INF  FALL       1
I__337/O                                      Span4Mux_h                   316              5482   +INF  FALL       1
I__338/I                                      Span4Mux_s1_h                  0              5482   +INF  FALL       1
I__338/O                                      Span4Mux_s1_h                168              5650   +INF  FALL       1
I__339/I                                      LocalMux                       0              5650   +INF  FALL       1
I__339/O                                      LocalMux                     309              5959   +INF  FALL       1
I__340/I                                      IoInMux                        0              5959   +INF  FALL       1
I__340/O                                      IoInMux                      217              6176   +INF  FALL       1
IDEHWENn_obuf_preio/DOUT0                     PRE_IO_PIN_TYPE_011001         0              6176   +INF  FALL       1
IDEHWENn_obuf_preio/PADOUT                    PRE_IO_PIN_TYPE_011001      2237              8413   +INF  FALL       1
IDEHWENn_obuf_iopad/DIN                       IO_PAD                         0              8413   +INF  FALL       1
IDEHWENn_obuf_iopad/PACKAGEPIN:out            IO_PAD                      2353             10766   +INF  FALL       1
IDEHWENn                                      U110_TOP                       0             10766   +INF  FALL       1


++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_5_LC_17_6_5/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_5_LC_17_6_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3714
---------------------------------------   ---- 
End-of-path arrival time (ps)             3714
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  FALL       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       460               460   +INF  FALL       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__362/I                              Odrv12                         0               923   +INF  FALL       1
I__362/O                              Odrv12                       540              1463   +INF  FALL       1
I__363/I                              Span12Mux_h                    0              1463   +INF  FALL       1
I__363/O                              Span12Mux_h                  540              2003   +INF  FALL       1
I__364/I                              LocalMux                       0              2003   +INF  FALL       1
I__364/O                              LocalMux                     309              2312   +INF  FALL       1
I__369/I                              InMux                          0              2312   +INF  FALL       1
I__369/O                              InMux                        217              2529   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/in3     LogicCell40_SEQ_MODE_0000      0              2529   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/lcout   LogicCell40_SEQ_MODE_0000    288              2817   +INF  FALL      10
I__399/I                              Odrv4                          0              2817   +INF  FALL       1
I__399/O                              Odrv4                        372              3188   +INF  FALL       1
I__403/I                              LocalMux                       0              3188   +INF  FALL       1
I__403/O                              LocalMux                     309              3497   +INF  FALL       1
I__411/I                              InMux                          0              3497   +INF  FALL       1
I__411/O                              InMux                        217              3714   +INF  FALL       1
U110_ATA.CYCLE_COUNT_5_LC_17_6_5/in0  LogicCell40_SEQ_MODE_1000      0              3714   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_5_LC_17_6_5/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/in0
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2529
---------------------------------------   ---- 
End-of-path arrival time (ps)             2529
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                         U110_TOP                       0                 0   +INF  FALL       1
RESETn_ibuf_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   +INF  FALL       1
RESETn_ibuf_iopad/DOUT                         IO_PAD                       460               460   +INF  FALL       1
RESETn_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESETn_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__362/I                                       Odrv12                         0               923   +INF  FALL       1
I__362/O                                       Odrv12                       540              1463   +INF  FALL       1
I__363/I                                       Span12Mux_h                    0              1463   +INF  FALL       1
I__363/O                                       Span12Mux_h                  540              2003   +INF  FALL       1
I__365/I                                       LocalMux                       0              2003   +INF  FALL       1
I__365/O                                       LocalMux                     309              2312   +INF  FALL       1
I__370/I                                       InMux                          0              2312   +INF  FALL       1
I__370/O                                       InMux                        217              2529   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/in0  LogicCell40_SEQ_MODE_1000      0              2529   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__301/I                                            ClkMux                         0              2245  FALL       1
I__301/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUTC/I               INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUTC/O               INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_LC_18_5_7/clk       LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : A13
Path End         : DIOW_SECn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         12065
---------------------------------------   ----- 
End-of-path arrival time (ps)             12065
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
A13                                       U110_TOP                       0                 0   +INF  RISE       1
A13_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  RISE       1
A13_ibuf_iopad/DOUT                       IO_PAD                       510               510   +INF  RISE       1
A13_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
A13_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__134/I                                  Odrv4                          0               973   +INF  FALL       1
I__134/O                                  Odrv4                        372              1345   +INF  FALL       1
I__135/I                                  Span4Mux_h                     0              1345   +INF  FALL       1
I__135/O                                  Span4Mux_h                   316              1660   +INF  FALL       1
I__136/I                                  Span4Mux_v                     0              1660   +INF  FALL       1
I__136/O                                  Span4Mux_v                   372              2032   +INF  FALL       1
I__137/I                                  LocalMux                       0              2032   +INF  FALL       1
I__137/O                                  LocalMux                     309              2341   +INF  FALL       1
I__139/I                                  InMux                          0              2341   +INF  FALL       1
I__139/O                                  InMux                        217              2558   +INF  FALL       1
U110_ATA.CS1_LC_1_7_3/in0                 LogicCell40_SEQ_MODE_0000      0              2558   +INF  FALL       1
U110_ATA.CS1_LC_1_7_3/lcout               LogicCell40_SEQ_MODE_0000    386              2944   +INF  FALL       4
I__505/I                                  Odrv12                         0              2944   +INF  FALL       1
I__505/O                                  Odrv12                       540              3484   +INF  FALL       1
I__506/I                                  Span12Mux_h                    0              3484   +INF  FALL       1
I__506/O                                  Span12Mux_h                  540              4024   +INF  FALL       1
I__508/I                                  Sp12to4                        0              4024   +INF  FALL       1
I__508/O                                  Sp12to4                      449              4473   +INF  FALL       1
I__510/I                                  Span4Mux_v                     0              4473   +INF  FALL       1
I__510/O                                  Span4Mux_v                   372              4844   +INF  FALL       1
I__512/I                                  Span4Mux_h                     0              4844   +INF  FALL       1
I__512/O                                  Span4Mux_h                   316              5160   +INF  FALL       1
I__513/I                                  Span4Mux_v                     0              5160   +INF  FALL       1
I__513/O                                  Span4Mux_v                   372              5532   +INF  FALL       1
I__514/I                                  LocalMux                       0              5532   +INF  FALL       1
I__514/O                                  LocalMux                     309              5840   +INF  FALL       1
I__516/I                                  InMux                          0              5840   +INF  FALL       1
I__516/O                                  InMux                        217              6058   +INF  FALL       1
U110_ATA.RW_EN_RNI88QM1_LC_24_13_4/in3    LogicCell40_SEQ_MODE_0000      0              6058   +INF  FALL       1
U110_ATA.RW_EN_RNI88QM1_LC_24_13_4/lcout  LogicCell40_SEQ_MODE_0000    288              6345   +INF  FALL       1
I__539/I                                  Odrv4                          0              6345   +INF  FALL       1
I__539/O                                  Odrv4                        372              6717   +INF  FALL       1
I__540/I                                  Span4Mux_s3_h                  0              6717   +INF  FALL       1
I__540/O                                  Span4Mux_s3_h                231              6948   +INF  FALL       1
I__541/I                                  LocalMux                       0              6948   +INF  FALL       1
I__541/O                                  LocalMux                     309              7257   +INF  FALL       1
I__542/I                                  IoInMux                        0              7257   +INF  FALL       1
I__542/O                                  IoInMux                      217              7474   +INF  FALL       1
DIOW_SECn_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0              7474   +INF  FALL       1
DIOW_SECn_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237              9712   +INF  FALL       1
DIOW_SECn_obuf_iopad/DIN                  IO_PAD                         0              9712   +INF  FALL       1
DIOW_SECn_obuf_iopad/PACKAGEPIN:out       IO_PAD                      2353             12065   +INF  FALL       1
DIOW_SECn                                 U110_TOP                       0             12065   +INF  FALL       1


++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : A13
Path End         : CS1_SECn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         12828
---------------------------------------   ----- 
End-of-path arrival time (ps)             12828
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
A13                                       U110_TOP                       0                 0   +INF  FALL       1
A13_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  FALL       1
A13_ibuf_iopad/DOUT                       IO_PAD                       460               460   +INF  FALL       1
A13_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
A13_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__134/I                                  Odrv4                          0               923   +INF  FALL       1
I__134/O                                  Odrv4                        372              1295   +INF  FALL       1
I__135/I                                  Span4Mux_h                     0              1295   +INF  FALL       1
I__135/O                                  Span4Mux_h                   316              1610   +INF  FALL       1
I__136/I                                  Span4Mux_v                     0              1610   +INF  FALL       1
I__136/O                                  Span4Mux_v                   372              1982   +INF  FALL       1
I__137/I                                  LocalMux                       0              1982   +INF  FALL       1
I__137/O                                  LocalMux                     309              2291   +INF  FALL       1
I__139/I                                  InMux                          0              2291   +INF  FALL       1
I__139/O                                  InMux                        217              2508   +INF  FALL       1
U110_ATA.CS1_LC_1_7_3/in0                 LogicCell40_SEQ_MODE_0000      0              2508   +INF  FALL       1
U110_ATA.CS1_LC_1_7_3/lcout               LogicCell40_SEQ_MODE_0000    386              2894   +INF  FALL       4
I__505/I                                  Odrv12                         0              2894   +INF  FALL       1
I__505/O                                  Odrv12                       540              3434   +INF  FALL       1
I__506/I                                  Span12Mux_h                    0              3434   +INF  FALL       1
I__506/O                                  Span12Mux_h                  540              3974   +INF  FALL       1
I__508/I                                  Sp12to4                        0              3974   +INF  FALL       1
I__508/O                                  Sp12to4                      449              4423   +INF  FALL       1
I__510/I                                  Span4Mux_v                     0              4423   +INF  FALL       1
I__510/O                                  Span4Mux_v                   372              4794   +INF  FALL       1
I__512/I                                  Span4Mux_h                     0              4794   +INF  FALL       1
I__512/O                                  Span4Mux_h                   316              5110   +INF  FALL       1
I__513/I                                  Span4Mux_v                     0              5110   +INF  FALL       1
I__513/O                                  Span4Mux_v                   372              5482   +INF  FALL       1
I__514/I                                  LocalMux                       0              5482   +INF  FALL       1
I__514/O                                  LocalMux                     309              5790   +INF  FALL       1
I__517/I                                  InMux                          0              5790   +INF  FALL       1
I__517/O                                  InMux                        217              6008   +INF  FALL       1
U110_ATA.un1_CS1_SECn_i_LC_24_13_5/in0    LogicCell40_SEQ_MODE_0000      0              6008   +INF  FALL       1
U110_ATA.un1_CS1_SECn_i_LC_24_13_5/lcout  LogicCell40_SEQ_MODE_0000    386              6393   +INF  FALL       1
I__518/I                                  Odrv4                          0              6393   +INF  FALL       1
I__518/O                                  Odrv4                        372              6765   +INF  FALL       1
I__519/I                                  Span4Mux_v                     0              6765   +INF  FALL       1
I__519/O                                  Span4Mux_v                   372              7137   +INF  FALL       1
I__520/I                                  Span4Mux_v                     0              7137   +INF  FALL       1
I__520/O                                  Span4Mux_v                   372              7509   +INF  FALL       1
I__521/I                                  Span4Mux_s2_h                  0              7509   +INF  FALL       1
I__521/O                                  Span4Mux_s2_h                203              7712   +INF  FALL       1
I__522/I                                  LocalMux                       0              7712   +INF  FALL       1
I__522/O                                  LocalMux                     309              8021   +INF  FALL       1
I__523/I                                  IoInMux                        0              8021   +INF  FALL       1
I__523/O                                  IoInMux                      217              8238   +INF  FALL       1
CS1_SECn_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0              8238   +INF  FALL       1
CS1_SECn_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237             10475   +INF  FALL       1
CS1_SECn_obuf_iopad/DIN                   IO_PAD                         0             10475   +INF  FALL       1
CS1_SECn_obuf_iopad/PACKAGEPIN:out        IO_PAD                      2353             12828   +INF  FALL       1
CS1_SECn                                  U110_TOP                       0             12828   +INF  FALL       1


++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RnW
Path End         : IDEDIR
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8820
---------------------------------------   ---- 
End-of-path arrival time (ps)             8820
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RnW                               U110_TOP                       0                 0   +INF  RISE       1
RnW_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
RnW_ibuf_iopad/DOUT               IO_PAD                       590               590   +INF  RISE       1
RnW_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
RnW_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__480/I                          Odrv12                         0              1053   +INF  FALL       1
I__480/O                          Odrv12                       540              1593   +INF  FALL       1
I__482/I                          Span12Mux_v                    0              1593   +INF  FALL       1
I__482/O                          Span12Mux_v                  540              2133   +INF  FALL       1
I__484/I                          LocalMux                       0              2133   +INF  FALL       1
I__484/O                          LocalMux                     309              2442   +INF  FALL       1
I__489/I                          InMux                          0              2442   +INF  FALL       1
I__489/O                          InMux                        217              2659   +INF  FALL       1
IDEDIR_obuf_RNO_LC_24_6_6/in3     LogicCell40_SEQ_MODE_0000      0              2659   +INF  FALL       1
IDEDIR_obuf_RNO_LC_24_6_6/lcout   LogicCell40_SEQ_MODE_0000    288              2947   +INF  FALL       1
I__321/I                          Odrv12                         0              2947   +INF  FALL       1
I__321/O                          Odrv12                       540              3487   +INF  FALL       1
I__322/I                          Span12Mux_s4_h                 0              3487   +INF  FALL       1
I__322/O                          Span12Mux_s4_h               217              3704   +INF  FALL       1
I__323/I                          LocalMux                       0              3704   +INF  FALL       1
I__323/O                          LocalMux                     309              4013   +INF  FALL       1
I__324/I                          IoInMux                        0              4013   +INF  FALL       1
I__324/O                          IoInMux                      217              4230   +INF  FALL       1
IDEDIR_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4230   +INF  FALL       1
IDEDIR_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6467   +INF  FALL       1
IDEDIR_obuf_iopad/DIN             IO_PAD                         0              6467   +INF  FALL       1
IDEDIR_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353              8820   +INF  FALL       1
IDEDIR                            U110_TOP                       0              8820   +INF  FALL       1


++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/lcout
Path End         : TACKn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (CLK40:F#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2477
+ Clock To Q                             540
+ Data Path Delay                       6014
-------------------------------------   ---- 
End-of-path arrival time (ps)           9031
 
Launch Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                                 GlobalMux                      0              2168  FALL       1
I__299/O                                                 GlobalMux                     77              2245  FALL       1
I__306/I                                                 ClkMux                         0              2245  FALL       1
I__306/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/lcout  LogicCell40_SEQ_MODE_1001    540              3017   +INF  RISE       1
I__331/I                                                   Odrv4                          0              3017   +INF  RISE       1
I__331/O                                                   Odrv4                        351              3367   +INF  RISE       1
I__332/I                                                   Span4Mux_v                     0              3367   +INF  RISE       1
I__332/O                                                   Span4Mux_v                   351              3718   +INF  RISE       1
I__333/I                                                   LocalMux                       0              3718   +INF  RISE       1
I__333/O                                                   LocalMux                     330              4048   +INF  RISE       1
I__334/I                                                   InMux                          0              4048   +INF  RISE       1
I__334/O                                                   InMux                        259              4307   +INF  RISE       1
TACKn_obuft_RNO_LC_22_3_6/in3                              LogicCell40_SEQ_MODE_0000      0              4307   +INF  RISE       1
TACKn_obuft_RNO_LC_22_3_6/lcout                            LogicCell40_SEQ_MODE_0000    288              4595   +INF  FALL       1
I__325/I                                                   Odrv4                          0              4595   +INF  FALL       1
I__325/O                                                   Odrv4                        372              4966   +INF  FALL       1
I__326/I                                                   Span4Mux_v                     0              4966   +INF  FALL       1
I__326/O                                                   Span4Mux_v                   372              5338   +INF  FALL       1
I__327/I                                                   Span4Mux_v                     0              5338   +INF  FALL       1
I__327/O                                                   Span4Mux_v                   372              5710   +INF  FALL       1
I__328/I                                                   Span4Mux_s3_h                  0              5710   +INF  FALL       1
I__328/O                                                   Span4Mux_s3_h                231              5941   +INF  FALL       1
I__329/I                                                   LocalMux                       0              5941   +INF  FALL       1
I__329/O                                                   LocalMux                     309              6250   +INF  FALL       1
I__330/I                                                   IoInMux                        0              6250   +INF  FALL       1
I__330/O                                                   IoInMux                      217              6467   +INF  FALL       1
TACKn_obuft_preio/OUTPUTENABLE                             PRE_IO_PIN_TYPE_101001         0              6467   +INF  FALL       1
TACKn_obuft_preio/PADOEN                                   PRE_IO_PIN_TYPE_101001       210              6678   +INF  FALL       1
TACKn_obuft_iopad/OE                                       IO_PAD                         0              6678   +INF  FALL       1
TACKn_obuft_iopad/PACKAGEPIN:out                           IO_PAD                      2353              9031   +INF  FALL       1
TACKn                                                      U110_TOP                       0              9031   +INF  FALL       1


++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.ATA_START_LC_17_7_4/in0
Capture Clock    : U110_ATA.ATA_START_LC_17_7_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3400
---------------------------------------   ---- 
End-of-path arrival time (ps)             3400
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                            U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__362/I                          Odrv12                         0               973   +INF  FALL       1
I__362/O                          Odrv12                       540              1513   +INF  FALL       1
I__363/I                          Span12Mux_h                    0              1513   +INF  FALL       1
I__363/O                          Span12Mux_h                  540              2053   +INF  FALL       1
I__366/I                          Sp12to4                        0              2053   +INF  FALL       1
I__366/O                          Sp12to4                      449              2502   +INF  FALL       1
I__371/I                          Span4Mux_v                     0              2502   +INF  FALL       1
I__371/O                          Span4Mux_v                   372              2874   +INF  FALL       1
I__377/I                          LocalMux                       0              2874   +INF  FALL       1
I__377/O                          LocalMux                     309              3182   +INF  FALL       1
I__384/I                          InMux                          0              3182   +INF  FALL       1
I__384/O                          InMux                        217              3400   +INF  FALL       1
U110_ATA.ATA_START_LC_17_7_4/in0  LogicCell40_SEQ_MODE_1000      0              3400   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__302/I                                            ClkMux                         0              2527  RISE       1
I__302/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_START_LC_17_7_4/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.ATA_TACK_LC_18_6_2/in0
Capture Clock    : U110_ATA.ATA_TACK_LC_18_6_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3400
---------------------------------------   ---- 
End-of-path arrival time (ps)             3400
 
Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                           U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__362/I                         Odrv12                         0               973   +INF  FALL       1
I__362/O                         Odrv12                       540              1513   +INF  FALL       1
I__363/I                         Span12Mux_h                    0              1513   +INF  FALL       1
I__363/O                         Span12Mux_h                  540              2053   +INF  FALL       1
I__367/I                         Sp12to4                        0              2053   +INF  FALL       1
I__367/O                         Sp12to4                      449              2502   +INF  FALL       1
I__372/I                         Span4Mux_v                     0              2502   +INF  FALL       1
I__372/O                         Span4Mux_v                   372              2874   +INF  FALL       1
I__379/I                         LocalMux                       0              2874   +INF  FALL       1
I__379/O                         LocalMux                     309              3182   +INF  FALL       1
I__387/I                         InMux                          0              3182   +INF  FALL       1
I__387/O                         InMux                        217              3400   +INF  FALL       1
U110_ATA.ATA_TACK_LC_18_6_2/in0  LogicCell40_SEQ_MODE_1000      0              3400   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_TACK_LC_18_6_2/clk                     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/in2
Capture Clock    : U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3400
---------------------------------------   ---- 
End-of-path arrival time (ps)             3400
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                                   U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in                          IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                                   IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN                                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__362/I                                                 Odrv12                         0               973   +INF  FALL       1
I__362/O                                                 Odrv12                       540              1513   +INF  FALL       1
I__363/I                                                 Span12Mux_h                    0              1513   +INF  FALL       1
I__363/O                                                 Span12Mux_h                  540              2053   +INF  FALL       1
I__367/I                                                 Sp12to4                        0              2053   +INF  FALL       1
I__367/O                                                 Sp12to4                      449              2502   +INF  FALL       1
I__373/I                                                 Span4Mux_v                     0              2502   +INF  FALL       1
I__373/O                                                 Span4Mux_v                   372              2874   +INF  FALL       1
I__382/I                                                 LocalMux                       0              2874   +INF  FALL       1
I__382/O                                                 LocalMux                     309              3182   +INF  FALL       1
I__390/I                                                 InMux                          0              3182   +INF  FALL       1
I__390/O                                                 InMux                        217              3400   +INF  FALL       1
I__394/I                                                 CascadeMux                     0              3400   +INF  FALL       1
I__394/O                                                 CascadeMux                     0              3400   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/in2  LogicCell40_SEQ_MODE_1001      0              3400   +INF  FALL       1

Capture Clock Path
pin name                                                 model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                                    U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                     IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                              IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER       PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT            PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                                 gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                                 gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                                 GlobalMux                      0              2168  FALL       1
I__299/O                                                 GlobalMux                     77              2245  FALL       1
I__306/I                                                 ClkMux                         0              2245  FALL       1
I__306/O                                                 ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/I          INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_OUT_EN_i_nessC/O          INV                            0              2477  RISE       1
U110_CYCLE_TERMINATION.TACK_OUT_EN_i_ness_LC_19_6_2/clk  LogicCell40_SEQ_MODE_1001      0              2477  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.ATA_CYCLE_LC_18_7_2/in0
Capture Clock    : U110_ATA.ATA_CYCLE_LC_18_7_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3350
---------------------------------------   ---- 
End-of-path arrival time (ps)             3350
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                            U110_TOP                       0                 0   +INF  FALL       1
RESETn_ibuf_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  FALL       1
RESETn_ibuf_iopad/DOUT            IO_PAD                       460               460   +INF  FALL       1
RESETn_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESETn_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__362/I                          Odrv12                         0               923   +INF  FALL       1
I__362/O                          Odrv12                       540              1463   +INF  FALL       1
I__363/I                          Span12Mux_h                    0              1463   +INF  FALL       1
I__363/O                          Span12Mux_h                  540              2003   +INF  FALL       1
I__367/I                          Sp12to4                        0              2003   +INF  FALL       1
I__367/O                          Sp12to4                      449              2452   +INF  FALL       1
I__373/I                          Span4Mux_v                     0              2452   +INF  FALL       1
I__373/O                          Span4Mux_v                   372              2824   +INF  FALL       1
I__380/I                          LocalMux                       0              2824   +INF  FALL       1
I__380/O                          LocalMux                     309              3132   +INF  FALL       1
I__388/I                          InMux                          0              3132   +INF  FALL       1
I__388/O                          InMux                        217              3350   +INF  FALL       1
U110_ATA.ATA_CYCLE_LC_18_7_2/in0  LogicCell40_SEQ_MODE_1000      0              3350   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__305/I                                            ClkMux                         0              2527  RISE       1
I__305/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.ATA_CYCLE_LC_18_7_2/clk                    LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/in2
Capture Clock    : U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                             U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                             IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                             PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__362/I                                           Odrv12                         0               973   +INF  FALL       1
I__362/O                                           Odrv12                       540              1513   +INF  FALL       1
I__363/I                                           Span12Mux_h                    0              1513   +INF  FALL       1
I__363/O                                           Span12Mux_h                  540              2053   +INF  FALL       1
I__368/I                                           LocalMux                       0              2053   +INF  FALL       1
I__368/O                                           LocalMux                     309              2362   +INF  FALL       1
I__374/I                                           InMux                          0              2362   +INF  FALL       1
I__374/O                                           InMux                        217              2579   +INF  FALL       1
I__383/I                                           CascadeMux                     0              2579   +INF  FALL       1
I__383/O                                           CascadeMux                     0              2579   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/in2  LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_0_LC_19_5_4/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_19_5_2/in0
Capture Clock    : U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_19_5_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2529
---------------------------------------   ---- 
End-of-path arrival time (ps)             2529
 
Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                             U110_TOP                       0                 0   +INF  FALL       1
RESETn_ibuf_iopad/PACKAGEPIN:in                    IO_PAD                         0                 0   +INF  FALL       1
RESETn_ibuf_iopad/DOUT                             IO_PAD                       460               460   +INF  FALL       1
RESETn_ibuf_preio/PADIN                            PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESETn_ibuf_preio/DIN0                             PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__362/I                                           Odrv12                         0               923   +INF  FALL       1
I__362/O                                           Odrv12                       540              1463   +INF  FALL       1
I__363/I                                           Span12Mux_h                    0              1463   +INF  FALL       1
I__363/O                                           Span12Mux_h                  540              2003   +INF  FALL       1
I__368/I                                           LocalMux                       0              2003   +INF  FALL       1
I__368/O                                           LocalMux                     309              2312   +INF  FALL       1
I__375/I                                           InMux                          0              2312   +INF  FALL       1
I__375/O                                           InMux                        217              2529   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_19_5_2/in0  LogicCell40_SEQ_MODE_1000      0              2529   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_COUNT_1_LC_19_5_2/clk   LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.RW_EN_LC_18_7_3/in2
Capture Clock    : U110_ATA.RW_EN_LC_18_7_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3400
---------------------------------------   ---- 
End-of-path arrival time (ps)             3400
 
Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                           U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__362/I                         Odrv12                         0               973   +INF  FALL       1
I__362/O                         Odrv12                       540              1513   +INF  FALL       1
I__363/I                         Span12Mux_h                    0              1513   +INF  FALL       1
I__363/O                         Span12Mux_h                  540              2053   +INF  FALL       1
I__367/I                         Sp12to4                        0              2053   +INF  FALL       1
I__367/O                         Sp12to4                      449              2502   +INF  FALL       1
I__373/I                         Span4Mux_v                     0              2502   +INF  FALL       1
I__373/O                         Span4Mux_v                   372              2874   +INF  FALL       1
I__381/I                         LocalMux                       0              2874   +INF  FALL       1
I__381/O                         LocalMux                     309              3182   +INF  FALL       1
I__389/I                         InMux                          0              3182   +INF  FALL       1
I__389/O                         InMux                        217              3400   +INF  FALL       1
I__393/I                         CascadeMux                     0              3400   +INF  FALL       1
I__393/O                         CascadeMux                     0              3400   +INF  FALL       1
U110_ATA.RW_EN_LC_18_7_3/in2     LogicCell40_SEQ_MODE_1000      0              3400   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__305/I                                            ClkMux                         0              2527  RISE       1
I__305/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.RW_EN_LC_18_7_3/clk                        LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/in1
Capture Clock    : U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:F#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2477
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                        U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in               IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                        IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                        PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__362/I                                      Odrv12                         0               973   +INF  FALL       1
I__362/O                                      Odrv12                       540              1513   +INF  FALL       1
I__363/I                                      Span12Mux_h                    0              1513   +INF  FALL       1
I__363/O                                      Span12Mux_h                  540              2053   +INF  FALL       1
I__368/I                                      LocalMux                       0              2053   +INF  FALL       1
I__368/O                                      LocalMux                     309              2362   +INF  FALL       1
I__376/I                                      InMux                          0              2362   +INF  FALL       1
I__376/O                                      InMux                        217              2579   +INF  FALL       1
U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/in1  LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  FALL       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       460               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               460  FALL       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1708              2168  FALL       1
I__298/I                                            gio2CtrlBuf                    0              2168  FALL       1
I__298/O                                            gio2CtrlBuf                    0              2168  FALL       1
I__299/I                                            GlobalMux                      0              2168  FALL       1
I__299/O                                            GlobalMux                     77              2245  FALL       1
I__304/I                                            ClkMux                         0              2245  FALL       1
I__304/O                                            ClkMux                       231              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/I                INV                            0              2477  FALL       1
INVU110_CYCLE_TERMINATION.TACK_ENC/O                INV                            0              2477  RISE       3
U110_CYCLE_TERMINATION.TACK_EN_LC_19_5_1/clk        LogicCell40_SEQ_MODE_1000      0              2477  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_0_LC_18_6_7/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_0_LC_18_6_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4080
---------------------------------------   ---- 
End-of-path arrival time (ps)             4080
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__362/I                              Odrv12                         0               973   +INF  FALL       1
I__362/O                              Odrv12                       540              1513   +INF  FALL       1
I__363/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__363/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__364/I                              LocalMux                       0              2053   +INF  FALL       1
I__364/O                              LocalMux                     309              2362   +INF  FALL       1
I__369/I                              InMux                          0              2362   +INF  FALL       1
I__369/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/in3     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/lcout   LogicCell40_SEQ_MODE_0000    288              2867   +INF  FALL      10
I__401/I                              Odrv4                          0              2867   +INF  FALL       1
I__401/O                              Odrv4                        372              3238   +INF  FALL       1
I__408/I                              Span4Mux_h                     0              3238   +INF  FALL       1
I__408/O                              Span4Mux_h                   316              3554   +INF  FALL       1
I__418/I                              LocalMux                       0              3554   +INF  FALL       1
I__418/O                              LocalMux                     309              3862   +INF  FALL       1
I__422/I                              InMux                          0              3862   +INF  FALL       1
I__422/O                              InMux                        217              4080   +INF  FALL       1
U110_ATA.CYCLE_COUNT_0_LC_18_6_7/in0  LogicCell40_SEQ_MODE_1000      0              4080   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_0_LC_18_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_2_LC_18_6_4/in2
Capture Clock    : U110_ATA.CYCLE_COUNT_2_LC_18_6_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3393
---------------------------------------   ---- 
End-of-path arrival time (ps)             3393
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__362/I                              Odrv12                         0               973   +INF  FALL       1
I__362/O                              Odrv12                       540              1513   +INF  FALL       1
I__363/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__363/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__364/I                              LocalMux                       0              2053   +INF  FALL       1
I__364/O                              LocalMux                     309              2362   +INF  FALL       1
I__369/I                              InMux                          0              2362   +INF  FALL       1
I__369/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/in3     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/lcout   LogicCell40_SEQ_MODE_0000    288              2867   +INF  FALL      10
I__402/I                              LocalMux                       0              2867   +INF  FALL       1
I__402/O                              LocalMux                     309              3175   +INF  FALL       1
I__409/I                              InMux                          0              3175   +INF  FALL       1
I__409/O                              InMux                        217              3393   +INF  FALL       1
I__419/I                              CascadeMux                     0              3393   +INF  FALL       1
I__419/O                              CascadeMux                     0              3393   +INF  FALL       1
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/in2  LogicCell40_SEQ_MODE_1000      0              3393   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__303/I                                            ClkMux                         0              2527  RISE       1
I__303/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_2_LC_18_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_4_LC_17_6_4/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_4_LC_17_6_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3764
---------------------------------------   ---- 
End-of-path arrival time (ps)             3764
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__362/I                              Odrv12                         0               973   +INF  FALL       1
I__362/O                              Odrv12                       540              1513   +INF  FALL       1
I__363/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__363/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__364/I                              LocalMux                       0              2053   +INF  FALL       1
I__364/O                              LocalMux                     309              2362   +INF  FALL       1
I__369/I                              InMux                          0              2362   +INF  FALL       1
I__369/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/in3     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/lcout   LogicCell40_SEQ_MODE_0000    288              2867   +INF  FALL      10
I__399/I                              Odrv4                          0              2867   +INF  FALL       1
I__399/O                              Odrv4                        372              3238   +INF  FALL       1
I__404/I                              LocalMux                       0              3238   +INF  FALL       1
I__404/O                              LocalMux                     309              3547   +INF  FALL       1
I__412/I                              InMux                          0              3547   +INF  FALL       1
I__412/O                              InMux                        217              3764   +INF  FALL       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/in0  LogicCell40_SEQ_MODE_1000      0              3764   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_4_LC_17_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_6_LC_17_6_6/in0
Capture Clock    : U110_ATA.CYCLE_COUNT_6_LC_17_6_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3714
---------------------------------------   ---- 
End-of-path arrival time (ps)             3714
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  FALL       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       460               460   +INF  FALL       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__362/I                              Odrv12                         0               923   +INF  FALL       1
I__362/O                              Odrv12                       540              1463   +INF  FALL       1
I__363/I                              Span12Mux_h                    0              1463   +INF  FALL       1
I__363/O                              Span12Mux_h                  540              2003   +INF  FALL       1
I__364/I                              LocalMux                       0              2003   +INF  FALL       1
I__364/O                              LocalMux                     309              2312   +INF  FALL       1
I__369/I                              InMux                          0              2312   +INF  FALL       1
I__369/O                              InMux                        217              2529   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/in3     LogicCell40_SEQ_MODE_0000      0              2529   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/lcout   LogicCell40_SEQ_MODE_0000    288              2817   +INF  FALL      10
I__399/I                              Odrv4                          0              2817   +INF  FALL       1
I__399/O                              Odrv4                        372              3188   +INF  FALL       1
I__404/I                              LocalMux                       0              3188   +INF  FALL       1
I__404/O                              LocalMux                     309              3497   +INF  FALL       1
I__413/I                              InMux                          0              3497   +INF  FALL       1
I__413/O                              InMux                        217              3714   +INF  FALL       1
U110_ATA.CYCLE_COUNT_6_LC_17_6_6/in0  LogicCell40_SEQ_MODE_1000      0              3714   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_6_LC_17_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_1_LC_17_7_0/in2
Capture Clock    : U110_ATA.CYCLE_COUNT_1_LC_17_7_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3764
---------------------------------------   ---- 
End-of-path arrival time (ps)             3764
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__362/I                              Odrv12                         0               973   +INF  FALL       1
I__362/O                              Odrv12                       540              1513   +INF  FALL       1
I__363/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__363/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__364/I                              LocalMux                       0              2053   +INF  FALL       1
I__364/O                              LocalMux                     309              2362   +INF  FALL       1
I__369/I                              InMux                          0              2362   +INF  FALL       1
I__369/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/in3     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/lcout   LogicCell40_SEQ_MODE_0000    288              2867   +INF  FALL      10
I__399/I                              Odrv4                          0              2867   +INF  FALL       1
I__399/O                              Odrv4                        372              3238   +INF  FALL       1
I__405/I                              LocalMux                       0              3238   +INF  FALL       1
I__405/O                              LocalMux                     309              3547   +INF  FALL       1
I__415/I                              InMux                          0              3547   +INF  FALL       1
I__415/O                              InMux                        217              3764   +INF  FALL       1
I__420/I                              CascadeMux                     0              3764   +INF  FALL       1
I__420/O                              CascadeMux                     0              3764   +INF  FALL       1
U110_ATA.CYCLE_COUNT_1_LC_17_7_0/in2  LogicCell40_SEQ_MODE_1000      0              3764   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__302/I                                            ClkMux                         0              2527  RISE       1
I__302/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_1_LC_17_7_0/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RESETn
Path End         : U110_ATA.CYCLE_COUNT_7_LC_17_6_7/in1
Capture Clock    : U110_ATA.CYCLE_COUNT_7_LC_17_6_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK40:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2835
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3764
---------------------------------------   ---- 
End-of-path arrival time (ps)             3764
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RESETn                                U110_TOP                       0                 0   +INF  RISE       1
RESETn_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
RESETn_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
RESETn_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RESETn_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__362/I                              Odrv12                         0               973   +INF  FALL       1
I__362/O                              Odrv12                       540              1513   +INF  FALL       1
I__363/I                              Span12Mux_h                    0              1513   +INF  FALL       1
I__363/O                              Span12Mux_h                  540              2053   +INF  FALL       1
I__364/I                              LocalMux                       0              2053   +INF  FALL       1
I__364/O                              LocalMux                     309              2362   +INF  FALL       1
I__369/I                              InMux                          0              2362   +INF  FALL       1
I__369/O                              InMux                        217              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/in3     LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
RESETn_ibuf_RNIM9SF_LC_17_5_7/lcout   LogicCell40_SEQ_MODE_0000    288              2867   +INF  FALL      10
I__399/I                              Odrv4                          0              2867   +INF  FALL       1
I__399/O                              Odrv4                        372              3238   +INF  FALL       1
I__404/I                              LocalMux                       0              3238   +INF  FALL       1
I__404/O                              LocalMux                     309              3547   +INF  FALL       1
I__414/I                              InMux                          0              3547   +INF  FALL       1
I__414/O                              InMux                        217              3764   +INF  FALL       1
U110_ATA.CYCLE_COUNT_7_LC_17_6_7/in1  LogicCell40_SEQ_MODE_1000      0              3764   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK40                                               U110_TOP                       0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK40_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK40_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__298/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__298/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__299/I                                            GlobalMux                      0              2372  RISE       1
I__299/O                                            GlobalMux                    154              2527  RISE       1
I__300/I                                            ClkMux                         0              2527  RISE       1
I__300/O                                            ClkMux                       309              2835  RISE       1
U110_ATA.CYCLE_COUNT_7_LC_17_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2835  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

