/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* TC */
#define TC__0__INTTYPE CYREG_PICU2_INTTYPE7
#define TC__0__MASK 0x80u
#define TC__0__PC CYREG_PRT2_PC7
#define TC__0__PORT 2u
#define TC__0__SHIFT 7u
#define TC__AG CYREG_PRT2_AG
#define TC__AMUX CYREG_PRT2_AMUX
#define TC__BIE CYREG_PRT2_BIE
#define TC__BIT_MASK CYREG_PRT2_BIT_MASK
#define TC__BYP CYREG_PRT2_BYP
#define TC__CTL CYREG_PRT2_CTL
#define TC__DM0 CYREG_PRT2_DM0
#define TC__DM1 CYREG_PRT2_DM1
#define TC__DM2 CYREG_PRT2_DM2
#define TC__DR CYREG_PRT2_DR
#define TC__INP_DIS CYREG_PRT2_INP_DIS
#define TC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define TC__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define TC__LCD_EN CYREG_PRT2_LCD_EN
#define TC__MASK 0x80u
#define TC__PORT 2u
#define TC__PRT CYREG_PRT2_PRT
#define TC__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define TC__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define TC__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define TC__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define TC__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define TC__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define TC__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define TC__PS CYREG_PRT2_PS
#define TC__SHIFT 7u
#define TC__SLW CYREG_PRT2_SLW
#define TC_word__0__INTTYPE CYREG_PICU1_INTTYPE6
#define TC_word__0__MASK 0x40u
#define TC_word__0__PC CYREG_PRT1_PC6
#define TC_word__0__PORT 1u
#define TC_word__0__SHIFT 6u
#define TC_word__AG CYREG_PRT1_AG
#define TC_word__AMUX CYREG_PRT1_AMUX
#define TC_word__BIE CYREG_PRT1_BIE
#define TC_word__BIT_MASK CYREG_PRT1_BIT_MASK
#define TC_word__BYP CYREG_PRT1_BYP
#define TC_word__CTL CYREG_PRT1_CTL
#define TC_word__DM0 CYREG_PRT1_DM0
#define TC_word__DM1 CYREG_PRT1_DM1
#define TC_word__DM2 CYREG_PRT1_DM2
#define TC_word__DR CYREG_PRT1_DR
#define TC_word__INP_DIS CYREG_PRT1_INP_DIS
#define TC_word__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define TC_word__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define TC_word__LCD_EN CYREG_PRT1_LCD_EN
#define TC_word__MASK 0x40u
#define TC_word__PORT 1u
#define TC_word__PRT CYREG_PRT1_PRT
#define TC_word__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define TC_word__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define TC_word__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define TC_word__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define TC_word__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define TC_word__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define TC_word__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define TC_word__PS CYREG_PRT1_PS
#define TC_word__SHIFT 6u
#define TC_word__SLW CYREG_PRT1_SLW

/* EN1 */
#define EN1__0__INTTYPE CYREG_PICU3_INTTYPE5
#define EN1__0__MASK 0x20u
#define EN1__0__PC CYREG_PRT3_PC5
#define EN1__0__PORT 3u
#define EN1__0__SHIFT 5u
#define EN1__AG CYREG_PRT3_AG
#define EN1__AMUX CYREG_PRT3_AMUX
#define EN1__BIE CYREG_PRT3_BIE
#define EN1__BIT_MASK CYREG_PRT3_BIT_MASK
#define EN1__BYP CYREG_PRT3_BYP
#define EN1__CTL CYREG_PRT3_CTL
#define EN1__DM0 CYREG_PRT3_DM0
#define EN1__DM1 CYREG_PRT3_DM1
#define EN1__DM2 CYREG_PRT3_DM2
#define EN1__DR CYREG_PRT3_DR
#define EN1__INP_DIS CYREG_PRT3_INP_DIS
#define EN1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define EN1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define EN1__LCD_EN CYREG_PRT3_LCD_EN
#define EN1__MASK 0x20u
#define EN1__PORT 3u
#define EN1__PRT CYREG_PRT3_PRT
#define EN1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define EN1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define EN1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define EN1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define EN1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define EN1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define EN1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define EN1__PS CYREG_PRT3_PS
#define EN1__SHIFT 5u
#define EN1__SLW CYREG_PRT3_SLW

/* LED */
#define LED__0__INTTYPE CYREG_PICU2_INTTYPE1
#define LED__0__MASK 0x02u
#define LED__0__PC CYREG_PRT2_PC1
#define LED__0__PORT 2u
#define LED__0__SHIFT 1u
#define LED__AG CYREG_PRT2_AG
#define LED__AMUX CYREG_PRT2_AMUX
#define LED__BIE CYREG_PRT2_BIE
#define LED__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED__BYP CYREG_PRT2_BYP
#define LED__CTL CYREG_PRT2_CTL
#define LED__DM0 CYREG_PRT2_DM0
#define LED__DM1 CYREG_PRT2_DM1
#define LED__DM2 CYREG_PRT2_DM2
#define LED__DR CYREG_PRT2_DR
#define LED__INP_DIS CYREG_PRT2_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT2_LCD_EN
#define LED__MASK 0x02u
#define LED__PORT 2u
#define LED__PRT CYREG_PRT2_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED__PS CYREG_PRT2_PS
#define LED__SHIFT 1u
#define LED__SLW CYREG_PRT2_SLW
#define LED_ON_Sync_ctrl_reg__0__MASK 0x01u
#define LED_ON_Sync_ctrl_reg__0__POS 0
#define LED_ON_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define LED_ON_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define LED_ON_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define LED_ON_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define LED_ON_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define LED_ON_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define LED_ON_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define LED_ON_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define LED_ON_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define LED_ON_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define LED_ON_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB12_CTL
#define LED_ON_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define LED_ON_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB12_CTL
#define LED_ON_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define LED_ON_Sync_ctrl_reg__MASK 0x01u
#define LED_ON_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define LED_ON_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define LED_ON_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB12_MSK

/* PPS */
#define PPS__0__INTTYPE CYREG_PICU0_INTTYPE4
#define PPS__0__MASK 0x10u
#define PPS__0__PC CYREG_PRT0_PC4
#define PPS__0__PORT 0u
#define PPS__0__SHIFT 4u
#define PPS__AG CYREG_PRT0_AG
#define PPS__AMUX CYREG_PRT0_AMUX
#define PPS__BIE CYREG_PRT0_BIE
#define PPS__BIT_MASK CYREG_PRT0_BIT_MASK
#define PPS__BYP CYREG_PRT0_BYP
#define PPS__CTL CYREG_PRT0_CTL
#define PPS__DM0 CYREG_PRT0_DM0
#define PPS__DM1 CYREG_PRT0_DM1
#define PPS__DM2 CYREG_PRT0_DM2
#define PPS__DR CYREG_PRT0_DR
#define PPS__INP_DIS CYREG_PRT0_INP_DIS
#define PPS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define PPS__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PPS__LCD_EN CYREG_PRT0_LCD_EN
#define PPS__MASK 0x10u
#define PPS__PORT 0u
#define PPS__PRT CYREG_PRT0_PRT
#define PPS__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PPS__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PPS__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PPS__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PPS__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PPS__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PPS__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PPS__PS CYREG_PRT0_PS
#define PPS__SHIFT 4u
#define PPS__SLW CYREG_PRT0_SLW

/* LOAD */
#define LOAD__0__INTTYPE CYREG_PICU0_INTTYPE1
#define LOAD__0__MASK 0x02u
#define LOAD__0__PC CYREG_PRT0_PC1
#define LOAD__0__PORT 0u
#define LOAD__0__SHIFT 1u
#define LOAD__AG CYREG_PRT0_AG
#define LOAD__AMUX CYREG_PRT0_AMUX
#define LOAD__BIE CYREG_PRT0_BIE
#define LOAD__BIT_MASK CYREG_PRT0_BIT_MASK
#define LOAD__BYP CYREG_PRT0_BYP
#define LOAD__CTL CYREG_PRT0_CTL
#define LOAD__DM0 CYREG_PRT0_DM0
#define LOAD__DM1 CYREG_PRT0_DM1
#define LOAD__DM2 CYREG_PRT0_DM2
#define LOAD__DR CYREG_PRT0_DR
#define LOAD__INP_DIS CYREG_PRT0_INP_DIS
#define LOAD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LOAD__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LOAD__LCD_EN CYREG_PRT0_LCD_EN
#define LOAD__MASK 0x02u
#define LOAD__PORT 0u
#define LOAD__PRT CYREG_PRT0_PRT
#define LOAD__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LOAD__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LOAD__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LOAD__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LOAD__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LOAD__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LOAD__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LOAD__PS CYREG_PRT0_PS
#define LOAD__SHIFT 1u
#define LOAD__SLW CYREG_PRT0_SLW
#define LOAD_1__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LOAD_1__0__MASK 0x01u
#define LOAD_1__0__PC CYREG_PRT2_PC0
#define LOAD_1__0__PORT 2u
#define LOAD_1__0__SHIFT 0u
#define LOAD_1__AG CYREG_PRT2_AG
#define LOAD_1__AMUX CYREG_PRT2_AMUX
#define LOAD_1__BIE CYREG_PRT2_BIE
#define LOAD_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define LOAD_1__BYP CYREG_PRT2_BYP
#define LOAD_1__CTL CYREG_PRT2_CTL
#define LOAD_1__DM0 CYREG_PRT2_DM0
#define LOAD_1__DM1 CYREG_PRT2_DM1
#define LOAD_1__DM2 CYREG_PRT2_DM2
#define LOAD_1__DR CYREG_PRT2_DR
#define LOAD_1__INP_DIS CYREG_PRT2_INP_DIS
#define LOAD_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LOAD_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LOAD_1__LCD_EN CYREG_PRT2_LCD_EN
#define LOAD_1__MASK 0x01u
#define LOAD_1__PORT 2u
#define LOAD_1__PRT CYREG_PRT2_PRT
#define LOAD_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LOAD_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LOAD_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LOAD_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LOAD_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LOAD_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LOAD_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LOAD_1__PS CYREG_PRT2_PS
#define LOAD_1__SHIFT 0u
#define LOAD_1__SLW CYREG_PRT2_SLW

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE0
#define Rx_1__0__MASK 0x01u
#define Rx_1__0__PC CYREG_PRT12_PC0
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 0u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x01u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 0u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE1
#define Tx_1__0__MASK 0x02u
#define Tx_1__0__PC CYREG_PRT12_PC1
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 1u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x02u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 1u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* UART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB06_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB06_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB06_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB06_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB06_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB06_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB06_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB06_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB06_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB06_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB06_F1
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB06_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB06_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB04_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB04_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB04_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB04_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB04_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB04_F1
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB05_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB05_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB05_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB05_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB05_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB05_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB05_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB05_ST
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x00u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x01u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x01u

/* Start */
#define Start__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Start__0__MASK 0x04u
#define Start__0__PC CYREG_PRT2_PC2
#define Start__0__PORT 2u
#define Start__0__SHIFT 2u
#define Start__AG CYREG_PRT2_AG
#define Start__AMUX CYREG_PRT2_AMUX
#define Start__BIE CYREG_PRT2_BIE
#define Start__BIT_MASK CYREG_PRT2_BIT_MASK
#define Start__BYP CYREG_PRT2_BYP
#define Start__CTL CYREG_PRT2_CTL
#define Start__DM0 CYREG_PRT2_DM0
#define Start__DM1 CYREG_PRT2_DM1
#define Start__DM2 CYREG_PRT2_DM2
#define Start__DR CYREG_PRT2_DR
#define Start__INP_DIS CYREG_PRT2_INP_DIS
#define Start__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Start__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Start__LCD_EN CYREG_PRT2_LCD_EN
#define Start__MASK 0x04u
#define Start__PORT 2u
#define Start__PRT CYREG_PRT2_PRT
#define Start__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Start__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Start__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Start__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Start__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Start__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Start__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Start__PS CYREG_PRT2_PS
#define Start__SHIFT 2u
#define Start__SLW CYREG_PRT2_SLW

/* DOut1N */
#define DOut1N__0__INTTYPE CYREG_PICU12_INTTYPE6
#define DOut1N__0__MASK 0x40u
#define DOut1N__0__PC CYREG_PRT12_PC6
#define DOut1N__0__PORT 12u
#define DOut1N__0__SHIFT 6u
#define DOut1N__AG CYREG_PRT12_AG
#define DOut1N__BIE CYREG_PRT12_BIE
#define DOut1N__BIT_MASK CYREG_PRT12_BIT_MASK
#define DOut1N__BYP CYREG_PRT12_BYP
#define DOut1N__DM0 CYREG_PRT12_DM0
#define DOut1N__DM1 CYREG_PRT12_DM1
#define DOut1N__DM2 CYREG_PRT12_DM2
#define DOut1N__DR CYREG_PRT12_DR
#define DOut1N__INP_DIS CYREG_PRT12_INP_DIS
#define DOut1N__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define DOut1N__MASK 0x40u
#define DOut1N__PORT 12u
#define DOut1N__PRT CYREG_PRT12_PRT
#define DOut1N__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define DOut1N__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define DOut1N__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define DOut1N__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define DOut1N__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define DOut1N__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define DOut1N__PS CYREG_PRT12_PS
#define DOut1N__SHIFT 6u
#define DOut1N__SIO_CFG CYREG_PRT12_SIO_CFG
#define DOut1N__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define DOut1N__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define DOut1N__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define DOut1N__SLW CYREG_PRT12_SLW

/* DOut1P */
#define DOut1P__0__INTTYPE CYREG_PICU12_INTTYPE7
#define DOut1P__0__MASK 0x80u
#define DOut1P__0__PC CYREG_PRT12_PC7
#define DOut1P__0__PORT 12u
#define DOut1P__0__SHIFT 7u
#define DOut1P__AG CYREG_PRT12_AG
#define DOut1P__BIE CYREG_PRT12_BIE
#define DOut1P__BIT_MASK CYREG_PRT12_BIT_MASK
#define DOut1P__BYP CYREG_PRT12_BYP
#define DOut1P__DM0 CYREG_PRT12_DM0
#define DOut1P__DM1 CYREG_PRT12_DM1
#define DOut1P__DM2 CYREG_PRT12_DM2
#define DOut1P__DR CYREG_PRT12_DR
#define DOut1P__INP_DIS CYREG_PRT12_INP_DIS
#define DOut1P__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define DOut1P__MASK 0x80u
#define DOut1P__PORT 12u
#define DOut1P__PRT CYREG_PRT12_PRT
#define DOut1P__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define DOut1P__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define DOut1P__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define DOut1P__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define DOut1P__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define DOut1P__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define DOut1P__PS CYREG_PRT12_PS
#define DOut1P__SHIFT 7u
#define DOut1P__SIO_CFG CYREG_PRT12_SIO_CFG
#define DOut1P__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define DOut1P__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define DOut1P__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define DOut1P__SLW CYREG_PRT12_SLW

/* Period */
#define Period_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define Period_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define Period_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define Period_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define Period_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Period_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define Period_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define Period_bSR_sC32_BShiftRegDp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define Period_bSR_sC32_BShiftRegDp_u0__A0_REG CYREG_B0_UDB12_A0
#define Period_bSR_sC32_BShiftRegDp_u0__A1_REG CYREG_B0_UDB12_A1
#define Period_bSR_sC32_BShiftRegDp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define Period_bSR_sC32_BShiftRegDp_u0__D0_REG CYREG_B0_UDB12_D0
#define Period_bSR_sC32_BShiftRegDp_u0__D1_REG CYREG_B0_UDB12_D1
#define Period_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Period_bSR_sC32_BShiftRegDp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define Period_bSR_sC32_BShiftRegDp_u0__F0_REG CYREG_B0_UDB12_F0
#define Period_bSR_sC32_BShiftRegDp_u0__F1_REG CYREG_B0_UDB12_F1
#define Period_bSR_sC32_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Period_bSR_sC32_BShiftRegDp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Period_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define Period_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define Period_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define Period_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define Period_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Period_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define Period_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define Period_bSR_sC32_BShiftRegDp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define Period_bSR_sC32_BShiftRegDp_u1__A0_REG CYREG_B0_UDB13_A0
#define Period_bSR_sC32_BShiftRegDp_u1__A1_REG CYREG_B0_UDB13_A1
#define Period_bSR_sC32_BShiftRegDp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define Period_bSR_sC32_BShiftRegDp_u1__D0_REG CYREG_B0_UDB13_D0
#define Period_bSR_sC32_BShiftRegDp_u1__D1_REG CYREG_B0_UDB13_D1
#define Period_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Period_bSR_sC32_BShiftRegDp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define Period_bSR_sC32_BShiftRegDp_u1__F0_REG CYREG_B0_UDB13_F0
#define Period_bSR_sC32_BShiftRegDp_u1__F1_REG CYREG_B0_UDB13_F1
#define Period_bSR_sC32_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Period_bSR_sC32_BShiftRegDp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Period_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define Period_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define Period_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define Period_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define Period_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Period_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define Period_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define Period_bSR_sC32_BShiftRegDp_u2__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define Period_bSR_sC32_BShiftRegDp_u2__A0_REG CYREG_B0_UDB14_A0
#define Period_bSR_sC32_BShiftRegDp_u2__A1_REG CYREG_B0_UDB14_A1
#define Period_bSR_sC32_BShiftRegDp_u2__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define Period_bSR_sC32_BShiftRegDp_u2__D0_REG CYREG_B0_UDB14_D0
#define Period_bSR_sC32_BShiftRegDp_u2__D1_REG CYREG_B0_UDB14_D1
#define Period_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Period_bSR_sC32_BShiftRegDp_u2__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define Period_bSR_sC32_BShiftRegDp_u2__F0_REG CYREG_B0_UDB14_F0
#define Period_bSR_sC32_BShiftRegDp_u2__F1_REG CYREG_B0_UDB14_F1
#define Period_bSR_sC32_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Period_bSR_sC32_BShiftRegDp_u2__PER_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Period_bSR_sC32_BShiftRegDp_u3__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define Period_bSR_sC32_BShiftRegDp_u3__A0_REG CYREG_B0_UDB15_A0
#define Period_bSR_sC32_BShiftRegDp_u3__A1_REG CYREG_B0_UDB15_A1
#define Period_bSR_sC32_BShiftRegDp_u3__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define Period_bSR_sC32_BShiftRegDp_u3__D0_REG CYREG_B0_UDB15_D0
#define Period_bSR_sC32_BShiftRegDp_u3__D1_REG CYREG_B0_UDB15_D1
#define Period_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define Period_bSR_sC32_BShiftRegDp_u3__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define Period_bSR_sC32_BShiftRegDp_u3__F0_REG CYREG_B0_UDB15_F0
#define Period_bSR_sC32_BShiftRegDp_u3__F1_REG CYREG_B0_UDB15_F1
#define Period_bSR_sC32_BShiftRegDp_u3__MSK_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Period_bSR_sC32_BShiftRegDp_u3__PER_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Period_bSR_StsReg__0__MASK 0x01u
#define Period_bSR_StsReg__0__POS 0
#define Period_bSR_StsReg__3__MASK 0x08u
#define Period_bSR_StsReg__3__POS 3
#define Period_bSR_StsReg__4__MASK 0x10u
#define Period_bSR_StsReg__4__POS 4
#define Period_bSR_StsReg__5__MASK 0x20u
#define Period_bSR_StsReg__5__POS 5
#define Period_bSR_StsReg__6__MASK 0x40u
#define Period_bSR_StsReg__6__POS 6
#define Period_bSR_StsReg__MASK 0x79u
#define Period_bSR_StsReg__MASK_REG CYREG_B0_UDB15_MSK
#define Period_bSR_StsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Period_bSR_StsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Period_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define Period_bSR_StsReg__STATUS_CNT_REG CYREG_B0_UDB15_ST_CTL
#define Period_bSR_StsReg__STATUS_CONTROL_REG CYREG_B0_UDB15_ST_CTL
#define Period_bSR_StsReg__STATUS_REG CYREG_B0_UDB15_ST
#define Period_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define Period_bSR_SyncCtl_CtrlReg__0__POS 0
#define Period_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Period_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define Period_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define Period_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define Period_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define Period_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define Period_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define Period_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define Period_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define Period_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Period_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB14_CTL
#define Period_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define Period_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB14_CTL
#define Period_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define Period_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define Period_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Period_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Period_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB14_MSK

/* Sh_out */
#define Sh_out__0__INTTYPE CYREG_PICU3_INTTYPE6
#define Sh_out__0__MASK 0x40u
#define Sh_out__0__PC CYREG_PRT3_PC6
#define Sh_out__0__PORT 3u
#define Sh_out__0__SHIFT 6u
#define Sh_out__AG CYREG_PRT3_AG
#define Sh_out__AMUX CYREG_PRT3_AMUX
#define Sh_out__BIE CYREG_PRT3_BIE
#define Sh_out__BIT_MASK CYREG_PRT3_BIT_MASK
#define Sh_out__BYP CYREG_PRT3_BYP
#define Sh_out__CTL CYREG_PRT3_CTL
#define Sh_out__DM0 CYREG_PRT3_DM0
#define Sh_out__DM1 CYREG_PRT3_DM1
#define Sh_out__DM2 CYREG_PRT3_DM2
#define Sh_out__DR CYREG_PRT3_DR
#define Sh_out__INP_DIS CYREG_PRT3_INP_DIS
#define Sh_out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Sh_out__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Sh_out__LCD_EN CYREG_PRT3_LCD_EN
#define Sh_out__MASK 0x40u
#define Sh_out__PORT 3u
#define Sh_out__PRT CYREG_PRT3_PRT
#define Sh_out__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Sh_out__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Sh_out__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Sh_out__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Sh_out__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Sh_out__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Sh_out__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Sh_out__PS CYREG_PRT3_PS
#define Sh_out__SHIFT 6u
#define Sh_out__SLW CYREG_PRT3_SLW

/* isr_rx */
#define isr_rx__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_rx__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_rx__INTC_MASK 0x08u
#define isr_rx__INTC_NUMBER 3u
#define isr_rx__INTC_PRIOR_NUM 7u
#define isr_rx__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_rx__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_rx__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Compare */
#define Compare__0__INTTYPE CYREG_PICU2_INTTYPE6
#define Compare__0__MASK 0x40u
#define Compare__0__PC CYREG_PRT2_PC6
#define Compare__0__PORT 2u
#define Compare__0__SHIFT 6u
#define Compare__AG CYREG_PRT2_AG
#define Compare__AMUX CYREG_PRT2_AMUX
#define Compare__BIE CYREG_PRT2_BIE
#define Compare__BIT_MASK CYREG_PRT2_BIT_MASK
#define Compare__BYP CYREG_PRT2_BYP
#define Compare__CTL CYREG_PRT2_CTL
#define Compare__DM0 CYREG_PRT2_DM0
#define Compare__DM1 CYREG_PRT2_DM1
#define Compare__DM2 CYREG_PRT2_DM2
#define Compare__DR CYREG_PRT2_DR
#define Compare__INP_DIS CYREG_PRT2_INP_DIS
#define Compare__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Compare__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Compare__LCD_EN CYREG_PRT2_LCD_EN
#define Compare__MASK 0x40u
#define Compare__PORT 2u
#define Compare__PRT CYREG_PRT2_PRT
#define Compare__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Compare__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Compare__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Compare__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Compare__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Compare__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Compare__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Compare__PS CYREG_PRT2_PS
#define Compare__SHIFT 6u
#define Compare__SLW CYREG_PRT2_SLW

/* Out_cap */
#define Out_cap__0__INTTYPE CYREG_PICU12_INTTYPE4
#define Out_cap__0__MASK 0x10u
#define Out_cap__0__PC CYREG_PRT12_PC4
#define Out_cap__0__PORT 12u
#define Out_cap__0__SHIFT 4u
#define Out_cap__AG CYREG_PRT12_AG
#define Out_cap__BIE CYREG_PRT12_BIE
#define Out_cap__BIT_MASK CYREG_PRT12_BIT_MASK
#define Out_cap__BYP CYREG_PRT12_BYP
#define Out_cap__DM0 CYREG_PRT12_DM0
#define Out_cap__DM1 CYREG_PRT12_DM1
#define Out_cap__DM2 CYREG_PRT12_DM2
#define Out_cap__DR CYREG_PRT12_DR
#define Out_cap__INP_DIS CYREG_PRT12_INP_DIS
#define Out_cap__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Out_cap__MASK 0x10u
#define Out_cap__PORT 12u
#define Out_cap__PRT CYREG_PRT12_PRT
#define Out_cap__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Out_cap__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Out_cap__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Out_cap__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Out_cap__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Out_cap__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Out_cap__PS CYREG_PRT12_PS
#define Out_cap__SHIFT 4u
#define Out_cap__SIO_CFG CYREG_PRT12_SIO_CFG
#define Out_cap__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Out_cap__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Out_cap__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Out_cap__SLW CYREG_PRT12_SLW
#define Out_cap_comp_tc__0__INTTYPE CYREG_PICU12_INTTYPE5
#define Out_cap_comp_tc__0__MASK 0x20u
#define Out_cap_comp_tc__0__PC CYREG_PRT12_PC5
#define Out_cap_comp_tc__0__PORT 12u
#define Out_cap_comp_tc__0__SHIFT 5u
#define Out_cap_comp_tc__AG CYREG_PRT12_AG
#define Out_cap_comp_tc__BIE CYREG_PRT12_BIE
#define Out_cap_comp_tc__BIT_MASK CYREG_PRT12_BIT_MASK
#define Out_cap_comp_tc__BYP CYREG_PRT12_BYP
#define Out_cap_comp_tc__DM0 CYREG_PRT12_DM0
#define Out_cap_comp_tc__DM1 CYREG_PRT12_DM1
#define Out_cap_comp_tc__DM2 CYREG_PRT12_DM2
#define Out_cap_comp_tc__DR CYREG_PRT12_DR
#define Out_cap_comp_tc__INP_DIS CYREG_PRT12_INP_DIS
#define Out_cap_comp_tc__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Out_cap_comp_tc__MASK 0x20u
#define Out_cap_comp_tc__PORT 12u
#define Out_cap_comp_tc__PRT CYREG_PRT12_PRT
#define Out_cap_comp_tc__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Out_cap_comp_tc__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Out_cap_comp_tc__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Out_cap_comp_tc__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Out_cap_comp_tc__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Out_cap_comp_tc__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Out_cap_comp_tc__PS CYREG_PRT12_PS
#define Out_cap_comp_tc__SHIFT 5u
#define Out_cap_comp_tc__SIO_CFG CYREG_PRT12_SIO_CFG
#define Out_cap_comp_tc__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Out_cap_comp_tc__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Out_cap_comp_tc__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Out_cap_comp_tc__SLW CYREG_PRT12_SLW

/* ClockEnc */
#define ClockEnc__0__INTTYPE CYREG_PICU1_INTTYPE5
#define ClockEnc__0__MASK 0x20u
#define ClockEnc__0__PC CYREG_PRT1_PC5
#define ClockEnc__0__PORT 1u
#define ClockEnc__0__SHIFT 5u
#define ClockEnc__AG CYREG_PRT1_AG
#define ClockEnc__AMUX CYREG_PRT1_AMUX
#define ClockEnc__BIE CYREG_PRT1_BIE
#define ClockEnc__BIT_MASK CYREG_PRT1_BIT_MASK
#define ClockEnc__BYP CYREG_PRT1_BYP
#define ClockEnc__CTL CYREG_PRT1_CTL
#define ClockEnc__DM0 CYREG_PRT1_DM0
#define ClockEnc__DM1 CYREG_PRT1_DM1
#define ClockEnc__DM2 CYREG_PRT1_DM2
#define ClockEnc__DR CYREG_PRT1_DR
#define ClockEnc__INP_DIS CYREG_PRT1_INP_DIS
#define ClockEnc__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define ClockEnc__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define ClockEnc__LCD_EN CYREG_PRT1_LCD_EN
#define ClockEnc__MASK 0x20u
#define ClockEnc__PORT 1u
#define ClockEnc__PRT CYREG_PRT1_PRT
#define ClockEnc__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define ClockEnc__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define ClockEnc__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define ClockEnc__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define ClockEnc__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define ClockEnc__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define ClockEnc__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define ClockEnc__PS CYREG_PRT1_PS
#define ClockEnc__SHIFT 5u
#define ClockEnc__SLW CYREG_PRT1_SLW

/* SigmaReg */
#define SigmaReg_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define SigmaReg_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define SigmaReg_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define SigmaReg_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define SigmaReg_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define SigmaReg_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define SigmaReg_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define SigmaReg_bSR_sC32_BShiftRegDp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define SigmaReg_bSR_sC32_BShiftRegDp_u0__A0_REG CYREG_B1_UDB08_A0
#define SigmaReg_bSR_sC32_BShiftRegDp_u0__A1_REG CYREG_B1_UDB08_A1
#define SigmaReg_bSR_sC32_BShiftRegDp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define SigmaReg_bSR_sC32_BShiftRegDp_u0__D0_REG CYREG_B1_UDB08_D0
#define SigmaReg_bSR_sC32_BShiftRegDp_u0__D1_REG CYREG_B1_UDB08_D1
#define SigmaReg_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define SigmaReg_bSR_sC32_BShiftRegDp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define SigmaReg_bSR_sC32_BShiftRegDp_u0__F0_REG CYREG_B1_UDB08_F0
#define SigmaReg_bSR_sC32_BShiftRegDp_u0__F1_REG CYREG_B1_UDB08_F1
#define SigmaReg_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define SigmaReg_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define SigmaReg_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define SigmaReg_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define SigmaReg_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define SigmaReg_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define SigmaReg_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define SigmaReg_bSR_sC32_BShiftRegDp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define SigmaReg_bSR_sC32_BShiftRegDp_u1__A0_REG CYREG_B1_UDB09_A0
#define SigmaReg_bSR_sC32_BShiftRegDp_u1__A1_REG CYREG_B1_UDB09_A1
#define SigmaReg_bSR_sC32_BShiftRegDp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define SigmaReg_bSR_sC32_BShiftRegDp_u1__D0_REG CYREG_B1_UDB09_D0
#define SigmaReg_bSR_sC32_BShiftRegDp_u1__D1_REG CYREG_B1_UDB09_D1
#define SigmaReg_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define SigmaReg_bSR_sC32_BShiftRegDp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define SigmaReg_bSR_sC32_BShiftRegDp_u1__F0_REG CYREG_B1_UDB09_F0
#define SigmaReg_bSR_sC32_BShiftRegDp_u1__F1_REG CYREG_B1_UDB09_F1
#define SigmaReg_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define SigmaReg_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define SigmaReg_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define SigmaReg_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define SigmaReg_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define SigmaReg_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define SigmaReg_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define SigmaReg_bSR_sC32_BShiftRegDp_u2__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define SigmaReg_bSR_sC32_BShiftRegDp_u2__A0_REG CYREG_B1_UDB10_A0
#define SigmaReg_bSR_sC32_BShiftRegDp_u2__A1_REG CYREG_B1_UDB10_A1
#define SigmaReg_bSR_sC32_BShiftRegDp_u2__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define SigmaReg_bSR_sC32_BShiftRegDp_u2__D0_REG CYREG_B1_UDB10_D0
#define SigmaReg_bSR_sC32_BShiftRegDp_u2__D1_REG CYREG_B1_UDB10_D1
#define SigmaReg_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define SigmaReg_bSR_sC32_BShiftRegDp_u2__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define SigmaReg_bSR_sC32_BShiftRegDp_u2__F0_REG CYREG_B1_UDB10_F0
#define SigmaReg_bSR_sC32_BShiftRegDp_u2__F1_REG CYREG_B1_UDB10_F1
#define SigmaReg_bSR_sC32_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define SigmaReg_bSR_sC32_BShiftRegDp_u2__PER_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define SigmaReg_bSR_sC32_BShiftRegDp_u3__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define SigmaReg_bSR_sC32_BShiftRegDp_u3__A0_REG CYREG_B1_UDB11_A0
#define SigmaReg_bSR_sC32_BShiftRegDp_u3__A1_REG CYREG_B1_UDB11_A1
#define SigmaReg_bSR_sC32_BShiftRegDp_u3__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define SigmaReg_bSR_sC32_BShiftRegDp_u3__D0_REG CYREG_B1_UDB11_D0
#define SigmaReg_bSR_sC32_BShiftRegDp_u3__D1_REG CYREG_B1_UDB11_D1
#define SigmaReg_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define SigmaReg_bSR_sC32_BShiftRegDp_u3__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define SigmaReg_bSR_sC32_BShiftRegDp_u3__F0_REG CYREG_B1_UDB11_F0
#define SigmaReg_bSR_sC32_BShiftRegDp_u3__F1_REG CYREG_B1_UDB11_F1
#define SigmaReg_bSR_sC32_BShiftRegDp_u3__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define SigmaReg_bSR_sC32_BShiftRegDp_u3__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define SigmaReg_bSR_StsReg__3__MASK 0x08u
#define SigmaReg_bSR_StsReg__3__POS 3
#define SigmaReg_bSR_StsReg__4__MASK 0x10u
#define SigmaReg_bSR_StsReg__4__POS 4
#define SigmaReg_bSR_StsReg__5__MASK 0x20u
#define SigmaReg_bSR_StsReg__5__POS 5
#define SigmaReg_bSR_StsReg__6__MASK 0x40u
#define SigmaReg_bSR_StsReg__6__POS 6
#define SigmaReg_bSR_StsReg__MASK 0x78u
#define SigmaReg_bSR_StsReg__MASK_REG CYREG_B1_UDB11_MSK
#define SigmaReg_bSR_StsReg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define SigmaReg_bSR_StsReg__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define SigmaReg_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define SigmaReg_bSR_StsReg__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define SigmaReg_bSR_StsReg__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define SigmaReg_bSR_StsReg__STATUS_REG CYREG_B1_UDB11_ST
#define SigmaReg_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define SigmaReg_bSR_SyncCtl_CtrlReg__0__POS 0
#define SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define SigmaReg_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define SigmaReg_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B1_UDB10_CTL
#define SigmaReg_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define SigmaReg_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B1_UDB10_CTL
#define SigmaReg_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define SigmaReg_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define SigmaReg_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define SigmaReg_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define SigmaReg_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B1_UDB10_MSK

/* FrameAllow */
#define FrameAllow_Sync_ctrl_reg__0__MASK 0x01u
#define FrameAllow_Sync_ctrl_reg__0__POS 0
#define FrameAllow_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define FrameAllow_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB15_CTL
#define FrameAllow_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define FrameAllow_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB15_CTL
#define FrameAllow_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define FrameAllow_Sync_ctrl_reg__MASK 0x01u
#define FrameAllow_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define FrameAllow_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define FrameAllow_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB15_MSK

/* Out_TikTak */
#define Out_TikTak__0__INTTYPE CYREG_PICU12_INTTYPE2
#define Out_TikTak__0__MASK 0x04u
#define Out_TikTak__0__PC CYREG_PRT12_PC2
#define Out_TikTak__0__PORT 12u
#define Out_TikTak__0__SHIFT 2u
#define Out_TikTak__AG CYREG_PRT12_AG
#define Out_TikTak__BIE CYREG_PRT12_BIE
#define Out_TikTak__BIT_MASK CYREG_PRT12_BIT_MASK
#define Out_TikTak__BYP CYREG_PRT12_BYP
#define Out_TikTak__DM0 CYREG_PRT12_DM0
#define Out_TikTak__DM1 CYREG_PRT12_DM1
#define Out_TikTak__DM2 CYREG_PRT12_DM2
#define Out_TikTak__DR CYREG_PRT12_DR
#define Out_TikTak__INP_DIS CYREG_PRT12_INP_DIS
#define Out_TikTak__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Out_TikTak__MASK 0x04u
#define Out_TikTak__PORT 12u
#define Out_TikTak__PRT CYREG_PRT12_PRT
#define Out_TikTak__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Out_TikTak__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Out_TikTak__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Out_TikTak__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Out_TikTak__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Out_TikTak__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Out_TikTak__PS CYREG_PRT12_PS
#define Out_TikTak__SHIFT 2u
#define Out_TikTak__SIO_CFG CYREG_PRT12_SIO_CFG
#define Out_TikTak__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Out_TikTak__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Out_TikTak__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Out_TikTak__SLW CYREG_PRT12_SLW

/* StartButton */
#define StartButton_sts_sts_reg__0__MASK 0x01u
#define StartButton_sts_sts_reg__0__POS 0
#define StartButton_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define StartButton_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define StartButton_sts_sts_reg__MASK 0x01u
#define StartButton_sts_sts_reg__MASK_REG CYREG_B1_UDB09_MSK
#define StartButton_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define StartButton_sts_sts_reg__STATUS_REG CYREG_B1_UDB09_ST

/* cap_comp_tc */
#define cap_comp_tc__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define cap_comp_tc__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define cap_comp_tc__INTC_MASK 0x02u
#define cap_comp_tc__INTC_NUMBER 1u
#define cap_comp_tc__INTC_PRIOR_NUM 7u
#define cap_comp_tc__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define cap_comp_tc__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define cap_comp_tc__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* sec_counter */
#define sec_counter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define sec_counter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define sec_counter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define sec_counter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define sec_counter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define sec_counter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define sec_counter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define sec_counter_CounterUDB_sC32_counterdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define sec_counter_CounterUDB_sC32_counterdp_u0__A0_REG CYREG_B0_UDB04_A0
#define sec_counter_CounterUDB_sC32_counterdp_u0__A1_REG CYREG_B0_UDB04_A1
#define sec_counter_CounterUDB_sC32_counterdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define sec_counter_CounterUDB_sC32_counterdp_u0__D0_REG CYREG_B0_UDB04_D0
#define sec_counter_CounterUDB_sC32_counterdp_u0__D1_REG CYREG_B0_UDB04_D1
#define sec_counter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define sec_counter_CounterUDB_sC32_counterdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define sec_counter_CounterUDB_sC32_counterdp_u0__F0_REG CYREG_B0_UDB04_F0
#define sec_counter_CounterUDB_sC32_counterdp_u0__F1_REG CYREG_B0_UDB04_F1
#define sec_counter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define sec_counter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define sec_counter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define sec_counter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define sec_counter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define sec_counter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define sec_counter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define sec_counter_CounterUDB_sC32_counterdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define sec_counter_CounterUDB_sC32_counterdp_u1__A0_REG CYREG_B0_UDB05_A0
#define sec_counter_CounterUDB_sC32_counterdp_u1__A1_REG CYREG_B0_UDB05_A1
#define sec_counter_CounterUDB_sC32_counterdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define sec_counter_CounterUDB_sC32_counterdp_u1__D0_REG CYREG_B0_UDB05_D0
#define sec_counter_CounterUDB_sC32_counterdp_u1__D1_REG CYREG_B0_UDB05_D1
#define sec_counter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define sec_counter_CounterUDB_sC32_counterdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define sec_counter_CounterUDB_sC32_counterdp_u1__F0_REG CYREG_B0_UDB05_F0
#define sec_counter_CounterUDB_sC32_counterdp_u1__F1_REG CYREG_B0_UDB05_F1
#define sec_counter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define sec_counter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define sec_counter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define sec_counter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define sec_counter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define sec_counter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define sec_counter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define sec_counter_CounterUDB_sC32_counterdp_u2__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define sec_counter_CounterUDB_sC32_counterdp_u2__A0_REG CYREG_B0_UDB06_A0
#define sec_counter_CounterUDB_sC32_counterdp_u2__A1_REG CYREG_B0_UDB06_A1
#define sec_counter_CounterUDB_sC32_counterdp_u2__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define sec_counter_CounterUDB_sC32_counterdp_u2__D0_REG CYREG_B0_UDB06_D0
#define sec_counter_CounterUDB_sC32_counterdp_u2__D1_REG CYREG_B0_UDB06_D1
#define sec_counter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define sec_counter_CounterUDB_sC32_counterdp_u2__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define sec_counter_CounterUDB_sC32_counterdp_u2__F0_REG CYREG_B0_UDB06_F0
#define sec_counter_CounterUDB_sC32_counterdp_u2__F1_REG CYREG_B0_UDB06_F1
#define sec_counter_CounterUDB_sC32_counterdp_u2__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define sec_counter_CounterUDB_sC32_counterdp_u2__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define sec_counter_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define sec_counter_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define sec_counter_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define sec_counter_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define sec_counter_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define sec_counter_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define sec_counter_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define sec_counter_CounterUDB_sC32_counterdp_u3__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define sec_counter_CounterUDB_sC32_counterdp_u3__A0_REG CYREG_B0_UDB07_A0
#define sec_counter_CounterUDB_sC32_counterdp_u3__A1_REG CYREG_B0_UDB07_A1
#define sec_counter_CounterUDB_sC32_counterdp_u3__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define sec_counter_CounterUDB_sC32_counterdp_u3__D0_REG CYREG_B0_UDB07_D0
#define sec_counter_CounterUDB_sC32_counterdp_u3__D1_REG CYREG_B0_UDB07_D1
#define sec_counter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define sec_counter_CounterUDB_sC32_counterdp_u3__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define sec_counter_CounterUDB_sC32_counterdp_u3__F0_REG CYREG_B0_UDB07_F0
#define sec_counter_CounterUDB_sC32_counterdp_u3__F1_REG CYREG_B0_UDB07_F1
#define sec_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define sec_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define sec_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define sec_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define sec_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define sec_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define sec_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define sec_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define sec_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define sec_counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define sec_counter_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define sec_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define sec_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB03_CTL
#define sec_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define sec_counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB03_CTL
#define sec_counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define sec_counter_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define sec_counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define sec_counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define sec_counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB03_MSK
#define sec_counter_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define sec_counter_CounterUDB_sSTSReg_stsreg__0__POS 0
#define sec_counter_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define sec_counter_CounterUDB_sSTSReg_stsreg__1__POS 1
#define sec_counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define sec_counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define sec_counter_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define sec_counter_CounterUDB_sSTSReg_stsreg__2__POS 2
#define sec_counter_CounterUDB_sSTSReg_stsreg__4__MASK 0x10u
#define sec_counter_CounterUDB_sSTSReg_stsreg__4__POS 4
#define sec_counter_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define sec_counter_CounterUDB_sSTSReg_stsreg__5__POS 5
#define sec_counter_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define sec_counter_CounterUDB_sSTSReg_stsreg__6__POS 6
#define sec_counter_CounterUDB_sSTSReg_stsreg__MASK 0x77u
#define sec_counter_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB04_MSK
#define sec_counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define sec_counter_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB04_ST

/* Clock_tiktak */
#define Clock_tiktak__0__INTTYPE CYREG_PICU12_INTTYPE3
#define Clock_tiktak__0__MASK 0x08u
#define Clock_tiktak__0__PC CYREG_PRT12_PC3
#define Clock_tiktak__0__PORT 12u
#define Clock_tiktak__0__SHIFT 3u
#define Clock_tiktak__AG CYREG_PRT12_AG
#define Clock_tiktak__BIE CYREG_PRT12_BIE
#define Clock_tiktak__BIT_MASK CYREG_PRT12_BIT_MASK
#define Clock_tiktak__BYP CYREG_PRT12_BYP
#define Clock_tiktak__DM0 CYREG_PRT12_DM0
#define Clock_tiktak__DM1 CYREG_PRT12_DM1
#define Clock_tiktak__DM2 CYREG_PRT12_DM2
#define Clock_tiktak__DR CYREG_PRT12_DR
#define Clock_tiktak__INP_DIS CYREG_PRT12_INP_DIS
#define Clock_tiktak__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Clock_tiktak__MASK 0x08u
#define Clock_tiktak__PORT 12u
#define Clock_tiktak__PRT CYREG_PRT12_PRT
#define Clock_tiktak__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Clock_tiktak__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Clock_tiktak__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Clock_tiktak__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Clock_tiktak__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Clock_tiktak__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Clock_tiktak__PS CYREG_PRT12_PS
#define Clock_tiktak__SHIFT 3u
#define Clock_tiktak__SIO_CFG CYREG_PRT12_SIO_CFG
#define Clock_tiktak__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Clock_tiktak__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Clock_tiktak__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Clock_tiktak__SLW CYREG_PRT12_SLW

/* usec_counter */
#define usec_counter_CounterUDB_sC24_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define usec_counter_CounterUDB_sC24_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define usec_counter_CounterUDB_sC24_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define usec_counter_CounterUDB_sC24_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define usec_counter_CounterUDB_sC24_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define usec_counter_CounterUDB_sC24_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define usec_counter_CounterUDB_sC24_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define usec_counter_CounterUDB_sC24_counterdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define usec_counter_CounterUDB_sC24_counterdp_u0__A0_REG CYREG_B0_UDB00_A0
#define usec_counter_CounterUDB_sC24_counterdp_u0__A1_REG CYREG_B0_UDB00_A1
#define usec_counter_CounterUDB_sC24_counterdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define usec_counter_CounterUDB_sC24_counterdp_u0__D0_REG CYREG_B0_UDB00_D0
#define usec_counter_CounterUDB_sC24_counterdp_u0__D1_REG CYREG_B0_UDB00_D1
#define usec_counter_CounterUDB_sC24_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define usec_counter_CounterUDB_sC24_counterdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define usec_counter_CounterUDB_sC24_counterdp_u0__F0_REG CYREG_B0_UDB00_F0
#define usec_counter_CounterUDB_sC24_counterdp_u0__F1_REG CYREG_B0_UDB00_F1
#define usec_counter_CounterUDB_sC24_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define usec_counter_CounterUDB_sC24_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define usec_counter_CounterUDB_sC24_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define usec_counter_CounterUDB_sC24_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define usec_counter_CounterUDB_sC24_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define usec_counter_CounterUDB_sC24_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define usec_counter_CounterUDB_sC24_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define usec_counter_CounterUDB_sC24_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define usec_counter_CounterUDB_sC24_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define usec_counter_CounterUDB_sC24_counterdp_u1__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define usec_counter_CounterUDB_sC24_counterdp_u1__A0_REG CYREG_B0_UDB01_A0
#define usec_counter_CounterUDB_sC24_counterdp_u1__A1_REG CYREG_B0_UDB01_A1
#define usec_counter_CounterUDB_sC24_counterdp_u1__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define usec_counter_CounterUDB_sC24_counterdp_u1__D0_REG CYREG_B0_UDB01_D0
#define usec_counter_CounterUDB_sC24_counterdp_u1__D1_REG CYREG_B0_UDB01_D1
#define usec_counter_CounterUDB_sC24_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define usec_counter_CounterUDB_sC24_counterdp_u1__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define usec_counter_CounterUDB_sC24_counterdp_u1__F0_REG CYREG_B0_UDB01_F0
#define usec_counter_CounterUDB_sC24_counterdp_u1__F1_REG CYREG_B0_UDB01_F1
#define usec_counter_CounterUDB_sC24_counterdp_u2__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define usec_counter_CounterUDB_sC24_counterdp_u2__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define usec_counter_CounterUDB_sC24_counterdp_u2__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define usec_counter_CounterUDB_sC24_counterdp_u2__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define usec_counter_CounterUDB_sC24_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define usec_counter_CounterUDB_sC24_counterdp_u2__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define usec_counter_CounterUDB_sC24_counterdp_u2__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define usec_counter_CounterUDB_sC24_counterdp_u2__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define usec_counter_CounterUDB_sC24_counterdp_u2__A0_REG CYREG_B0_UDB02_A0
#define usec_counter_CounterUDB_sC24_counterdp_u2__A1_REG CYREG_B0_UDB02_A1
#define usec_counter_CounterUDB_sC24_counterdp_u2__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define usec_counter_CounterUDB_sC24_counterdp_u2__D0_REG CYREG_B0_UDB02_D0
#define usec_counter_CounterUDB_sC24_counterdp_u2__D1_REG CYREG_B0_UDB02_D1
#define usec_counter_CounterUDB_sC24_counterdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define usec_counter_CounterUDB_sC24_counterdp_u2__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define usec_counter_CounterUDB_sC24_counterdp_u2__F0_REG CYREG_B0_UDB02_F0
#define usec_counter_CounterUDB_sC24_counterdp_u2__F1_REG CYREG_B0_UDB02_F1
#define usec_counter_CounterUDB_sC24_counterdp_u2__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define usec_counter_CounterUDB_sC24_counterdp_u2__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define usec_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define usec_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define usec_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define usec_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define usec_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define usec_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define usec_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define usec_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define usec_counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define usec_counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define usec_counter_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define usec_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define usec_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB00_CTL
#define usec_counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define usec_counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB00_CTL
#define usec_counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define usec_counter_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define usec_counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define usec_counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define usec_counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB00_MSK
#define usec_counter_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define usec_counter_CounterUDB_sSTSReg_stsreg__0__POS 0
#define usec_counter_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define usec_counter_CounterUDB_sSTSReg_stsreg__1__POS 1
#define usec_counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define usec_counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define usec_counter_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define usec_counter_CounterUDB_sSTSReg_stsreg__2__POS 2
#define usec_counter_CounterUDB_sSTSReg_stsreg__4__MASK 0x10u
#define usec_counter_CounterUDB_sSTSReg_stsreg__4__POS 4
#define usec_counter_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define usec_counter_CounterUDB_sSTSReg_stsreg__5__POS 5
#define usec_counter_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define usec_counter_CounterUDB_sSTSReg_stsreg__6__POS 6
#define usec_counter_CounterUDB_sSTSReg_stsreg__MASK 0x77u
#define usec_counter_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define usec_counter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define usec_counter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define usec_counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define usec_counter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define usec_counter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define usec_counter_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB02_ST

/* BitCounterEnc */
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__A0_REG CYREG_B1_UDB07_A0
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__A1_REG CYREG_B1_UDB07_A1
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__D0_REG CYREG_B1_UDB07_D0
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__D1_REG CYREG_B1_UDB07_D1
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__F0_REG CYREG_B1_UDB07_F0
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__F1_REG CYREG_B1_UDB07_F1
#define BitCounterEnc_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define BitCounterEnc_CounterUDB_sSTSReg_stsreg__0__POS 0
#define BitCounterEnc_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define BitCounterEnc_CounterUDB_sSTSReg_stsreg__1__POS 1
#define BitCounterEnc_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define BitCounterEnc_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define BitCounterEnc_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define BitCounterEnc_CounterUDB_sSTSReg_stsreg__2__POS 2
#define BitCounterEnc_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define BitCounterEnc_CounterUDB_sSTSReg_stsreg__5__POS 5
#define BitCounterEnc_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define BitCounterEnc_CounterUDB_sSTSReg_stsreg__6__POS 6
#define BitCounterEnc_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define BitCounterEnc_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define BitCounterEnc_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define BitCounterEnc_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB07_ST

/* Boundary32bit */
#define Boundary32bit_CounterHW__CAP0 CYREG_TMR0_CAP0
#define Boundary32bit_CounterHW__CAP1 CYREG_TMR0_CAP1
#define Boundary32bit_CounterHW__CFG0 CYREG_TMR0_CFG0
#define Boundary32bit_CounterHW__CFG1 CYREG_TMR0_CFG1
#define Boundary32bit_CounterHW__CFG2 CYREG_TMR0_CFG2
#define Boundary32bit_CounterHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Boundary32bit_CounterHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Boundary32bit_CounterHW__PER0 CYREG_TMR0_PER0
#define Boundary32bit_CounterHW__PER1 CYREG_TMR0_PER1
#define Boundary32bit_CounterHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Boundary32bit_CounterHW__PM_ACT_MSK 0x01u
#define Boundary32bit_CounterHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Boundary32bit_CounterHW__PM_STBY_MSK 0x01u
#define Boundary32bit_CounterHW__RT0 CYREG_TMR0_RT0
#define Boundary32bit_CounterHW__RT1 CYREG_TMR0_RT1
#define Boundary32bit_CounterHW__SR0 CYREG_TMR0_SR0

/* ClockEncDelay */
#define ClockEncDelay__0__INTTYPE CYREG_PICU3_INTTYPE7
#define ClockEncDelay__0__MASK 0x80u
#define ClockEncDelay__0__PC CYREG_PRT3_PC7
#define ClockEncDelay__0__PORT 3u
#define ClockEncDelay__0__SHIFT 7u
#define ClockEncDelay__AG CYREG_PRT3_AG
#define ClockEncDelay__AMUX CYREG_PRT3_AMUX
#define ClockEncDelay__BIE CYREG_PRT3_BIE
#define ClockEncDelay__BIT_MASK CYREG_PRT3_BIT_MASK
#define ClockEncDelay__BYP CYREG_PRT3_BYP
#define ClockEncDelay__CTL CYREG_PRT3_CTL
#define ClockEncDelay__DM0 CYREG_PRT3_DM0
#define ClockEncDelay__DM1 CYREG_PRT3_DM1
#define ClockEncDelay__DM2 CYREG_PRT3_DM2
#define ClockEncDelay__DR CYREG_PRT3_DR
#define ClockEncDelay__INP_DIS CYREG_PRT3_INP_DIS
#define ClockEncDelay__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define ClockEncDelay__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define ClockEncDelay__LCD_EN CYREG_PRT3_LCD_EN
#define ClockEncDelay__MASK 0x80u
#define ClockEncDelay__PORT 3u
#define ClockEncDelay__PRT CYREG_PRT3_PRT
#define ClockEncDelay__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define ClockEncDelay__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define ClockEncDelay__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define ClockEncDelay__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define ClockEncDelay__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define ClockEncDelay__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define ClockEncDelay__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define ClockEncDelay__PS CYREG_PRT3_PS
#define ClockEncDelay__SHIFT 7u
#define ClockEncDelay__SLW CYREG_PRT3_SLW

/* StartTransmit */
#define StartTransmit_Sync_ctrl_reg__0__MASK 0x01u
#define StartTransmit_Sync_ctrl_reg__0__POS 0
#define StartTransmit_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define StartTransmit_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB11_CTL
#define StartTransmit_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define StartTransmit_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB11_CTL
#define StartTransmit_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define StartTransmit_Sync_ctrl_reg__MASK 0x01u
#define StartTransmit_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define StartTransmit_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define StartTransmit_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB11_MSK

/* Status_Period */
#define Status_Period_sts_sts_reg__0__MASK 0x01u
#define Status_Period_sts_sts_reg__0__POS 0
#define Status_Period_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Status_Period_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define Status_Period_sts_sts_reg__MASK 0x01u
#define Status_Period_sts_sts_reg__MASK_REG CYREG_B0_UDB13_MSK
#define Status_Period_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Status_Period_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Status_Period_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Status_Period_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define Status_Period_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define Status_Period_sts_sts_reg__STATUS_REG CYREG_B0_UDB13_ST

/* Control_Period */
#define Control_Period_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Period_Sync_ctrl_reg__0__POS 0
#define Control_Period_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Control_Period_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Control_Period_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Control_Period_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Control_Period_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Control_Period_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define Control_Period_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Control_Period_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define Control_Period_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Control_Period_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Control_Period_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB13_CTL
#define Control_Period_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define Control_Period_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB13_CTL
#define Control_Period_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define Control_Period_Sync_ctrl_reg__MASK 0x01u
#define Control_Period_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Control_Period_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Control_Period_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB13_MSK

/* Control_Capture */
#define Control_Capture_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Capture_Sync_ctrl_reg__0__POS 0
#define Control_Capture_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Control_Capture_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Control_Capture_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Control_Capture_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Control_Capture_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Control_Capture_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define Control_Capture_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Control_Capture_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define Control_Capture_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Control_Capture_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Control_Capture_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB02_CTL
#define Control_Capture_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define Control_Capture_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB02_CTL
#define Control_Capture_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define Control_Capture_Sync_ctrl_reg__MASK 0x01u
#define Control_Capture_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Control_Capture_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Control_Capture_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB02_MSK

/* TransmitShiftReg */
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__A0_REG CYREG_B0_UDB08_A0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__A1_REG CYREG_B0_UDB08_A1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__D0_REG CYREG_B0_UDB08_D0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__D1_REG CYREG_B0_UDB08_D1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__F0_REG CYREG_B0_UDB08_F0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__F1_REG CYREG_B0_UDB08_F1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__A0_REG CYREG_B0_UDB09_A0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__A1_REG CYREG_B0_UDB09_A1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__D0_REG CYREG_B0_UDB09_D0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__D1_REG CYREG_B0_UDB09_D1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__F0_REG CYREG_B0_UDB09_F0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__F1_REG CYREG_B0_UDB09_F1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__A0_REG CYREG_B0_UDB10_A0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__A1_REG CYREG_B0_UDB10_A1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__D0_REG CYREG_B0_UDB10_D0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__D1_REG CYREG_B0_UDB10_D1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__F0_REG CYREG_B0_UDB10_F0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__F1_REG CYREG_B0_UDB10_F1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__A0_REG CYREG_B0_UDB11_A0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__A1_REG CYREG_B0_UDB11_A1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__D0_REG CYREG_B0_UDB11_D0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__D1_REG CYREG_B0_UDB11_D1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__F0_REG CYREG_B0_UDB11_F0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__F1_REG CYREG_B0_UDB11_F1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define TransmitShiftReg_bSR_StsReg__0__MASK 0x01u
#define TransmitShiftReg_bSR_StsReg__0__POS 0
#define TransmitShiftReg_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define TransmitShiftReg_bSR_StsReg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define TransmitShiftReg_bSR_StsReg__3__MASK 0x08u
#define TransmitShiftReg_bSR_StsReg__3__POS 3
#define TransmitShiftReg_bSR_StsReg__4__MASK 0x10u
#define TransmitShiftReg_bSR_StsReg__4__POS 4
#define TransmitShiftReg_bSR_StsReg__5__MASK 0x20u
#define TransmitShiftReg_bSR_StsReg__5__POS 5
#define TransmitShiftReg_bSR_StsReg__6__MASK 0x40u
#define TransmitShiftReg_bSR_StsReg__6__POS 6
#define TransmitShiftReg_bSR_StsReg__MASK 0x79u
#define TransmitShiftReg_bSR_StsReg__MASK_REG CYREG_B0_UDB08_MSK
#define TransmitShiftReg_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define TransmitShiftReg_bSR_StsReg__STATUS_REG CYREG_B0_UDB08_ST
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__0__POS 0
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB11_CTL
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB11_CTL
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB11_MSK

/* isr_Load_TrShReg */
#define isr_Load_TrShReg__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Load_TrShReg__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Load_TrShReg__INTC_MASK 0x04u
#define isr_Load_TrShReg__INTC_NUMBER 2u
#define isr_Load_TrShReg__INTC_PRIOR_NUM 6u
#define isr_Load_TrShReg__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_Load_TrShReg__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Load_TrShReg__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* TransmitWordShift */
#define TransmitWordShift__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define TransmitWordShift__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define TransmitWordShift__INTC_MASK 0x01u
#define TransmitWordShift__INTC_NUMBER 0u
#define TransmitWordShift__INTC_PRIOR_NUM 6u
#define TransmitWordShift__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define TransmitWordShift__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define TransmitWordShift__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 72000000U
#define BCLK__BUS_CLK__KHZ 72000U
#define BCLK__BUS_CLK__MHZ 72U
#define CY_PROJECT_NAME "Manchester encoder-decoder"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000000Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
