Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue May 20 22:26:58 2025
| Host         : DESKTOP-2G869AB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file topModule_control_sets_placed.rpt
| Design       : topModule
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      6 |            4 |
|      8 |            4 |
|    16+ |           10 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             142 |           28 |
| No           | No                    | Yes                    |             226 |           45 |
| No           | Yes                   | No                     |              24 |            4 |
| Yes          | No                    | No                     |              32 |            5 |
| Yes          | No                    | Yes                    |              32 |            5 |
| Yes          | Yes                   | No                     |              72 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+-----------------------------------+-----------------------------------+------------------+----------------+
|             Clock Signal             |           Enable Signal           |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+--------------------------------------+-----------------------------------+-----------------------------------+------------------+----------------+
|  scroll/divider_display/count_reg[1] |                                   | btn_reset/risinged/reset_button   |                1 |              4 |
|  btnc/risinged/next_state            |                                   |                                   |                1 |              6 |
|  scroll/btnl/risinged/next_state     |                                   |                                   |                1 |              6 |
|  scroll/btnr/risinged/next_state     |                                   |                                   |                1 |              6 |
|  btn_reset/risinged/next_state       |                                   |                                   |                1 |              6 |
|  clk_IBUF_BUFG                       |                                   |                                   |                2 |              8 |
|  clk_IBUF_BUFG                       | btnc/risinged/count_reg[0][0]     | btnc/risinged/multiplicand_reg[0] |                2 |              8 |
|  scroll/divider_buttons/clk_buttons  |                                   |                                   |                3 |              8 |
|  button_divider/clk_button           |                                   |                                   |                2 |              8 |
|  clk_IBUF_BUFG                       | btnc/risinged/multiplicand_reg[0] |                                   |                3 |             16 |
|  clk_IBUF_BUFG                       | spm/multiplier_0                  |                                   |                2 |             16 |
|  scroll/divider_buttons/clk_buttons  |                                   | btn_reset/risinged/reset_button   |                4 |             24 |
|  button_divider/clk_button           |                                   | rst_IBUF                          |                5 |             24 |
|  clk_IBUF_BUFG                       | btnc/risinged/E[0]                | btn_reset/risinged/reset_button   |                5 |             32 |
|  clk_IBUF_BUFG                       | spm/accumulator                   | btnc/risinged/multiplicand_reg[0] |                4 |             32 |
|  clk_IBUF_BUFG                       | spm/out[15]_i_2_n_0               | spm/out[15]_i_1_n_0               |                6 |             32 |
|  clk_IBUF_BUFG                       |                                   | rst_IBUF                          |               14 |             66 |
|  finish_OBUF_BUFG                    |                                   |                                   |               17 |             94 |
|  clk_IBUF_BUFG                       |                                   | btn_reset/risinged/reset_button   |               25 |            132 |
+--------------------------------------+-----------------------------------+-----------------------------------+------------------+----------------+


