

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-ddd8790408a74e19f7f394289980b70d79dab717_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   10 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_rfc_slots                        6 # Shader Register File Cache per-warp register capacity (default=6)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
043b95635a922832153c6d07c37ef9b3  /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/bfs2/BFS2
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/bfs2/BFS2
Running md5sum using "md5sum /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/bfs2/BFS2 "
Parsing file _cuobjdump_complete_output_MSkiAt
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_13
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_10
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x400d50, fat_cubin_handle = 1
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
RUNNING cuobjdump_to_ptxplus ...
Parsing .elf file _cuobjdump_4.elf
()



Finished parsing .elf file _cuobjdump_4.elf
Parsing .ptx file _cuobjdump_4.ptx
Finished parsing .ptx file _cuobjdump_4.ptx
Parsing .sass file _cuobjdump_4.sass
Finished parsing .sass file _cuobjdump_4.sass
DONE. 
GPGPU-Sim PTX: calling cuobjdump_to_ptxplus
commandline: $GPGPUSIM_ROOT/build/$GPGPUSIM_CONFIG/cuobjdump_to_ptxplus/cuobjdump_to_ptxplus _cuobjdump_4.ptx _cuobjdump_4.sass _cuobjdump_4.elf _ptxplus_jfVtuG
GPGPU-Sim PTX: removing temporary files using "rm -f _ptxplus_jfVtuG"
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant1_Z7Kernel2PbS_S_S_i" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "constant1_Z6KernelP4NodePiPbS2_S2_S1_i" from 0x104 to 0x108 (global memory space) 2
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0c8 (_1.ptx:61) @$p0.ne bra l0x00000140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x140 (_1.ptx:76) l0x00000140: nop;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x160 (_1.ptx:80) @$p0.ne bra l0x000000a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x168 (_1.ptx:81) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_4.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_4PGqWT"
Running: cat _ptx_4PGqWT | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_rXk8p7
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_10 -v _ptx2_rXk8p7 --output-file  /dev/null 2> _ptx_4PGqWTinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=7, lmem=0, smem=68, cmem=4
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=4, lmem=0, smem=52, cmem=4
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_4PGqWT _ptx2_rXk8p7 _ptx_4PGqWTinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x400e50, fat_cubin_handle = 1
Reading File
Read File
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 16384 (ipc=32.8) sim_rate=8192 (inst/sec) elapsed = 0:0:00:02 / Thu Apr 12 01:20:01 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (616,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (628,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (634,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (640,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (646,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (649,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (649,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5900,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 1.
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5901
gpu_sim_insn = 28923
gpu_ipc =       4.9014
gpu_tot_sim_cycle = 5901
gpu_tot_sim_insn = 28923
gpu_tot_ipc =       4.9014
gpu_tot_issued_cta = 8
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 25
gpu_total_sim_rate=14461

========= Core RFC stats =========
	Total RFC Accesses     = 1674
	Total RFC Misses       = 626
	Total RFC Read Misses  = 197
	Total RFC Write Misses = 429
	Total RFC Evictions    = 139

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 649
	L1I_total_cache_misses = 130
	L1I_total_cache_miss_rate = 0.2003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 89, Miss = 37, Miss_rate = 0.416, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 201
	L1D_total_cache_misses = 65
	L1D_total_cache_miss_rate = 0.3234
	L1D_total_cache_pending_hits = 97
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 519
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 130
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 41216
gpgpu_n_tot_w_icount = 1288
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45
gpgpu_n_mem_write_global = 21
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 21
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:40	W0_Idle:10925	W0_Scoreboard:8501	W1:264	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1024
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 360 {8:45,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 840 {40:21,}
traffic_breakdown_coretomem[INST_ACC_R] = 80 {8:10,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6120 {136:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 168 {8:21,}
traffic_breakdown_memtocore[INST_ACC_R] = 1360 {136:10,}
maxmrqlatency = 10 
maxdqlatency = 0 
maxmflatency = 277 
averagemflatency = 259 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 5900 
mrq_lat_table:67 	0 	9 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	72 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	42 	3 	0 	0 	0 	0 	1 	0 	10 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000      -nan      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan       inf      -nan      -nan       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 88/4 = 22.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0         4         3         0         1         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         4         7         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         0         2         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         5         0         1         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         4         5         2         1         0         0         0         0         0         0         0         0 
total reads: 68
min_bank_accesses = 0!
chip skew: 13/9 = 1.44
number of total write accesses:
dram[0]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         2         1         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         2         0         2         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         0         0         1         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         2         1         0         0         0         0         0         0         0         0 
total reads: 20
min_bank_accesses = 0!
chip skew: 6/1 = 6.00
average mf latency per bank:
dram[0]:         92    none      none      none         208       217    none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         265       267    none         126    none      none      none      none      none      none      none      none  
dram[2]:     none         268    none      none         171       246       125    none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         197       204    none         124    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         208       263    none         125    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         172       218       124       126    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        277         0         0         0       269       269         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       272       272         0       252         0         0         0         0         0         0         0         0
dram[2]:          0       268         0         0       269       268       251         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       272       271         0       252         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       269       269         0       251         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       272       272       252       252         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0xc0021080, atomic=0 1 entries : 0x7efd00a960e0 :  mf: uid=   870, sid01:w00, part=0, addr=0xc00210c0, load , size=32, unknown  status = IN_PARTITION_DRAM (5897), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7789 n_nop=7756 n_act=5 n_pre=2 n_req=14 n_rd=24 n_write=2 bw_util=0.006676
n_activity=290 dram_eff=0.1793
bk0: 6a 7717i bk1: 0a 7787i bk2: 0a 7789i bk3: 0a 7789i bk4: 8a 7748i bk5: 10a 7742i bk6: 0a 7787i bk7: 0a 7787i bk8: 0a 7788i bk9: 0a 7790i bk10: 0a 7790i bk11: 0a 7790i bk12: 0a 7790i bk13: 0a 7790i bk14: 0a 7790i bk15: 0a 7790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00243934
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7789 n_nop=7766 n_act=4 n_pre=0 n_req=10 n_rd=18 n_write=1 bw_util=0.004879
n_activity=181 dram_eff=0.2099
bk0: 2a 7773i bk1: 0a 7789i bk2: 0a 7789i bk3: 0a 7790i bk4: 8a 7759i bk5: 6a 7761i bk6: 0a 7787i bk7: 2a 7765i bk8: 0a 7786i bk9: 0a 7789i bk10: 0a 7789i bk11: 0a 7789i bk12: 0a 7789i bk13: 0a 7790i bk14: 0a 7790i bk15: 0a 7790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0037232
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7789 n_nop=7755 n_act=4 n_pre=0 n_req=17 n_rd=26 n_write=4 bw_util=0.007703
n_activity=257 dram_eff=0.2335
bk0: 0a 7790i bk1: 2a 7774i bk2: 0a 7790i bk3: 0a 7790i bk4: 8a 7739i bk5: 14a 7725i bk6: 2a 7764i bk7: 0a 7785i bk8: 0a 7786i bk9: 0a 7788i bk10: 0a 7788i bk11: 0a 7790i bk12: 0a 7790i bk13: 0a 7790i bk14: 0a 7790i bk15: 0a 7790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00385159
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7789 n_nop=7757 n_act=3 n_pre=0 n_req=17 n_rd=24 n_write=5 bw_util=0.007446
n_activity=208 dram_eff=0.2788
bk0: 0a 7789i bk1: 0a 7790i bk2: 0a 7791i bk3: 0a 7791i bk4: 6a 7754i bk5: 14a 7703i bk6: 0a 7788i bk7: 4a 7736i bk8: 0a 7787i bk9: 0a 7787i bk10: 0a 7787i bk11: 0a 7789i bk12: 0a 7789i bk13: 0a 7789i bk14: 0a 7789i bk15: 0a 7789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00590576
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7789 n_nop=7764 n_act=3 n_pre=0 n_req=12 n_rd=20 n_write=2 bw_util=0.005649
n_activity=173 dram_eff=0.2543
bk0: 0a 7789i bk1: 0a 7790i bk2: 0a 7790i bk3: 0a 7791i bk4: 8a 7749i bk5: 10a 7754i bk6: 0a 7788i bk7: 2a 7766i bk8: 0a 7787i bk9: 0a 7788i bk10: 0a 7788i bk11: 0a 7788i bk12: 0a 7788i bk13: 0a 7789i bk14: 0a 7789i bk15: 0a 7789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00333804
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7789 n_nop=7755 n_act=4 n_pre=0 n_req=18 n_rd=24 n_write=6 bw_util=0.007703
n_activity=260 dram_eff=0.2308
bk0: 0a 7790i bk1: 0a 7791i bk2: 0a 7791i bk3: 0a 7791i bk4: 8a 7739i bk5: 10a 7745i bk6: 4a 7753i bk7: 2a 7765i bk8: 0a 7786i bk9: 0a 7787i bk10: 0a 7787i bk11: 0a 7788i bk12: 0a 7788i bk13: 0a 7788i bk14: 0a 7789i bk15: 0a 7789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00475029

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14, Miss = 7, Miss_rate = 0.500, Pending_hits = 3, Reservation_fails = 116
L2_cache_bank[1]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 76
L2_total_cache_misses = 68
L2_total_cache_miss_rate = 0.8947
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 116
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=296
icnt_total_pkts_simt_to_mem=97
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.66447
	minimum = 6
	maximum = 20
Network latency average = 8.42105
	minimum = 6
	maximum = 20
Slowest packet = 7
Flit latency average = 7.03053
	minimum = 6
	maximum = 20
Slowest flit = 7
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000954013
	minimum = 0 (at node 0)
	maximum = 0.00694797 (at node 1)
Accepted packet rate average = 0.000954013
	minimum = 0 (at node 0)
	maximum = 0.00694797 (at node 1)
Injected flit rate average = 0.00246663
	minimum = 0 (at node 0)
	maximum = 0.0111845 (at node 15)
Accepted flit rate average= 0.00246663
	minimum = 0 (at node 0)
	maximum = 0.020505 (at node 1)
Injected packet length average = 2.58553
Accepted packet length average = 2.58553
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 14461 (inst/sec)
gpgpu_simulation_rate = 2950 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,5901)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,5901)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,5901)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,5901)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,5901)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,5901)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,5901)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,5901)
GPGPU-Sim uArch: cycles simulated: 6401  inst.: 47204 (ipc=36.6) sim_rate=15734 (inst/sec) elapsed = 0:0:00:03 / Thu Apr 12 01:20:02 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (657,5901), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (663,5901), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (773,5901), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (775,5901), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (779,5901), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (783,5901), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (785,5901), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (787,5901), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 2 '_Z7Kernel2PbS_S_S_i' finished on shader 10.
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 788
gpu_sim_insn = 28762
gpu_ipc =      36.5000
gpu_tot_sim_cycle = 6689
gpu_tot_sim_insn = 57685
gpu_tot_ipc =       8.6239
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 28
gpu_total_sim_rate=19228

========= Core RFC stats =========
	Total RFC Accesses     = 3104
	Total RFC Misses       = 1096
	Total RFC Read Misses  = 320
	Total RFC Write Misses = 776
	Total RFC Evictions    = 207

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1211
	L1I_total_cache_misses = 370
	L1I_total_cache_miss_rate = 0.3055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 113, Miss = 45, Miss_rate = 0.398, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 28, Miss = 13, Miss_rate = 0.464, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 125
	L1D_total_cache_miss_rate = 0.3388
	L1D_total_cache_pending_hits = 193
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 841
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 370
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 
gpgpu_n_tot_thrd_icount = 77184
gpgpu_n_tot_w_icount = 2412
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 77
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 10
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:88	W0_Idle:17612	W0_Scoreboard:12676	W1:364	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2048
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 616 {8:77,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_coretomem[INST_ACC_R] = 200 {8:25,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10472 {136:77,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
traffic_breakdown_memtocore[INST_ACC_R] = 3400 {136:25,}
maxmrqlatency = 10 
maxdqlatency = 0 
maxmflatency = 277 
averagemflatency = 246 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 6688 
mrq_lat_table:86 	6 	10 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	68 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	156 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	72 	5 	0 	0 	0 	0 	1 	0 	10 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan       inf      -nan      -nan       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 116/4 = 29.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         7         6         1         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         8         5         0         1         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         6         8         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         6         7         0         2         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         7         0         1         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         5         7         2         1         0         0         0         0         0         0         0         0 
total reads: 92
min_bank_accesses = 0!
chip skew: 17/13 = 1.31
number of total write accesses:
dram[0]:         0         0         0         0         1         1         4         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         2         1         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         2         0         2         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         0         0         1         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         2         1         0         0         0         0         0         0         0         0 
total reads: 24
min_bank_accesses = 0!
chip skew: 6/1 = 6.00
average mf latency per bank:
dram[0]:         92    none      none      none         310       303       491    none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         316       293    none         126    none      none      none      none      none      none      none      none  
dram[2]:     none         268    none      none         281       310       125    none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         265       283    none         124    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         310       323    none         125    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         266       248       124       126    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        277         0         0         0       269       269       266         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       272       272         0       252         0         0         0         0         0         0         0         0
dram[2]:          0       268         0         0       269       268       251         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       272       271         0       252         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       269       269         0       251         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       272       272       252       252         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8828 n_nop=8780 n_act=6 n_pre=2 n_req=23 n_rd=34 n_write=6 bw_util=0.009062
n_activity=398 dram_eff=0.201
bk0: 6a 8756i bk1: 0a 8827i bk2: 0a 8829i bk3: 0a 8829i bk4: 14a 8774i bk5: 12a 8778i bk6: 2a 8786i bk7: 0a 8825i bk8: 0a 8826i bk9: 0a 8828i bk10: 0a 8828i bk11: 0a 8828i bk12: 0a 8828i bk13: 0a 8829i bk14: 0a 8829i bk15: 0a 8829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00543725
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8828 n_nop=8791 n_act=4 n_pre=0 n_req=17 n_rd=32 n_write=1 bw_util=0.007476
n_activity=259 dram_eff=0.2548
bk0: 4a 8808i bk1: 0a 8828i bk2: 0a 8828i bk3: 0a 8829i bk4: 16a 8778i bk5: 10a 8790i bk6: 0a 8826i bk7: 2a 8804i bk8: 0a 8825i bk9: 0a 8828i bk10: 0a 8828i bk11: 0a 8828i bk12: 0a 8828i bk13: 0a 8829i bk14: 0a 8829i bk15: 0a 8829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00373811
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8828 n_nop=8788 n_act=4 n_pre=0 n_req=20 n_rd=32 n_write=4 bw_util=0.008156
n_activity=302 dram_eff=0.2384
bk0: 0a 8829i bk1: 2a 8813i bk2: 0a 8829i bk3: 0a 8829i bk4: 12a 8770i bk5: 16a 8760i bk6: 2a 8803i bk7: 0a 8824i bk8: 0a 8825i bk9: 0a 8827i bk10: 0a 8827i bk11: 0a 8829i bk12: 0a 8829i bk13: 0a 8829i bk14: 0a 8829i bk15: 0a 8829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00339828
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8828 n_nop=8790 n_act=3 n_pre=0 n_req=20 n_rd=30 n_write=5 bw_util=0.007929
n_activity=244 dram_eff=0.2869
bk0: 0a 8828i bk1: 0a 8829i bk2: 0a 8830i bk3: 0a 8830i bk4: 12a 8779i bk5: 14a 8742i bk6: 0a 8827i bk7: 4a 8775i bk8: 0a 8826i bk9: 0a 8826i bk10: 0a 8826i bk11: 0a 8828i bk12: 0a 8828i bk13: 0a 8828i bk14: 0a 8828i bk15: 0a 8828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00532397
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8828 n_nop=8797 n_act=3 n_pre=0 n_req=15 n_rd=26 n_write=2 bw_util=0.006343
n_activity=209 dram_eff=0.2679
bk0: 0a 8828i bk1: 0a 8829i bk2: 0a 8829i bk3: 0a 8830i bk4: 10a 8784i bk5: 14a 8783i bk6: 0a 8827i bk7: 2a 8805i bk8: 0a 8826i bk9: 0a 8827i bk10: 0a 8827i bk11: 0a 8827i bk12: 0a 8827i bk13: 0a 8828i bk14: 0a 8828i bk15: 0a 8828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00294517
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8828 n_nop=8788 n_act=4 n_pre=0 n_req=21 n_rd=30 n_write=6 bw_util=0.008156
n_activity=296 dram_eff=0.2432
bk0: 0a 8829i bk1: 0a 8830i bk2: 0a 8830i bk3: 0a 8830i bk4: 10a 8774i bk5: 14a 8774i bk6: 4a 8792i bk7: 2a 8804i bk8: 0a 8825i bk9: 0a 8826i bk10: 0a 8826i bk11: 0a 8827i bk12: 0a 8827i bk13: 0a 8827i bk14: 0a 8828i bk15: 0a 8828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00441776

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31, Miss = 11, Miss_rate = 0.355, Pending_hits = 6, Reservation_fails = 215
L2_cache_bank[1]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 27, Miss = 10, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 12, Miss = 7, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 9, Miss = 5, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 11, Miss = 8, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 11, Miss = 7, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 163
L2_total_cache_misses = 92
L2_total_cache_miss_rate = 0.5644
L2_total_cache_pending_hits = 6
L2_total_cache_reservation_fails = 215
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=571
icnt_total_pkts_simt_to_mem=224
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.45402
	minimum = 6
	maximum = 20
Network latency average = 8.22989
	minimum = 6
	maximum = 18
Slowest packet = 152
Flit latency average = 6.86567
	minimum = 6
	maximum = 18
Slowest flit = 393
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00817823
	minimum = 0 (at node 2)
	maximum = 0.0279188 (at node 17)
Accepted packet rate average = 0.00817823
	minimum = 0 (at node 2)
	maximum = 0.0279188 (at node 17)
Injected flit rate average = 0.0188945
	minimum = 0 (at node 2)
	maximum = 0.124365 (at node 17)
Accepted flit rate average= 0.0188945
	minimum = 0 (at node 2)
	maximum = 0.0532995 (at node 13)
Injected packet length average = 2.31034
Accepted packet length average = 2.31034
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 19228 (inst/sec)
gpgpu_simulation_rate = 2229 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 6689
gpu_tot_sim_insn = 57685
gpu_tot_ipc =       8.6239
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 28
gpu_total_sim_rate=19228

========= Core RFC stats =========
	Total RFC Accesses     = 3104
	Total RFC Misses       = 1096
	Total RFC Read Misses  = 320
	Total RFC Write Misses = 776
	Total RFC Evictions    = 207

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1211
	L1I_total_cache_misses = 370
	L1I_total_cache_miss_rate = 0.3055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 113, Miss = 45, Miss_rate = 0.398, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 28, Miss = 13, Miss_rate = 0.464, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 125
	L1D_total_cache_miss_rate = 0.3388
	L1D_total_cache_pending_hits = 193
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 841
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 370
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 
gpgpu_n_tot_thrd_icount = 77184
gpgpu_n_tot_w_icount = 2412
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 77
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 10
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:88	W0_Idle:17612	W0_Scoreboard:12676	W1:364	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2048
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 616 {8:77,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_coretomem[INST_ACC_R] = 200 {8:25,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10472 {136:77,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
traffic_breakdown_memtocore[INST_ACC_R] = 3400 {136:25,}
maxmrqlatency = 10 
maxdqlatency = 0 
maxmflatency = 277 
averagemflatency = 224 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 6688 
mrq_lat_table:86 	6 	10 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	68 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	156 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	72 	5 	0 	0 	0 	0 	1 	0 	10 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan       inf      -nan      -nan       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 116/4 = 29.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         7         6         1         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         8         5         0         1         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         6         8         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         6         7         0         2         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         7         0         1         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         5         7         2         1         0         0         0         0         0         0         0         0 
total reads: 92
min_bank_accesses = 0!
chip skew: 17/13 = 1.31
number of total write accesses:
dram[0]:         0         0         0         0         1         1         4         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         2         1         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         2         0         2         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         0         0         1         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         2         1         0         0         0         0         0         0         0         0 
total reads: 24
min_bank_accesses = 0!
chip skew: 6/1 = 6.00
average mf latency per bank:
dram[0]:         92    none      none      none         310       303       491    none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         316       293    none         126    none      none      none      none      none      none      none      none  
dram[2]:     none         268    none      none         281       310       125    none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         265       283    none         124    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         310       323    none         125    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         266       248       124       126    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        277         0         0         0       269       269       266         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       272       272         0       252         0         0         0         0         0         0         0         0
dram[2]:          0       268         0         0       269       268       251         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       272       271         0       252         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       269       269         0       251         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       272       272       252       252         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8828 n_nop=8780 n_act=6 n_pre=2 n_req=23 n_rd=34 n_write=6 bw_util=0.009062
n_activity=398 dram_eff=0.201
bk0: 6a 8756i bk1: 0a 8827i bk2: 0a 8829i bk3: 0a 8829i bk4: 14a 8774i bk5: 12a 8778i bk6: 2a 8786i bk7: 0a 8825i bk8: 0a 8826i bk9: 0a 8828i bk10: 0a 8828i bk11: 0a 8828i bk12: 0a 8828i bk13: 0a 8829i bk14: 0a 8829i bk15: 0a 8829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00543725
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8828 n_nop=8791 n_act=4 n_pre=0 n_req=17 n_rd=32 n_write=1 bw_util=0.007476
n_activity=259 dram_eff=0.2548
bk0: 4a 8808i bk1: 0a 8828i bk2: 0a 8828i bk3: 0a 8829i bk4: 16a 8778i bk5: 10a 8790i bk6: 0a 8826i bk7: 2a 8804i bk8: 0a 8825i bk9: 0a 8828i bk10: 0a 8828i bk11: 0a 8828i bk12: 0a 8828i bk13: 0a 8829i bk14: 0a 8829i bk15: 0a 8829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00373811
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8828 n_nop=8788 n_act=4 n_pre=0 n_req=20 n_rd=32 n_write=4 bw_util=0.008156
n_activity=302 dram_eff=0.2384
bk0: 0a 8829i bk1: 2a 8813i bk2: 0a 8829i bk3: 0a 8829i bk4: 12a 8770i bk5: 16a 8760i bk6: 2a 8803i bk7: 0a 8824i bk8: 0a 8825i bk9: 0a 8827i bk10: 0a 8827i bk11: 0a 8829i bk12: 0a 8829i bk13: 0a 8829i bk14: 0a 8829i bk15: 0a 8829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00339828
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8828 n_nop=8790 n_act=3 n_pre=0 n_req=20 n_rd=30 n_write=5 bw_util=0.007929
n_activity=244 dram_eff=0.2869
bk0: 0a 8828i bk1: 0a 8829i bk2: 0a 8830i bk3: 0a 8830i bk4: 12a 8779i bk5: 14a 8742i bk6: 0a 8827i bk7: 4a 8775i bk8: 0a 8826i bk9: 0a 8826i bk10: 0a 8826i bk11: 0a 8828i bk12: 0a 8828i bk13: 0a 8828i bk14: 0a 8828i bk15: 0a 8828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00532397
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8828 n_nop=8797 n_act=3 n_pre=0 n_req=15 n_rd=26 n_write=2 bw_util=0.006343
n_activity=209 dram_eff=0.2679
bk0: 0a 8828i bk1: 0a 8829i bk2: 0a 8829i bk3: 0a 8830i bk4: 10a 8784i bk5: 14a 8783i bk6: 0a 8827i bk7: 2a 8805i bk8: 0a 8826i bk9: 0a 8827i bk10: 0a 8827i bk11: 0a 8827i bk12: 0a 8827i bk13: 0a 8828i bk14: 0a 8828i bk15: 0a 8828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00294517
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8828 n_nop=8788 n_act=4 n_pre=0 n_req=21 n_rd=30 n_write=6 bw_util=0.008156
n_activity=296 dram_eff=0.2432
bk0: 0a 8829i bk1: 0a 8830i bk2: 0a 8830i bk3: 0a 8830i bk4: 10a 8774i bk5: 14a 8774i bk6: 4a 8792i bk7: 2a 8804i bk8: 0a 8825i bk9: 0a 8826i bk10: 0a 8826i bk11: 0a 8827i bk12: 0a 8827i bk13: 0a 8827i bk14: 0a 8828i bk15: 0a 8828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00441776

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31, Miss = 11, Miss_rate = 0.355, Pending_hits = 6, Reservation_fails = 215
L2_cache_bank[1]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 27, Miss = 10, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 12, Miss = 7, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 9, Miss = 5, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 11, Miss = 8, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 11, Miss = 7, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 163
L2_total_cache_misses = 92
L2_total_cache_miss_rate = 0.5644
L2_total_cache_pending_hits = 6
L2_total_cache_reservation_fails = 215
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=571
icnt_total_pkts_simt_to_mem=224
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 6689
gpu_tot_sim_insn = 57685
gpu_tot_ipc =       8.6239
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 28
gpu_total_sim_rate=19228

========= Core RFC stats =========
	Total RFC Accesses     = 3104
	Total RFC Misses       = 1096
	Total RFC Read Misses  = 320
	Total RFC Write Misses = 776
	Total RFC Evictions    = 207

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1211
	L1I_total_cache_misses = 370
	L1I_total_cache_miss_rate = 0.3055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 113, Miss = 45, Miss_rate = 0.398, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 28, Miss = 13, Miss_rate = 0.464, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 125
	L1D_total_cache_miss_rate = 0.3388
	L1D_total_cache_pending_hits = 193
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 841
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 370
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 
gpgpu_n_tot_thrd_icount = 77184
gpgpu_n_tot_w_icount = 2412
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 77
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 10
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:88	W0_Idle:17612	W0_Scoreboard:12676	W1:364	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2048
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 616 {8:77,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_coretomem[INST_ACC_R] = 200 {8:25,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10472 {136:77,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
traffic_breakdown_memtocore[INST_ACC_R] = 3400 {136:25,}
maxmrqlatency = 10 
maxdqlatency = 0 
maxmflatency = 277 
averagemflatency = 224 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 6688 
mrq_lat_table:86 	6 	10 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	68 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	156 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	72 	5 	0 	0 	0 	0 	1 	0 	10 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan       inf      -nan      -nan       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 116/4 = 29.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         7         6         1         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         8         5         0         1         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         6         8         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         6         7         0         2         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         7         0         1         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         5         7         2         1         0         0         0         0         0         0         0         0 
total reads: 92
min_bank_accesses = 0!
chip skew: 17/13 = 1.31
number of total write accesses:
dram[0]:         0         0         0         0         1         1         4         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         2         1         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         2         0         2         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         0         0         1         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         2         1         0         0         0         0         0         0         0         0 
total reads: 24
min_bank_accesses = 0!
chip skew: 6/1 = 6.00
average mf latency per bank:
dram[0]:         92    none      none      none         310       303       491    none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         316       293    none         126    none      none      none      none      none      none      none      none  
dram[2]:     none         268    none      none         281       310       125    none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         265       283    none         124    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         310       323    none         125    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         266       248       124       126    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        277         0         0         0       269       269       266         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       272       272         0       252         0         0         0         0         0         0         0         0
dram[2]:          0       268         0         0       269       268       251         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       272       271         0       252         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       269       269         0       251         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       272       272       252       252         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8828 n_nop=8780 n_act=6 n_pre=2 n_req=23 n_rd=34 n_write=6 bw_util=0.009062
n_activity=398 dram_eff=0.201
bk0: 6a 8756i bk1: 0a 8827i bk2: 0a 8829i bk3: 0a 8829i bk4: 14a 8774i bk5: 12a 8778i bk6: 2a 8786i bk7: 0a 8825i bk8: 0a 8826i bk9: 0a 8828i bk10: 0a 8828i bk11: 0a 8828i bk12: 0a 8828i bk13: 0a 8829i bk14: 0a 8829i bk15: 0a 8829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00543725
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8828 n_nop=8791 n_act=4 n_pre=0 n_req=17 n_rd=32 n_write=1 bw_util=0.007476
n_activity=259 dram_eff=0.2548
bk0: 4a 8808i bk1: 0a 8828i bk2: 0a 8828i bk3: 0a 8829i bk4: 16a 8778i bk5: 10a 8790i bk6: 0a 8826i bk7: 2a 8804i bk8: 0a 8825i bk9: 0a 8828i bk10: 0a 8828i bk11: 0a 8828i bk12: 0a 8828i bk13: 0a 8829i bk14: 0a 8829i bk15: 0a 8829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00373811
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8828 n_nop=8788 n_act=4 n_pre=0 n_req=20 n_rd=32 n_write=4 bw_util=0.008156
n_activity=302 dram_eff=0.2384
bk0: 0a 8829i bk1: 2a 8813i bk2: 0a 8829i bk3: 0a 8829i bk4: 12a 8770i bk5: 16a 8760i bk6: 2a 8803i bk7: 0a 8824i bk8: 0a 8825i bk9: 0a 8827i bk10: 0a 8827i bk11: 0a 8829i bk12: 0a 8829i bk13: 0a 8829i bk14: 0a 8829i bk15: 0a 8829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00339828
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8828 n_nop=8790 n_act=3 n_pre=0 n_req=20 n_rd=30 n_write=5 bw_util=0.007929
n_activity=244 dram_eff=0.2869
bk0: 0a 8828i bk1: 0a 8829i bk2: 0a 8830i bk3: 0a 8830i bk4: 12a 8779i bk5: 14a 8742i bk6: 0a 8827i bk7: 4a 8775i bk8: 0a 8826i bk9: 0a 8826i bk10: 0a 8826i bk11: 0a 8828i bk12: 0a 8828i bk13: 0a 8828i bk14: 0a 8828i bk15: 0a 8828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00532397
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8828 n_nop=8797 n_act=3 n_pre=0 n_req=15 n_rd=26 n_write=2 bw_util=0.006343
n_activity=209 dram_eff=0.2679
bk0: 0a 8828i bk1: 0a 8829i bk2: 0a 8829i bk3: 0a 8830i bk4: 10a 8784i bk5: 14a 8783i bk6: 0a 8827i bk7: 2a 8805i bk8: 0a 8826i bk9: 0a 8827i bk10: 0a 8827i bk11: 0a 8827i bk12: 0a 8827i bk13: 0a 8828i bk14: 0a 8828i bk15: 0a 8828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00294517
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8828 n_nop=8788 n_act=4 n_pre=0 n_req=21 n_rd=30 n_write=6 bw_util=0.008156
n_activity=296 dram_eff=0.2432
bk0: 0a 8829i bk1: 0a 8830i bk2: 0a 8830i bk3: 0a 8830i bk4: 10a 8774i bk5: 14a 8774i bk6: 4a 8792i bk7: 2a 8804i bk8: 0a 8825i bk9: 0a 8826i bk10: 0a 8826i bk11: 0a 8827i bk12: 0a 8827i bk13: 0a 8827i bk14: 0a 8828i bk15: 0a 8828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00441776

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31, Miss = 11, Miss_rate = 0.355, Pending_hits = 6, Reservation_fails = 215
L2_cache_bank[1]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 27, Miss = 10, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 12, Miss = 7, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 9, Miss = 5, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 11, Miss = 8, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 11, Miss = 7, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 163
L2_total_cache_misses = 92
L2_total_cache_miss_rate = 0.5644
L2_total_cache_pending_hits = 6
L2_total_cache_reservation_fails = 215
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=571
icnt_total_pkts_simt_to_mem=224
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Network latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Flit latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Fragmentation average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Injected packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected packet size average = -nan (11 samples)
Accepted packet size average = -nan (11 samples)
Hops average = -nan (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6689)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6689)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6689)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6689)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6689)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6689)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6689)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6689)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (226,6689), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (236,6689), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(4,0,0) tid=(491,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2895,6689), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3293,6689), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3378,6689), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 10189  inst.: 87930 (ipc= 8.6) sim_rate=21982 (inst/sec) elapsed = 0:0:00:04 / Thu Apr 12 01:20:03 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3537,6689), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3982,6689), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4123,6689), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 3.
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 4124
gpu_sim_insn = 30332
gpu_ipc =       7.3550
gpu_tot_sim_cycle = 10813
gpu_tot_sim_insn = 88017
gpu_tot_ipc =       8.1399
gpu_tot_issued_cta = 24
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 28
gpu_total_sim_rate=22004

========= Core RFC stats =========
	Total RFC Accesses     = 6954
	Total RFC Misses       = 1802
	Total RFC Read Misses  = 738
	Total RFC Write Misses = 1064
	Total RFC Evictions    = 1385

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2643
	L1I_total_cache_misses = 402
	L1I_total_cache_miss_rate = 0.1521
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 113, Miss = 45, Miss_rate = 0.398, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[2]: Access = 86, Miss = 32, Miss_rate = 0.372, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[3]: Access = 107, Miss = 41, Miss_rate = 0.383, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[4]: Access = 105, Miss = 42, Miss_rate = 0.400, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[5]: Access = 93, Miss = 36, Miss_rate = 0.387, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[6]: Access = 145, Miss = 59, Miss_rate = 0.407, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[9]: Access = 130, Miss = 52, Miss_rate = 0.400, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[10]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 28, Miss = 13, Miss_rate = 0.464, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 967
	L1D_total_cache_misses = 368
	L1D_total_cache_miss_rate = 0.3806
	L1D_total_cache_pending_hits = 300
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 168
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2241
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 402
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 8, 
gpgpu_n_tot_thrd_icount = 165952
gpgpu_n_tot_w_icount = 5186
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 200
gpgpu_n_mem_write_global = 191
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12680
gpgpu_n_store_insn = 191
gpgpu_n_shmem_insn = 10
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:121	W0_Idle:34419	W0_Scoreboard:36432	W1:2114	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3072
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1600 {8:200,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7640 {40:191,}
traffic_breakdown_coretomem[INST_ACC_R] = 296 {8:37,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27200 {136:200,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1528 {8:191,}
traffic_breakdown_memtocore[INST_ACC_R] = 5032 {136:37,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 279 
averagemflatency = 196 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 10812 
mrq_lat_table:201 	10 	17 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	279 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	421 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	179 	21 	0 	0 	0 	0 	1 	0 	10 	60 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.500000       inf       inf      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf       inf      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan       inf       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 245/5 = 49.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3         0         2         8        10         6         4         0         0         0         0         0         0         0         0 
dram[1]:         3         2         1         0         8         9         1         3         0         0         0         0         0         0         0         0 
dram[2]:         3         1         1         0        10        10         4         4         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         1         8         8         0         4         0         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         8        11         4         7         0         0         0         0         0         0         0         0 
dram[5]:         0         0         2         1         7         9         3         4         0         0         0         0         0         0         0         0 
total reads: 176
min_bank_accesses = 0!
chip skew: 36/22 = 1.64
number of total write accesses:
dram[0]:         0         0         0         0         1         2         9         4         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         1         1         3         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         3         2         5         4         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         2         0         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         3         4         7         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         2         3         4         0         0         0         0         0         0         0         0 
total reads: 69
min_bank_accesses = 0!
chip skew: 16/5 = 3.20
average mf latency per bank:
dram[0]:         92       269    none         269       570       416       255       124    none      none      none      none      none      none      none      none  
dram[1]:         92       264       268    none         564       406       125       171    none      none      none      none      none      none      none      none  
dram[2]:        263       268       268    none         360       431       170       159    none      none      none      none      none      none      none      none  
dram[3]:        268    none      none         268       419       425    none         195    none      none      none      none      none      none      none      none  
dram[4]:        268       270    none      none         530       375       159       134    none      none      none      none      none      none      none      none  
dram[5]:     none      none         269       274       454       337       171       176    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        277       274         0       279       269       269       266       255         0         0         0         0         0         0         0         0
dram[1]:        277       270       268         0       272       272       251       252         0         0         0         0         0         0         0         0
dram[2]:        271       268       268         0       269       268       260       252         0         0         0         0         0         0         0         0
dram[3]:        268         0         0       268       272       271         0       252         0         0         0         0         0         0         0         0
dram[4]:        268       270         0         0       269       269       253       253         0         0         0         0         0         0         0         0
dram[5]:          0         0       272       274       272       272       252       252         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14271 n_nop=14172 n_act=9 n_pre=2 n_req=52 n_rd=72 n_write=16 bw_util=0.01233
n_activity=820 dram_eff=0.2146
bk0: 6a 14200i bk1: 6a 14242i bk2: 0a 14271i bk3: 4a 14251i bk4: 16a 14211i bk5: 20a 14193i bk6: 12a 14143i bk7: 8a 14194i bk8: 0a 14268i bk9: 0a 14271i bk10: 0a 14271i bk11: 0a 14271i bk12: 0a 14272i bk13: 0a 14273i bk14: 0a 14273i bk15: 0a 14273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00623642
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14271 n_nop=14203 n_act=8 n_pre=1 n_req=32 n_rd=54 n_write=5 bw_util=0.008269
n_activity=536 dram_eff=0.2201
bk0: 6a 14223i bk1: 4a 14250i bk2: 2a 14255i bk3: 0a 14272i bk4: 16a 14222i bk5: 18a 14208i bk6: 2a 14247i bk7: 6a 14216i bk8: 0a 14267i bk9: 0a 14270i bk10: 0a 14270i bk11: 0a 14271i bk12: 0a 14271i bk13: 0a 14272i bk14: 0a 14272i bk15: 0a 14272i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00273281
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14271 n_nop=14184 n_act=7 n_pre=0 n_req=47 n_rd=66 n_write=14 bw_util=0.01121
n_activity=719 dram_eff=0.2225
bk0: 6a 14248i bk1: 2a 14255i bk2: 2a 14256i bk3: 0a 14272i bk4: 20a 14186i bk5: 20a 14177i bk6: 8a 14190i bk7: 8a 14195i bk8: 0a 14267i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14272i bk12: 0a 14272i bk13: 0a 14272i bk14: 0a 14272i bk15: 0a 14272i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00308318
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14271 n_nop=14214 n_act=5 n_pre=0 n_req=30 n_rd=44 n_write=8 bw_util=0.007288
n_activity=432 dram_eff=0.2407
bk0: 2a 14255i bk1: 0a 14271i bk2: 0a 14273i bk3: 2a 14256i bk4: 16a 14202i bk5: 16a 14180i bk6: 0a 14270i bk7: 8a 14188i bk8: 0a 14269i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14271i bk12: 0a 14271i bk13: 0a 14271i bk14: 0a 14272i bk15: 0a 14272i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00329339
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14271 n_nop=14186 n_act=6 n_pre=0 n_req=47 n_rd=64 n_write=15 bw_util=0.01107
n_activity=638 dram_eff=0.2476
bk0: 2a 14255i bk1: 2a 14255i bk2: 0a 14271i bk3: 0a 14273i bk4: 16a 14216i bk5: 22a 14173i bk6: 8a 14185i bk7: 14a 14137i bk8: 0a 14268i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14270i bk12: 0a 14270i bk13: 0a 14271i bk14: 0a 14272i bk15: 0a 14272i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00371383
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14271 n_nop=14202 n_act=6 n_pre=0 n_req=37 n_rd=52 n_write=11 bw_util=0.008829
n_activity=501 dram_eff=0.2515
bk0: 0a 14273i bk1: 0a 14274i bk2: 4a 14251i bk3: 2a 14255i bk4: 14a 14208i bk5: 18a 14192i bk6: 6a 14220i bk7: 8a 14190i bk8: 0a 14268i bk9: 0a 14269i bk10: 0a 14269i bk11: 0a 14270i bk12: 0a 14270i bk13: 0a 14270i bk14: 0a 14271i bk15: 0a 14271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00287296

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61, Miss = 17, Miss_rate = 0.279, Pending_hits = 7, Reservation_fails = 215
L2_cache_bank[1]: Access = 36, Miss = 19, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 49, Miss = 13, Miss_rate = 0.265, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 28, Miss = 14, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 36, Miss = 18, Miss_rate = 0.500, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 35, Miss = 15, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 9, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 13, Miss_rate = 0.406, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 34, Miss = 13, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 37, Miss = 19, Miss_rate = 0.514, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 26, Miss = 14, Miss_rate = 0.538, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 428
L2_total_cache_misses = 176
L2_total_cache_miss_rate = 0.4112
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 215
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 91
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 122
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1376
icnt_total_pkts_simt_to_mem=619
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.62075
	minimum = 6
	maximum = 21
Network latency average = 7.5434
	minimum = 6
	maximum = 20
Slowest packet = 368
Flit latency average = 6.50167
	minimum = 6
	maximum = 16
Slowest flit = 1007
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00475985
	minimum = 0 (at node 0)
	maximum = 0.014549 (at node 6)
Accepted packet rate average = 0.00475985
	minimum = 0 (at node 0)
	maximum = 0.014549 (at node 6)
Injected flit rate average = 0.010777
	minimum = 0 (at node 0)
	maximum = 0.022066 (at node 6)
Accepted flit rate average= 0.010777
	minimum = 0 (at node 0)
	maximum = 0.042677 (at node 6)
Injected packet length average = 2.26415
Accepted packet length average = 2.26415
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Network latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Flit latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Fragmentation average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Injected packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected packet size average = -nan (12 samples)
Accepted packet size average = -nan (12 samples)
Hops average = -nan (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 22004 (inst/sec)
gpgpu_simulation_rate = 2703 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,10813)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,10813)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,10813)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,10813)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,10813)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,10813)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,10813)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,10813)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (448,10813), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (457,10813), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (460,10813), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (487,10813), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (493,10813), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (535,10813), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (535,10813), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (583,10813), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 4 '_Z7Kernel2PbS_S_S_i' finished on shader 2.
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 584
gpu_sim_insn = 29212
gpu_ipc =      50.0205
gpu_tot_sim_cycle = 11397
gpu_tot_sim_insn = 117229
gpu_tot_ipc =      10.2860
gpu_tot_issued_cta = 32
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 28
gpu_total_sim_rate=29307

========= Core RFC stats =========
	Total RFC Accesses     = 8968
	Total RFC Misses       = 1919
	Total RFC Read Misses  = 787
	Total RFC Write Misses = 1132
	Total RFC Evictions    = 1963

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3400
	L1I_total_cache_misses = 418
	L1I_total_cache_miss_rate = 0.1229
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[1]: Access = 165, Miss = 82, Miss_rate = 0.497, Pending_hits = 37, Reservation_fails = 51
	L1D_cache_core[2]: Access = 130, Miss = 59, Miss_rate = 0.454, Pending_hits = 37, Reservation_fails = 0
	L1D_cache_core[3]: Access = 107, Miss = 41, Miss_rate = 0.383, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[4]: Access = 105, Miss = 42, Miss_rate = 0.400, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[5]: Access = 93, Miss = 36, Miss_rate = 0.387, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[6]: Access = 145, Miss = 59, Miss_rate = 0.407, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[9]: Access = 130, Miss = 52, Miss_rate = 0.400, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[10]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68, Miss = 38, Miss_rate = 0.559, Pending_hits = 24, Reservation_fails = 2
	L1D_cache_core[12]: Access = 56, Miss = 28, Miss_rate = 0.500, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 34, Miss_rate = 0.531, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 40, Miss_rate = 0.588, Pending_hits = 24, Reservation_fails = 67
	L1D_total_cache_accesses = 1291
	L1D_total_cache_misses = 569
	L1D_total_cache_miss_rate = 0.4407
	L1D_total_cache_pending_hits = 396
	L1D_total_cache_reservation_fails = 120
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2982
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 418
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
26, 16, 16, 16, 26, 26, 16, 16, 16, 16, 16, 16, 26, 16, 16, 16, 
gpgpu_n_tot_thrd_icount = 214400
gpgpu_n_tot_w_icount = 6700
gpgpu_n_stall_shd_mem = 120
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 232
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16776
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 70
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:240	W0_Idle:38232	W0_Scoreboard:39012	W1:2514	W2:70	W3:20	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4096
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1856 {8:232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_coretomem[INST_ACC_R] = 304 {8:38,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31552 {136:232,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
traffic_breakdown_memtocore[INST_ACC_R] = 5168 {136:38,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 279 
averagemflatency = 187 
max_icnt2mem_latency = 108 
max_icnt2sh_latency = 11396 
mrq_lat_table:201 	10 	17 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	507 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	508 	36 	44 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	200 	32 	0 	0 	0 	0 	1 	0 	10 	60 	316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.500000       inf       inf      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf       inf      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan       inf       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 245/5 = 49.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3         0         2         8        10         6         4         0         0         0         0         0         0         0         0 
dram[1]:         3         2         1         0         8         9         1         3         0         0         0         0         0         0         0         0 
dram[2]:         3         1         1         0        10        10         4         4         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         1         8         8         0         4         0         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         8        11         4         7         0         0         0         0         0         0         0         0 
dram[5]:         0         0         2         1         7         9         3         4         0         0         0         0         0         0         0         0 
total reads: 176
min_bank_accesses = 0!
chip skew: 36/22 = 1.64
number of total write accesses:
dram[0]:         0         0         0         0         1         2         9         4         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         1         1         3         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         3         2         5         4         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         2         0         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         3         4         7         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         2         3         4         0         0         0         0         0         0         0         0 
total reads: 69
min_bank_accesses = 0!
chip skew: 16/5 = 3.20
average mf latency per bank:
dram[0]:         92       269    none         269       944       605       872       124    none      none      none      none      none      none      none      none  
dram[1]:         92       264       268    none         906       607       125       171    none      none      none      none      none      none      none      none  
dram[2]:        263       268       268    none         561       674       170       159    none      none      none      none      none      none      none      none  
dram[3]:        268    none      none         268       665       640    none         195    none      none      none      none      none      none      none      none  
dram[4]:        268       270    none      none         853       540       159       134    none      none      none      none      none      none      none      none  
dram[5]:     none      none         269       274       710       510       171       176    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        277       274         0       279       269       269       266       255         0         0         0         0         0         0         0         0
dram[1]:        277       270       268         0       272       272       251       252         0         0         0         0         0         0         0         0
dram[2]:        271       268       268         0       269       268       260       252         0         0         0         0         0         0         0         0
dram[3]:        268         0         0       268       272       271         0       252         0         0         0         0         0         0         0         0
dram[4]:        268       270         0         0       269       269       253       253         0         0         0         0         0         0         0         0
dram[5]:          0         0       272       274       272       272       252       252         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15041 n_nop=14942 n_act=9 n_pre=2 n_req=52 n_rd=72 n_write=16 bw_util=0.0117
n_activity=820 dram_eff=0.2146
bk0: 6a 14970i bk1: 6a 15012i bk2: 0a 15041i bk3: 4a 15021i bk4: 16a 14981i bk5: 20a 14963i bk6: 12a 14913i bk7: 8a 14964i bk8: 0a 15038i bk9: 0a 15041i bk10: 0a 15041i bk11: 0a 15041i bk12: 0a 15042i bk13: 0a 15043i bk14: 0a 15043i bk15: 0a 15043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00591716
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15041 n_nop=14973 n_act=8 n_pre=1 n_req=32 n_rd=54 n_write=5 bw_util=0.007845
n_activity=536 dram_eff=0.2201
bk0: 6a 14993i bk1: 4a 15020i bk2: 2a 15025i bk3: 0a 15042i bk4: 16a 14992i bk5: 18a 14978i bk6: 2a 15017i bk7: 6a 14986i bk8: 0a 15037i bk9: 0a 15040i bk10: 0a 15040i bk11: 0a 15041i bk12: 0a 15041i bk13: 0a 15042i bk14: 0a 15042i bk15: 0a 15042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00259291
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15041 n_nop=14954 n_act=7 n_pre=0 n_req=47 n_rd=66 n_write=14 bw_util=0.01064
n_activity=719 dram_eff=0.2225
bk0: 6a 15018i bk1: 2a 15025i bk2: 2a 15026i bk3: 0a 15042i bk4: 20a 14956i bk5: 20a 14947i bk6: 8a 14960i bk7: 8a 14965i bk8: 0a 15037i bk9: 0a 15039i bk10: 0a 15039i bk11: 0a 15042i bk12: 0a 15042i bk13: 0a 15042i bk14: 0a 15042i bk15: 0a 15042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00292534
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15041 n_nop=14984 n_act=5 n_pre=0 n_req=30 n_rd=44 n_write=8 bw_util=0.006914
n_activity=432 dram_eff=0.2407
bk0: 2a 15025i bk1: 0a 15041i bk2: 0a 15043i bk3: 2a 15026i bk4: 16a 14972i bk5: 16a 14950i bk6: 0a 15040i bk7: 8a 14958i bk8: 0a 15039i bk9: 0a 15039i bk10: 0a 15039i bk11: 0a 15041i bk12: 0a 15041i bk13: 0a 15041i bk14: 0a 15042i bk15: 0a 15042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00312479
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15041 n_nop=14956 n_act=6 n_pre=0 n_req=47 n_rd=64 n_write=15 bw_util=0.0105
n_activity=638 dram_eff=0.2476
bk0: 2a 15025i bk1: 2a 15025i bk2: 0a 15041i bk3: 0a 15043i bk4: 16a 14986i bk5: 22a 14943i bk6: 8a 14955i bk7: 14a 14907i bk8: 0a 15038i bk9: 0a 15039i bk10: 0a 15039i bk11: 0a 15040i bk12: 0a 15040i bk13: 0a 15041i bk14: 0a 15042i bk15: 0a 15042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0035237
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15041 n_nop=14972 n_act=6 n_pre=0 n_req=37 n_rd=52 n_write=11 bw_util=0.008377
n_activity=501 dram_eff=0.2515
bk0: 0a 15043i bk1: 0a 15044i bk2: 4a 15021i bk3: 2a 15025i bk4: 14a 14978i bk5: 18a 14962i bk6: 6a 14990i bk7: 8a 14960i bk8: 0a 15038i bk9: 0a 15039i bk10: 0a 15039i bk11: 0a 15040i bk12: 0a 15040i bk13: 0a 15040i bk14: 0a 15041i bk15: 0a 15041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00272588

========= L2 cache stats =========
L2_cache_bank[0]: Access = 129, Miss = 17, Miss_rate = 0.132, Pending_hits = 7, Reservation_fails = 215
L2_cache_bank[1]: Access = 51, Miss = 19, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 65, Miss = 13, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 40, Miss = 14, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 53, Miss = 18, Miss_rate = 0.340, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 52, Miss = 15, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 38, Miss = 9, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 45, Miss = 13, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 51, Miss = 13, Miss_rate = 0.255, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 52, Miss = 19, Miss_rate = 0.365, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 43, Miss = 12, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 38, Miss = 14, Miss_rate = 0.368, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 657
L2_total_cache_misses = 176
L2_total_cache_miss_rate = 0.2679
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 215
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1737
icnt_total_pkts_simt_to_mem=1044
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.4803
	minimum = 6
	maximum = 79
Network latency average = 12.5349
	minimum = 6
	maximum = 62
Slowest packet = 985
Flit latency average = 13.0458
	minimum = 6
	maximum = 61
Slowest flit = 2307
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0290462
	minimum = 0 (at node 3)
	maximum = 0.116438 (at node 15)
Accepted packet rate average = 0.0290462
	minimum = 0 (at node 3)
	maximum = 0.116438 (at node 15)
Injected flit rate average = 0.0498478
	minimum = 0 (at node 3)
	maximum = 0.143836 (at node 15)
Accepted flit rate average= 0.0498478
	minimum = 0 (at node 3)
	maximum = 0.226027 (at node 15)
Injected packet length average = 1.71616
Accepted packet length average = 1.71616
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Network latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Flit latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Fragmentation average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Injected packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected packet size average = -nan (13 samples)
Accepted packet size average = -nan (13 samples)
Hops average = -nan (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 29307 (inst/sec)
gpgpu_simulation_rate = 2849 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 11397
gpu_tot_sim_insn = 117229
gpu_tot_ipc =      10.2860
gpu_tot_issued_cta = 32
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 28
gpu_total_sim_rate=29307

========= Core RFC stats =========
	Total RFC Accesses     = 8968
	Total RFC Misses       = 1919
	Total RFC Read Misses  = 787
	Total RFC Write Misses = 1132
	Total RFC Evictions    = 1963

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3400
	L1I_total_cache_misses = 418
	L1I_total_cache_miss_rate = 0.1229
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[1]: Access = 165, Miss = 82, Miss_rate = 0.497, Pending_hits = 37, Reservation_fails = 51
	L1D_cache_core[2]: Access = 130, Miss = 59, Miss_rate = 0.454, Pending_hits = 37, Reservation_fails = 0
	L1D_cache_core[3]: Access = 107, Miss = 41, Miss_rate = 0.383, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[4]: Access = 105, Miss = 42, Miss_rate = 0.400, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[5]: Access = 93, Miss = 36, Miss_rate = 0.387, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[6]: Access = 145, Miss = 59, Miss_rate = 0.407, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[9]: Access = 130, Miss = 52, Miss_rate = 0.400, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[10]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68, Miss = 38, Miss_rate = 0.559, Pending_hits = 24, Reservation_fails = 2
	L1D_cache_core[12]: Access = 56, Miss = 28, Miss_rate = 0.500, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 34, Miss_rate = 0.531, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 40, Miss_rate = 0.588, Pending_hits = 24, Reservation_fails = 67
	L1D_total_cache_accesses = 1291
	L1D_total_cache_misses = 569
	L1D_total_cache_miss_rate = 0.4407
	L1D_total_cache_pending_hits = 396
	L1D_total_cache_reservation_fails = 120
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2982
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 418
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
26, 16, 16, 16, 26, 26, 16, 16, 16, 16, 16, 16, 26, 16, 16, 16, 
gpgpu_n_tot_thrd_icount = 214400
gpgpu_n_tot_w_icount = 6700
gpgpu_n_stall_shd_mem = 120
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 232
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16776
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 70
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:240	W0_Idle:38232	W0_Scoreboard:39012	W1:2514	W2:70	W3:20	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4096
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1856 {8:232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_coretomem[INST_ACC_R] = 304 {8:38,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31552 {136:232,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
traffic_breakdown_memtocore[INST_ACC_R] = 5168 {136:38,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 279 
averagemflatency = 187 
max_icnt2mem_latency = 108 
max_icnt2sh_latency = 11396 
mrq_lat_table:201 	10 	17 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	507 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	508 	36 	44 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	200 	32 	0 	0 	0 	0 	1 	0 	10 	60 	316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.500000       inf       inf      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf       inf      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan       inf       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 245/5 = 49.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3         0         2         8        10         6         4         0         0         0         0         0         0         0         0 
dram[1]:         3         2         1         0         8         9         1         3         0         0         0         0         0         0         0         0 
dram[2]:         3         1         1         0        10        10         4         4         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         1         8         8         0         4         0         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         8        11         4         7         0         0         0         0         0         0         0         0 
dram[5]:         0         0         2         1         7         9         3         4         0         0         0         0         0         0         0         0 
total reads: 176
min_bank_accesses = 0!
chip skew: 36/22 = 1.64
number of total write accesses:
dram[0]:         0         0         0         0         1         2         9         4         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         1         1         3         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         3         2         5         4         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         2         0         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         3         4         7         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         2         3         4         0         0         0         0         0         0         0         0 
total reads: 69
min_bank_accesses = 0!
chip skew: 16/5 = 3.20
average mf latency per bank:
dram[0]:         92       269    none         269       944       605       872       124    none      none      none      none      none      none      none      none  
dram[1]:         92       264       268    none         906       607       125       171    none      none      none      none      none      none      none      none  
dram[2]:        263       268       268    none         561       674       170       159    none      none      none      none      none      none      none      none  
dram[3]:        268    none      none         268       665       640    none         195    none      none      none      none      none      none      none      none  
dram[4]:        268       270    none      none         853       540       159       134    none      none      none      none      none      none      none      none  
dram[5]:     none      none         269       274       710       510       171       176    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        277       274         0       279       269       269       266       255         0         0         0         0         0         0         0         0
dram[1]:        277       270       268         0       272       272       251       252         0         0         0         0         0         0         0         0
dram[2]:        271       268       268         0       269       268       260       252         0         0         0         0         0         0         0         0
dram[3]:        268         0         0       268       272       271         0       252         0         0         0         0         0         0         0         0
dram[4]:        268       270         0         0       269       269       253       253         0         0         0         0         0         0         0         0
dram[5]:          0         0       272       274       272       272       252       252         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15041 n_nop=14942 n_act=9 n_pre=2 n_req=52 n_rd=72 n_write=16 bw_util=0.0117
n_activity=820 dram_eff=0.2146
bk0: 6a 14970i bk1: 6a 15012i bk2: 0a 15041i bk3: 4a 15021i bk4: 16a 14981i bk5: 20a 14963i bk6: 12a 14913i bk7: 8a 14964i bk8: 0a 15038i bk9: 0a 15041i bk10: 0a 15041i bk11: 0a 15041i bk12: 0a 15042i bk13: 0a 15043i bk14: 0a 15043i bk15: 0a 15043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00591716
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15041 n_nop=14973 n_act=8 n_pre=1 n_req=32 n_rd=54 n_write=5 bw_util=0.007845
n_activity=536 dram_eff=0.2201
bk0: 6a 14993i bk1: 4a 15020i bk2: 2a 15025i bk3: 0a 15042i bk4: 16a 14992i bk5: 18a 14978i bk6: 2a 15017i bk7: 6a 14986i bk8: 0a 15037i bk9: 0a 15040i bk10: 0a 15040i bk11: 0a 15041i bk12: 0a 15041i bk13: 0a 15042i bk14: 0a 15042i bk15: 0a 15042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00259291
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15041 n_nop=14954 n_act=7 n_pre=0 n_req=47 n_rd=66 n_write=14 bw_util=0.01064
n_activity=719 dram_eff=0.2225
bk0: 6a 15018i bk1: 2a 15025i bk2: 2a 15026i bk3: 0a 15042i bk4: 20a 14956i bk5: 20a 14947i bk6: 8a 14960i bk7: 8a 14965i bk8: 0a 15037i bk9: 0a 15039i bk10: 0a 15039i bk11: 0a 15042i bk12: 0a 15042i bk13: 0a 15042i bk14: 0a 15042i bk15: 0a 15042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00292534
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15041 n_nop=14984 n_act=5 n_pre=0 n_req=30 n_rd=44 n_write=8 bw_util=0.006914
n_activity=432 dram_eff=0.2407
bk0: 2a 15025i bk1: 0a 15041i bk2: 0a 15043i bk3: 2a 15026i bk4: 16a 14972i bk5: 16a 14950i bk6: 0a 15040i bk7: 8a 14958i bk8: 0a 15039i bk9: 0a 15039i bk10: 0a 15039i bk11: 0a 15041i bk12: 0a 15041i bk13: 0a 15041i bk14: 0a 15042i bk15: 0a 15042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00312479
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15041 n_nop=14956 n_act=6 n_pre=0 n_req=47 n_rd=64 n_write=15 bw_util=0.0105
n_activity=638 dram_eff=0.2476
bk0: 2a 15025i bk1: 2a 15025i bk2: 0a 15041i bk3: 0a 15043i bk4: 16a 14986i bk5: 22a 14943i bk6: 8a 14955i bk7: 14a 14907i bk8: 0a 15038i bk9: 0a 15039i bk10: 0a 15039i bk11: 0a 15040i bk12: 0a 15040i bk13: 0a 15041i bk14: 0a 15042i bk15: 0a 15042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0035237
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15041 n_nop=14972 n_act=6 n_pre=0 n_req=37 n_rd=52 n_write=11 bw_util=0.008377
n_activity=501 dram_eff=0.2515
bk0: 0a 15043i bk1: 0a 15044i bk2: 4a 15021i bk3: 2a 15025i bk4: 14a 14978i bk5: 18a 14962i bk6: 6a 14990i bk7: 8a 14960i bk8: 0a 15038i bk9: 0a 15039i bk10: 0a 15039i bk11: 0a 15040i bk12: 0a 15040i bk13: 0a 15040i bk14: 0a 15041i bk15: 0a 15041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00272588

========= L2 cache stats =========
L2_cache_bank[0]: Access = 129, Miss = 17, Miss_rate = 0.132, Pending_hits = 7, Reservation_fails = 215
L2_cache_bank[1]: Access = 51, Miss = 19, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 65, Miss = 13, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 40, Miss = 14, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 53, Miss = 18, Miss_rate = 0.340, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 52, Miss = 15, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 38, Miss = 9, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 45, Miss = 13, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 51, Miss = 13, Miss_rate = 0.255, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 52, Miss = 19, Miss_rate = 0.365, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 43, Miss = 12, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 38, Miss = 14, Miss_rate = 0.368, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 657
L2_total_cache_misses = 176
L2_total_cache_miss_rate = 0.2679
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 215
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1737
icnt_total_pkts_simt_to_mem=1044
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Network latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Flit latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Fragmentation average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Injected packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected packet size average = -nan (14 samples)
Accepted packet size average = -nan (14 samples)
Hops average = -nan (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 11397
gpu_tot_sim_insn = 117229
gpu_tot_ipc =      10.2860
gpu_tot_issued_cta = 32
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 28
gpu_total_sim_rate=29307

========= Core RFC stats =========
	Total RFC Accesses     = 8968
	Total RFC Misses       = 1919
	Total RFC Read Misses  = 787
	Total RFC Write Misses = 1132
	Total RFC Evictions    = 1963

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3400
	L1I_total_cache_misses = 418
	L1I_total_cache_miss_rate = 0.1229
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[1]: Access = 165, Miss = 82, Miss_rate = 0.497, Pending_hits = 37, Reservation_fails = 51
	L1D_cache_core[2]: Access = 130, Miss = 59, Miss_rate = 0.454, Pending_hits = 37, Reservation_fails = 0
	L1D_cache_core[3]: Access = 107, Miss = 41, Miss_rate = 0.383, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[4]: Access = 105, Miss = 42, Miss_rate = 0.400, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[5]: Access = 93, Miss = 36, Miss_rate = 0.387, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[6]: Access = 145, Miss = 59, Miss_rate = 0.407, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[9]: Access = 130, Miss = 52, Miss_rate = 0.400, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[10]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68, Miss = 38, Miss_rate = 0.559, Pending_hits = 24, Reservation_fails = 2
	L1D_cache_core[12]: Access = 56, Miss = 28, Miss_rate = 0.500, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 34, Miss_rate = 0.531, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 40, Miss_rate = 0.588, Pending_hits = 24, Reservation_fails = 67
	L1D_total_cache_accesses = 1291
	L1D_total_cache_misses = 569
	L1D_total_cache_miss_rate = 0.4407
	L1D_total_cache_pending_hits = 396
	L1D_total_cache_reservation_fails = 120
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2982
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 418
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
26, 16, 16, 16, 26, 26, 16, 16, 16, 16, 16, 16, 26, 16, 16, 16, 
gpgpu_n_tot_thrd_icount = 214400
gpgpu_n_tot_w_icount = 6700
gpgpu_n_stall_shd_mem = 120
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 232
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16776
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 70
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:240	W0_Idle:38232	W0_Scoreboard:39012	W1:2514	W2:70	W3:20	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4096
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1856 {8:232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_coretomem[INST_ACC_R] = 304 {8:38,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31552 {136:232,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
traffic_breakdown_memtocore[INST_ACC_R] = 5168 {136:38,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 279 
averagemflatency = 187 
max_icnt2mem_latency = 108 
max_icnt2sh_latency = 11396 
mrq_lat_table:201 	10 	17 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	507 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	508 	36 	44 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	200 	32 	0 	0 	0 	0 	1 	0 	10 	60 	316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.500000       inf       inf      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf       inf      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan       inf       inf       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan      -nan       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 245/5 = 49.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3         0         2         8        10         6         4         0         0         0         0         0         0         0         0 
dram[1]:         3         2         1         0         8         9         1         3         0         0         0         0         0         0         0         0 
dram[2]:         3         1         1         0        10        10         4         4         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         1         8         8         0         4         0         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         8        11         4         7         0         0         0         0         0         0         0         0 
dram[5]:         0         0         2         1         7         9         3         4         0         0         0         0         0         0         0         0 
total reads: 176
min_bank_accesses = 0!
chip skew: 36/22 = 1.64
number of total write accesses:
dram[0]:         0         0         0         0         1         2         9         4         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         1         1         3         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         3         2         5         4         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         2         0         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         1         3         4         7         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         2         3         4         0         0         0         0         0         0         0         0 
total reads: 69
min_bank_accesses = 0!
chip skew: 16/5 = 3.20
average mf latency per bank:
dram[0]:         92       269    none         269       944       605       872       124    none      none      none      none      none      none      none      none  
dram[1]:         92       264       268    none         906       607       125       171    none      none      none      none      none      none      none      none  
dram[2]:        263       268       268    none         561       674       170       159    none      none      none      none      none      none      none      none  
dram[3]:        268    none      none         268       665       640    none         195    none      none      none      none      none      none      none      none  
dram[4]:        268       270    none      none         853       540       159       134    none      none      none      none      none      none      none      none  
dram[5]:     none      none         269       274       710       510       171       176    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        277       274         0       279       269       269       266       255         0         0         0         0         0         0         0         0
dram[1]:        277       270       268         0       272       272       251       252         0         0         0         0         0         0         0         0
dram[2]:        271       268       268         0       269       268       260       252         0         0         0         0         0         0         0         0
dram[3]:        268         0         0       268       272       271         0       252         0         0         0         0         0         0         0         0
dram[4]:        268       270         0         0       269       269       253       253         0         0         0         0         0         0         0         0
dram[5]:          0         0       272       274       272       272       252       252         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15041 n_nop=14942 n_act=9 n_pre=2 n_req=52 n_rd=72 n_write=16 bw_util=0.0117
n_activity=820 dram_eff=0.2146
bk0: 6a 14970i bk1: 6a 15012i bk2: 0a 15041i bk3: 4a 15021i bk4: 16a 14981i bk5: 20a 14963i bk6: 12a 14913i bk7: 8a 14964i bk8: 0a 15038i bk9: 0a 15041i bk10: 0a 15041i bk11: 0a 15041i bk12: 0a 15042i bk13: 0a 15043i bk14: 0a 15043i bk15: 0a 15043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00591716
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15041 n_nop=14973 n_act=8 n_pre=1 n_req=32 n_rd=54 n_write=5 bw_util=0.007845
n_activity=536 dram_eff=0.2201
bk0: 6a 14993i bk1: 4a 15020i bk2: 2a 15025i bk3: 0a 15042i bk4: 16a 14992i bk5: 18a 14978i bk6: 2a 15017i bk7: 6a 14986i bk8: 0a 15037i bk9: 0a 15040i bk10: 0a 15040i bk11: 0a 15041i bk12: 0a 15041i bk13: 0a 15042i bk14: 0a 15042i bk15: 0a 15042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00259291
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15041 n_nop=14954 n_act=7 n_pre=0 n_req=47 n_rd=66 n_write=14 bw_util=0.01064
n_activity=719 dram_eff=0.2225
bk0: 6a 15018i bk1: 2a 15025i bk2: 2a 15026i bk3: 0a 15042i bk4: 20a 14956i bk5: 20a 14947i bk6: 8a 14960i bk7: 8a 14965i bk8: 0a 15037i bk9: 0a 15039i bk10: 0a 15039i bk11: 0a 15042i bk12: 0a 15042i bk13: 0a 15042i bk14: 0a 15042i bk15: 0a 15042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00292534
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15041 n_nop=14984 n_act=5 n_pre=0 n_req=30 n_rd=44 n_write=8 bw_util=0.006914
n_activity=432 dram_eff=0.2407
bk0: 2a 15025i bk1: 0a 15041i bk2: 0a 15043i bk3: 2a 15026i bk4: 16a 14972i bk5: 16a 14950i bk6: 0a 15040i bk7: 8a 14958i bk8: 0a 15039i bk9: 0a 15039i bk10: 0a 15039i bk11: 0a 15041i bk12: 0a 15041i bk13: 0a 15041i bk14: 0a 15042i bk15: 0a 15042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00312479
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15041 n_nop=14956 n_act=6 n_pre=0 n_req=47 n_rd=64 n_write=15 bw_util=0.0105
n_activity=638 dram_eff=0.2476
bk0: 2a 15025i bk1: 2a 15025i bk2: 0a 15041i bk3: 0a 15043i bk4: 16a 14986i bk5: 22a 14943i bk6: 8a 14955i bk7: 14a 14907i bk8: 0a 15038i bk9: 0a 15039i bk10: 0a 15039i bk11: 0a 15040i bk12: 0a 15040i bk13: 0a 15041i bk14: 0a 15042i bk15: 0a 15042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0035237
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15041 n_nop=14972 n_act=6 n_pre=0 n_req=37 n_rd=52 n_write=11 bw_util=0.008377
n_activity=501 dram_eff=0.2515
bk0: 0a 15043i bk1: 0a 15044i bk2: 4a 15021i bk3: 2a 15025i bk4: 14a 14978i bk5: 18a 14962i bk6: 6a 14990i bk7: 8a 14960i bk8: 0a 15038i bk9: 0a 15039i bk10: 0a 15039i bk11: 0a 15040i bk12: 0a 15040i bk13: 0a 15040i bk14: 0a 15041i bk15: 0a 15041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00272588

========= L2 cache stats =========
L2_cache_bank[0]: Access = 129, Miss = 17, Miss_rate = 0.132, Pending_hits = 7, Reservation_fails = 215
L2_cache_bank[1]: Access = 51, Miss = 19, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 65, Miss = 13, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 40, Miss = 14, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 53, Miss = 18, Miss_rate = 0.340, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 52, Miss = 15, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 38, Miss = 9, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 45, Miss = 13, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 51, Miss = 13, Miss_rate = 0.255, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 52, Miss = 19, Miss_rate = 0.365, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 43, Miss = 12, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 38, Miss = 14, Miss_rate = 0.368, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 657
L2_total_cache_misses = 176
L2_total_cache_miss_rate = 0.2679
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 215
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1737
icnt_total_pkts_simt_to_mem=1044
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Network latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Flit latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Fragmentation average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Injected packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected packet size average = -nan (15 samples)
Accepted packet size average = -nan (15 samples)
Hops average = -nan (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11397)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11397)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11397)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11397)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11397)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11397)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11397)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11397)
GPGPU-Sim uArch: cycles simulated: 12397  inst.: 146743 (ipc=29.5) sim_rate=29348 (inst/sec) elapsed = 0:0:00:05 / Thu Apr 12 01:20:04 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2874,11397), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2998,11397), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3079,11397), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3097,11397), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3148,11397), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3166,11397), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3322,11397), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3359,11397), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 8.
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 3360
gpu_sim_insn = 38510
gpu_ipc =      11.4613
gpu_tot_sim_cycle = 14757
gpu_tot_sim_insn = 155739
gpu_tot_ipc =      10.5536
gpu_tot_issued_cta = 40
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 44
gpu_total_sim_rate=31147

========= Core RFC stats =========
	Total RFC Accesses     = 23427
	Total RFC Misses       = 5510
	Total RFC Read Misses  = 2988
	Total RFC Write Misses = 2522
	Total RFC Evictions    = 7113

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8659
	L1I_total_cache_misses = 461
	L1I_total_cache_miss_rate = 0.0532
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[1]: Access = 165, Miss = 82, Miss_rate = 0.497, Pending_hits = 37, Reservation_fails = 51
	L1D_cache_core[2]: Access = 130, Miss = 59, Miss_rate = 0.454, Pending_hits = 37, Reservation_fails = 0
	L1D_cache_core[3]: Access = 309, Miss = 120, Miss_rate = 0.388, Pending_hits = 42, Reservation_fails = 0
	L1D_cache_core[4]: Access = 508, Miss = 198, Miss_rate = 0.390, Pending_hits = 49, Reservation_fails = 0
	L1D_cache_core[5]: Access = 412, Miss = 158, Miss_rate = 0.383, Pending_hits = 45, Reservation_fails = 0
	L1D_cache_core[6]: Access = 535, Miss = 204, Miss_rate = 0.381, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[7]: Access = 514, Miss = 195, Miss_rate = 0.379, Pending_hits = 50, Reservation_fails = 0
	L1D_cache_core[8]: Access = 243, Miss = 95, Miss_rate = 0.391, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[9]: Access = 597, Miss = 227, Miss_rate = 0.380, Pending_hits = 56, Reservation_fails = 0
	L1D_cache_core[10]: Access = 396, Miss = 159, Miss_rate = 0.402, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68, Miss = 38, Miss_rate = 0.559, Pending_hits = 24, Reservation_fails = 2
	L1D_cache_core[12]: Access = 56, Miss = 28, Miss_rate = 0.500, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 34, Miss_rate = 0.531, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 40, Miss_rate = 0.588, Pending_hits = 24, Reservation_fails = 67
	L1D_total_cache_accesses = 4113
	L1D_total_cache_misses = 1658
	L1D_total_cache_miss_rate = 0.4031
	L1D_total_cache_pending_hits = 570
	L1D_total_cache_reservation_fails = 120
	L1D_cache_data_port_util = 0.028
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1791
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 569
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 94
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8198
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 461
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
26, 16, 16, 16, 26, 26, 16, 16, 16, 16, 16, 16, 26, 16, 16, 16, 
gpgpu_n_tot_thrd_icount = 536512
gpgpu_n_tot_w_icount = 16766
gpgpu_n_stall_shd_mem = 377
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 609
gpgpu_n_mem_write_global = 1144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 22886
gpgpu_n_store_insn = 1199
gpgpu_n_shmem_insn = 70
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 377
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:367	W0_Idle:47146	W0_Scoreboard:70021	W1:10470	W2:912	W3:264	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5120
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4872 {8:609,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760 {40:1144,}
traffic_breakdown_coretomem[INST_ACC_R] = 352 {8:44,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 82824 {136:609,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9152 {8:1144,}
traffic_breakdown_memtocore[INST_ACC_R] = 5984 {136:44,}
maxmrqlatency = 21 
maxdqlatency = 0 
maxmflatency = 310 
averagemflatency = 173 
max_icnt2mem_latency = 108 
max_icnt2sh_latency = 14756 
mrq_lat_table:434 	19 	34 	31 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1501 	252 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1596 	88 	44 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	479 	121 	9 	0 	0 	0 	1 	0 	10 	60 	1073 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 526/6 = 87.666664
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        12         8         5         4        11        15         9         8         0         0         0         0         0         0         0         0 
dram[1]:         7         5         3         2        10        11         8         8         0         0         0         0         0         0         0         0 
dram[2]:         7         6         3         7        12        13         8         8         0         0         0         0         0         0         0         0 
dram[3]:         4         6         4         8        12        14         7         8         0         0         0         0         0         0         0         0 
dram[4]:         8         3         0         1        10        18         8         8         0         0         0         0         0         0         0         0 
dram[5]:        10         3         5         7        12        14         7         8         0         0         0         0         0         0         0         0 
total reads: 375
min_bank_accesses = 0!
chip skew: 72/54 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         8         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         6         8         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         7         9         0         0         0         0         0         0         0         0 
total reads: 151
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:        235       299       269       267      1220       925       796       364    none      none      none      none      none      none      none      none  
dram[1]:        190       279       265       278      1249      1023       282       314    none      none      none      none      none      none      none      none  
dram[2]:        262       271       264       264      1198       929       324       293    none      none      none      none      none      none      none      none  
dram[3]:        309       270       268       270      1138       716       229       364    none      none      none      none      none      none      none      none  
dram[4]:        271       274    none         274      1143       803       331       372    none      none      none      none      none      none      none      none  
dram[5]:        283       277       275       273       980       786       276       355    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        292       309       281       279       269       290       266       255         0         0         0         0         0         0         0         0
dram[1]:        277       310       268       285       272       272       251       252         0         0         0         0         0         0         0         0
dram[2]:        271       296       268       268       269       293       260       260         0         0         0         0         0         0         0         0
dram[3]:        274       288       274       301       272       273       270       259         0         0         0         0         0         0         0         0
dram[4]:        289       286         0       274       269       276       254       253         0         0         0         0         0         0         0         0
dram[5]:        302       296       302       306       295       282       258       255         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19475 n_nop=19289 n_act=11 n_pre=3 n_req=100 n_rd=144 n_write=28 bw_util=0.01766
n_activity=1353 dram_eff=0.2542
bk0: 24a 19331i bk1: 16a 19379i bk2: 10a 19436i bk3: 8a 19446i bk4: 22a 19381i bk5: 30a 19362i bk6: 18a 19294i bk7: 16a 19340i bk8: 0a 19472i bk9: 0a 19475i bk10: 0a 19475i bk11: 0a 19475i bk12: 0a 19476i bk13: 0a 19477i bk14: 0a 19477i bk15: 0a 19479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0154044
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19475 n_nop=19335 n_act=9 n_pre=1 n_req=76 n_rd=108 n_write=22 bw_util=0.01335
n_activity=1085 dram_eff=0.2396
bk0: 14a 19410i bk1: 10a 19438i bk2: 6a 19445i bk3: 4a 19456i bk4: 20a 19388i bk5: 22a 19394i bk6: 16a 19338i bk7: 16a 19344i bk8: 0a 19471i bk9: 0a 19474i bk10: 0a 19474i bk11: 0a 19475i bk12: 0a 19475i bk13: 0a 19476i bk14: 0a 19476i bk15: 0a 19476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0024647
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19475 n_nop=19313 n_act=8 n_pre=0 n_req=90 n_rd=128 n_write=26 bw_util=0.01582
n_activity=1257 dram_eff=0.245
bk0: 14a 19436i bk1: 12a 19438i bk2: 6a 19451i bk3: 14a 19428i bk4: 24a 19370i bk5: 26a 19334i bk6: 16a 19323i bk7: 16a 19329i bk8: 0a 19471i bk9: 0a 19473i bk10: 0a 19473i bk11: 0a 19476i bk12: 0a 19476i bk13: 0a 19476i bk14: 0a 19476i bk15: 0a 19476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00534018
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19475 n_nop=19315 n_act=8 n_pre=0 n_req=89 n_rd=126 n_write=26 bw_util=0.01561
n_activity=1100 dram_eff=0.2764
bk0: 8a 19444i bk1: 12a 19427i bk2: 8a 19445i bk3: 16a 19421i bk4: 24a 19376i bk5: 28a 19302i bk6: 14a 19308i bk7: 16a 19331i bk8: 0a 19471i bk9: 0a 19471i bk10: 0a 19472i bk11: 0a 19474i bk12: 0a 19476i bk13: 0a 19477i bk14: 0a 19478i bk15: 0a 19478i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00801027
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19475 n_nop=19331 n_act=7 n_pre=0 n_req=81 n_rd=112 n_write=25 bw_util=0.01407
n_activity=1056 dram_eff=0.2595
bk0: 16a 19423i bk1: 6a 19439i bk2: 0a 19476i bk3: 2a 19461i bk4: 20a 19390i bk5: 36a 19337i bk6: 16a 19329i bk7: 16a 19326i bk8: 0a 19472i bk9: 0a 19473i bk10: 0a 19473i bk11: 0a 19474i bk12: 0a 19474i bk13: 0a 19475i bk14: 0a 19476i bk15: 0a 19476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00313222
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19475 n_nop=19311 n_act=8 n_pre=0 n_req=90 n_rd=132 n_write=24 bw_util=0.01602
n_activity=1073 dram_eff=0.2908
bk0: 20a 19411i bk1: 6a 19423i bk2: 10a 19436i bk3: 14a 19417i bk4: 24a 19379i bk5: 28a 19338i bk6: 14a 19354i bk7: 16a 19325i bk8: 0a 19472i bk9: 0a 19473i bk10: 0a 19473i bk11: 0a 19474i bk12: 0a 19474i bk13: 0a 19474i bk14: 0a 19475i bk15: 0a 19476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00770218

========= L2 cache stats =========
L2_cache_bank[0]: Access = 233, Miss = 37, Miss_rate = 0.159, Pending_hits = 8, Reservation_fails = 215
L2_cache_bank[1]: Access = 157, Miss = 35, Miss_rate = 0.223, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 159, Miss = 28, Miss_rate = 0.176, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 120, Miss = 26, Miss_rate = 0.217, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 166, Miss = 30, Miss_rate = 0.181, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 142, Miss = 34, Miss_rate = 0.239, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 134, Miss = 27, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 137, Miss = 36, Miss_rate = 0.263, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 134, Miss = 26, Miss_rate = 0.194, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 153, Miss = 30, Miss_rate = 0.196, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 126, Miss = 34, Miss_rate = 0.270, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 136, Miss = 32, Miss_rate = 0.235, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 1797
L2_total_cache_misses = 375
L2_total_cache_miss_rate = 0.2087
L2_total_cache_pending_hits = 22
L2_total_cache_reservation_fails = 215
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 993
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 37
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=4409
icnt_total_pkts_simt_to_mem=2941
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.22237
	minimum = 6
	maximum = 48
Network latency average = 8.05965
	minimum = 6
	maximum = 46
Slowest packet = 1697
Flit latency average = 7.53228
	minimum = 6
	maximum = 42
Slowest flit = 3721
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0251323
	minimum = 0 (at node 0)
	maximum = 0.0583333 (at node 7)
Accepted packet rate average = 0.0251323
	minimum = 0 (at node 0)
	maximum = 0.0583333 (at node 7)
Injected flit rate average = 0.0503638
	minimum = 0 (at node 0)
	maximum = 0.096131 (at node 7)
Accepted flit rate average= 0.0503638
	minimum = 0 (at node 0)
	maximum = 0.140476 (at node 7)
Injected packet length average = 2.00395
Accepted packet length average = 2.00395
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Network latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Flit latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Fragmentation average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Injected packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected packet size average = -nan (16 samples)
Accepted packet size average = -nan (16 samples)
Hops average = -nan (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 31147 (inst/sec)
gpgpu_simulation_rate = 2951 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,14757)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,14757)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,14757)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,14757)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,14757)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,14757)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,14757)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,14757)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(7,0,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 15257  inst.: 187168 (ipc=62.9) sim_rate=31194 (inst/sec) elapsed = 0:0:00:06 / Thu Apr 12 01:20:05 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (706,14757), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (730,14757), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (745,14757), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (760,14757), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (781,14757), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (817,14757), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (820,14757), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (829,14757), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 6 '_Z7Kernel2PbS_S_S_i' finished on shader 3.
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 830
gpu_sim_insn = 31732
gpu_ipc =      38.2313
gpu_tot_sim_cycle = 15587
gpu_tot_sim_insn = 187471
gpu_tot_ipc =      12.0274
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 44
gpu_total_sim_rate=31245

========= Core RFC stats =========
	Total RFC Accesses     = 26524
	Total RFC Misses       = 5842
	Total RFC Read Misses  = 3105
	Total RFC Write Misses = 2737
	Total RFC Evictions    = 8222

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9781
	L1I_total_cache_misses = 477
	L1I_total_cache_miss_rate = 0.0488
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 85, Miss_rate = 0.664, Pending_hits = 36, Reservation_fails = 237
	L1D_cache_core[1]: Access = 241, Miss = 142, Miss_rate = 0.589, Pending_hits = 49, Reservation_fails = 245
	L1D_cache_core[2]: Access = 202, Miss = 114, Miss_rate = 0.564, Pending_hits = 49, Reservation_fails = 296
	L1D_cache_core[3]: Access = 389, Miss = 180, Miss_rate = 0.463, Pending_hits = 54, Reservation_fails = 195
	L1D_cache_core[4]: Access = 508, Miss = 198, Miss_rate = 0.390, Pending_hits = 49, Reservation_fails = 0
	L1D_cache_core[5]: Access = 412, Miss = 158, Miss_rate = 0.383, Pending_hits = 45, Reservation_fails = 0
	L1D_cache_core[6]: Access = 535, Miss = 204, Miss_rate = 0.381, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[7]: Access = 514, Miss = 195, Miss_rate = 0.379, Pending_hits = 50, Reservation_fails = 0
	L1D_cache_core[8]: Access = 243, Miss = 95, Miss_rate = 0.391, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[9]: Access = 597, Miss = 227, Miss_rate = 0.380, Pending_hits = 56, Reservation_fails = 0
	L1D_cache_core[10]: Access = 396, Miss = 159, Miss_rate = 0.402, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 303
	L1D_cache_core[12]: Access = 132, Miss = 88, Miss_rate = 0.667, Pending_hits = 36, Reservation_fails = 180
	L1D_cache_core[13]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 258
	L1D_cache_core[14]: Access = 144, Miss = 100, Miss_rate = 0.694, Pending_hits = 36, Reservation_fails = 214
	L1D_total_cache_accesses = 4729
	L1D_total_cache_misses = 2141
	L1D_total_cache_miss_rate = 0.4527
	L1D_total_cache_pending_hits = 666
	L1D_total_cache_reservation_fails = 1928
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1791
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 665
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 641
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1928
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9304
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 477
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
44, 34, 34, 34, 44, 44, 34, 34, 34, 34, 34, 34, 44, 34, 34, 34, 
gpgpu_n_tot_thrd_icount = 608320
gpgpu_n_tot_w_icount = 19010
gpgpu_n_stall_shd_mem = 2185
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 641
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 26982
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 410
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2185
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2805	W0_Idle:52225	W0_Scoreboard:72666	W1:10690	W2:1212	W3:634	W4:210	W5:90	W6:30	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6144
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5128 {8:641,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_coretomem[INST_ACC_R] = 360 {8:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87176 {136:641,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
traffic_breakdown_memtocore[INST_ACC_R] = 6120 {136:45,}
maxmrqlatency = 21 
maxdqlatency = 0 
maxmflatency = 367 
averagemflatency = 172 
max_icnt2mem_latency = 237 
max_icnt2sh_latency = 15586 
mrq_lat_table:434 	19 	34 	31 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1878 	395 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1677 	130 	92 	290 	129 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	494 	138 	9 	0 	0 	0 	1 	0 	10 	60 	1561 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	28 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 526/6 = 87.666664
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        12         8         5         4        11        15         9         8         0         0         0         0         0         0         0         0 
dram[1]:         7         5         3         2        10        11         8         8         0         0         0         0         0         0         0         0 
dram[2]:         7         6         3         7        12        13         8         8         0         0         0         0         0         0         0         0 
dram[3]:         4         6         4         8        12        14         7         8         0         0         0         0         0         0         0         0 
dram[4]:         8         3         0         1        10        18         8         8         0         0         0         0         0         0         0         0 
dram[5]:        10         3         5         7        12        14         7         8         0         0         0         0         0         0         0         0 
total reads: 375
min_bank_accesses = 0!
chip skew: 72/54 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         8         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         6         8         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         7         9         0         0         0         0         0         0         0         0 
total reads: 151
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:        235       299       269       267      1759      1244      2095       364    none      none      none      none      none      none      none      none  
dram[1]:        190       279       265       278      1899      1563       282       314    none      none      none      none      none      none      none      none  
dram[2]:        262       271       264       264      1651      1263       324       293    none      none      none      none      none      none      none      none  
dram[3]:        309       270       268       270      1618      1130       229       364    none      none      none      none      none      none      none      none  
dram[4]:        271       274    none         274      1631      1058       331       372    none      none      none      none      none      none      none      none  
dram[5]:        283       277       275       273      1520      1151       276       355    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        292       309       281       279       367       290       322       255         0         0         0         0         0         0         0         0
dram[1]:        277       310       268       285       316       274       251       252         0         0         0         0         0         0         0         0
dram[2]:        271       296       268       268       286       293       260       260         0         0         0         0         0         0         0         0
dram[3]:        274       288       274       301       286       349       270       259         0         0         0         0         0         0         0         0
dram[4]:        289       286         0       274       331       276       254       253         0         0         0         0         0         0         0         0
dram[5]:        302       296       302       306       328       286       258       255         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20570 n_nop=20384 n_act=11 n_pre=3 n_req=100 n_rd=144 n_write=28 bw_util=0.01672
n_activity=1353 dram_eff=0.2542
bk0: 24a 20426i bk1: 16a 20474i bk2: 10a 20531i bk3: 8a 20541i bk4: 22a 20476i bk5: 30a 20457i bk6: 18a 20389i bk7: 16a 20435i bk8: 0a 20567i bk9: 0a 20570i bk10: 0a 20570i bk11: 0a 20570i bk12: 0a 20571i bk13: 0a 20572i bk14: 0a 20572i bk15: 0a 20574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0145843
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20570 n_nop=20430 n_act=9 n_pre=1 n_req=76 n_rd=108 n_write=22 bw_util=0.01264
n_activity=1085 dram_eff=0.2396
bk0: 14a 20505i bk1: 10a 20533i bk2: 6a 20540i bk3: 4a 20551i bk4: 20a 20483i bk5: 22a 20489i bk6: 16a 20433i bk7: 16a 20439i bk8: 0a 20566i bk9: 0a 20569i bk10: 0a 20569i bk11: 0a 20570i bk12: 0a 20570i bk13: 0a 20571i bk14: 0a 20571i bk15: 0a 20571i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0023335
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20570 n_nop=20408 n_act=8 n_pre=0 n_req=90 n_rd=128 n_write=26 bw_util=0.01497
n_activity=1257 dram_eff=0.245
bk0: 14a 20531i bk1: 12a 20533i bk2: 6a 20546i bk3: 14a 20523i bk4: 24a 20465i bk5: 26a 20429i bk6: 16a 20418i bk7: 16a 20424i bk8: 0a 20566i bk9: 0a 20568i bk10: 0a 20568i bk11: 0a 20571i bk12: 0a 20571i bk13: 0a 20571i bk14: 0a 20571i bk15: 0a 20571i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00505591
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20570 n_nop=20410 n_act=8 n_pre=0 n_req=89 n_rd=126 n_write=26 bw_util=0.01478
n_activity=1100 dram_eff=0.2764
bk0: 8a 20539i bk1: 12a 20522i bk2: 8a 20540i bk3: 16a 20516i bk4: 24a 20471i bk5: 28a 20397i bk6: 14a 20403i bk7: 16a 20426i bk8: 0a 20566i bk9: 0a 20566i bk10: 0a 20567i bk11: 0a 20569i bk12: 0a 20571i bk13: 0a 20572i bk14: 0a 20573i bk15: 0a 20573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00758386
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20570 n_nop=20426 n_act=7 n_pre=0 n_req=81 n_rd=112 n_write=25 bw_util=0.01332
n_activity=1056 dram_eff=0.2595
bk0: 16a 20518i bk1: 6a 20534i bk2: 0a 20571i bk3: 2a 20556i bk4: 20a 20485i bk5: 36a 20432i bk6: 16a 20424i bk7: 16a 20421i bk8: 0a 20567i bk9: 0a 20568i bk10: 0a 20568i bk11: 0a 20569i bk12: 0a 20569i bk13: 0a 20570i bk14: 0a 20571i bk15: 0a 20571i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00296548
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20570 n_nop=20406 n_act=8 n_pre=0 n_req=90 n_rd=132 n_write=24 bw_util=0.01517
n_activity=1073 dram_eff=0.2908
bk0: 20a 20506i bk1: 6a 20518i bk2: 10a 20531i bk3: 14a 20512i bk4: 24a 20474i bk5: 28a 20433i bk6: 14a 20449i bk7: 16a 20420i bk8: 0a 20567i bk9: 0a 20568i bk10: 0a 20568i bk11: 0a 20569i bk12: 0a 20569i bk13: 0a 20569i bk14: 0a 20570i bk15: 0a 20571i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00729217

========= L2 cache stats =========
L2_cache_bank[0]: Access = 389, Miss = 37, Miss_rate = 0.095, Pending_hits = 8, Reservation_fails = 215
L2_cache_bank[1]: Access = 190, Miss = 35, Miss_rate = 0.184, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 195, Miss = 28, Miss_rate = 0.144, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 152, Miss = 26, Miss_rate = 0.171, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 201, Miss = 30, Miss_rate = 0.149, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 174, Miss = 34, Miss_rate = 0.195, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 168, Miss = 27, Miss_rate = 0.161, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 170, Miss = 36, Miss_rate = 0.212, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 166, Miss = 26, Miss_rate = 0.157, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 186, Miss = 30, Miss_rate = 0.161, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 159, Miss = 34, Miss_rate = 0.214, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 168, Miss = 32, Miss_rate = 0.190, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 2318
L2_total_cache_misses = 375
L2_total_cache_miss_rate = 0.1618
L2_total_cache_pending_hits = 22
L2_total_cache_reservation_fails = 215
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 402
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1481
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=5062
icnt_total_pkts_simt_to_mem=3950
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.9031
	minimum = 6
	maximum = 121
Network latency average = 16.3263
	minimum = 6
	maximum = 80
Slowest packet = 3691
Flit latency average = 18.3773
	minimum = 6
	maximum = 79
Slowest flit = 8109
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0464971
	minimum = 0 (at node 4)
	maximum = 0.187952 (at node 15)
Accepted packet rate average = 0.0464971
	minimum = 0 (at node 4)
	maximum = 0.187952 (at node 15)
Injected flit rate average = 0.0741633
	minimum = 0 (at node 4)
	maximum = 0.207229 (at node 15)
Accepted flit rate average= 0.0741633
	minimum = 0 (at node 4)
	maximum = 0.371084 (at node 15)
Injected packet length average = 1.59501
Accepted packet length average = 1.59501
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Network latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Flit latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Fragmentation average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Injected packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected packet size average = -nan (17 samples)
Accepted packet size average = -nan (17 samples)
Hops average = -nan (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 31245 (inst/sec)
gpgpu_simulation_rate = 2597 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 15587
gpu_tot_sim_insn = 187471
gpu_tot_ipc =      12.0274
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 44
gpu_total_sim_rate=31245

========= Core RFC stats =========
	Total RFC Accesses     = 26524
	Total RFC Misses       = 5842
	Total RFC Read Misses  = 3105
	Total RFC Write Misses = 2737
	Total RFC Evictions    = 8222

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9781
	L1I_total_cache_misses = 477
	L1I_total_cache_miss_rate = 0.0488
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 85, Miss_rate = 0.664, Pending_hits = 36, Reservation_fails = 237
	L1D_cache_core[1]: Access = 241, Miss = 142, Miss_rate = 0.589, Pending_hits = 49, Reservation_fails = 245
	L1D_cache_core[2]: Access = 202, Miss = 114, Miss_rate = 0.564, Pending_hits = 49, Reservation_fails = 296
	L1D_cache_core[3]: Access = 389, Miss = 180, Miss_rate = 0.463, Pending_hits = 54, Reservation_fails = 195
	L1D_cache_core[4]: Access = 508, Miss = 198, Miss_rate = 0.390, Pending_hits = 49, Reservation_fails = 0
	L1D_cache_core[5]: Access = 412, Miss = 158, Miss_rate = 0.383, Pending_hits = 45, Reservation_fails = 0
	L1D_cache_core[6]: Access = 535, Miss = 204, Miss_rate = 0.381, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[7]: Access = 514, Miss = 195, Miss_rate = 0.379, Pending_hits = 50, Reservation_fails = 0
	L1D_cache_core[8]: Access = 243, Miss = 95, Miss_rate = 0.391, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[9]: Access = 597, Miss = 227, Miss_rate = 0.380, Pending_hits = 56, Reservation_fails = 0
	L1D_cache_core[10]: Access = 396, Miss = 159, Miss_rate = 0.402, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 303
	L1D_cache_core[12]: Access = 132, Miss = 88, Miss_rate = 0.667, Pending_hits = 36, Reservation_fails = 180
	L1D_cache_core[13]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 258
	L1D_cache_core[14]: Access = 144, Miss = 100, Miss_rate = 0.694, Pending_hits = 36, Reservation_fails = 214
	L1D_total_cache_accesses = 4729
	L1D_total_cache_misses = 2141
	L1D_total_cache_miss_rate = 0.4527
	L1D_total_cache_pending_hits = 666
	L1D_total_cache_reservation_fails = 1928
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1791
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 665
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 641
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1928
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9304
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 477
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
44, 34, 34, 34, 44, 44, 34, 34, 34, 34, 34, 34, 44, 34, 34, 34, 
gpgpu_n_tot_thrd_icount = 608320
gpgpu_n_tot_w_icount = 19010
gpgpu_n_stall_shd_mem = 2185
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 641
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 26982
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 410
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2185
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2805	W0_Idle:52225	W0_Scoreboard:72666	W1:10690	W2:1212	W3:634	W4:210	W5:90	W6:30	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6144
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5128 {8:641,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_coretomem[INST_ACC_R] = 360 {8:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87176 {136:641,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
traffic_breakdown_memtocore[INST_ACC_R] = 6120 {136:45,}
maxmrqlatency = 21 
maxdqlatency = 0 
maxmflatency = 367 
averagemflatency = 183 
max_icnt2mem_latency = 237 
max_icnt2sh_latency = 15586 
mrq_lat_table:434 	19 	34 	31 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1878 	395 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1677 	130 	92 	290 	129 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	494 	138 	9 	0 	0 	0 	1 	0 	10 	60 	1561 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 526/6 = 87.666664
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        12         8         5         4        11        15         9         8         0         0         0         0         0         0         0         0 
dram[1]:         7         5         3         2        10        11         8         8         0         0         0         0         0         0         0         0 
dram[2]:         7         6         3         7        12        13         8         8         0         0         0         0         0         0         0         0 
dram[3]:         4         6         4         8        12        14         7         8         0         0         0         0         0         0         0         0 
dram[4]:         8         3         0         1        10        18         8         8         0         0         0         0         0         0         0         0 
dram[5]:        10         3         5         7        12        14         7         8         0         0         0         0         0         0         0         0 
total reads: 375
min_bank_accesses = 0!
chip skew: 72/54 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         8         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         6         8         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         7         9         0         0         0         0         0         0         0         0 
total reads: 151
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:        235       299       269       267      1759      1244      2095       364    none      none      none      none      none      none      none      none  
dram[1]:        190       279       265       278      1899      1563       282       314    none      none      none      none      none      none      none      none  
dram[2]:        262       271       264       264      1651      1263       324       293    none      none      none      none      none      none      none      none  
dram[3]:        309       270       268       270      1618      1130       229       364    none      none      none      none      none      none      none      none  
dram[4]:        271       274    none         274      1631      1058       331       372    none      none      none      none      none      none      none      none  
dram[5]:        283       277       275       273      1520      1151       276       355    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        292       309       281       279       367       290       322       255         0         0         0         0         0         0         0         0
dram[1]:        277       310       268       285       316       274       251       252         0         0         0         0         0         0         0         0
dram[2]:        271       296       268       268       286       293       260       260         0         0         0         0         0         0         0         0
dram[3]:        274       288       274       301       286       349       270       259         0         0         0         0         0         0         0         0
dram[4]:        289       286         0       274       331       276       254       253         0         0         0         0         0         0         0         0
dram[5]:        302       296       302       306       328       286       258       255         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20570 n_nop=20384 n_act=11 n_pre=3 n_req=100 n_rd=144 n_write=28 bw_util=0.01672
n_activity=1353 dram_eff=0.2542
bk0: 24a 20426i bk1: 16a 20474i bk2: 10a 20531i bk3: 8a 20541i bk4: 22a 20476i bk5: 30a 20457i bk6: 18a 20389i bk7: 16a 20435i bk8: 0a 20567i bk9: 0a 20570i bk10: 0a 20570i bk11: 0a 20570i bk12: 0a 20571i bk13: 0a 20572i bk14: 0a 20572i bk15: 0a 20574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0145843
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20570 n_nop=20430 n_act=9 n_pre=1 n_req=76 n_rd=108 n_write=22 bw_util=0.01264
n_activity=1085 dram_eff=0.2396
bk0: 14a 20505i bk1: 10a 20533i bk2: 6a 20540i bk3: 4a 20551i bk4: 20a 20483i bk5: 22a 20489i bk6: 16a 20433i bk7: 16a 20439i bk8: 0a 20566i bk9: 0a 20569i bk10: 0a 20569i bk11: 0a 20570i bk12: 0a 20570i bk13: 0a 20571i bk14: 0a 20571i bk15: 0a 20571i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0023335
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20570 n_nop=20408 n_act=8 n_pre=0 n_req=90 n_rd=128 n_write=26 bw_util=0.01497
n_activity=1257 dram_eff=0.245
bk0: 14a 20531i bk1: 12a 20533i bk2: 6a 20546i bk3: 14a 20523i bk4: 24a 20465i bk5: 26a 20429i bk6: 16a 20418i bk7: 16a 20424i bk8: 0a 20566i bk9: 0a 20568i bk10: 0a 20568i bk11: 0a 20571i bk12: 0a 20571i bk13: 0a 20571i bk14: 0a 20571i bk15: 0a 20571i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00505591
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20570 n_nop=20410 n_act=8 n_pre=0 n_req=89 n_rd=126 n_write=26 bw_util=0.01478
n_activity=1100 dram_eff=0.2764
bk0: 8a 20539i bk1: 12a 20522i bk2: 8a 20540i bk3: 16a 20516i bk4: 24a 20471i bk5: 28a 20397i bk6: 14a 20403i bk7: 16a 20426i bk8: 0a 20566i bk9: 0a 20566i bk10: 0a 20567i bk11: 0a 20569i bk12: 0a 20571i bk13: 0a 20572i bk14: 0a 20573i bk15: 0a 20573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00758386
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20570 n_nop=20426 n_act=7 n_pre=0 n_req=81 n_rd=112 n_write=25 bw_util=0.01332
n_activity=1056 dram_eff=0.2595
bk0: 16a 20518i bk1: 6a 20534i bk2: 0a 20571i bk3: 2a 20556i bk4: 20a 20485i bk5: 36a 20432i bk6: 16a 20424i bk7: 16a 20421i bk8: 0a 20567i bk9: 0a 20568i bk10: 0a 20568i bk11: 0a 20569i bk12: 0a 20569i bk13: 0a 20570i bk14: 0a 20571i bk15: 0a 20571i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00296548
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20570 n_nop=20406 n_act=8 n_pre=0 n_req=90 n_rd=132 n_write=24 bw_util=0.01517
n_activity=1073 dram_eff=0.2908
bk0: 20a 20506i bk1: 6a 20518i bk2: 10a 20531i bk3: 14a 20512i bk4: 24a 20474i bk5: 28a 20433i bk6: 14a 20449i bk7: 16a 20420i bk8: 0a 20567i bk9: 0a 20568i bk10: 0a 20568i bk11: 0a 20569i bk12: 0a 20569i bk13: 0a 20569i bk14: 0a 20570i bk15: 0a 20571i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00729217

========= L2 cache stats =========
L2_cache_bank[0]: Access = 389, Miss = 37, Miss_rate = 0.095, Pending_hits = 8, Reservation_fails = 215
L2_cache_bank[1]: Access = 190, Miss = 35, Miss_rate = 0.184, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 195, Miss = 28, Miss_rate = 0.144, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 152, Miss = 26, Miss_rate = 0.171, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 201, Miss = 30, Miss_rate = 0.149, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 174, Miss = 34, Miss_rate = 0.195, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 168, Miss = 27, Miss_rate = 0.161, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 170, Miss = 36, Miss_rate = 0.212, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 166, Miss = 26, Miss_rate = 0.157, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 186, Miss = 30, Miss_rate = 0.161, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 159, Miss = 34, Miss_rate = 0.214, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 168, Miss = 32, Miss_rate = 0.190, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 2318
L2_total_cache_misses = 375
L2_total_cache_miss_rate = 0.1618
L2_total_cache_pending_hits = 22
L2_total_cache_reservation_fails = 215
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 402
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1481
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=5062
icnt_total_pkts_simt_to_mem=3950
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Network latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Flit latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Fragmentation average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Injected packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected packet size average = -nan (18 samples)
Accepted packet size average = -nan (18 samples)
Hops average = -nan (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 15587
gpu_tot_sim_insn = 187471
gpu_tot_ipc =      12.0274
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 44
gpu_total_sim_rate=31245

========= Core RFC stats =========
	Total RFC Accesses     = 26524
	Total RFC Misses       = 5842
	Total RFC Read Misses  = 3105
	Total RFC Write Misses = 2737
	Total RFC Evictions    = 8222

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9781
	L1I_total_cache_misses = 477
	L1I_total_cache_miss_rate = 0.0488
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 85, Miss_rate = 0.664, Pending_hits = 36, Reservation_fails = 237
	L1D_cache_core[1]: Access = 241, Miss = 142, Miss_rate = 0.589, Pending_hits = 49, Reservation_fails = 245
	L1D_cache_core[2]: Access = 202, Miss = 114, Miss_rate = 0.564, Pending_hits = 49, Reservation_fails = 296
	L1D_cache_core[3]: Access = 389, Miss = 180, Miss_rate = 0.463, Pending_hits = 54, Reservation_fails = 195
	L1D_cache_core[4]: Access = 508, Miss = 198, Miss_rate = 0.390, Pending_hits = 49, Reservation_fails = 0
	L1D_cache_core[5]: Access = 412, Miss = 158, Miss_rate = 0.383, Pending_hits = 45, Reservation_fails = 0
	L1D_cache_core[6]: Access = 535, Miss = 204, Miss_rate = 0.381, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[7]: Access = 514, Miss = 195, Miss_rate = 0.379, Pending_hits = 50, Reservation_fails = 0
	L1D_cache_core[8]: Access = 243, Miss = 95, Miss_rate = 0.391, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[9]: Access = 597, Miss = 227, Miss_rate = 0.380, Pending_hits = 56, Reservation_fails = 0
	L1D_cache_core[10]: Access = 396, Miss = 159, Miss_rate = 0.402, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 303
	L1D_cache_core[12]: Access = 132, Miss = 88, Miss_rate = 0.667, Pending_hits = 36, Reservation_fails = 180
	L1D_cache_core[13]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 258
	L1D_cache_core[14]: Access = 144, Miss = 100, Miss_rate = 0.694, Pending_hits = 36, Reservation_fails = 214
	L1D_total_cache_accesses = 4729
	L1D_total_cache_misses = 2141
	L1D_total_cache_miss_rate = 0.4527
	L1D_total_cache_pending_hits = 666
	L1D_total_cache_reservation_fails = 1928
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1791
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 665
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 641
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1928
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9304
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 477
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
44, 34, 34, 34, 44, 44, 34, 34, 34, 34, 34, 34, 44, 34, 34, 34, 
gpgpu_n_tot_thrd_icount = 608320
gpgpu_n_tot_w_icount = 19010
gpgpu_n_stall_shd_mem = 2185
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 641
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 26982
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 410
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2185
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2805	W0_Idle:52225	W0_Scoreboard:72666	W1:10690	W2:1212	W3:634	W4:210	W5:90	W6:30	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6144
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5128 {8:641,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_coretomem[INST_ACC_R] = 360 {8:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87176 {136:641,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
traffic_breakdown_memtocore[INST_ACC_R] = 6120 {136:45,}
maxmrqlatency = 21 
maxdqlatency = 0 
maxmflatency = 367 
averagemflatency = 183 
max_icnt2mem_latency = 237 
max_icnt2sh_latency = 15586 
mrq_lat_table:434 	19 	34 	31 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1878 	395 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1677 	130 	92 	290 	129 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	494 	138 	9 	0 	0 	0 	1 	0 	10 	60 	1561 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 526/6 = 87.666664
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        12         8         5         4        11        15         9         8         0         0         0         0         0         0         0         0 
dram[1]:         7         5         3         2        10        11         8         8         0         0         0         0         0         0         0         0 
dram[2]:         7         6         3         7        12        13         8         8         0         0         0         0         0         0         0         0 
dram[3]:         4         6         4         8        12        14         7         8         0         0         0         0         0         0         0         0 
dram[4]:         8         3         0         1        10        18         8         8         0         0         0         0         0         0         0         0 
dram[5]:        10         3         5         7        12        14         7         8         0         0         0         0         0         0         0         0 
total reads: 375
min_bank_accesses = 0!
chip skew: 72/54 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         8         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         6         8         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         7         9         0         0         0         0         0         0         0         0 
total reads: 151
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:        235       299       269       267      1759      1244      2095       364    none      none      none      none      none      none      none      none  
dram[1]:        190       279       265       278      1899      1563       282       314    none      none      none      none      none      none      none      none  
dram[2]:        262       271       264       264      1651      1263       324       293    none      none      none      none      none      none      none      none  
dram[3]:        309       270       268       270      1618      1130       229       364    none      none      none      none      none      none      none      none  
dram[4]:        271       274    none         274      1631      1058       331       372    none      none      none      none      none      none      none      none  
dram[5]:        283       277       275       273      1520      1151       276       355    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        292       309       281       279       367       290       322       255         0         0         0         0         0         0         0         0
dram[1]:        277       310       268       285       316       274       251       252         0         0         0         0         0         0         0         0
dram[2]:        271       296       268       268       286       293       260       260         0         0         0         0         0         0         0         0
dram[3]:        274       288       274       301       286       349       270       259         0         0         0         0         0         0         0         0
dram[4]:        289       286         0       274       331       276       254       253         0         0         0         0         0         0         0         0
dram[5]:        302       296       302       306       328       286       258       255         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20570 n_nop=20384 n_act=11 n_pre=3 n_req=100 n_rd=144 n_write=28 bw_util=0.01672
n_activity=1353 dram_eff=0.2542
bk0: 24a 20426i bk1: 16a 20474i bk2: 10a 20531i bk3: 8a 20541i bk4: 22a 20476i bk5: 30a 20457i bk6: 18a 20389i bk7: 16a 20435i bk8: 0a 20567i bk9: 0a 20570i bk10: 0a 20570i bk11: 0a 20570i bk12: 0a 20571i bk13: 0a 20572i bk14: 0a 20572i bk15: 0a 20574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0145843
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20570 n_nop=20430 n_act=9 n_pre=1 n_req=76 n_rd=108 n_write=22 bw_util=0.01264
n_activity=1085 dram_eff=0.2396
bk0: 14a 20505i bk1: 10a 20533i bk2: 6a 20540i bk3: 4a 20551i bk4: 20a 20483i bk5: 22a 20489i bk6: 16a 20433i bk7: 16a 20439i bk8: 0a 20566i bk9: 0a 20569i bk10: 0a 20569i bk11: 0a 20570i bk12: 0a 20570i bk13: 0a 20571i bk14: 0a 20571i bk15: 0a 20571i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0023335
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20570 n_nop=20408 n_act=8 n_pre=0 n_req=90 n_rd=128 n_write=26 bw_util=0.01497
n_activity=1257 dram_eff=0.245
bk0: 14a 20531i bk1: 12a 20533i bk2: 6a 20546i bk3: 14a 20523i bk4: 24a 20465i bk5: 26a 20429i bk6: 16a 20418i bk7: 16a 20424i bk8: 0a 20566i bk9: 0a 20568i bk10: 0a 20568i bk11: 0a 20571i bk12: 0a 20571i bk13: 0a 20571i bk14: 0a 20571i bk15: 0a 20571i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00505591
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20570 n_nop=20410 n_act=8 n_pre=0 n_req=89 n_rd=126 n_write=26 bw_util=0.01478
n_activity=1100 dram_eff=0.2764
bk0: 8a 20539i bk1: 12a 20522i bk2: 8a 20540i bk3: 16a 20516i bk4: 24a 20471i bk5: 28a 20397i bk6: 14a 20403i bk7: 16a 20426i bk8: 0a 20566i bk9: 0a 20566i bk10: 0a 20567i bk11: 0a 20569i bk12: 0a 20571i bk13: 0a 20572i bk14: 0a 20573i bk15: 0a 20573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00758386
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20570 n_nop=20426 n_act=7 n_pre=0 n_req=81 n_rd=112 n_write=25 bw_util=0.01332
n_activity=1056 dram_eff=0.2595
bk0: 16a 20518i bk1: 6a 20534i bk2: 0a 20571i bk3: 2a 20556i bk4: 20a 20485i bk5: 36a 20432i bk6: 16a 20424i bk7: 16a 20421i bk8: 0a 20567i bk9: 0a 20568i bk10: 0a 20568i bk11: 0a 20569i bk12: 0a 20569i bk13: 0a 20570i bk14: 0a 20571i bk15: 0a 20571i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00296548
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20570 n_nop=20406 n_act=8 n_pre=0 n_req=90 n_rd=132 n_write=24 bw_util=0.01517
n_activity=1073 dram_eff=0.2908
bk0: 20a 20506i bk1: 6a 20518i bk2: 10a 20531i bk3: 14a 20512i bk4: 24a 20474i bk5: 28a 20433i bk6: 14a 20449i bk7: 16a 20420i bk8: 0a 20567i bk9: 0a 20568i bk10: 0a 20568i bk11: 0a 20569i bk12: 0a 20569i bk13: 0a 20569i bk14: 0a 20570i bk15: 0a 20571i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00729217

========= L2 cache stats =========
L2_cache_bank[0]: Access = 389, Miss = 37, Miss_rate = 0.095, Pending_hits = 8, Reservation_fails = 215
L2_cache_bank[1]: Access = 190, Miss = 35, Miss_rate = 0.184, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 195, Miss = 28, Miss_rate = 0.144, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 152, Miss = 26, Miss_rate = 0.171, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 201, Miss = 30, Miss_rate = 0.149, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 174, Miss = 34, Miss_rate = 0.195, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 168, Miss = 27, Miss_rate = 0.161, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 170, Miss = 36, Miss_rate = 0.212, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 166, Miss = 26, Miss_rate = 0.157, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 186, Miss = 30, Miss_rate = 0.161, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 159, Miss = 34, Miss_rate = 0.214, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 168, Miss = 32, Miss_rate = 0.190, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 2318
L2_total_cache_misses = 375
L2_total_cache_miss_rate = 0.1618
L2_total_cache_pending_hits = 22
L2_total_cache_reservation_fails = 215
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 402
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1481
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=5062
icnt_total_pkts_simt_to_mem=3950
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Network latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Flit latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Fragmentation average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Injected packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected packet size average = -nan (19 samples)
Accepted packet size average = -nan (19 samples)
Hops average = -nan (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15587)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15587)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15587)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15587)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15587)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15587)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15587)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15587)
GPGPU-Sim uArch: cycles simulated: 16587  inst.: 220573 (ipc=33.1) sim_rate=31510 (inst/sec) elapsed = 0:0:00:07 / Thu Apr 12 01:20:06 2018
GPGPU-Sim uArch: cycles simulated: 18087  inst.: 250196 (ipc=25.1) sim_rate=31274 (inst/sec) elapsed = 0:0:00:08 / Thu Apr 12 01:20:07 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3694,15587), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3702,15587), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3844,15587), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(7,0,0) tid=(322,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4055,15587), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4077,15587), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4413,15587), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4789,15587), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 20587  inst.: 269149 (ipc=16.3) sim_rate=29905 (inst/sec) elapsed = 0:0:00:09 / Thu Apr 12 01:20:08 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5424,15587), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 11.
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 5425
gpu_sim_insn = 81752
gpu_ipc =      15.0695
gpu_tot_sim_cycle = 21012
gpu_tot_sim_insn = 269223
gpu_tot_ipc =      12.8128
gpu_tot_issued_cta = 56
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3012
gpu_total_sim_rate=29913

========= Core RFC stats =========
	Total RFC Accesses     = 67430
	Total RFC Misses       = 16564
	Total RFC Read Misses  = 9779
	Total RFC Write Misses = 6785
	Total RFC Evictions    = 22838

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 24323
	L1I_total_cache_misses = 507
	L1I_total_cache_miss_rate = 0.0208
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 85, Miss_rate = 0.664, Pending_hits = 36, Reservation_fails = 237
	L1D_cache_core[1]: Access = 241, Miss = 142, Miss_rate = 0.589, Pending_hits = 49, Reservation_fails = 245
	L1D_cache_core[2]: Access = 202, Miss = 114, Miss_rate = 0.564, Pending_hits = 49, Reservation_fails = 296
	L1D_cache_core[3]: Access = 389, Miss = 180, Miss_rate = 0.463, Pending_hits = 54, Reservation_fails = 195
	L1D_cache_core[4]: Access = 1928, Miss = 726, Miss_rate = 0.377, Pending_hits = 101, Reservation_fails = 331
	L1D_cache_core[5]: Access = 2114, Miss = 858, Miss_rate = 0.406, Pending_hits = 117, Reservation_fails = 496
	L1D_cache_core[6]: Access = 1950, Miss = 722, Miss_rate = 0.370, Pending_hits = 93, Reservation_fails = 56
	L1D_cache_core[7]: Access = 2089, Miss = 813, Miss_rate = 0.389, Pending_hits = 119, Reservation_fails = 285
	L1D_cache_core[8]: Access = 1667, Miss = 623, Miss_rate = 0.374, Pending_hits = 103, Reservation_fails = 207
	L1D_cache_core[9]: Access = 2137, Miss = 825, Miss_rate = 0.386, Pending_hits = 114, Reservation_fails = 435
	L1D_cache_core[10]: Access = 1740, Miss = 635, Miss_rate = 0.365, Pending_hits = 96, Reservation_fails = 8
	L1D_cache_core[11]: Access = 1958, Miss = 838, Miss_rate = 0.428, Pending_hits = 130, Reservation_fails = 922
	L1D_cache_core[12]: Access = 132, Miss = 88, Miss_rate = 0.667, Pending_hits = 36, Reservation_fails = 180
	L1D_cache_core[13]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 258
	L1D_cache_core[14]: Access = 144, Miss = 100, Miss_rate = 0.694, Pending_hits = 36, Reservation_fails = 214
	L1D_total_cache_accesses = 16963
	L1D_total_cache_misses = 6847
	L1D_total_cache_miss_rate = 0.4036
	L1D_total_cache_pending_hits = 1169
	L1D_total_cache_reservation_fails = 4365
	L1D_cache_data_port_util = 0.083
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8627
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1143
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2952
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23816
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 507
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
44, 34, 34, 34, 44, 44, 34, 34, 34, 34, 34, 34, 44, 34, 34, 34, 
gpgpu_n_tot_thrd_icount = 1500352
gpgpu_n_tot_w_icount = 46886
gpgpu_n_stall_shd_mem = 9407
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1809
gpgpu_n_mem_write_global = 5384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41889
gpgpu_n_store_insn = 6545
gpgpu_n_shmem_insn = 410
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9407
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6111	W0_Idle:56930	W0_Scoreboard:104805	W1:21774	W2:8469	W3:5747	W4:2444	W5:1024	W6:260	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7168
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14472 {8:1809,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 215744 {40:5378,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 376 {8:47,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 246024 {136:1809,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43072 {8:5384,}
traffic_breakdown_memtocore[INST_ACC_R] = 6392 {136:47,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 453 
averagemflatency = 183 
max_icnt2mem_latency = 237 
max_icnt2sh_latency = 21011 
mrq_lat_table:765 	64 	59 	53 	30 	11 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6336 	857 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3446 	1216 	1634 	815 	129 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	897 	586 	290 	36 	0 	0 	1 	0 	10 	60 	1683 	3630 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	38 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 13.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 984/6 = 164.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        23        14        13        20        24         9         8         0         0         0         0         0         0         0         0 
dram[1]:        27        25        19        17        18        15         8         8         0         0         0         0         0         0         0         0 
dram[2]:        24        25        12        19        20        20         8         8         0         0         0         0         0         0         0         0 
dram[3]:        21        24        13        20        19        22         8         8         0         0         0         0         0         0         0         0 
dram[4]:        26        24        15        17        18        27         8         8         0         0         0         0         0         0         0         0 
dram[5]:        25        24        18        21        20        21         8         8         0         0         0         0         0         0         0         0 
total reads: 830
min_bank_accesses = 0!
chip skew: 145/134 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         8         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         8         9         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:        356       414       367       348      3430      2001      3117      1974    none      none      none      none      none      none      none      none  
dram[1]:        387       423       396       338      3739      3185      1530      1720    none      none      none      none      none      none      none      none  
dram[2]:        382       402       315       381      3163      2299      1461      1570    none      none      none      none      none      none      none      none  
dram[3]:        391       440       348       399      3395      2192      1429      1614    none      none      none      none      none      none      none      none  
dram[4]:        374       382       326       416      2737      1760      1601      1689    none      none      none      none      none      none      none      none  
dram[5]:        381       356       353       322      2461      2515      1480      1636    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        334       331       324       329       401       336       322       255         0         0         0         0         0         0         0         0
dram[1]:        379       354       354       377       383       349       251       252         0         0         0         0         0         0         0         0
dram[2]:        345       369       322       333       305       368       260       260         0         0         0         0         0         0         0         0
dram[3]:        371       366       382       402       369       349       270       259         0         0         0         0         0         0         0         0
dram[4]:        330       374       329       453       331       404       254       253         0         0         0         0         0         0         0         0
dram[5]:        340       383       350       318       328       328       293       255         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27730 n_nop=27420 n_act=11 n_pre=3 n_req=162 n_rd=268 n_write=28 bw_util=0.02135
n_activity=1993 dram_eff=0.297
bk0: 46a 27536i bk1: 46a 27557i bk2: 28a 27652i bk3: 26a 27659i bk4: 40a 27598i bk5: 48a 27566i bk6: 18a 27549i bk7: 16a 27595i bk8: 0a 27727i bk9: 0a 27730i bk10: 0a 27730i bk11: 0a 27730i bk12: 0a 27731i bk13: 0a 27732i bk14: 0a 27732i bk15: 0a 27734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0117202
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27730 n_nop=27424 n_act=9 n_pre=1 n_req=159 n_rd=274 n_write=22 bw_util=0.02135
n_activity=1758 dram_eff=0.3367
bk0: 54a 27557i bk1: 50a 27533i bk2: 38a 27590i bk3: 34a 27553i bk4: 36a 27603i bk5: 30a 27623i bk6: 16a 27593i bk7: 16a 27599i bk8: 0a 27726i bk9: 0a 27729i bk10: 0a 27729i bk11: 0a 27730i bk12: 0a 27730i bk13: 0a 27731i bk14: 0a 27731i bk15: 0a 27731i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0148576
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27730 n_nop=27424 n_act=8 n_pre=0 n_req=162 n_rd=272 n_write=26 bw_util=0.02149
n_activity=1822 dram_eff=0.3271
bk0: 48a 27601i bk1: 50a 27538i bk2: 24a 27641i bk3: 38a 27579i bk4: 40a 27584i bk5: 40a 27547i bk6: 16a 27578i bk7: 16a 27584i bk8: 0a 27726i bk9: 0a 27728i bk10: 0a 27728i bk11: 0a 27731i bk12: 0a 27731i bk13: 0a 27731i bk14: 0a 27731i bk15: 0a 27731i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0195096
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27730 n_nop=27424 n_act=8 n_pre=0 n_req=163 n_rd=270 n_write=28 bw_util=0.02149
n_activity=1680 dram_eff=0.3548
bk0: 42a 27611i bk1: 48a 27558i bk2: 26a 27622i bk3: 40a 27552i bk4: 38a 27592i bk5: 44a 27482i bk6: 16a 27548i bk7: 16a 27586i bk8: 0a 27726i bk9: 0a 27726i bk10: 0a 27727i bk11: 0a 27729i bk12: 0a 27731i bk13: 0a 27732i bk14: 0a 27733i bk15: 0a 27733i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0169131
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27730 n_nop=27411 n_act=8 n_pre=0 n_req=168 n_rd=286 n_write=25 bw_util=0.02243
n_activity=1787 dram_eff=0.3481
bk0: 52a 27581i bk1: 48a 27545i bk2: 30a 27639i bk3: 34a 27524i bk4: 36a 27601i bk5: 54a 27546i bk6: 16a 27583i bk7: 16a 27580i bk8: 0a 27727i bk9: 0a 27728i bk10: 0a 27728i bk11: 0a 27729i bk12: 0a 27729i bk13: 0a 27730i bk14: 0a 27732i bk15: 0a 27732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0216012
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27730 n_nop=27407 n_act=8 n_pre=0 n_req=170 n_rd=290 n_write=25 bw_util=0.02272
n_activity=1783 dram_eff=0.3533
bk0: 50a 27586i bk1: 48a 27528i bk2: 36a 27616i bk3: 42a 27578i bk4: 40a 27598i bk5: 42a 27560i bk6: 16a 27595i bk7: 16a 27580i bk8: 0a 27727i bk9: 0a 27728i bk10: 0a 27728i bk11: 0a 27729i bk12: 0a 27729i bk13: 0a 27729i bk14: 0a 27730i bk15: 0a 27731i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.01511

========= L2 cache stats =========
L2_cache_bank[0]: Access = 860, Miss = 66, Miss_rate = 0.077, Pending_hits = 8, Reservation_fails = 215
L2_cache_bank[1]: Access = 569, Miss = 68, Miss_rate = 0.120, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 678, Miss = 72, Miss_rate = 0.106, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 538, Miss = 65, Miss_rate = 0.121, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 644, Miss = 64, Miss_rate = 0.099, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 553, Miss = 72, Miss_rate = 0.130, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 612, Miss = 61, Miss_rate = 0.100, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 578, Miss = 74, Miss_rate = 0.128, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 548, Miss = 67, Miss_rate = 0.122, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 551, Miss = 76, Miss_rate = 0.138, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 519, Miss = 71, Miss_rate = 0.137, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 590, Miss = 74, Miss_rate = 0.125, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 7240
L2_total_cache_misses = 830
L2_total_cache_miss_rate = 0.1146
L2_total_cache_pending_hits = 22
L2_total_cache_reservation_fails = 215
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1118
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=14664
icnt_total_pkts_simt_to_mem=12636
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.4759
	minimum = 6
	maximum = 115
Network latency average = 13.7026
	minimum = 6
	maximum = 103
Slowest packet = 6069
Flit latency average = 13.3761
	minimum = 6
	maximum = 99
Slowest flit = 12799
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.067206
	minimum = 0 (at node 0)
	maximum = 0.141935 (at node 11)
Accepted packet rate average = 0.067206
	minimum = 0 (at node 0)
	maximum = 0.141935 (at node 11)
Injected flit rate average = 0.124854
	minimum = 0 (at node 0)
	maximum = 0.247189 (at node 11)
Accepted flit rate average= 0.124854
	minimum = 0 (at node 0)
	maximum = 0.290876 (at node 11)
Injected packet length average = 1.85778
Accepted packet length average = 1.85778
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Network latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Flit latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Fragmentation average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Injected packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected packet size average = -nan (20 samples)
Accepted packet size average = -nan (20 samples)
Hops average = -nan (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 29913 (inst/sec)
gpgpu_simulation_rate = 2334 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,21012)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,21012)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,21012)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,21012)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,21012)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,21012)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,21012)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,21012)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (719,21012), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (734,21012), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (743,21012), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (773,21012), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (800,21012), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (824,21012), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (845,21012), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (848,21012), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 8 '_Z7Kernel2PbS_S_S_i' finished on shader 4.
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 849
gpu_sim_insn = 41776
gpu_ipc =      49.2061
gpu_tot_sim_cycle = 21861
gpu_tot_sim_insn = 310999
gpu_tot_ipc =      14.2262
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3012
gpu_total_sim_rate=34555

========= Core RFC stats =========
	Total RFC Accesses     = 70625
	Total RFC Misses       = 17059
	Total RFC Read Misses  = 9917
	Total RFC Write Misses = 7142
	Total RFC Evictions    = 23985

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 25475
	L1I_total_cache_misses = 523
	L1I_total_cache_miss_rate = 0.0205
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 208, Miss = 149, Miss_rate = 0.716, Pending_hits = 48, Reservation_fails = 421
	L1D_cache_core[1]: Access = 321, Miss = 203, Miss_rate = 0.632, Pending_hits = 61, Reservation_fails = 552
	L1D_cache_core[2]: Access = 282, Miss = 178, Miss_rate = 0.631, Pending_hits = 61, Reservation_fails = 454
	L1D_cache_core[3]: Access = 469, Miss = 242, Miss_rate = 0.516, Pending_hits = 66, Reservation_fails = 507
	L1D_cache_core[4]: Access = 2008, Miss = 786, Miss_rate = 0.391, Pending_hits = 113, Reservation_fails = 541
	L1D_cache_core[5]: Access = 2114, Miss = 858, Miss_rate = 0.406, Pending_hits = 117, Reservation_fails = 496
	L1D_cache_core[6]: Access = 1950, Miss = 722, Miss_rate = 0.370, Pending_hits = 93, Reservation_fails = 56
	L1D_cache_core[7]: Access = 2089, Miss = 813, Miss_rate = 0.389, Pending_hits = 119, Reservation_fails = 285
	L1D_cache_core[8]: Access = 1667, Miss = 623, Miss_rate = 0.374, Pending_hits = 103, Reservation_fails = 207
	L1D_cache_core[9]: Access = 2137, Miss = 825, Miss_rate = 0.386, Pending_hits = 114, Reservation_fails = 435
	L1D_cache_core[10]: Access = 1740, Miss = 635, Miss_rate = 0.365, Pending_hits = 96, Reservation_fails = 8
	L1D_cache_core[11]: Access = 1958, Miss = 838, Miss_rate = 0.428, Pending_hits = 130, Reservation_fails = 922
	L1D_cache_core[12]: Access = 212, Miss = 152, Miss_rate = 0.717, Pending_hits = 48, Reservation_fails = 518
	L1D_cache_core[13]: Access = 224, Miss = 162, Miss_rate = 0.723, Pending_hits = 48, Reservation_fails = 436
	L1D_cache_core[14]: Access = 224, Miss = 164, Miss_rate = 0.732, Pending_hits = 48, Reservation_fails = 446
	L1D_total_cache_accesses = 17603
	L1D_total_cache_misses = 7350
	L1D_total_cache_miss_rate = 0.4175
	L1D_total_cache_pending_hits = 1265
	L1D_total_cache_reservation_fails = 6284
	L1D_cache_data_port_util = 0.079
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8627
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5509
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4871
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 24952
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 523
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
62, 52, 52, 52, 62, 62, 52, 52, 52, 52, 52, 52, 62, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 1574080
gpgpu_n_tot_w_icount = 49190
gpgpu_n_stall_shd_mem = 11326
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1841
gpgpu_n_mem_write_global = 5896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 45985
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 1866
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11326
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8636	W0_Idle:62062	W0_Scoreboard:107446	W1:21774	W2:8469	W3:5747	W4:2444	W5:1024	W6:270	W7:60	W8:100	W9:160	W10:170	W11:140	W12:210	W13:170	W14:140	W15:60	W16:20	W17:30	W18:10	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8192
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14728 {8:1841,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236224 {40:5890,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 250376 {136:1841,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47168 {8:5896,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 453 
averagemflatency = 183 
max_icnt2mem_latency = 237 
max_icnt2sh_latency = 21860 
mrq_lat_table:765 	64 	59 	53 	30 	11 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6756 	981 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3525 	1253 	1675 	1104 	228 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	919 	596 	290 	36 	0 	0 	1 	0 	10 	60 	1683 	4142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 13.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 984/6 = 164.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        23        14        13        20        24         9         8         0         0         0         0         0         0         0         0 
dram[1]:        27        25        19        17        18        15         8         8         0         0         0         0         0         0         0         0 
dram[2]:        24        25        12        19        20        20         8         8         0         0         0         0         0         0         0         0 
dram[3]:        21        24        13        20        19        22         8         8         0         0         0         0         0         0         0         0 
dram[4]:        26        24        15        17        18        27         8         8         0         0         0         0         0         0         0         0 
dram[5]:        25        24        18        21        20        21         8         8         0         0         0         0         0         0         0         0 
total reads: 830
min_bank_accesses = 0!
chip skew: 145/134 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         8         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         8         9         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:        356       414       367       348      3774      2220      4468      1974    none      none      none      none      none      none      none      none  
dram[1]:        387       423       396       338      4150      3631      1530      1720    none      none      none      none      none      none      none      none  
dram[2]:        382       402       315       381      3450      2576      1461      1570    none      none      none      none      none      none      none      none  
dram[3]:        391       440       348       399      3743      2460      1429      1614    none      none      none      none      none      none      none      none  
dram[4]:        374       382       326       416      3070      1941      1601      1689    none      none      none      none      none      none      none      none  
dram[5]:        381       356       353       322      2832      2806      1480      1636    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        334       331       324       329       401       336       322       255         0         0         0         0         0         0         0         0
dram[1]:        379       354       354       377       383       349       251       252         0         0         0         0         0         0         0         0
dram[2]:        345       369       322       333       305       368       260       260         0         0         0         0         0         0         0         0
dram[3]:        371       366       382       402       369       349       270       259         0         0         0         0         0         0         0         0
dram[4]:        330       374       329       453       331       404       254       253         0         0         0         0         0         0         0         0
dram[5]:        340       383       350       318       328       328       293       255         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28850 n_nop=28540 n_act=11 n_pre=3 n_req=162 n_rd=268 n_write=28 bw_util=0.02052
n_activity=1993 dram_eff=0.297
bk0: 46a 28656i bk1: 46a 28677i bk2: 28a 28772i bk3: 26a 28779i bk4: 40a 28718i bk5: 48a 28686i bk6: 18a 28669i bk7: 16a 28715i bk8: 0a 28847i bk9: 0a 28850i bk10: 0a 28850i bk11: 0a 28850i bk12: 0a 28851i bk13: 0a 28852i bk14: 0a 28852i bk15: 0a 28854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0112652
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28850 n_nop=28544 n_act=9 n_pre=1 n_req=159 n_rd=274 n_write=22 bw_util=0.02052
n_activity=1758 dram_eff=0.3367
bk0: 54a 28677i bk1: 50a 28653i bk2: 38a 28710i bk3: 34a 28673i bk4: 36a 28723i bk5: 30a 28743i bk6: 16a 28713i bk7: 16a 28719i bk8: 0a 28846i bk9: 0a 28849i bk10: 0a 28849i bk11: 0a 28850i bk12: 0a 28850i bk13: 0a 28851i bk14: 0a 28851i bk15: 0a 28851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0142808
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28850 n_nop=28544 n_act=8 n_pre=0 n_req=162 n_rd=272 n_write=26 bw_util=0.02066
n_activity=1822 dram_eff=0.3271
bk0: 48a 28721i bk1: 50a 28658i bk2: 24a 28761i bk3: 38a 28699i bk4: 40a 28704i bk5: 40a 28667i bk6: 16a 28698i bk7: 16a 28704i bk8: 0a 28846i bk9: 0a 28848i bk10: 0a 28848i bk11: 0a 28851i bk12: 0a 28851i bk13: 0a 28851i bk14: 0a 28851i bk15: 0a 28851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0187522
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28850 n_nop=28544 n_act=8 n_pre=0 n_req=163 n_rd=270 n_write=28 bw_util=0.02066
n_activity=1680 dram_eff=0.3548
bk0: 42a 28731i bk1: 48a 28678i bk2: 26a 28742i bk3: 40a 28672i bk4: 38a 28712i bk5: 44a 28602i bk6: 16a 28668i bk7: 16a 28706i bk8: 0a 28846i bk9: 0a 28846i bk10: 0a 28847i bk11: 0a 28849i bk12: 0a 28851i bk13: 0a 28852i bk14: 0a 28853i bk15: 0a 28853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0162565
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28850 n_nop=28531 n_act=8 n_pre=0 n_req=168 n_rd=286 n_write=25 bw_util=0.02156
n_activity=1787 dram_eff=0.3481
bk0: 52a 28701i bk1: 48a 28665i bk2: 30a 28759i bk3: 34a 28644i bk4: 36a 28721i bk5: 54a 28666i bk6: 16a 28703i bk7: 16a 28700i bk8: 0a 28847i bk9: 0a 28848i bk10: 0a 28848i bk11: 0a 28849i bk12: 0a 28849i bk13: 0a 28850i bk14: 0a 28852i bk15: 0a 28852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0207626
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28850 n_nop=28527 n_act=8 n_pre=0 n_req=170 n_rd=290 n_write=25 bw_util=0.02184
n_activity=1783 dram_eff=0.3533
bk0: 50a 28706i bk1: 48a 28648i bk2: 36a 28736i bk3: 42a 28698i bk4: 40a 28718i bk5: 42a 28680i bk6: 16a 28715i bk7: 16a 28700i bk8: 0a 28847i bk9: 0a 28848i bk10: 0a 28848i bk11: 0a 28849i bk12: 0a 28849i bk13: 0a 28849i bk14: 0a 28850i bk15: 0a 28851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0145234

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1024, Miss = 66, Miss_rate = 0.064, Pending_hits = 8, Reservation_fails = 215
L2_cache_bank[1]: Access = 603, Miss = 68, Miss_rate = 0.113, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 715, Miss = 72, Miss_rate = 0.101, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 572, Miss = 65, Miss_rate = 0.114, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 680, Miss = 64, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 587, Miss = 72, Miss_rate = 0.123, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 648, Miss = 61, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 612, Miss = 74, Miss_rate = 0.121, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 582, Miss = 67, Miss_rate = 0.115, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 585, Miss = 76, Miss_rate = 0.130, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 553, Miss = 71, Miss_rate = 0.128, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 624, Miss = 74, Miss_rate = 0.119, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 7785
L2_total_cache_misses = 830
L2_total_cache_miss_rate = 0.1066
L2_total_cache_pending_hits = 22
L2_total_cache_reservation_fails = 215
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5742
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=15341
icnt_total_pkts_simt_to_mem=13693
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.489
	minimum = 6
	maximum = 109
Network latency average = 16.0954
	minimum = 6
	maximum = 68
Slowest packet = 14607
Flit latency average = 18.0438
	minimum = 6
	maximum = 67
Slowest flit = 28273
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0475505
	minimum = 0 (at node 5)
	maximum = 0.193168 (at node 15)
Accepted packet rate average = 0.0475505
	minimum = 0 (at node 5)
	maximum = 0.193168 (at node 15)
Injected flit rate average = 0.0756445
	minimum = 0 (at node 5)
	maximum = 0.212014 (at node 15)
Accepted flit rate average= 0.0756445
	minimum = 0 (at node 5)
	maximum = 0.381625 (at node 15)
Injected packet length average = 1.59083
Accepted packet length average = 1.59083
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Network latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Flit latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Fragmentation average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Injected packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected packet size average = -nan (21 samples)
Accepted packet size average = -nan (21 samples)
Hops average = -nan (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 34555 (inst/sec)
gpgpu_simulation_rate = 2429 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 21861
gpu_tot_sim_insn = 310999
gpu_tot_ipc =      14.2262
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3012
gpu_total_sim_rate=34555

========= Core RFC stats =========
	Total RFC Accesses     = 70625
	Total RFC Misses       = 17059
	Total RFC Read Misses  = 9917
	Total RFC Write Misses = 7142
	Total RFC Evictions    = 23985

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 25475
	L1I_total_cache_misses = 523
	L1I_total_cache_miss_rate = 0.0205
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 208, Miss = 149, Miss_rate = 0.716, Pending_hits = 48, Reservation_fails = 421
	L1D_cache_core[1]: Access = 321, Miss = 203, Miss_rate = 0.632, Pending_hits = 61, Reservation_fails = 552
	L1D_cache_core[2]: Access = 282, Miss = 178, Miss_rate = 0.631, Pending_hits = 61, Reservation_fails = 454
	L1D_cache_core[3]: Access = 469, Miss = 242, Miss_rate = 0.516, Pending_hits = 66, Reservation_fails = 507
	L1D_cache_core[4]: Access = 2008, Miss = 786, Miss_rate = 0.391, Pending_hits = 113, Reservation_fails = 541
	L1D_cache_core[5]: Access = 2114, Miss = 858, Miss_rate = 0.406, Pending_hits = 117, Reservation_fails = 496
	L1D_cache_core[6]: Access = 1950, Miss = 722, Miss_rate = 0.370, Pending_hits = 93, Reservation_fails = 56
	L1D_cache_core[7]: Access = 2089, Miss = 813, Miss_rate = 0.389, Pending_hits = 119, Reservation_fails = 285
	L1D_cache_core[8]: Access = 1667, Miss = 623, Miss_rate = 0.374, Pending_hits = 103, Reservation_fails = 207
	L1D_cache_core[9]: Access = 2137, Miss = 825, Miss_rate = 0.386, Pending_hits = 114, Reservation_fails = 435
	L1D_cache_core[10]: Access = 1740, Miss = 635, Miss_rate = 0.365, Pending_hits = 96, Reservation_fails = 8
	L1D_cache_core[11]: Access = 1958, Miss = 838, Miss_rate = 0.428, Pending_hits = 130, Reservation_fails = 922
	L1D_cache_core[12]: Access = 212, Miss = 152, Miss_rate = 0.717, Pending_hits = 48, Reservation_fails = 518
	L1D_cache_core[13]: Access = 224, Miss = 162, Miss_rate = 0.723, Pending_hits = 48, Reservation_fails = 436
	L1D_cache_core[14]: Access = 224, Miss = 164, Miss_rate = 0.732, Pending_hits = 48, Reservation_fails = 446
	L1D_total_cache_accesses = 17603
	L1D_total_cache_misses = 7350
	L1D_total_cache_miss_rate = 0.4175
	L1D_total_cache_pending_hits = 1265
	L1D_total_cache_reservation_fails = 6284
	L1D_cache_data_port_util = 0.079
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8627
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5509
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4871
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 24952
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 523
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
62, 52, 52, 52, 62, 62, 52, 52, 52, 52, 52, 52, 62, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 1574080
gpgpu_n_tot_w_icount = 49190
gpgpu_n_stall_shd_mem = 11326
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1841
gpgpu_n_mem_write_global = 5896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 45985
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 1866
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11326
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8636	W0_Idle:62062	W0_Scoreboard:107446	W1:21774	W2:8469	W3:5747	W4:2444	W5:1024	W6:270	W7:60	W8:100	W9:160	W10:170	W11:140	W12:210	W13:170	W14:140	W15:60	W16:20	W17:30	W18:10	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8192
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14728 {8:1841,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236224 {40:5890,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 250376 {136:1841,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47168 {8:5896,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 453 
averagemflatency = 186 
max_icnt2mem_latency = 237 
max_icnt2sh_latency = 21860 
mrq_lat_table:765 	64 	59 	53 	30 	11 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6756 	981 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3525 	1253 	1675 	1104 	228 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	919 	596 	290 	36 	0 	0 	1 	0 	10 	60 	1683 	4142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	41 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 13.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 984/6 = 164.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        23        14        13        20        24         9         8         0         0         0         0         0         0         0         0 
dram[1]:        27        25        19        17        18        15         8         8         0         0         0         0         0         0         0         0 
dram[2]:        24        25        12        19        20        20         8         8         0         0         0         0         0         0         0         0 
dram[3]:        21        24        13        20        19        22         8         8         0         0         0         0         0         0         0         0 
dram[4]:        26        24        15        17        18        27         8         8         0         0         0         0         0         0         0         0 
dram[5]:        25        24        18        21        20        21         8         8         0         0         0         0         0         0         0         0 
total reads: 830
min_bank_accesses = 0!
chip skew: 145/134 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         8         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         8         9         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:        356       414       367       348      3774      2220      4468      1974    none      none      none      none      none      none      none      none  
dram[1]:        387       423       396       338      4150      3631      1530      1720    none      none      none      none      none      none      none      none  
dram[2]:        382       402       315       381      3450      2576      1461      1570    none      none      none      none      none      none      none      none  
dram[3]:        391       440       348       399      3743      2460      1429      1614    none      none      none      none      none      none      none      none  
dram[4]:        374       382       326       416      3070      1941      1601      1689    none      none      none      none      none      none      none      none  
dram[5]:        381       356       353       322      2832      2806      1480      1636    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        334       331       324       329       401       336       322       255         0         0         0         0         0         0         0         0
dram[1]:        379       354       354       377       383       349       251       252         0         0         0         0         0         0         0         0
dram[2]:        345       369       322       333       305       368       260       260         0         0         0         0         0         0         0         0
dram[3]:        371       366       382       402       369       349       270       259         0         0         0         0         0         0         0         0
dram[4]:        330       374       329       453       331       404       254       253         0         0         0         0         0         0         0         0
dram[5]:        340       383       350       318       328       328       293       255         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28850 n_nop=28540 n_act=11 n_pre=3 n_req=162 n_rd=268 n_write=28 bw_util=0.02052
n_activity=1993 dram_eff=0.297
bk0: 46a 28656i bk1: 46a 28677i bk2: 28a 28772i bk3: 26a 28779i bk4: 40a 28718i bk5: 48a 28686i bk6: 18a 28669i bk7: 16a 28715i bk8: 0a 28847i bk9: 0a 28850i bk10: 0a 28850i bk11: 0a 28850i bk12: 0a 28851i bk13: 0a 28852i bk14: 0a 28852i bk15: 0a 28854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0112652
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28850 n_nop=28544 n_act=9 n_pre=1 n_req=159 n_rd=274 n_write=22 bw_util=0.02052
n_activity=1758 dram_eff=0.3367
bk0: 54a 28677i bk1: 50a 28653i bk2: 38a 28710i bk3: 34a 28673i bk4: 36a 28723i bk5: 30a 28743i bk6: 16a 28713i bk7: 16a 28719i bk8: 0a 28846i bk9: 0a 28849i bk10: 0a 28849i bk11: 0a 28850i bk12: 0a 28850i bk13: 0a 28851i bk14: 0a 28851i bk15: 0a 28851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0142808
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28850 n_nop=28544 n_act=8 n_pre=0 n_req=162 n_rd=272 n_write=26 bw_util=0.02066
n_activity=1822 dram_eff=0.3271
bk0: 48a 28721i bk1: 50a 28658i bk2: 24a 28761i bk3: 38a 28699i bk4: 40a 28704i bk5: 40a 28667i bk6: 16a 28698i bk7: 16a 28704i bk8: 0a 28846i bk9: 0a 28848i bk10: 0a 28848i bk11: 0a 28851i bk12: 0a 28851i bk13: 0a 28851i bk14: 0a 28851i bk15: 0a 28851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0187522
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28850 n_nop=28544 n_act=8 n_pre=0 n_req=163 n_rd=270 n_write=28 bw_util=0.02066
n_activity=1680 dram_eff=0.3548
bk0: 42a 28731i bk1: 48a 28678i bk2: 26a 28742i bk3: 40a 28672i bk4: 38a 28712i bk5: 44a 28602i bk6: 16a 28668i bk7: 16a 28706i bk8: 0a 28846i bk9: 0a 28846i bk10: 0a 28847i bk11: 0a 28849i bk12: 0a 28851i bk13: 0a 28852i bk14: 0a 28853i bk15: 0a 28853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0162565
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28850 n_nop=28531 n_act=8 n_pre=0 n_req=168 n_rd=286 n_write=25 bw_util=0.02156
n_activity=1787 dram_eff=0.3481
bk0: 52a 28701i bk1: 48a 28665i bk2: 30a 28759i bk3: 34a 28644i bk4: 36a 28721i bk5: 54a 28666i bk6: 16a 28703i bk7: 16a 28700i bk8: 0a 28847i bk9: 0a 28848i bk10: 0a 28848i bk11: 0a 28849i bk12: 0a 28849i bk13: 0a 28850i bk14: 0a 28852i bk15: 0a 28852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0207626
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28850 n_nop=28527 n_act=8 n_pre=0 n_req=170 n_rd=290 n_write=25 bw_util=0.02184
n_activity=1783 dram_eff=0.3533
bk0: 50a 28706i bk1: 48a 28648i bk2: 36a 28736i bk3: 42a 28698i bk4: 40a 28718i bk5: 42a 28680i bk6: 16a 28715i bk7: 16a 28700i bk8: 0a 28847i bk9: 0a 28848i bk10: 0a 28848i bk11: 0a 28849i bk12: 0a 28849i bk13: 0a 28849i bk14: 0a 28850i bk15: 0a 28851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0145234

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1024, Miss = 66, Miss_rate = 0.064, Pending_hits = 8, Reservation_fails = 215
L2_cache_bank[1]: Access = 603, Miss = 68, Miss_rate = 0.113, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 715, Miss = 72, Miss_rate = 0.101, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 572, Miss = 65, Miss_rate = 0.114, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 680, Miss = 64, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 587, Miss = 72, Miss_rate = 0.123, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 648, Miss = 61, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 612, Miss = 74, Miss_rate = 0.121, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 582, Miss = 67, Miss_rate = 0.115, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 585, Miss = 76, Miss_rate = 0.130, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 553, Miss = 71, Miss_rate = 0.128, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 624, Miss = 74, Miss_rate = 0.119, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 7785
L2_total_cache_misses = 830
L2_total_cache_miss_rate = 0.1066
L2_total_cache_pending_hits = 22
L2_total_cache_reservation_fails = 215
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5742
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=15341
icnt_total_pkts_simt_to_mem=13693
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Network latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Flit latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Fragmentation average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Injected packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected packet size average = -nan (22 samples)
Accepted packet size average = -nan (22 samples)
Hops average = -nan (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 21861
gpu_tot_sim_insn = 310999
gpu_tot_ipc =      14.2262
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3012
gpu_total_sim_rate=34555

========= Core RFC stats =========
	Total RFC Accesses     = 70625
	Total RFC Misses       = 17059
	Total RFC Read Misses  = 9917
	Total RFC Write Misses = 7142
	Total RFC Evictions    = 23985

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 25475
	L1I_total_cache_misses = 523
	L1I_total_cache_miss_rate = 0.0205
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 208, Miss = 149, Miss_rate = 0.716, Pending_hits = 48, Reservation_fails = 421
	L1D_cache_core[1]: Access = 321, Miss = 203, Miss_rate = 0.632, Pending_hits = 61, Reservation_fails = 552
	L1D_cache_core[2]: Access = 282, Miss = 178, Miss_rate = 0.631, Pending_hits = 61, Reservation_fails = 454
	L1D_cache_core[3]: Access = 469, Miss = 242, Miss_rate = 0.516, Pending_hits = 66, Reservation_fails = 507
	L1D_cache_core[4]: Access = 2008, Miss = 786, Miss_rate = 0.391, Pending_hits = 113, Reservation_fails = 541
	L1D_cache_core[5]: Access = 2114, Miss = 858, Miss_rate = 0.406, Pending_hits = 117, Reservation_fails = 496
	L1D_cache_core[6]: Access = 1950, Miss = 722, Miss_rate = 0.370, Pending_hits = 93, Reservation_fails = 56
	L1D_cache_core[7]: Access = 2089, Miss = 813, Miss_rate = 0.389, Pending_hits = 119, Reservation_fails = 285
	L1D_cache_core[8]: Access = 1667, Miss = 623, Miss_rate = 0.374, Pending_hits = 103, Reservation_fails = 207
	L1D_cache_core[9]: Access = 2137, Miss = 825, Miss_rate = 0.386, Pending_hits = 114, Reservation_fails = 435
	L1D_cache_core[10]: Access = 1740, Miss = 635, Miss_rate = 0.365, Pending_hits = 96, Reservation_fails = 8
	L1D_cache_core[11]: Access = 1958, Miss = 838, Miss_rate = 0.428, Pending_hits = 130, Reservation_fails = 922
	L1D_cache_core[12]: Access = 212, Miss = 152, Miss_rate = 0.717, Pending_hits = 48, Reservation_fails = 518
	L1D_cache_core[13]: Access = 224, Miss = 162, Miss_rate = 0.723, Pending_hits = 48, Reservation_fails = 436
	L1D_cache_core[14]: Access = 224, Miss = 164, Miss_rate = 0.732, Pending_hits = 48, Reservation_fails = 446
	L1D_total_cache_accesses = 17603
	L1D_total_cache_misses = 7350
	L1D_total_cache_miss_rate = 0.4175
	L1D_total_cache_pending_hits = 1265
	L1D_total_cache_reservation_fails = 6284
	L1D_cache_data_port_util = 0.079
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8627
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5509
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4871
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 24952
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 523
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
62, 52, 52, 52, 62, 62, 52, 52, 52, 52, 52, 52, 62, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 1574080
gpgpu_n_tot_w_icount = 49190
gpgpu_n_stall_shd_mem = 11326
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1841
gpgpu_n_mem_write_global = 5896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 45985
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 1866
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11326
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8636	W0_Idle:62062	W0_Scoreboard:107446	W1:21774	W2:8469	W3:5747	W4:2444	W5:1024	W6:270	W7:60	W8:100	W9:160	W10:170	W11:140	W12:210	W13:170	W14:140	W15:60	W16:20	W17:30	W18:10	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8192
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14728 {8:1841,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236224 {40:5890,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 250376 {136:1841,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47168 {8:5896,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 453 
averagemflatency = 186 
max_icnt2mem_latency = 237 
max_icnt2sh_latency = 21860 
mrq_lat_table:765 	64 	59 	53 	30 	11 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6756 	981 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3525 	1253 	1675 	1104 	228 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	919 	596 	290 	36 	0 	0 	1 	0 	10 	60 	1683 	4142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	41 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.750000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 13.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 984/6 = 164.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        23        14        13        20        24         9         8         0         0         0         0         0         0         0         0 
dram[1]:        27        25        19        17        18        15         8         8         0         0         0         0         0         0         0         0 
dram[2]:        24        25        12        19        20        20         8         8         0         0         0         0         0         0         0         0 
dram[3]:        21        24        13        20        19        22         8         8         0         0         0         0         0         0         0         0 
dram[4]:        26        24        15        17        18        27         8         8         0         0         0         0         0         0         0         0 
dram[5]:        25        24        18        21        20        21         8         8         0         0         0         0         0         0         0         0 
total reads: 830
min_bank_accesses = 0!
chip skew: 145/134 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         8         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         8         9         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:        356       414       367       348      3774      2220      4468      1974    none      none      none      none      none      none      none      none  
dram[1]:        387       423       396       338      4150      3631      1530      1720    none      none      none      none      none      none      none      none  
dram[2]:        382       402       315       381      3450      2576      1461      1570    none      none      none      none      none      none      none      none  
dram[3]:        391       440       348       399      3743      2460      1429      1614    none      none      none      none      none      none      none      none  
dram[4]:        374       382       326       416      3070      1941      1601      1689    none      none      none      none      none      none      none      none  
dram[5]:        381       356       353       322      2832      2806      1480      1636    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        334       331       324       329       401       336       322       255         0         0         0         0         0         0         0         0
dram[1]:        379       354       354       377       383       349       251       252         0         0         0         0         0         0         0         0
dram[2]:        345       369       322       333       305       368       260       260         0         0         0         0         0         0         0         0
dram[3]:        371       366       382       402       369       349       270       259         0         0         0         0         0         0         0         0
dram[4]:        330       374       329       453       331       404       254       253         0         0         0         0         0         0         0         0
dram[5]:        340       383       350       318       328       328       293       255         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28850 n_nop=28540 n_act=11 n_pre=3 n_req=162 n_rd=268 n_write=28 bw_util=0.02052
n_activity=1993 dram_eff=0.297
bk0: 46a 28656i bk1: 46a 28677i bk2: 28a 28772i bk3: 26a 28779i bk4: 40a 28718i bk5: 48a 28686i bk6: 18a 28669i bk7: 16a 28715i bk8: 0a 28847i bk9: 0a 28850i bk10: 0a 28850i bk11: 0a 28850i bk12: 0a 28851i bk13: 0a 28852i bk14: 0a 28852i bk15: 0a 28854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0112652
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28850 n_nop=28544 n_act=9 n_pre=1 n_req=159 n_rd=274 n_write=22 bw_util=0.02052
n_activity=1758 dram_eff=0.3367
bk0: 54a 28677i bk1: 50a 28653i bk2: 38a 28710i bk3: 34a 28673i bk4: 36a 28723i bk5: 30a 28743i bk6: 16a 28713i bk7: 16a 28719i bk8: 0a 28846i bk9: 0a 28849i bk10: 0a 28849i bk11: 0a 28850i bk12: 0a 28850i bk13: 0a 28851i bk14: 0a 28851i bk15: 0a 28851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0142808
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28850 n_nop=28544 n_act=8 n_pre=0 n_req=162 n_rd=272 n_write=26 bw_util=0.02066
n_activity=1822 dram_eff=0.3271
bk0: 48a 28721i bk1: 50a 28658i bk2: 24a 28761i bk3: 38a 28699i bk4: 40a 28704i bk5: 40a 28667i bk6: 16a 28698i bk7: 16a 28704i bk8: 0a 28846i bk9: 0a 28848i bk10: 0a 28848i bk11: 0a 28851i bk12: 0a 28851i bk13: 0a 28851i bk14: 0a 28851i bk15: 0a 28851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0187522
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28850 n_nop=28544 n_act=8 n_pre=0 n_req=163 n_rd=270 n_write=28 bw_util=0.02066
n_activity=1680 dram_eff=0.3548
bk0: 42a 28731i bk1: 48a 28678i bk2: 26a 28742i bk3: 40a 28672i bk4: 38a 28712i bk5: 44a 28602i bk6: 16a 28668i bk7: 16a 28706i bk8: 0a 28846i bk9: 0a 28846i bk10: 0a 28847i bk11: 0a 28849i bk12: 0a 28851i bk13: 0a 28852i bk14: 0a 28853i bk15: 0a 28853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0162565
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28850 n_nop=28531 n_act=8 n_pre=0 n_req=168 n_rd=286 n_write=25 bw_util=0.02156
n_activity=1787 dram_eff=0.3481
bk0: 52a 28701i bk1: 48a 28665i bk2: 30a 28759i bk3: 34a 28644i bk4: 36a 28721i bk5: 54a 28666i bk6: 16a 28703i bk7: 16a 28700i bk8: 0a 28847i bk9: 0a 28848i bk10: 0a 28848i bk11: 0a 28849i bk12: 0a 28849i bk13: 0a 28850i bk14: 0a 28852i bk15: 0a 28852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0207626
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28850 n_nop=28527 n_act=8 n_pre=0 n_req=170 n_rd=290 n_write=25 bw_util=0.02184
n_activity=1783 dram_eff=0.3533
bk0: 50a 28706i bk1: 48a 28648i bk2: 36a 28736i bk3: 42a 28698i bk4: 40a 28718i bk5: 42a 28680i bk6: 16a 28715i bk7: 16a 28700i bk8: 0a 28847i bk9: 0a 28848i bk10: 0a 28848i bk11: 0a 28849i bk12: 0a 28849i bk13: 0a 28849i bk14: 0a 28850i bk15: 0a 28851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0145234

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1024, Miss = 66, Miss_rate = 0.064, Pending_hits = 8, Reservation_fails = 215
L2_cache_bank[1]: Access = 603, Miss = 68, Miss_rate = 0.113, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 715, Miss = 72, Miss_rate = 0.101, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 572, Miss = 65, Miss_rate = 0.114, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 680, Miss = 64, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 587, Miss = 72, Miss_rate = 0.123, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 648, Miss = 61, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 612, Miss = 74, Miss_rate = 0.121, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 582, Miss = 67, Miss_rate = 0.115, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 585, Miss = 76, Miss_rate = 0.130, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 553, Miss = 71, Miss_rate = 0.128, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 624, Miss = 74, Miss_rate = 0.119, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 7785
L2_total_cache_misses = 830
L2_total_cache_miss_rate = 0.1066
L2_total_cache_pending_hits = 22
L2_total_cache_reservation_fails = 215
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5742
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=15341
icnt_total_pkts_simt_to_mem=13693
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Network latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Flit latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Fragmentation average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Injected packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected packet size average = -nan (23 samples)
Accepted packet size average = -nan (23 samples)
Hops average = -nan (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,21861)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,21861)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,21861)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,21861)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,21861)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,21861)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,21861)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,21861)
GPGPU-Sim uArch: cycles simulated: 22361  inst.: 347858 (ipc=73.7) sim_rate=34785 (inst/sec) elapsed = 0:0:00:10 / Thu Apr 12 01:20:09 2018
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(7,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 24361  inst.: 377895 (ipc=26.8) sim_rate=34354 (inst/sec) elapsed = 0:0:00:11 / Thu Apr 12 01:20:10 2018
GPGPU-Sim uArch: cycles simulated: 26361  inst.: 409787 (ipc=22.0) sim_rate=34148 (inst/sec) elapsed = 0:0:00:12 / Thu Apr 12 01:20:11 2018
GPGPU-Sim uArch: cycles simulated: 27861  inst.: 435855 (ipc=20.8) sim_rate=33527 (inst/sec) elapsed = 0:0:00:13 / Thu Apr 12 01:20:12 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(7,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 29861  inst.: 472489 (ipc=20.2) sim_rate=33749 (inst/sec) elapsed = 0:0:00:14 / Thu Apr 12 01:20:13 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9948,21861), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 31861  inst.: 506935 (ipc=19.6) sim_rate=33795 (inst/sec) elapsed = 0:0:00:15 / Thu Apr 12 01:20:14 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (10952,21861), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11006,21861), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11015,21861), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (11371,21861), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11673,21861), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11930,21861), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11972,21861), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 5.
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 11973
gpu_sim_insn = 210943
gpu_ipc =      17.6182
gpu_tot_sim_cycle = 33834
gpu_tot_sim_insn = 521942
gpu_tot_ipc =      15.4266
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 9943
gpu_stall_icnt2sh    = 52389
gpu_total_sim_rate=34796

========= Core RFC stats =========
	Total RFC Accesses     = 128602
	Total RFC Misses       = 32083
	Total RFC Read Misses  = 18270
	Total RFC Write Misses = 13813
	Total RFC Evictions    = 48186

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 44317
	L1I_total_cache_misses = 554
	L1I_total_cache_miss_rate = 0.0125
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 208, Miss = 149, Miss_rate = 0.716, Pending_hits = 48, Reservation_fails = 421
	L1D_cache_core[1]: Access = 321, Miss = 203, Miss_rate = 0.632, Pending_hits = 61, Reservation_fails = 552
	L1D_cache_core[2]: Access = 282, Miss = 178, Miss_rate = 0.631, Pending_hits = 61, Reservation_fails = 454
	L1D_cache_core[3]: Access = 469, Miss = 242, Miss_rate = 0.516, Pending_hits = 66, Reservation_fails = 507
	L1D_cache_core[4]: Access = 2008, Miss = 786, Miss_rate = 0.391, Pending_hits = 113, Reservation_fails = 541
	L1D_cache_core[5]: Access = 6245, Miss = 2830, Miss_rate = 0.453, Pending_hits = 427, Reservation_fails = 5536
	L1D_cache_core[6]: Access = 5766, Miss = 2494, Miss_rate = 0.433, Pending_hits = 390, Reservation_fails = 3868
	L1D_cache_core[7]: Access = 6205, Miss = 2754, Miss_rate = 0.444, Pending_hits = 413, Reservation_fails = 5298
	L1D_cache_core[8]: Access = 5324, Miss = 2309, Miss_rate = 0.434, Pending_hits = 369, Reservation_fails = 3232
	L1D_cache_core[9]: Access = 5892, Miss = 2639, Miss_rate = 0.448, Pending_hits = 426, Reservation_fails = 4684
	L1D_cache_core[10]: Access = 5516, Miss = 2420, Miss_rate = 0.439, Pending_hits = 357, Reservation_fails = 4663
	L1D_cache_core[11]: Access = 5471, Miss = 2440, Miss_rate = 0.446, Pending_hits = 381, Reservation_fails = 4375
	L1D_cache_core[12]: Access = 3859, Miss = 1797, Miss_rate = 0.466, Pending_hits = 313, Reservation_fails = 4176
	L1D_cache_core[13]: Access = 224, Miss = 162, Miss_rate = 0.723, Pending_hits = 48, Reservation_fails = 436
	L1D_cache_core[14]: Access = 224, Miss = 164, Miss_rate = 0.732, Pending_hits = 48, Reservation_fails = 446
	L1D_total_cache_accesses = 48014
	L1D_total_cache_misses = 21567
	L1D_total_cache_miss_rate = 0.4492
	L1D_total_cache_pending_hits = 3521
	L1D_total_cache_reservation_fails = 39189
	L1D_cache_data_port_util = 0.113
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 684
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14355
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19360
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 43763
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 554
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
62, 52, 52, 52, 62, 62, 52, 52, 52, 52, 52, 52, 62, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 2723584
gpgpu_n_tot_w_icount = 85112
gpgpu_n_stall_shd_mem = 65045
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7212
gpgpu_n_mem_write_global = 15178
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 86186
gpgpu_n_store_insn = 23143
gpgpu_n_shmem_insn = 1866
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 65045
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:66145	W0_Idle:66406	W0_Scoreboard:189435	W1:27930	W2:12279	W3:9295	W4:5904	W5:4374	W6:3005	W7:2373	W8:1744	W9:1774	W10:1572	W11:1288	W12:1607	W13:1170	W14:842	W15:408	W16:114	W17:171	W18:46	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9216
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 57696 {8:7212,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 612016 {40:15115,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 400 {8:50,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 980832 {136:7212,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 121424 {8:15178,}
traffic_breakdown_memtocore[INST_ACC_R] = 6800 {136:50,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 709 
averagemflatency = 235 
max_icnt2mem_latency = 416 
max_icnt2sh_latency = 33833 
mrq_lat_table:1134 	96 	69 	54 	32 	11 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14691 	7573 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6237 	2962 	6368 	4909 	1837 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1449 	2178 	2998 	583 	4 	0 	1 	0 	10 	60 	1683 	13196 	228 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	50 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1398/6 = 233.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        32        32        32        31        32         9         8         0         0         0         0         0         0         0         0 
dram[1]:        34        32        31        31        32        31         8         8         0         0         0         0         0         0         0         0 
dram[2]:        32        32        32        32        31        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        31        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        31        31        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        31         8         8         0         0         0         0         0         0         0         0 
total reads: 1244
min_bank_accesses = 0!
chip skew: 210/206 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         8         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         8         9         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       1281      1559      1252      1299      8546      5242      8024      6791    none      none      none      none      none      none      none      none  
dram[1]:       1626      1612      1385      1308      8886      5898      7796      5832    none      none      none      none      none      none      none      none  
dram[2]:       1630      1323      1413      1315      8663      5769      7736      6285    none      none      none      none      none      none      none      none  
dram[3]:       1805      1309      1542      1047      9696      5119      7623      5493    none      none      none      none      none      none      none      none  
dram[4]:       1493      1352      1193      1366      5371      5697      6026      6560    none      none      none      none      none      none      none      none  
dram[5]:       1487      1333      1053      1251      5305      5611      7448      6096    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        451       505       459       544       502       550       463       573         0         0         0         0         0         0         0         0
dram[1]:        523       472       537       406       643       515       608       436         0         0         0         0         0         0         0         0
dram[2]:        695       437       645       430       702       583       709       482         0         0         0         0         0         0         0         0
dram[3]:        571       461       573       478       657       473       553       398         0         0         0         0         0         0         0         0
dram[4]:        472       504       454       492       459       479       430       538         0         0         0         0         0         0         0         0
dram[5]:        502       529       494       478       522       504       506       592         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44654 n_nop=44192 n_act=11 n_pre=3 n_req=238 n_rd=420 n_write=28 bw_util=0.02007
n_activity=2793 dram_eff=0.3208
bk0: 68a 44413i bk1: 64a 44436i bk2: 64a 44494i bk3: 64a 44486i bk4: 62a 44468i bk5: 64a 44455i bk6: 18a 44473i bk7: 16a 44519i bk8: 0a 44651i bk9: 0a 44654i bk10: 0a 44654i bk11: 0a 44654i bk12: 0a 44655i bk13: 0a 44656i bk14: 0a 44656i bk15: 0a 44658i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00768128
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44654 n_nop=44208 n_act=9 n_pre=1 n_req=229 n_rd=414 n_write=22 bw_util=0.01953
n_activity=2520 dram_eff=0.346
bk0: 68a 44445i bk1: 64a 44427i bk2: 62a 44458i bk3: 62a 44417i bk4: 64a 44466i bk5: 62a 44464i bk6: 16a 44517i bk7: 16a 44523i bk8: 0a 44650i bk9: 0a 44653i bk10: 0a 44653i bk11: 0a 44654i bk12: 0a 44654i bk13: 0a 44655i bk14: 0a 44655i bk15: 0a 44655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00947284
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44654 n_nop=44206 n_act=8 n_pre=0 n_req=233 n_rd=414 n_write=26 bw_util=0.01971
n_activity=2492 dram_eff=0.3531
bk0: 64a 44491i bk1: 64a 44425i bk2: 64a 44443i bk3: 64a 44414i bk4: 62a 44449i bk5: 64a 44412i bk6: 16a 44502i bk7: 16a 44508i bk8: 0a 44650i bk9: 0a 44652i bk10: 0a 44652i bk11: 0a 44655i bk12: 0a 44655i bk13: 0a 44655i bk14: 0a 44655i bk15: 0a 44655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.012832
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44654 n_nop=44204 n_act=8 n_pre=0 n_req=235 n_rd=414 n_write=28 bw_util=0.0198
n_activity=2377 dram_eff=0.3719
bk0: 64a 44476i bk1: 64a 44433i bk2: 64a 44419i bk3: 64a 44391i bk4: 62a 44458i bk5: 64a 44344i bk6: 16a 44472i bk7: 16a 44510i bk8: 0a 44650i bk9: 0a 44650i bk10: 0a 44651i bk11: 0a 44653i bk12: 0a 44655i bk13: 0a 44656i bk14: 0a 44657i bk15: 0a 44657i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0116227
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44654 n_nop=44209 n_act=8 n_pre=0 n_req=231 n_rd=412 n_write=25 bw_util=0.01957
n_activity=2489 dram_eff=0.3511
bk0: 64a 44474i bk1: 64a 44424i bk2: 64a 44455i bk3: 62a 44339i bk4: 62a 44464i bk5: 64a 44448i bk6: 16a 44507i bk7: 16a 44504i bk8: 0a 44651i bk9: 0a 44652i bk10: 0a 44652i bk11: 0a 44653i bk12: 0a 44653i bk13: 0a 44654i bk14: 0a 44656i bk15: 0a 44656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.015273
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44654 n_nop=44207 n_act=8 n_pre=0 n_req=232 n_rd=414 n_write=25 bw_util=0.01966
n_activity=2524 dram_eff=0.3479
bk0: 64a 44480i bk1: 64a 44420i bk2: 64a 44476i bk3: 64a 44450i bk4: 64a 44474i bk5: 62a 44439i bk6: 16a 44519i bk7: 16a 44504i bk8: 0a 44651i bk9: 0a 44652i bk10: 0a 44652i bk11: 0a 44653i bk12: 0a 44653i bk13: 0a 44653i bk14: 0a 44654i bk15: 0a 44655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00969678

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2380, Miss = 106, Miss_rate = 0.045, Pending_hits = 8, Reservation_fails = 215
L2_cache_bank[1]: Access = 1700, Miss = 104, Miss_rate = 0.061, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2082, Miss = 105, Miss_rate = 0.050, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 1673, Miss = 102, Miss_rate = 0.061, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2052, Miss = 103, Miss_rate = 0.050, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1784, Miss = 104, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2086, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1721, Miss = 104, Miss_rate = 0.060, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1695, Miss = 103, Miss_rate = 0.061, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1779, Miss = 103, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 1704, Miss = 104, Miss_rate = 0.061, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 1784, Miss = 103, Miss_rate = 0.058, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 22440
L2_total_cache_misses = 1244
L2_total_cache_miss_rate = 0.0554
L2_total_cache_pending_hits = 22
L2_total_cache_reservation_fails = 215
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15024
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.098
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=51488
icnt_total_pkts_simt_to_mem=37771
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 36.9274
	minimum = 6
	maximum = 274
Network latency average = 23.2131
	minimum = 6
	maximum = 236
Slowest packet = 21154
Flit latency average = 21.1234
	minimum = 6
	maximum = 236
Slowest flit = 43974
Fragmentation average = 0.0449676
	minimum = 0
	maximum = 187
Injected packet rate average = 0.090667
	minimum = 0 (at node 0)
	maximum = 0.169882 (at node 5)
Accepted packet rate average = 0.090667
	minimum = 0 (at node 0)
	maximum = 0.169882 (at node 5)
Injected flit rate average = 0.186299
	minimum = 0 (at node 0)
	maximum = 0.284473 (at node 21)
Accepted flit rate average= 0.186299
	minimum = 0 (at node 0)
	maximum = 0.413096 (at node 5)
Injected packet length average = 2.05476
Accepted packet length average = 2.05476
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Network latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Flit latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Fragmentation average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Injected packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected packet size average = -nan (24 samples)
Accepted packet size average = -nan (24 samples)
Hops average = -nan (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 34796 (inst/sec)
gpgpu_simulation_rate = 2255 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,33834)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,33834)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,33834)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,33834)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,33834)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,33834)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,33834)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,33834)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(5,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 34334  inst.: 565957 (ipc=88.0) sim_rate=35372 (inst/sec) elapsed = 0:0:00:16 / Thu Apr 12 01:20:15 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (718,33834), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (733,33834), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (751,33834), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (763,33834), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (805,33834), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (832,33834), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (835,33834), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (838,33834), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 10 '_Z7Kernel2PbS_S_S_i' finished on shader 13.
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 839
gpu_sim_insn = 46510
gpu_ipc =      55.4350
gpu_tot_sim_cycle = 34673
gpu_tot_sim_insn = 568452
gpu_tot_ipc =      16.3947
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 9943
gpu_stall_icnt2sh    = 52389
gpu_total_sim_rate=35528

========= Core RFC stats =========
	Total RFC Accesses     = 131800
	Total RFC Misses       = 32595
	Total RFC Read Misses  = 18412
	Total RFC Write Misses = 14183
	Total RFC Evictions    = 49336

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 45469
	L1I_total_cache_misses = 570
	L1I_total_cache_miss_rate = 0.0125
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 213, Miss_rate = 0.740, Pending_hits = 60, Reservation_fails = 649
	L1D_cache_core[1]: Access = 401, Miss = 266, Miss_rate = 0.663, Pending_hits = 73, Reservation_fails = 739
	L1D_cache_core[2]: Access = 362, Miss = 241, Miss_rate = 0.666, Pending_hits = 73, Reservation_fails = 760
	L1D_cache_core[3]: Access = 549, Miss = 305, Miss_rate = 0.556, Pending_hits = 78, Reservation_fails = 655
	L1D_cache_core[4]: Access = 2088, Miss = 846, Miss_rate = 0.405, Pending_hits = 125, Reservation_fails = 865
	L1D_cache_core[5]: Access = 6325, Miss = 2890, Miss_rate = 0.457, Pending_hits = 439, Reservation_fails = 5733
	L1D_cache_core[6]: Access = 5766, Miss = 2494, Miss_rate = 0.433, Pending_hits = 390, Reservation_fails = 3868
	L1D_cache_core[7]: Access = 6205, Miss = 2754, Miss_rate = 0.444, Pending_hits = 413, Reservation_fails = 5298
	L1D_cache_core[8]: Access = 5324, Miss = 2309, Miss_rate = 0.434, Pending_hits = 369, Reservation_fails = 3232
	L1D_cache_core[9]: Access = 5892, Miss = 2639, Miss_rate = 0.448, Pending_hits = 426, Reservation_fails = 4684
	L1D_cache_core[10]: Access = 5516, Miss = 2420, Miss_rate = 0.439, Pending_hits = 357, Reservation_fails = 4663
	L1D_cache_core[11]: Access = 5471, Miss = 2440, Miss_rate = 0.446, Pending_hits = 381, Reservation_fails = 4375
	L1D_cache_core[12]: Access = 3859, Miss = 1797, Miss_rate = 0.466, Pending_hits = 313, Reservation_fails = 4176
	L1D_cache_core[13]: Access = 304, Miss = 226, Miss_rate = 0.743, Pending_hits = 60, Reservation_fails = 772
	L1D_cache_core[14]: Access = 304, Miss = 228, Miss_rate = 0.750, Pending_hits = 60, Reservation_fails = 623
	L1D_total_cache_accesses = 48654
	L1D_total_cache_misses = 22068
	L1D_total_cache_miss_rate = 0.4536
	L1D_total_cache_pending_hits = 3617
	L1D_total_cache_reservation_fails = 41092
	L1D_cache_data_port_util = 0.109
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21263
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 44899
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
80, 70, 70, 70, 80, 80, 70, 70, 70, 70, 70, 70, 80, 70, 70, 70, 
gpgpu_n_tot_thrd_icount = 2797312
gpgpu_n_tot_w_icount = 87416
gpgpu_n_stall_shd_mem = 66948
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7244
gpgpu_n_mem_write_global = 15690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 90282
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 3848
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 66948
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:68648	W0_Idle:71455	W0_Scoreboard:192159	W1:27930	W2:12279	W3:9295	W4:5904	W5:4374	W6:3005	W7:2373	W8:1744	W9:1774	W10:1592	W11:1348	W12:1737	W13:1260	W14:1012	W15:548	W16:294	W17:401	W18:166	W19:60	W20:40	W21:20	W22:20	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10240
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 57952 {8:7244,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 632496 {40:15627,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 408 {8:51,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 985184 {136:7244,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 125520 {8:15690,}
traffic_breakdown_memtocore[INST_ACC_R] = 6936 {136:51,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 709 
averagemflatency = 234 
max_icnt2mem_latency = 416 
max_icnt2sh_latency = 34672 
mrq_lat_table:1134 	96 	69 	54 	32 	11 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15137 	7671 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6310 	3003 	6413 	5208 	1924 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1469 	2190 	2998 	583 	4 	0 	1 	0 	10 	60 	1683 	13196 	740 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	52 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1398/6 = 233.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        32        32        32        31        32         9         8         0         0         0         0         0         0         0         0 
dram[1]:        34        32        31        31        32        31         8         8         0         0         0         0         0         0         0         0 
dram[2]:        32        32        32        32        31        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        31        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        31        31        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        31         8         8         0         0         0         0         0         0         0         0 
total reads: 1244
min_bank_accesses = 0!
chip skew: 210/206 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         8         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         8         9         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       1281      1559      1252      1299      8778      5416      9368      6791    none      none      none      none      none      none      none      none  
dram[1]:       1626      1612      1385      1308      9127      6120      7796      5832    none      none      none      none      none      none      none      none  
dram[2]:       1630      1323      1413      1315      8857      5958      7736      6285    none      none      none      none      none      none      none      none  
dram[3]:       1805      1309      1542      1047      9927      5327      7623      5493    none      none      none      none      none      none      none      none  
dram[4]:       1493      1352      1193      1366      5578      5860      6026      6560    none      none      none      none      none      none      none      none  
dram[5]:       1487      1333      1053      1251      5544      5811      7448      6096    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        451       505       459       544       502       550       463       573         0         0         0         0         0         0         0         0
dram[1]:        523       472       537       406       643       515       608       436         0         0         0         0         0         0         0         0
dram[2]:        695       437       645       430       702       583       709       482         0         0         0         0         0         0         0         0
dram[3]:        571       461       573       478       657       473       553       398         0         0         0         0         0         0         0         0
dram[4]:        472       504       454       492       459       479       430       538         0         0         0         0         0         0         0         0
dram[5]:        502       529       494       478       522       504       506       592         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45761 n_nop=45299 n_act=11 n_pre=3 n_req=238 n_rd=420 n_write=28 bw_util=0.01958
n_activity=2793 dram_eff=0.3208
bk0: 68a 45520i bk1: 64a 45543i bk2: 64a 45601i bk3: 64a 45593i bk4: 62a 45575i bk5: 64a 45562i bk6: 18a 45580i bk7: 16a 45626i bk8: 0a 45758i bk9: 0a 45761i bk10: 0a 45761i bk11: 0a 45761i bk12: 0a 45762i bk13: 0a 45763i bk14: 0a 45763i bk15: 0a 45765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00749547
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45761 n_nop=45315 n_act=9 n_pre=1 n_req=229 n_rd=414 n_write=22 bw_util=0.01906
n_activity=2520 dram_eff=0.346
bk0: 68a 45552i bk1: 64a 45534i bk2: 62a 45565i bk3: 62a 45524i bk4: 64a 45573i bk5: 62a 45571i bk6: 16a 45624i bk7: 16a 45630i bk8: 0a 45757i bk9: 0a 45760i bk10: 0a 45760i bk11: 0a 45761i bk12: 0a 45761i bk13: 0a 45762i bk14: 0a 45762i bk15: 0a 45762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00924368
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45761 n_nop=45313 n_act=8 n_pre=0 n_req=233 n_rd=414 n_write=26 bw_util=0.01923
n_activity=2492 dram_eff=0.3531
bk0: 64a 45598i bk1: 64a 45532i bk2: 64a 45550i bk3: 64a 45521i bk4: 62a 45556i bk5: 64a 45519i bk6: 16a 45609i bk7: 16a 45615i bk8: 0a 45757i bk9: 0a 45759i bk10: 0a 45759i bk11: 0a 45762i bk12: 0a 45762i bk13: 0a 45762i bk14: 0a 45762i bk15: 0a 45762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0125216
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45761 n_nop=45311 n_act=8 n_pre=0 n_req=235 n_rd=414 n_write=28 bw_util=0.01932
n_activity=2377 dram_eff=0.3719
bk0: 64a 45583i bk1: 64a 45540i bk2: 64a 45526i bk3: 64a 45498i bk4: 62a 45565i bk5: 64a 45451i bk6: 16a 45579i bk7: 16a 45617i bk8: 0a 45757i bk9: 0a 45757i bk10: 0a 45758i bk11: 0a 45760i bk12: 0a 45762i bk13: 0a 45763i bk14: 0a 45764i bk15: 0a 45764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0113415
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45761 n_nop=45316 n_act=8 n_pre=0 n_req=231 n_rd=412 n_write=25 bw_util=0.0191
n_activity=2489 dram_eff=0.3511
bk0: 64a 45581i bk1: 64a 45531i bk2: 64a 45562i bk3: 62a 45446i bk4: 62a 45571i bk5: 64a 45555i bk6: 16a 45614i bk7: 16a 45611i bk8: 0a 45758i bk9: 0a 45759i bk10: 0a 45759i bk11: 0a 45760i bk12: 0a 45760i bk13: 0a 45761i bk14: 0a 45763i bk15: 0a 45763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0149035
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45761 n_nop=45314 n_act=8 n_pre=0 n_req=232 n_rd=414 n_write=25 bw_util=0.01919
n_activity=2524 dram_eff=0.3479
bk0: 64a 45587i bk1: 64a 45527i bk2: 64a 45583i bk3: 64a 45557i bk4: 64a 45581i bk5: 62a 45546i bk6: 16a 45626i bk7: 16a 45611i bk8: 0a 45758i bk9: 0a 45759i bk10: 0a 45759i bk11: 0a 45760i bk12: 0a 45760i bk13: 0a 45760i bk14: 0a 45761i bk15: 0a 45762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00946221

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2544, Miss = 106, Miss_rate = 0.042, Pending_hits = 8, Reservation_fails = 215
L2_cache_bank[1]: Access = 1734, Miss = 104, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2119, Miss = 105, Miss_rate = 0.050, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 1707, Miss = 102, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2088, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1818, Miss = 104, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2122, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1755, Miss = 104, Miss_rate = 0.059, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1729, Miss = 103, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1813, Miss = 103, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 1738, Miss = 104, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 1818, Miss = 103, Miss_rate = 0.057, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 22985
L2_total_cache_misses = 1244
L2_total_cache_miss_rate = 0.0541
L2_total_cache_pending_hits = 22
L2_total_cache_reservation_fails = 215
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=52165
icnt_total_pkts_simt_to_mem=38828
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.5037
	minimum = 6
	maximum = 121
Network latency average = 16.1349
	minimum = 6
	maximum = 71
Slowest packet = 45019
Flit latency average = 18.1015
	minimum = 6
	maximum = 70
Slowest flit = 89992
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0481172
	minimum = 0 (at node 6)
	maximum = 0.195471 (at node 15)
Accepted packet rate average = 0.0481172
	minimum = 0 (at node 6)
	maximum = 0.195471 (at node 15)
Injected flit rate average = 0.0765462
	minimum = 0 (at node 6)
	maximum = 0.214541 (at node 15)
Accepted flit rate average= 0.0765462
	minimum = 0 (at node 6)
	maximum = 0.386174 (at node 15)
Injected packet length average = 1.59083
Accepted packet length average = 1.59083
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Network latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Flit latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Fragmentation average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Injected packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected packet size average = -nan (25 samples)
Accepted packet size average = -nan (25 samples)
Hops average = -nan (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 35528 (inst/sec)
gpgpu_simulation_rate = 2167 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 34673
gpu_tot_sim_insn = 568452
gpu_tot_ipc =      16.3947
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 9943
gpu_stall_icnt2sh    = 52389
gpu_total_sim_rate=35528

========= Core RFC stats =========
	Total RFC Accesses     = 131800
	Total RFC Misses       = 32595
	Total RFC Read Misses  = 18412
	Total RFC Write Misses = 14183
	Total RFC Evictions    = 49336

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 45469
	L1I_total_cache_misses = 570
	L1I_total_cache_miss_rate = 0.0125
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 213, Miss_rate = 0.740, Pending_hits = 60, Reservation_fails = 649
	L1D_cache_core[1]: Access = 401, Miss = 266, Miss_rate = 0.663, Pending_hits = 73, Reservation_fails = 739
	L1D_cache_core[2]: Access = 362, Miss = 241, Miss_rate = 0.666, Pending_hits = 73, Reservation_fails = 760
	L1D_cache_core[3]: Access = 549, Miss = 305, Miss_rate = 0.556, Pending_hits = 78, Reservation_fails = 655
	L1D_cache_core[4]: Access = 2088, Miss = 846, Miss_rate = 0.405, Pending_hits = 125, Reservation_fails = 865
	L1D_cache_core[5]: Access = 6325, Miss = 2890, Miss_rate = 0.457, Pending_hits = 439, Reservation_fails = 5733
	L1D_cache_core[6]: Access = 5766, Miss = 2494, Miss_rate = 0.433, Pending_hits = 390, Reservation_fails = 3868
	L1D_cache_core[7]: Access = 6205, Miss = 2754, Miss_rate = 0.444, Pending_hits = 413, Reservation_fails = 5298
	L1D_cache_core[8]: Access = 5324, Miss = 2309, Miss_rate = 0.434, Pending_hits = 369, Reservation_fails = 3232
	L1D_cache_core[9]: Access = 5892, Miss = 2639, Miss_rate = 0.448, Pending_hits = 426, Reservation_fails = 4684
	L1D_cache_core[10]: Access = 5516, Miss = 2420, Miss_rate = 0.439, Pending_hits = 357, Reservation_fails = 4663
	L1D_cache_core[11]: Access = 5471, Miss = 2440, Miss_rate = 0.446, Pending_hits = 381, Reservation_fails = 4375
	L1D_cache_core[12]: Access = 3859, Miss = 1797, Miss_rate = 0.466, Pending_hits = 313, Reservation_fails = 4176
	L1D_cache_core[13]: Access = 304, Miss = 226, Miss_rate = 0.743, Pending_hits = 60, Reservation_fails = 772
	L1D_cache_core[14]: Access = 304, Miss = 228, Miss_rate = 0.750, Pending_hits = 60, Reservation_fails = 623
	L1D_total_cache_accesses = 48654
	L1D_total_cache_misses = 22068
	L1D_total_cache_miss_rate = 0.4536
	L1D_total_cache_pending_hits = 3617
	L1D_total_cache_reservation_fails = 41092
	L1D_cache_data_port_util = 0.109
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21263
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 44899
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
80, 70, 70, 70, 80, 80, 70, 70, 70, 70, 70, 70, 80, 70, 70, 70, 
gpgpu_n_tot_thrd_icount = 2797312
gpgpu_n_tot_w_icount = 87416
gpgpu_n_stall_shd_mem = 66948
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7244
gpgpu_n_mem_write_global = 15690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 90282
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 3848
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 66948
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:68648	W0_Idle:71455	W0_Scoreboard:192159	W1:27930	W2:12279	W3:9295	W4:5904	W5:4374	W6:3005	W7:2373	W8:1744	W9:1774	W10:1592	W11:1348	W12:1737	W13:1260	W14:1012	W15:548	W16:294	W17:401	W18:166	W19:60	W20:40	W21:20	W22:20	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10240
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 57952 {8:7244,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 632496 {40:15627,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 408 {8:51,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 985184 {136:7244,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 125520 {8:15690,}
traffic_breakdown_memtocore[INST_ACC_R] = 6936 {136:51,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 709 
averagemflatency = 235 
max_icnt2mem_latency = 416 
max_icnt2sh_latency = 34672 
mrq_lat_table:1134 	96 	69 	54 	32 	11 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15137 	7671 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6310 	3003 	6413 	5208 	1924 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1469 	2190 	2998 	583 	4 	0 	1 	0 	10 	60 	1683 	13196 	740 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	53 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1398/6 = 233.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        32        32        32        31        32         9         8         0         0         0         0         0         0         0         0 
dram[1]:        34        32        31        31        32        31         8         8         0         0         0         0         0         0         0         0 
dram[2]:        32        32        32        32        31        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        31        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        31        31        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        31         8         8         0         0         0         0         0         0         0         0 
total reads: 1244
min_bank_accesses = 0!
chip skew: 210/206 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         8         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         8         9         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       1281      1559      1252      1299      8778      5416      9368      6791    none      none      none      none      none      none      none      none  
dram[1]:       1626      1612      1385      1308      9127      6120      7796      5832    none      none      none      none      none      none      none      none  
dram[2]:       1630      1323      1413      1315      8857      5958      7736      6285    none      none      none      none      none      none      none      none  
dram[3]:       1805      1309      1542      1047      9927      5327      7623      5493    none      none      none      none      none      none      none      none  
dram[4]:       1493      1352      1193      1366      5578      5860      6026      6560    none      none      none      none      none      none      none      none  
dram[5]:       1487      1333      1053      1251      5544      5811      7448      6096    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        451       505       459       544       502       550       463       573         0         0         0         0         0         0         0         0
dram[1]:        523       472       537       406       643       515       608       436         0         0         0         0         0         0         0         0
dram[2]:        695       437       645       430       702       583       709       482         0         0         0         0         0         0         0         0
dram[3]:        571       461       573       478       657       473       553       398         0         0         0         0         0         0         0         0
dram[4]:        472       504       454       492       459       479       430       538         0         0         0         0         0         0         0         0
dram[5]:        502       529       494       478       522       504       506       592         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45761 n_nop=45299 n_act=11 n_pre=3 n_req=238 n_rd=420 n_write=28 bw_util=0.01958
n_activity=2793 dram_eff=0.3208
bk0: 68a 45520i bk1: 64a 45543i bk2: 64a 45601i bk3: 64a 45593i bk4: 62a 45575i bk5: 64a 45562i bk6: 18a 45580i bk7: 16a 45626i bk8: 0a 45758i bk9: 0a 45761i bk10: 0a 45761i bk11: 0a 45761i bk12: 0a 45762i bk13: 0a 45763i bk14: 0a 45763i bk15: 0a 45765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00749547
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45761 n_nop=45315 n_act=9 n_pre=1 n_req=229 n_rd=414 n_write=22 bw_util=0.01906
n_activity=2520 dram_eff=0.346
bk0: 68a 45552i bk1: 64a 45534i bk2: 62a 45565i bk3: 62a 45524i bk4: 64a 45573i bk5: 62a 45571i bk6: 16a 45624i bk7: 16a 45630i bk8: 0a 45757i bk9: 0a 45760i bk10: 0a 45760i bk11: 0a 45761i bk12: 0a 45761i bk13: 0a 45762i bk14: 0a 45762i bk15: 0a 45762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00924368
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45761 n_nop=45313 n_act=8 n_pre=0 n_req=233 n_rd=414 n_write=26 bw_util=0.01923
n_activity=2492 dram_eff=0.3531
bk0: 64a 45598i bk1: 64a 45532i bk2: 64a 45550i bk3: 64a 45521i bk4: 62a 45556i bk5: 64a 45519i bk6: 16a 45609i bk7: 16a 45615i bk8: 0a 45757i bk9: 0a 45759i bk10: 0a 45759i bk11: 0a 45762i bk12: 0a 45762i bk13: 0a 45762i bk14: 0a 45762i bk15: 0a 45762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0125216
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45761 n_nop=45311 n_act=8 n_pre=0 n_req=235 n_rd=414 n_write=28 bw_util=0.01932
n_activity=2377 dram_eff=0.3719
bk0: 64a 45583i bk1: 64a 45540i bk2: 64a 45526i bk3: 64a 45498i bk4: 62a 45565i bk5: 64a 45451i bk6: 16a 45579i bk7: 16a 45617i bk8: 0a 45757i bk9: 0a 45757i bk10: 0a 45758i bk11: 0a 45760i bk12: 0a 45762i bk13: 0a 45763i bk14: 0a 45764i bk15: 0a 45764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0113415
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45761 n_nop=45316 n_act=8 n_pre=0 n_req=231 n_rd=412 n_write=25 bw_util=0.0191
n_activity=2489 dram_eff=0.3511
bk0: 64a 45581i bk1: 64a 45531i bk2: 64a 45562i bk3: 62a 45446i bk4: 62a 45571i bk5: 64a 45555i bk6: 16a 45614i bk7: 16a 45611i bk8: 0a 45758i bk9: 0a 45759i bk10: 0a 45759i bk11: 0a 45760i bk12: 0a 45760i bk13: 0a 45761i bk14: 0a 45763i bk15: 0a 45763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0149035
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45761 n_nop=45314 n_act=8 n_pre=0 n_req=232 n_rd=414 n_write=25 bw_util=0.01919
n_activity=2524 dram_eff=0.3479
bk0: 64a 45587i bk1: 64a 45527i bk2: 64a 45583i bk3: 64a 45557i bk4: 64a 45581i bk5: 62a 45546i bk6: 16a 45626i bk7: 16a 45611i bk8: 0a 45758i bk9: 0a 45759i bk10: 0a 45759i bk11: 0a 45760i bk12: 0a 45760i bk13: 0a 45760i bk14: 0a 45761i bk15: 0a 45762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00946221

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2544, Miss = 106, Miss_rate = 0.042, Pending_hits = 8, Reservation_fails = 215
L2_cache_bank[1]: Access = 1734, Miss = 104, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2119, Miss = 105, Miss_rate = 0.050, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 1707, Miss = 102, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2088, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1818, Miss = 104, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2122, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1755, Miss = 104, Miss_rate = 0.059, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1729, Miss = 103, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1813, Miss = 103, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 1738, Miss = 104, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 1818, Miss = 103, Miss_rate = 0.057, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 22985
L2_total_cache_misses = 1244
L2_total_cache_miss_rate = 0.0541
L2_total_cache_pending_hits = 22
L2_total_cache_reservation_fails = 215
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=52165
icnt_total_pkts_simt_to_mem=38828
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Network latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Flit latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Fragmentation average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Injected packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected packet size average = -nan (26 samples)
Accepted packet size average = -nan (26 samples)
Hops average = -nan (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 34673
gpu_tot_sim_insn = 568452
gpu_tot_ipc =      16.3947
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 9943
gpu_stall_icnt2sh    = 52389
gpu_total_sim_rate=35528

========= Core RFC stats =========
	Total RFC Accesses     = 131800
	Total RFC Misses       = 32595
	Total RFC Read Misses  = 18412
	Total RFC Write Misses = 14183
	Total RFC Evictions    = 49336

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 45469
	L1I_total_cache_misses = 570
	L1I_total_cache_miss_rate = 0.0125
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 213, Miss_rate = 0.740, Pending_hits = 60, Reservation_fails = 649
	L1D_cache_core[1]: Access = 401, Miss = 266, Miss_rate = 0.663, Pending_hits = 73, Reservation_fails = 739
	L1D_cache_core[2]: Access = 362, Miss = 241, Miss_rate = 0.666, Pending_hits = 73, Reservation_fails = 760
	L1D_cache_core[3]: Access = 549, Miss = 305, Miss_rate = 0.556, Pending_hits = 78, Reservation_fails = 655
	L1D_cache_core[4]: Access = 2088, Miss = 846, Miss_rate = 0.405, Pending_hits = 125, Reservation_fails = 865
	L1D_cache_core[5]: Access = 6325, Miss = 2890, Miss_rate = 0.457, Pending_hits = 439, Reservation_fails = 5733
	L1D_cache_core[6]: Access = 5766, Miss = 2494, Miss_rate = 0.433, Pending_hits = 390, Reservation_fails = 3868
	L1D_cache_core[7]: Access = 6205, Miss = 2754, Miss_rate = 0.444, Pending_hits = 413, Reservation_fails = 5298
	L1D_cache_core[8]: Access = 5324, Miss = 2309, Miss_rate = 0.434, Pending_hits = 369, Reservation_fails = 3232
	L1D_cache_core[9]: Access = 5892, Miss = 2639, Miss_rate = 0.448, Pending_hits = 426, Reservation_fails = 4684
	L1D_cache_core[10]: Access = 5516, Miss = 2420, Miss_rate = 0.439, Pending_hits = 357, Reservation_fails = 4663
	L1D_cache_core[11]: Access = 5471, Miss = 2440, Miss_rate = 0.446, Pending_hits = 381, Reservation_fails = 4375
	L1D_cache_core[12]: Access = 3859, Miss = 1797, Miss_rate = 0.466, Pending_hits = 313, Reservation_fails = 4176
	L1D_cache_core[13]: Access = 304, Miss = 226, Miss_rate = 0.743, Pending_hits = 60, Reservation_fails = 772
	L1D_cache_core[14]: Access = 304, Miss = 228, Miss_rate = 0.750, Pending_hits = 60, Reservation_fails = 623
	L1D_total_cache_accesses = 48654
	L1D_total_cache_misses = 22068
	L1D_total_cache_miss_rate = 0.4536
	L1D_total_cache_pending_hits = 3617
	L1D_total_cache_reservation_fails = 41092
	L1D_cache_data_port_util = 0.109
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21263
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 44899
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
80, 70, 70, 70, 80, 80, 70, 70, 70, 70, 70, 70, 80, 70, 70, 70, 
gpgpu_n_tot_thrd_icount = 2797312
gpgpu_n_tot_w_icount = 87416
gpgpu_n_stall_shd_mem = 66948
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7244
gpgpu_n_mem_write_global = 15690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 90282
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 3848
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 66948
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:68648	W0_Idle:71455	W0_Scoreboard:192159	W1:27930	W2:12279	W3:9295	W4:5904	W5:4374	W6:3005	W7:2373	W8:1744	W9:1774	W10:1592	W11:1348	W12:1737	W13:1260	W14:1012	W15:548	W16:294	W17:401	W18:166	W19:60	W20:40	W21:20	W22:20	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10240
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 57952 {8:7244,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 632496 {40:15627,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 408 {8:51,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 985184 {136:7244,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 125520 {8:15690,}
traffic_breakdown_memtocore[INST_ACC_R] = 6936 {136:51,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 709 
averagemflatency = 235 
max_icnt2mem_latency = 416 
max_icnt2sh_latency = 34672 
mrq_lat_table:1134 	96 	69 	54 	32 	11 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15137 	7671 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6310 	3003 	6413 	5208 	1924 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1469 	2190 	2998 	583 	4 	0 	1 	0 	10 	60 	1683 	13196 	740 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	53 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1398/6 = 233.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        32        32        32        31        32         9         8         0         0         0         0         0         0         0         0 
dram[1]:        34        32        31        31        32        31         8         8         0         0         0         0         0         0         0         0 
dram[2]:        32        32        32        32        31        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        31        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        31        31        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        31         8         8         0         0         0         0         0         0         0         0 
total reads: 1244
min_bank_accesses = 0!
chip skew: 210/206 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         8         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         8         9         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       1281      1559      1252      1299      8778      5416      9368      6791    none      none      none      none      none      none      none      none  
dram[1]:       1626      1612      1385      1308      9127      6120      7796      5832    none      none      none      none      none      none      none      none  
dram[2]:       1630      1323      1413      1315      8857      5958      7736      6285    none      none      none      none      none      none      none      none  
dram[3]:       1805      1309      1542      1047      9927      5327      7623      5493    none      none      none      none      none      none      none      none  
dram[4]:       1493      1352      1193      1366      5578      5860      6026      6560    none      none      none      none      none      none      none      none  
dram[5]:       1487      1333      1053      1251      5544      5811      7448      6096    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        451       505       459       544       502       550       463       573         0         0         0         0         0         0         0         0
dram[1]:        523       472       537       406       643       515       608       436         0         0         0         0         0         0         0         0
dram[2]:        695       437       645       430       702       583       709       482         0         0         0         0         0         0         0         0
dram[3]:        571       461       573       478       657       473       553       398         0         0         0         0         0         0         0         0
dram[4]:        472       504       454       492       459       479       430       538         0         0         0         0         0         0         0         0
dram[5]:        502       529       494       478       522       504       506       592         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45761 n_nop=45299 n_act=11 n_pre=3 n_req=238 n_rd=420 n_write=28 bw_util=0.01958
n_activity=2793 dram_eff=0.3208
bk0: 68a 45520i bk1: 64a 45543i bk2: 64a 45601i bk3: 64a 45593i bk4: 62a 45575i bk5: 64a 45562i bk6: 18a 45580i bk7: 16a 45626i bk8: 0a 45758i bk9: 0a 45761i bk10: 0a 45761i bk11: 0a 45761i bk12: 0a 45762i bk13: 0a 45763i bk14: 0a 45763i bk15: 0a 45765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00749547
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45761 n_nop=45315 n_act=9 n_pre=1 n_req=229 n_rd=414 n_write=22 bw_util=0.01906
n_activity=2520 dram_eff=0.346
bk0: 68a 45552i bk1: 64a 45534i bk2: 62a 45565i bk3: 62a 45524i bk4: 64a 45573i bk5: 62a 45571i bk6: 16a 45624i bk7: 16a 45630i bk8: 0a 45757i bk9: 0a 45760i bk10: 0a 45760i bk11: 0a 45761i bk12: 0a 45761i bk13: 0a 45762i bk14: 0a 45762i bk15: 0a 45762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00924368
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45761 n_nop=45313 n_act=8 n_pre=0 n_req=233 n_rd=414 n_write=26 bw_util=0.01923
n_activity=2492 dram_eff=0.3531
bk0: 64a 45598i bk1: 64a 45532i bk2: 64a 45550i bk3: 64a 45521i bk4: 62a 45556i bk5: 64a 45519i bk6: 16a 45609i bk7: 16a 45615i bk8: 0a 45757i bk9: 0a 45759i bk10: 0a 45759i bk11: 0a 45762i bk12: 0a 45762i bk13: 0a 45762i bk14: 0a 45762i bk15: 0a 45762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0125216
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45761 n_nop=45311 n_act=8 n_pre=0 n_req=235 n_rd=414 n_write=28 bw_util=0.01932
n_activity=2377 dram_eff=0.3719
bk0: 64a 45583i bk1: 64a 45540i bk2: 64a 45526i bk3: 64a 45498i bk4: 62a 45565i bk5: 64a 45451i bk6: 16a 45579i bk7: 16a 45617i bk8: 0a 45757i bk9: 0a 45757i bk10: 0a 45758i bk11: 0a 45760i bk12: 0a 45762i bk13: 0a 45763i bk14: 0a 45764i bk15: 0a 45764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0113415
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45761 n_nop=45316 n_act=8 n_pre=0 n_req=231 n_rd=412 n_write=25 bw_util=0.0191
n_activity=2489 dram_eff=0.3511
bk0: 64a 45581i bk1: 64a 45531i bk2: 64a 45562i bk3: 62a 45446i bk4: 62a 45571i bk5: 64a 45555i bk6: 16a 45614i bk7: 16a 45611i bk8: 0a 45758i bk9: 0a 45759i bk10: 0a 45759i bk11: 0a 45760i bk12: 0a 45760i bk13: 0a 45761i bk14: 0a 45763i bk15: 0a 45763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0149035
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45761 n_nop=45314 n_act=8 n_pre=0 n_req=232 n_rd=414 n_write=25 bw_util=0.01919
n_activity=2524 dram_eff=0.3479
bk0: 64a 45587i bk1: 64a 45527i bk2: 64a 45583i bk3: 64a 45557i bk4: 64a 45581i bk5: 62a 45546i bk6: 16a 45626i bk7: 16a 45611i bk8: 0a 45758i bk9: 0a 45759i bk10: 0a 45759i bk11: 0a 45760i bk12: 0a 45760i bk13: 0a 45760i bk14: 0a 45761i bk15: 0a 45762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00946221

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2544, Miss = 106, Miss_rate = 0.042, Pending_hits = 8, Reservation_fails = 215
L2_cache_bank[1]: Access = 1734, Miss = 104, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2119, Miss = 105, Miss_rate = 0.050, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 1707, Miss = 102, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2088, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1818, Miss = 104, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2122, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1755, Miss = 104, Miss_rate = 0.059, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1729, Miss = 103, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1813, Miss = 103, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 1738, Miss = 104, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 1818, Miss = 103, Miss_rate = 0.057, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 22985
L2_total_cache_misses = 1244
L2_total_cache_miss_rate = 0.0541
L2_total_cache_pending_hits = 22
L2_total_cache_reservation_fails = 215
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=52165
icnt_total_pkts_simt_to_mem=38828
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Network latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Flit latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Fragmentation average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Injected packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected packet size average = -nan (27 samples)
Accepted packet size average = -nan (27 samples)
Hops average = -nan (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,34673)
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,34673)
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,34673)
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,34673)
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,34673)
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,34673)
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,34673)
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,34673)
GPGPU-Sim uArch: cycles simulated: 35673  inst.: 618128 (ipc=49.7) sim_rate=36360 (inst/sec) elapsed = 0:0:00:17 / Thu Apr 12 01:20:16 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(5,0,0) tid=(204,0,0)
GPGPU-Sim uArch: cycles simulated: 37673  inst.: 674736 (ipc=35.4) sim_rate=37485 (inst/sec) elapsed = 0:0:00:18 / Thu Apr 12 01:20:17 2018
GPGPU-Sim uArch: cycles simulated: 39173  inst.: 726002 (ipc=35.0) sim_rate=38210 (inst/sec) elapsed = 0:0:00:19 / Thu Apr 12 01:20:18 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(7,0,0) tid=(238,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5653,34673), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5686,34673), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5761,34673), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5806,34673), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5857,34673), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5958,34673), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6169,34673), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6253,34673), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 7.
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 6254
gpu_sim_insn = 184711
gpu_ipc =      29.5349
gpu_tot_sim_cycle = 40927
gpu_tot_sim_insn = 753163
gpu_tot_ipc =      18.4026
gpu_tot_issued_cta = 88
max_total_param_size = 0
gpu_stall_dramfull = 11958
gpu_stall_icnt2sh    = 79205
gpu_total_sim_rate=39640

========= Core RFC stats =========
	Total RFC Accesses     = 168112
	Total RFC Misses       = 41317
	Total RFC Read Misses  = 23274
	Total RFC Write Misses = 18043
	Total RFC Evictions    = 64456

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 59004
	L1I_total_cache_misses = 598
	L1I_total_cache_miss_rate = 0.0101
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 213, Miss_rate = 0.740, Pending_hits = 60, Reservation_fails = 649
	L1D_cache_core[1]: Access = 401, Miss = 266, Miss_rate = 0.663, Pending_hits = 73, Reservation_fails = 739
	L1D_cache_core[2]: Access = 362, Miss = 241, Miss_rate = 0.666, Pending_hits = 73, Reservation_fails = 760
	L1D_cache_core[3]: Access = 549, Miss = 305, Miss_rate = 0.556, Pending_hits = 78, Reservation_fails = 655
	L1D_cache_core[4]: Access = 2088, Miss = 846, Miss_rate = 0.405, Pending_hits = 125, Reservation_fails = 865
	L1D_cache_core[5]: Access = 6325, Miss = 2890, Miss_rate = 0.457, Pending_hits = 439, Reservation_fails = 5733
	L1D_cache_core[6]: Access = 8296, Miss = 3112, Miss_rate = 0.375, Pending_hits = 588, Reservation_fails = 4712
	L1D_cache_core[7]: Access = 8735, Miss = 3397, Miss_rate = 0.389, Pending_hits = 641, Reservation_fails = 6258
	L1D_cache_core[8]: Access = 7832, Miss = 2923, Miss_rate = 0.373, Pending_hits = 593, Reservation_fails = 4270
	L1D_cache_core[9]: Access = 8403, Miss = 3262, Miss_rate = 0.388, Pending_hits = 624, Reservation_fails = 5468
	L1D_cache_core[10]: Access = 8105, Miss = 3055, Miss_rate = 0.377, Pending_hits = 606, Reservation_fails = 5803
	L1D_cache_core[11]: Access = 8100, Miss = 3054, Miss_rate = 0.377, Pending_hits = 629, Reservation_fails = 5436
	L1D_cache_core[12]: Access = 6568, Miss = 2407, Miss_rate = 0.366, Pending_hits = 536, Reservation_fails = 4953
	L1D_cache_core[13]: Access = 2936, Miss = 894, Miss_rate = 0.304, Pending_hits = 348, Reservation_fails = 1903
	L1D_cache_core[14]: Access = 304, Miss = 228, Miss_rate = 0.750, Pending_hits = 60, Reservation_fails = 623
	L1D_total_cache_accesses = 69292
	L1D_total_cache_misses = 27093
	L1D_total_cache_miss_rate = 0.3910
	L1D_total_cache_pending_hits = 5473
	L1D_total_cache_reservation_fails = 48827
	L1D_cache_data_port_util = 0.143
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35927
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10662
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 27560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 799
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21267
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 58406
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 598
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
80, 70, 70, 70, 80, 80, 70, 70, 70, 70, 70, 70, 80, 70, 70, 70, 
gpgpu_n_tot_thrd_icount = 3575648
gpgpu_n_tot_w_icount = 111739
gpgpu_n_stall_shd_mem = 89583
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10662
gpgpu_n_mem_write_global = 17384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 123247
gpgpu_n_store_insn = 34619
gpgpu_n_shmem_insn = 3848
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 89583
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:79153	W0_Idle:75263	W0_Scoreboard:247839	W1:34676	W2:15465	W3:10564	W4:6758	W5:5004	W6:3555	W7:2824	W8:2228	W9:2390	W10:2148	W11:2180	W12:2799	W13:2101	W14:2163	W15:1437	W16:1250	W17:1427	W18:730	W19:364	W20:195	W21:114	W22:103	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11264
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 85296 {8:10662,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 700256 {40:17321,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 424 {8:53,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1450032 {136:10662,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 139072 {8:17384,}
traffic_breakdown_memtocore[INST_ACC_R] = 7208 {136:53,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 709 
averagemflatency = 231 
max_icnt2mem_latency = 416 
max_icnt2sh_latency = 40926 
mrq_lat_table:1143 	96 	69 	54 	32 	11 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18933 	8967 	146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	9988 	3881 	6832 	5326 	1942 	130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1909 	3292 	4570 	884 	7 	0 	1 	0 	10 	60 	1683 	13196 	2434 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	62 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1407/6 = 234.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        32        32        32        32        32         9         8         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[2]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
total reads: 1253
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         8         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         8         9         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       1850      2248      1846      1869      9855      6367     10041      7720    none      none      none      none      none      none      none      none  
dram[1]:       2225      2262      1949      1826     10189      7107      8358      6737    none      none      none      none      none      none      none      none  
dram[2]:       2206      1919      1949      1971      9626      7030      8600      7510    none      none      none      none      none      none      none      none  
dram[3]:       2540      2047      2176      1964     10935      6405      8650      6595    none      none      none      none      none      none      none      none  
dram[4]:       2089      1925      1735      1990      6301      6997      7074      7208    none      none      none      none      none      none      none      none  
dram[5]:       2088      1874      1590      1844      6228      6657      7900      6785    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        451       505       459       544       502       550       463       573         0         0         0         0         0         0         0         0
dram[1]:        523       472       537       450       643       515       608       436         0         0         0         0         0         0         0         0
dram[2]:        695       437       645       430       702       583       709       482         0         0         0         0         0         0         0         0
dram[3]:        571       579       573       603       657       593       553       398         0         0         0         0         0         0         0         0
dram[4]:        472       504       454       499       459       513       430       538         0         0         0         0         0         0         0         0
dram[5]:        502       529       494       478       522       504       506       592         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54015 n_nop=53551 n_act=11 n_pre=3 n_req=239 n_rd=422 n_write=28 bw_util=0.01666
n_activity=2808 dram_eff=0.3205
bk0: 68a 53774i bk1: 64a 53797i bk2: 64a 53855i bk3: 64a 53847i bk4: 64a 53825i bk5: 64a 53816i bk6: 18a 53834i bk7: 16a 53880i bk8: 0a 54012i bk9: 0a 54015i bk10: 0a 54015i bk11: 0a 54015i bk12: 0a 54016i bk13: 0a 54017i bk14: 0a 54017i bk15: 0a 54019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00635009
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54015 n_nop=53563 n_act=9 n_pre=1 n_req=232 n_rd=420 n_write=22 bw_util=0.01637
n_activity=2565 dram_eff=0.3446
bk0: 68a 53806i bk1: 64a 53788i bk2: 64a 53815i bk3: 64a 53774i bk4: 64a 53827i bk5: 64a 53821i bk6: 16a 53878i bk7: 16a 53884i bk8: 0a 54011i bk9: 0a 54014i bk10: 0a 54014i bk11: 0a 54015i bk12: 0a 54015i bk13: 0a 54016i bk14: 0a 54016i bk15: 0a 54016i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00783116
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54015 n_nop=53565 n_act=8 n_pre=0 n_req=234 n_rd=416 n_write=26 bw_util=0.01637
n_activity=2507 dram_eff=0.3526
bk0: 64a 53852i bk1: 64a 53786i bk2: 64a 53804i bk3: 64a 53775i bk4: 64a 53806i bk5: 64a 53773i bk6: 16a 53863i bk7: 16a 53869i bk8: 0a 54011i bk9: 0a 54013i bk10: 0a 54013i bk11: 0a 54016i bk12: 0a 54016i bk13: 0a 54016i bk14: 0a 54016i bk15: 0a 54016i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0106082
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54015 n_nop=53563 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01644
n_activity=2392 dram_eff=0.3712
bk0: 64a 53837i bk1: 64a 53794i bk2: 64a 53780i bk3: 64a 53752i bk4: 64a 53815i bk5: 64a 53705i bk6: 16a 53833i bk7: 16a 53871i bk8: 0a 54011i bk9: 0a 54011i bk10: 0a 54012i bk11: 0a 54014i bk12: 0a 54016i bk13: 0a 54017i bk14: 0a 54018i bk15: 0a 54018i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00960844
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54015 n_nop=53566 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01633
n_activity=2519 dram_eff=0.3501
bk0: 64a 53835i bk1: 64a 53785i bk2: 64a 53816i bk3: 64a 53696i bk4: 64a 53821i bk5: 64a 53809i bk6: 16a 53868i bk7: 16a 53865i bk8: 0a 54012i bk9: 0a 54013i bk10: 0a 54013i bk11: 0a 54014i bk12: 0a 54014i bk13: 0a 54015i bk14: 0a 54017i bk15: 0a 54017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0126261
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54015 n_nop=53566 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01633
n_activity=2539 dram_eff=0.3474
bk0: 64a 53841i bk1: 64a 53781i bk2: 64a 53837i bk3: 64a 53811i bk4: 64a 53835i bk5: 64a 53796i bk6: 16a 53880i bk7: 16a 53865i bk8: 0a 54012i bk9: 0a 54013i bk10: 0a 54013i bk11: 0a 54014i bk12: 0a 54014i bk13: 0a 54014i bk14: 0a 54015i bk15: 0a 54016i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00801629

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2989, Miss = 107, Miss_rate = 0.036, Pending_hits = 8, Reservation_fails = 215
L2_cache_bank[1]: Access = 2163, Miss = 104, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2556, Miss = 106, Miss_rate = 0.041, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 2119, Miss = 104, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2513, Miss = 104, Miss_rate = 0.041, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 2263, Miss = 104, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2584, Miss = 104, Miss_rate = 0.040, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2216, Miss = 104, Miss_rate = 0.047, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 2149, Miss = 104, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 2236, Miss = 104, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2091, Miss = 104, Miss_rate = 0.050, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2220, Miss = 104, Miss_rate = 0.047, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 28099
L2_total_cache_misses = 1253
L2_total_cache_miss_rate = 0.0446
L2_total_cache_pending_hits = 22
L2_total_cache_reservation_fails = 215
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9548
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 46
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.114
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=70959
icnt_total_pkts_simt_to_mem=45636
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.4346
	minimum = 6
	maximum = 194
Network latency average = 16.8793
	minimum = 6
	maximum = 163
Slowest packet = 46064
Flit latency average = 16.5828
	minimum = 6
	maximum = 159
Slowest flit = 92947
Fragmentation average = 0.0040086
	minimum = 0
	maximum = 41
Injected packet rate average = 0.0605716
	minimum = 0 (at node 0)
	maximum = 0.10953 (at node 13)
Accepted packet rate average = 0.0605716
	minimum = 0 (at node 0)
	maximum = 0.10953 (at node 13)
Injected flit rate average = 0.151619
	minimum = 0 (at node 0)
	maximum = 0.272626 (at node 22)
Accepted flit rate average= 0.151619
	minimum = 0 (at node 0)
	maximum = 0.409498 (at node 13)
Injected packet length average = 2.50313
Accepted packet length average = 2.50313
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Network latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Flit latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Fragmentation average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Injected packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected packet size average = -nan (28 samples)
Accepted packet size average = -nan (28 samples)
Hops average = -nan (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 39640 (inst/sec)
gpgpu_simulation_rate = 2154 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,40927)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,40927)
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,40927)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,40927)
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,40927)
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,40927)
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,40927)
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,40927)
GPGPU-Sim uArch: cycles simulated: 41427  inst.: 783909 (ipc=61.5) sim_rate=39195 (inst/sec) elapsed = 0:0:00:20 / Thu Apr 12 01:20:19 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (652,40927), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (682,40927), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (691,40927), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (712,40927), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (751,40927), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (757,40927), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (763,40927), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (793,40927), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 12 '_Z7Kernel2PbS_S_S_i' finished on shader 6.
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 794
gpu_sim_insn = 30877
gpu_ipc =      38.8879
gpu_tot_sim_cycle = 41721
gpu_tot_sim_insn = 784040
gpu_tot_ipc =      18.7925
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 11958
gpu_stall_icnt2sh    = 79205
gpu_total_sim_rate=39202

========= Core RFC stats =========
	Total RFC Accesses     = 171039
	Total RFC Misses       = 41790
	Total RFC Read Misses  = 23397
	Total RFC Write Misses = 18393
	Total RFC Evictions    = 65515

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 60066
	L1I_total_cache_misses = 614
	L1I_total_cache_miss_rate = 0.0102
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 356, Miss = 265, Miss_rate = 0.744, Pending_hits = 72, Reservation_fails = 782
	L1D_cache_core[1]: Access = 469, Miss = 316, Miss_rate = 0.674, Pending_hits = 85, Reservation_fails = 940
	L1D_cache_core[2]: Access = 438, Miss = 301, Miss_rate = 0.687, Pending_hits = 85, Reservation_fails = 930
	L1D_cache_core[3]: Access = 621, Miss = 357, Miss_rate = 0.575, Pending_hits = 90, Reservation_fails = 899
	L1D_cache_core[4]: Access = 2160, Miss = 898, Miss_rate = 0.416, Pending_hits = 137, Reservation_fails = 973
	L1D_cache_core[5]: Access = 6393, Miss = 2938, Miss_rate = 0.460, Pending_hits = 451, Reservation_fails = 5957
	L1D_cache_core[6]: Access = 8372, Miss = 3168, Miss_rate = 0.378, Pending_hits = 600, Reservation_fails = 4876
	L1D_cache_core[7]: Access = 8735, Miss = 3397, Miss_rate = 0.389, Pending_hits = 641, Reservation_fails = 6258
	L1D_cache_core[8]: Access = 7832, Miss = 2923, Miss_rate = 0.373, Pending_hits = 593, Reservation_fails = 4270
	L1D_cache_core[9]: Access = 8403, Miss = 3262, Miss_rate = 0.388, Pending_hits = 624, Reservation_fails = 5468
	L1D_cache_core[10]: Access = 8105, Miss = 3055, Miss_rate = 0.377, Pending_hits = 606, Reservation_fails = 5803
	L1D_cache_core[11]: Access = 8100, Miss = 3054, Miss_rate = 0.377, Pending_hits = 629, Reservation_fails = 5436
	L1D_cache_core[12]: Access = 6568, Miss = 2407, Miss_rate = 0.366, Pending_hits = 536, Reservation_fails = 4953
	L1D_cache_core[13]: Access = 2936, Miss = 894, Miss_rate = 0.304, Pending_hits = 348, Reservation_fails = 1903
	L1D_cache_core[14]: Access = 372, Miss = 280, Miss_rate = 0.753, Pending_hits = 72, Reservation_fails = 871
	L1D_total_cache_accesses = 69860
	L1D_total_cache_misses = 27515
	L1D_total_cache_miss_rate = 0.3939
	L1D_total_cache_pending_hits = 5569
	L1D_total_cache_reservation_fails = 50319
	L1D_cache_data_port_util = 0.140
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35927
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5415
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 27560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 849
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16821
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22759
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 59452
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 614
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
88, 88, 88, 88, 98, 98, 88, 78, 88, 88, 88, 88, 98, 88, 88, 78, 
gpgpu_n_tot_thrd_icount = 3643616
gpgpu_n_tot_w_icount = 113863
gpgpu_n_stall_shd_mem = 91075
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10694
gpgpu_n_mem_write_global = 17824
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 127343
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 4093
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 91075
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:81132	W0_Idle:80164	W0_Scoreboard:250467	W1:35026	W2:15825	W3:10774	W4:6908	W5:5034	W6:3555	W7:2824	W8:2228	W9:2390	W10:2148	W11:2180	W12:2799	W13:2101	W14:2163	W15:1437	W16:1250	W17:1427	W18:730	W19:364	W20:195	W21:114	W22:103	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12288
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 85552 {8:10694,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 717856 {40:17761,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 432 {8:54,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1454384 {136:10694,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 142592 {8:17824,}
traffic_breakdown_memtocore[INST_ACC_R] = 7344 {136:54,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 709 
averagemflatency = 231 
max_icnt2mem_latency = 416 
max_icnt2sh_latency = 41720 
mrq_lat_table:1143 	96 	69 	54 	32 	11 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19311 	9061 	146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	10063 	3922 	6881 	5546 	2030 	130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1930 	3303 	4570 	884 	7 	0 	1 	0 	10 	60 	1683 	13196 	2874 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	64 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1407/6 = 234.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        32        32        32        32        32         9         8         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[2]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
total reads: 1253
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         8         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         8         9         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       1850      2248      1846      1869     10052      6520     11198      7720    none      none      none      none      none      none      none      none  
dram[1]:       2225      2262      1949      1826     10390      7299      8358      6737    none      none      none      none      none      none      none      none  
dram[2]:       2206      1919      1949      1971      9798      7188      8600      7510    none      none      none      none      none      none      none      none  
dram[3]:       2540      2047      2176      1964     11127      6575      8650      6595    none      none      none      none      none      none      none      none  
dram[4]:       2089      1925      1735      1990      6473      7139      7074      7208    none      none      none      none      none      none      none      none  
dram[5]:       2088      1874      1590      1844      6422      6829      7900      6785    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        451       505       459       544       502       550       463       573         0         0         0         0         0         0         0         0
dram[1]:        523       472       537       450       643       515       608       436         0         0         0         0         0         0         0         0
dram[2]:        695       437       645       430       702       583       709       482         0         0         0         0         0         0         0         0
dram[3]:        571       579       573       603       657       593       553       398         0         0         0         0         0         0         0         0
dram[4]:        472       504       454       499       459       513       430       538         0         0         0         0         0         0         0         0
dram[5]:        502       529       494       478       522       504       506       592         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55062 n_nop=54598 n_act=11 n_pre=3 n_req=239 n_rd=422 n_write=28 bw_util=0.01635
n_activity=2808 dram_eff=0.3205
bk0: 68a 54821i bk1: 64a 54844i bk2: 64a 54902i bk3: 64a 54894i bk4: 64a 54872i bk5: 64a 54863i bk6: 18a 54881i bk7: 16a 54927i bk8: 0a 55059i bk9: 0a 55062i bk10: 0a 55062i bk11: 0a 55062i bk12: 0a 55063i bk13: 0a 55064i bk14: 0a 55064i bk15: 0a 55066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00622934
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55062 n_nop=54610 n_act=9 n_pre=1 n_req=232 n_rd=420 n_write=22 bw_util=0.01605
n_activity=2565 dram_eff=0.3446
bk0: 68a 54853i bk1: 64a 54835i bk2: 64a 54862i bk3: 64a 54821i bk4: 64a 54874i bk5: 64a 54868i bk6: 16a 54925i bk7: 16a 54931i bk8: 0a 55058i bk9: 0a 55061i bk10: 0a 55061i bk11: 0a 55062i bk12: 0a 55062i bk13: 0a 55063i bk14: 0a 55063i bk15: 0a 55063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00768225
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55062 n_nop=54612 n_act=8 n_pre=0 n_req=234 n_rd=416 n_write=26 bw_util=0.01605
n_activity=2507 dram_eff=0.3526
bk0: 64a 54899i bk1: 64a 54833i bk2: 64a 54851i bk3: 64a 54822i bk4: 64a 54853i bk5: 64a 54820i bk6: 16a 54910i bk7: 16a 54916i bk8: 0a 55058i bk9: 0a 55060i bk10: 0a 55060i bk11: 0a 55063i bk12: 0a 55063i bk13: 0a 55063i bk14: 0a 55063i bk15: 0a 55063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0104065
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55062 n_nop=54610 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01613
n_activity=2392 dram_eff=0.3712
bk0: 64a 54884i bk1: 64a 54841i bk2: 64a 54827i bk3: 64a 54799i bk4: 64a 54862i bk5: 64a 54752i bk6: 16a 54880i bk7: 16a 54918i bk8: 0a 55058i bk9: 0a 55058i bk10: 0a 55059i bk11: 0a 55061i bk12: 0a 55063i bk13: 0a 55064i bk14: 0a 55065i bk15: 0a 55065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00942574
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55062 n_nop=54613 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01602
n_activity=2519 dram_eff=0.3501
bk0: 64a 54882i bk1: 64a 54832i bk2: 64a 54863i bk3: 64a 54743i bk4: 64a 54868i bk5: 64a 54856i bk6: 16a 54915i bk7: 16a 54912i bk8: 0a 55059i bk9: 0a 55060i bk10: 0a 55060i bk11: 0a 55061i bk12: 0a 55061i bk13: 0a 55062i bk14: 0a 55064i bk15: 0a 55064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.012386
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55062 n_nop=54613 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01602
n_activity=2539 dram_eff=0.3474
bk0: 64a 54888i bk1: 64a 54828i bk2: 64a 54884i bk3: 64a 54858i bk4: 64a 54882i bk5: 64a 54843i bk6: 16a 54927i bk7: 16a 54912i bk8: 0a 55059i bk9: 0a 55060i bk10: 0a 55060i bk11: 0a 55061i bk12: 0a 55061i bk13: 0a 55061i bk14: 0a 55062i bk15: 0a 55063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00786386

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3131, Miss = 107, Miss_rate = 0.034, Pending_hits = 8, Reservation_fails = 215
L2_cache_bank[1]: Access = 2194, Miss = 104, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2586, Miss = 106, Miss_rate = 0.041, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 2149, Miss = 104, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2546, Miss = 104, Miss_rate = 0.041, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 2293, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2616, Miss = 104, Miss_rate = 0.040, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2243, Miss = 104, Miss_rate = 0.046, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 2179, Miss = 104, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 2267, Miss = 104, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2118, Miss = 104, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2250, Miss = 104, Miss_rate = 0.046, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 28572
L2_total_cache_misses = 1253
L2_total_cache_miss_rate = 0.0439
L2_total_cache_pending_hits = 22
L2_total_cache_reservation_fails = 215
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9580
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17670
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.113
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=71564
icnt_total_pkts_simt_to_mem=46549
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.0497
	minimum = 6
	maximum = 133
Network latency average = 16.0137
	minimum = 6
	maximum = 74
Slowest packet = 56317
Flit latency average = 17.8373
	minimum = 6
	maximum = 73
Slowest flit = 117167
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0441273
	minimum = 0 (at node 7)
	maximum = 0.178841 (at node 15)
Accepted packet rate average = 0.0441273
	minimum = 0 (at node 7)
	maximum = 0.178841 (at node 15)
Injected flit rate average = 0.0708088
	minimum = 0 (at node 7)
	maximum = 0.198992 (at node 15)
Accepted flit rate average= 0.0708088
	minimum = 0 (at node 7)
	maximum = 0.352645 (at node 15)
Injected packet length average = 1.60465
Accepted packet length average = 1.60465
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Network latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Flit latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Fragmentation average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Injected packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected packet size average = -nan (29 samples)
Accepted packet size average = -nan (29 samples)
Hops average = -nan (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 39202 (inst/sec)
gpgpu_simulation_rate = 2086 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 41721
gpu_tot_sim_insn = 784040
gpu_tot_ipc =      18.7925
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 11958
gpu_stall_icnt2sh    = 79205
gpu_total_sim_rate=39202

========= Core RFC stats =========
	Total RFC Accesses     = 171039
	Total RFC Misses       = 41790
	Total RFC Read Misses  = 23397
	Total RFC Write Misses = 18393
	Total RFC Evictions    = 65515

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 60066
	L1I_total_cache_misses = 614
	L1I_total_cache_miss_rate = 0.0102
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 356, Miss = 265, Miss_rate = 0.744, Pending_hits = 72, Reservation_fails = 782
	L1D_cache_core[1]: Access = 469, Miss = 316, Miss_rate = 0.674, Pending_hits = 85, Reservation_fails = 940
	L1D_cache_core[2]: Access = 438, Miss = 301, Miss_rate = 0.687, Pending_hits = 85, Reservation_fails = 930
	L1D_cache_core[3]: Access = 621, Miss = 357, Miss_rate = 0.575, Pending_hits = 90, Reservation_fails = 899
	L1D_cache_core[4]: Access = 2160, Miss = 898, Miss_rate = 0.416, Pending_hits = 137, Reservation_fails = 973
	L1D_cache_core[5]: Access = 6393, Miss = 2938, Miss_rate = 0.460, Pending_hits = 451, Reservation_fails = 5957
	L1D_cache_core[6]: Access = 8372, Miss = 3168, Miss_rate = 0.378, Pending_hits = 600, Reservation_fails = 4876
	L1D_cache_core[7]: Access = 8735, Miss = 3397, Miss_rate = 0.389, Pending_hits = 641, Reservation_fails = 6258
	L1D_cache_core[8]: Access = 7832, Miss = 2923, Miss_rate = 0.373, Pending_hits = 593, Reservation_fails = 4270
	L1D_cache_core[9]: Access = 8403, Miss = 3262, Miss_rate = 0.388, Pending_hits = 624, Reservation_fails = 5468
	L1D_cache_core[10]: Access = 8105, Miss = 3055, Miss_rate = 0.377, Pending_hits = 606, Reservation_fails = 5803
	L1D_cache_core[11]: Access = 8100, Miss = 3054, Miss_rate = 0.377, Pending_hits = 629, Reservation_fails = 5436
	L1D_cache_core[12]: Access = 6568, Miss = 2407, Miss_rate = 0.366, Pending_hits = 536, Reservation_fails = 4953
	L1D_cache_core[13]: Access = 2936, Miss = 894, Miss_rate = 0.304, Pending_hits = 348, Reservation_fails = 1903
	L1D_cache_core[14]: Access = 372, Miss = 280, Miss_rate = 0.753, Pending_hits = 72, Reservation_fails = 871
	L1D_total_cache_accesses = 69860
	L1D_total_cache_misses = 27515
	L1D_total_cache_miss_rate = 0.3939
	L1D_total_cache_pending_hits = 5569
	L1D_total_cache_reservation_fails = 50319
	L1D_cache_data_port_util = 0.140
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35927
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5415
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 27560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 849
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16821
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22759
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 59452
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 614
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
88, 88, 88, 88, 98, 98, 88, 78, 88, 88, 88, 88, 98, 88, 88, 78, 
gpgpu_n_tot_thrd_icount = 3643616
gpgpu_n_tot_w_icount = 113863
gpgpu_n_stall_shd_mem = 91075
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10694
gpgpu_n_mem_write_global = 17824
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 127343
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 4093
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 91075
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:81132	W0_Idle:80164	W0_Scoreboard:250467	W1:35026	W2:15825	W3:10774	W4:6908	W5:5034	W6:3555	W7:2824	W8:2228	W9:2390	W10:2148	W11:2180	W12:2799	W13:2101	W14:2163	W15:1437	W16:1250	W17:1427	W18:730	W19:364	W20:195	W21:114	W22:103	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12288
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 85552 {8:10694,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 717856 {40:17761,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 432 {8:54,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1454384 {136:10694,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 142592 {8:17824,}
traffic_breakdown_memtocore[INST_ACC_R] = 7344 {136:54,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 709 
averagemflatency = 231 
max_icnt2mem_latency = 416 
max_icnt2sh_latency = 41720 
mrq_lat_table:1143 	96 	69 	54 	32 	11 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19311 	9061 	146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	10063 	3922 	6881 	5546 	2030 	130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1930 	3303 	4570 	884 	7 	0 	1 	0 	10 	60 	1683 	13196 	2874 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	65 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1407/6 = 234.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        32        32        32        32        32         9         8         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[2]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
total reads: 1253
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         8         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         8         9         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       1850      2248      1846      1869     10052      6520     11198      7720    none      none      none      none      none      none      none      none  
dram[1]:       2225      2262      1949      1826     10390      7299      8358      6737    none      none      none      none      none      none      none      none  
dram[2]:       2206      1919      1949      1971      9798      7188      8600      7510    none      none      none      none      none      none      none      none  
dram[3]:       2540      2047      2176      1964     11127      6575      8650      6595    none      none      none      none      none      none      none      none  
dram[4]:       2089      1925      1735      1990      6473      7139      7074      7208    none      none      none      none      none      none      none      none  
dram[5]:       2088      1874      1590      1844      6422      6829      7900      6785    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        451       505       459       544       502       550       463       573         0         0         0         0         0         0         0         0
dram[1]:        523       472       537       450       643       515       608       436         0         0         0         0         0         0         0         0
dram[2]:        695       437       645       430       702       583       709       482         0         0         0         0         0         0         0         0
dram[3]:        571       579       573       603       657       593       553       398         0         0         0         0         0         0         0         0
dram[4]:        472       504       454       499       459       513       430       538         0         0         0         0         0         0         0         0
dram[5]:        502       529       494       478       522       504       506       592         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55062 n_nop=54598 n_act=11 n_pre=3 n_req=239 n_rd=422 n_write=28 bw_util=0.01635
n_activity=2808 dram_eff=0.3205
bk0: 68a 54821i bk1: 64a 54844i bk2: 64a 54902i bk3: 64a 54894i bk4: 64a 54872i bk5: 64a 54863i bk6: 18a 54881i bk7: 16a 54927i bk8: 0a 55059i bk9: 0a 55062i bk10: 0a 55062i bk11: 0a 55062i bk12: 0a 55063i bk13: 0a 55064i bk14: 0a 55064i bk15: 0a 55066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00622934
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55062 n_nop=54610 n_act=9 n_pre=1 n_req=232 n_rd=420 n_write=22 bw_util=0.01605
n_activity=2565 dram_eff=0.3446
bk0: 68a 54853i bk1: 64a 54835i bk2: 64a 54862i bk3: 64a 54821i bk4: 64a 54874i bk5: 64a 54868i bk6: 16a 54925i bk7: 16a 54931i bk8: 0a 55058i bk9: 0a 55061i bk10: 0a 55061i bk11: 0a 55062i bk12: 0a 55062i bk13: 0a 55063i bk14: 0a 55063i bk15: 0a 55063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00768225
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55062 n_nop=54612 n_act=8 n_pre=0 n_req=234 n_rd=416 n_write=26 bw_util=0.01605
n_activity=2507 dram_eff=0.3526
bk0: 64a 54899i bk1: 64a 54833i bk2: 64a 54851i bk3: 64a 54822i bk4: 64a 54853i bk5: 64a 54820i bk6: 16a 54910i bk7: 16a 54916i bk8: 0a 55058i bk9: 0a 55060i bk10: 0a 55060i bk11: 0a 55063i bk12: 0a 55063i bk13: 0a 55063i bk14: 0a 55063i bk15: 0a 55063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0104065
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55062 n_nop=54610 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01613
n_activity=2392 dram_eff=0.3712
bk0: 64a 54884i bk1: 64a 54841i bk2: 64a 54827i bk3: 64a 54799i bk4: 64a 54862i bk5: 64a 54752i bk6: 16a 54880i bk7: 16a 54918i bk8: 0a 55058i bk9: 0a 55058i bk10: 0a 55059i bk11: 0a 55061i bk12: 0a 55063i bk13: 0a 55064i bk14: 0a 55065i bk15: 0a 55065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00942574
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55062 n_nop=54613 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01602
n_activity=2519 dram_eff=0.3501
bk0: 64a 54882i bk1: 64a 54832i bk2: 64a 54863i bk3: 64a 54743i bk4: 64a 54868i bk5: 64a 54856i bk6: 16a 54915i bk7: 16a 54912i bk8: 0a 55059i bk9: 0a 55060i bk10: 0a 55060i bk11: 0a 55061i bk12: 0a 55061i bk13: 0a 55062i bk14: 0a 55064i bk15: 0a 55064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.012386
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55062 n_nop=54613 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01602
n_activity=2539 dram_eff=0.3474
bk0: 64a 54888i bk1: 64a 54828i bk2: 64a 54884i bk3: 64a 54858i bk4: 64a 54882i bk5: 64a 54843i bk6: 16a 54927i bk7: 16a 54912i bk8: 0a 55059i bk9: 0a 55060i bk10: 0a 55060i bk11: 0a 55061i bk12: 0a 55061i bk13: 0a 55061i bk14: 0a 55062i bk15: 0a 55063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00786386

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3131, Miss = 107, Miss_rate = 0.034, Pending_hits = 8, Reservation_fails = 215
L2_cache_bank[1]: Access = 2194, Miss = 104, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2586, Miss = 106, Miss_rate = 0.041, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 2149, Miss = 104, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2546, Miss = 104, Miss_rate = 0.041, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 2293, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2616, Miss = 104, Miss_rate = 0.040, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2243, Miss = 104, Miss_rate = 0.046, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 2179, Miss = 104, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 2267, Miss = 104, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2118, Miss = 104, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2250, Miss = 104, Miss_rate = 0.046, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 28572
L2_total_cache_misses = 1253
L2_total_cache_miss_rate = 0.0439
L2_total_cache_pending_hits = 22
L2_total_cache_reservation_fails = 215
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9580
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17670
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.113
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=71564
icnt_total_pkts_simt_to_mem=46549
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Network latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Flit latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Fragmentation average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Injected packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected packet size average = -nan (30 samples)
Accepted packet size average = -nan (30 samples)
Hops average = -nan (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 41721
gpu_tot_sim_insn = 784040
gpu_tot_ipc =      18.7925
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 11958
gpu_stall_icnt2sh    = 79205
gpu_total_sim_rate=39202

========= Core RFC stats =========
	Total RFC Accesses     = 171039
	Total RFC Misses       = 41790
	Total RFC Read Misses  = 23397
	Total RFC Write Misses = 18393
	Total RFC Evictions    = 65515

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 60066
	L1I_total_cache_misses = 614
	L1I_total_cache_miss_rate = 0.0102
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 356, Miss = 265, Miss_rate = 0.744, Pending_hits = 72, Reservation_fails = 782
	L1D_cache_core[1]: Access = 469, Miss = 316, Miss_rate = 0.674, Pending_hits = 85, Reservation_fails = 940
	L1D_cache_core[2]: Access = 438, Miss = 301, Miss_rate = 0.687, Pending_hits = 85, Reservation_fails = 930
	L1D_cache_core[3]: Access = 621, Miss = 357, Miss_rate = 0.575, Pending_hits = 90, Reservation_fails = 899
	L1D_cache_core[4]: Access = 2160, Miss = 898, Miss_rate = 0.416, Pending_hits = 137, Reservation_fails = 973
	L1D_cache_core[5]: Access = 6393, Miss = 2938, Miss_rate = 0.460, Pending_hits = 451, Reservation_fails = 5957
	L1D_cache_core[6]: Access = 8372, Miss = 3168, Miss_rate = 0.378, Pending_hits = 600, Reservation_fails = 4876
	L1D_cache_core[7]: Access = 8735, Miss = 3397, Miss_rate = 0.389, Pending_hits = 641, Reservation_fails = 6258
	L1D_cache_core[8]: Access = 7832, Miss = 2923, Miss_rate = 0.373, Pending_hits = 593, Reservation_fails = 4270
	L1D_cache_core[9]: Access = 8403, Miss = 3262, Miss_rate = 0.388, Pending_hits = 624, Reservation_fails = 5468
	L1D_cache_core[10]: Access = 8105, Miss = 3055, Miss_rate = 0.377, Pending_hits = 606, Reservation_fails = 5803
	L1D_cache_core[11]: Access = 8100, Miss = 3054, Miss_rate = 0.377, Pending_hits = 629, Reservation_fails = 5436
	L1D_cache_core[12]: Access = 6568, Miss = 2407, Miss_rate = 0.366, Pending_hits = 536, Reservation_fails = 4953
	L1D_cache_core[13]: Access = 2936, Miss = 894, Miss_rate = 0.304, Pending_hits = 348, Reservation_fails = 1903
	L1D_cache_core[14]: Access = 372, Miss = 280, Miss_rate = 0.753, Pending_hits = 72, Reservation_fails = 871
	L1D_total_cache_accesses = 69860
	L1D_total_cache_misses = 27515
	L1D_total_cache_miss_rate = 0.3939
	L1D_total_cache_pending_hits = 5569
	L1D_total_cache_reservation_fails = 50319
	L1D_cache_data_port_util = 0.140
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35927
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5415
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 27560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 849
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16821
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22759
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 59452
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 614
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
88, 88, 88, 88, 98, 98, 88, 78, 88, 88, 88, 88, 98, 88, 88, 78, 
gpgpu_n_tot_thrd_icount = 3643616
gpgpu_n_tot_w_icount = 113863
gpgpu_n_stall_shd_mem = 91075
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10694
gpgpu_n_mem_write_global = 17824
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 127343
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 4093
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 91075
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:81132	W0_Idle:80164	W0_Scoreboard:250467	W1:35026	W2:15825	W3:10774	W4:6908	W5:5034	W6:3555	W7:2824	W8:2228	W9:2390	W10:2148	W11:2180	W12:2799	W13:2101	W14:2163	W15:1437	W16:1250	W17:1427	W18:730	W19:364	W20:195	W21:114	W22:103	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12288
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 85552 {8:10694,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 717856 {40:17761,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 432 {8:54,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1454384 {136:10694,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 142592 {8:17824,}
traffic_breakdown_memtocore[INST_ACC_R] = 7344 {136:54,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 709 
averagemflatency = 231 
max_icnt2mem_latency = 416 
max_icnt2sh_latency = 41720 
mrq_lat_table:1143 	96 	69 	54 	32 	11 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19311 	9061 	146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	10063 	3922 	6881 	5546 	2030 	130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1930 	3303 	4570 	884 	7 	0 	1 	0 	10 	60 	1683 	13196 	2874 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	65 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1407/6 = 234.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        32        32        32        32        32         9         8         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[2]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
total reads: 1253
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         8         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         8         9         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       1850      2248      1846      1869     10052      6520     11198      7720    none      none      none      none      none      none      none      none  
dram[1]:       2225      2262      1949      1826     10390      7299      8358      6737    none      none      none      none      none      none      none      none  
dram[2]:       2206      1919      1949      1971      9798      7188      8600      7510    none      none      none      none      none      none      none      none  
dram[3]:       2540      2047      2176      1964     11127      6575      8650      6595    none      none      none      none      none      none      none      none  
dram[4]:       2089      1925      1735      1990      6473      7139      7074      7208    none      none      none      none      none      none      none      none  
dram[5]:       2088      1874      1590      1844      6422      6829      7900      6785    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        451       505       459       544       502       550       463       573         0         0         0         0         0         0         0         0
dram[1]:        523       472       537       450       643       515       608       436         0         0         0         0         0         0         0         0
dram[2]:        695       437       645       430       702       583       709       482         0         0         0         0         0         0         0         0
dram[3]:        571       579       573       603       657       593       553       398         0         0         0         0         0         0         0         0
dram[4]:        472       504       454       499       459       513       430       538         0         0         0         0         0         0         0         0
dram[5]:        502       529       494       478       522       504       506       592         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55062 n_nop=54598 n_act=11 n_pre=3 n_req=239 n_rd=422 n_write=28 bw_util=0.01635
n_activity=2808 dram_eff=0.3205
bk0: 68a 54821i bk1: 64a 54844i bk2: 64a 54902i bk3: 64a 54894i bk4: 64a 54872i bk5: 64a 54863i bk6: 18a 54881i bk7: 16a 54927i bk8: 0a 55059i bk9: 0a 55062i bk10: 0a 55062i bk11: 0a 55062i bk12: 0a 55063i bk13: 0a 55064i bk14: 0a 55064i bk15: 0a 55066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00622934
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55062 n_nop=54610 n_act=9 n_pre=1 n_req=232 n_rd=420 n_write=22 bw_util=0.01605
n_activity=2565 dram_eff=0.3446
bk0: 68a 54853i bk1: 64a 54835i bk2: 64a 54862i bk3: 64a 54821i bk4: 64a 54874i bk5: 64a 54868i bk6: 16a 54925i bk7: 16a 54931i bk8: 0a 55058i bk9: 0a 55061i bk10: 0a 55061i bk11: 0a 55062i bk12: 0a 55062i bk13: 0a 55063i bk14: 0a 55063i bk15: 0a 55063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00768225
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55062 n_nop=54612 n_act=8 n_pre=0 n_req=234 n_rd=416 n_write=26 bw_util=0.01605
n_activity=2507 dram_eff=0.3526
bk0: 64a 54899i bk1: 64a 54833i bk2: 64a 54851i bk3: 64a 54822i bk4: 64a 54853i bk5: 64a 54820i bk6: 16a 54910i bk7: 16a 54916i bk8: 0a 55058i bk9: 0a 55060i bk10: 0a 55060i bk11: 0a 55063i bk12: 0a 55063i bk13: 0a 55063i bk14: 0a 55063i bk15: 0a 55063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0104065
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55062 n_nop=54610 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01613
n_activity=2392 dram_eff=0.3712
bk0: 64a 54884i bk1: 64a 54841i bk2: 64a 54827i bk3: 64a 54799i bk4: 64a 54862i bk5: 64a 54752i bk6: 16a 54880i bk7: 16a 54918i bk8: 0a 55058i bk9: 0a 55058i bk10: 0a 55059i bk11: 0a 55061i bk12: 0a 55063i bk13: 0a 55064i bk14: 0a 55065i bk15: 0a 55065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00942574
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55062 n_nop=54613 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01602
n_activity=2519 dram_eff=0.3501
bk0: 64a 54882i bk1: 64a 54832i bk2: 64a 54863i bk3: 64a 54743i bk4: 64a 54868i bk5: 64a 54856i bk6: 16a 54915i bk7: 16a 54912i bk8: 0a 55059i bk9: 0a 55060i bk10: 0a 55060i bk11: 0a 55061i bk12: 0a 55061i bk13: 0a 55062i bk14: 0a 55064i bk15: 0a 55064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.012386
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55062 n_nop=54613 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01602
n_activity=2539 dram_eff=0.3474
bk0: 64a 54888i bk1: 64a 54828i bk2: 64a 54884i bk3: 64a 54858i bk4: 64a 54882i bk5: 64a 54843i bk6: 16a 54927i bk7: 16a 54912i bk8: 0a 55059i bk9: 0a 55060i bk10: 0a 55060i bk11: 0a 55061i bk12: 0a 55061i bk13: 0a 55061i bk14: 0a 55062i bk15: 0a 55063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00786386

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3131, Miss = 107, Miss_rate = 0.034, Pending_hits = 8, Reservation_fails = 215
L2_cache_bank[1]: Access = 2194, Miss = 104, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2586, Miss = 106, Miss_rate = 0.041, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 2149, Miss = 104, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2546, Miss = 104, Miss_rate = 0.041, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 2293, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2616, Miss = 104, Miss_rate = 0.040, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2243, Miss = 104, Miss_rate = 0.046, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 2179, Miss = 104, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 2267, Miss = 104, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2118, Miss = 104, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2250, Miss = 104, Miss_rate = 0.046, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 28572
L2_total_cache_misses = 1253
L2_total_cache_miss_rate = 0.0439
L2_total_cache_pending_hits = 22
L2_total_cache_reservation_fails = 215
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9580
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17670
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.113
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=71564
icnt_total_pkts_simt_to_mem=46549
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Network latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Flit latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Fragmentation average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Injected packet rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Accepted packet rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Injected flit rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Accepted flit rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Injected packet size average = -nan (31 samples)
Accepted packet size average = -nan (31 samples)
Hops average = -nan (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,41721)
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,41721)
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,41721)
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,41721)
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,41721)
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,41721)
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,41721)
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,41721)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1131,41721), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(1,0,0) tid=(414,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1212,41721), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1266,41721), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1292,41721), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1296,41721), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 43221  inst.: 824535 (ipc=27.0) sim_rate=39263 (inst/sec) elapsed = 0:0:00:21 / Thu Apr 12 01:20:20 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1503,41721), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1526,41721), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1805,41721), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 14.
Destroy streams for kernel 13: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 1806
gpu_sim_insn = 40866
gpu_ipc =      22.6279
gpu_tot_sim_cycle = 43527
gpu_tot_sim_insn = 824906
gpu_tot_ipc =      18.9516
gpu_tot_issued_cta = 104
max_total_param_size = 0
gpu_stall_dramfull = 11958
gpu_stall_icnt2sh    = 81910
gpu_total_sim_rate=39281

========= Core RFC stats =========
	Total RFC Accesses     = 180546
	Total RFC Misses       = 43497
	Total RFC Read Misses  = 24360
	Total RFC Write Misses = 19137
	Total RFC Evictions    = 68904

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 64754
	L1I_total_cache_misses = 645
	L1I_total_cache_miss_rate = 0.0100
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 356, Miss = 265, Miss_rate = 0.744, Pending_hits = 72, Reservation_fails = 782
	L1D_cache_core[1]: Access = 469, Miss = 316, Miss_rate = 0.674, Pending_hits = 85, Reservation_fails = 940
	L1D_cache_core[2]: Access = 438, Miss = 301, Miss_rate = 0.687, Pending_hits = 85, Reservation_fails = 930
	L1D_cache_core[3]: Access = 621, Miss = 357, Miss_rate = 0.575, Pending_hits = 90, Reservation_fails = 899
	L1D_cache_core[4]: Access = 2160, Miss = 898, Miss_rate = 0.416, Pending_hits = 137, Reservation_fails = 973
	L1D_cache_core[5]: Access = 6393, Miss = 2938, Miss_rate = 0.460, Pending_hits = 451, Reservation_fails = 5957
	L1D_cache_core[6]: Access = 8372, Miss = 3168, Miss_rate = 0.378, Pending_hits = 600, Reservation_fails = 4876
	L1D_cache_core[7]: Access = 8981, Miss = 3453, Miss_rate = 0.384, Pending_hits = 673, Reservation_fails = 6258
	L1D_cache_core[8]: Access = 8105, Miss = 2989, Miss_rate = 0.369, Pending_hits = 630, Reservation_fails = 4270
	L1D_cache_core[9]: Access = 8571, Miss = 3311, Miss_rate = 0.386, Pending_hits = 651, Reservation_fails = 5468
	L1D_cache_core[10]: Access = 8423, Miss = 3132, Miss_rate = 0.372, Pending_hits = 644, Reservation_fails = 5806
	L1D_cache_core[11]: Access = 8389, Miss = 3122, Miss_rate = 0.372, Pending_hits = 671, Reservation_fails = 5436
	L1D_cache_core[12]: Access = 6857, Miss = 2472, Miss_rate = 0.361, Pending_hits = 572, Reservation_fails = 4955
	L1D_cache_core[13]: Access = 3231, Miss = 958, Miss_rate = 0.297, Pending_hits = 383, Reservation_fails = 1903
	L1D_cache_core[14]: Access = 690, Miss = 382, Miss_rate = 0.554, Pending_hits = 131, Reservation_fails = 871
	L1D_total_cache_accesses = 72056
	L1D_total_cache_misses = 28062
	L1D_total_cache_miss_rate = 0.3894
	L1D_total_cache_pending_hits = 5875
	L1D_total_cache_reservation_fails = 50324
	L1D_cache_data_port_util = 0.139
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5721
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 27565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22759
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 64109
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 645
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
88, 88, 88, 88, 98, 98, 88, 78, 88, 88, 88, 88, 98, 88, 88, 78, 
gpgpu_n_tot_thrd_icount = 3897376
gpgpu_n_tot_w_icount = 121793
gpgpu_n_stall_shd_mem = 91835
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11157
gpgpu_n_mem_write_global = 17940
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 133658
gpgpu_n_store_insn = 35850
gpgpu_n_shmem_insn = 4093
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 91835
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:81236	W0_Idle:81718	W0_Scoreboard:262971	W1:38341	W2:17792	W3:11717	W4:7459	W5:5164	W6:3555	W7:2824	W8:2228	W9:2390	W10:2148	W11:2180	W12:2799	W13:2101	W14:2163	W15:1437	W16:1250	W17:1427	W18:730	W19:364	W20:195	W21:114	W22:103	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13312
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 89256 {8:11157,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722496 {40:17877,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 448 {8:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1517352 {136:11157,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143520 {8:17940,}
traffic_breakdown_memtocore[INST_ACC_R] = 7616 {136:56,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 709 
averagemflatency = 230 
max_icnt2mem_latency = 416 
max_icnt2sh_latency = 43041 
mrq_lat_table:1143 	96 	69 	54 	32 	11 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19808 	9143 	146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	10393 	4015 	7039 	5546 	2030 	130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2000 	3464 	4744 	939 	10 	0 	1 	0 	10 	60 	1683 	13196 	2990 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	68 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1407/6 = 234.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        32        32        32        32        32         9         8         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[2]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
total reads: 1253
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         8         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         8         9         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       1965      2326      1902      1911     10118      6612     11198      7720    none      none      none      none      none      none      none      none  
dram[1]:       2360      2348      2047      1881     10488      7425      8358      6737    none      none      none      none      none      none      none      none  
dram[2]:       2316      2025      2027      2048      9904      7338      8600      7519    none      none      none      none      none      none      none      none  
dram[3]:       2653      2126      2219      1998     11230      6684      8667      6604    none      none      none      none      none      none      none      none  
dram[4]:       2209      2042      1758      2041      6582      7317      7082      7208    none      none      none      none      none      none      none      none  
dram[5]:       2212      1980      1625      1939      6542      6991      7900      6796    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        451       505       459       544       502       550       463       573         0         0         0         0         0         0         0         0
dram[1]:        523       472       537       450       643       515       608       436         0         0         0         0         0         0         0         0
dram[2]:        695       437       645       430       702       583       709       482         0         0         0         0         0         0         0         0
dram[3]:        571       579       573       603       657       593       553       398         0         0         0         0         0         0         0         0
dram[4]:        472       504       454       499       459       513       430       538         0         0         0         0         0         0         0         0
dram[5]:        502       529       494       478       522       504       506       592         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57445 n_nop=56981 n_act=11 n_pre=3 n_req=239 n_rd=422 n_write=28 bw_util=0.01567
n_activity=2808 dram_eff=0.3205
bk0: 68a 57204i bk1: 64a 57227i bk2: 64a 57285i bk3: 64a 57277i bk4: 64a 57255i bk5: 64a 57246i bk6: 18a 57264i bk7: 16a 57310i bk8: 0a 57442i bk9: 0a 57445i bk10: 0a 57445i bk11: 0a 57445i bk12: 0a 57446i bk13: 0a 57447i bk14: 0a 57447i bk15: 0a 57449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00597093
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57445 n_nop=56993 n_act=9 n_pre=1 n_req=232 n_rd=420 n_write=22 bw_util=0.01539
n_activity=2565 dram_eff=0.3446
bk0: 68a 57236i bk1: 64a 57218i bk2: 64a 57245i bk3: 64a 57204i bk4: 64a 57257i bk5: 64a 57251i bk6: 16a 57308i bk7: 16a 57314i bk8: 0a 57441i bk9: 0a 57444i bk10: 0a 57444i bk11: 0a 57445i bk12: 0a 57445i bk13: 0a 57446i bk14: 0a 57446i bk15: 0a 57446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00736357
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57445 n_nop=56995 n_act=8 n_pre=0 n_req=234 n_rd=416 n_write=26 bw_util=0.01539
n_activity=2507 dram_eff=0.3526
bk0: 64a 57282i bk1: 64a 57216i bk2: 64a 57234i bk3: 64a 57205i bk4: 64a 57236i bk5: 64a 57203i bk6: 16a 57293i bk7: 16a 57299i bk8: 0a 57441i bk9: 0a 57443i bk10: 0a 57443i bk11: 0a 57446i bk12: 0a 57446i bk13: 0a 57446i bk14: 0a 57446i bk15: 0a 57446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00997476
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57445 n_nop=56993 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01546
n_activity=2392 dram_eff=0.3712
bk0: 64a 57267i bk1: 64a 57224i bk2: 64a 57210i bk3: 64a 57182i bk4: 64a 57245i bk5: 64a 57135i bk6: 16a 57263i bk7: 16a 57301i bk8: 0a 57441i bk9: 0a 57441i bk10: 0a 57442i bk11: 0a 57444i bk12: 0a 57446i bk13: 0a 57447i bk14: 0a 57448i bk15: 0a 57448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00903473
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57445 n_nop=56996 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01535
n_activity=2519 dram_eff=0.3501
bk0: 64a 57265i bk1: 64a 57215i bk2: 64a 57246i bk3: 64a 57126i bk4: 64a 57251i bk5: 64a 57239i bk6: 16a 57298i bk7: 16a 57295i bk8: 0a 57442i bk9: 0a 57443i bk10: 0a 57443i bk11: 0a 57444i bk12: 0a 57444i bk13: 0a 57445i bk14: 0a 57447i bk15: 0a 57447i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0118722
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57445 n_nop=56996 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01535
n_activity=2539 dram_eff=0.3474
bk0: 64a 57271i bk1: 64a 57211i bk2: 64a 57267i bk3: 64a 57241i bk4: 64a 57265i bk5: 64a 57226i bk6: 16a 57310i bk7: 16a 57295i bk8: 0a 57442i bk9: 0a 57443i bk10: 0a 57443i bk11: 0a 57444i bk12: 0a 57444i bk13: 0a 57444i bk14: 0a 57445i bk15: 0a 57446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00753764

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3177, Miss = 107, Miss_rate = 0.034, Pending_hits = 8, Reservation_fails = 215
L2_cache_bank[1]: Access = 2235, Miss = 104, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2634, Miss = 106, Miss_rate = 0.040, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 2194, Miss = 104, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2593, Miss = 104, Miss_rate = 0.040, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 2352, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2664, Miss = 104, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2291, Miss = 104, Miss_rate = 0.045, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 2228, Miss = 104, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 2322, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2159, Miss = 104, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2304, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 29153
L2_total_cache_misses = 1253
L2_total_cache_miss_rate = 0.0430
L2_total_cache_pending_hits = 22
L2_total_cache_reservation_fails = 215
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10043
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17786
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.112
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=74005
icnt_total_pkts_simt_to_mem=47246
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.667
	minimum = 6
	maximum = 152
Network latency average = 19.2065
	minimum = 6
	maximum = 133
Slowest packet = 57815
Flit latency average = 18.5395
	minimum = 6
	maximum = 131
Slowest flit = 119603
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.02383
	minimum = 0 (at node 0)
	maximum = 0.0598007 (at node 14)
Accepted packet rate average = 0.02383
	minimum = 0 (at node 0)
	maximum = 0.0598007 (at node 14)
Injected flit rate average = 0.0643534
	minimum = 0 (at node 0)
	maximum = 0.130122 (at node 20)
Accepted flit rate average= 0.0643534
	minimum = 0 (at node 0)
	maximum = 0.265781 (at node 14)
Injected packet length average = 2.70052
Accepted packet length average = 2.70052
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (32 samples)
	minimum = nan (32 samples)
	maximum = -nan (32 samples)
Network latency average = -nan (32 samples)
	minimum = nan (32 samples)
	maximum = -nan (32 samples)
Flit latency average = -nan (32 samples)
	minimum = nan (32 samples)
	maximum = -nan (32 samples)
Fragmentation average = -nan (32 samples)
	minimum = nan (32 samples)
	maximum = -nan (32 samples)
Injected packet rate average = -nan (32 samples)
	minimum = -nan (32 samples)
	maximum = -nan (32 samples)
Accepted packet rate average = -nan (32 samples)
	minimum = -nan (32 samples)
	maximum = -nan (32 samples)
Injected flit rate average = -nan (32 samples)
	minimum = -nan (32 samples)
	maximum = -nan (32 samples)
Accepted flit rate average = -nan (32 samples)
	minimum = -nan (32 samples)
	maximum = -nan (32 samples)
Injected packet size average = -nan (32 samples)
Accepted packet size average = -nan (32 samples)
Hops average = -nan (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 39281 (inst/sec)
gpgpu_simulation_rate = 2072 (cycle/sec)
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,43527)
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,43527)
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,43527)
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,43527)
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,43527)
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,43527)
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,43527)
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,43527)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (226,43527), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (226,43527), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (226,43527), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (232,43527), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (237,43527), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (368,43527), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (387,43527), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (393,43527), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 14 '_Z7Kernel2PbS_S_S_i' finished on shader 4.
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 394
gpu_sim_insn = 28690
gpu_ipc =      72.8173
gpu_tot_sim_cycle = 43921
gpu_tot_sim_insn = 853596
gpu_tot_ipc =      19.4348
gpu_tot_issued_cta = 112
max_total_param_size = 0
gpu_stall_dramfull = 11958
gpu_stall_icnt2sh    = 81910
gpu_total_sim_rate=40647

========= Core RFC stats =========
	Total RFC Accesses     = 181853
	Total RFC Misses       = 43721
	Total RFC Read Misses  = 24375
	Total RFC Write Misses = 19346
	Total RFC Evictions    = 69423

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 65276
	L1I_total_cache_misses = 661
	L1I_total_cache_miss_rate = 0.0101
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 372, Miss = 269, Miss_rate = 0.723, Pending_hits = 84, Reservation_fails = 782
	L1D_cache_core[1]: Access = 485, Miss = 320, Miss_rate = 0.660, Pending_hits = 97, Reservation_fails = 940
	L1D_cache_core[2]: Access = 454, Miss = 305, Miss_rate = 0.672, Pending_hits = 97, Reservation_fails = 930
	L1D_cache_core[3]: Access = 637, Miss = 361, Miss_rate = 0.567, Pending_hits = 102, Reservation_fails = 899
	L1D_cache_core[4]: Access = 2180, Miss = 904, Miss_rate = 0.415, Pending_hits = 149, Reservation_fails = 973
	L1D_cache_core[5]: Access = 6413, Miss = 2944, Miss_rate = 0.459, Pending_hits = 463, Reservation_fails = 5957
	L1D_cache_core[6]: Access = 8388, Miss = 3172, Miss_rate = 0.378, Pending_hits = 612, Reservation_fails = 4876
	L1D_cache_core[7]: Access = 8997, Miss = 3457, Miss_rate = 0.384, Pending_hits = 685, Reservation_fails = 6258
	L1D_cache_core[8]: Access = 8105, Miss = 2989, Miss_rate = 0.369, Pending_hits = 630, Reservation_fails = 4270
	L1D_cache_core[9]: Access = 8571, Miss = 3311, Miss_rate = 0.386, Pending_hits = 651, Reservation_fails = 5468
	L1D_cache_core[10]: Access = 8423, Miss = 3132, Miss_rate = 0.372, Pending_hits = 644, Reservation_fails = 5806
	L1D_cache_core[11]: Access = 8389, Miss = 3122, Miss_rate = 0.372, Pending_hits = 671, Reservation_fails = 5436
	L1D_cache_core[12]: Access = 6857, Miss = 2472, Miss_rate = 0.361, Pending_hits = 572, Reservation_fails = 4955
	L1D_cache_core[13]: Access = 3231, Miss = 958, Miss_rate = 0.297, Pending_hits = 383, Reservation_fails = 1903
	L1D_cache_core[14]: Access = 690, Miss = 382, Miss_rate = 0.554, Pending_hits = 131, Reservation_fails = 871
	L1D_total_cache_accesses = 72192
	L1D_total_cache_misses = 28098
	L1D_total_cache_miss_rate = 0.3892
	L1D_total_cache_pending_hits = 5971
	L1D_total_cache_reservation_fails = 50324
	L1D_cache_data_port_util = 0.138
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5817
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 27565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 885
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16909
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22759
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 64615
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 661
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
96, 96, 96, 96, 106, 106, 96, 86, 96, 96, 96, 96, 106, 96, 96, 86, 
gpgpu_n_tot_thrd_icount = 3930784
gpgpu_n_tot_w_icount = 122837
gpgpu_n_stall_shd_mem = 91835
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11189
gpgpu_n_mem_write_global = 17948
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 137754
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 4095
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 91835
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:81271	W0_Idle:82772	W0_Scoreboard:265458	W1:38361	W2:17792	W3:11717	W4:7459	W5:5164	W6:3555	W7:2824	W8:2228	W9:2390	W10:2148	W11:2180	W12:2799	W13:2101	W14:2163	W15:1437	W16:1250	W17:1427	W18:730	W19:364	W20:195	W21:114	W22:103	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14336
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 89512 {8:11189,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722816 {40:17885,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 456 {8:57,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1521704 {136:11189,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143584 {8:17948,}
traffic_breakdown_memtocore[INST_ACC_R] = 7752 {136:57,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 709 
averagemflatency = 230 
max_icnt2mem_latency = 416 
max_icnt2sh_latency = 43920 
mrq_lat_table:1143 	96 	69 	54 	32 	11 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19848 	9143 	146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	10434 	4015 	7039 	5546 	2030 	130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2021 	3475 	4744 	939 	10 	0 	1 	0 	10 	60 	1683 	13196 	2998 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	69 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1407/6 = 234.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        32        32        32        32        32         9         8         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[2]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
total reads: 1253
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         8         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         8         9         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       1965      2326      1902      1911     10135      6624     11211      7720    none      none      none      none      none      none      none      none  
dram[1]:       2360      2348      2047      1881     10509      7434      8358      6737    none      none      none      none      none      none      none      none  
dram[2]:       2316      2025      2027      2048      9924      7346      8600      7519    none      none      none      none      none      none      none      none  
dram[3]:       2653      2126      2219      1998     11246      6695      8667      6604    none      none      none      none      none      none      none      none  
dram[4]:       2209      2042      1758      2041      6590      7329      7082      7208    none      none      none      none      none      none      none      none  
dram[5]:       2212      1980      1625      1939      6554      6999      7900      6796    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        451       505       459       544       502       550       463       573         0         0         0         0         0         0         0         0
dram[1]:        523       472       537       450       643       515       608       436         0         0         0         0         0         0         0         0
dram[2]:        695       437       645       430       702       583       709       482         0         0         0         0         0         0         0         0
dram[3]:        571       579       573       603       657       593       553       398         0         0         0         0         0         0         0         0
dram[4]:        472       504       454       499       459       513       430       538         0         0         0         0         0         0         0         0
dram[5]:        502       529       494       478       522       504       506       592         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57964 n_nop=57500 n_act=11 n_pre=3 n_req=239 n_rd=422 n_write=28 bw_util=0.01553
n_activity=2808 dram_eff=0.3205
bk0: 68a 57723i bk1: 64a 57746i bk2: 64a 57804i bk3: 64a 57796i bk4: 64a 57774i bk5: 64a 57765i bk6: 18a 57783i bk7: 16a 57829i bk8: 0a 57961i bk9: 0a 57964i bk10: 0a 57964i bk11: 0a 57964i bk12: 0a 57965i bk13: 0a 57966i bk14: 0a 57966i bk15: 0a 57968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00591747
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57964 n_nop=57512 n_act=9 n_pre=1 n_req=232 n_rd=420 n_write=22 bw_util=0.01525
n_activity=2565 dram_eff=0.3446
bk0: 68a 57755i bk1: 64a 57737i bk2: 64a 57764i bk3: 64a 57723i bk4: 64a 57776i bk5: 64a 57770i bk6: 16a 57827i bk7: 16a 57833i bk8: 0a 57960i bk9: 0a 57963i bk10: 0a 57963i bk11: 0a 57964i bk12: 0a 57964i bk13: 0a 57965i bk14: 0a 57965i bk15: 0a 57965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00729763
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57964 n_nop=57514 n_act=8 n_pre=0 n_req=234 n_rd=416 n_write=26 bw_util=0.01525
n_activity=2507 dram_eff=0.3526
bk0: 64a 57801i bk1: 64a 57735i bk2: 64a 57753i bk3: 64a 57724i bk4: 64a 57755i bk5: 64a 57722i bk6: 16a 57812i bk7: 16a 57818i bk8: 0a 57960i bk9: 0a 57962i bk10: 0a 57962i bk11: 0a 57965i bk12: 0a 57965i bk13: 0a 57965i bk14: 0a 57965i bk15: 0a 57965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00988545
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57964 n_nop=57512 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01532
n_activity=2392 dram_eff=0.3712
bk0: 64a 57786i bk1: 64a 57743i bk2: 64a 57729i bk3: 64a 57701i bk4: 64a 57764i bk5: 64a 57654i bk6: 16a 57782i bk7: 16a 57820i bk8: 0a 57960i bk9: 0a 57960i bk10: 0a 57961i bk11: 0a 57963i bk12: 0a 57965i bk13: 0a 57966i bk14: 0a 57967i bk15: 0a 57967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00895383
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57964 n_nop=57515 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01522
n_activity=2519 dram_eff=0.3501
bk0: 64a 57784i bk1: 64a 57734i bk2: 64a 57765i bk3: 64a 57645i bk4: 64a 57770i bk5: 64a 57758i bk6: 16a 57817i bk7: 16a 57814i bk8: 0a 57961i bk9: 0a 57962i bk10: 0a 57962i bk11: 0a 57963i bk12: 0a 57963i bk13: 0a 57964i bk14: 0a 57966i bk15: 0a 57966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0117659
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57964 n_nop=57515 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01522
n_activity=2539 dram_eff=0.3474
bk0: 64a 57790i bk1: 64a 57730i bk2: 64a 57786i bk3: 64a 57760i bk4: 64a 57784i bk5: 64a 57745i bk6: 16a 57829i bk7: 16a 57814i bk8: 0a 57961i bk9: 0a 57962i bk10: 0a 57962i bk11: 0a 57963i bk12: 0a 57963i bk13: 0a 57963i bk14: 0a 57964i bk15: 0a 57965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00747015

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3183, Miss = 107, Miss_rate = 0.034, Pending_hits = 8, Reservation_fails = 215
L2_cache_bank[1]: Access = 2238, Miss = 104, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2640, Miss = 106, Miss_rate = 0.040, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 2196, Miss = 104, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2598, Miss = 104, Miss_rate = 0.040, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 2354, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2668, Miss = 104, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2294, Miss = 104, Miss_rate = 0.045, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 2230, Miss = 104, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 2325, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2162, Miss = 104, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2306, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 29194
L2_total_cache_misses = 1253
L2_total_cache_miss_rate = 0.0429
L2_total_cache_pending_hits = 22
L2_total_cache_reservation_fails = 215
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10075
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17794
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.111
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=74178
icnt_total_pkts_simt_to_mem=47295
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.7439
	minimum = 6
	maximum = 19
Network latency average = 8.53659
	minimum = 6
	maximum = 19
Slowest packet = 58378
Flit latency average = 7.43243
	minimum = 6
	maximum = 15
Slowest flit = 121455
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00770822
	minimum = 0 (at node 8)
	maximum = 0.0203046 (at node 4)
Accepted packet rate average = 0.00770822
	minimum = 0 (at node 8)
	maximum = 0.0203046 (at node 4)
Injected flit rate average = 0.0208686
	minimum = 0 (at node 8)
	maximum = 0.0659898 (at node 17)
Accepted flit rate average= 0.0208686
	minimum = 0 (at node 8)
	maximum = 0.0634518 (at node 7)
Injected packet length average = 2.70732
Accepted packet length average = 2.70732
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (33 samples)
	minimum = nan (33 samples)
	maximum = -nan (33 samples)
Network latency average = -nan (33 samples)
	minimum = nan (33 samples)
	maximum = -nan (33 samples)
Flit latency average = -nan (33 samples)
	minimum = nan (33 samples)
	maximum = -nan (33 samples)
Fragmentation average = -nan (33 samples)
	minimum = nan (33 samples)
	maximum = -nan (33 samples)
Injected packet rate average = -nan (33 samples)
	minimum = -nan (33 samples)
	maximum = -nan (33 samples)
Accepted packet rate average = -nan (33 samples)
	minimum = -nan (33 samples)
	maximum = -nan (33 samples)
Injected flit rate average = -nan (33 samples)
	minimum = -nan (33 samples)
	maximum = -nan (33 samples)
Accepted flit rate average = -nan (33 samples)
	minimum = -nan (33 samples)
	maximum = -nan (33 samples)
Injected packet size average = -nan (33 samples)
Accepted packet size average = -nan (33 samples)
Hops average = -nan (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 40647 (inst/sec)
gpgpu_simulation_rate = 2091 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 43921
gpu_tot_sim_insn = 853596
gpu_tot_ipc =      19.4348
gpu_tot_issued_cta = 112
max_total_param_size = 0
gpu_stall_dramfull = 11958
gpu_stall_icnt2sh    = 81910
gpu_total_sim_rate=38799

========= Core RFC stats =========
	Total RFC Accesses     = 181853
	Total RFC Misses       = 43721
	Total RFC Read Misses  = 24375
	Total RFC Write Misses = 19346
	Total RFC Evictions    = 69423

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 65276
	L1I_total_cache_misses = 661
	L1I_total_cache_miss_rate = 0.0101
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 372, Miss = 269, Miss_rate = 0.723, Pending_hits = 84, Reservation_fails = 782
	L1D_cache_core[1]: Access = 485, Miss = 320, Miss_rate = 0.660, Pending_hits = 97, Reservation_fails = 940
	L1D_cache_core[2]: Access = 454, Miss = 305, Miss_rate = 0.672, Pending_hits = 97, Reservation_fails = 930
	L1D_cache_core[3]: Access = 637, Miss = 361, Miss_rate = 0.567, Pending_hits = 102, Reservation_fails = 899
	L1D_cache_core[4]: Access = 2180, Miss = 904, Miss_rate = 0.415, Pending_hits = 149, Reservation_fails = 973
	L1D_cache_core[5]: Access = 6413, Miss = 2944, Miss_rate = 0.459, Pending_hits = 463, Reservation_fails = 5957
	L1D_cache_core[6]: Access = 8388, Miss = 3172, Miss_rate = 0.378, Pending_hits = 612, Reservation_fails = 4876
	L1D_cache_core[7]: Access = 8997, Miss = 3457, Miss_rate = 0.384, Pending_hits = 685, Reservation_fails = 6258
	L1D_cache_core[8]: Access = 8105, Miss = 2989, Miss_rate = 0.369, Pending_hits = 630, Reservation_fails = 4270
	L1D_cache_core[9]: Access = 8571, Miss = 3311, Miss_rate = 0.386, Pending_hits = 651, Reservation_fails = 5468
	L1D_cache_core[10]: Access = 8423, Miss = 3132, Miss_rate = 0.372, Pending_hits = 644, Reservation_fails = 5806
	L1D_cache_core[11]: Access = 8389, Miss = 3122, Miss_rate = 0.372, Pending_hits = 671, Reservation_fails = 5436
	L1D_cache_core[12]: Access = 6857, Miss = 2472, Miss_rate = 0.361, Pending_hits = 572, Reservation_fails = 4955
	L1D_cache_core[13]: Access = 3231, Miss = 958, Miss_rate = 0.297, Pending_hits = 383, Reservation_fails = 1903
	L1D_cache_core[14]: Access = 690, Miss = 382, Miss_rate = 0.554, Pending_hits = 131, Reservation_fails = 871
	L1D_total_cache_accesses = 72192
	L1D_total_cache_misses = 28098
	L1D_total_cache_miss_rate = 0.3892
	L1D_total_cache_pending_hits = 5971
	L1D_total_cache_reservation_fails = 50324
	L1D_cache_data_port_util = 0.138
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5817
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 27565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 885
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16909
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22759
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 64615
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 661
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
96, 96, 96, 96, 106, 106, 96, 86, 96, 96, 96, 96, 106, 96, 96, 86, 
gpgpu_n_tot_thrd_icount = 3930784
gpgpu_n_tot_w_icount = 122837
gpgpu_n_stall_shd_mem = 91835
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11189
gpgpu_n_mem_write_global = 17948
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 137754
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 4095
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 91835
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:81271	W0_Idle:82772	W0_Scoreboard:265458	W1:38361	W2:17792	W3:11717	W4:7459	W5:5164	W6:3555	W7:2824	W8:2228	W9:2390	W10:2148	W11:2180	W12:2799	W13:2101	W14:2163	W15:1437	W16:1250	W17:1427	W18:730	W19:364	W20:195	W21:114	W22:103	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14336
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 89512 {8:11189,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722816 {40:17885,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 456 {8:57,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1521704 {136:11189,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143584 {8:17948,}
traffic_breakdown_memtocore[INST_ACC_R] = 7752 {136:57,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 709 
averagemflatency = 230 
max_icnt2mem_latency = 416 
max_icnt2sh_latency = 43920 
mrq_lat_table:1143 	96 	69 	54 	32 	11 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19848 	9143 	146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	10434 	4015 	7039 	5546 	2030 	130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2021 	3475 	4744 	939 	10 	0 	1 	0 	10 	60 	1683 	13196 	2998 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1407/6 = 234.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        32        32        32        32        32         9         8         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[2]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
total reads: 1253
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         8         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         8         9         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       1965      2326      1902      1911     10135      6624     11211      7720    none      none      none      none      none      none      none      none  
dram[1]:       2360      2348      2047      1881     10509      7434      8358      6737    none      none      none      none      none      none      none      none  
dram[2]:       2316      2025      2027      2048      9924      7346      8600      7519    none      none      none      none      none      none      none      none  
dram[3]:       2653      2126      2219      1998     11246      6695      8667      6604    none      none      none      none      none      none      none      none  
dram[4]:       2209      2042      1758      2041      6590      7329      7082      7208    none      none      none      none      none      none      none      none  
dram[5]:       2212      1980      1625      1939      6554      6999      7900      6796    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        451       505       459       544       502       550       463       573         0         0         0         0         0         0         0         0
dram[1]:        523       472       537       450       643       515       608       436         0         0         0         0         0         0         0         0
dram[2]:        695       437       645       430       702       583       709       482         0         0         0         0         0         0         0         0
dram[3]:        571       579       573       603       657       593       553       398         0         0         0         0         0         0         0         0
dram[4]:        472       504       454       499       459       513       430       538         0         0         0         0         0         0         0         0
dram[5]:        502       529       494       478       522       504       506       592         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57964 n_nop=57500 n_act=11 n_pre=3 n_req=239 n_rd=422 n_write=28 bw_util=0.01553
n_activity=2808 dram_eff=0.3205
bk0: 68a 57723i bk1: 64a 57746i bk2: 64a 57804i bk3: 64a 57796i bk4: 64a 57774i bk5: 64a 57765i bk6: 18a 57783i bk7: 16a 57829i bk8: 0a 57961i bk9: 0a 57964i bk10: 0a 57964i bk11: 0a 57964i bk12: 0a 57965i bk13: 0a 57966i bk14: 0a 57966i bk15: 0a 57968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00591747
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57964 n_nop=57512 n_act=9 n_pre=1 n_req=232 n_rd=420 n_write=22 bw_util=0.01525
n_activity=2565 dram_eff=0.3446
bk0: 68a 57755i bk1: 64a 57737i bk2: 64a 57764i bk3: 64a 57723i bk4: 64a 57776i bk5: 64a 57770i bk6: 16a 57827i bk7: 16a 57833i bk8: 0a 57960i bk9: 0a 57963i bk10: 0a 57963i bk11: 0a 57964i bk12: 0a 57964i bk13: 0a 57965i bk14: 0a 57965i bk15: 0a 57965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00729763
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57964 n_nop=57514 n_act=8 n_pre=0 n_req=234 n_rd=416 n_write=26 bw_util=0.01525
n_activity=2507 dram_eff=0.3526
bk0: 64a 57801i bk1: 64a 57735i bk2: 64a 57753i bk3: 64a 57724i bk4: 64a 57755i bk5: 64a 57722i bk6: 16a 57812i bk7: 16a 57818i bk8: 0a 57960i bk9: 0a 57962i bk10: 0a 57962i bk11: 0a 57965i bk12: 0a 57965i bk13: 0a 57965i bk14: 0a 57965i bk15: 0a 57965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00988545
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57964 n_nop=57512 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01532
n_activity=2392 dram_eff=0.3712
bk0: 64a 57786i bk1: 64a 57743i bk2: 64a 57729i bk3: 64a 57701i bk4: 64a 57764i bk5: 64a 57654i bk6: 16a 57782i bk7: 16a 57820i bk8: 0a 57960i bk9: 0a 57960i bk10: 0a 57961i bk11: 0a 57963i bk12: 0a 57965i bk13: 0a 57966i bk14: 0a 57967i bk15: 0a 57967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00895383
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57964 n_nop=57515 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01522
n_activity=2519 dram_eff=0.3501
bk0: 64a 57784i bk1: 64a 57734i bk2: 64a 57765i bk3: 64a 57645i bk4: 64a 57770i bk5: 64a 57758i bk6: 16a 57817i bk7: 16a 57814i bk8: 0a 57961i bk9: 0a 57962i bk10: 0a 57962i bk11: 0a 57963i bk12: 0a 57963i bk13: 0a 57964i bk14: 0a 57966i bk15: 0a 57966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0117659
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57964 n_nop=57515 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01522
n_activity=2539 dram_eff=0.3474
bk0: 64a 57790i bk1: 64a 57730i bk2: 64a 57786i bk3: 64a 57760i bk4: 64a 57784i bk5: 64a 57745i bk6: 16a 57829i bk7: 16a 57814i bk8: 0a 57961i bk9: 0a 57962i bk10: 0a 57962i bk11: 0a 57963i bk12: 0a 57963i bk13: 0a 57963i bk14: 0a 57964i bk15: 0a 57965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00747015

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3183, Miss = 107, Miss_rate = 0.034, Pending_hits = 8, Reservation_fails = 215
L2_cache_bank[1]: Access = 2238, Miss = 104, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2640, Miss = 106, Miss_rate = 0.040, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 2196, Miss = 104, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2598, Miss = 104, Miss_rate = 0.040, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 2354, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2668, Miss = 104, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2294, Miss = 104, Miss_rate = 0.045, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 2230, Miss = 104, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 2325, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2162, Miss = 104, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2306, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 29194
L2_total_cache_misses = 1253
L2_total_cache_miss_rate = 0.0429
L2_total_cache_pending_hits = 22
L2_total_cache_reservation_fails = 215
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10075
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17794
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.111
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=74178
icnt_total_pkts_simt_to_mem=47295
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (34 samples)
	minimum = nan (34 samples)
	maximum = -nan (34 samples)
Network latency average = -nan (34 samples)
	minimum = nan (34 samples)
	maximum = -nan (34 samples)
Flit latency average = -nan (34 samples)
	minimum = nan (34 samples)
	maximum = -nan (34 samples)
Fragmentation average = -nan (34 samples)
	minimum = nan (34 samples)
	maximum = -nan (34 samples)
Injected packet rate average = -nan (34 samples)
	minimum = -nan (34 samples)
	maximum = -nan (34 samples)
Accepted packet rate average = -nan (34 samples)
	minimum = -nan (34 samples)
	maximum = -nan (34 samples)
Injected flit rate average = -nan (34 samples)
	minimum = -nan (34 samples)
	maximum = -nan (34 samples)
Accepted flit rate average = -nan (34 samples)
	minimum = -nan (34 samples)
	maximum = -nan (34 samples)
Injected packet size average = -nan (34 samples)
Accepted packet size average = -nan (34 samples)
Hops average = -nan (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 43921
gpu_tot_sim_insn = 853596
gpu_tot_ipc =      19.4348
gpu_tot_issued_cta = 112
max_total_param_size = 0
gpu_stall_dramfull = 11958
gpu_stall_icnt2sh    = 81910
gpu_total_sim_rate=38799

========= Core RFC stats =========
	Total RFC Accesses     = 181853
	Total RFC Misses       = 43721
	Total RFC Read Misses  = 24375
	Total RFC Write Misses = 19346
	Total RFC Evictions    = 69423

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 65276
	L1I_total_cache_misses = 661
	L1I_total_cache_miss_rate = 0.0101
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 372, Miss = 269, Miss_rate = 0.723, Pending_hits = 84, Reservation_fails = 782
	L1D_cache_core[1]: Access = 485, Miss = 320, Miss_rate = 0.660, Pending_hits = 97, Reservation_fails = 940
	L1D_cache_core[2]: Access = 454, Miss = 305, Miss_rate = 0.672, Pending_hits = 97, Reservation_fails = 930
	L1D_cache_core[3]: Access = 637, Miss = 361, Miss_rate = 0.567, Pending_hits = 102, Reservation_fails = 899
	L1D_cache_core[4]: Access = 2180, Miss = 904, Miss_rate = 0.415, Pending_hits = 149, Reservation_fails = 973
	L1D_cache_core[5]: Access = 6413, Miss = 2944, Miss_rate = 0.459, Pending_hits = 463, Reservation_fails = 5957
	L1D_cache_core[6]: Access = 8388, Miss = 3172, Miss_rate = 0.378, Pending_hits = 612, Reservation_fails = 4876
	L1D_cache_core[7]: Access = 8997, Miss = 3457, Miss_rate = 0.384, Pending_hits = 685, Reservation_fails = 6258
	L1D_cache_core[8]: Access = 8105, Miss = 2989, Miss_rate = 0.369, Pending_hits = 630, Reservation_fails = 4270
	L1D_cache_core[9]: Access = 8571, Miss = 3311, Miss_rate = 0.386, Pending_hits = 651, Reservation_fails = 5468
	L1D_cache_core[10]: Access = 8423, Miss = 3132, Miss_rate = 0.372, Pending_hits = 644, Reservation_fails = 5806
	L1D_cache_core[11]: Access = 8389, Miss = 3122, Miss_rate = 0.372, Pending_hits = 671, Reservation_fails = 5436
	L1D_cache_core[12]: Access = 6857, Miss = 2472, Miss_rate = 0.361, Pending_hits = 572, Reservation_fails = 4955
	L1D_cache_core[13]: Access = 3231, Miss = 958, Miss_rate = 0.297, Pending_hits = 383, Reservation_fails = 1903
	L1D_cache_core[14]: Access = 690, Miss = 382, Miss_rate = 0.554, Pending_hits = 131, Reservation_fails = 871
	L1D_total_cache_accesses = 72192
	L1D_total_cache_misses = 28098
	L1D_total_cache_miss_rate = 0.3892
	L1D_total_cache_pending_hits = 5971
	L1D_total_cache_reservation_fails = 50324
	L1D_cache_data_port_util = 0.138
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5817
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 27565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 885
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16909
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22759
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 64615
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 661
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
96, 96, 96, 96, 106, 106, 96, 86, 96, 96, 96, 96, 106, 96, 96, 86, 
gpgpu_n_tot_thrd_icount = 3930784
gpgpu_n_tot_w_icount = 122837
gpgpu_n_stall_shd_mem = 91835
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11189
gpgpu_n_mem_write_global = 17948
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 137754
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 4095
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 91835
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:81271	W0_Idle:82772	W0_Scoreboard:265458	W1:38361	W2:17792	W3:11717	W4:7459	W5:5164	W6:3555	W7:2824	W8:2228	W9:2390	W10:2148	W11:2180	W12:2799	W13:2101	W14:2163	W15:1437	W16:1250	W17:1427	W18:730	W19:364	W20:195	W21:114	W22:103	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14336
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 89512 {8:11189,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722816 {40:17885,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 456 {8:57,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1521704 {136:11189,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143584 {8:17948,}
traffic_breakdown_memtocore[INST_ACC_R] = 7752 {136:57,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 709 
averagemflatency = 230 
max_icnt2mem_latency = 416 
max_icnt2sh_latency = 43920 
mrq_lat_table:1143 	96 	69 	54 	32 	11 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19848 	9143 	146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	10434 	4015 	7039 	5546 	2030 	130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2021 	3475 	4744 	939 	10 	0 	1 	0 	10 	60 	1683 	13196 	2998 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1407/6 = 234.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        32        32        32        32        32         9         8         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[2]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
total reads: 1253
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         8         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         8         9         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       1965      2326      1902      1911     10135      6624     11211      7720    none      none      none      none      none      none      none      none  
dram[1]:       2360      2348      2047      1881     10509      7434      8358      6737    none      none      none      none      none      none      none      none  
dram[2]:       2316      2025      2027      2048      9924      7346      8600      7519    none      none      none      none      none      none      none      none  
dram[3]:       2653      2126      2219      1998     11246      6695      8667      6604    none      none      none      none      none      none      none      none  
dram[4]:       2209      2042      1758      2041      6590      7329      7082      7208    none      none      none      none      none      none      none      none  
dram[5]:       2212      1980      1625      1939      6554      6999      7900      6796    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        451       505       459       544       502       550       463       573         0         0         0         0         0         0         0         0
dram[1]:        523       472       537       450       643       515       608       436         0         0         0         0         0         0         0         0
dram[2]:        695       437       645       430       702       583       709       482         0         0         0         0         0         0         0         0
dram[3]:        571       579       573       603       657       593       553       398         0         0         0         0         0         0         0         0
dram[4]:        472       504       454       499       459       513       430       538         0         0         0         0         0         0         0         0
dram[5]:        502       529       494       478       522       504       506       592         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57964 n_nop=57500 n_act=11 n_pre=3 n_req=239 n_rd=422 n_write=28 bw_util=0.01553
n_activity=2808 dram_eff=0.3205
bk0: 68a 57723i bk1: 64a 57746i bk2: 64a 57804i bk3: 64a 57796i bk4: 64a 57774i bk5: 64a 57765i bk6: 18a 57783i bk7: 16a 57829i bk8: 0a 57961i bk9: 0a 57964i bk10: 0a 57964i bk11: 0a 57964i bk12: 0a 57965i bk13: 0a 57966i bk14: 0a 57966i bk15: 0a 57968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00591747
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57964 n_nop=57512 n_act=9 n_pre=1 n_req=232 n_rd=420 n_write=22 bw_util=0.01525
n_activity=2565 dram_eff=0.3446
bk0: 68a 57755i bk1: 64a 57737i bk2: 64a 57764i bk3: 64a 57723i bk4: 64a 57776i bk5: 64a 57770i bk6: 16a 57827i bk7: 16a 57833i bk8: 0a 57960i bk9: 0a 57963i bk10: 0a 57963i bk11: 0a 57964i bk12: 0a 57964i bk13: 0a 57965i bk14: 0a 57965i bk15: 0a 57965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00729763
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57964 n_nop=57514 n_act=8 n_pre=0 n_req=234 n_rd=416 n_write=26 bw_util=0.01525
n_activity=2507 dram_eff=0.3526
bk0: 64a 57801i bk1: 64a 57735i bk2: 64a 57753i bk3: 64a 57724i bk4: 64a 57755i bk5: 64a 57722i bk6: 16a 57812i bk7: 16a 57818i bk8: 0a 57960i bk9: 0a 57962i bk10: 0a 57962i bk11: 0a 57965i bk12: 0a 57965i bk13: 0a 57965i bk14: 0a 57965i bk15: 0a 57965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00988545
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57964 n_nop=57512 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01532
n_activity=2392 dram_eff=0.3712
bk0: 64a 57786i bk1: 64a 57743i bk2: 64a 57729i bk3: 64a 57701i bk4: 64a 57764i bk5: 64a 57654i bk6: 16a 57782i bk7: 16a 57820i bk8: 0a 57960i bk9: 0a 57960i bk10: 0a 57961i bk11: 0a 57963i bk12: 0a 57965i bk13: 0a 57966i bk14: 0a 57967i bk15: 0a 57967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00895383
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57964 n_nop=57515 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01522
n_activity=2519 dram_eff=0.3501
bk0: 64a 57784i bk1: 64a 57734i bk2: 64a 57765i bk3: 64a 57645i bk4: 64a 57770i bk5: 64a 57758i bk6: 16a 57817i bk7: 16a 57814i bk8: 0a 57961i bk9: 0a 57962i bk10: 0a 57962i bk11: 0a 57963i bk12: 0a 57963i bk13: 0a 57964i bk14: 0a 57966i bk15: 0a 57966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0117659
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57964 n_nop=57515 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01522
n_activity=2539 dram_eff=0.3474
bk0: 64a 57790i bk1: 64a 57730i bk2: 64a 57786i bk3: 64a 57760i bk4: 64a 57784i bk5: 64a 57745i bk6: 16a 57829i bk7: 16a 57814i bk8: 0a 57961i bk9: 0a 57962i bk10: 0a 57962i bk11: 0a 57963i bk12: 0a 57963i bk13: 0a 57963i bk14: 0a 57964i bk15: 0a 57965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00747015

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3183, Miss = 107, Miss_rate = 0.034, Pending_hits = 8, Reservation_fails = 215
L2_cache_bank[1]: Access = 2238, Miss = 104, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2640, Miss = 106, Miss_rate = 0.040, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 2196, Miss = 104, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2598, Miss = 104, Miss_rate = 0.040, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 2354, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2668, Miss = 104, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2294, Miss = 104, Miss_rate = 0.045, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 2230, Miss = 104, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 2325, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2162, Miss = 104, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2306, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 29194
L2_total_cache_misses = 1253
L2_total_cache_miss_rate = 0.0429
L2_total_cache_pending_hits = 22
L2_total_cache_reservation_fails = 215
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10075
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17794
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.111
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=74178
icnt_total_pkts_simt_to_mem=47295
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (35 samples)
	minimum = nan (35 samples)
	maximum = -nan (35 samples)
Network latency average = -nan (35 samples)
	minimum = nan (35 samples)
	maximum = -nan (35 samples)
Flit latency average = -nan (35 samples)
	minimum = nan (35 samples)
	maximum = -nan (35 samples)
Fragmentation average = -nan (35 samples)
	minimum = nan (35 samples)
	maximum = -nan (35 samples)
Injected packet rate average = -nan (35 samples)
	minimum = -nan (35 samples)
	maximum = -nan (35 samples)
Accepted packet rate average = -nan (35 samples)
	minimum = -nan (35 samples)
	maximum = -nan (35 samples)
Injected flit rate average = -nan (35 samples)
	minimum = -nan (35 samples)
	maximum = -nan (35 samples)
Accepted flit rate average = -nan (35 samples)
	minimum = -nan (35 samples)
	maximum = -nan (35 samples)
Injected packet size average = -nan (35 samples)
Accepted packet size average = -nan (35 samples)
Hops average = -nan (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,43921)
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,43921)
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,43921)
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,43921)
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,43921)
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,43921)
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,43921)
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,43921)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (227,43921), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (227,43921), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (228,43921), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (229,43921), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (234,43921), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (368,43921), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 44421  inst.: 882288 (ipc=57.4) sim_rate=40104 (inst/sec) elapsed = 0:0:00:22 / Thu Apr 12 01:20:21 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (596,43921), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (653,43921), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 13.
Destroy streams for kernel 15: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 654
gpu_sim_insn = 28727
gpu_ipc =      43.9251
gpu_tot_sim_cycle = 44575
gpu_tot_sim_insn = 882323
gpu_tot_ipc =      19.7941
gpu_tot_issued_cta = 120
max_total_param_size = 0
gpu_stall_dramfull = 11958
gpu_stall_icnt2sh    = 81910
gpu_total_sim_rate=40105

========= Core RFC stats =========
	Total RFC Accesses     = 183204
	Total RFC Misses       = 43928
	Total RFC Read Misses  = 24475
	Total RFC Write Misses = 19453
	Total RFC Evictions    = 69956

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 65823
	L1I_total_cache_misses = 677
	L1I_total_cache_miss_rate = 0.0103
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 273, Miss_rate = 0.704, Pending_hits = 96, Reservation_fails = 782
	L1D_cache_core[1]: Access = 485, Miss = 320, Miss_rate = 0.660, Pending_hits = 97, Reservation_fails = 940
	L1D_cache_core[2]: Access = 454, Miss = 305, Miss_rate = 0.672, Pending_hits = 97, Reservation_fails = 930
	L1D_cache_core[3]: Access = 637, Miss = 361, Miss_rate = 0.567, Pending_hits = 102, Reservation_fails = 899
	L1D_cache_core[4]: Access = 2180, Miss = 904, Miss_rate = 0.415, Pending_hits = 149, Reservation_fails = 973
	L1D_cache_core[5]: Access = 6413, Miss = 2944, Miss_rate = 0.459, Pending_hits = 463, Reservation_fails = 5957
	L1D_cache_core[6]: Access = 8388, Miss = 3172, Miss_rate = 0.378, Pending_hits = 612, Reservation_fails = 4876
	L1D_cache_core[7]: Access = 8997, Miss = 3457, Miss_rate = 0.384, Pending_hits = 685, Reservation_fails = 6258
	L1D_cache_core[8]: Access = 8121, Miss = 2993, Miss_rate = 0.369, Pending_hits = 642, Reservation_fails = 4270
	L1D_cache_core[9]: Access = 8587, Miss = 3315, Miss_rate = 0.386, Pending_hits = 663, Reservation_fails = 5468
	L1D_cache_core[10]: Access = 8439, Miss = 3136, Miss_rate = 0.372, Pending_hits = 656, Reservation_fails = 5806
	L1D_cache_core[11]: Access = 8405, Miss = 3126, Miss_rate = 0.372, Pending_hits = 683, Reservation_fails = 5436
	L1D_cache_core[12]: Access = 6878, Miss = 2478, Miss_rate = 0.360, Pending_hits = 585, Reservation_fails = 4955
	L1D_cache_core[13]: Access = 3254, Miss = 964, Miss_rate = 0.296, Pending_hits = 396, Reservation_fails = 1903
	L1D_cache_core[14]: Access = 706, Miss = 386, Miss_rate = 0.547, Pending_hits = 143, Reservation_fails = 871
	L1D_total_cache_accesses = 72332
	L1D_total_cache_misses = 28134
	L1D_total_cache_miss_rate = 0.3890
	L1D_total_cache_pending_hits = 6069
	L1D_total_cache_reservation_fails = 50324
	L1D_cache_data_port_util = 0.137
	L1D_cache_fill_port_util = 0.040
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 27565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16909
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22759
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 65146
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 677
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
104, 104, 104, 104, 114, 114, 104, 94, 104, 104, 104, 104, 114, 104, 104, 94, 
gpgpu_n_tot_thrd_icount = 3965504
gpgpu_n_tot_w_icount = 123922
gpgpu_n_stall_shd_mem = 91835
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11225
gpgpu_n_mem_write_global = 17950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 141860
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 4095
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 91835
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:81306	W0_Idle:84060	W0_Scoreboard:268604	W1:38422	W2:17792	W3:11717	W4:7459	W5:5164	W6:3555	W7:2824	W8:2228	W9:2390	W10:2148	W11:2180	W12:2799	W13:2101	W14:2163	W15:1437	W16:1250	W17:1427	W18:730	W19:364	W20:195	W21:114	W22:103	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15360
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 89800 {8:11225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722896 {40:17887,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 464 {8:58,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1526600 {136:11225,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143600 {8:17950,}
traffic_breakdown_memtocore[INST_ACC_R] = 7888 {136:58,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 709 
averagemflatency = 230 
max_icnt2mem_latency = 416 
max_icnt2sh_latency = 44285 
mrq_lat_table:1143 	96 	69 	54 	32 	11 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19886 	9143 	146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	10473 	4015 	7039 	5546 	2030 	130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2041 	3491 	4744 	939 	10 	0 	1 	0 	10 	60 	1683 	13196 	3000 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	71 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1407/6 = 234.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        32        32        32        32        32         9         8         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[2]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
total reads: 1253
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         8         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         8         9         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       1965      2326      1902      1911     10143      6636     11211      7720    none      none      none      none      none      none      none      none  
dram[1]:       2364      2348      2047      1881     10518      7442      8358      6737    none      none      none      none      none      none      none      none  
dram[2]:       2321      2025      2027      2048      9932      7362      8600      7519    none      none      none      none      none      none      none      none  
dram[3]:       2653      2126      2219      1998     11255      6710      8667      6604    none      none      none      none      none      none      none      none  
dram[4]:       2209      2042      1758      2041      6603      7344      7082      7208    none      none      none      none      none      none      none      none  
dram[5]:       2212      1980      1625      1944      6567      7015      7900      6796    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        451       505       459       544       502       550       463       573         0         0         0         0         0         0         0         0
dram[1]:        523       472       537       450       643       515       608       436         0         0         0         0         0         0         0         0
dram[2]:        695       437       645       430       702       583       709       482         0         0         0         0         0         0         0         0
dram[3]:        571       579       573       603       657       593       553       398         0         0         0         0         0         0         0         0
dram[4]:        472       504       454       499       459       513       430       538         0         0         0         0         0         0         0         0
dram[5]:        502       529       494       478       522       504       506       592         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58826 n_nop=58362 n_act=11 n_pre=3 n_req=239 n_rd=422 n_write=28 bw_util=0.0153
n_activity=2808 dram_eff=0.3205
bk0: 68a 58585i bk1: 64a 58608i bk2: 64a 58666i bk3: 64a 58658i bk4: 64a 58636i bk5: 64a 58627i bk6: 18a 58645i bk7: 16a 58691i bk8: 0a 58823i bk9: 0a 58826i bk10: 0a 58826i bk11: 0a 58826i bk12: 0a 58827i bk13: 0a 58828i bk14: 0a 58828i bk15: 0a 58830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00583075
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58826 n_nop=58374 n_act=9 n_pre=1 n_req=232 n_rd=420 n_write=22 bw_util=0.01503
n_activity=2565 dram_eff=0.3446
bk0: 68a 58617i bk1: 64a 58599i bk2: 64a 58626i bk3: 64a 58585i bk4: 64a 58638i bk5: 64a 58632i bk6: 16a 58689i bk7: 16a 58695i bk8: 0a 58822i bk9: 0a 58825i bk10: 0a 58825i bk11: 0a 58826i bk12: 0a 58826i bk13: 0a 58827i bk14: 0a 58827i bk15: 0a 58827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0071907
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58826 n_nop=58376 n_act=8 n_pre=0 n_req=234 n_rd=416 n_write=26 bw_util=0.01503
n_activity=2507 dram_eff=0.3526
bk0: 64a 58663i bk1: 64a 58597i bk2: 64a 58615i bk3: 64a 58586i bk4: 64a 58617i bk5: 64a 58584i bk6: 16a 58674i bk7: 16a 58680i bk8: 0a 58822i bk9: 0a 58824i bk10: 0a 58824i bk11: 0a 58827i bk12: 0a 58827i bk13: 0a 58827i bk14: 0a 58827i bk15: 0a 58827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00974059
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58826 n_nop=58374 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.0151
n_activity=2392 dram_eff=0.3712
bk0: 64a 58648i bk1: 64a 58605i bk2: 64a 58591i bk3: 64a 58563i bk4: 64a 58626i bk5: 64a 58516i bk6: 16a 58644i bk7: 16a 58682i bk8: 0a 58822i bk9: 0a 58822i bk10: 0a 58823i bk11: 0a 58825i bk12: 0a 58827i bk13: 0a 58828i bk14: 0a 58829i bk15: 0a 58829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00882263
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58826 n_nop=58377 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01499
n_activity=2519 dram_eff=0.3501
bk0: 64a 58646i bk1: 64a 58596i bk2: 64a 58627i bk3: 64a 58507i bk4: 64a 58632i bk5: 64a 58620i bk6: 16a 58679i bk7: 16a 58676i bk8: 0a 58823i bk9: 0a 58824i bk10: 0a 58824i bk11: 0a 58825i bk12: 0a 58825i bk13: 0a 58826i bk14: 0a 58828i bk15: 0a 58828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0115935
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58826 n_nop=58377 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01499
n_activity=2539 dram_eff=0.3474
bk0: 64a 58652i bk1: 64a 58592i bk2: 64a 58648i bk3: 64a 58622i bk4: 64a 58646i bk5: 64a 58607i bk6: 16a 58691i bk7: 16a 58676i bk8: 0a 58823i bk9: 0a 58824i bk10: 0a 58824i bk11: 0a 58825i bk12: 0a 58825i bk13: 0a 58825i bk14: 0a 58826i bk15: 0a 58827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00736069

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3186, Miss = 107, Miss_rate = 0.034, Pending_hits = 8, Reservation_fails = 215
L2_cache_bank[1]: Access = 2241, Miss = 104, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2643, Miss = 106, Miss_rate = 0.040, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 2198, Miss = 104, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2601, Miss = 104, Miss_rate = 0.040, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 2358, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2670, Miss = 104, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2298, Miss = 104, Miss_rate = 0.045, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 2233, Miss = 104, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 2329, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2165, Miss = 104, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2311, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 29233
L2_total_cache_misses = 1253
L2_total_cache_miss_rate = 0.0429
L2_total_cache_pending_hits = 22
L2_total_cache_reservation_fails = 215
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17796
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.110
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=74365
icnt_total_pkts_simt_to_mem=47336
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.38462
	minimum = 6
	maximum = 21
Network latency average = 9.14103
	minimum = 6
	maximum = 18
Slowest packet = 58425
Flit latency average = 7.96053
	minimum = 6
	maximum = 14
Slowest flit = 121607
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00441726
	minimum = 0 (at node 1)
	maximum = 0.0107034 (at node 12)
Accepted packet rate average = 0.00441726
	minimum = 0 (at node 1)
	maximum = 0.0107034 (at node 12)
Injected flit rate average = 0.012912
	minimum = 0 (at node 1)
	maximum = 0.0382263 (at node 26)
Accepted flit rate average= 0.012912
	minimum = 0 (at node 1)
	maximum = 0.0474006 (at node 12)
Injected packet length average = 2.92308
Accepted packet length average = 2.92308
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (36 samples)
	minimum = nan (36 samples)
	maximum = -nan (36 samples)
Network latency average = -nan (36 samples)
	minimum = nan (36 samples)
	maximum = -nan (36 samples)
Flit latency average = -nan (36 samples)
	minimum = nan (36 samples)
	maximum = -nan (36 samples)
Fragmentation average = -nan (36 samples)
	minimum = nan (36 samples)
	maximum = -nan (36 samples)
Injected packet rate average = -nan (36 samples)
	minimum = -nan (36 samples)
	maximum = -nan (36 samples)
Accepted packet rate average = -nan (36 samples)
	minimum = -nan (36 samples)
	maximum = -nan (36 samples)
Injected flit rate average = -nan (36 samples)
	minimum = -nan (36 samples)
	maximum = -nan (36 samples)
Accepted flit rate average = -nan (36 samples)
	minimum = -nan (36 samples)
	maximum = -nan (36 samples)
Injected packet size average = -nan (36 samples)
Accepted packet size average = -nan (36 samples)
Hops average = -nan (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 40105 (inst/sec)
gpgpu_simulation_rate = 2026 (cycle/sec)
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44575)
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44575)
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44575)
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44575)
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44575)
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44575)
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44575)
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44575)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (225,44575), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (226,44575), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (226,44575), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (226,44575), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (227,44575), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (229,44575), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (230,44575), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(7,0,0) tid=(129,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (368,44575), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 16 '_Z7Kernel2PbS_S_S_i' finished on shader 8.
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 369
gpu_sim_insn = 28672
gpu_ipc =      77.7019
gpu_tot_sim_cycle = 44944
gpu_tot_sim_insn = 910995
gpu_tot_ipc =      20.2696
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 11958
gpu_stall_icnt2sh    = 81910
gpu_total_sim_rate=41408

========= Core RFC stats =========
	Total RFC Accesses     = 184484
	Total RFC Misses       = 43933
	Total RFC Read Misses  = 24475
	Total RFC Write Misses = 19458
	Total RFC Evictions    = 70468

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66335
	L1I_total_cache_misses = 693
	L1I_total_cache_miss_rate = 0.0104
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 273, Miss_rate = 0.704, Pending_hits = 96, Reservation_fails = 782
	L1D_cache_core[1]: Access = 501, Miss = 324, Miss_rate = 0.647, Pending_hits = 109, Reservation_fails = 940
	L1D_cache_core[2]: Access = 470, Miss = 309, Miss_rate = 0.657, Pending_hits = 109, Reservation_fails = 930
	L1D_cache_core[3]: Access = 653, Miss = 365, Miss_rate = 0.559, Pending_hits = 114, Reservation_fails = 899
	L1D_cache_core[4]: Access = 2196, Miss = 908, Miss_rate = 0.413, Pending_hits = 161, Reservation_fails = 973
	L1D_cache_core[5]: Access = 6429, Miss = 2948, Miss_rate = 0.459, Pending_hits = 475, Reservation_fails = 5957
	L1D_cache_core[6]: Access = 8404, Miss = 3176, Miss_rate = 0.378, Pending_hits = 624, Reservation_fails = 4876
	L1D_cache_core[7]: Access = 9013, Miss = 3461, Miss_rate = 0.384, Pending_hits = 697, Reservation_fails = 6258
	L1D_cache_core[8]: Access = 8137, Miss = 2997, Miss_rate = 0.368, Pending_hits = 654, Reservation_fails = 4270
	L1D_cache_core[9]: Access = 8587, Miss = 3315, Miss_rate = 0.386, Pending_hits = 663, Reservation_fails = 5468
	L1D_cache_core[10]: Access = 8439, Miss = 3136, Miss_rate = 0.372, Pending_hits = 656, Reservation_fails = 5806
	L1D_cache_core[11]: Access = 8405, Miss = 3126, Miss_rate = 0.372, Pending_hits = 683, Reservation_fails = 5436
	L1D_cache_core[12]: Access = 6878, Miss = 2478, Miss_rate = 0.360, Pending_hits = 585, Reservation_fails = 4955
	L1D_cache_core[13]: Access = 3254, Miss = 964, Miss_rate = 0.296, Pending_hits = 396, Reservation_fails = 1903
	L1D_cache_core[14]: Access = 706, Miss = 386, Miss_rate = 0.547, Pending_hits = 143, Reservation_fails = 871
	L1D_total_cache_accesses = 72460
	L1D_total_cache_misses = 28166
	L1D_total_cache_miss_rate = 0.3887
	L1D_total_cache_pending_hits = 6165
	L1D_total_cache_reservation_fails = 50324
	L1D_cache_data_port_util = 0.136
	L1D_cache_fill_port_util = 0.040
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6011
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 27565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16909
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22759
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 65642
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 693
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
104, 104, 104, 104, 114, 114, 104, 94, 104, 104, 104, 104, 114, 104, 104, 94, 
gpgpu_n_tot_thrd_icount = 3998272
gpgpu_n_tot_w_icount = 124946
gpgpu_n_stall_shd_mem = 91835
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11257
gpgpu_n_mem_write_global = 17950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 145956
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 4095
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 91835
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:81343	W0_Idle:84507	W0_Scoreboard:271040	W1:38422	W2:17792	W3:11717	W4:7459	W5:5164	W6:3555	W7:2824	W8:2228	W9:2390	W10:2148	W11:2180	W12:2799	W13:2101	W14:2163	W15:1437	W16:1250	W17:1427	W18:730	W19:364	W20:195	W21:114	W22:103	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16384
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 90056 {8:11257,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722896 {40:17887,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 472 {8:59,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1530952 {136:11257,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143600 {8:17950,}
traffic_breakdown_memtocore[INST_ACC_R] = 8024 {136:59,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 709 
averagemflatency = 230 
max_icnt2mem_latency = 416 
max_icnt2sh_latency = 44285 
mrq_lat_table:1143 	96 	69 	54 	32 	11 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19918 	9143 	146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	10506 	4015 	7039 	5546 	2030 	130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2062 	3502 	4744 	939 	10 	0 	1 	0 	10 	60 	1683 	13196 	3000 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	72 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1407/6 = 234.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        32        32        32        32        32         9         8         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[2]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
total reads: 1253
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         8         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         8         9         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       1965      2326      1902      1911     10160      6645     11211      7720    none      none      none      none      none      none      none      none  
dram[1]:       2364      2348      2047      1881     10534      7451      8358      6737    none      none      none      none      none      none      none      none  
dram[2]:       2321      2025      2027      2048      9948      7370      8600      7519    none      none      none      none      none      none      none      none  
dram[3]:       2653      2126      2219      1998     11272      6718      8667      6604    none      none      none      none      none      none      none      none  
dram[4]:       2209      2042      1758      2041      6611      7352      7082      7208    none      none      none      none      none      none      none      none  
dram[5]:       2212      1980      1625      1944      6575      7023      7900      6796    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        451       505       459       544       502       550       463       573         0         0         0         0         0         0         0         0
dram[1]:        523       472       537       450       643       515       608       436         0         0         0         0         0         0         0         0
dram[2]:        695       437       645       430       702       583       709       482         0         0         0         0         0         0         0         0
dram[3]:        571       579       573       603       657       593       553       398         0         0         0         0         0         0         0         0
dram[4]:        472       504       454       499       459       513       430       538         0         0         0         0         0         0         0         0
dram[5]:        502       529       494       478       522       504       506       592         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59312 n_nop=58848 n_act=11 n_pre=3 n_req=239 n_rd=422 n_write=28 bw_util=0.01517
n_activity=2808 dram_eff=0.3205
bk0: 68a 59071i bk1: 64a 59094i bk2: 64a 59152i bk3: 64a 59144i bk4: 64a 59122i bk5: 64a 59113i bk6: 18a 59131i bk7: 16a 59177i bk8: 0a 59309i bk9: 0a 59312i bk10: 0a 59312i bk11: 0a 59312i bk12: 0a 59313i bk13: 0a 59314i bk14: 0a 59314i bk15: 0a 59316i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00578298
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59312 n_nop=58860 n_act=9 n_pre=1 n_req=232 n_rd=420 n_write=22 bw_util=0.0149
n_activity=2565 dram_eff=0.3446
bk0: 68a 59103i bk1: 64a 59085i bk2: 64a 59112i bk3: 64a 59071i bk4: 64a 59124i bk5: 64a 59118i bk6: 16a 59175i bk7: 16a 59181i bk8: 0a 59308i bk9: 0a 59311i bk10: 0a 59311i bk11: 0a 59312i bk12: 0a 59312i bk13: 0a 59313i bk14: 0a 59313i bk15: 0a 59313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00713178
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59312 n_nop=58862 n_act=8 n_pre=0 n_req=234 n_rd=416 n_write=26 bw_util=0.0149
n_activity=2507 dram_eff=0.3526
bk0: 64a 59149i bk1: 64a 59083i bk2: 64a 59101i bk3: 64a 59072i bk4: 64a 59103i bk5: 64a 59070i bk6: 16a 59160i bk7: 16a 59166i bk8: 0a 59308i bk9: 0a 59310i bk10: 0a 59310i bk11: 0a 59313i bk12: 0a 59313i bk13: 0a 59313i bk14: 0a 59313i bk15: 0a 59313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00966078
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59312 n_nop=58860 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01497
n_activity=2392 dram_eff=0.3712
bk0: 64a 59134i bk1: 64a 59091i bk2: 64a 59077i bk3: 64a 59049i bk4: 64a 59112i bk5: 64a 59002i bk6: 16a 59130i bk7: 16a 59168i bk8: 0a 59308i bk9: 0a 59308i bk10: 0a 59309i bk11: 0a 59311i bk12: 0a 59313i bk13: 0a 59314i bk14: 0a 59315i bk15: 0a 59315i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00875034
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59312 n_nop=58863 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01487
n_activity=2519 dram_eff=0.3501
bk0: 64a 59132i bk1: 64a 59082i bk2: 64a 59113i bk3: 64a 58993i bk4: 64a 59118i bk5: 64a 59106i bk6: 16a 59165i bk7: 16a 59162i bk8: 0a 59309i bk9: 0a 59310i bk10: 0a 59310i bk11: 0a 59311i bk12: 0a 59311i bk13: 0a 59312i bk14: 0a 59314i bk15: 0a 59314i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0114985
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59312 n_nop=58863 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01487
n_activity=2539 dram_eff=0.3474
bk0: 64a 59138i bk1: 64a 59078i bk2: 64a 59134i bk3: 64a 59108i bk4: 64a 59132i bk5: 64a 59093i bk6: 16a 59177i bk7: 16a 59162i bk8: 0a 59309i bk9: 0a 59310i bk10: 0a 59310i bk11: 0a 59311i bk12: 0a 59311i bk13: 0a 59311i bk14: 0a 59312i bk15: 0a 59313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00730038

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3190, Miss = 107, Miss_rate = 0.034, Pending_hits = 8, Reservation_fails = 215
L2_cache_bank[1]: Access = 2243, Miss = 104, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2648, Miss = 106, Miss_rate = 0.040, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 2200, Miss = 104, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2605, Miss = 104, Miss_rate = 0.040, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 2360, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2674, Miss = 104, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2300, Miss = 104, Miss_rate = 0.045, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 2235, Miss = 104, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 2331, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2167, Miss = 104, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2313, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 29266
L2_total_cache_misses = 1253
L2_total_cache_miss_rate = 0.0428
L2_total_cache_pending_hits = 22
L2_total_cache_reservation_fails = 215
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10143
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17796
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.109
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=74530
icnt_total_pkts_simt_to_mem=47369
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.5
	minimum = 6
	maximum = 21
Network latency average = 9.21212
	minimum = 6
	maximum = 20
Slowest packet = 58510
Flit latency average = 7.86869
	minimum = 6
	maximum = 16
Slowest flit = 121805
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00662451
	minimum = 0 (at node 0)
	maximum = 0.0135501 (at node 8)
Accepted packet rate average = 0.00662451
	minimum = 0 (at node 0)
	maximum = 0.0135501 (at node 8)
Injected flit rate average = 0.0198735
	minimum = 0 (at node 0)
	maximum = 0.0677507 (at node 17)
Accepted flit rate average= 0.0198735
	minimum = 0 (at node 0)
	maximum = 0.0677507 (at node 8)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (37 samples)
	minimum = nan (37 samples)
	maximum = -nan (37 samples)
Network latency average = -nan (37 samples)
	minimum = nan (37 samples)
	maximum = -nan (37 samples)
Flit latency average = -nan (37 samples)
	minimum = nan (37 samples)
	maximum = -nan (37 samples)
Fragmentation average = -nan (37 samples)
	minimum = nan (37 samples)
	maximum = -nan (37 samples)
Injected packet rate average = -nan (37 samples)
	minimum = -nan (37 samples)
	maximum = -nan (37 samples)
Accepted packet rate average = -nan (37 samples)
	minimum = -nan (37 samples)
	maximum = -nan (37 samples)
Injected flit rate average = -nan (37 samples)
	minimum = -nan (37 samples)
	maximum = -nan (37 samples)
Accepted flit rate average = -nan (37 samples)
	minimum = -nan (37 samples)
	maximum = -nan (37 samples)
Injected packet size average = -nan (37 samples)
Accepted packet size average = -nan (37 samples)
Hops average = -nan (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 41408 (inst/sec)
gpgpu_simulation_rate = 2042 (cycle/sec)
Kernel Executed 8 times
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 44944
gpu_tot_sim_insn = 910995
gpu_tot_ipc =      20.2696
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 11958
gpu_stall_icnt2sh    = 81910
gpu_total_sim_rate=41408

========= Core RFC stats =========
	Total RFC Accesses     = 184484
	Total RFC Misses       = 43933
	Total RFC Read Misses  = 24475
	Total RFC Write Misses = 19458
	Total RFC Evictions    = 70468

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66335
	L1I_total_cache_misses = 693
	L1I_total_cache_miss_rate = 0.0104
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 273, Miss_rate = 0.704, Pending_hits = 96, Reservation_fails = 782
	L1D_cache_core[1]: Access = 501, Miss = 324, Miss_rate = 0.647, Pending_hits = 109, Reservation_fails = 940
	L1D_cache_core[2]: Access = 470, Miss = 309, Miss_rate = 0.657, Pending_hits = 109, Reservation_fails = 930
	L1D_cache_core[3]: Access = 653, Miss = 365, Miss_rate = 0.559, Pending_hits = 114, Reservation_fails = 899
	L1D_cache_core[4]: Access = 2196, Miss = 908, Miss_rate = 0.413, Pending_hits = 161, Reservation_fails = 973
	L1D_cache_core[5]: Access = 6429, Miss = 2948, Miss_rate = 0.459, Pending_hits = 475, Reservation_fails = 5957
	L1D_cache_core[6]: Access = 8404, Miss = 3176, Miss_rate = 0.378, Pending_hits = 624, Reservation_fails = 4876
	L1D_cache_core[7]: Access = 9013, Miss = 3461, Miss_rate = 0.384, Pending_hits = 697, Reservation_fails = 6258
	L1D_cache_core[8]: Access = 8137, Miss = 2997, Miss_rate = 0.368, Pending_hits = 654, Reservation_fails = 4270
	L1D_cache_core[9]: Access = 8587, Miss = 3315, Miss_rate = 0.386, Pending_hits = 663, Reservation_fails = 5468
	L1D_cache_core[10]: Access = 8439, Miss = 3136, Miss_rate = 0.372, Pending_hits = 656, Reservation_fails = 5806
	L1D_cache_core[11]: Access = 8405, Miss = 3126, Miss_rate = 0.372, Pending_hits = 683, Reservation_fails = 5436
	L1D_cache_core[12]: Access = 6878, Miss = 2478, Miss_rate = 0.360, Pending_hits = 585, Reservation_fails = 4955
	L1D_cache_core[13]: Access = 3254, Miss = 964, Miss_rate = 0.296, Pending_hits = 396, Reservation_fails = 1903
	L1D_cache_core[14]: Access = 706, Miss = 386, Miss_rate = 0.547, Pending_hits = 143, Reservation_fails = 871
	L1D_total_cache_accesses = 72460
	L1D_total_cache_misses = 28166
	L1D_total_cache_miss_rate = 0.3887
	L1D_total_cache_pending_hits = 6165
	L1D_total_cache_reservation_fails = 50324
	L1D_cache_data_port_util = 0.136
	L1D_cache_fill_port_util = 0.040
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6011
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 27565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16909
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22759
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 65642
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 693
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
104, 104, 104, 104, 114, 114, 104, 94, 104, 104, 104, 104, 114, 104, 104, 94, 
gpgpu_n_tot_thrd_icount = 3998272
gpgpu_n_tot_w_icount = 124946
gpgpu_n_stall_shd_mem = 91835
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11257
gpgpu_n_mem_write_global = 17950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 145956
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 4095
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 91835
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:81343	W0_Idle:84507	W0_Scoreboard:271040	W1:38422	W2:17792	W3:11717	W4:7459	W5:5164	W6:3555	W7:2824	W8:2228	W9:2390	W10:2148	W11:2180	W12:2799	W13:2101	W14:2163	W15:1437	W16:1250	W17:1427	W18:730	W19:364	W20:195	W21:114	W22:103	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16384
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 90056 {8:11257,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722896 {40:17887,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 472 {8:59,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1530952 {136:11257,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143600 {8:17950,}
traffic_breakdown_memtocore[INST_ACC_R] = 8024 {136:59,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 709 
averagemflatency = 230 
max_icnt2mem_latency = 416 
max_icnt2sh_latency = 44285 
mrq_lat_table:1143 	96 	69 	54 	32 	11 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19918 	9143 	146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	10506 	4015 	7039 	5546 	2030 	130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2062 	3502 	4744 	939 	10 	0 	1 	0 	10 	60 	1683 	13196 	3000 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	73 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1407/6 = 234.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        32        32        32        32        32         9         8         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[2]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
total reads: 1253
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         8         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         8         9         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       1965      2326      1902      1911     10160      6645     11211      7720    none      none      none      none      none      none      none      none  
dram[1]:       2364      2348      2047      1881     10534      7451      8358      6737    none      none      none      none      none      none      none      none  
dram[2]:       2321      2025      2027      2048      9948      7370      8600      7519    none      none      none      none      none      none      none      none  
dram[3]:       2653      2126      2219      1998     11272      6718      8667      6604    none      none      none      none      none      none      none      none  
dram[4]:       2209      2042      1758      2041      6611      7352      7082      7208    none      none      none      none      none      none      none      none  
dram[5]:       2212      1980      1625      1944      6575      7023      7900      6796    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        451       505       459       544       502       550       463       573         0         0         0         0         0         0         0         0
dram[1]:        523       472       537       450       643       515       608       436         0         0         0         0         0         0         0         0
dram[2]:        695       437       645       430       702       583       709       482         0         0         0         0         0         0         0         0
dram[3]:        571       579       573       603       657       593       553       398         0         0         0         0         0         0         0         0
dram[4]:        472       504       454       499       459       513       430       538         0         0         0         0         0         0         0         0
dram[5]:        502       529       494       478       522       504       506       592         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59312 n_nop=58848 n_act=11 n_pre=3 n_req=239 n_rd=422 n_write=28 bw_util=0.01517
n_activity=2808 dram_eff=0.3205
bk0: 68a 59071i bk1: 64a 59094i bk2: 64a 59152i bk3: 64a 59144i bk4: 64a 59122i bk5: 64a 59113i bk6: 18a 59131i bk7: 16a 59177i bk8: 0a 59309i bk9: 0a 59312i bk10: 0a 59312i bk11: 0a 59312i bk12: 0a 59313i bk13: 0a 59314i bk14: 0a 59314i bk15: 0a 59316i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00578298
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59312 n_nop=58860 n_act=9 n_pre=1 n_req=232 n_rd=420 n_write=22 bw_util=0.0149
n_activity=2565 dram_eff=0.3446
bk0: 68a 59103i bk1: 64a 59085i bk2: 64a 59112i bk3: 64a 59071i bk4: 64a 59124i bk5: 64a 59118i bk6: 16a 59175i bk7: 16a 59181i bk8: 0a 59308i bk9: 0a 59311i bk10: 0a 59311i bk11: 0a 59312i bk12: 0a 59312i bk13: 0a 59313i bk14: 0a 59313i bk15: 0a 59313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00713178
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59312 n_nop=58862 n_act=8 n_pre=0 n_req=234 n_rd=416 n_write=26 bw_util=0.0149
n_activity=2507 dram_eff=0.3526
bk0: 64a 59149i bk1: 64a 59083i bk2: 64a 59101i bk3: 64a 59072i bk4: 64a 59103i bk5: 64a 59070i bk6: 16a 59160i bk7: 16a 59166i bk8: 0a 59308i bk9: 0a 59310i bk10: 0a 59310i bk11: 0a 59313i bk12: 0a 59313i bk13: 0a 59313i bk14: 0a 59313i bk15: 0a 59313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00966078
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59312 n_nop=58860 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01497
n_activity=2392 dram_eff=0.3712
bk0: 64a 59134i bk1: 64a 59091i bk2: 64a 59077i bk3: 64a 59049i bk4: 64a 59112i bk5: 64a 59002i bk6: 16a 59130i bk7: 16a 59168i bk8: 0a 59308i bk9: 0a 59308i bk10: 0a 59309i bk11: 0a 59311i bk12: 0a 59313i bk13: 0a 59314i bk14: 0a 59315i bk15: 0a 59315i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00875034
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59312 n_nop=58863 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01487
n_activity=2519 dram_eff=0.3501
bk0: 64a 59132i bk1: 64a 59082i bk2: 64a 59113i bk3: 64a 58993i bk4: 64a 59118i bk5: 64a 59106i bk6: 16a 59165i bk7: 16a 59162i bk8: 0a 59309i bk9: 0a 59310i bk10: 0a 59310i bk11: 0a 59311i bk12: 0a 59311i bk13: 0a 59312i bk14: 0a 59314i bk15: 0a 59314i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0114985
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59312 n_nop=58863 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01487
n_activity=2539 dram_eff=0.3474
bk0: 64a 59138i bk1: 64a 59078i bk2: 64a 59134i bk3: 64a 59108i bk4: 64a 59132i bk5: 64a 59093i bk6: 16a 59177i bk7: 16a 59162i bk8: 0a 59309i bk9: 0a 59310i bk10: 0a 59310i bk11: 0a 59311i bk12: 0a 59311i bk13: 0a 59311i bk14: 0a 59312i bk15: 0a 59313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00730038

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3190, Miss = 107, Miss_rate = 0.034, Pending_hits = 8, Reservation_fails = 215
L2_cache_bank[1]: Access = 2243, Miss = 104, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2648, Miss = 106, Miss_rate = 0.040, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 2200, Miss = 104, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2605, Miss = 104, Miss_rate = 0.040, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 2360, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2674, Miss = 104, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2300, Miss = 104, Miss_rate = 0.045, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 2235, Miss = 104, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 2331, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2167, Miss = 104, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2313, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 29266
L2_total_cache_misses = 1253
L2_total_cache_miss_rate = 0.0428
L2_total_cache_pending_hits = 22
L2_total_cache_reservation_fails = 215
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10143
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17796
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.109
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=74530
icnt_total_pkts_simt_to_mem=47369
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (38 samples)
	minimum = nan (38 samples)
	maximum = -nan (38 samples)
Network latency average = -nan (38 samples)
	minimum = nan (38 samples)
	maximum = -nan (38 samples)
Flit latency average = -nan (38 samples)
	minimum = nan (38 samples)
	maximum = -nan (38 samples)
Fragmentation average = -nan (38 samples)
	minimum = nan (38 samples)
	maximum = -nan (38 samples)
Injected packet rate average = -nan (38 samples)
	minimum = -nan (38 samples)
	maximum = -nan (38 samples)
Accepted packet rate average = -nan (38 samples)
	minimum = -nan (38 samples)
	maximum = -nan (38 samples)
Injected flit rate average = -nan (38 samples)
	minimum = -nan (38 samples)
	maximum = -nan (38 samples)
Accepted flit rate average = -nan (38 samples)
	minimum = -nan (38 samples)
	maximum = -nan (38 samples)
Injected packet size average = -nan (38 samples)
Accepted packet size average = -nan (38 samples)
Hops average = -nan (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 44944
gpu_tot_sim_insn = 910995
gpu_tot_ipc =      20.2696
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 11958
gpu_stall_icnt2sh    = 81910
gpu_total_sim_rate=41408

========= Core RFC stats =========
	Total RFC Accesses     = 184484
	Total RFC Misses       = 43933
	Total RFC Read Misses  = 24475
	Total RFC Write Misses = 19458
	Total RFC Evictions    = 70468

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66335
	L1I_total_cache_misses = 693
	L1I_total_cache_miss_rate = 0.0104
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 273, Miss_rate = 0.704, Pending_hits = 96, Reservation_fails = 782
	L1D_cache_core[1]: Access = 501, Miss = 324, Miss_rate = 0.647, Pending_hits = 109, Reservation_fails = 940
	L1D_cache_core[2]: Access = 470, Miss = 309, Miss_rate = 0.657, Pending_hits = 109, Reservation_fails = 930
	L1D_cache_core[3]: Access = 653, Miss = 365, Miss_rate = 0.559, Pending_hits = 114, Reservation_fails = 899
	L1D_cache_core[4]: Access = 2196, Miss = 908, Miss_rate = 0.413, Pending_hits = 161, Reservation_fails = 973
	L1D_cache_core[5]: Access = 6429, Miss = 2948, Miss_rate = 0.459, Pending_hits = 475, Reservation_fails = 5957
	L1D_cache_core[6]: Access = 8404, Miss = 3176, Miss_rate = 0.378, Pending_hits = 624, Reservation_fails = 4876
	L1D_cache_core[7]: Access = 9013, Miss = 3461, Miss_rate = 0.384, Pending_hits = 697, Reservation_fails = 6258
	L1D_cache_core[8]: Access = 8137, Miss = 2997, Miss_rate = 0.368, Pending_hits = 654, Reservation_fails = 4270
	L1D_cache_core[9]: Access = 8587, Miss = 3315, Miss_rate = 0.386, Pending_hits = 663, Reservation_fails = 5468
	L1D_cache_core[10]: Access = 8439, Miss = 3136, Miss_rate = 0.372, Pending_hits = 656, Reservation_fails = 5806
	L1D_cache_core[11]: Access = 8405, Miss = 3126, Miss_rate = 0.372, Pending_hits = 683, Reservation_fails = 5436
	L1D_cache_core[12]: Access = 6878, Miss = 2478, Miss_rate = 0.360, Pending_hits = 585, Reservation_fails = 4955
	L1D_cache_core[13]: Access = 3254, Miss = 964, Miss_rate = 0.296, Pending_hits = 396, Reservation_fails = 1903
	L1D_cache_core[14]: Access = 706, Miss = 386, Miss_rate = 0.547, Pending_hits = 143, Reservation_fails = 871
	L1D_total_cache_accesses = 72460
	L1D_total_cache_misses = 28166
	L1D_total_cache_miss_rate = 0.3887
	L1D_total_cache_pending_hits = 6165
	L1D_total_cache_reservation_fails = 50324
	L1D_cache_data_port_util = 0.136
	L1D_cache_fill_port_util = 0.040
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6011
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 27565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16909
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22759
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 65642
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 693
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
104, 104, 104, 104, 114, 114, 104, 94, 104, 104, 104, 104, 114, 104, 104, 94, 
gpgpu_n_tot_thrd_icount = 3998272
gpgpu_n_tot_w_icount = 124946
gpgpu_n_stall_shd_mem = 91835
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11257
gpgpu_n_mem_write_global = 17950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 145956
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 4095
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 91835
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:81343	W0_Idle:84507	W0_Scoreboard:271040	W1:38422	W2:17792	W3:11717	W4:7459	W5:5164	W6:3555	W7:2824	W8:2228	W9:2390	W10:2148	W11:2180	W12:2799	W13:2101	W14:2163	W15:1437	W16:1250	W17:1427	W18:730	W19:364	W20:195	W21:114	W22:103	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16384
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 90056 {8:11257,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722896 {40:17887,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 472 {8:59,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1530952 {136:11257,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143600 {8:17950,}
traffic_breakdown_memtocore[INST_ACC_R] = 8024 {136:59,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 709 
averagemflatency = 230 
max_icnt2mem_latency = 416 
max_icnt2sh_latency = 44285 
mrq_lat_table:1143 	96 	69 	54 	32 	11 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19918 	9143 	146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	10506 	4015 	7039 	5546 	2030 	130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2062 	3502 	4744 	939 	10 	0 	1 	0 	10 	60 	1683 	13196 	3000 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	73 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.500000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 17.000000       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1407/6 = 234.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        32        32        32        32        32         9         8         0         0         0         0         0         0         0         0 
dram[1]:        34        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[2]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        32        32        32        32        32        32         8         8         0         0         0         0         0         0         0         0 
total reads: 1253
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         3         4        13         8         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         3         2         8         9         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         5         9         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         3         7         9         9         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         3         5         9         8         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         5         8         9         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       1965      2326      1902      1911     10160      6645     11211      7720    none      none      none      none      none      none      none      none  
dram[1]:       2364      2348      2047      1881     10534      7451      8358      6737    none      none      none      none      none      none      none      none  
dram[2]:       2321      2025      2027      2048      9948      7370      8600      7519    none      none      none      none      none      none      none      none  
dram[3]:       2653      2126      2219      1998     11272      6718      8667      6604    none      none      none      none      none      none      none      none  
dram[4]:       2209      2042      1758      2041      6611      7352      7082      7208    none      none      none      none      none      none      none      none  
dram[5]:       2212      1980      1625      1944      6575      7023      7900      6796    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        451       505       459       544       502       550       463       573         0         0         0         0         0         0         0         0
dram[1]:        523       472       537       450       643       515       608       436         0         0         0         0         0         0         0         0
dram[2]:        695       437       645       430       702       583       709       482         0         0         0         0         0         0         0         0
dram[3]:        571       579       573       603       657       593       553       398         0         0         0         0         0         0         0         0
dram[4]:        472       504       454       499       459       513       430       538         0         0         0         0         0         0         0         0
dram[5]:        502       529       494       478       522       504       506       592         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59312 n_nop=58848 n_act=11 n_pre=3 n_req=239 n_rd=422 n_write=28 bw_util=0.01517
n_activity=2808 dram_eff=0.3205
bk0: 68a 59071i bk1: 64a 59094i bk2: 64a 59152i bk3: 64a 59144i bk4: 64a 59122i bk5: 64a 59113i bk6: 18a 59131i bk7: 16a 59177i bk8: 0a 59309i bk9: 0a 59312i bk10: 0a 59312i bk11: 0a 59312i bk12: 0a 59313i bk13: 0a 59314i bk14: 0a 59314i bk15: 0a 59316i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00578298
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59312 n_nop=58860 n_act=9 n_pre=1 n_req=232 n_rd=420 n_write=22 bw_util=0.0149
n_activity=2565 dram_eff=0.3446
bk0: 68a 59103i bk1: 64a 59085i bk2: 64a 59112i bk3: 64a 59071i bk4: 64a 59124i bk5: 64a 59118i bk6: 16a 59175i bk7: 16a 59181i bk8: 0a 59308i bk9: 0a 59311i bk10: 0a 59311i bk11: 0a 59312i bk12: 0a 59312i bk13: 0a 59313i bk14: 0a 59313i bk15: 0a 59313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00713178
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59312 n_nop=58862 n_act=8 n_pre=0 n_req=234 n_rd=416 n_write=26 bw_util=0.0149
n_activity=2507 dram_eff=0.3526
bk0: 64a 59149i bk1: 64a 59083i bk2: 64a 59101i bk3: 64a 59072i bk4: 64a 59103i bk5: 64a 59070i bk6: 16a 59160i bk7: 16a 59166i bk8: 0a 59308i bk9: 0a 59310i bk10: 0a 59310i bk11: 0a 59313i bk12: 0a 59313i bk13: 0a 59313i bk14: 0a 59313i bk15: 0a 59313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00966078
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59312 n_nop=58860 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01497
n_activity=2392 dram_eff=0.3712
bk0: 64a 59134i bk1: 64a 59091i bk2: 64a 59077i bk3: 64a 59049i bk4: 64a 59112i bk5: 64a 59002i bk6: 16a 59130i bk7: 16a 59168i bk8: 0a 59308i bk9: 0a 59308i bk10: 0a 59309i bk11: 0a 59311i bk12: 0a 59313i bk13: 0a 59314i bk14: 0a 59315i bk15: 0a 59315i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00875034
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59312 n_nop=58863 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01487
n_activity=2519 dram_eff=0.3501
bk0: 64a 59132i bk1: 64a 59082i bk2: 64a 59113i bk3: 64a 58993i bk4: 64a 59118i bk5: 64a 59106i bk6: 16a 59165i bk7: 16a 59162i bk8: 0a 59309i bk9: 0a 59310i bk10: 0a 59310i bk11: 0a 59311i bk12: 0a 59311i bk13: 0a 59312i bk14: 0a 59314i bk15: 0a 59314i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0114985
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59312 n_nop=58863 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01487
n_activity=2539 dram_eff=0.3474
bk0: 64a 59138i bk1: 64a 59078i bk2: 64a 59134i bk3: 64a 59108i bk4: 64a 59132i bk5: 64a 59093i bk6: 16a 59177i bk7: 16a 59162i bk8: 0a 59309i bk9: 0a 59310i bk10: 0a 59310i bk11: 0a 59311i bk12: 0a 59311i bk13: 0a 59311i bk14: 0a 59312i bk15: 0a 59313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00730038

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3190, Miss = 107, Miss_rate = 0.034, Pending_hits = 8, Reservation_fails = 215
L2_cache_bank[1]: Access = 2243, Miss = 104, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2648, Miss = 106, Miss_rate = 0.040, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 2200, Miss = 104, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2605, Miss = 104, Miss_rate = 0.040, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 2360, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2674, Miss = 104, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2300, Miss = 104, Miss_rate = 0.045, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 2235, Miss = 104, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 2331, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2167, Miss = 104, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2313, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 29266
L2_total_cache_misses = 1253
L2_total_cache_miss_rate = 0.0428
L2_total_cache_pending_hits = 22
L2_total_cache_reservation_fails = 215
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10143
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17796
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.109
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=74530
icnt_total_pkts_simt_to_mem=47369
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (39 samples)
	minimum = nan (39 samples)
	maximum = -nan (39 samples)
Network latency average = -nan (39 samples)
	minimum = nan (39 samples)
	maximum = -nan (39 samples)
Flit latency average = -nan (39 samples)
	minimum = nan (39 samples)
	maximum = -nan (39 samples)
Fragmentation average = -nan (39 samples)
	minimum = nan (39 samples)
	maximum = -nan (39 samples)
Injected packet rate average = -nan (39 samples)
	minimum = -nan (39 samples)
	maximum = -nan (39 samples)
Accepted packet rate average = -nan (39 samples)
	minimum = -nan (39 samples)
	maximum = -nan (39 samples)
Injected flit rate average = -nan (39 samples)
	minimum = -nan (39 samples)
	maximum = -nan (39 samples)
Accepted flit rate average = -nan (39 samples)
	minimum = -nan (39 samples)
	maximum = -nan (39 samples)
Injected packet size average = -nan (39 samples)
Accepted packet size average = -nan (39 samples)
Hops average = -nan (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
Result stored in result.txt
