5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (casez4.vcd) 2 -o (casez4.cdd) 2 -v (casez4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 casez4.v 10 33 1
2 1 1 0 0 2 100c 0 0 40 1 a
2 2 29 0 0 2 1008 1 0 1 18 0 1 0 0 0 0
2 3 45 15 70008 5 100a 2 0 1 18 0 1 0 0 0 0
2 4 0 17 40011 1 61004 0 0 40 16 0 0 0 0
2 5 1 16 90009 3 100e 0 0 40 1 a
2 6 2f 17 0 2 114e 4 5 1 18 0 1 1 1 0 0
2 7 0 18 40011 1 61008 0 0 40 16 1 0 0 0
2 8 2f 18 0 1 120a 7 5 1 18 0 1 0 1 0 0
2 9 0 18 1a001d 1 21008 0 0 1 16 1 0
2 10 1 18 160016 0 1410 0 0 1 1 b
2 11 37 18 16001d 1 1a 9 10
2 12 0 17 1a001d 1 21004 0 0 1 16 0 0
2 13 1 17 160016 0 1410 0 0 1 1 b
2 14 37 17 16001d 1 16 12 13
1 a 1 12 7000b 1 0 39 0 40 17 0 ffffffff 0 1 0 0 0 ff 0 0 0 0
1 b 2 13 107000b 1 0 0 0 1 17 0 1 0 1 0 0
4 3 15 7 1 6 0 3
4 6 17 0 0 14 8 3
4 14 17 22 6 3 3 3
4 8 18 0 4 11 3 3
4 11 18 22 6 3 3 3
3 1 main.$u0 "main.$u0" 0 casez4.v 0 31 1
