// Seed: 913480078
module module_0;
  logic [7:0] id_1;
  id_2(
      .id_0(id_3),
      .id_1(1),
      .id_2(1),
      .id_3(),
      .id_4(id_3),
      .id_5(),
      .id_6(1),
      .id_7(id_1),
      .id_8(1'b0),
      .id_9(id_1[1] + !1),
      .id_10(id_3),
      .id_11(1),
      .id_12(1)
  );
  supply0 id_4;
  assign id_3 = id_1;
  assign id_4 = 1 !== 1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input tri1 id_2
);
  assign id_1 = (~$display);
  wire id_4;
  wire id_5;
  module_0();
endmodule
