#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Oct 31 20:08:14 2025
# Process ID         : 122080
# Current directory  : /home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_var_top_0_0_synth_1
# Command line       : vivado -log LayerNorm_cal_var_top_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source LayerNorm_cal_var_top_0_0.tcl
# Log file           : /home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_var_top_0_0_synth_1/LayerNorm_cal_var_top_0_0.vds
# Journal file       : /home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_var_top_0_0_synth_1/vivado.jou
# Running On         : Hua
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13700H
# CPU Frequency      : 400.000 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16476 MB
# Swap memory        : 0 MB
# Total Virtual      : 16476 MB
# Available Virtual  : 6965 MB
#-----------------------------------------------------------
source LayerNorm_cal_var_top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/alhua/vivado/Vivado/2024.2/data/ip'.
Command: synth_design -top LayerNorm_cal_var_top_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 122134
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2446.457 ; gain = 126.688 ; free physical = 225 ; free virtual = 5234
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LayerNorm_cal_var_top_0_0' [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/bd/LayerNorm/ip/LayerNorm_cal_var_top_0_0/synth/LayerNorm_cal_var_top_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'cal_var_top' [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/cal_var_top.v:25]
INFO: [Synth 8-6157] synthesizing module 'bf_sub' [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_var_top_0_0_synth_1/.Xil/Vivado-122080-Hua/realtime/bf_sub_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bf_sub' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_var_top_0_0_synth_1/.Xil/Vivado-122080-Hua/realtime/bf_sub_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'var_fifo' [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/var_fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'align_mul' [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_var_top_0_0_synth_1/.Xil/Vivado-122080-Hua/realtime/align_mul_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'align_mul' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_var_top_0_0_synth_1/.Xil/Vivado-122080-Hua/realtime/align_mul_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'var_fifo' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/var_fifo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cal_var_top' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/cal_var_top.v:25]
INFO: [Synth 8-6155] done synthesizing module 'LayerNorm_cal_var_top_0_0' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/bd/LayerNorm/ip/LayerNorm_cal_var_top_0_0/synth/LayerNorm_cal_var_top_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2519.426 ; gain = 199.656 ; free physical = 239 ; free virtual = 5151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2525.363 ; gain = 205.594 ; free physical = 239 ; free virtual = 5151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2525.363 ; gain = 205.594 ; free physical = 239 ; free virtual = 5151
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2529.363 ; gain = 0.000 ; free physical = 239 ; free virtual = 5151
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/align_mul/align_mul/align_mul_in_context.xdc] for cell 'inst/fifo_uv/shift_ram_u'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/align_mul/align_mul/align_mul_in_context.xdc] for cell 'inst/fifo_uv/shift_ram_u'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/cal_var'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/cal_var'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/bd/LayerNorm/ip/LayerNorm_cal_var_top_0_0/LayerNorm_cal_var_top_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/bd/LayerNorm/ip/LayerNorm_cal_var_top_0_0/LayerNorm_cal_var_top_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_var_top_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_var_top_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2618.164 ; gain = 0.000 ; free physical = 230 ; free virtual = 5142
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2618.164 ; gain = 0.000 ; free physical = 230 ; free virtual = 5142
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2618.164 ; gain = 298.395 ; free physical = 237 ; free virtual = 5148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2626.168 ; gain = 306.398 ; free physical = 237 ; free virtual = 5148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_var_top_0_0_synth_1/dont_touch.xdc, line 15).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fifo_uv/shift_ram_u. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cal_var. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2626.168 ; gain = 306.398 ; free physical = 237 ; free virtual = 5148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2626.168 ; gain = 306.398 ; free physical = 237 ; free virtual = 5149
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2626.168 ; gain = 306.398 ; free physical = 239 ; free virtual = 5152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3241.023 ; gain = 921.254 ; free physical = 170 ; free virtual = 4598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3250.039 ; gain = 930.270 ; free physical = 155 ; free virtual = 4582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3251.047 ; gain = 931.277 ; free physical = 155 ; free virtual = 4582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3412.859 ; gain = 1093.090 ; free physical = 218 ; free virtual = 4450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3412.859 ; gain = 1093.090 ; free physical = 218 ; free virtual = 4450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3412.859 ; gain = 1093.090 ; free physical = 218 ; free virtual = 4450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3412.859 ; gain = 1093.090 ; free physical = 218 ; free virtual = 4450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3412.859 ; gain = 1093.090 ; free physical = 218 ; free virtual = 4450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3412.859 ; gain = 1093.090 ; free physical = 218 ; free virtual = 4450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |bf_sub        |         1|
|2     |align_mul     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |align_mul |     1|
|2     |bf_sub    |     1|
|3     |LUT1      |     1|
|4     |LUT2      |     2|
|5     |LUT4      |     3|
|6     |FDCE      |     9|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3412.859 ; gain = 1093.090 ; free physical = 218 ; free virtual = 4450
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3412.859 ; gain = 1000.289 ; free physical = 218 ; free virtual = 4450
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3412.859 ; gain = 1093.090 ; free physical = 218 ; free virtual = 4449
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3412.859 ; gain = 0.000 ; free physical = 376 ; free virtual = 4608
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3412.859 ; gain = 0.000 ; free physical = 377 ; free virtual = 4609
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d1832dfe
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 3412.859 ; gain = 1969.949 ; free physical = 377 ; free virtual = 4609
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2895.769; main = 2722.134; forked = 306.511
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4263.820; main = 3395.059; forked = 924.789
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3419.066 ; gain = 0.000 ; free physical = 377 ; free virtual = 4609
INFO: [Common 17-1381] The checkpoint '/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_var_top_0_0_synth_1/LayerNorm_cal_var_top_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file LayerNorm_cal_var_top_0_0_utilization_synth.rpt -pb LayerNorm_cal_var_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 31 20:08:44 2025...
