TimeQuest Timing Analyzer report for DE2_test_uartRX
Wed Feb 13 13:33:20 2019
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clockDiv2:clockDiv|CK_div2_int'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'clockDiv2:clockDiv|CK_div2_int'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'clockDiv2:clockDiv|CK_div2_int'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'clockDiv2:clockDiv|CK_div2_int'
 29. Fast Model Setup: 'CLOCK_50'
 30. Fast Model Hold: 'CLOCK_50'
 31. Fast Model Hold: 'clockDiv2:clockDiv|CK_div2_int'
 32. Fast Model Minimum Pulse Width: 'CLOCK_50'
 33. Fast Model Minimum Pulse Width: 'clockDiv2:clockDiv|CK_div2_int'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Progagation Delay
 46. Minimum Progagation Delay
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; DE2_test_uartRX                                                 ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C35F672C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                         ;
+--------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------+
; Clock Name                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                            ;
+--------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------+
; CLOCK_50                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                       ;
; clockDiv2:clockDiv|CK_div2_int ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clockDiv2:clockDiv|CK_div2_int } ;
+--------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------+


+----------------------------------------------------------------------+
; Slow Model Fmax Summary                                              ;
+------------+-----------------+--------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                     ; Note ;
+------------+-----------------+--------------------------------+------+
; 333.22 MHz ; 333.22 MHz      ; clockDiv2:clockDiv|CK_div2_int ;      ;
+------------+-----------------+--------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------+
; Slow Model Setup Summary                                ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; clockDiv2:clockDiv|CK_div2_int ; -2.001 ; -63.398       ;
; CLOCK_50                       ; 2.262  ; 0.000         ;
+--------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow Model Hold Summary                                 ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; CLOCK_50                       ; -1.992 ; -1.992        ;
; clockDiv2:clockDiv|CK_div2_int ; 0.391  ; 0.000         ;
+--------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                  ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; CLOCK_50                       ; -1.380 ; -2.380        ;
; clockDiv2:clockDiv|CK_div2_int ; -0.500 ; -41.000       ;
+--------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clockDiv2:clockDiv|CK_div2_int'                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -2.001 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 3.039      ;
; -2.001 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 3.039      ;
; -2.001 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 3.039      ;
; -2.001 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 3.039      ;
; -1.946 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 2.984      ;
; -1.946 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 2.984      ;
; -1.946 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 2.984      ;
; -1.946 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 2.984      ;
; -1.896 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 2.934      ;
; -1.896 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 2.934      ;
; -1.896 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 2.934      ;
; -1.896 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 2.934      ;
; -1.833 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.872      ;
; -1.833 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.872      ;
; -1.833 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.872      ;
; -1.833 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.872      ;
; -1.833 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.872      ;
; -1.833 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.872      ;
; -1.833 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.872      ;
; -1.812 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.003     ; 2.845      ;
; -1.810 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_2                                                         ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.003     ; 2.843      ;
; -1.777 ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[1] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.002     ; 2.811      ;
; -1.756 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.006      ; 2.798      ;
; -1.756 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.006      ; 2.798      ;
; -1.756 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.006      ; 2.798      ;
; -1.756 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.006      ; 2.798      ;
; -1.756 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.006      ; 2.798      ;
; -1.756 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.006      ; 2.798      ;
; -1.756 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.006      ; 2.798      ;
; -1.750 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.003     ; 2.783      ;
; -1.748 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_2                                                         ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.003     ; 2.781      ;
; -1.731 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.770      ;
; -1.731 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.770      ;
; -1.731 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.770      ;
; -1.731 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.770      ;
; -1.731 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.770      ;
; -1.731 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.770      ;
; -1.731 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.770      ;
; -1.651 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.001     ; 2.686      ;
; -1.651 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.001     ; 2.686      ;
; -1.651 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.001     ; 2.686      ;
; -1.651 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.001     ; 2.686      ;
; -1.649 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.003     ; 2.682      ;
; -1.647 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_2                                                         ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.003     ; 2.680      ;
; -1.636 ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]   ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.009     ; 2.663      ;
; -1.588 ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[2] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.002     ; 2.622      ;
; -1.587 ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]   ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.009     ; 2.614      ;
; -1.579 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.006      ; 2.621      ;
; -1.579 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.006      ; 2.621      ;
; -1.579 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.006      ; 2.621      ;
; -1.579 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.006      ; 2.621      ;
; -1.579 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.006      ; 2.621      ;
; -1.579 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.006      ; 2.621      ;
; -1.579 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.006      ; 2.621      ;
; -1.578 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.617      ;
; -1.578 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.617      ;
; -1.578 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.617      ;
; -1.578 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.617      ;
; -1.577 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.616      ;
; -1.577 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.616      ;
; -1.577 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.616      ;
; -1.577 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.616      ;
; -1.577 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.616      ;
; -1.551 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_2                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 2.589      ;
; -1.551 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_2                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 2.589      ;
; -1.551 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_2                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 2.589      ;
; -1.551 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_2                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 2.589      ;
; -1.546 ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]   ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.009     ; 2.573      ;
; -1.540 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.003     ; 2.573      ;
; -1.523 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.562      ;
; -1.523 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.562      ;
; -1.523 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.562      ;
; -1.523 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.562      ;
; -1.522 ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                          ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.003     ; 2.555      ;
; -1.522 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.561      ;
; -1.522 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.561      ;
; -1.522 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.561      ;
; -1.522 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.561      ;
; -1.522 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.561      ;
; -1.511 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]   ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.009      ; 2.556      ;
; -1.511 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]   ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.009      ; 2.556      ;
; -1.511 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]   ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.009      ; 2.556      ;
; -1.511 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]   ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.009      ; 2.556      ;
; -1.507 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_2                                                             ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.003     ; 2.540      ;
; -1.505 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.003     ; 2.538      ;
; -1.503 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_2                                                         ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.003     ; 2.536      ;
; -1.498 ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[1] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.002     ; 2.532      ;
; -1.486 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_4                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 2.524      ;
; -1.486 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_4                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 2.524      ;
; -1.486 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_4                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 2.524      ;
; -1.486 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_4                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 2.524      ;
; -1.478 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]   ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.009      ; 2.523      ;
; -1.478 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]   ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.009      ; 2.523      ;
; -1.478 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]   ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.009      ; 2.523      ;
; -1.478 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]   ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.009      ; 2.523      ;
; -1.475 ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                          ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.003     ; 2.508      ;
; -1.473 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.512      ;
; -1.473 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.512      ;
; -1.473 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.512      ;
; -1.473 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 2.512      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                    ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; 2.262 ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; CLOCK_50    ; 0.500        ; 2.133      ; 0.657      ;
; 2.762 ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; CLOCK_50    ; 1.000        ; 2.133      ; 0.657      ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                      ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -1.992 ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; CLOCK_50    ; 0.000        ; 2.133      ; 0.657      ;
; -1.492 ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; CLOCK_50    ; -0.500       ; 2.133      ; 0.657      ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clockDiv2:clockDiv|CK_div2_int'                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.391 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_3                                                             ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_3                                                             ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_1                                                             ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_1                                                             ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.520 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]   ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]   ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.787      ;
; 0.523 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.789      ;
; 0.527 ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[3] ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[3] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.793      ;
; 0.528 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.794      ;
; 0.533 ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                          ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.799      ;
; 0.533 ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                          ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.799      ;
; 0.540 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.806      ;
; 0.664 ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                          ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.930      ;
; 0.676 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.942      ;
; 0.765 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_3                                                             ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.031      ;
; 0.779 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.002      ; 1.047      ;
; 0.784 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.002      ; 1.052      ;
; 0.795 ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[0] ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[0] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]   ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]   ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.061      ;
; 0.799 ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[1] ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[1] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.065      ;
; 0.800 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1] ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.066      ;
; 0.810 ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[2] ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[2] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0] ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.076      ;
; 0.811 ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                          ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.077      ;
; 0.813 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2] ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4] ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.080      ;
; 0.827 ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]   ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]   ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.093      ;
; 0.828 ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]   ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]   ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.094      ;
; 0.834 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3] ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.100      ;
; 0.841 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_1                                                             ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.107      ;
; 0.845 ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                          ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.111      ;
; 0.850 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_2                                                         ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_2                                                             ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.116      ;
; 0.853 ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                          ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.119      ;
; 0.886 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_4                                                         ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.152      ;
; 0.942 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.002      ; 1.210      ;
; 0.943 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.002      ; 1.211      ;
; 0.954 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.220      ;
; 0.957 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_1                                                             ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.223      ;
; 0.968 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_2                                                             ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.234      ;
; 1.010 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.002      ; 1.278      ;
; 1.016 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.003      ; 1.285      ;
; 1.016 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.003      ; 1.285      ;
; 1.017 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.002      ; 1.285      ;
; 1.017 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_4                                                         ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.003      ; 1.286      ;
; 1.023 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_2                                                             ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.289      ;
; 1.082 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_2                                                             ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.348      ;
; 1.084 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.002      ; 1.352      ;
; 1.086 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.002      ; 1.354      ;
; 1.168 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.003      ; 1.437      ;
; 1.169 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.003      ; 1.438      ;
; 1.169 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.003      ; 1.438      ;
; 1.169 ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                          ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; -0.003     ; 1.432      ;
; 1.178 ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[0] ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[1] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.444      ;
; 1.179 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; -0.003     ; 1.442      ;
; 1.182 ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[1] ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[2] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.448      ;
; 1.183 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1] ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.449      ;
; 1.191 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.006      ; 1.463      ;
; 1.193 ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[2] ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[3] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.459      ;
; 1.193 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0] ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.459      ;
; 1.196 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2] ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.462      ;
; 1.199 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.465      ;
; 1.212 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.003      ; 1.481      ;
; 1.212 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.003      ; 1.481      ;
; 1.213 ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]   ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]   ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.479      ;
; 1.214 ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]   ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]   ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.480      ;
; 1.214 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_2                                                             ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_2                                                             ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.480      ;
; 1.214 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.003      ; 1.483      ;
; 1.216 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.003      ; 1.485      ;
; 1.216 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.003      ; 1.485      ;
; 1.217 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_2                                                             ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_2                                                         ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.483      ;
; 1.217 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.003      ; 1.486      ;
; 1.217 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.003      ; 1.486      ;
; 1.220 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3] ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.486      ;
; 1.223 ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                          ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.001      ; 1.490      ;
; 1.232 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_3                                                             ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.498      ;
; 1.249 ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[0] ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[2] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.515      ;
; 1.250 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_4                                                         ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.516      ;
; 1.253 ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[1] ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[3] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.519      ;
; 1.254 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1] ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.520      ;
; 1.257 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.003      ; 1.526      ;
; 1.257 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.523      ;
; 1.260 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.003      ; 1.529      ;
; 1.264 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0] ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.530      ;
; 1.267 ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[3] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; -0.002     ; 1.531      ;
; 1.267 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2] ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.533      ;
; 1.270 ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]   ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]   ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.536      ;
; 1.293 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_1                                                             ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; -0.003     ; 1.556      ;
; 1.294 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_1                                                             ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_2                                                         ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; -0.003     ; 1.557      ;
; 1.300 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.003      ; 1.569      ;
; 1.311 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.003      ; 1.580      ;
; 1.317 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.003      ; 1.586      ;
; 1.317 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.003      ; 1.586      ;
; 1.320 ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[0] ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[3] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.586      ;
; 1.323 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.003      ; 1.592      ;
; 1.325 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.003      ; 1.594      ;
; 1.325 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1] ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 1.591      ;
; 1.327 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.003      ; 1.596      ;
; 1.328 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.003      ; 1.597      ;
; 1.328 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.003      ; 1.597      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockDiv|CK_div2_int|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockDiv|CK_div2_int|clk       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clockDiv2:clockDiv|CK_div2_int'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_1                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_1                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_2                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_2                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_3                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_3                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_2                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_2                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_4                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_4                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.DATA_AVAILABLE|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.DATA_AVAILABLE|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.END_STATE_COUNT|clk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.END_STATE_COUNT|clk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.END_STATE_SHIFT_IN|clk                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.END_STATE_SHIFT_IN|clk                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.IDLE_1|clk                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.IDLE_1|clk                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.IDLE_2|clk                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.IDLE_2|clk                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.IDLE_3|clk                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.IDLE_3|clk                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.RESET|clk                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.RESET|clk                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.SHIFT_DOUT|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.SHIFT_DOUT|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.SHIFT_IN_1|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.SHIFT_IN_1|clk                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+
; Data Port ; Clock Port                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+
; SW[*]     ; clockDiv2:clockDiv|CK_div2_int ; 4.445 ; 4.445 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  SW[2]    ; clockDiv2:clockDiv|CK_div2_int ; 4.445 ; 4.445 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
; UART_RXD  ; clockDiv2:clockDiv|CK_div2_int ; 3.349 ; 3.349 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; SW[*]     ; clockDiv2:clockDiv|CK_div2_int ; -3.611 ; -3.611 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  SW[2]    ; clockDiv2:clockDiv|CK_div2_int ; -3.611 ; -3.611 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
; UART_RXD  ; clockDiv2:clockDiv|CK_div2_int ; -3.119 ; -3.119 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+------------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port  ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+------------+--------------------------------+--------+--------+------------+--------------------------------+
; GPIO_1[*]  ; CLOCK_50                       ; 4.808  ; 4.808  ; Rise       ; CLOCK_50                       ;
;  GPIO_1[0] ; CLOCK_50                       ; 4.808  ; 4.808  ; Rise       ; CLOCK_50                       ;
; GPIO_1[*]  ; CLOCK_50                       ; 4.808  ; 4.808  ; Fall       ; CLOCK_50                       ;
;  GPIO_1[0] ; CLOCK_50                       ; 4.808  ; 4.808  ; Fall       ; CLOCK_50                       ;
; GPIO_1[*]  ; clockDiv2:clockDiv|CK_div2_int ; 8.628  ; 8.628  ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  GPIO_1[1] ; clockDiv2:clockDiv|CK_div2_int ; 5.461  ;        ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  GPIO_1[3] ; clockDiv2:clockDiv|CK_div2_int ; 8.628  ; 8.628  ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
; LEDG[*]    ; clockDiv2:clockDiv|CK_div2_int ; 11.554 ; 11.554 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[0]   ; clockDiv2:clockDiv|CK_div2_int ; 10.313 ; 10.313 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[1]   ; clockDiv2:clockDiv|CK_div2_int ; 7.632  ; 7.632  ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[2]   ; clockDiv2:clockDiv|CK_div2_int ; 7.829  ; 7.829  ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[3]   ; clockDiv2:clockDiv|CK_div2_int ; 9.910  ; 9.910  ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[4]   ; clockDiv2:clockDiv|CK_div2_int ; 7.377  ; 7.377  ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[5]   ; clockDiv2:clockDiv|CK_div2_int ; 7.607  ; 7.607  ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[6]   ; clockDiv2:clockDiv|CK_div2_int ; 11.554 ; 11.554 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[7]   ; clockDiv2:clockDiv|CK_div2_int ; 7.433  ; 7.433  ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
; LEDR[*]    ; clockDiv2:clockDiv|CK_div2_int ; 8.628  ; 8.628  ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDR[0]   ; clockDiv2:clockDiv|CK_div2_int ; 8.628  ; 8.628  ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
; GPIO_1[*]  ; clockDiv2:clockDiv|CK_div2_int ;        ; 5.461  ; Fall       ; clockDiv2:clockDiv|CK_div2_int ;
;  GPIO_1[1] ; clockDiv2:clockDiv|CK_div2_int ;        ; 5.461  ; Fall       ; clockDiv2:clockDiv|CK_div2_int ;
+------------+--------------------------------+--------+--------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+------------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port  ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+------------+--------------------------------+--------+--------+------------+--------------------------------+
; GPIO_1[*]  ; CLOCK_50                       ; 4.808  ; 4.808  ; Rise       ; CLOCK_50                       ;
;  GPIO_1[0] ; CLOCK_50                       ; 4.808  ; 4.808  ; Rise       ; CLOCK_50                       ;
; GPIO_1[*]  ; CLOCK_50                       ; 4.808  ; 4.808  ; Fall       ; CLOCK_50                       ;
;  GPIO_1[0] ; CLOCK_50                       ; 4.808  ; 4.808  ; Fall       ; CLOCK_50                       ;
; GPIO_1[*]  ; clockDiv2:clockDiv|CK_div2_int ; 5.461  ; 8.315  ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  GPIO_1[1] ; clockDiv2:clockDiv|CK_div2_int ; 5.461  ;        ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  GPIO_1[3] ; clockDiv2:clockDiv|CK_div2_int ; 8.315  ; 8.315  ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
; LEDG[*]    ; clockDiv2:clockDiv|CK_div2_int ; 7.377  ; 7.377  ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[0]   ; clockDiv2:clockDiv|CK_div2_int ; 10.313 ; 10.313 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[1]   ; clockDiv2:clockDiv|CK_div2_int ; 7.632  ; 7.632  ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[2]   ; clockDiv2:clockDiv|CK_div2_int ; 7.829  ; 7.829  ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[3]   ; clockDiv2:clockDiv|CK_div2_int ; 9.910  ; 9.910  ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[4]   ; clockDiv2:clockDiv|CK_div2_int ; 7.377  ; 7.377  ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[5]   ; clockDiv2:clockDiv|CK_div2_int ; 7.607  ; 7.607  ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[6]   ; clockDiv2:clockDiv|CK_div2_int ; 11.554 ; 11.554 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[7]   ; clockDiv2:clockDiv|CK_div2_int ; 7.433  ; 7.433  ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
; LEDR[*]    ; clockDiv2:clockDiv|CK_div2_int ; 8.315  ; 8.315  ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDR[0]   ; clockDiv2:clockDiv|CK_div2_int ; 8.315  ; 8.315  ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
; GPIO_1[*]  ; clockDiv2:clockDiv|CK_div2_int ;        ; 5.461  ; Fall       ; clockDiv2:clockDiv|CK_div2_int ;
;  GPIO_1[1] ; clockDiv2:clockDiv|CK_div2_int ;        ; 5.461  ; Fall       ; clockDiv2:clockDiv|CK_div2_int ;
+------------+--------------------------------+--------+--------+------------+--------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[1]      ; LEDR[1]     ; 4.623 ;    ;    ; 4.623 ;
; SW[2]      ; LEDR[2]     ; 9.678 ;    ;    ; 9.678 ;
; UART_RXD   ; GPIO_1[2]   ; 8.050 ;    ;    ; 8.050 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[1]      ; LEDR[1]     ; 4.623 ;    ;    ; 4.623 ;
; SW[2]      ; LEDR[2]     ; 9.678 ;    ;    ; 9.678 ;
; UART_RXD   ; GPIO_1[2]   ; 8.050 ;    ;    ; 8.050 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------+
; Fast Model Setup Summary                                ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; clockDiv2:clockDiv|CK_div2_int ; -0.427 ; -9.083        ;
; CLOCK_50                       ; 1.462  ; 0.000         ;
+--------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast Model Hold Summary                                 ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; CLOCK_50                       ; -1.082 ; -1.082        ;
; clockDiv2:clockDiv|CK_div2_int ; 0.215  ; 0.000         ;
+--------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                  ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; CLOCK_50                       ; -1.380 ; -2.380        ;
; clockDiv2:clockDiv|CK_div2_int ; -0.500 ; -41.000       ;
+--------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clockDiv2:clockDiv|CK_div2_int'                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.427 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.461      ;
; -0.427 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.461      ;
; -0.427 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.461      ;
; -0.427 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.461      ;
; -0.420 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.454      ;
; -0.420 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.454      ;
; -0.420 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.454      ;
; -0.420 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.454      ;
; -0.401 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.435      ;
; -0.401 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.435      ;
; -0.401 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.435      ;
; -0.401 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.435      ;
; -0.361 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 1.396      ;
; -0.361 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 1.396      ;
; -0.361 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 1.396      ;
; -0.361 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 1.396      ;
; -0.361 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 1.396      ;
; -0.361 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 1.396      ;
; -0.361 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 1.396      ;
; -0.324 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 1.359      ;
; -0.324 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 1.359      ;
; -0.324 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 1.359      ;
; -0.324 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 1.359      ;
; -0.324 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 1.359      ;
; -0.324 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 1.359      ;
; -0.324 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.003      ; 1.359      ;
; -0.317 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.005      ; 1.354      ;
; -0.317 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.005      ; 1.354      ;
; -0.317 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.005      ; 1.354      ;
; -0.317 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.005      ; 1.354      ;
; -0.317 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.005      ; 1.354      ;
; -0.317 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.005      ; 1.354      ;
; -0.317 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.005      ; 1.354      ;
; -0.308 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.000      ; 1.340      ;
; -0.308 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.000      ; 1.340      ;
; -0.308 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.000      ; 1.340      ;
; -0.308 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.000      ; 1.340      ;
; -0.289 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.002     ; 1.319      ;
; -0.286 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_2                                                         ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.002     ; 1.316      ;
; -0.284 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.002     ; 1.314      ;
; -0.281 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_2                                                         ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.002     ; 1.311      ;
; -0.262 ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[1] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.002     ; 1.292      ;
; -0.253 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.005      ; 1.290      ;
; -0.253 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.005      ; 1.290      ;
; -0.253 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.005      ; 1.290      ;
; -0.253 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.005      ; 1.290      ;
; -0.253 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.005      ; 1.290      ;
; -0.253 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.005      ; 1.290      ;
; -0.253 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.005      ; 1.290      ;
; -0.243 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.002     ; 1.273      ;
; -0.239 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.273      ;
; -0.239 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.273      ;
; -0.239 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.273      ;
; -0.239 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.273      ;
; -0.238 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.002     ; 1.268      ;
; -0.236 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_2                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.270      ;
; -0.236 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_2                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.270      ;
; -0.236 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_2                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.270      ;
; -0.236 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_2                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.270      ;
; -0.235 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_2                                                         ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.002     ; 1.265      ;
; -0.232 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.266      ;
; -0.232 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.266      ;
; -0.232 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.266      ;
; -0.232 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.266      ;
; -0.229 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]   ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.006      ; 1.267      ;
; -0.229 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]   ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.006      ; 1.267      ;
; -0.229 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]   ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.006      ; 1.267      ;
; -0.229 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]   ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.006      ; 1.267      ;
; -0.213 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.247      ;
; -0.213 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.247      ;
; -0.213 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.247      ;
; -0.213 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.247      ;
; -0.210 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]   ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.006      ; 1.248      ;
; -0.210 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]   ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.006      ; 1.248      ;
; -0.210 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]   ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.006      ; 1.248      ;
; -0.210 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]   ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.006      ; 1.248      ;
; -0.206 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.240      ;
; -0.206 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.240      ;
; -0.206 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.240      ;
; -0.206 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.240      ;
; -0.206 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.240      ;
; -0.206 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.002     ; 1.236      ;
; -0.202 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_4                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.236      ;
; -0.202 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_4                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.236      ;
; -0.202 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_4                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.236      ;
; -0.202 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_4                                                         ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.236      ;
; -0.199 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.000      ; 1.231      ;
; -0.199 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.233      ;
; -0.199 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.233      ;
; -0.199 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.233      ;
; -0.199 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.233      ;
; -0.199 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.233      ;
; -0.189 ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]   ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.006     ; 1.215      ;
; -0.180 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.214      ;
; -0.180 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.214      ;
; -0.180 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.214      ;
; -0.180 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.214      ;
; -0.180 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; 0.002      ; 1.214      ;
; -0.169 ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[2] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.002     ; 1.199      ;
; -0.158 ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[1] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 1.000        ; -0.002     ; 1.188      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                    ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; 1.462 ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; CLOCK_50    ; 0.500        ; 1.156      ; 0.367      ;
; 1.962 ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; CLOCK_50    ; 1.000        ; 1.156      ; 0.367      ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                      ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -1.082 ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; CLOCK_50    ; 0.000        ; 1.156      ; 0.367      ;
; -0.582 ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; CLOCK_50    ; -0.500       ; 1.156      ; 0.367      ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clockDiv2:clockDiv|CK_div2_int'                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.215 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_3                                                             ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_3                                                             ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_1                                                             ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_1                                                             ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]   ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]   ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[3] ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[3] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                          ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                          ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.397      ;
; 0.251 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.403      ;
; 0.319 ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                          ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.471      ;
; 0.325 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.477      ;
; 0.355 ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[0] ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[0] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]   ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]   ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[1] ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[1] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.002      ; 0.512      ;
; 0.359 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1] ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.511      ;
; 0.361 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_3                                                             ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0] ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[2] ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[2] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.002      ; 0.517      ;
; 0.366 ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]   ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]   ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2] ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]   ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]   ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4] ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.520      ;
; 0.371 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3] ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.523      ;
; 0.374 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_1                                                             ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.526      ;
; 0.378 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_2                                                         ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_2                                                             ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.530      ;
; 0.381 ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                          ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.533      ;
; 0.386 ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                          ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.538      ;
; 0.388 ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                          ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.540      ;
; 0.425 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_4                                                         ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.577      ;
; 0.425 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.577      ;
; 0.427 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_1                                                             ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.579      ;
; 0.451 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_2                                                             ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.603      ;
; 0.459 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.002      ; 0.613      ;
; 0.459 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.002      ; 0.613      ;
; 0.460 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.002      ; 0.614      ;
; 0.460 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.002      ; 0.614      ;
; 0.463 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_4                                                         ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.002      ; 0.617      ;
; 0.469 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_2                                                             ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.621      ;
; 0.482 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.002      ; 0.636      ;
; 0.485 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.002      ; 0.639      ;
; 0.493 ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[0] ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[1] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.645      ;
; 0.495 ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[1] ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[2] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.647      ;
; 0.497 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1] ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.649      ;
; 0.500 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0] ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[2] ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[3] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.653      ;
; 0.505 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2] ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.506 ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]   ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]   ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.658      ;
; 0.507 ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]   ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]   ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.659      ;
; 0.508 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.002      ; 0.662      ;
; 0.509 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.002      ; 0.663      ;
; 0.511 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3] ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.663      ;
; 0.521 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_2                                                             ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.673      ;
; 0.523 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.002      ; 0.677      ;
; 0.523 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.002      ; 0.677      ;
; 0.524 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.002      ; 0.678      ;
; 0.524 ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                          ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; -0.002     ; 0.674      ;
; 0.528 ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[0] ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[2] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.680      ;
; 0.530 ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[1] ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[3] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.682      ;
; 0.532 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1] ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.684      ;
; 0.534 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.005      ; 0.691      ;
; 0.535 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0] ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.687      ;
; 0.540 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2] ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.692      ;
; 0.547 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.699      ;
; 0.549 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.701      ;
; 0.549 ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]   ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]   ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.701      ;
; 0.550 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_2                                                             ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_2                                                             ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.702      ;
; 0.552 ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                          ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.704      ;
; 0.554 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_2                                                             ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_2                                                         ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.706      ;
; 0.554 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_3                                                             ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.706      ;
; 0.556 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; -0.002     ; 0.706      ;
; 0.562 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_4                                                         ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.714      ;
; 0.563 ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[0] ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[3] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.715      ;
; 0.567 ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[3] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; -0.002     ; 0.717      ;
; 0.567 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1] ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.719      ;
; 0.570 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0] ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.722      ;
; 0.578 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.003      ; 0.733      ;
; 0.578 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.003      ; 0.733      ;
; 0.579 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.003      ; 0.734      ;
; 0.581 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.003      ; 0.736      ;
; 0.581 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.002      ; 0.735      ;
; 0.582 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.003      ; 0.737      ;
; 0.584 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.003      ; 0.739      ;
; 0.584 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.003      ; 0.739      ;
; 0.584 ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]   ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]   ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.736      ;
; 0.585 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.002      ; 0.739      ;
; 0.586 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_1                                                             ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; -0.002     ; 0.736      ;
; 0.587 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_1                                                             ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_2                                                         ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; -0.002     ; 0.737      ;
; 0.601 ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]   ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]   ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.753      ;
; 0.602 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                          ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.002      ; 0.756      ;
; 0.602 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.002      ; 0.756      ;
; 0.605 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0] ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4] ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.000      ; 0.757      ;
; 0.610 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.002      ; 0.764      ;
; 0.612 ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0] ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_3                                                             ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; -0.002     ; 0.762      ;
; 0.620 ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 0.000        ; 0.003      ; 0.775      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockDiv|CK_div2_int|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockDiv|CK_div2_int|clk       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clockDiv2:clockDiv|CK_div2_int'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_1                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_1                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_2                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_2                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_3                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.IDLE_3                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.RESET                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_DOUT                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_2                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_2                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_4                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_4                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; uartRX:DUT|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.DATA_AVAILABLE|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.DATA_AVAILABLE|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.END_STATE_COUNT|clk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.END_STATE_COUNT|clk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.END_STATE_SHIFT_IN|clk                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.END_STATE_SHIFT_IN|clk                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.IDLE_1|clk                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.IDLE_1|clk                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.IDLE_2|clk                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.IDLE_2|clk                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.IDLE_3|clk                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.IDLE_3|clk                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.RESET|clk                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.RESET|clk                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.SHIFT_DOUT|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.SHIFT_DOUT|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.SHIFT_IN_1|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDiv|CK_div2_int ; Rise       ; DUT|inst6|PRESENT_STATE.SHIFT_IN_1|clk                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+
; Data Port ; Clock Port                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+
; SW[*]     ; clockDiv2:clockDiv|CK_div2_int ; 2.434 ; 2.434 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  SW[2]    ; clockDiv2:clockDiv|CK_div2_int ; 2.434 ; 2.434 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
; UART_RXD  ; clockDiv2:clockDiv|CK_div2_int ; 1.846 ; 1.846 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; SW[*]     ; clockDiv2:clockDiv|CK_div2_int ; -2.057 ; -2.057 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  SW[2]    ; clockDiv2:clockDiv|CK_div2_int ; -2.057 ; -2.057 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
; UART_RXD  ; clockDiv2:clockDiv|CK_div2_int ; -1.726 ; -1.726 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+------------+--------------------------------+-------+-------+------------+--------------------------------+
; Data Port  ; Clock Port                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+------------+--------------------------------+-------+-------+------------+--------------------------------+
; GPIO_1[*]  ; CLOCK_50                       ; 2.576 ; 2.576 ; Rise       ; CLOCK_50                       ;
;  GPIO_1[0] ; CLOCK_50                       ; 2.576 ; 2.576 ; Rise       ; CLOCK_50                       ;
; GPIO_1[*]  ; CLOCK_50                       ; 2.576 ; 2.576 ; Fall       ; CLOCK_50                       ;
;  GPIO_1[0] ; CLOCK_50                       ; 2.576 ; 2.576 ; Fall       ; CLOCK_50                       ;
; GPIO_1[*]  ; clockDiv2:clockDiv|CK_div2_int ; 4.731 ; 4.731 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  GPIO_1[1] ; clockDiv2:clockDiv|CK_div2_int ; 2.901 ;       ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  GPIO_1[3] ; clockDiv2:clockDiv|CK_div2_int ; 4.731 ; 4.731 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
; LEDG[*]    ; clockDiv2:clockDiv|CK_div2_int ; 6.193 ; 6.193 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[0]   ; clockDiv2:clockDiv|CK_div2_int ; 5.567 ; 5.567 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[1]   ; clockDiv2:clockDiv|CK_div2_int ; 4.287 ; 4.287 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[2]   ; clockDiv2:clockDiv|CK_div2_int ; 4.360 ; 4.360 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[3]   ; clockDiv2:clockDiv|CK_div2_int ; 5.371 ; 5.371 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[4]   ; clockDiv2:clockDiv|CK_div2_int ; 4.158 ; 4.158 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[5]   ; clockDiv2:clockDiv|CK_div2_int ; 4.261 ; 4.261 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[6]   ; clockDiv2:clockDiv|CK_div2_int ; 6.193 ; 6.193 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[7]   ; clockDiv2:clockDiv|CK_div2_int ; 4.199 ; 4.199 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
; LEDR[*]    ; clockDiv2:clockDiv|CK_div2_int ; 4.731 ; 4.731 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDR[0]   ; clockDiv2:clockDiv|CK_div2_int ; 4.731 ; 4.731 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
; GPIO_1[*]  ; clockDiv2:clockDiv|CK_div2_int ;       ; 2.901 ; Fall       ; clockDiv2:clockDiv|CK_div2_int ;
;  GPIO_1[1] ; clockDiv2:clockDiv|CK_div2_int ;       ; 2.901 ; Fall       ; clockDiv2:clockDiv|CK_div2_int ;
+------------+--------------------------------+-------+-------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+------------+--------------------------------+-------+-------+------------+--------------------------------+
; Data Port  ; Clock Port                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+------------+--------------------------------+-------+-------+------------+--------------------------------+
; GPIO_1[*]  ; CLOCK_50                       ; 2.576 ; 2.576 ; Rise       ; CLOCK_50                       ;
;  GPIO_1[0] ; CLOCK_50                       ; 2.576 ; 2.576 ; Rise       ; CLOCK_50                       ;
; GPIO_1[*]  ; CLOCK_50                       ; 2.576 ; 2.576 ; Fall       ; CLOCK_50                       ;
;  GPIO_1[0] ; CLOCK_50                       ; 2.576 ; 2.576 ; Fall       ; CLOCK_50                       ;
; GPIO_1[*]  ; clockDiv2:clockDiv|CK_div2_int ; 2.901 ; 4.583 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  GPIO_1[1] ; clockDiv2:clockDiv|CK_div2_int ; 2.901 ;       ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  GPIO_1[3] ; clockDiv2:clockDiv|CK_div2_int ; 4.583 ; 4.583 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
; LEDG[*]    ; clockDiv2:clockDiv|CK_div2_int ; 4.158 ; 4.158 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[0]   ; clockDiv2:clockDiv|CK_div2_int ; 5.567 ; 5.567 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[1]   ; clockDiv2:clockDiv|CK_div2_int ; 4.287 ; 4.287 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[2]   ; clockDiv2:clockDiv|CK_div2_int ; 4.360 ; 4.360 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[3]   ; clockDiv2:clockDiv|CK_div2_int ; 5.371 ; 5.371 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[4]   ; clockDiv2:clockDiv|CK_div2_int ; 4.158 ; 4.158 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[5]   ; clockDiv2:clockDiv|CK_div2_int ; 4.261 ; 4.261 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[6]   ; clockDiv2:clockDiv|CK_div2_int ; 6.193 ; 6.193 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[7]   ; clockDiv2:clockDiv|CK_div2_int ; 4.199 ; 4.199 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
; LEDR[*]    ; clockDiv2:clockDiv|CK_div2_int ; 4.583 ; 4.583 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDR[0]   ; clockDiv2:clockDiv|CK_div2_int ; 4.583 ; 4.583 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
; GPIO_1[*]  ; clockDiv2:clockDiv|CK_div2_int ;       ; 2.901 ; Fall       ; clockDiv2:clockDiv|CK_div2_int ;
;  GPIO_1[1] ; clockDiv2:clockDiv|CK_div2_int ;       ; 2.901 ; Fall       ; clockDiv2:clockDiv|CK_div2_int ;
+------------+--------------------------------+-------+-------+------------+--------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[1]      ; LEDR[1]     ; 2.484 ;    ;    ; 2.484 ;
; SW[2]      ; LEDR[2]     ; 5.506 ;    ;    ; 5.506 ;
; UART_RXD   ; GPIO_1[2]   ; 4.670 ;    ;    ; 4.670 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[1]      ; LEDR[1]     ; 2.484 ;    ;    ; 2.484 ;
; SW[2]      ; LEDR[2]     ; 5.506 ;    ;    ; 5.506 ;
; UART_RXD   ; GPIO_1[2]   ; 4.670 ;    ;    ; 4.670 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                           ;
+---------------------------------+---------+--------+----------+---------+---------------------+
; Clock                           ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                ; -2.001  ; -1.992 ; N/A      ; N/A     ; -1.380              ;
;  CLOCK_50                       ; 1.462   ; -1.992 ; N/A      ; N/A     ; -1.380              ;
;  clockDiv2:clockDiv|CK_div2_int ; -2.001  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                 ; -63.398 ; -1.992 ; 0.0      ; 0.0     ; -43.38              ;
;  CLOCK_50                       ; 0.000   ; -1.992 ; N/A      ; N/A     ; -2.380              ;
;  clockDiv2:clockDiv|CK_div2_int ; -63.398 ; 0.000  ; N/A      ; N/A     ; -41.000             ;
+---------------------------------+---------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+
; Data Port ; Clock Port                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+
; SW[*]     ; clockDiv2:clockDiv|CK_div2_int ; 4.445 ; 4.445 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  SW[2]    ; clockDiv2:clockDiv|CK_div2_int ; 4.445 ; 4.445 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
; UART_RXD  ; clockDiv2:clockDiv|CK_div2_int ; 3.349 ; 3.349 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; SW[*]     ; clockDiv2:clockDiv|CK_div2_int ; -2.057 ; -2.057 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  SW[2]    ; clockDiv2:clockDiv|CK_div2_int ; -2.057 ; -2.057 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
; UART_RXD  ; clockDiv2:clockDiv|CK_div2_int ; -1.726 ; -1.726 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+------------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port  ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+------------+--------------------------------+--------+--------+------------+--------------------------------+
; GPIO_1[*]  ; CLOCK_50                       ; 4.808  ; 4.808  ; Rise       ; CLOCK_50                       ;
;  GPIO_1[0] ; CLOCK_50                       ; 4.808  ; 4.808  ; Rise       ; CLOCK_50                       ;
; GPIO_1[*]  ; CLOCK_50                       ; 4.808  ; 4.808  ; Fall       ; CLOCK_50                       ;
;  GPIO_1[0] ; CLOCK_50                       ; 4.808  ; 4.808  ; Fall       ; CLOCK_50                       ;
; GPIO_1[*]  ; clockDiv2:clockDiv|CK_div2_int ; 8.628  ; 8.628  ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  GPIO_1[1] ; clockDiv2:clockDiv|CK_div2_int ; 5.461  ;        ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  GPIO_1[3] ; clockDiv2:clockDiv|CK_div2_int ; 8.628  ; 8.628  ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
; LEDG[*]    ; clockDiv2:clockDiv|CK_div2_int ; 11.554 ; 11.554 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[0]   ; clockDiv2:clockDiv|CK_div2_int ; 10.313 ; 10.313 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[1]   ; clockDiv2:clockDiv|CK_div2_int ; 7.632  ; 7.632  ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[2]   ; clockDiv2:clockDiv|CK_div2_int ; 7.829  ; 7.829  ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[3]   ; clockDiv2:clockDiv|CK_div2_int ; 9.910  ; 9.910  ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[4]   ; clockDiv2:clockDiv|CK_div2_int ; 7.377  ; 7.377  ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[5]   ; clockDiv2:clockDiv|CK_div2_int ; 7.607  ; 7.607  ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[6]   ; clockDiv2:clockDiv|CK_div2_int ; 11.554 ; 11.554 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[7]   ; clockDiv2:clockDiv|CK_div2_int ; 7.433  ; 7.433  ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
; LEDR[*]    ; clockDiv2:clockDiv|CK_div2_int ; 8.628  ; 8.628  ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDR[0]   ; clockDiv2:clockDiv|CK_div2_int ; 8.628  ; 8.628  ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
; GPIO_1[*]  ; clockDiv2:clockDiv|CK_div2_int ;        ; 5.461  ; Fall       ; clockDiv2:clockDiv|CK_div2_int ;
;  GPIO_1[1] ; clockDiv2:clockDiv|CK_div2_int ;        ; 5.461  ; Fall       ; clockDiv2:clockDiv|CK_div2_int ;
+------------+--------------------------------+--------+--------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+------------+--------------------------------+-------+-------+------------+--------------------------------+
; Data Port  ; Clock Port                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+------------+--------------------------------+-------+-------+------------+--------------------------------+
; GPIO_1[*]  ; CLOCK_50                       ; 2.576 ; 2.576 ; Rise       ; CLOCK_50                       ;
;  GPIO_1[0] ; CLOCK_50                       ; 2.576 ; 2.576 ; Rise       ; CLOCK_50                       ;
; GPIO_1[*]  ; CLOCK_50                       ; 2.576 ; 2.576 ; Fall       ; CLOCK_50                       ;
;  GPIO_1[0] ; CLOCK_50                       ; 2.576 ; 2.576 ; Fall       ; CLOCK_50                       ;
; GPIO_1[*]  ; clockDiv2:clockDiv|CK_div2_int ; 2.901 ; 4.583 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  GPIO_1[1] ; clockDiv2:clockDiv|CK_div2_int ; 2.901 ;       ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  GPIO_1[3] ; clockDiv2:clockDiv|CK_div2_int ; 4.583 ; 4.583 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
; LEDG[*]    ; clockDiv2:clockDiv|CK_div2_int ; 4.158 ; 4.158 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[0]   ; clockDiv2:clockDiv|CK_div2_int ; 5.567 ; 5.567 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[1]   ; clockDiv2:clockDiv|CK_div2_int ; 4.287 ; 4.287 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[2]   ; clockDiv2:clockDiv|CK_div2_int ; 4.360 ; 4.360 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[3]   ; clockDiv2:clockDiv|CK_div2_int ; 5.371 ; 5.371 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[4]   ; clockDiv2:clockDiv|CK_div2_int ; 4.158 ; 4.158 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[5]   ; clockDiv2:clockDiv|CK_div2_int ; 4.261 ; 4.261 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[6]   ; clockDiv2:clockDiv|CK_div2_int ; 6.193 ; 6.193 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDG[7]   ; clockDiv2:clockDiv|CK_div2_int ; 4.199 ; 4.199 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
; LEDR[*]    ; clockDiv2:clockDiv|CK_div2_int ; 4.583 ; 4.583 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
;  LEDR[0]   ; clockDiv2:clockDiv|CK_div2_int ; 4.583 ; 4.583 ; Rise       ; clockDiv2:clockDiv|CK_div2_int ;
; GPIO_1[*]  ; clockDiv2:clockDiv|CK_div2_int ;       ; 2.901 ; Fall       ; clockDiv2:clockDiv|CK_div2_int ;
;  GPIO_1[1] ; clockDiv2:clockDiv|CK_div2_int ;       ; 2.901 ; Fall       ; clockDiv2:clockDiv|CK_div2_int ;
+------------+--------------------------------+-------+-------+------------+--------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[1]      ; LEDR[1]     ; 4.623 ;    ;    ; 4.623 ;
; SW[2]      ; LEDR[2]     ; 9.678 ;    ;    ; 9.678 ;
; UART_RXD   ; GPIO_1[2]   ; 8.050 ;    ;    ; 8.050 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[1]      ; LEDR[1]     ; 2.484 ;    ;    ; 2.484 ;
; SW[2]      ; LEDR[2]     ; 5.506 ;    ;    ; 5.506 ;
; UART_RXD   ; GPIO_1[2]   ; 4.670 ;    ;    ; 4.670 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                             ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; clockDiv2:clockDiv|CK_div2_int ; CLOCK_50                       ; 1        ; 1        ; 0        ; 0        ;
; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 400      ; 0        ; 0        ; 0        ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                              ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; clockDiv2:clockDiv|CK_div2_int ; CLOCK_50                       ; 1        ; 1        ; 0        ; 0        ;
; clockDiv2:clockDiv|CK_div2_int ; clockDiv2:clockDiv|CK_div2_int ; 400      ; 0        ; 0        ; 0        ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 22    ; 22   ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 17    ; 17   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Feb 13 13:33:18 2019
Info: Command: quartus_sta DE2_test_uartRX -c DE2_test_uartRX
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE2_test_uartRX.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clockDiv2:clockDiv|CK_div2_int clockDiv2:clockDiv|CK_div2_int
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.001
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.001       -63.398 clockDiv2:clockDiv|CK_div2_int 
    Info (332119):     2.262         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -1.992
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.992        -1.992 CLOCK_50 
    Info (332119):     0.391         0.000 clockDiv2:clockDiv|CK_div2_int 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -2.380 CLOCK_50 
    Info (332119):    -0.500       -41.000 clockDiv2:clockDiv|CK_div2_int 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 15 output pins without output pin load capacitance assignment
    Info (306007): Pin "GPIO_1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.427
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.427        -9.083 clockDiv2:clockDiv|CK_div2_int 
    Info (332119):     1.462         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -1.082
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.082        -1.082 CLOCK_50 
    Info (332119):     0.215         0.000 clockDiv2:clockDiv|CK_div2_int 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -2.380 CLOCK_50 
    Info (332119):    -0.500       -41.000 clockDiv2:clockDiv|CK_div2_int 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 303 megabytes
    Info: Processing ended: Wed Feb 13 13:33:20 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


