# SAPx_verilog

Verilog files for SAP-1, SAP-2, and SAP-3 architectures. Nothing fancy, just an exercise.

# SAP-1

![1714419628362](image/README/1714419628362.png)

Deported all the ENABLE signals to the bus controller (tri state being impossible for internal signals). The LOAD / LATCH signals are on each components.

A, B, instr and ouput regs are done with same component.

## Controller

![1714493349375](image/README/1714493349375.png)

![1714493602080](image/README/1714493602080.png)

![1714494379058](image/README/1714494379058.png)


# SAP-2

![1714810453500](image/README/1714810453500.png)

![1714811386133](image/README/1714811386133.png)
