TimeQuest Timing Analyzer report for counter10x4
Fri Apr 21 15:31:06 2017
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 100C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 100C Model Setup Summary
  8. Slow 1200mV 100C Model Hold Summary
  9. Slow 1200mV 100C Model Recovery Summary
 10. Slow 1200mV 100C Model Removal Summary
 11. Slow 1200mV 100C Model Minimum Pulse Width Summary
 12. Slow 1200mV 100C Model Setup: 'counter2p16:dev|overflow'
 13. Slow 1200mV 100C Model Setup: 'counter4:dev2|overflow'
 14. Slow 1200mV 100C Model Setup: 'clock'
 15. Slow 1200mV 100C Model Hold: 'clock'
 16. Slow 1200mV 100C Model Hold: 'counter2p16:dev|overflow'
 17. Slow 1200mV 100C Model Hold: 'counter4:dev2|overflow'
 18. Slow 1200mV 100C Model Minimum Pulse Width: 'clock'
 19. Slow 1200mV 100C Model Minimum Pulse Width: 'counter2p16:dev|overflow'
 20. Slow 1200mV 100C Model Minimum Pulse Width: 'counter4:dev2|overflow'
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Slow 1200mV 100C Model Metastability Report
 24. Slow 1200mV -40C Model Fmax Summary
 25. Slow 1200mV -40C Model Setup Summary
 26. Slow 1200mV -40C Model Hold Summary
 27. Slow 1200mV -40C Model Recovery Summary
 28. Slow 1200mV -40C Model Removal Summary
 29. Slow 1200mV -40C Model Minimum Pulse Width Summary
 30. Slow 1200mV -40C Model Setup: 'counter2p16:dev|overflow'
 31. Slow 1200mV -40C Model Setup: 'counter4:dev2|overflow'
 32. Slow 1200mV -40C Model Setup: 'clock'
 33. Slow 1200mV -40C Model Hold: 'clock'
 34. Slow 1200mV -40C Model Hold: 'counter2p16:dev|overflow'
 35. Slow 1200mV -40C Model Hold: 'counter4:dev2|overflow'
 36. Slow 1200mV -40C Model Minimum Pulse Width: 'clock'
 37. Slow 1200mV -40C Model Minimum Pulse Width: 'counter2p16:dev|overflow'
 38. Slow 1200mV -40C Model Minimum Pulse Width: 'counter4:dev2|overflow'
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Slow 1200mV -40C Model Metastability Report
 42. Fast 1200mV -40C Model Setup Summary
 43. Fast 1200mV -40C Model Hold Summary
 44. Fast 1200mV -40C Model Recovery Summary
 45. Fast 1200mV -40C Model Removal Summary
 46. Fast 1200mV -40C Model Minimum Pulse Width Summary
 47. Fast 1200mV -40C Model Setup: 'counter2p16:dev|overflow'
 48. Fast 1200mV -40C Model Setup: 'counter4:dev2|overflow'
 49. Fast 1200mV -40C Model Setup: 'clock'
 50. Fast 1200mV -40C Model Hold: 'clock'
 51. Fast 1200mV -40C Model Hold: 'counter2p16:dev|overflow'
 52. Fast 1200mV -40C Model Hold: 'counter4:dev2|overflow'
 53. Fast 1200mV -40C Model Minimum Pulse Width: 'clock'
 54. Fast 1200mV -40C Model Minimum Pulse Width: 'counter2p16:dev|overflow'
 55. Fast 1200mV -40C Model Minimum Pulse Width: 'counter4:dev2|overflow'
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Fast 1200mV -40C Model Metastability Report
 59. Multicorner Timing Analysis Summary
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Board Trace Model Assignments
 63. Input Transition Times
 64. Signal Integrity Metrics (Slow 1200mv n40c Model)
 65. Signal Integrity Metrics (Slow 1200mv 100c Model)
 66. Signal Integrity Metrics (Fast 1200mv n40c Model)
 67. Setup Transfers
 68. Hold Transfers
 69. Report TCCS
 70. Report RSKM
 71. Unconstrained Paths
 72. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; counter10x4                                                        ;
; Device Family      ; Cyclone IV E                                                       ;
; Device Name        ; EP4CE30F23I7                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                             ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+
; Clock Name               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                      ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+
; clock                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                    ;
; counter2p16:dev|overflow ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { counter2p16:dev|overflow } ;
; counter4:dev2|overflow   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { counter4:dev2|overflow }   ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary                                                                                     ;
+------------+-----------------+--------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name               ; Note                                                          ;
+------------+-----------------+--------------------------+---------------------------------------------------------------+
; 310.85 MHz ; 310.85 MHz      ; counter2p16:dev|overflow ;                                                               ;
; 377.36 MHz ; 250.0 MHz       ; clock                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 393.86 MHz ; 393.86 MHz      ; counter4:dev2|overflow   ;                                                               ;
+------------+-----------------+--------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------+
; Slow 1200mV 100C Model Setup Summary              ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; counter2p16:dev|overflow ; -2.217 ; -26.721       ;
; counter4:dev2|overflow   ; -1.951 ; -12.971       ;
; clock                    ; -1.650 ; -17.776       ;
+--------------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 100C Model Hold Summary              ;
+--------------------------+-------+---------------+
; Clock                    ; Slack ; End Point TNS ;
+--------------------------+-------+---------------+
; clock                    ; 0.414 ; 0.000         ;
; counter2p16:dev|overflow ; 0.414 ; 0.000         ;
; counter4:dev2|overflow   ; 0.415 ; 0.000         ;
+--------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary ;
+--------------------------+--------+----------------+
; Clock                    ; Slack  ; End Point TNS  ;
+--------------------------+--------+----------------+
; clock                    ; -3.000 ; -27.415        ;
; counter2p16:dev|overflow ; -1.285 ; -21.845        ;
; counter4:dev2|overflow   ; -1.285 ; -16.705        ;
+--------------------------+--------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'counter2p16:dev|overflow'                                                                                              ;
+--------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+
; -2.217 ; counter10:c2|count[1] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 3.112      ;
; -2.217 ; counter10:c2|count[1] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 3.112      ;
; -2.217 ; counter10:c2|count[1] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 3.112      ;
; -2.160 ; counter10:c0|count[2] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 3.055      ;
; -2.160 ; counter10:c0|count[2] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 3.055      ;
; -2.160 ; counter10:c0|count[2] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 3.055      ;
; -2.131 ; counter10:c1|count[2] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 3.055      ;
; -2.131 ; counter10:c1|count[2] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 3.055      ;
; -2.131 ; counter10:c1|count[2] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 3.055      ;
; -2.127 ; counter10:c2|count[1] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 3.022      ;
; -2.070 ; counter10:c0|count[2] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.965      ;
; -2.054 ; counter10:c1|count[3] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 2.978      ;
; -2.054 ; counter10:c1|count[3] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 2.978      ;
; -2.054 ; counter10:c1|count[3] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 2.978      ;
; -2.041 ; counter10:c1|count[2] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 2.965      ;
; -2.037 ; counter10:c1|count[2] ; counter10:c2|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.083     ; 2.952      ;
; -2.037 ; counter10:c1|count[2] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.083     ; 2.952      ;
; -2.037 ; counter10:c1|count[2] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.083     ; 2.952      ;
; -2.035 ; counter10:c2|count[3] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.930      ;
; -2.035 ; counter10:c2|count[3] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.930      ;
; -2.035 ; counter10:c2|count[3] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.930      ;
; -2.030 ; counter10:c0|count[2] ; counter10:c2|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 2.954      ;
; -2.030 ; counter10:c0|count[2] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 2.954      ;
; -2.030 ; counter10:c0|count[2] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 2.954      ;
; -1.956 ; counter10:c1|count[1] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 2.880      ;
; -1.956 ; counter10:c1|count[1] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 2.880      ;
; -1.956 ; counter10:c1|count[1] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 2.880      ;
; -1.951 ; counter10:c1|count[3] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 2.875      ;
; -1.948 ; counter10:c1|count[3] ; counter10:c2|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.083     ; 2.863      ;
; -1.948 ; counter10:c1|count[3] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.083     ; 2.863      ;
; -1.948 ; counter10:c1|count[3] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.083     ; 2.863      ;
; -1.932 ; counter10:c2|count[3] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.827      ;
; -1.866 ; counter10:c1|count[1] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 2.790      ;
; -1.862 ; counter10:c1|count[1] ; counter10:c2|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.083     ; 2.777      ;
; -1.862 ; counter10:c1|count[1] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.083     ; 2.777      ;
; -1.862 ; counter10:c1|count[1] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.083     ; 2.777      ;
; -1.857 ; counter10:c0|count[1] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.752      ;
; -1.857 ; counter10:c0|count[1] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.752      ;
; -1.857 ; counter10:c0|count[1] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.752      ;
; -1.857 ; counter10:c0|count[3] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.752      ;
; -1.857 ; counter10:c0|count[3] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.752      ;
; -1.857 ; counter10:c0|count[3] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.752      ;
; -1.850 ; counter10:c2|count[0] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.745      ;
; -1.850 ; counter10:c2|count[0] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.745      ;
; -1.850 ; counter10:c2|count[0] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.745      ;
; -1.815 ; counter10:c1|count[2] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.083     ; 2.730      ;
; -1.808 ; counter10:c0|count[2] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 2.732      ;
; -1.787 ; counter10:c0|count[3] ; counter10:c2|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 2.711      ;
; -1.787 ; counter10:c0|count[3] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 2.711      ;
; -1.787 ; counter10:c0|count[3] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 2.711      ;
; -1.780 ; counter10:c1|count[0] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 2.704      ;
; -1.780 ; counter10:c1|count[0] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 2.704      ;
; -1.780 ; counter10:c1|count[0] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 2.704      ;
; -1.767 ; counter10:c0|count[1] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.662      ;
; -1.761 ; counter10:c0|count[2] ; counter10:c1|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.656      ;
; -1.761 ; counter10:c0|count[2] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.656      ;
; -1.761 ; counter10:c0|count[2] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.656      ;
; -1.754 ; counter10:c0|count[3] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.649      ;
; -1.747 ; counter10:c2|count[0] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.642      ;
; -1.743 ; counter10:c1|count[3] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.083     ; 2.658      ;
; -1.727 ; counter10:c0|count[1] ; counter10:c2|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 2.651      ;
; -1.727 ; counter10:c0|count[1] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 2.651      ;
; -1.727 ; counter10:c0|count[1] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 2.651      ;
; -1.687 ; counter10:c2|count[2] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.582      ;
; -1.687 ; counter10:c2|count[2] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.582      ;
; -1.687 ; counter10:c2|count[2] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.582      ;
; -1.677 ; counter10:c1|count[0] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 2.601      ;
; -1.674 ; counter10:c1|count[0] ; counter10:c2|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.083     ; 2.589      ;
; -1.674 ; counter10:c1|count[0] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.083     ; 2.589      ;
; -1.674 ; counter10:c1|count[0] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.083     ; 2.589      ;
; -1.647 ; counter10:c0|count[0] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.542      ;
; -1.647 ; counter10:c0|count[0] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.542      ;
; -1.647 ; counter10:c0|count[0] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.542      ;
; -1.640 ; counter10:c1|count[1] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.083     ; 2.555      ;
; -1.597 ; counter10:c2|count[2] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.492      ;
; -1.582 ; counter10:c0|count[3] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 2.506      ;
; -1.577 ; counter10:c0|count[0] ; counter10:c2|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 2.501      ;
; -1.577 ; counter10:c0|count[0] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 2.501      ;
; -1.577 ; counter10:c0|count[0] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 2.501      ;
; -1.571 ; counter10:c0|count[2] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.466      ;
; -1.544 ; counter10:c0|count[0] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.439      ;
; -1.505 ; counter10:c0|count[1] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 2.429      ;
; -1.469 ; counter10:c1|count[0] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.083     ; 2.384      ;
; -1.468 ; counter10:c0|count[3] ; counter10:c1|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.363      ;
; -1.468 ; counter10:c0|count[3] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.363      ;
; -1.468 ; counter10:c0|count[3] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.363      ;
; -1.458 ; counter10:c0|count[1] ; counter10:c1|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.353      ;
; -1.458 ; counter10:c0|count[1] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.353      ;
; -1.458 ; counter10:c0|count[1] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.353      ;
; -1.372 ; counter10:c0|count[0] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 2.296      ;
; -1.302 ; counter10:c0|count[3] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.197      ;
; -1.280 ; counter10:c2|count[1] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 2.204      ;
; -1.268 ; counter10:c0|count[1] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.163      ;
; -1.258 ; counter10:c0|count[0] ; counter10:c1|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.153      ;
; -1.258 ; counter10:c0|count[0] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.153      ;
; -1.258 ; counter10:c0|count[0] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 2.153      ;
; -1.253 ; counter10:c0|count[2] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 2.177      ;
; -1.160 ; counter10:c1|count[2] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.083     ; 2.075      ;
; -1.122 ; counter10:c2|count[3] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.074     ; 2.046      ;
; -1.092 ; counter10:c0|count[0] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.103     ; 1.987      ;
+--------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'counter4:dev2|overflow'                                                                                                             ;
+--------+----------------------------------------+---------------------+--------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node             ; Launch Clock             ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------+--------------------------+------------------------+--------------+------------+------------+
; -1.951 ; counter10:c2|count[1]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.817      ;
; -1.869 ; counter10:c3|count[3]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.745      ;
; -1.825 ; counter10:c2|count[0]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.691      ;
; -1.798 ; counter10:c2|count[1]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.664      ;
; -1.783 ; counter10:c2|count[3]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.649      ;
; -1.742 ; counter10:c3|count[2]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.618      ;
; -1.705 ; counter10:c3|count[2]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.581      ;
; -1.691 ; counter10:c3|count[3]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.567      ;
; -1.685 ; counter10:c2|count[3]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.551      ;
; -1.669 ; counter10:c3|count[1]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.545      ;
; -1.658 ; counter10:c2|count[3]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.524      ;
; -1.648 ; counter10:c2|count[1]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.514      ;
; -1.623 ; counter10:c0|count[0]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.489      ;
; -1.598 ; counter10:c1|count[1]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.474      ;
; -1.576 ; counter10:c3|count[0]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.452      ;
; -1.565 ; counter10:c3|count[0]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.441      ;
; -1.565 ; counter10:c3|count[0]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.441      ;
; -1.553 ; counter10:c2|count[0]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.419      ;
; -1.552 ; counter10:c1|count[2]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.428      ;
; -1.547 ; counter10:c0|count[0]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.413      ;
; -1.546 ; counter10:c3|count[1]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.422      ;
; -1.539 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[5] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.073     ; 2.464      ;
; -1.539 ; counter10:c3|count[3]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.415      ;
; -1.533 ; counter10:c3|count[2]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.409      ;
; -1.511 ; counter10:c2|count[0]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.377      ;
; -1.511 ; counter10:c3|count[1]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.387      ;
; -1.510 ; counter10:c2|count[1]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.376      ;
; -1.501 ; counter10:c0|count[1]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.367      ;
; -1.495 ; counter10:c1|count[2]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.371      ;
; -1.494 ; counter10:c0|count[3]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.360      ;
; -1.490 ; counter10:c1|count[3]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.366      ;
; -1.488 ; counter10:c0|count[1]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.354      ;
; -1.481 ; counter10:c2|count[1]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.347      ;
; -1.475 ; counter10:c0|count[0]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.341      ;
; -1.472 ; counter10:c2|count[3]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.338      ;
; -1.461 ; counter10:c0|count[1]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.327      ;
; -1.446 ; counter10:c1|count[1]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.322      ;
; -1.446 ; counter10:c0|count[3]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.312      ;
; -1.443 ; counter10:c2|count[2]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.309      ;
; -1.425 ; counter10:c0|count[0]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.291      ;
; -1.407 ; counter10:c0|count[3]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.273      ;
; -1.405 ; counter10:c0|count[3]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.271      ;
; -1.398 ; counter10:c2|count[0]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.264      ;
; -1.398 ; counter10:c1|count[2]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.274      ;
; -1.396 ; counter10:c0|count[3]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.262      ;
; -1.394 ; counter10:c3|count[0]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.270      ;
; -1.391 ; counter10:c2|count[1]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.257      ;
; -1.391 ; counter10:c2|count[3]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.257      ;
; -1.389 ; counter10:c0|count[0]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.255      ;
; -1.383 ; counter10:c1|count[2]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.259      ;
; -1.382 ; counter10:c3|count[2]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.258      ;
; -1.382 ; counter10:c2|count[3]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.248      ;
; -1.378 ; counter10:c1|count[3]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.254      ;
; -1.370 ; counter10:c1|count[3]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.246      ;
; -1.368 ; counter10:c3|count[1]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.244      ;
; -1.363 ; counter10:c3|count[3]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.239      ;
; -1.362 ; counter10:c3|count[0]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.238      ;
; -1.360 ; counter10:c3|count[1]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.236      ;
; -1.356 ; counter10:c0|count[1]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.222      ;
; -1.354 ; counter10:c3|count[3]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.230      ;
; -1.354 ; counter10:c0|count[2]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.220      ;
; -1.341 ; counter10:c0|count[1]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.207      ;
; -1.327 ; counter10:c2|count[2]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.193      ;
; -1.320 ; counter10:c1|count[1]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.196      ;
; -1.314 ; counter10:c3|count[1]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.190      ;
; -1.314 ; counter10:c3|count[1]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.190      ;
; -1.311 ; counter10:c2|count[2]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.177      ;
; -1.311 ; counter10:c0|count[2]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.177      ;
; -1.305 ; counter10:c2|count[2]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.171      ;
; -1.304 ; counter10:c0|count[2]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.170      ;
; -1.301 ; counter10:c2|count[2]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.167      ;
; -1.300 ; counter10:c2|count[3]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.166      ;
; -1.299 ; counter10:c0|count[2]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.165      ;
; -1.298 ; counter10:c1|count[2]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.174      ;
; -1.295 ; counter10:c1|count[3]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.171      ;
; -1.293 ; counter10:c0|count[1]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.159      ;
; -1.292 ; counter10:c0|count[0]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.158      ;
; -1.290 ; counter10:c0|count[1]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.156      ;
; -1.288 ; counter10:c1|count[3]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.164      ;
; -1.288 ; counter10:c1|count[2]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.164      ;
; -1.277 ; counter10:c3|count[0]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.153      ;
; -1.275 ; counter10:c0|count[2]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.141      ;
; -1.265 ; counter10:c0|count[0]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.131      ;
; -1.264 ; counter10:c0|count[3]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.130      ;
; -1.248 ; counter10:c2|count[2]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.114      ;
; -1.244 ; counter10:c2|count[0]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.110      ;
; -1.240 ; counter10:c3|count[0]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.116      ;
; -1.236 ; counter10:c3|count[2]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.112      ;
; -1.236 ; counter10:c0|count[3]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.102      ;
; -1.225 ; counter10:c2|count[0]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.091      ;
; -1.223 ; counter10:c3|count[3]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.099      ;
; -1.223 ; counter10:c1|count[3]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.099      ;
; -1.212 ; counter10:c3|count[3]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.088      ;
; -1.210 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[7] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.073     ; 2.135      ;
; -1.205 ; counter10:c1|count[0]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.081      ;
; -1.202 ; counter10:c3|count[2]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.078      ;
; -1.196 ; counter10:c2|count[1]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.132     ; 2.062      ;
; -1.194 ; counter10:c3|count[2]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.070      ;
; -1.189 ; counter10:c1|count[1]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.065      ;
; -1.182 ; counter10:c1|count[0]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.122     ; 2.058      ;
+--------+----------------------------------------+---------------------+--------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clock'                                                                                                ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; -1.650 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.574      ;
; -1.568 ; counter4:dev2|count[0]    ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.492      ;
; -1.556 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.480      ;
; -1.512 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.436      ;
; -1.452 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.502     ; 1.948      ;
; -1.423 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.347      ;
; -1.393 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.317      ;
; -1.392 ; counter4:dev2|count[0]    ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.316      ;
; -1.382 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.306      ;
; -1.379 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.303      ;
; -1.366 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.290      ;
; -1.300 ; counter4:dev2|count[0]    ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.224      ;
; -1.290 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.214      ;
; -1.288 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.212      ;
; -1.287 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.502     ; 1.783      ;
; -1.271 ; counter2p16:dev|count[14] ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.502     ; 1.767      ;
; -1.265 ; counter2p16:dev|count[9]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.502     ; 1.761      ;
; -1.259 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.183      ;
; -1.259 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.183      ;
; -1.258 ; counter4:dev2|count[0]    ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.182      ;
; -1.255 ; counter2p16:dev|count[1]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.074     ; 2.179      ;
; -1.251 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.175      ;
; -1.244 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.168      ;
; -1.232 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.156      ;
; -1.231 ; counter2p16:dev|count[6]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.074     ; 2.155      ;
; -1.228 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.152      ;
; -1.211 ; counter2p16:dev|count[2]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.074     ; 2.135      ;
; -1.184 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.502     ; 1.680      ;
; -1.183 ; counter2p16:dev|count[13] ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.502     ; 1.679      ;
; -1.162 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.086      ;
; -1.155 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.079      ;
; -1.153 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.502     ; 1.649      ;
; -1.126 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.050      ;
; -1.125 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.074     ; 2.049      ;
; -1.125 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.049      ;
; -1.124 ; counter4:dev2|count[0]    ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.074     ; 2.048      ;
; -1.121 ; counter2p16:dev|count[13] ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.502     ; 1.617      ;
; -1.118 ; counter2p16:dev|count[10] ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.042      ;
; -1.116 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; 0.337      ; 2.451      ;
; -1.115 ; counter4:dev2|count[0]    ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; 0.337      ; 2.450      ;
; -1.114 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.074     ; 2.038      ;
; -1.111 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.035      ;
; -1.105 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; 0.337      ; 2.440      ;
; -1.098 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.074     ; 2.022      ;
; -1.095 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.019      ;
; -1.094 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.018      ;
; -1.089 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; 0.337      ; 2.424      ;
; -1.032 ; counter4:dev2|count[0]    ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.074     ; 1.956      ;
; -1.023 ; counter4:dev2|count[0]    ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; 0.337      ; 2.358      ;
; -1.022 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.074     ; 1.946      ;
; -1.020 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.074     ; 1.944      ;
; -1.013 ; counter2p16:dev|count[14] ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.502     ; 1.509      ;
; -1.011 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; 0.337      ; 2.346      ;
; -1.010 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.091     ; 1.917      ;
; -0.992 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.074     ; 1.916      ;
; -0.991 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 1.000        ; -0.074     ; 1.915      ;
; -0.991 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.074     ; 1.915      ;
; -0.990 ; counter4:dev2|count[0]    ; counter2p16:dev|count[6]  ; clock        ; clock       ; 1.000        ; -0.074     ; 1.914      ;
; -0.986 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.074     ; 1.910      ;
; -0.983 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.074     ; 1.907      ;
; -0.982 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; 0.337      ; 2.317      ;
; -0.980 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 1.000        ; -0.074     ; 1.904      ;
; -0.978 ; counter2p16:dev|count[12] ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.074     ; 1.902      ;
; -0.976 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.074     ; 1.900      ;
; -0.967 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.074     ; 1.891      ;
; -0.967 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; 0.337      ; 2.302      ;
; -0.964 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 1.000        ; -0.074     ; 1.888      ;
; -0.961 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.074     ; 1.885      ;
; -0.960 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.074     ; 1.884      ;
; -0.955 ; counter2p16:dev|count[8]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.074     ; 1.879      ;
; -0.951 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; 0.337      ; 2.286      ;
; -0.942 ; counter2p16:dev|count[10] ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.074     ; 1.866      ;
; -0.942 ; counter2p16:dev|count[5]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.074     ; 1.866      ;
; -0.941 ; counter2p16:dev|count[3]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.074     ; 1.865      ;
; -0.930 ; counter2p16:dev|count[15] ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.074     ; 1.854      ;
; -0.907 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.091     ; 1.814      ;
; -0.898 ; counter4:dev2|count[0]    ; counter2p16:dev|count[5]  ; clock        ; clock       ; 1.000        ; -0.074     ; 1.822      ;
; -0.894 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.074     ; 1.818      ;
; -0.890 ; counter2p16:dev|count[11] ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.074     ; 1.814      ;
; -0.887 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.074     ; 1.811      ;
; -0.886 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 1.000        ; -0.074     ; 1.810      ;
; -0.878 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; 0.337      ; 2.213      ;
; -0.858 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.074     ; 1.782      ;
; -0.857 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[4]  ; clock        ; clock       ; 1.000        ; -0.074     ; 1.781      ;
; -0.857 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 1.000        ; -0.074     ; 1.781      ;
; -0.856 ; counter4:dev2|count[0]    ; counter2p16:dev|count[4]  ; clock        ; clock       ; 1.000        ; -0.074     ; 1.780      ;
; -0.852 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.074     ; 1.776      ;
; -0.850 ; counter2p16:dev|count[10] ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.074     ; 1.774      ;
; -0.849 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; 0.337      ; 2.184      ;
; -0.846 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[3]  ; clock        ; clock       ; 1.000        ; -0.074     ; 1.770      ;
; -0.843 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.074     ; 1.767      ;
; -0.842 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 1.000        ; -0.074     ; 1.766      ;
; -0.837 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 1.000        ; 0.337      ; 2.172      ;
; -0.834 ; counter2p16:dev|count[10] ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.074     ; 1.758      ;
; -0.834 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; 0.337      ; 2.169      ;
; -0.833 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.074     ; 1.757      ;
; -0.830 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[4]  ; clock        ; clock       ; 1.000        ; -0.074     ; 1.754      ;
; -0.827 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.074     ; 1.751      ;
; -0.826 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 1.000        ; -0.074     ; 1.750      ;
; -0.823 ; counter2p16:dev|count[4]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.074     ; 1.747      ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clock'                                                                                                ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 0.414 ; counter4:dev2|count[1]    ; counter4:dev2|count[1]    ; clock        ; clock       ; 0.000        ; 0.074      ; 0.674      ;
; 0.452 ; counter2p16:dev|count[15] ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.074      ; 0.712      ;
; 0.559 ; counter2p16:dev|count[12] ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.502      ; 1.247      ;
; 0.561 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.502      ; 1.249      ;
; 0.563 ; counter4:dev2|count[1]    ; counter4:dev2|overflow    ; clock        ; clock       ; 0.000        ; 0.074      ; 0.823      ;
; 0.576 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.502      ; 1.264      ;
; 0.580 ; counter2p16:dev|count[11] ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.502      ; 1.268      ;
; 0.628 ; counter4:dev2|count[0]    ; counter4:dev2|count[1]    ; clock        ; clock       ; 0.000        ; 0.074      ; 0.888      ;
; 0.637 ; counter4:dev2|count[0]    ; counter4:dev2|overflow    ; clock        ; clock       ; 0.000        ; 0.074      ; 0.897      ;
; 0.651 ; counter2p16:dev|count[14] ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.091      ; 0.928      ;
; 0.656 ; counter2p16:dev|count[13] ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.091      ; 0.933      ;
; 0.656 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.091      ; 0.933      ;
; 0.667 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[4]  ; clock        ; clock       ; 0.000        ; 0.074      ; 0.927      ;
; 0.668 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[2]  ; clock        ; clock       ; 0.000        ; 0.074      ; 0.928      ;
; 0.668 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.074      ; 0.928      ;
; 0.668 ; counter2p16:dev|count[12] ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.074      ; 0.928      ;
; 0.670 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.074      ; 0.930      ;
; 0.670 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.074      ; 0.930      ;
; 0.670 ; counter2p16:dev|count[10] ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.074      ; 0.930      ;
; 0.672 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[3]  ; clock        ; clock       ; 0.000        ; 0.074      ; 0.932      ;
; 0.673 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.074      ; 0.933      ;
; 0.673 ; counter2p16:dev|count[11] ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.074      ; 0.933      ;
; 0.683 ; counter2p16:dev|count[12] ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.502      ; 1.371      ;
; 0.685 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[1]  ; clock        ; clock       ; 0.000        ; 0.074      ; 0.945      ;
; 0.687 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.502      ; 1.375      ;
; 0.689 ; counter2p16:dev|count[10] ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.502      ; 1.377      ;
; 0.689 ; counter4:dev2|count[0]    ; counter2p16:dev|count[1]  ; clock        ; clock       ; 0.000        ; 0.074      ; 0.949      ;
; 0.704 ; counter2p16:dev|count[11] ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.502      ; 1.392      ;
; 0.708 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.502      ; 1.396      ;
; 0.813 ; counter2p16:dev|count[10] ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.502      ; 1.501      ;
; 0.814 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.502      ; 1.502      ;
; 0.817 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.502      ; 1.505      ;
; 0.832 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.502      ; 1.520      ;
; 0.835 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.502      ; 1.523      ;
; 0.941 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.502      ; 1.629      ;
; 0.943 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.502      ; 1.631      ;
; 0.943 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.502      ; 1.631      ;
; 0.956 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.502      ; 1.644      ;
; 0.962 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.502      ; 1.650      ;
; 0.963 ; counter4:dev2|count[0]    ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.502      ; 1.651      ;
; 0.964 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.502      ; 1.652      ;
; 0.967 ; counter2p16:dev|count[12] ; counter2p16:dev|overflow  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.227      ;
; 0.986 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.246      ;
; 0.987 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.247      ;
; 0.987 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[3]  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.247      ;
; 0.987 ; counter2p16:dev|count[13] ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.091      ; 1.264      ;
; 0.989 ; counter2p16:dev|count[10] ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.249      ;
; 1.000 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.260      ;
; 1.002 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[2]  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.262      ;
; 1.003 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[4]  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.263      ;
; 1.003 ; counter4:dev2|count[0]    ; counter2p16:dev|count[2]  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.263      ;
; 1.004 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.264      ;
; 1.004 ; counter2p16:dev|count[11] ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.264      ;
; 1.006 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[3]  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.266      ;
; 1.007 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.267      ;
; 1.007 ; counter4:dev2|count[0]    ; counter2p16:dev|count[3]  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.267      ;
; 1.008 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.268      ;
; 1.067 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.502      ; 1.755      ;
; 1.070 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.502      ; 1.758      ;
; 1.088 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.502      ; 1.776      ;
; 1.091 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.502      ; 1.779      ;
; 1.110 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.370      ;
; 1.111 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.371      ;
; 1.111 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[4]  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.371      ;
; 1.113 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.373      ;
; 1.113 ; counter2p16:dev|count[10] ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.373      ;
; 1.114 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.374      ;
; 1.115 ; counter2p16:dev|count[12] ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.375      ;
; 1.115 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.375      ;
; 1.117 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.377      ;
; 1.119 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.091      ; 1.396      ;
; 1.128 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.388      ;
; 1.130 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[4]  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.390      ;
; 1.131 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.391      ;
; 1.131 ; counter4:dev2|count[0]    ; counter2p16:dev|count[4]  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.391      ;
; 1.132 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.392      ;
; 1.132 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.392      ;
; 1.134 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.394      ;
; 1.135 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.395      ;
; 1.135 ; counter4:dev2|count[0]    ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.395      ;
; 1.136 ; counter2p16:dev|count[11] ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.396      ;
; 1.194 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.502      ; 1.882      ;
; 1.199 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.502      ; 1.887      ;
; 1.201 ; counter2p16:dev|count[7]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.461      ;
; 1.202 ; counter2p16:dev|count[11] ; counter2p16:dev|overflow  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.462      ;
; 1.215 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.502      ; 1.903      ;
; 1.218 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.502      ; 1.906      ;
; 1.219 ; counter4:dev2|count[0]    ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.502      ; 1.907      ;
; 1.238 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.498      ;
; 1.239 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.499      ;
; 1.239 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.499      ;
; 1.241 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.501      ;
; 1.243 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.091      ; 1.520      ;
; 1.243 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.503      ;
; 1.243 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.503      ;
; 1.245 ; counter2p16:dev|count[10] ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.505      ;
; 1.256 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.516      ;
; 1.258 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.518      ;
; 1.259 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.519      ;
; 1.259 ; counter4:dev2|count[0]    ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.074      ; 1.519      ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'counter2p16:dev|overflow'                                                                                              ;
+-------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.414 ; counter10:c0|count[2] ; counter10:c0|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; counter10:c0|count[3] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; counter10:c0|count[1] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; counter10:c2|count[3] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; counter10:c2|count[1] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; counter10:c2|count[2] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; counter10:c1|count[2] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; counter10:c1|count[3] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; counter10:c1|count[1] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; counter10:c3|count[3] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; counter10:c3|count[1] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; counter10:c3|count[2] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.674      ;
; 0.418 ; counter10:c0|count[0] ; counter10:c0|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.678      ;
; 0.418 ; counter10:c2|count[0] ; counter10:c2|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.678      ;
; 0.418 ; counter10:c1|count[0] ; counter10:c1|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.678      ;
; 0.418 ; counter10:c3|count[0] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.678      ;
; 0.454 ; counter10:c3|count[1] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.714      ;
; 0.480 ; counter10:c3|count[0] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.740      ;
; 0.506 ; counter10:c1|count[2] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.766      ;
; 0.620 ; counter10:c1|count[2] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.880      ;
; 0.673 ; counter10:c0|count[2] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.933      ;
; 0.683 ; counter10:c0|count[2] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.943      ;
; 0.703 ; counter10:c3|count[0] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.963      ;
; 0.712 ; counter10:c2|count[0] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.972      ;
; 0.712 ; counter10:c2|count[0] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.972      ;
; 0.713 ; counter10:c2|count[0] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.973      ;
; 0.721 ; counter10:c0|count[1] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.981      ;
; 0.725 ; counter10:c0|count[1] ; counter10:c0|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.985      ;
; 0.731 ; counter10:c1|count[1] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 0.991      ;
; 0.843 ; counter10:c1|count[0] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 1.103      ;
; 0.861 ; counter10:c0|count[0] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 1.121      ;
; 0.865 ; counter10:c1|count[0] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 1.125      ;
; 0.878 ; counter10:c3|count[3] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 1.138      ;
; 0.887 ; counter10:c3|count[1] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 1.147      ;
; 0.892 ; counter10:c0|count[0] ; counter10:c0|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 1.152      ;
; 0.892 ; counter10:c3|count[2] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 1.152      ;
; 0.893 ; counter10:c3|count[2] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 1.153      ;
; 0.908 ; counter10:c2|count[1] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 1.168      ;
; 0.914 ; counter10:c2|count[2] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 1.174      ;
; 0.916 ; counter10:c2|count[1] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 1.176      ;
; 0.918 ; counter10:c2|count[2] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 1.178      ;
; 0.919 ; counter10:c3|count[0] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 1.179      ;
; 0.941 ; counter10:c1|count[3] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 1.201      ;
; 1.061 ; counter10:c1|count[1] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 1.321      ;
; 1.101 ; counter10:c1|count[0] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 1.361      ;
; 1.110 ; counter10:c0|count[0] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 1.370      ;
; 1.291 ; counter10:c2|count[2] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 1.551      ;
; 1.299 ; counter10:c0|count[0] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 1.559      ;
; 1.305 ; counter10:c1|count[0] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.103      ; 1.594      ;
; 1.365 ; counter10:c3|count[2] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.103      ; 1.654      ;
; 1.378 ; counter10:c2|count[0] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 1.638      ;
; 1.402 ; counter10:c1|count[1] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.103      ; 1.691      ;
; 1.418 ; counter10:c3|count[3] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.103      ; 1.707      ;
; 1.433 ; counter10:c3|count[0] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.103      ; 1.722      ;
; 1.455 ; counter10:c0|count[1] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 1.715      ;
; 1.455 ; counter10:c3|count[1] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.103      ; 1.744      ;
; 1.496 ; counter10:c2|count[3] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 1.756      ;
; 1.505 ; counter10:c0|count[3] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 1.765      ;
; 1.507 ; counter10:c0|count[0] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.083      ; 1.776      ;
; 1.507 ; counter10:c0|count[3] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 1.767      ;
; 1.533 ; counter10:c1|count[2] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.103      ; 1.822      ;
; 1.539 ; counter10:c1|count[3] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.103      ; 1.828      ;
; 1.547 ; counter10:c2|count[3] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 1.807      ;
; 1.666 ; counter10:c0|count[1] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.083      ; 1.935      ;
; 1.715 ; counter10:c0|count[3] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.083      ; 1.984      ;
; 1.755 ; counter10:c0|count[2] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 2.015      ;
; 1.772 ; counter10:c0|count[0] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 2.032      ;
; 1.820 ; counter10:c2|count[1] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 2.080      ;
; 1.872 ; counter10:c1|count[0] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.103      ; 2.161      ;
; 1.894 ; counter10:c0|count[0] ; counter10:c1|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.083      ; 2.163      ;
; 1.894 ; counter10:c0|count[0] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.083      ; 2.163      ;
; 1.894 ; counter10:c0|count[0] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.083      ; 2.163      ;
; 1.966 ; counter10:c0|count[2] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.083      ; 2.235      ;
; 1.971 ; counter10:c0|count[1] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 2.231      ;
; 1.980 ; counter10:c0|count[3] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 2.240      ;
; 1.987 ; counter10:c0|count[1] ; counter10:c1|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.083      ; 2.256      ;
; 1.987 ; counter10:c0|count[1] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.083      ; 2.256      ;
; 1.987 ; counter10:c0|count[1] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.083      ; 2.256      ;
; 1.998 ; counter10:c2|count[2] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.083      ; 2.267      ;
; 2.022 ; counter10:c1|count[1] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.103      ; 2.311      ;
; 2.036 ; counter10:c0|count[0] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.083      ; 2.305      ;
; 2.102 ; counter10:c0|count[3] ; counter10:c1|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.083      ; 2.371      ;
; 2.102 ; counter10:c0|count[3] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.083      ; 2.371      ;
; 2.102 ; counter10:c0|count[3] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.083      ; 2.371      ;
; 2.104 ; counter10:c0|count[1] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.083      ; 2.373      ;
; 2.106 ; counter10:c1|count[3] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.103      ; 2.395      ;
; 2.128 ; counter10:c2|count[0] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.083      ; 2.397      ;
; 2.153 ; counter10:c1|count[2] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.103      ; 2.442      ;
; 2.178 ; counter10:c1|count[0] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 2.438      ;
; 2.189 ; counter10:c0|count[0] ; counter10:c2|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 2.449      ;
; 2.189 ; counter10:c0|count[0] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 2.449      ;
; 2.189 ; counter10:c0|count[0] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 2.449      ;
; 2.244 ; counter10:c0|count[3] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.083      ; 2.513      ;
; 2.253 ; counter10:c2|count[2] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.083      ; 2.522      ;
; 2.253 ; counter10:c2|count[2] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.083      ; 2.522      ;
; 2.253 ; counter10:c2|count[2] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.083      ; 2.522      ;
; 2.265 ; counter10:c1|count[1] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 2.525      ;
; 2.271 ; counter10:c0|count[2] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.074      ; 2.531      ;
; 2.276 ; counter10:c0|count[0] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.083      ; 2.545      ;
; 2.276 ; counter10:c0|count[0] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.083      ; 2.545      ;
+-------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'counter4:dev2|overflow'                                                                                                                                ;
+-------+----------------------------------------+----------------------------------------+--------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock             ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------------------+------------------------+--------------+------------+------------+
; 0.415 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|counter4:counter|count[1] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 0.674      ;
; 0.419 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|counter4:counter|count[0] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 0.678      ;
; 0.515 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|counter4:counter|count[1] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 0.774      ;
; 0.520 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|selecters[2]              ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 0.779      ;
; 0.524 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|selecters[1]              ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 0.783      ;
; 0.531 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|selecters[3]              ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 0.790      ;
; 0.637 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|selecters[1]              ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 0.896      ;
; 0.652 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|selecters[2]              ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 0.911      ;
; 0.657 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|selecters[3]              ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 0.916      ;
; 0.758 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[1]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 1.017      ;
; 0.764 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[3]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 1.023      ;
; 0.916 ; counter10:c1|count[0]                  ; LED4set:gath|LED[4]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 1.257      ;
; 0.944 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[5]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 1.203      ;
; 0.959 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|selecters[0]              ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 1.218      ;
; 0.985 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[6]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 1.244      ;
; 1.000 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[2]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 1.259      ;
; 1.008 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[4]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 1.267      ;
; 1.015 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[2]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 1.274      ;
; 1.022 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[6]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 1.281      ;
; 1.048 ; counter10:c1|count[1]                  ; LED4set:gath|LED[4]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 1.389      ;
; 1.049 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|selecters[0]              ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 1.308      ;
; 1.065 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[7]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 1.324      ;
; 1.065 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[5]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 1.324      ;
; 1.078 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[3]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 1.337      ;
; 1.137 ; counter10:c1|count[2]                  ; LED4set:gath|LED[4]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 1.478      ;
; 1.164 ; counter10:c1|count[3]                  ; LED4set:gath|LED[4]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 1.505      ;
; 1.234 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[1]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 1.493      ;
; 1.239 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[7]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 1.498      ;
; 1.303 ; counter10:c1|count[0]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 1.644      ;
; 1.333 ; counter10:c1|count[0]                  ; LED4set:gath|LED[2]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 1.674      ;
; 1.352 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[4]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.073      ; 1.611      ;
; 1.363 ; counter10:c1|count[0]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 1.704      ;
; 1.404 ; counter10:c1|count[0]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 1.745      ;
; 1.421 ; counter10:c1|count[1]                  ; LED4set:gath|LED[2]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 1.762      ;
; 1.439 ; counter10:c1|count[1]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 1.780      ;
; 1.461 ; counter10:c2|count[2]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 1.792      ;
; 1.465 ; counter10:c1|count[0]                  ; LED4set:gath|LED[6]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 1.806      ;
; 1.498 ; counter10:c0|count[2]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 1.829      ;
; 1.518 ; counter10:c0|count[2]                  ; LED4set:gath|LED[6]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 1.849      ;
; 1.523 ; counter10:c3|count[2]                  ; LED4set:gath|LED[6]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 1.864      ;
; 1.528 ; counter10:c1|count[1]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 1.869      ;
; 1.532 ; counter10:c1|count[3]                  ; LED4set:gath|LED[2]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 1.873      ;
; 1.535 ; counter10:c2|count[1]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 1.866      ;
; 1.538 ; counter10:c1|count[3]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 1.879      ;
; 1.539 ; counter10:c1|count[2]                  ; LED4set:gath|LED[2]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 1.880      ;
; 1.549 ; counter10:c3|count[3]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 1.890      ;
; 1.549 ; counter10:c2|count[0]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 1.880      ;
; 1.550 ; counter10:c0|count[0]                  ; LED4set:gath|LED[6]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 1.881      ;
; 1.553 ; counter10:c1|count[2]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 1.894      ;
; 1.555 ; counter10:c0|count[1]                  ; LED4set:gath|LED[6]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 1.886      ;
; 1.556 ; counter10:c1|count[3]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 1.897      ;
; 1.562 ; counter10:c3|count[3]                  ; LED4set:gath|LED[6]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 1.903      ;
; 1.568 ; counter10:c0|count[0]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 1.899      ;
; 1.569 ; counter10:c2|count[3]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 1.900      ;
; 1.571 ; counter10:c2|count[0]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 1.902      ;
; 1.575 ; counter10:c3|count[2]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 1.916      ;
; 1.575 ; counter10:c1|count[0]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 1.916      ;
; 1.576 ; counter10:c0|count[1]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 1.907      ;
; 1.577 ; counter10:c3|count[0]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 1.918      ;
; 1.580 ; counter10:c2|count[0]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 1.911      ;
; 1.581 ; counter10:c3|count[3]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 1.922      ;
; 1.591 ; counter10:c2|count[3]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 1.922      ;
; 1.598 ; counter10:c0|count[3]                  ; LED4set:gath|LED[6]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 1.929      ;
; 1.600 ; counter10:c3|count[2]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 1.941      ;
; 1.601 ; counter10:c2|count[3]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 1.932      ;
; 1.605 ; counter10:c0|count[1]                  ; LED4set:gath|LED[4]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 1.936      ;
; 1.605 ; counter10:c1|count[1]                  ; LED4set:gath|LED[6]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 1.946      ;
; 1.608 ; counter10:c0|count[1]                  ; LED4set:gath|LED[2]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 1.939      ;
; 1.608 ; counter10:c3|count[2]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 1.949      ;
; 1.608 ; counter10:c0|count[3]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 1.939      ;
; 1.610 ; counter10:c2|count[2]                  ; LED4set:gath|LED[2]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 1.941      ;
; 1.611 ; counter10:c1|count[3]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 1.952      ;
; 1.614 ; counter10:c1|count[2]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 1.955      ;
; 1.634 ; counter10:c3|count[0]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 1.975      ;
; 1.638 ; counter10:c0|count[2]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 1.969      ;
; 1.640 ; counter10:c0|count[2]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 1.971      ;
; 1.640 ; counter10:c0|count[2]                  ; LED4set:gath|LED[2]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 1.971      ;
; 1.642 ; counter10:c3|count[3]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 1.983      ;
; 1.643 ; counter10:c0|count[2]                  ; LED4set:gath|LED[4]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 1.974      ;
; 1.646 ; counter10:c2|count[2]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 1.977      ;
; 1.647 ; counter10:c3|count[0]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 1.988      ;
; 1.653 ; counter10:c0|count[2]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 1.984      ;
; 1.659 ; counter10:c1|count[2]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 2.000      ;
; 1.661 ; counter10:c2|count[2]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 1.992      ;
; 1.662 ; counter10:c1|count[1]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 2.003      ;
; 1.662 ; counter10:c2|count[2]                  ; LED4set:gath|LED[6]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 1.993      ;
; 1.670 ; counter10:c3|count[1]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 2.011      ;
; 1.673 ; counter10:c0|count[3]                  ; LED4set:gath|LED[2]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 2.004      ;
; 1.680 ; counter10:c3|count[1]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 2.021      ;
; 1.681 ; counter10:c2|count[2]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 2.012      ;
; 1.681 ; counter10:c1|count[3]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 2.022      ;
; 1.691 ; counter10:c3|count[1]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 2.032      ;
; 1.691 ; counter10:c3|count[1]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.135      ; 2.032      ;
; 1.692 ; counter10:c0|count[3]                  ; LED4set:gath|LED[4]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 2.023      ;
; 1.700 ; counter10:c0|count[1]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 2.031      ;
; 1.705 ; counter10:c0|count[0]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 2.036      ;
; 1.711 ; counter10:c2|count[1]                  ; LED4set:gath|LED[6]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 2.042      ;
; 1.713 ; counter10:c0|count[0]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 2.044      ;
; 1.715 ; counter10:c0|count[1]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 2.046      ;
; 1.717 ; counter10:c0|count[0]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.125      ; 2.048      ;
+-------+----------------------------------------+----------------------------------------+--------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'clock'                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[10]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[11]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[12]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[13]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[14]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[15]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[1]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[2]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[3]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[4]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[5]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[6]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[7]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[8]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[9]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|overflow    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter4:dev2|count[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter4:dev2|count[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter4:dev2|overflow      ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[13]   ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[14]   ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[9]    ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[10]   ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[11]   ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[12]   ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[15]   ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[1]    ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[2]    ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[3]    ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[4]    ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[5]    ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[6]    ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[7]    ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[8]    ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|overflow    ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter4:dev2|count[0]      ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter4:dev2|count[1]      ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; counter4:dev2|overflow      ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[10]   ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[11]   ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[12]   ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[15]   ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[1]    ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[2]    ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[3]    ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[4]    ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[5]    ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[6]    ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[7]    ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[8]    ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|overflow    ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter4:dev2|count[0]      ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter4:dev2|count[1]      ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter4:dev2|overflow      ;
; 0.336  ; 0.556        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[13]   ;
; 0.336  ; 0.556        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[14]   ;
; 0.336  ; 0.556        ; 0.220          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[9]    ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o               ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[13]|clk           ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[14]|clk           ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[9]|clk            ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|inclk[0] ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|outclk   ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev2|count[0]|clk           ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev2|count[1]|clk           ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev2|overflow|clk           ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[10]|clk           ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[11]|clk           ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[12]|clk           ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[15]|clk           ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[1]|clk            ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[2]|clk            ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[3]|clk            ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[4]|clk            ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[5]|clk            ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[6]|clk            ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[7]|clk            ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[8]|clk            ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|overflow|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i               ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev2|count[0]|clk           ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev2|count[1]|clk           ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev2|overflow|clk           ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[10]|clk           ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[11]|clk           ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[12]|clk           ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[15]|clk           ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[1]|clk            ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[2]|clk            ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[3]|clk            ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[4]|clk            ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[5]|clk            ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[6]|clk            ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[7]|clk            ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[8]|clk            ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|overflow|clk            ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|inclk[0] ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|outclk   ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'counter2p16:dev|overflow'                                                            ;
+--------+--------------+----------------+------------------+--------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+-------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c3|overflow         ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[0]         ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[1]         ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[2]         ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[3]         ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[0]         ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[1]         ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[2]         ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[3]         ;
; 0.270  ; 0.490        ; 0.220          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c3|overflow         ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[0]         ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[1]         ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[2]         ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[3]         ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[2]         ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[0]         ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[1]         ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[3]         ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[0]         ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[1]         ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[2]         ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[3]         ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[0]         ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[1]         ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[2]         ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[3]         ;
; 0.320  ; 0.508        ; 0.188          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[0]         ;
; 0.320  ; 0.508        ; 0.188          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[1]         ;
; 0.320  ; 0.508        ; 0.188          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[2]         ;
; 0.320  ; 0.508        ; 0.188          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[3]         ;
; 0.320  ; 0.508        ; 0.188          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[0]         ;
; 0.320  ; 0.508        ; 0.188          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[1]         ;
; 0.320  ; 0.508        ; 0.188          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[2]         ;
; 0.320  ; 0.508        ; 0.188          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[3]         ;
; 0.320  ; 0.508        ; 0.188          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c3|overflow         ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; dev|overflow~clkctrl|inclk[0] ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; dev|overflow~clkctrl|outclk   ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c1|count[0]|clk               ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c1|count[1]|clk               ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c1|count[2]|clk               ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c1|count[3]|clk               ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c3|count[0]|clk               ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c3|count[1]|clk               ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c3|count[2]|clk               ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c3|count[3]|clk               ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c0|count[0]|clk               ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c0|count[1]|clk               ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c0|count[2]|clk               ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c0|count[3]|clk               ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c2|count[0]|clk               ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c2|count[1]|clk               ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c2|count[2]|clk               ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c2|count[3]|clk               ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c3|overflow|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; dev|overflow|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; dev|overflow|q                ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c0|count[0]|clk               ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c0|count[1]|clk               ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c0|count[2]|clk               ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c0|count[3]|clk               ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c2|count[0]|clk               ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c2|count[1]|clk               ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c2|count[2]|clk               ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c2|count[3]|clk               ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c3|overflow|clk               ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c1|count[0]|clk               ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c1|count[1]|clk               ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c1|count[2]|clk               ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c1|count[3]|clk               ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c3|count[2]|clk               ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c3|count[0]|clk               ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c3|count[1]|clk               ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c3|count[3]|clk               ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; dev|overflow~clkctrl|inclk[0] ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; dev|overflow~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+--------------------------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'counter4:dev2|overflow'                                                                     ;
+--------+--------------+----------------+------------------+------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+------------------------+------------+----------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[6]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[7]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[3]              ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[1]                    ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[2]                    ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[3]                    ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[4]                    ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[5]                    ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[6]                    ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[7]                    ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[0] ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[1] ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[1]              ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[2]              ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[3]              ;
; 0.266  ; 0.486        ; 0.220          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[0]              ;
; 0.323  ; 0.511        ; 0.188          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[1]                    ;
; 0.323  ; 0.511        ; 0.188          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[2]                    ;
; 0.323  ; 0.511        ; 0.188          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[3]                    ;
; 0.323  ; 0.511        ; 0.188          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[4]                    ;
; 0.323  ; 0.511        ; 0.188          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[5]                    ;
; 0.323  ; 0.511        ; 0.188          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[6]                    ;
; 0.323  ; 0.511        ; 0.188          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[7]                    ;
; 0.323  ; 0.511        ; 0.188          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[0] ;
; 0.323  ; 0.511        ; 0.188          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[1] ;
; 0.323  ; 0.511        ; 0.188          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[1]              ;
; 0.323  ; 0.511        ; 0.188          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[2]              ;
; 0.323  ; 0.511        ; 0.188          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[3]              ;
; 0.324  ; 0.512        ; 0.188          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[0]              ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; dev2|overflow~clkctrl|inclk[0]         ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; dev2|overflow~clkctrl|outclk           ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[1]|clk                        ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[2]|clk                        ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[3]|clk                        ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[4]|clk                        ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[5]|clk                        ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[6]|clk                        ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[7]|clk                        ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|counter|count[0]|clk              ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|counter|count[1]|clk              ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|selecters[1]|clk                  ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|selecters[2]|clk                  ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|selecters[3]|clk                  ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|selecters[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; dev2|overflow|q                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; dev2|overflow|q                        ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[1]|clk                        ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[2]|clk                        ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[3]|clk                        ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[4]|clk                        ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[5]|clk                        ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[6]|clk                        ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[7]|clk                        ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|counter|count[0]|clk              ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|counter|count[1]|clk              ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|selecters[1]|clk                  ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|selecters[2]|clk                  ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|selecters[3]|clk                  ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|selecters[0]|clk                  ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; dev2|overflow~clkctrl|inclk[0]         ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; dev2|overflow~clkctrl|outclk           ;
+--------+--------------+----------------+------------------+------------------------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+---------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port     ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+---------------+--------------------------+-------+-------+------------+--------------------------+
; overflow      ; counter2p16:dev|overflow ; 7.381 ; 7.264 ; Rise       ; counter2p16:dev|overflow ;
; LED[*]        ; counter4:dev2|overflow   ; 8.249 ; 8.141 ; Rise       ; counter4:dev2|overflow   ;
;  LED[1]       ; counter4:dev2|overflow   ; 8.249 ; 8.141 ; Rise       ; counter4:dev2|overflow   ;
;  LED[2]       ; counter4:dev2|overflow   ; 8.155 ; 8.045 ; Rise       ; counter4:dev2|overflow   ;
;  LED[3]       ; counter4:dev2|overflow   ; 7.597 ; 7.556 ; Rise       ; counter4:dev2|overflow   ;
;  LED[4]       ; counter4:dev2|overflow   ; 7.777 ; 7.711 ; Rise       ; counter4:dev2|overflow   ;
;  LED[5]       ; counter4:dev2|overflow   ; 7.088 ; 6.978 ; Rise       ; counter4:dev2|overflow   ;
;  LED[6]       ; counter4:dev2|overflow   ; 7.424 ; 7.314 ; Rise       ; counter4:dev2|overflow   ;
;  LED[7]       ; counter4:dev2|overflow   ; 8.207 ; 8.094 ; Rise       ; counter4:dev2|overflow   ;
; selecters[*]  ; counter4:dev2|overflow   ; 8.726 ; 8.592 ; Rise       ; counter4:dev2|overflow   ;
;  selecters[0] ; counter4:dev2|overflow   ; 8.027 ; 7.928 ; Rise       ; counter4:dev2|overflow   ;
;  selecters[1] ; counter4:dev2|overflow   ; 7.551 ; 7.500 ; Rise       ; counter4:dev2|overflow   ;
;  selecters[2] ; counter4:dev2|overflow   ; 8.707 ; 8.578 ; Rise       ; counter4:dev2|overflow   ;
;  selecters[3] ; counter4:dev2|overflow   ; 8.726 ; 8.592 ; Rise       ; counter4:dev2|overflow   ;
+---------------+--------------------------+-------+-------+------------+--------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+---------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port     ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+---------------+--------------------------+-------+-------+------------+--------------------------+
; overflow      ; counter2p16:dev|overflow ; 7.112 ; 6.997 ; Rise       ; counter2p16:dev|overflow ;
; LED[*]        ; counter4:dev2|overflow   ; 6.833 ; 6.724 ; Rise       ; counter4:dev2|overflow   ;
;  LED[1]       ; counter4:dev2|overflow   ; 7.948 ; 7.840 ; Rise       ; counter4:dev2|overflow   ;
;  LED[2]       ; counter4:dev2|overflow   ; 7.857 ; 7.748 ; Rise       ; counter4:dev2|overflow   ;
;  LED[3]       ; counter4:dev2|overflow   ; 7.321 ; 7.279 ; Rise       ; counter4:dev2|overflow   ;
;  LED[4]       ; counter4:dev2|overflow   ; 7.494 ; 7.427 ; Rise       ; counter4:dev2|overflow   ;
;  LED[5]       ; counter4:dev2|overflow   ; 6.833 ; 6.724 ; Rise       ; counter4:dev2|overflow   ;
;  LED[6]       ; counter4:dev2|overflow   ; 7.155 ; 7.046 ; Rise       ; counter4:dev2|overflow   ;
;  LED[7]       ; counter4:dev2|overflow   ; 7.907 ; 7.795 ; Rise       ; counter4:dev2|overflow   ;
; selecters[*]  ; counter4:dev2|overflow   ; 7.277 ; 7.225 ; Rise       ; counter4:dev2|overflow   ;
;  selecters[0] ; counter4:dev2|overflow   ; 7.732 ; 7.634 ; Rise       ; counter4:dev2|overflow   ;
;  selecters[1] ; counter4:dev2|overflow   ; 7.277 ; 7.225 ; Rise       ; counter4:dev2|overflow   ;
;  selecters[2] ; counter4:dev2|overflow   ; 8.385 ; 8.258 ; Rise       ; counter4:dev2|overflow   ;
;  selecters[3] ; counter4:dev2|overflow   ; 8.404 ; 8.271 ; Rise       ; counter4:dev2|overflow   ;
+---------------+--------------------------+-------+-------+------------+--------------------------+


-----------------------------------------------
; Slow 1200mV 100C Model Metastability Report ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                                     ;
+------------+-----------------+--------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name               ; Note                                                          ;
+------------+-----------------+--------------------------+---------------------------------------------------------------+
; 351.37 MHz ; 351.37 MHz      ; counter2p16:dev|overflow ;                                                               ;
; 440.53 MHz ; 437.64 MHz      ; counter4:dev2|overflow   ; limit due to minimum period restriction (tmin)                ;
; 449.03 MHz ; 250.0 MHz       ; clock                    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary              ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; counter2p16:dev|overflow ; -1.846 ; -21.737       ;
; counter4:dev2|overflow   ; -1.573 ; -10.095       ;
; clock                    ; -1.227 ; -12.593       ;
+--------------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary              ;
+--------------------------+-------+---------------+
; Clock                    ; Slack ; End Point TNS ;
+--------------------------+-------+---------------+
; clock                    ; 0.342 ; 0.000         ;
; counter2p16:dev|overflow ; 0.343 ; 0.000         ;
; counter4:dev2|overflow   ; 0.343 ; 0.000         ;
+--------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary ;
+--------------------------+--------+----------------+
; Clock                    ; Slack  ; End Point TNS  ;
+--------------------------+--------+----------------+
; clock                    ; -3.000 ; -27.415        ;
; counter2p16:dev|overflow ; -1.285 ; -21.845        ;
; counter4:dev2|overflow   ; -1.285 ; -16.705        ;
+--------------------------+--------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'counter2p16:dev|overflow'                                                                                              ;
+--------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+
; -1.846 ; counter10:c2|count[1] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.758      ;
; -1.846 ; counter10:c2|count[1] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.758      ;
; -1.846 ; counter10:c2|count[1] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.758      ;
; -1.792 ; counter10:c0|count[2] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.704      ;
; -1.792 ; counter10:c0|count[2] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.704      ;
; -1.792 ; counter10:c0|count[2] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.704      ;
; -1.784 ; counter10:c2|count[1] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.696      ;
; -1.775 ; counter10:c1|count[2] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 2.712      ;
; -1.775 ; counter10:c1|count[2] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 2.712      ;
; -1.775 ; counter10:c1|count[2] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 2.712      ;
; -1.730 ; counter10:c0|count[2] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.642      ;
; -1.713 ; counter10:c1|count[2] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 2.650      ;
; -1.699 ; counter10:c1|count[2] ; counter10:c2|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.070     ; 2.629      ;
; -1.699 ; counter10:c1|count[2] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.070     ; 2.629      ;
; -1.699 ; counter10:c1|count[2] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.070     ; 2.629      ;
; -1.678 ; counter10:c1|count[3] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 2.615      ;
; -1.678 ; counter10:c1|count[3] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 2.615      ;
; -1.678 ; counter10:c1|count[3] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 2.615      ;
; -1.672 ; counter10:c0|count[2] ; counter10:c2|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 2.609      ;
; -1.672 ; counter10:c0|count[2] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 2.609      ;
; -1.672 ; counter10:c0|count[2] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 2.609      ;
; -1.642 ; counter10:c1|count[1] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 2.579      ;
; -1.642 ; counter10:c1|count[1] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 2.579      ;
; -1.642 ; counter10:c1|count[1] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 2.579      ;
; -1.621 ; counter10:c2|count[3] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.533      ;
; -1.621 ; counter10:c2|count[3] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.533      ;
; -1.621 ; counter10:c2|count[3] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.533      ;
; -1.616 ; counter10:c1|count[3] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 2.553      ;
; -1.602 ; counter10:c1|count[3] ; counter10:c2|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.070     ; 2.532      ;
; -1.602 ; counter10:c1|count[3] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.070     ; 2.532      ;
; -1.602 ; counter10:c1|count[3] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.070     ; 2.532      ;
; -1.580 ; counter10:c1|count[1] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 2.517      ;
; -1.566 ; counter10:c1|count[1] ; counter10:c2|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.070     ; 2.496      ;
; -1.566 ; counter10:c1|count[1] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.070     ; 2.496      ;
; -1.566 ; counter10:c1|count[1] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.070     ; 2.496      ;
; -1.562 ; counter10:c0|count[1] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.474      ;
; -1.562 ; counter10:c0|count[1] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.474      ;
; -1.562 ; counter10:c0|count[1] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.474      ;
; -1.559 ; counter10:c2|count[3] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.471      ;
; -1.558 ; counter10:c0|count[3] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.470      ;
; -1.558 ; counter10:c0|count[3] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.470      ;
; -1.558 ; counter10:c0|count[3] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.470      ;
; -1.500 ; counter10:c0|count[1] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.412      ;
; -1.496 ; counter10:c0|count[3] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.408      ;
; -1.478 ; counter10:c1|count[2] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.070     ; 2.408      ;
; -1.470 ; counter10:c2|count[0] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.382      ;
; -1.470 ; counter10:c2|count[0] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.382      ;
; -1.470 ; counter10:c2|count[0] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.382      ;
; -1.459 ; counter10:c1|count[0] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 2.396      ;
; -1.459 ; counter10:c1|count[0] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 2.396      ;
; -1.459 ; counter10:c1|count[0] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 2.396      ;
; -1.451 ; counter10:c0|count[2] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 2.388      ;
; -1.442 ; counter10:c0|count[1] ; counter10:c2|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 2.379      ;
; -1.442 ; counter10:c0|count[1] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 2.379      ;
; -1.442 ; counter10:c0|count[1] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 2.379      ;
; -1.438 ; counter10:c0|count[3] ; counter10:c2|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 2.375      ;
; -1.438 ; counter10:c0|count[3] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 2.375      ;
; -1.438 ; counter10:c0|count[3] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 2.375      ;
; -1.430 ; counter10:c0|count[2] ; counter10:c1|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.342      ;
; -1.430 ; counter10:c0|count[2] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.342      ;
; -1.430 ; counter10:c0|count[2] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.342      ;
; -1.400 ; counter10:c2|count[2] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.312      ;
; -1.400 ; counter10:c2|count[2] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.312      ;
; -1.400 ; counter10:c2|count[2] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.312      ;
; -1.397 ; counter10:c2|count[0] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.309      ;
; -1.397 ; counter10:c1|count[0] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 2.334      ;
; -1.383 ; counter10:c1|count[0] ; counter10:c2|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.070     ; 2.313      ;
; -1.383 ; counter10:c1|count[0] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.070     ; 2.313      ;
; -1.383 ; counter10:c1|count[0] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.070     ; 2.313      ;
; -1.381 ; counter10:c1|count[3] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.070     ; 2.311      ;
; -1.371 ; counter10:c0|count[0] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.283      ;
; -1.371 ; counter10:c0|count[0] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.283      ;
; -1.371 ; counter10:c0|count[0] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.283      ;
; -1.345 ; counter10:c1|count[1] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.070     ; 2.275      ;
; -1.338 ; counter10:c2|count[2] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.250      ;
; -1.309 ; counter10:c0|count[0] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.221      ;
; -1.251 ; counter10:c0|count[0] ; counter10:c2|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 2.188      ;
; -1.251 ; counter10:c0|count[0] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 2.188      ;
; -1.251 ; counter10:c0|count[0] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 2.188      ;
; -1.240 ; counter10:c0|count[2] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.152      ;
; -1.221 ; counter10:c0|count[1] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 2.158      ;
; -1.217 ; counter10:c0|count[3] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 2.154      ;
; -1.200 ; counter10:c0|count[1] ; counter10:c1|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.112      ;
; -1.200 ; counter10:c0|count[1] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.112      ;
; -1.200 ; counter10:c0|count[1] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.112      ;
; -1.196 ; counter10:c0|count[3] ; counter10:c1|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.108      ;
; -1.196 ; counter10:c0|count[3] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.108      ;
; -1.196 ; counter10:c0|count[3] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 2.108      ;
; -1.162 ; counter10:c1|count[0] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.070     ; 2.092      ;
; -1.030 ; counter10:c0|count[0] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 1.967      ;
; -1.010 ; counter10:c0|count[1] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 1.922      ;
; -1.009 ; counter10:c0|count[0] ; counter10:c1|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 1.921      ;
; -1.009 ; counter10:c0|count[0] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 1.921      ;
; -1.009 ; counter10:c0|count[0] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 1.921      ;
; -1.006 ; counter10:c0|count[3] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 1.918      ;
; -0.991 ; counter10:c2|count[1] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 1.928      ;
; -0.963 ; counter10:c0|count[2] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.063     ; 1.900      ;
; -0.903 ; counter10:c1|count[2] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.070     ; 1.833      ;
; -0.819 ; counter10:c0|count[0] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.088     ; 1.731      ;
; -0.806 ; counter10:c1|count[3] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.070     ; 1.736      ;
+--------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'counter4:dev2|overflow'                                                                                                             ;
+--------+----------------------------------------+---------------------+--------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node             ; Launch Clock             ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------+--------------------------+------------------------+--------------+------------+------------+
; -1.573 ; counter10:c2|count[1]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 2.462      ;
; -1.493 ; counter10:c3|count[3]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 2.391      ;
; -1.469 ; counter10:c2|count[0]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 2.358      ;
; -1.458 ; counter10:c2|count[1]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 2.347      ;
; -1.428 ; counter10:c2|count[3]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 2.317      ;
; -1.405 ; counter10:c3|count[2]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 2.303      ;
; -1.356 ; counter10:c3|count[2]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 2.254      ;
; -1.351 ; counter10:c2|count[3]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 2.240      ;
; -1.339 ; counter10:c3|count[3]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 2.237      ;
; -1.338 ; counter10:c2|count[1]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 2.227      ;
; -1.338 ; counter10:c3|count[1]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 2.236      ;
; -1.327 ; counter10:c2|count[3]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 2.216      ;
; -1.304 ; counter10:c0|count[0]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 2.193      ;
; -1.280 ; counter10:c1|count[1]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 2.178      ;
; -1.270 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[5] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.063     ; 2.207      ;
; -1.256 ; counter10:c0|count[0]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 2.145      ;
; -1.248 ; counter10:c2|count[0]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 2.137      ;
; -1.239 ; counter10:c3|count[0]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 2.137      ;
; -1.228 ; counter10:c3|count[0]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 2.126      ;
; -1.221 ; counter10:c3|count[0]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 2.119      ;
; -1.210 ; counter10:c3|count[1]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 2.108      ;
; -1.208 ; counter10:c3|count[1]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 2.106      ;
; -1.206 ; counter10:c2|count[1]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 2.095      ;
; -1.206 ; counter10:c1|count[2]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 2.104      ;
; -1.203 ; counter10:c3|count[2]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 2.101      ;
; -1.200 ; counter10:c0|count[1]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 2.089      ;
; -1.200 ; counter10:c2|count[0]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 2.089      ;
; -1.191 ; counter10:c0|count[3]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 2.080      ;
; -1.182 ; counter10:c3|count[3]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 2.080      ;
; -1.172 ; counter10:c0|count[0]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 2.061      ;
; -1.166 ; counter10:c1|count[3]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 2.064      ;
; -1.160 ; counter10:c2|count[1]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 2.049      ;
; -1.150 ; counter10:c2|count[3]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 2.039      ;
; -1.149 ; counter10:c2|count[2]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 2.038      ;
; -1.148 ; counter10:c0|count[3]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 2.037      ;
; -1.132 ; counter10:c1|count[1]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 2.030      ;
; -1.131 ; counter10:c0|count[1]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 2.020      ;
; -1.120 ; counter10:c0|count[3]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 2.009      ;
; -1.118 ; counter10:c0|count[3]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 2.007      ;
; -1.118 ; counter10:c1|count[2]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 2.016      ;
; -1.117 ; counter10:c2|count[1]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 2.006      ;
; -1.116 ; counter10:c0|count[1]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 2.005      ;
; -1.103 ; counter10:c0|count[0]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 1.992      ;
; -1.102 ; counter10:c1|count[3]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 2.000      ;
; -1.099 ; counter10:c2|count[3]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 1.988      ;
; -1.097 ; counter10:c3|count[0]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 1.995      ;
; -1.097 ; counter10:c0|count[0]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 1.986      ;
; -1.095 ; counter10:c0|count[3]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 1.984      ;
; -1.092 ; counter10:c2|count[0]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 1.981      ;
; -1.092 ; counter10:c1|count[2]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 1.990      ;
; -1.091 ; counter10:c2|count[3]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 1.980      ;
; -1.080 ; counter10:c0|count[1]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 1.969      ;
; -1.072 ; counter10:c0|count[2]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 1.961      ;
; -1.067 ; counter10:c0|count[1]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 1.956      ;
; -1.066 ; counter10:c3|count[0]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 1.964      ;
; -1.063 ; counter10:c2|count[2]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 1.952      ;
; -1.060 ; counter10:c3|count[3]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 1.958      ;
; -1.059 ; counter10:c1|count[3]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 1.957      ;
; -1.059 ; counter10:c1|count[2]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 1.957      ;
; -1.048 ; counter10:c2|count[2]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 1.937      ;
; -1.046 ; counter10:c3|count[1]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 1.944      ;
; -1.044 ; counter10:c3|count[2]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 1.942      ;
; -1.040 ; counter10:c3|count[1]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 1.938      ;
; -1.040 ; counter10:c1|count[1]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 1.938      ;
; -1.036 ; counter10:c0|count[1]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 1.925      ;
; -1.036 ; counter10:c0|count[2]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 1.925      ;
; -1.034 ; counter10:c2|count[2]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 1.923      ;
; -1.029 ; counter10:c3|count[1]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 1.927      ;
; -1.026 ; counter10:c0|count[2]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 1.915      ;
; -1.025 ; counter10:c3|count[1]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 1.923      ;
; -1.025 ; counter10:c0|count[2]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 1.914      ;
; -1.021 ; counter10:c3|count[3]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 1.919      ;
; -1.013 ; counter10:c0|count[1]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 1.902      ;
; -1.012 ; counter10:c2|count[0]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 1.901      ;
; -1.011 ; counter10:c1|count[2]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 1.909      ;
; -1.010 ; counter10:c1|count[3]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 1.908      ;
; -1.009 ; counter10:c2|count[2]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 1.898      ;
; -1.009 ; counter10:c0|count[2]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 1.898      ;
; -1.008 ; counter10:c3|count[0]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 1.906      ;
; -1.005 ; counter10:c2|count[3]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 1.894      ;
; -0.997 ; counter10:c0|count[3]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 1.886      ;
; -0.995 ; counter10:c2|count[2]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 1.884      ;
; -0.985 ; counter10:c0|count[0]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 1.874      ;
; -0.977 ; counter10:c1|count[2]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 1.875      ;
; -0.977 ; counter10:c0|count[3]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 1.866      ;
; -0.975 ; counter10:c0|count[0]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 1.864      ;
; -0.968 ; counter10:c2|count[0]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 1.857      ;
; -0.965 ; counter10:c1|count[3]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 1.863      ;
; -0.955 ; counter10:c3|count[2]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 1.853      ;
; -0.954 ; counter10:c1|count[3]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 1.852      ;
; -0.949 ; counter10:c3|count[0]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 1.847      ;
; -0.946 ; counter10:c2|count[1]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 1.835      ;
; -0.943 ; counter10:c3|count[2]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 1.841      ;
; -0.941 ; counter10:c3|count[3]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 1.839      ;
; -0.935 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[7] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.063     ; 1.872      ;
; -0.931 ; counter10:c3|count[3]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 1.829      ;
; -0.923 ; counter10:c1|count[0]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 1.821      ;
; -0.916 ; counter10:c2|count[2]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 1.805      ;
; -0.911 ; counter10:c1|count[0]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.102     ; 1.809      ;
; -0.908 ; counter10:c0|count[2]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.111     ; 1.797      ;
+--------+----------------------------------------+---------------------+--------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clock'                                                                                                ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; -1.227 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.064     ; 2.163      ;
; -1.161 ; counter4:dev2|count[0]    ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.064     ; 2.097      ;
; -1.149 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.064     ; 2.085      ;
; -1.117 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.064     ; 2.053      ;
; -1.103 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.448     ; 1.655      ;
; -1.042 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.978      ;
; -1.040 ; counter4:dev2|count[0]    ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.976      ;
; -1.038 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.974      ;
; -1.011 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.947      ;
; -1.009 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.945      ;
; -0.992 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.448     ; 1.544      ;
; -0.984 ; counter2p16:dev|count[1]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.920      ;
; -0.978 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.914      ;
; -0.962 ; counter2p16:dev|count[14] ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.448     ; 1.514      ;
; -0.954 ; counter2p16:dev|count[9]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.448     ; 1.506      ;
; -0.947 ; counter2p16:dev|count[2]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.883      ;
; -0.945 ; counter4:dev2|count[0]    ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.881      ;
; -0.935 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.871      ;
; -0.933 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.869      ;
; -0.932 ; counter4:dev2|count[0]    ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.868      ;
; -0.930 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.866      ;
; -0.930 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.866      ;
; -0.920 ; counter2p16:dev|count[6]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.856      ;
; -0.903 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.839      ;
; -0.901 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.837      ;
; -0.888 ; counter2p16:dev|count[13] ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.448     ; 1.440      ;
; -0.887 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.448     ; 1.439      ;
; -0.884 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.448     ; 1.436      ;
; -0.870 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.806      ;
; -0.868 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.804      ;
; -0.848 ; counter2p16:dev|count[13] ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.448     ; 1.400      ;
; -0.832 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.768      ;
; -0.826 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.762      ;
; -0.824 ; counter4:dev2|count[0]    ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.760      ;
; -0.823 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.759      ;
; -0.822 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.758      ;
; -0.822 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.758      ;
; -0.796 ; counter2p16:dev|count[10] ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.732      ;
; -0.795 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.731      ;
; -0.793 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.729      ;
; -0.779 ; counter4:dev2|count[0]    ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; 0.305      ; 2.084      ;
; -0.777 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; 0.305      ; 2.082      ;
; -0.762 ; counter2p16:dev|count[14] ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.448     ; 1.314      ;
; -0.762 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.698      ;
; -0.760 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.696      ;
; -0.760 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.696      ;
; -0.750 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; 0.305      ; 2.055      ;
; -0.749 ; counter2p16:dev|count[3]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.685      ;
; -0.731 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.079     ; 1.652      ;
; -0.729 ; counter4:dev2|count[0]    ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.665      ;
; -0.719 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.655      ;
; -0.717 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; 0.305      ; 2.022      ;
; -0.717 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.653      ;
; -0.716 ; counter4:dev2|count[0]    ; counter2p16:dev|count[6]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.652      ;
; -0.715 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.651      ;
; -0.714 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.650      ;
; -0.714 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.650      ;
; -0.713 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.649      ;
; -0.687 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.623      ;
; -0.687 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.623      ;
; -0.686 ; counter2p16:dev|count[12] ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.622      ;
; -0.686 ; counter2p16:dev|count[15] ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.622      ;
; -0.685 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.621      ;
; -0.684 ; counter4:dev2|count[0]    ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; 0.305      ; 1.989      ;
; -0.672 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; 0.305      ; 1.977      ;
; -0.669 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; 0.305      ; 1.974      ;
; -0.663 ; counter2p16:dev|count[8]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.599      ;
; -0.654 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.590      ;
; -0.654 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.590      ;
; -0.652 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.588      ;
; -0.652 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.588      ;
; -0.648 ; counter2p16:dev|count[10] ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.584      ;
; -0.647 ; counter2p16:dev|count[5]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.583      ;
; -0.640 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; 0.305      ; 1.945      ;
; -0.626 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.079     ; 1.547      ;
; -0.621 ; counter4:dev2|count[0]    ; counter2p16:dev|count[5]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.557      ;
; -0.616 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.552      ;
; -0.611 ; counter2p16:dev|count[11] ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.547      ;
; -0.610 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.546      ;
; -0.609 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.545      ;
; -0.608 ; counter4:dev2|count[0]    ; counter2p16:dev|count[4]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.544      ;
; -0.607 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.543      ;
; -0.607 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; 0.305      ; 1.912      ;
; -0.606 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.542      ;
; -0.606 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[4]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.542      ;
; -0.605 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.541      ;
; -0.580 ; counter2p16:dev|count[10] ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.516      ;
; -0.579 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[3]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.515      ;
; -0.577 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.513      ;
; -0.577 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.513      ;
; -0.565 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; 0.305      ; 1.870      ;
; -0.562 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; 0.305      ; 1.867      ;
; -0.557 ; counter4:dev2|count[0]    ; counter4:dev2|count[0]    ; clock        ; clock       ; 1.000        ; -0.064     ; 1.493      ;
; -0.556 ; counter2p16:dev|count[4]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.492      ;
; -0.547 ; counter2p16:dev|count[10] ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.483      ;
; -0.546 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.064     ; 1.482      ;
; -0.546 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[4]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.482      ;
; -0.544 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.480      ;
; -0.544 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.480      ;
; -0.543 ; counter4:dev2|count[0]    ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.064     ; 1.479      ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clock'                                                                                                ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 0.342 ; counter4:dev2|count[1]    ; counter4:dev2|count[1]    ; clock        ; clock       ; 0.000        ; 0.064      ; 0.574      ;
; 0.394 ; counter2p16:dev|count[15] ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.064      ; 0.626      ;
; 0.484 ; counter2p16:dev|count[12] ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.448      ; 1.100      ;
; 0.489 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.448      ; 1.105      ;
; 0.496 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.448      ; 1.112      ;
; 0.503 ; counter4:dev2|count[1]    ; counter4:dev2|overflow    ; clock        ; clock       ; 0.000        ; 0.064      ; 0.735      ;
; 0.503 ; counter2p16:dev|count[11] ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.448      ; 1.119      ;
; 0.558 ; counter4:dev2|count[0]    ; counter4:dev2|count[1]    ; clock        ; clock       ; 0.000        ; 0.064      ; 0.790      ;
; 0.559 ; counter4:dev2|count[0]    ; counter4:dev2|overflow    ; clock        ; clock       ; 0.000        ; 0.064      ; 0.791      ;
; 0.574 ; counter2p16:dev|count[12] ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.448      ; 1.190      ;
; 0.575 ; counter2p16:dev|count[14] ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.079      ; 0.822      ;
; 0.581 ; counter2p16:dev|count[13] ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.079      ; 0.828      ;
; 0.582 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.079      ; 0.829      ;
; 0.587 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.448      ; 1.203      ;
; 0.590 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[4]  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.822      ;
; 0.590 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.822      ;
; 0.591 ; counter2p16:dev|count[12] ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.064      ; 0.823      ;
; 0.593 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[2]  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.825      ;
; 0.593 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.825      ;
; 0.593 ; counter2p16:dev|count[10] ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.448      ; 1.209      ;
; 0.593 ; counter2p16:dev|count[11] ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.448      ; 1.209      ;
; 0.595 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[3]  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.827      ;
; 0.595 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.827      ;
; 0.595 ; counter2p16:dev|count[10] ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.064      ; 0.827      ;
; 0.596 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.828      ;
; 0.597 ; counter2p16:dev|count[11] ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.064      ; 0.829      ;
; 0.606 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.448      ; 1.222      ;
; 0.609 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[1]  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.841      ;
; 0.617 ; counter4:dev2|count[0]    ; counter2p16:dev|count[1]  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.849      ;
; 0.683 ; counter2p16:dev|count[10] ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.448      ; 1.299      ;
; 0.691 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.448      ; 1.307      ;
; 0.697 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.448      ; 1.313      ;
; 0.704 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.448      ; 1.320      ;
; 0.709 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.448      ; 1.325      ;
; 0.787 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.448      ; 1.403      ;
; 0.794 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.448      ; 1.410      ;
; 0.795 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.448      ; 1.411      ;
; 0.799 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.448      ; 1.415      ;
; 0.812 ; counter4:dev2|count[0]    ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.448      ; 1.428      ;
; 0.812 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.448      ; 1.428      ;
; 0.814 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.448      ; 1.430      ;
; 0.834 ; counter2p16:dev|count[12] ; counter2p16:dev|overflow  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.066      ;
; 0.857 ; counter2p16:dev|count[13] ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.079      ; 1.104      ;
; 0.866 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.098      ;
; 0.867 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.099      ;
; 0.867 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.099      ;
; 0.870 ; counter4:dev2|count[0]    ; counter2p16:dev|count[2]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.102      ;
; 0.870 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[2]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.102      ;
; 0.871 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[3]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.103      ;
; 0.871 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[4]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.103      ;
; 0.872 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.104      ;
; 0.873 ; counter2p16:dev|count[10] ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.105      ;
; 0.873 ; counter2p16:dev|count[11] ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.105      ;
; 0.884 ; counter4:dev2|count[0]    ; counter2p16:dev|count[3]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.116      ;
; 0.884 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[3]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.116      ;
; 0.885 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.448      ; 1.501      ;
; 0.885 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.117      ;
; 0.886 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.118      ;
; 0.899 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.448      ; 1.515      ;
; 0.904 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.448      ; 1.520      ;
; 0.917 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.448      ; 1.533      ;
; 0.957 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.189      ;
; 0.957 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.189      ;
; 0.961 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[4]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.193      ;
; 0.963 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.195      ;
; 0.963 ; counter2p16:dev|count[10] ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.195      ;
; 0.970 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.202      ;
; 0.971 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.203      ;
; 0.972 ; counter2p16:dev|count[12] ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.204      ;
; 0.974 ; counter4:dev2|count[0]    ; counter2p16:dev|count[4]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.206      ;
; 0.974 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[4]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.206      ;
; 0.975 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.207      ;
; 0.975 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.207      ;
; 0.976 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.079      ; 1.223      ;
; 0.976 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.208      ;
; 0.977 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.209      ;
; 0.984 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.216      ;
; 0.988 ; counter4:dev2|count[0]    ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.220      ;
; 0.988 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.220      ;
; 0.989 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.448      ; 1.605      ;
; 0.989 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.221      ;
; 0.991 ; counter2p16:dev|count[11] ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.223      ;
; 1.007 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.448      ; 1.623      ;
; 1.007 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.448      ; 1.623      ;
; 1.020 ; counter4:dev2|count[0]    ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.448      ; 1.636      ;
; 1.020 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.448      ; 1.636      ;
; 1.061 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.293      ;
; 1.061 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.293      ;
; 1.065 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.297      ;
; 1.066 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.079      ; 1.313      ;
; 1.066 ; counter2p16:dev|count[7]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.298      ;
; 1.067 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.299      ;
; 1.074 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.306      ;
; 1.075 ; counter4:dev2|count[0]    ; counter2p16:dev|overflow  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.307      ;
; 1.075 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.064      ; 1.307      ;
; 1.078 ; counter4:dev2|count[0]    ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.310      ;
; 1.078 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.310      ;
; 1.079 ; counter2p16:dev|count[11] ; counter2p16:dev|overflow  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.311      ;
; 1.079 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.311      ;
; 1.079 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.311      ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'counter2p16:dev|overflow'                                                                                              ;
+-------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.343 ; counter10:c0|count[2] ; counter10:c0|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; counter10:c0|count[3] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; counter10:c0|count[1] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; counter10:c2|count[3] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; counter10:c2|count[1] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; counter10:c2|count[2] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; counter10:c1|count[2] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; counter10:c1|count[3] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; counter10:c1|count[1] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; counter10:c3|count[3] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; counter10:c3|count[1] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; counter10:c3|count[2] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 0.574      ;
; 0.357 ; counter10:c0|count[0] ; counter10:c0|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 0.588      ;
; 0.357 ; counter10:c2|count[0] ; counter10:c2|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 0.588      ;
; 0.357 ; counter10:c1|count[0] ; counter10:c1|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 0.588      ;
; 0.357 ; counter10:c3|count[0] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 0.588      ;
; 0.398 ; counter10:c3|count[1] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 0.629      ;
; 0.424 ; counter10:c3|count[0] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 0.655      ;
; 0.451 ; counter10:c1|count[2] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 0.682      ;
; 0.548 ; counter10:c1|count[2] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 0.779      ;
; 0.604 ; counter10:c0|count[2] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 0.835      ;
; 0.615 ; counter10:c0|count[2] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 0.846      ;
; 0.628 ; counter10:c3|count[0] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 0.859      ;
; 0.634 ; counter10:c2|count[0] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 0.865      ;
; 0.634 ; counter10:c2|count[0] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 0.865      ;
; 0.634 ; counter10:c2|count[0] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 0.865      ;
; 0.644 ; counter10:c0|count[1] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 0.875      ;
; 0.648 ; counter10:c0|count[1] ; counter10:c0|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 0.879      ;
; 0.652 ; counter10:c1|count[1] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 0.883      ;
; 0.748 ; counter10:c1|count[0] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 0.979      ;
; 0.761 ; counter10:c1|count[0] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 0.992      ;
; 0.773 ; counter10:c0|count[0] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 1.004      ;
; 0.774 ; counter10:c3|count[3] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 1.005      ;
; 0.777 ; counter10:c0|count[0] ; counter10:c0|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 1.008      ;
; 0.795 ; counter10:c3|count[2] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 1.026      ;
; 0.795 ; counter10:c3|count[2] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 1.026      ;
; 0.801 ; counter10:c3|count[1] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 1.032      ;
; 0.814 ; counter10:c2|count[1] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 1.045      ;
; 0.821 ; counter10:c2|count[2] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 1.052      ;
; 0.822 ; counter10:c2|count[1] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 1.053      ;
; 0.826 ; counter10:c2|count[2] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 1.057      ;
; 0.829 ; counter10:c3|count[0] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 1.060      ;
; 0.840 ; counter10:c1|count[3] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 1.071      ;
; 0.944 ; counter10:c1|count[1] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 1.175      ;
; 0.957 ; counter10:c1|count[0] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 1.188      ;
; 0.992 ; counter10:c0|count[0] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 1.223      ;
; 1.110 ; counter10:c2|count[2] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 1.341      ;
; 1.130 ; counter10:c1|count[0] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.088      ; 1.386      ;
; 1.175 ; counter10:c0|count[0] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 1.406      ;
; 1.187 ; counter10:c3|count[2] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.088      ; 1.443      ;
; 1.204 ; counter10:c1|count[1] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.088      ; 1.460      ;
; 1.243 ; counter10:c2|count[0] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 1.474      ;
; 1.249 ; counter10:c0|count[1] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 1.480      ;
; 1.270 ; counter10:c0|count[3] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 1.501      ;
; 1.273 ; counter10:c3|count[1] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.088      ; 1.529      ;
; 1.275 ; counter10:c3|count[3] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.088      ; 1.531      ;
; 1.276 ; counter10:c2|count[3] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 1.507      ;
; 1.291 ; counter10:c3|count[0] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.088      ; 1.547      ;
; 1.322 ; counter10:c1|count[2] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.088      ; 1.578      ;
; 1.343 ; counter10:c0|count[3] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 1.574      ;
; 1.356 ; counter10:c1|count[3] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.088      ; 1.612      ;
; 1.357 ; counter10:c0|count[0] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.070      ; 1.595      ;
; 1.397 ; counter10:c2|count[3] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 1.628      ;
; 1.431 ; counter10:c0|count[1] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.070      ; 1.669      ;
; 1.517 ; counter10:c0|count[2] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 1.748      ;
; 1.525 ; counter10:c0|count[3] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.070      ; 1.763      ;
; 1.589 ; counter10:c2|count[1] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 1.820      ;
; 1.607 ; counter10:c0|count[0] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 1.838      ;
; 1.653 ; counter10:c1|count[0] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.088      ; 1.909      ;
; 1.678 ; counter10:c0|count[0] ; counter10:c1|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.070      ; 1.916      ;
; 1.678 ; counter10:c0|count[0] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.070      ; 1.916      ;
; 1.678 ; counter10:c0|count[0] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.070      ; 1.916      ;
; 1.694 ; counter10:c0|count[1] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 1.925      ;
; 1.699 ; counter10:c0|count[2] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.070      ; 1.937      ;
; 1.700 ; counter10:c2|count[2] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.070      ; 1.938      ;
; 1.724 ; counter10:c0|count[0] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.070      ; 1.962      ;
; 1.727 ; counter10:c1|count[1] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.088      ; 1.983      ;
; 1.752 ; counter10:c0|count[1] ; counter10:c1|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.070      ; 1.990      ;
; 1.752 ; counter10:c0|count[1] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.070      ; 1.990      ;
; 1.752 ; counter10:c0|count[1] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.070      ; 1.990      ;
; 1.785 ; counter10:c0|count[3] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 2.016      ;
; 1.798 ; counter10:c0|count[1] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.070      ; 2.036      ;
; 1.845 ; counter10:c1|count[2] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.088      ; 2.101      ;
; 1.846 ; counter10:c0|count[3] ; counter10:c1|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.070      ; 2.084      ;
; 1.846 ; counter10:c0|count[3] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.070      ; 2.084      ;
; 1.846 ; counter10:c0|count[3] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.070      ; 2.084      ;
; 1.861 ; counter10:c1|count[0] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 2.092      ;
; 1.875 ; counter10:c2|count[0] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.070      ; 2.113      ;
; 1.879 ; counter10:c1|count[3] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.088      ; 2.135      ;
; 1.892 ; counter10:c0|count[3] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.070      ; 2.130      ;
; 1.935 ; counter10:c1|count[1] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 2.166      ;
; 1.962 ; counter10:c0|count[2] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 2.193      ;
; 1.967 ; counter10:c2|count[2] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.070      ; 2.205      ;
; 1.967 ; counter10:c2|count[2] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.070      ; 2.205      ;
; 1.967 ; counter10:c2|count[2] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.070      ; 2.205      ;
; 1.970 ; counter10:c0|count[0] ; counter10:c2|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 2.201      ;
; 1.970 ; counter10:c0|count[0] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 2.201      ;
; 1.970 ; counter10:c0|count[0] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.063      ; 2.201      ;
; 1.991 ; counter10:c0|count[0] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.070      ; 2.229      ;
; 1.991 ; counter10:c0|count[0] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.070      ; 2.229      ;
+-------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'counter4:dev2|overflow'                                                                                                                                ;
+-------+----------------------------------------+----------------------------------------+--------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock             ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------------------+------------------------+--------------+------------+------------+
; 0.343 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|counter4:counter|count[1] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 0.574      ;
; 0.357 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|counter4:counter|count[0] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 0.588      ;
; 0.453 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|counter4:counter|count[1] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 0.684      ;
; 0.458 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|selecters[2]              ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 0.689      ;
; 0.471 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|selecters[1]              ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 0.702      ;
; 0.479 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|selecters[3]              ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 0.710      ;
; 0.558 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|selecters[1]              ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 0.789      ;
; 0.580 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|selecters[2]              ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 0.811      ;
; 0.585 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|selecters[3]              ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 0.816      ;
; 0.668 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[1]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 0.899      ;
; 0.675 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[3]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 0.906      ;
; 0.790 ; counter10:c1|count[0]                  ; LED4set:gath|LED[4]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.098      ;
; 0.842 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[5]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 1.073      ;
; 0.862 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|selecters[0]              ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 1.093      ;
; 0.876 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[6]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 1.107      ;
; 0.884 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[2]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 1.115      ;
; 0.894 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[4]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 1.125      ;
; 0.897 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[2]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 1.128      ;
; 0.906 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[6]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 1.137      ;
; 0.908 ; counter10:c1|count[1]                  ; LED4set:gath|LED[4]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.216      ;
; 0.909 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|selecters[0]              ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 1.140      ;
; 0.935 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[5]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 1.166      ;
; 0.936 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[7]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 1.167      ;
; 0.954 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[3]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 1.185      ;
; 1.012 ; counter10:c1|count[3]                  ; LED4set:gath|LED[4]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.320      ;
; 1.019 ; counter10:c1|count[2]                  ; LED4set:gath|LED[4]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.327      ;
; 1.104 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[7]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 1.335      ;
; 1.107 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[1]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 1.338      ;
; 1.115 ; counter10:c1|count[0]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.423      ;
; 1.154 ; counter10:c1|count[0]                  ; LED4set:gath|LED[2]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.462      ;
; 1.184 ; counter10:c1|count[0]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.492      ;
; 1.210 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[4]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 1.441      ;
; 1.216 ; counter10:c1|count[0]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.524      ;
; 1.229 ; counter10:c1|count[1]                  ; LED4set:gath|LED[2]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.537      ;
; 1.237 ; counter10:c1|count[1]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.545      ;
; 1.240 ; counter10:c2|count[2]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.539      ;
; 1.244 ; counter10:c1|count[0]                  ; LED4set:gath|LED[6]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.552      ;
; 1.306 ; counter10:c0|count[2]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.605      ;
; 1.306 ; counter10:c0|count[2]                  ; LED4set:gath|LED[6]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.605      ;
; 1.329 ; counter10:c1|count[3]                  ; LED4set:gath|LED[2]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.637      ;
; 1.334 ; counter10:c1|count[3]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.642      ;
; 1.336 ; counter10:c2|count[1]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.635      ;
; 1.337 ; counter10:c2|count[0]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.636      ;
; 1.341 ; counter10:c3|count[2]                  ; LED4set:gath|LED[6]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.649      ;
; 1.342 ; counter10:c1|count[2]                  ; LED4set:gath|LED[2]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.650      ;
; 1.343 ; counter10:c0|count[0]                  ; LED4set:gath|LED[6]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.642      ;
; 1.346 ; counter10:c1|count[2]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.654      ;
; 1.346 ; counter10:c2|count[0]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.645      ;
; 1.353 ; counter10:c1|count[1]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.661      ;
; 1.359 ; counter10:c0|count[1]                  ; LED4set:gath|LED[6]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.658      ;
; 1.359 ; counter10:c2|count[3]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.658      ;
; 1.363 ; counter10:c2|count[0]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.662      ;
; 1.365 ; counter10:c3|count[3]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.673      ;
; 1.366 ; counter10:c3|count[2]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.674      ;
; 1.368 ; counter10:c0|count[1]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.667      ;
; 1.368 ; counter10:c3|count[3]                  ; LED4set:gath|LED[6]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.676      ;
; 1.370 ; counter10:c1|count[1]                  ; LED4set:gath|LED[6]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.678      ;
; 1.375 ; counter10:c0|count[1]                  ; LED4set:gath|LED[4]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.674      ;
; 1.378 ; counter10:c0|count[1]                  ; LED4set:gath|LED[2]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.677      ;
; 1.378 ; counter10:c3|count[0]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.686      ;
; 1.383 ; counter10:c1|count[0]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.691      ;
; 1.387 ; counter10:c1|count[3]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.695      ;
; 1.393 ; counter10:c0|count[3]                  ; LED4set:gath|LED[6]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.692      ;
; 1.396 ; counter10:c2|count[2]                  ; LED4set:gath|LED[2]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.695      ;
; 1.401 ; counter10:c3|count[2]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.709      ;
; 1.404 ; counter10:c0|count[0]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.703      ;
; 1.405 ; counter10:c0|count[3]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.704      ;
; 1.406 ; counter10:c0|count[2]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.705      ;
; 1.413 ; counter10:c3|count[2]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.721      ;
; 1.413 ; counter10:c3|count[0]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.721      ;
; 1.414 ; counter10:c0|count[2]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.713      ;
; 1.414 ; counter10:c0|count[2]                  ; LED4set:gath|LED[2]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.713      ;
; 1.415 ; counter10:c3|count[3]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.723      ;
; 1.416 ; counter10:c0|count[2]                  ; LED4set:gath|LED[4]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.715      ;
; 1.424 ; counter10:c1|count[3]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.732      ;
; 1.426 ; counter10:c0|count[2]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.725      ;
; 1.427 ; counter10:c2|count[2]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.726      ;
; 1.431 ; counter10:c3|count[3]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.739      ;
; 1.433 ; counter10:c1|count[2]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.741      ;
; 1.437 ; counter10:c2|count[2]                  ; LED4set:gath|LED[6]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.736      ;
; 1.441 ; counter10:c2|count[3]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.740      ;
; 1.445 ; counter10:c2|count[2]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.744      ;
; 1.448 ; counter10:c1|count[3]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.756      ;
; 1.449 ; counter10:c1|count[1]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.757      ;
; 1.450 ; counter10:c1|count[2]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.758      ;
; 1.450 ; counter10:c2|count[3]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.749      ;
; 1.451 ; counter10:c0|count[3]                  ; LED4set:gath|LED[4]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.750      ;
; 1.455 ; counter10:c3|count[1]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.763      ;
; 1.459 ; counter10:c3|count[0]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.767      ;
; 1.461 ; counter10:c0|count[0]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.760      ;
; 1.464 ; counter10:c2|count[2]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.763      ;
; 1.468 ; counter10:c0|count[0]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.767      ;
; 1.470 ; counter10:c0|count[1]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.769      ;
; 1.471 ; counter10:c0|count[0]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.770      ;
; 1.472 ; counter10:c0|count[3]                  ; LED4set:gath|LED[2]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.771      ;
; 1.475 ; counter10:c0|count[1]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.774      ;
; 1.481 ; counter10:c1|count[3]                  ; LED4set:gath|LED[6]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.789      ;
; 1.481 ; counter10:c3|count[1]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.789      ;
; 1.483 ; counter10:c2|count[1]                  ; LED4set:gath|LED[6]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.111      ; 1.782      ;
; 1.487 ; counter10:c3|count[1]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.120      ; 1.795      ;
+-------+----------------------------------------+----------------------------------------+--------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'clock'                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[10]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[11]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[12]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[13]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[14]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[15]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[1]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[2]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[3]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[4]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[5]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[6]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[7]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[8]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[9]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter2p16:dev|overflow    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter4:dev2|count[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter4:dev2|count[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; counter4:dev2|overflow      ;
; 0.281  ; 0.467        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[10]   ;
; 0.281  ; 0.467        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[11]   ;
; 0.281  ; 0.467        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[12]   ;
; 0.281  ; 0.467        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[15]   ;
; 0.281  ; 0.467        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[1]    ;
; 0.281  ; 0.467        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[2]    ;
; 0.281  ; 0.467        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[3]    ;
; 0.281  ; 0.467        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[4]    ;
; 0.281  ; 0.467        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[5]    ;
; 0.281  ; 0.467        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[6]    ;
; 0.281  ; 0.467        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[7]    ;
; 0.281  ; 0.467        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[8]    ;
; 0.281  ; 0.467        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|overflow    ;
; 0.281  ; 0.467        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter4:dev2|count[0]      ;
; 0.281  ; 0.467        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter4:dev2|count[1]      ;
; 0.281  ; 0.467        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter4:dev2|overflow      ;
; 0.285  ; 0.503        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[13]   ;
; 0.285  ; 0.503        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[14]   ;
; 0.285  ; 0.503        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[9]    ;
; 0.308  ; 0.494        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[13]   ;
; 0.308  ; 0.494        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[14]   ;
; 0.308  ; 0.494        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[9]    ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[10]   ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[11]   ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[12]   ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[15]   ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[1]    ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[2]    ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[3]    ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[4]    ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[5]    ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[6]    ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[7]    ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[8]    ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|overflow    ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter4:dev2|count[0]      ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter4:dev2|count[1]      ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; clock ; Rise       ; counter4:dev2|overflow      ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o               ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|inclk[0] ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|outclk   ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev2|count[0]|clk           ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev2|count[1]|clk           ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev2|overflow|clk           ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[10]|clk           ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[11]|clk           ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[12]|clk           ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[15]|clk           ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[1]|clk            ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[2]|clk            ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[3]|clk            ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[4]|clk            ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[5]|clk            ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[6]|clk            ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[7]|clk            ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[8]|clk            ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|overflow|clk            ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[13]|clk           ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[14]|clk           ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[9]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i               ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[13]|clk           ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[14]|clk           ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[9]|clk            ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev2|count[0]|clk           ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev2|count[1]|clk           ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev2|overflow|clk           ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[10]|clk           ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[11]|clk           ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[12]|clk           ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[15]|clk           ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[1]|clk            ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[2]|clk            ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[3]|clk            ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[4]|clk            ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[5]|clk            ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[6]|clk            ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[7]|clk            ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[8]|clk            ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'counter2p16:dev|overflow'                                                            ;
+--------+--------------+----------------+------------------+--------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+-------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c3|overflow         ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[0]         ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[1]         ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[2]         ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[3]         ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[0]         ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[1]         ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[2]         ;
; 0.233  ; 0.451        ; 0.218          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[3]         ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[0]         ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[1]         ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[2]         ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[3]         ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[0]         ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[1]         ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[2]         ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[3]         ;
; 0.235  ; 0.453        ; 0.218          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c3|overflow         ;
; 0.360  ; 0.546        ; 0.186          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[0]         ;
; 0.360  ; 0.546        ; 0.186          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[1]         ;
; 0.360  ; 0.546        ; 0.186          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[2]         ;
; 0.360  ; 0.546        ; 0.186          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[3]         ;
; 0.360  ; 0.546        ; 0.186          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[0]         ;
; 0.360  ; 0.546        ; 0.186          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[1]         ;
; 0.360  ; 0.546        ; 0.186          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[2]         ;
; 0.360  ; 0.546        ; 0.186          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[3]         ;
; 0.360  ; 0.546        ; 0.186          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c3|overflow         ;
; 0.361  ; 0.547        ; 0.186          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[0]         ;
; 0.361  ; 0.547        ; 0.186          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[1]         ;
; 0.361  ; 0.547        ; 0.186          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[2]         ;
; 0.361  ; 0.547        ; 0.186          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[3]         ;
; 0.361  ; 0.547        ; 0.186          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[0]         ;
; 0.361  ; 0.547        ; 0.186          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[1]         ;
; 0.361  ; 0.547        ; 0.186          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[2]         ;
; 0.361  ; 0.547        ; 0.186          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[3]         ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c1|count[0]|clk               ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c1|count[1]|clk               ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c1|count[2]|clk               ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c1|count[3]|clk               ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c3|count[0]|clk               ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c3|count[1]|clk               ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c3|count[2]|clk               ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c3|count[3]|clk               ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c0|count[0]|clk               ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c0|count[1]|clk               ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c0|count[2]|clk               ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c0|count[3]|clk               ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c2|count[0]|clk               ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c2|count[1]|clk               ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c2|count[2]|clk               ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c2|count[3]|clk               ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c3|overflow|clk               ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; dev|overflow~clkctrl|inclk[0] ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; dev|overflow~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; dev|overflow|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; dev|overflow|q                ;
; 0.502  ; 0.502        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; dev|overflow~clkctrl|inclk[0] ;
; 0.502  ; 0.502        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; dev|overflow~clkctrl|outclk   ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c0|count[0]|clk               ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c0|count[1]|clk               ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c0|count[2]|clk               ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c0|count[3]|clk               ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c2|count[0]|clk               ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c2|count[1]|clk               ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c2|count[2]|clk               ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c2|count[3]|clk               ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c3|overflow|clk               ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c1|count[0]|clk               ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c1|count[1]|clk               ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c1|count[2]|clk               ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c1|count[3]|clk               ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c3|count[0]|clk               ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c3|count[1]|clk               ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c3|count[2]|clk               ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c3|count[3]|clk               ;
+--------+--------------+----------------+------------------+--------------------------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'counter4:dev2|overflow'                                                                     ;
+--------+--------------+----------------+------------------+------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+------------------------+------------+----------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[6]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[7]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[3]              ;
; 0.228  ; 0.446        ; 0.218          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[0]              ;
; 0.229  ; 0.447        ; 0.218          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[1]                    ;
; 0.229  ; 0.447        ; 0.218          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[2]                    ;
; 0.229  ; 0.447        ; 0.218          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[3]                    ;
; 0.229  ; 0.447        ; 0.218          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[4]                    ;
; 0.229  ; 0.447        ; 0.218          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[5]                    ;
; 0.229  ; 0.447        ; 0.218          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[6]                    ;
; 0.229  ; 0.447        ; 0.218          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[7]                    ;
; 0.229  ; 0.447        ; 0.218          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[0] ;
; 0.229  ; 0.447        ; 0.218          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[1] ;
; 0.229  ; 0.447        ; 0.218          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[1]              ;
; 0.229  ; 0.447        ; 0.218          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[2]              ;
; 0.229  ; 0.447        ; 0.218          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[3]              ;
; 0.365  ; 0.551        ; 0.186          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[1]                    ;
; 0.365  ; 0.551        ; 0.186          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[2]                    ;
; 0.365  ; 0.551        ; 0.186          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[3]                    ;
; 0.365  ; 0.551        ; 0.186          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[4]                    ;
; 0.365  ; 0.551        ; 0.186          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[5]                    ;
; 0.365  ; 0.551        ; 0.186          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[6]                    ;
; 0.365  ; 0.551        ; 0.186          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[7]                    ;
; 0.365  ; 0.551        ; 0.186          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[0] ;
; 0.365  ; 0.551        ; 0.186          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[1] ;
; 0.365  ; 0.551        ; 0.186          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[1]              ;
; 0.365  ; 0.551        ; 0.186          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[2]              ;
; 0.365  ; 0.551        ; 0.186          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[3]              ;
; 0.366  ; 0.552        ; 0.186          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[0]              ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|selecters[0]|clk                  ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[1]|clk                        ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[2]|clk                        ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[3]|clk                        ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[4]|clk                        ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[5]|clk                        ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[6]|clk                        ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[7]|clk                        ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|counter|count[0]|clk              ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|counter|count[1]|clk              ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|selecters[1]|clk                  ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|selecters[2]|clk                  ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|selecters[3]|clk                  ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; dev2|overflow~clkctrl|inclk[0]         ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; dev2|overflow~clkctrl|outclk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; dev2|overflow|q                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; dev2|overflow|q                        ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; dev2|overflow~clkctrl|inclk[0]         ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; dev2|overflow~clkctrl|outclk           ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[1]|clk                        ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[2]|clk                        ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[3]|clk                        ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[4]|clk                        ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[5]|clk                        ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[6]|clk                        ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[7]|clk                        ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|counter|count[0]|clk              ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|counter|count[1]|clk              ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|selecters[1]|clk                  ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|selecters[2]|clk                  ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|selecters[3]|clk                  ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|selecters[0]|clk                  ;
+--------+--------------+----------------+------------------+------------------------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+---------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port     ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+---------------+--------------------------+-------+-------+------------+--------------------------+
; overflow      ; counter2p16:dev|overflow ; 6.318 ; 6.124 ; Rise       ; counter2p16:dev|overflow ;
; LED[*]        ; counter4:dev2|overflow   ; 7.134 ; 6.867 ; Rise       ; counter4:dev2|overflow   ;
;  LED[1]       ; counter4:dev2|overflow   ; 7.134 ; 6.867 ; Rise       ; counter4:dev2|overflow   ;
;  LED[2]       ; counter4:dev2|overflow   ; 7.042 ; 6.787 ; Rise       ; counter4:dev2|overflow   ;
;  LED[3]       ; counter4:dev2|overflow   ; 6.518 ; 6.386 ; Rise       ; counter4:dev2|overflow   ;
;  LED[4]       ; counter4:dev2|overflow   ; 6.676 ; 6.503 ; Rise       ; counter4:dev2|overflow   ;
;  LED[5]       ; counter4:dev2|overflow   ; 6.062 ; 5.895 ; Rise       ; counter4:dev2|overflow   ;
;  LED[6]       ; counter4:dev2|overflow   ; 6.369 ; 6.178 ; Rise       ; counter4:dev2|overflow   ;
;  LED[7]       ; counter4:dev2|overflow   ; 7.083 ; 6.830 ; Rise       ; counter4:dev2|overflow   ;
; selecters[*]  ; counter4:dev2|overflow   ; 7.585 ; 7.233 ; Rise       ; counter4:dev2|overflow   ;
;  selecters[0] ; counter4:dev2|overflow   ; 6.931 ; 6.692 ; Rise       ; counter4:dev2|overflow   ;
;  selecters[1] ; counter4:dev2|overflow   ; 6.475 ; 6.334 ; Rise       ; counter4:dev2|overflow   ;
;  selecters[2] ; counter4:dev2|overflow   ; 7.558 ; 7.223 ; Rise       ; counter4:dev2|overflow   ;
;  selecters[3] ; counter4:dev2|overflow   ; 7.585 ; 7.233 ; Rise       ; counter4:dev2|overflow   ;
+---------------+--------------------------+-------+-------+------------+--------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+---------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port     ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+---------------+--------------------------+-------+-------+------------+--------------------------+
; overflow      ; counter2p16:dev|overflow ; 6.052 ; 5.863 ; Rise       ; counter2p16:dev|overflow ;
; LED[*]        ; counter4:dev2|overflow   ; 5.807 ; 5.644 ; Rise       ; counter4:dev2|overflow   ;
;  LED[1]       ; counter4:dev2|overflow   ; 6.836 ; 6.578 ; Rise       ; counter4:dev2|overflow   ;
;  LED[2]       ; counter4:dev2|overflow   ; 6.747 ; 6.501 ; Rise       ; counter4:dev2|overflow   ;
;  LED[3]       ; counter4:dev2|overflow   ; 6.244 ; 6.116 ; Rise       ; counter4:dev2|overflow   ;
;  LED[4]       ; counter4:dev2|overflow   ; 6.396 ; 6.228 ; Rise       ; counter4:dev2|overflow   ;
;  LED[5]       ; counter4:dev2|overflow   ; 5.807 ; 5.644 ; Rise       ; counter4:dev2|overflow   ;
;  LED[6]       ; counter4:dev2|overflow   ; 6.100 ; 5.916 ; Rise       ; counter4:dev2|overflow   ;
;  LED[7]       ; counter4:dev2|overflow   ; 6.787 ; 6.542 ; Rise       ; counter4:dev2|overflow   ;
; selecters[*]  ; counter4:dev2|overflow   ; 6.202 ; 6.065 ; Rise       ; counter4:dev2|overflow   ;
;  selecters[0] ; counter4:dev2|overflow   ; 6.640 ; 6.409 ; Rise       ; counter4:dev2|overflow   ;
;  selecters[1] ; counter4:dev2|overflow   ; 6.202 ; 6.065 ; Rise       ; counter4:dev2|overflow   ;
;  selecters[2] ; counter4:dev2|overflow   ; 7.241 ; 6.917 ; Rise       ; counter4:dev2|overflow   ;
;  selecters[3] ; counter4:dev2|overflow   ; 7.267 ; 6.927 ; Rise       ; counter4:dev2|overflow   ;
+---------------+--------------------------+-------+-------+------------+--------------------------+


-----------------------------------------------
; Slow 1200mV -40C Model Metastability Report ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary              ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; counter2p16:dev|overflow ; -0.476 ; -4.403        ;
; counter4:dev2|overflow   ; -0.376 ; -1.967        ;
; clock                    ; -0.227 ; -0.533        ;
+--------------------------+--------+---------------+


+--------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary              ;
+--------------------------+-------+---------------+
; Clock                    ; Slack ; End Point TNS ;
+--------------------------+-------+---------------+
; clock                    ; 0.178 ; 0.000         ;
; counter2p16:dev|overflow ; 0.178 ; 0.000         ;
; counter4:dev2|overflow   ; 0.178 ; 0.000         ;
+--------------------------+-------+---------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary ;
+--------------------------+--------+----------------+
; Clock                    ; Slack  ; End Point TNS  ;
+--------------------------+--------+----------------+
; clock                    ; -3.000 ; -23.032        ;
; counter2p16:dev|overflow ; -1.000 ; -17.000        ;
; counter4:dev2|overflow   ; -1.000 ; -13.000        ;
+--------------------------+--------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'counter2p16:dev|overflow'                                                                                              ;
+--------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.476 ; counter10:c2|count[1] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.053     ; 1.411      ;
; -0.476 ; counter10:c2|count[1] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.053     ; 1.411      ;
; -0.476 ; counter10:c2|count[1] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.053     ; 1.411      ;
; -0.440 ; counter10:c0|count[2] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.052     ; 1.376      ;
; -0.440 ; counter10:c0|count[2] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.052     ; 1.376      ;
; -0.440 ; counter10:c0|count[2] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.052     ; 1.376      ;
; -0.428 ; counter10:c1|count[3] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 1.381      ;
; -0.428 ; counter10:c1|count[3] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 1.381      ;
; -0.428 ; counter10:c1|count[3] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 1.381      ;
; -0.427 ; counter10:c2|count[1] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.053     ; 1.362      ;
; -0.423 ; counter10:c2|count[3] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.053     ; 1.358      ;
; -0.423 ; counter10:c2|count[3] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.053     ; 1.358      ;
; -0.423 ; counter10:c2|count[3] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.053     ; 1.358      ;
; -0.408 ; counter10:c1|count[2] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 1.361      ;
; -0.408 ; counter10:c1|count[2] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 1.361      ;
; -0.408 ; counter10:c1|count[2] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 1.361      ;
; -0.394 ; counter10:c1|count[3] ; counter10:c2|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.040     ; 1.342      ;
; -0.394 ; counter10:c1|count[3] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.040     ; 1.342      ;
; -0.394 ; counter10:c1|count[3] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.040     ; 1.342      ;
; -0.388 ; counter10:c0|count[2] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.052     ; 1.324      ;
; -0.388 ; counter10:c1|count[3] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 1.341      ;
; -0.383 ; counter10:c2|count[3] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.053     ; 1.318      ;
; -0.376 ; counter10:c1|count[2] ; counter10:c2|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.040     ; 1.324      ;
; -0.376 ; counter10:c1|count[2] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.040     ; 1.324      ;
; -0.376 ; counter10:c1|count[2] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.040     ; 1.324      ;
; -0.371 ; counter10:c0|count[2] ; counter10:c2|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 1.324      ;
; -0.371 ; counter10:c0|count[2] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 1.324      ;
; -0.371 ; counter10:c0|count[2] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 1.324      ;
; -0.356 ; counter10:c1|count[2] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 1.309      ;
; -0.352 ; counter10:c0|count[3] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.052     ; 1.288      ;
; -0.352 ; counter10:c0|count[3] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.052     ; 1.288      ;
; -0.352 ; counter10:c0|count[3] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.052     ; 1.288      ;
; -0.338 ; counter10:c2|count[0] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.053     ; 1.273      ;
; -0.338 ; counter10:c2|count[0] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.053     ; 1.273      ;
; -0.338 ; counter10:c2|count[0] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.053     ; 1.273      ;
; -0.315 ; counter10:c1|count[1] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 1.268      ;
; -0.315 ; counter10:c1|count[1] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 1.268      ;
; -0.315 ; counter10:c1|count[1] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 1.268      ;
; -0.312 ; counter10:c0|count[3] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.052     ; 1.248      ;
; -0.302 ; counter10:c1|count[0] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 1.255      ;
; -0.302 ; counter10:c1|count[0] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 1.255      ;
; -0.302 ; counter10:c1|count[0] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 1.255      ;
; -0.299 ; counter10:c1|count[3] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.040     ; 1.247      ;
; -0.298 ; counter10:c2|count[0] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.053     ; 1.233      ;
; -0.293 ; counter10:c0|count[3] ; counter10:c2|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 1.246      ;
; -0.293 ; counter10:c0|count[3] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 1.246      ;
; -0.293 ; counter10:c0|count[3] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 1.246      ;
; -0.285 ; counter10:c0|count[1] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.052     ; 1.221      ;
; -0.285 ; counter10:c0|count[1] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.052     ; 1.221      ;
; -0.285 ; counter10:c0|count[1] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.052     ; 1.221      ;
; -0.283 ; counter10:c1|count[1] ; counter10:c2|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.040     ; 1.231      ;
; -0.283 ; counter10:c1|count[1] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.040     ; 1.231      ;
; -0.283 ; counter10:c1|count[1] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.040     ; 1.231      ;
; -0.276 ; counter10:c0|count[2] ; counter10:c1|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.052     ; 1.212      ;
; -0.276 ; counter10:c0|count[2] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.052     ; 1.212      ;
; -0.276 ; counter10:c0|count[2] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.052     ; 1.212      ;
; -0.274 ; counter10:c1|count[1] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 1.227      ;
; -0.273 ; counter10:c1|count[2] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.040     ; 1.221      ;
; -0.268 ; counter10:c0|count[2] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 1.221      ;
; -0.268 ; counter10:c1|count[0] ; counter10:c2|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.040     ; 1.216      ;
; -0.268 ; counter10:c1|count[0] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.040     ; 1.216      ;
; -0.268 ; counter10:c1|count[0] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.040     ; 1.216      ;
; -0.262 ; counter10:c1|count[0] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 1.215      ;
; -0.259 ; counter10:c0|count[0] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.052     ; 1.195      ;
; -0.259 ; counter10:c0|count[0] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.052     ; 1.195      ;
; -0.259 ; counter10:c0|count[0] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.052     ; 1.195      ;
; -0.236 ; counter10:c0|count[1] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.052     ; 1.172      ;
; -0.231 ; counter10:c2|count[2] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.053     ; 1.166      ;
; -0.231 ; counter10:c2|count[2] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.053     ; 1.166      ;
; -0.231 ; counter10:c2|count[2] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.053     ; 1.166      ;
; -0.219 ; counter10:c0|count[0] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.052     ; 1.155      ;
; -0.217 ; counter10:c0|count[1] ; counter10:c2|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 1.170      ;
; -0.217 ; counter10:c0|count[1] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 1.170      ;
; -0.217 ; counter10:c0|count[1] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 1.170      ;
; -0.200 ; counter10:c0|count[0] ; counter10:c2|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 1.153      ;
; -0.200 ; counter10:c0|count[0] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 1.153      ;
; -0.200 ; counter10:c0|count[0] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 1.153      ;
; -0.198 ; counter10:c0|count[3] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 1.151      ;
; -0.191 ; counter10:c2|count[2] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.053     ; 1.126      ;
; -0.186 ; counter10:c0|count[2] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.052     ; 1.122      ;
; -0.185 ; counter10:c1|count[1] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.040     ; 1.133      ;
; -0.173 ; counter10:c0|count[3] ; counter10:c1|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.052     ; 1.109      ;
; -0.173 ; counter10:c0|count[3] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.052     ; 1.109      ;
; -0.173 ; counter10:c0|count[3] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.052     ; 1.109      ;
; -0.173 ; counter10:c1|count[0] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.040     ; 1.121      ;
; -0.122 ; counter10:c0|count[1] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 1.075      ;
; -0.121 ; counter10:c0|count[1] ; counter10:c1|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.052     ; 1.057      ;
; -0.121 ; counter10:c0|count[1] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.052     ; 1.057      ;
; -0.121 ; counter10:c0|count[1] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.052     ; 1.057      ;
; -0.105 ; counter10:c0|count[0] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 1.058      ;
; -0.098 ; counter10:c0|count[3] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.052     ; 1.034      ;
; -0.080 ; counter10:c0|count[0] ; counter10:c1|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.052     ; 1.016      ;
; -0.080 ; counter10:c0|count[0] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.052     ; 1.016      ;
; -0.080 ; counter10:c0|count[0] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.052     ; 1.016      ;
; -0.053 ; counter10:c2|count[1] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.036     ; 1.005      ;
; -0.031 ; counter10:c0|count[1] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.052     ; 0.967      ;
; -0.022 ; counter10:c0|count[2] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.035     ; 0.975      ;
; -0.005 ; counter10:c0|count[0] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.052     ; 0.941      ;
; 0.003  ; counter10:c2|count[3] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.036     ; 0.949      ;
; 0.005  ; counter10:c1|count[3] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 1.000        ; -0.040     ; 0.943      ;
+--------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'counter4:dev2|overflow'                                                                                                             ;
+--------+----------------------------------------+---------------------+--------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node             ; Launch Clock             ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------+--------------------------+------------------------+--------------+------------+------------+
; -0.376 ; counter10:c2|count[1]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.069     ; 1.295      ;
; -0.329 ; counter10:c2|count[0]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.069     ; 1.248      ;
; -0.325 ; counter10:c2|count[1]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.069     ; 1.244      ;
; -0.302 ; counter10:c3|count[3]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.228      ;
; -0.288 ; counter10:c2|count[3]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.069     ; 1.207      ;
; -0.264 ; counter10:c2|count[1]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.069     ; 1.183      ;
; -0.261 ; counter10:c3|count[2]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.187      ;
; -0.250 ; counter10:c3|count[3]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.176      ;
; -0.234 ; counter10:c0|count[0]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.068     ; 1.154      ;
; -0.233 ; counter10:c2|count[3]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.069     ; 1.152      ;
; -0.229 ; counter10:c2|count[3]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.069     ; 1.148      ;
; -0.228 ; counter10:c3|count[1]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.154      ;
; -0.223 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[5] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.036     ; 1.175      ;
; -0.221 ; counter10:c3|count[2]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.147      ;
; -0.219 ; counter10:c0|count[0]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.068     ; 1.139      ;
; -0.200 ; counter10:c2|count[1]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.069     ; 1.119      ;
; -0.190 ; counter10:c2|count[0]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.069     ; 1.109      ;
; -0.189 ; counter10:c1|count[2]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.115      ;
; -0.184 ; counter10:c0|count[1]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.068     ; 1.104      ;
; -0.183 ; counter10:c3|count[0]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.109      ;
; -0.178 ; counter10:c1|count[2]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.104      ;
; -0.178 ; counter10:c3|count[0]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.104      ;
; -0.178 ; counter10:c1|count[1]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.104      ;
; -0.175 ; counter10:c3|count[3]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.101      ;
; -0.175 ; counter10:c1|count[3]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.101      ;
; -0.173 ; counter10:c0|count[1]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.068     ; 1.093      ;
; -0.172 ; counter10:c2|count[0]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.069     ; 1.091      ;
; -0.172 ; counter10:c0|count[1]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.068     ; 1.092      ;
; -0.170 ; counter10:c3|count[2]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.096      ;
; -0.169 ; counter10:c3|count[1]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.095      ;
; -0.166 ; counter10:c2|count[3]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.069     ; 1.085      ;
; -0.166 ; counter10:c3|count[1]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.092      ;
; -0.162 ; counter10:c3|count[0]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.088      ;
; -0.153 ; counter10:c0|count[3]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.068     ; 1.073      ;
; -0.152 ; counter10:c0|count[0]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.068     ; 1.072      ;
; -0.150 ; counter10:c0|count[3]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.068     ; 1.070      ;
; -0.146 ; counter10:c2|count[1]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.069     ; 1.065      ;
; -0.143 ; counter10:c0|count[3]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.068     ; 1.063      ;
; -0.136 ; counter10:c0|count[3]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.068     ; 1.056      ;
; -0.126 ; counter10:c2|count[0]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.069     ; 1.045      ;
; -0.126 ; counter10:c0|count[0]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.068     ; 1.046      ;
; -0.120 ; counter10:c0|count[3]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.068     ; 1.040      ;
; -0.117 ; counter10:c2|count[2]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.069     ; 1.036      ;
; -0.114 ; counter10:c0|count[1]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.068     ; 1.034      ;
; -0.112 ; counter10:c1|count[1]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.038      ;
; -0.111 ; counter10:c3|count[0]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.037      ;
; -0.109 ; counter10:c2|count[1]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.069     ; 1.028      ;
; -0.108 ; counter10:c2|count[2]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.069     ; 1.027      ;
; -0.105 ; counter10:c0|count[2]                  ; LED4set:gath|LED[4] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.068     ; 1.025      ;
; -0.104 ; counter10:c1|count[2]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.030      ;
; -0.103 ; counter10:c2|count[3]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.069     ; 1.022      ;
; -0.103 ; counter10:c1|count[2]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.029      ;
; -0.102 ; counter10:c2|count[2]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.069     ; 1.021      ;
; -0.101 ; counter10:c3|count[0]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.027      ;
; -0.101 ; counter10:c0|count[2]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.068     ; 1.021      ;
; -0.101 ; counter10:c1|count[3]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.027      ;
; -0.100 ; counter10:c2|count[2]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.069     ; 1.019      ;
; -0.100 ; counter10:c0|count[2]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.068     ; 1.020      ;
; -0.099 ; counter10:c0|count[1]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.068     ; 1.019      ;
; -0.096 ; counter10:c3|count[3]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.022      ;
; -0.096 ; counter10:c3|count[1]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.022      ;
; -0.095 ; counter10:c3|count[2]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.021      ;
; -0.094 ; counter10:c2|count[3]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.069     ; 1.013      ;
; -0.092 ; counter10:c3|count[1]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.018      ;
; -0.086 ; counter10:c0|count[2]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.068     ; 1.006      ;
; -0.085 ; counter10:c1|count[1]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.011      ;
; -0.085 ; counter10:c3|count[1]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.011      ;
; -0.084 ; counter10:c3|count[3]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.010      ;
; -0.084 ; counter10:c0|count[2]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.068     ; 1.004      ;
; -0.082 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[7] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 1.000        ; -0.036     ; 1.034      ;
; -0.082 ; counter10:c0|count[1]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.068     ; 1.002      ;
; -0.082 ; counter10:c1|count[3]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.008      ;
; -0.081 ; counter10:c0|count[0]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.068     ; 1.001      ;
; -0.080 ; counter10:c1|count[2]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.006      ;
; -0.079 ; counter10:c0|count[0]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.068     ; 0.999      ;
; -0.077 ; counter10:c1|count[2]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.003      ;
; -0.074 ; counter10:c1|count[3]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 1.000      ;
; -0.070 ; counter10:c0|count[1]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.068     ; 0.990      ;
; -0.065 ; counter10:c1|count[3]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 0.991      ;
; -0.061 ; counter10:c0|count[0]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.068     ; 0.981      ;
; -0.060 ; counter10:c2|count[2]                  ; LED4set:gath|LED[2] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.069     ; 0.979      ;
; -0.060 ; counter10:c0|count[3]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.068     ; 0.980      ;
; -0.059 ; counter10:c2|count[2]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.069     ; 0.978      ;
; -0.057 ; counter10:c3|count[1]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 0.983      ;
; -0.051 ; counter10:c2|count[3]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.069     ; 0.970      ;
; -0.034 ; counter10:c2|count[0]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.069     ; 0.953      ;
; -0.032 ; counter10:c1|count[0]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 0.958      ;
; -0.032 ; counter10:c3|count[2]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 0.958      ;
; -0.031 ; counter10:c3|count[2]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 0.957      ;
; -0.025 ; counter10:c3|count[0]                  ; LED4set:gath|LED[1] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 0.951      ;
; -0.025 ; counter10:c2|count[1]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.069     ; 0.944      ;
; -0.024 ; counter10:c1|count[3]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 0.950      ;
; -0.022 ; counter10:c0|count[3]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.068     ; 0.942      ;
; -0.021 ; counter10:c3|count[0]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 0.947      ;
; -0.021 ; counter10:c2|count[0]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.069     ; 0.940      ;
; -0.020 ; counter10:c3|count[3]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 0.946      ;
; -0.016 ; counter10:c3|count[3]                  ; LED4set:gath|LED[7] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 0.942      ;
; -0.012 ; counter10:c3|count[2]                  ; LED4set:gath|LED[6] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 0.938      ;
; -0.011 ; counter10:c1|count[1]                  ; LED4set:gath|LED[5] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.062     ; 0.937      ;
; -0.009 ; counter10:c0|count[2]                  ; LED4set:gath|LED[3] ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 1.000        ; -0.068     ; 0.929      ;
+--------+----------------------------------------+---------------------+--------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clock'                                                                                                ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; -0.227 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.179      ;
; -0.189 ; counter4:dev2|count[0]    ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.141      ;
; -0.183 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.135      ;
; -0.162 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.114      ;
; -0.120 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.228     ; 0.880      ;
; -0.120 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.072      ;
; -0.103 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.055      ;
; -0.099 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.051      ;
; -0.097 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.049      ;
; -0.090 ; counter4:dev2|count[0]    ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.042      ;
; -0.086 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.038      ;
; -0.065 ; counter2p16:dev|count[1]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.036     ; 1.017      ;
; -0.061 ; counter4:dev2|count[0]    ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.013      ;
; -0.056 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.008      ;
; -0.055 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.007      ;
; -0.050 ; counter2p16:dev|count[6]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.036     ; 1.002      ;
; -0.048 ; counter2p16:dev|count[2]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.036     ; 1.000      ;
; -0.047 ; counter2p16:dev|count[9]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.228     ; 0.807      ;
; -0.039 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.991      ;
; -0.038 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.990      ;
; -0.037 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.989      ;
; -0.034 ; counter2p16:dev|count[14] ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.228     ; 0.794      ;
; -0.034 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.986      ;
; -0.026 ; counter4:dev2|count[0]    ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.978      ;
; -0.024 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.228     ; 0.784      ;
; -0.023 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.975      ;
; -0.022 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.974      ;
; 0.008  ; counter2p16:dev|count[13] ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.228     ; 0.752      ;
; 0.008  ; counter2p16:dev|count[7]  ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.944      ;
; 0.008  ; counter2p16:dev|count[9]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.228     ; 0.752      ;
; 0.008  ; counter2p16:dev|count[3]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.944      ;
; 0.012  ; counter2p16:dev|count[13] ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.228     ; 0.748      ;
; 0.017  ; counter2p16:dev|count[2]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; 0.148      ; 1.119      ;
; 0.021  ; counter2p16:dev|count[2]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; 0.148      ; 1.115      ;
; 0.025  ; counter2p16:dev|count[2]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.927      ;
; 0.026  ; counter2p16:dev|count[4]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.926      ;
; 0.027  ; counter2p16:dev|count[6]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.925      ;
; 0.028  ; counter2p16:dev|count[10] ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.924      ;
; 0.029  ; counter2p16:dev|count[2]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.923      ;
; 0.030  ; counter4:dev2|count[0]    ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; 0.148      ; 1.106      ;
; 0.031  ; counter2p16:dev|count[6]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.921      ;
; 0.034  ; counter2p16:dev|count[1]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; 0.148      ; 1.102      ;
; 0.038  ; counter4:dev2|count[0]    ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.914      ;
; 0.040  ; counter2p16:dev|count[5]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.912      ;
; 0.040  ; counter2p16:dev|count[9]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.228     ; 0.720      ;
; 0.041  ; counter2p16:dev|count[3]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.911      ;
; 0.042  ; counter2p16:dev|count[1]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.910      ;
; 0.059  ; counter4:dev2|count[0]    ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; 0.148      ; 1.077      ;
; 0.065  ; counter2p16:dev|count[1]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; 0.148      ; 1.071      ;
; 0.067  ; counter4:dev2|count[0]    ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.885      ;
; 0.070  ; counter2p16:dev|count[14] ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.228     ; 0.690      ;
; 0.072  ; counter2p16:dev|count[5]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.880      ;
; 0.073  ; counter2p16:dev|count[1]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.879      ;
; 0.078  ; counter2p16:dev|count[3]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.874      ;
; 0.082  ; counter2p16:dev|count[4]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; 0.148      ; 1.054      ;
; 0.085  ; counter2p16:dev|count[8]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.867      ;
; 0.086  ; counter2p16:dev|count[4]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; 0.148      ; 1.050      ;
; 0.087  ; counter2p16:dev|count[8]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.865      ;
; 0.089  ; counter2p16:dev|count[2]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.863      ;
; 0.090  ; counter2p16:dev|count[5]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.862      ;
; 0.090  ; counter2p16:dev|count[4]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.862      ;
; 0.091  ; counter2p16:dev|count[8]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.861      ;
; 0.091  ; counter2p16:dev|count[10] ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.861      ;
; 0.091  ; counter2p16:dev|count[6]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.861      ;
; 0.091  ; counter2p16:dev|count[15] ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.861      ;
; 0.093  ; counter2p16:dev|count[2]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.859      ;
; 0.094  ; counter2p16:dev|count[4]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.858      ;
; 0.095  ; counter2p16:dev|count[12] ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.857      ;
; 0.096  ; counter2p16:dev|count[9]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; -0.044     ; 0.848      ;
; 0.097  ; counter2p16:dev|count[3]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; 0.148      ; 1.039      ;
; 0.102  ; counter4:dev2|count[0]    ; counter2p16:dev|count[6]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.850      ;
; 0.104  ; counter2p16:dev|count[5]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.848      ;
; 0.105  ; counter2p16:dev|count[7]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.847      ;
; 0.105  ; counter2p16:dev|count[3]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.847      ;
; 0.106  ; counter2p16:dev|count[1]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.846      ;
; 0.128  ; counter2p16:dev|count[9]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; -0.044     ; 0.816      ;
; 0.128  ; counter2p16:dev|count[3]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; 0.148      ; 1.008      ;
; 0.131  ; counter4:dev2|count[0]    ; counter2p16:dev|count[5]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.821      ;
; 0.136  ; counter2p16:dev|count[11] ; counter2p16:dev|count[15] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.816      ;
; 0.136  ; counter2p16:dev|count[7]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.816      ;
; 0.136  ; counter2p16:dev|count[3]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.816      ;
; 0.137  ; counter2p16:dev|count[1]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.815      ;
; 0.147  ; counter2p16:dev|count[6]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; 0.148      ; 0.989      ;
; 0.149  ; counter2p16:dev|count[2]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 1.000        ; 0.148      ; 0.987      ;
; 0.149  ; counter2p16:dev|count[4]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.803      ;
; 0.151  ; counter2p16:dev|count[8]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.801      ;
; 0.151  ; counter2p16:dev|count[6]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 1.000        ; 0.148      ; 0.985      ;
; 0.152  ; counter2p16:dev|count[10] ; counter2p16:dev|count[12] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.800      ;
; 0.153  ; counter2p16:dev|count[2]  ; counter2p16:dev|count[4]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.799      ;
; 0.154  ; counter2p16:dev|count[4]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.798      ;
; 0.155  ; counter2p16:dev|count[6]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.797      ;
; 0.156  ; counter2p16:dev|count[10] ; counter2p16:dev|count[11] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.796      ;
; 0.157  ; counter2p16:dev|count[2]  ; counter2p16:dev|count[3]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.795      ;
; 0.158  ; counter2p16:dev|count[4]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.794      ;
; 0.159  ; counter2p16:dev|count[6]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.793      ;
; 0.160  ; counter2p16:dev|count[5]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 1.000        ; 0.148      ; 0.976      ;
; 0.166  ; counter4:dev2|count[0]    ; counter2p16:dev|count[4]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.786      ;
; 0.168  ; counter2p16:dev|count[5]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.784      ;
; 0.169  ; counter2p16:dev|count[7]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 1.000        ; -0.036     ; 0.783      ;
; 0.169  ; counter2p16:dev|count[3]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 1.000        ; -0.036     ; 0.783      ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clock'                                                                                                ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 0.178 ; counter4:dev2|count[1]    ; counter4:dev2|count[1]    ; clock        ; clock       ; 0.000        ; 0.036      ; 0.296      ;
; 0.193 ; counter2p16:dev|count[15] ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.311      ;
; 0.238 ; counter4:dev2|count[1]    ; counter4:dev2|overflow    ; clock        ; clock       ; 0.000        ; 0.036      ; 0.356      ;
; 0.239 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.228      ; 0.549      ;
; 0.239 ; counter2p16:dev|count[12] ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.228      ; 0.549      ;
; 0.249 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.228      ; 0.559      ;
; 0.251 ; counter2p16:dev|count[11] ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.228      ; 0.561      ;
; 0.266 ; counter4:dev2|count[0]    ; counter4:dev2|count[1]    ; clock        ; clock       ; 0.000        ; 0.036      ; 0.384      ;
; 0.267 ; counter4:dev2|count[0]    ; counter4:dev2|overflow    ; clock        ; clock       ; 0.000        ; 0.036      ; 0.385      ;
; 0.278 ; counter2p16:dev|count[14] ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.044      ; 0.404      ;
; 0.280 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.044      ; 0.406      ;
; 0.280 ; counter2p16:dev|count[13] ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.044      ; 0.406      ;
; 0.286 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[2]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.404      ;
; 0.286 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[4]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.404      ;
; 0.286 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.404      ;
; 0.287 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[3]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; counter2p16:dev|count[10] ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; counter2p16:dev|count[12] ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.405      ;
; 0.288 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.406      ;
; 0.288 ; counter2p16:dev|count[11] ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.406      ;
; 0.291 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[1]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.409      ;
; 0.297 ; counter2p16:dev|count[12] ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.228      ; 0.607      ;
; 0.297 ; counter4:dev2|count[0]    ; counter2p16:dev|count[1]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.415      ;
; 0.298 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.228      ; 0.608      ;
; 0.299 ; counter2p16:dev|count[10] ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.228      ; 0.609      ;
; 0.309 ; counter2p16:dev|count[11] ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.228      ; 0.619      ;
; 0.311 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.228      ; 0.621      ;
; 0.357 ; counter2p16:dev|count[10] ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.228      ; 0.667      ;
; 0.358 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.228      ; 0.668      ;
; 0.359 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.228      ; 0.669      ;
; 0.369 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.228      ; 0.679      ;
; 0.370 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.228      ; 0.680      ;
; 0.405 ; counter2p16:dev|count[12] ; counter2p16:dev|overflow  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.523      ;
; 0.417 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.228      ; 0.727      ;
; 0.418 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.228      ; 0.728      ;
; 0.418 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.228      ; 0.728      ;
; 0.427 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.228      ; 0.737      ;
; 0.429 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.228      ; 0.739      ;
; 0.430 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[3]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.548      ;
; 0.430 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.548      ;
; 0.430 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.548      ;
; 0.431 ; counter2p16:dev|count[10] ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.549      ;
; 0.431 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.228      ; 0.741      ;
; 0.433 ; counter2p16:dev|count[13] ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.044      ; 0.559      ;
; 0.433 ; counter4:dev2|count[0]    ; counter2p16:dev|count[9]  ; clock        ; clock       ; 0.000        ; 0.228      ; 0.743      ;
; 0.439 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[2]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.557      ;
; 0.439 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.557      ;
; 0.440 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[4]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.558      ;
; 0.441 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.559      ;
; 0.441 ; counter2p16:dev|count[11] ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.559      ;
; 0.441 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[3]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.559      ;
; 0.442 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.560      ;
; 0.443 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.561      ;
; 0.443 ; counter4:dev2|count[0]    ; counter2p16:dev|count[2]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.561      ;
; 0.445 ; counter4:dev2|count[0]    ; counter2p16:dev|count[3]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.563      ;
; 0.476 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.228      ; 0.786      ;
; 0.478 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.228      ; 0.788      ;
; 0.488 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.606      ;
; 0.488 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[4]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.606      ;
; 0.488 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.606      ;
; 0.489 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.607      ;
; 0.489 ; counter2p16:dev|count[10] ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.607      ;
; 0.489 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.228      ; 0.799      ;
; 0.490 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.608      ;
; 0.490 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.608      ;
; 0.490 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.228      ; 0.800      ;
; 0.491 ; counter2p16:dev|count[12] ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.609      ;
; 0.491 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.609      ;
; 0.495 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.044      ; 0.621      ;
; 0.499 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[4]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.617      ;
; 0.499 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.617      ;
; 0.500 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.618      ;
; 0.501 ; counter2p16:dev|count[5]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.619      ;
; 0.501 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.619      ;
; 0.501 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.619      ;
; 0.502 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.620      ;
; 0.503 ; counter2p16:dev|count[11] ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.621      ;
; 0.503 ; counter4:dev2|count[0]    ; counter2p16:dev|count[4]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.621      ;
; 0.505 ; counter2p16:dev|count[7]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.623      ;
; 0.505 ; counter4:dev2|count[0]    ; counter2p16:dev|count[5]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.623      ;
; 0.506 ; counter2p16:dev|count[11] ; counter2p16:dev|overflow  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.624      ;
; 0.536 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.228      ; 0.846      ;
; 0.538 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.228      ; 0.848      ;
; 0.548 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[10] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.666      ;
; 0.548 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.666      ;
; 0.548 ; counter2p16:dev|count[4]  ; counter2p16:dev|count[8]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.666      ;
; 0.548 ; counter2p16:dev|count[3]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.228      ; 0.858      ;
; 0.549 ; counter2p16:dev|count[8]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.667      ;
; 0.549 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.228      ; 0.859      ;
; 0.550 ; counter2p16:dev|count[6]  ; counter2p16:dev|count[11] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.668      ;
; 0.550 ; counter2p16:dev|count[2]  ; counter2p16:dev|count[7]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.668      ;
; 0.551 ; counter2p16:dev|count[10] ; counter2p16:dev|count[15] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.669      ;
; 0.552 ; counter4:dev2|count[0]    ; counter2p16:dev|overflow  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.670      ;
; 0.553 ; counter2p16:dev|count[9]  ; counter2p16:dev|count[14] ; clock        ; clock       ; 0.000        ; 0.044      ; 0.679      ;
; 0.553 ; counter2p16:dev|count[4]  ; counter2p16:dev|overflow  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.671      ;
; 0.553 ; counter4:dev2|count[0]    ; counter2p16:dev|count[13] ; clock        ; clock       ; 0.000        ; 0.228      ; 0.863      ;
; 0.559 ; counter2p16:dev|count[1]  ; counter2p16:dev|count[6]  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.677      ;
; 0.559 ; counter2p16:dev|count[7]  ; counter2p16:dev|count[12] ; clock        ; clock       ; 0.000        ; 0.036      ; 0.677      ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'counter2p16:dev|overflow'                                                                                              ;
+-------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.178 ; counter10:c2|count[3] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; counter10:c2|count[1] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; counter10:c2|count[2] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.296      ;
; 0.179 ; counter10:c0|count[2] ; counter10:c0|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; counter10:c0|count[3] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; counter10:c0|count[1] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; counter10:c1|count[2] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; counter10:c1|count[3] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; counter10:c1|count[1] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; counter10:c3|count[3] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; counter10:c3|count[1] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; counter10:c3|count[2] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.296      ;
; 0.182 ; counter10:c2|count[0] ; counter10:c2|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.300      ;
; 0.183 ; counter10:c0|count[0] ; counter10:c0|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.300      ;
; 0.183 ; counter10:c1|count[0] ; counter10:c1|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.300      ;
; 0.183 ; counter10:c3|count[0] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.300      ;
; 0.196 ; counter10:c3|count[1] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.313      ;
; 0.210 ; counter10:c3|count[0] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.327      ;
; 0.224 ; counter10:c1|count[2] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.341      ;
; 0.259 ; counter10:c1|count[2] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.376      ;
; 0.288 ; counter10:c0|count[2] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.405      ;
; 0.290 ; counter10:c0|count[2] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.407      ;
; 0.306 ; counter10:c3|count[0] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.423      ;
; 0.311 ; counter10:c2|count[0] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.429      ;
; 0.311 ; counter10:c2|count[0] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.429      ;
; 0.311 ; counter10:c2|count[0] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.429      ;
; 0.318 ; counter10:c0|count[1] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.435      ;
; 0.320 ; counter10:c1|count[1] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.437      ;
; 0.322 ; counter10:c0|count[1] ; counter10:c0|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.439      ;
; 0.358 ; counter10:c1|count[0] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.475      ;
; 0.367 ; counter10:c0|count[0] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.484      ;
; 0.368 ; counter10:c1|count[0] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.485      ;
; 0.371 ; counter10:c3|count[3] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.488      ;
; 0.382 ; counter10:c0|count[0] ; counter10:c0|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.499      ;
; 0.382 ; counter10:c3|count[1] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.499      ;
; 0.383 ; counter10:c3|count[2] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.500      ;
; 0.383 ; counter10:c3|count[2] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.500      ;
; 0.388 ; counter10:c2|count[1] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.506      ;
; 0.390 ; counter10:c3|count[0] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.507      ;
; 0.395 ; counter10:c2|count[1] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.513      ;
; 0.395 ; counter10:c2|count[2] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.513      ;
; 0.398 ; counter10:c2|count[2] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.516      ;
; 0.404 ; counter10:c1|count[3] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.521      ;
; 0.449 ; counter10:c1|count[1] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.566      ;
; 0.464 ; counter10:c1|count[0] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.581      ;
; 0.472 ; counter10:c0|count[0] ; counter10:c0|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.589      ;
; 0.554 ; counter10:c0|count[0] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.672      ;
; 0.562 ; counter10:c1|count[0] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.053      ; 0.697      ;
; 0.590 ; counter10:c2|count[2] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.708      ;
; 0.595 ; counter10:c2|count[0] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.713      ;
; 0.610 ; counter10:c3|count[3] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.053      ; 0.745      ;
; 0.616 ; counter10:c3|count[2] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.053      ; 0.751      ;
; 0.616 ; counter10:c3|count[0] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.053      ; 0.751      ;
; 0.638 ; counter10:c0|count[3] ; counter10:c0|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 0.755      ;
; 0.641 ; counter10:c0|count[3] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.759      ;
; 0.647 ; counter10:c2|count[3] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.765      ;
; 0.649 ; counter10:c3|count[1] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.053      ; 0.784      ;
; 0.654 ; counter10:c1|count[1] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.053      ; 0.789      ;
; 0.659 ; counter10:c0|count[0] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.040      ; 0.781      ;
; 0.667 ; counter10:c0|count[1] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.785      ;
; 0.670 ; counter10:c1|count[3] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.053      ; 0.805      ;
; 0.677 ; counter10:c2|count[3] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.795      ;
; 0.716 ; counter10:c1|count[2] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.053      ; 0.851      ;
; 0.746 ; counter10:c0|count[3] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.040      ; 0.868      ;
; 0.757 ; counter10:c0|count[0] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.875      ;
; 0.772 ; counter10:c0|count[1] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.040      ; 0.894      ;
; 0.791 ; counter10:c0|count[2] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.909      ;
; 0.806 ; counter10:c1|count[0] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.053      ; 0.941      ;
; 0.830 ; counter10:c2|count[1] ; counter10:c3|overflow ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.948      ;
; 0.840 ; counter10:c0|count[0] ; counter10:c1|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.040      ; 0.962      ;
; 0.840 ; counter10:c0|count[0] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.040      ; 0.962      ;
; 0.840 ; counter10:c0|count[0] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.040      ; 0.962      ;
; 0.844 ; counter10:c0|count[3] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.962      ;
; 0.870 ; counter10:c0|count[1] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 0.988      ;
; 0.877 ; counter10:c0|count[0] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.040      ; 0.999      ;
; 0.909 ; counter10:c0|count[2] ; counter10:c1|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.040      ; 1.031      ;
; 0.909 ; counter10:c2|count[2] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.040      ; 1.031      ;
; 0.914 ; counter10:c2|count[0] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.040      ; 1.036      ;
; 0.914 ; counter10:c1|count[3] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.053      ; 1.049      ;
; 0.914 ; counter10:c1|count[1] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.053      ; 1.049      ;
; 0.927 ; counter10:c0|count[3] ; counter10:c1|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.040      ; 1.049      ;
; 0.927 ; counter10:c0|count[3] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.040      ; 1.049      ;
; 0.927 ; counter10:c0|count[3] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.040      ; 1.049      ;
; 0.929 ; counter10:c0|count[1] ; counter10:c1|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.040      ; 1.051      ;
; 0.929 ; counter10:c0|count[1] ; counter10:c1|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.040      ; 1.051      ;
; 0.929 ; counter10:c0|count[1] ; counter10:c1|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.040      ; 1.051      ;
; 0.932 ; counter10:c1|count[0] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.035      ; 1.049      ;
; 0.950 ; counter10:c0|count[0] ; counter10:c2|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 1.068      ;
; 0.950 ; counter10:c0|count[0] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 1.068      ;
; 0.950 ; counter10:c0|count[0] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.036      ; 1.068      ;
; 0.964 ; counter10:c0|count[3] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.040      ; 1.086      ;
; 0.990 ; counter10:c0|count[1] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.040      ; 1.112      ;
; 0.996 ; counter10:c2|count[3] ; counter10:c3|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.040      ; 1.118      ;
; 0.999 ; counter10:c0|count[0] ; counter10:c3|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.040      ; 1.121      ;
; 0.999 ; counter10:c0|count[0] ; counter10:c3|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.040      ; 1.121      ;
; 0.999 ; counter10:c0|count[0] ; counter10:c3|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.040      ; 1.121      ;
; 0.999 ; counter10:c1|count[0] ; counter10:c2|count[0] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.053      ; 1.134      ;
; 0.999 ; counter10:c1|count[0] ; counter10:c2|count[3] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.053      ; 1.134      ;
; 0.999 ; counter10:c1|count[0] ; counter10:c2|count[1] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.053      ; 1.134      ;
; 1.003 ; counter10:c1|count[2] ; counter10:c2|count[2] ; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 0.000        ; 0.053      ; 1.138      ;
+-------+-----------------------+-----------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'counter4:dev2|overflow'                                                                                                                                ;
+-------+----------------------------------------+----------------------------------------+--------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock             ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------------------+------------------------+--------------+------------+------------+
; 0.178 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|counter4:counter|count[1] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.036      ; 0.296      ;
; 0.182 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|counter4:counter|count[0] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.036      ; 0.300      ;
; 0.225 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|counter4:counter|count[1] ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.036      ; 0.343      ;
; 0.226 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|selecters[1]              ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.036      ; 0.344      ;
; 0.232 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|selecters[3]              ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.036      ; 0.350      ;
; 0.234 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|selecters[2]              ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.036      ; 0.352      ;
; 0.278 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|selecters[1]              ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.036      ; 0.396      ;
; 0.283 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|selecters[2]              ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.036      ; 0.401      ;
; 0.285 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|selecters[3]              ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.036      ; 0.403      ;
; 0.332 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[1]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.036      ; 0.450      ;
; 0.333 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[3]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.036      ; 0.451      ;
; 0.387 ; counter10:c1|count[0]                  ; LED4set:gath|LED[4]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.062      ; 0.551      ;
; 0.411 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[5]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.035      ; 0.528      ;
; 0.421 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[6]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.035      ; 0.538      ;
; 0.428 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|selecters[0]              ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.035      ; 0.545      ;
; 0.431 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[2]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.035      ; 0.548      ;
; 0.434 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[4]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.035      ; 0.551      ;
; 0.435 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[2]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.035      ; 0.552      ;
; 0.441 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[6]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.035      ; 0.558      ;
; 0.444 ; counter10:c1|count[1]                  ; LED4set:gath|LED[4]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.062      ; 0.608      ;
; 0.445 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|selecters[0]              ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.035      ; 0.562      ;
; 0.459 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[7]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.035      ; 0.576      ;
; 0.459 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[5]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.035      ; 0.576      ;
; 0.471 ; LED4set:gath|counter4:counter|count[1] ; LED4set:gath|LED[3]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.036      ; 0.589      ;
; 0.482 ; counter10:c1|count[2]                  ; LED4set:gath|LED[4]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.062      ; 0.646      ;
; 0.507 ; counter10:c1|count[3]                  ; LED4set:gath|LED[4]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.062      ; 0.671      ;
; 0.531 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[1]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.036      ; 0.649      ;
; 0.533 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[7]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.035      ; 0.650      ;
; 0.556 ; counter10:c1|count[0]                  ; LED4set:gath|LED[2]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.062      ; 0.720      ;
; 0.578 ; LED4set:gath|counter4:counter|count[0] ; LED4set:gath|LED[4]                    ; counter4:dev2|overflow   ; counter4:dev2|overflow ; 0.000        ; 0.035      ; 0.695      ;
; 0.595 ; counter10:c1|count[0]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.062      ; 0.759      ;
; 0.600 ; counter10:c1|count[0]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 0.765      ;
; 0.609 ; counter10:c1|count[0]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.062      ; 0.773      ;
; 0.615 ; counter10:c1|count[1]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 0.780      ;
; 0.619 ; counter10:c1|count[1]                  ; LED4set:gath|LED[2]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.062      ; 0.783      ;
; 0.630 ; counter10:c2|count[2]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.057      ; 0.789      ;
; 0.633 ; counter10:c1|count[0]                  ; LED4set:gath|LED[6]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.062      ; 0.797      ;
; 0.644 ; counter10:c0|count[2]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.057      ; 0.803      ;
; 0.644 ; counter10:c0|count[2]                  ; LED4set:gath|LED[6]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.056      ; 0.802      ;
; 0.655 ; counter10:c1|count[3]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 0.820      ;
; 0.656 ; counter10:c3|count[2]                  ; LED4set:gath|LED[6]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.062      ; 0.820      ;
; 0.657 ; counter10:c3|count[2]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 0.822      ;
; 0.657 ; counter10:c1|count[1]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.062      ; 0.821      ;
; 0.659 ; counter10:c2|count[1]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.056      ; 0.817      ;
; 0.660 ; counter10:c1|count[3]                  ; LED4set:gath|LED[2]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.062      ; 0.824      ;
; 0.661 ; counter10:c1|count[2]                  ; LED4set:gath|LED[2]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.062      ; 0.825      ;
; 0.661 ; counter10:c1|count[2]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 0.826      ;
; 0.661 ; counter10:c3|count[3]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.062      ; 0.825      ;
; 0.662 ; counter10:c2|count[0]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.057      ; 0.821      ;
; 0.665 ; counter10:c0|count[0]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.057      ; 0.824      ;
; 0.666 ; counter10:c3|count[3]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 0.831      ;
; 0.668 ; counter10:c0|count[0]                  ; LED4set:gath|LED[6]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.056      ; 0.826      ;
; 0.670 ; counter10:c0|count[1]                  ; LED4set:gath|LED[6]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.056      ; 0.828      ;
; 0.671 ; counter10:c1|count[3]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.062      ; 0.835      ;
; 0.671 ; counter10:c3|count[3]                  ; LED4set:gath|LED[6]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.062      ; 0.835      ;
; 0.675 ; counter10:c1|count[0]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 0.840      ;
; 0.680 ; counter10:c2|count[3]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.056      ; 0.838      ;
; 0.682 ; counter10:c3|count[0]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.062      ; 0.846      ;
; 0.687 ; counter10:c0|count[3]                  ; LED4set:gath|LED[6]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.056      ; 0.845      ;
; 0.688 ; counter10:c2|count[3]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.056      ; 0.846      ;
; 0.688 ; counter10:c0|count[2]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.057      ; 0.847      ;
; 0.691 ; counter10:c3|count[2]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.062      ; 0.855      ;
; 0.691 ; counter10:c3|count[2]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 0.856      ;
; 0.696 ; counter10:c3|count[1]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 0.861      ;
; 0.697 ; counter10:c1|count[1]                  ; LED4set:gath|LED[6]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.062      ; 0.861      ;
; 0.699 ; counter10:c0|count[2]                  ; LED4set:gath|LED[2]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.056      ; 0.857      ;
; 0.699 ; counter10:c1|count[3]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.062      ; 0.863      ;
; 0.699 ; counter10:c1|count[2]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.062      ; 0.863      ;
; 0.700 ; counter10:c0|count[2]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.056      ; 0.858      ;
; 0.700 ; counter10:c0|count[1]                  ; LED4set:gath|LED[2]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.056      ; 0.858      ;
; 0.704 ; counter10:c0|count[1]                  ; LED4set:gath|LED[4]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.056      ; 0.862      ;
; 0.706 ; counter10:c0|count[2]                  ; LED4set:gath|LED[4]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.056      ; 0.864      ;
; 0.710 ; counter10:c0|count[2]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.056      ; 0.868      ;
; 0.712 ; counter10:c2|count[2]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.057      ; 0.871      ;
; 0.713 ; counter10:c2|count[2]                  ; LED4set:gath|LED[6]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.056      ; 0.871      ;
; 0.713 ; counter10:c2|count[3]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.057      ; 0.872      ;
; 0.714 ; counter10:c0|count[1]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.057      ; 0.873      ;
; 0.715 ; counter10:c3|count[0]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 0.880      ;
; 0.716 ; counter10:c2|count[2]                  ; LED4set:gath|LED[2]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.056      ; 0.874      ;
; 0.716 ; counter10:c0|count[3]                  ; LED4set:gath|LED[2]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.056      ; 0.874      ;
; 0.717 ; counter10:c2|count[0]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.057      ; 0.876      ;
; 0.718 ; counter10:c2|count[2]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.056      ; 0.876      ;
; 0.718 ; counter10:c3|count[1]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.062      ; 0.882      ;
; 0.718 ; counter10:c3|count[3]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 0.883      ;
; 0.719 ; counter10:c1|count[1]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.062      ; 0.883      ;
; 0.719 ; counter10:c1|count[2]                  ; LED4set:gath|LED[7]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.062      ; 0.883      ;
; 0.719 ; counter10:c0|count[3]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.057      ; 0.878      ;
; 0.721 ; counter10:c2|count[0]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.056      ; 0.879      ;
; 0.721 ; counter10:c3|count[1]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.062      ; 0.885      ;
; 0.730 ; counter10:c3|count[0]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 0.895      ;
; 0.731 ; counter10:c2|count[2]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.056      ; 0.889      ;
; 0.732 ; counter10:c0|count[3]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.057      ; 0.891      ;
; 0.734 ; counter10:c3|count[0]                  ; LED4set:gath|LED[2]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.062      ; 0.898      ;
; 0.735 ; counter10:c2|count[3]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.057      ; 0.894      ;
; 0.736 ; counter10:c0|count[1]                  ; LED4set:gath|LED[5]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.056      ; 0.894      ;
; 0.736 ; counter10:c3|count[1]                  ; LED4set:gath|LED[3]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.063      ; 0.901      ;
; 0.739 ; counter10:c1|count[3]                  ; LED4set:gath|LED[6]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.062      ; 0.903      ;
; 0.742 ; counter10:c0|count[1]                  ; LED4set:gath|LED[1]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.057      ; 0.901      ;
; 0.745 ; counter10:c1|count[2]                  ; LED4set:gath|LED[6]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.062      ; 0.909      ;
; 0.747 ; counter10:c0|count[3]                  ; LED4set:gath|LED[4]                    ; counter2p16:dev|overflow ; counter4:dev2|overflow ; 0.000        ; 0.056      ; 0.905      ;
+-------+----------------------------------------+----------------------------------------+--------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'clock'                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[10]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[11]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[12]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[13]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[14]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[15]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[8]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter2p16:dev|count[9]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter2p16:dev|overflow    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter4:dev2|count[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter4:dev2|count[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; counter4:dev2|overflow      ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[13]   ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[14]   ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[9]    ;
; -0.051 ; 0.133        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[10]   ;
; -0.051 ; 0.133        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[11]   ;
; -0.051 ; 0.133        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[12]   ;
; -0.051 ; 0.133        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[15]   ;
; -0.051 ; 0.133        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[1]    ;
; -0.051 ; 0.133        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[2]    ;
; -0.051 ; 0.133        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[3]    ;
; -0.051 ; 0.133        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[4]    ;
; -0.051 ; 0.133        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[5]    ;
; -0.051 ; 0.133        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[6]    ;
; -0.051 ; 0.133        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[7]    ;
; -0.051 ; 0.133        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|count[8]    ;
; -0.051 ; 0.133        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter2p16:dev|overflow    ;
; -0.051 ; 0.133        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter4:dev2|count[0]      ;
; -0.051 ; 0.133        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter4:dev2|count[1]      ;
; -0.051 ; 0.133        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; counter4:dev2|overflow      ;
; 0.110  ; 0.110        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[13]|clk           ;
; 0.110  ; 0.110        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[14]|clk           ;
; 0.110  ; 0.110        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[9]|clk            ;
; 0.127  ; 0.127        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o               ;
; 0.131  ; 0.131        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev2|count[0]|clk           ;
; 0.131  ; 0.131        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev2|count[1]|clk           ;
; 0.131  ; 0.131        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev2|overflow|clk           ;
; 0.131  ; 0.131        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[10]|clk           ;
; 0.131  ; 0.131        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[11]|clk           ;
; 0.131  ; 0.131        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[12]|clk           ;
; 0.131  ; 0.131        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[15]|clk           ;
; 0.131  ; 0.131        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[1]|clk            ;
; 0.131  ; 0.131        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[2]|clk            ;
; 0.131  ; 0.131        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[3]|clk            ;
; 0.131  ; 0.131        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[4]|clk            ;
; 0.131  ; 0.131        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[5]|clk            ;
; 0.131  ; 0.131        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[6]|clk            ;
; 0.131  ; 0.131        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[7]|clk            ;
; 0.131  ; 0.131        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|count[8]|clk            ;
; 0.131  ; 0.131        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; dev|overflow|clk            ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|inclk[0] ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i               ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[10]   ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[11]   ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[12]   ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[15]   ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[1]    ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[2]    ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[3]    ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[4]    ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[5]    ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[6]    ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[7]    ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[8]    ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|overflow    ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter4:dev2|count[0]      ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter4:dev2|count[1]      ;
; 0.648  ; 0.864        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter4:dev2|overflow      ;
; 0.668  ; 0.884        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[13]   ;
; 0.668  ; 0.884        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[14]   ;
; 0.668  ; 0.884        ; 0.216          ; High Pulse Width ; clock ; Rise       ; counter2p16:dev|count[9]    ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|inclk[0] ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|outclk   ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev2|count[0]|clk           ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev2|count[1]|clk           ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev2|overflow|clk           ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[10]|clk           ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[11]|clk           ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[12]|clk           ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[15]|clk           ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[1]|clk            ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[2]|clk            ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[3]|clk            ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[4]|clk            ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[5]|clk            ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[6]|clk            ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[7]|clk            ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|count[8]|clk            ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; clock ; Rise       ; dev|overflow|clk            ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'counter2p16:dev|overflow'                                                            ;
+--------+--------------+----------------+------------------+--------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+-------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter2p16:dev|overflow ; Rise       ; counter10:c3|overflow         ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[0]         ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[1]         ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[2]         ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[3]         ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[0]         ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[1]         ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[2]         ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[3]         ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[0]         ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[1]         ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[2]         ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[3]         ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[0]         ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[1]         ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[2]         ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[3]         ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; counter10:c3|overflow         ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[0]         ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[1]         ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[2]         ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c0|count[3]         ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[0]         ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[1]         ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[2]         ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c1|count[3]         ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[0]         ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[1]         ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[2]         ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c2|count[3]         ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[0]         ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[1]         ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[2]         ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c3|count[3]         ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; counter10:c3|overflow         ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c0|count[0]|clk               ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c0|count[1]|clk               ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c0|count[2]|clk               ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c0|count[3]|clk               ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c1|count[0]|clk               ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c1|count[1]|clk               ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c1|count[2]|clk               ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c1|count[3]|clk               ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c3|count[0]|clk               ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c3|count[1]|clk               ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c3|count[2]|clk               ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c3|count[3]|clk               ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c2|count[0]|clk               ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c2|count[1]|clk               ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c2|count[2]|clk               ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c2|count[3]|clk               ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; c3|overflow|clk               ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; dev|overflow~clkctrl|inclk[0] ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; dev|overflow~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; dev|overflow|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter2p16:dev|overflow ; Rise       ; dev|overflow|q                ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; dev|overflow~clkctrl|inclk[0] ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; dev|overflow~clkctrl|outclk   ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c0|count[0]|clk               ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c0|count[1]|clk               ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c0|count[2]|clk               ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c0|count[3]|clk               ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c1|count[0]|clk               ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c1|count[1]|clk               ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c1|count[2]|clk               ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c1|count[3]|clk               ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c2|count[0]|clk               ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c2|count[1]|clk               ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c2|count[2]|clk               ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c2|count[3]|clk               ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c3|count[0]|clk               ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c3|count[1]|clk               ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c3|count[2]|clk               ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c3|count[3]|clk               ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter2p16:dev|overflow ; Rise       ; c3|overflow|clk               ;
+--------+--------------+----------------+------------------+--------------------------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'counter4:dev2|overflow'                                                                     ;
+--------+--------------+----------------+------------------+------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+------------------------+------------+----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[7]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[3]              ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[2]                    ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[4]                    ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[5]                    ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[6]                    ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[7]                    ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[0]              ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[1]                    ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[3]                    ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[0] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[1] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[1]              ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[2]              ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[3]              ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[0]              ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[1]                    ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[2]                    ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[3]                    ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[4]                    ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[5]                    ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[6]                    ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|LED[7]                    ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[0] ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|counter4:counter|count[1] ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[1]              ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[2]              ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; LED4set:gath|selecters[3]              ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[2]|clk                        ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[4]|clk                        ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[5]|clk                        ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[6]|clk                        ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[7]|clk                        ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|selecters[0]|clk                  ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[1]|clk                        ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|LED[3]|clk                        ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|counter|count[0]|clk              ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|counter|count[1]|clk              ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|selecters[1]|clk                  ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|selecters[2]|clk                  ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; gath|selecters[3]|clk                  ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; dev2|overflow~clkctrl|inclk[0]         ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; dev2|overflow~clkctrl|outclk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; dev2|overflow|q                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter4:dev2|overflow ; Rise       ; dev2|overflow|q                        ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; dev2|overflow~clkctrl|inclk[0]         ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; dev2|overflow~clkctrl|outclk           ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|selecters[0]|clk                  ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[1]|clk                        ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[2]|clk                        ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[3]|clk                        ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[4]|clk                        ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[5]|clk                        ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[6]|clk                        ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|LED[7]|clk                        ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|counter|count[0]|clk              ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|counter|count[1]|clk              ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|selecters[1]|clk                  ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|selecters[2]|clk                  ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; counter4:dev2|overflow ; Rise       ; gath|selecters[3]|clk                  ;
+--------+--------------+----------------+------------------+------------------------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+---------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port     ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+---------------+--------------------------+-------+-------+------------+--------------------------+
; overflow      ; counter2p16:dev|overflow ; 3.560 ; 3.616 ; Rise       ; counter2p16:dev|overflow ;
; LED[*]        ; counter4:dev2|overflow   ; 3.975 ; 4.086 ; Rise       ; counter4:dev2|overflow   ;
;  LED[1]       ; counter4:dev2|overflow   ; 3.975 ; 4.086 ; Rise       ; counter4:dev2|overflow   ;
;  LED[2]       ; counter4:dev2|overflow   ; 3.937 ; 4.035 ; Rise       ; counter4:dev2|overflow   ;
;  LED[3]       ; counter4:dev2|overflow   ; 3.698 ; 3.799 ; Rise       ; counter4:dev2|overflow   ;
;  LED[4]       ; counter4:dev2|overflow   ; 3.753 ; 3.844 ; Rise       ; counter4:dev2|overflow   ;
;  LED[5]       ; counter4:dev2|overflow   ; 3.434 ; 3.473 ; Rise       ; counter4:dev2|overflow   ;
;  LED[6]       ; counter4:dev2|overflow   ; 3.579 ; 3.644 ; Rise       ; counter4:dev2|overflow   ;
;  LED[7]       ; counter4:dev2|overflow   ; 3.948 ; 4.058 ; Rise       ; counter4:dev2|overflow   ;
; selecters[*]  ; counter4:dev2|overflow   ; 4.158 ; 4.298 ; Rise       ; counter4:dev2|overflow   ;
;  selecters[0] ; counter4:dev2|overflow   ; 3.859 ; 3.962 ; Rise       ; counter4:dev2|overflow   ;
;  selecters[1] ; counter4:dev2|overflow   ; 3.651 ; 3.746 ; Rise       ; counter4:dev2|overflow   ;
;  selecters[2] ; counter4:dev2|overflow   ; 4.150 ; 4.296 ; Rise       ; counter4:dev2|overflow   ;
;  selecters[3] ; counter4:dev2|overflow   ; 4.158 ; 4.298 ; Rise       ; counter4:dev2|overflow   ;
+---------------+--------------------------+-------+-------+------------+--------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+---------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port     ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+---------------+--------------------------+-------+-------+------------+--------------------------+
; overflow      ; counter2p16:dev|overflow ; 3.428 ; 3.481 ; Rise       ; counter2p16:dev|overflow ;
; LED[*]        ; counter4:dev2|overflow   ; 3.309 ; 3.346 ; Rise       ; counter4:dev2|overflow   ;
;  LED[1]       ; counter4:dev2|overflow   ; 3.827 ; 3.933 ; Rise       ; counter4:dev2|overflow   ;
;  LED[2]       ; counter4:dev2|overflow   ; 3.791 ; 3.885 ; Rise       ; counter4:dev2|overflow   ;
;  LED[3]       ; counter4:dev2|overflow   ; 3.561 ; 3.657 ; Rise       ; counter4:dev2|overflow   ;
;  LED[4]       ; counter4:dev2|overflow   ; 3.615 ; 3.702 ; Rise       ; counter4:dev2|overflow   ;
;  LED[5]       ; counter4:dev2|overflow   ; 3.309 ; 3.346 ; Rise       ; counter4:dev2|overflow   ;
;  LED[6]       ; counter4:dev2|overflow   ; 3.447 ; 3.509 ; Rise       ; counter4:dev2|overflow   ;
;  LED[7]       ; counter4:dev2|overflow   ; 3.802 ; 3.906 ; Rise       ; counter4:dev2|overflow   ;
; selecters[*]  ; counter4:dev2|overflow   ; 3.516 ; 3.606 ; Rise       ; counter4:dev2|overflow   ;
;  selecters[0] ; counter4:dev2|overflow   ; 3.716 ; 3.814 ; Rise       ; counter4:dev2|overflow   ;
;  selecters[1] ; counter4:dev2|overflow   ; 3.516 ; 3.606 ; Rise       ; counter4:dev2|overflow   ;
;  selecters[2] ; counter4:dev2|overflow   ; 3.993 ; 4.132 ; Rise       ; counter4:dev2|overflow   ;
;  selecters[3] ; counter4:dev2|overflow   ; 4.001 ; 4.134 ; Rise       ; counter4:dev2|overflow   ;
+---------------+--------------------------+-------+-------+------------+--------------------------+


-----------------------------------------------
; Fast 1200mV -40C Model Metastability Report ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                    ;
+---------------------------+---------+-------+----------+---------+---------------------+
; Clock                     ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack          ; -2.217  ; 0.178 ; N/A      ; N/A     ; -3.000              ;
;  clock                    ; -1.650  ; 0.178 ; N/A      ; N/A     ; -3.000              ;
;  counter2p16:dev|overflow ; -2.217  ; 0.178 ; N/A      ; N/A     ; -1.285              ;
;  counter4:dev2|overflow   ; -1.951  ; 0.178 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS           ; -57.468 ; 0.0   ; 0.0      ; 0.0     ; -65.965             ;
;  clock                    ; -17.776 ; 0.000 ; N/A      ; N/A     ; -27.415             ;
;  counter2p16:dev|overflow ; -26.721 ; 0.000 ; N/A      ; N/A     ; -21.845             ;
;  counter4:dev2|overflow   ; -12.971 ; 0.000 ; N/A      ; N/A     ; -16.705             ;
+---------------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+---------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port     ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+---------------+--------------------------+-------+-------+------------+--------------------------+
; overflow      ; counter2p16:dev|overflow ; 7.381 ; 7.264 ; Rise       ; counter2p16:dev|overflow ;
; LED[*]        ; counter4:dev2|overflow   ; 8.249 ; 8.141 ; Rise       ; counter4:dev2|overflow   ;
;  LED[1]       ; counter4:dev2|overflow   ; 8.249 ; 8.141 ; Rise       ; counter4:dev2|overflow   ;
;  LED[2]       ; counter4:dev2|overflow   ; 8.155 ; 8.045 ; Rise       ; counter4:dev2|overflow   ;
;  LED[3]       ; counter4:dev2|overflow   ; 7.597 ; 7.556 ; Rise       ; counter4:dev2|overflow   ;
;  LED[4]       ; counter4:dev2|overflow   ; 7.777 ; 7.711 ; Rise       ; counter4:dev2|overflow   ;
;  LED[5]       ; counter4:dev2|overflow   ; 7.088 ; 6.978 ; Rise       ; counter4:dev2|overflow   ;
;  LED[6]       ; counter4:dev2|overflow   ; 7.424 ; 7.314 ; Rise       ; counter4:dev2|overflow   ;
;  LED[7]       ; counter4:dev2|overflow   ; 8.207 ; 8.094 ; Rise       ; counter4:dev2|overflow   ;
; selecters[*]  ; counter4:dev2|overflow   ; 8.726 ; 8.592 ; Rise       ; counter4:dev2|overflow   ;
;  selecters[0] ; counter4:dev2|overflow   ; 8.027 ; 7.928 ; Rise       ; counter4:dev2|overflow   ;
;  selecters[1] ; counter4:dev2|overflow   ; 7.551 ; 7.500 ; Rise       ; counter4:dev2|overflow   ;
;  selecters[2] ; counter4:dev2|overflow   ; 8.707 ; 8.578 ; Rise       ; counter4:dev2|overflow   ;
;  selecters[3] ; counter4:dev2|overflow   ; 8.726 ; 8.592 ; Rise       ; counter4:dev2|overflow   ;
+---------------+--------------------------+-------+-------+------------+--------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+---------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port     ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+---------------+--------------------------+-------+-------+------------+--------------------------+
; overflow      ; counter2p16:dev|overflow ; 3.428 ; 3.481 ; Rise       ; counter2p16:dev|overflow ;
; LED[*]        ; counter4:dev2|overflow   ; 3.309 ; 3.346 ; Rise       ; counter4:dev2|overflow   ;
;  LED[1]       ; counter4:dev2|overflow   ; 3.827 ; 3.933 ; Rise       ; counter4:dev2|overflow   ;
;  LED[2]       ; counter4:dev2|overflow   ; 3.791 ; 3.885 ; Rise       ; counter4:dev2|overflow   ;
;  LED[3]       ; counter4:dev2|overflow   ; 3.561 ; 3.657 ; Rise       ; counter4:dev2|overflow   ;
;  LED[4]       ; counter4:dev2|overflow   ; 3.615 ; 3.702 ; Rise       ; counter4:dev2|overflow   ;
;  LED[5]       ; counter4:dev2|overflow   ; 3.309 ; 3.346 ; Rise       ; counter4:dev2|overflow   ;
;  LED[6]       ; counter4:dev2|overflow   ; 3.447 ; 3.509 ; Rise       ; counter4:dev2|overflow   ;
;  LED[7]       ; counter4:dev2|overflow   ; 3.802 ; 3.906 ; Rise       ; counter4:dev2|overflow   ;
; selecters[*]  ; counter4:dev2|overflow   ; 3.516 ; 3.606 ; Rise       ; counter4:dev2|overflow   ;
;  selecters[0] ; counter4:dev2|overflow   ; 3.716 ; 3.814 ; Rise       ; counter4:dev2|overflow   ;
;  selecters[1] ; counter4:dev2|overflow   ; 3.516 ; 3.606 ; Rise       ; counter4:dev2|overflow   ;
;  selecters[2] ; counter4:dev2|overflow   ; 3.993 ; 4.132 ; Rise       ; counter4:dev2|overflow   ;
;  selecters[3] ; counter4:dev2|overflow   ; 4.001 ; 4.134 ; Rise       ; counter4:dev2|overflow   ;
+---------------+--------------------------+-------+-------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; selecters[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; selecters[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; selecters[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; selecters[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; overflow      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; start_stop              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.34 V              ; -0.00659 V          ; 0.213 V                              ; 0.083 V                              ; 2.63e-09 s                  ; 2.52e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.34 V             ; -0.00659 V         ; 0.213 V                             ; 0.083 V                             ; 2.63e-09 s                 ; 2.52e-09 s                 ; No                        ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; LED[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; selecters[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; selecters[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; selecters[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; selecters[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; overflow      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0374 V           ; 0.127 V                              ; 0.051 V                              ; 4.57e-10 s                  ; 3.66e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0374 V          ; 0.127 V                             ; 0.051 V                             ; 4.57e-10 s                 ; 3.66e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.76e-09 V                   ; 2.38 V              ; -0.00636 V          ; 0.233 V                              ; 0.017 V                              ; 5.26e-10 s                  ; 7.33e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.76e-09 V                  ; 2.38 V             ; -0.00636 V         ; 0.233 V                             ; 0.017 V                             ; 5.26e-10 s                 ; 7.33e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.33 V              ; -0.00235 V          ; 0.099 V                              ; 0.059 V                              ; 3.61e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.33 V             ; -0.00235 V         ; 0.099 V                             ; 0.059 V                             ; 3.61e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; LED[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; selecters[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; selecters[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; selecters[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; selecters[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; overflow      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.67e-07 V                   ; 2.34 V              ; -0.00732 V          ; 0.095 V                              ; 0.013 V                              ; 6.35e-10 s                  ; 5.32e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.67e-07 V                  ; 2.34 V             ; -0.00732 V         ; 0.095 V                             ; 0.013 V                             ; 6.35e-10 s                 ; 5.32e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.27e-06 V                   ; 2.34 V              ; -0.00327 V          ; 0.11 V                               ; 0.03 V                               ; 8.38e-10 s                  ; 1.07e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.27e-06 V                  ; 2.34 V             ; -0.00327 V         ; 0.11 V                              ; 0.03 V                              ; 8.38e-10 s                 ; 1.07e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.65 V              ; -0.0145 V           ; 0.213 V                              ; 0.199 V                              ; 2.16e-09 s                  ; 2.07e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.65 V             ; -0.0145 V          ; 0.213 V                             ; 0.199 V                             ; 2.16e-09 s                 ; 2.07e-09 s                 ; No                        ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; LED[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; selecters[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; selecters[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; selecters[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; selecters[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; overflow      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2e-09 V                      ; 2.74 V              ; -0.103 V            ; 0.233 V                              ; 0.159 V                              ; 2.85e-10 s                  ; 2.77e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2e-09 V                     ; 2.74 V             ; -0.103 V           ; 0.233 V                             ; 0.159 V                             ; 2.85e-10 s                 ; 2.77e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.09e-09 V                   ; 2.72 V              ; -0.0273 V           ; 0.18 V                               ; 0.08 V                               ; 4.67e-10 s                  ; 6.1e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 3.09e-09 V                  ; 2.72 V             ; -0.0273 V          ; 0.18 V                              ; 0.08 V                              ; 4.67e-10 s                 ; 6.1e-10 s                  ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                 ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; clock                    ; clock                    ; 156      ; 0        ; 0        ; 0        ;
; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 160      ; 0        ; 0        ; 0        ;
; counter2p16:dev|overflow ; counter4:dev2|overflow   ; 112      ; 0        ; 0        ; 0        ;
; counter4:dev2|overflow   ; counter4:dev2|overflow   ; 32       ; 0        ; 0        ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                  ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; clock                    ; clock                    ; 156      ; 0        ; 0        ; 0        ;
; counter2p16:dev|overflow ; counter2p16:dev|overflow ; 160      ; 0        ; 0        ; 0        ;
; counter2p16:dev|overflow ; counter4:dev2|overflow   ; 112      ; 0        ; 0        ; 0        ;
; counter4:dev2|overflow   ; counter4:dev2|overflow   ; 32       ; 0        ; 0        ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Apr 21 15:31:02 2017
Info: Command: quartus_sta counter10x4 -c counter10x4
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'counter10x4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name counter4:dev2|overflow counter4:dev2|overflow
    Info (332105): create_clock -period 1.000 -name counter2p16:dev|overflow counter2p16:dev|overflow
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.217
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.217       -26.721 counter2p16:dev|overflow 
    Info (332119):    -1.951       -12.971 counter4:dev2|overflow 
    Info (332119):    -1.650       -17.776 clock 
Info (332146): Worst-case hold slack is 0.414
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.414         0.000 clock 
    Info (332119):     0.414         0.000 counter2p16:dev|overflow 
    Info (332119):     0.415         0.000 counter4:dev2|overflow 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -27.415 clock 
    Info (332119):    -1.285       -21.845 counter2p16:dev|overflow 
    Info (332119):    -1.285       -16.705 counter4:dev2|overflow 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.846
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.846       -21.737 counter2p16:dev|overflow 
    Info (332119):    -1.573       -10.095 counter4:dev2|overflow 
    Info (332119):    -1.227       -12.593 clock 
Info (332146): Worst-case hold slack is 0.342
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.342         0.000 clock 
    Info (332119):     0.343         0.000 counter2p16:dev|overflow 
    Info (332119):     0.343         0.000 counter4:dev2|overflow 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -27.415 clock 
    Info (332119):    -1.285       -21.845 counter2p16:dev|overflow 
    Info (332119):    -1.285       -16.705 counter4:dev2|overflow 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.476
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.476        -4.403 counter2p16:dev|overflow 
    Info (332119):    -0.376        -1.967 counter4:dev2|overflow 
    Info (332119):    -0.227        -0.533 clock 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.178         0.000 clock 
    Info (332119):     0.178         0.000 counter2p16:dev|overflow 
    Info (332119):     0.178         0.000 counter4:dev2|overflow 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -23.032 clock 
    Info (332119):    -1.000       -17.000 counter2p16:dev|overflow 
    Info (332119):    -1.000       -13.000 counter4:dev2|overflow 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 384 megabytes
    Info: Processing ended: Fri Apr 21 15:31:06 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


