// Seed: 3843618200
`define pp_4 0
`celldefine `timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  input id_2;
  inout id_1;
  logic id_4;
  assign id_1[1] = 1;
  logic id_5;
  logic id_6;
  logic id_7;
  logic id_8;
endmodule
