
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v' to AST representation.
Generating RTLIL representation for module `\elementwise_mult_core_18_1810_9_1'.
Generating RTLIL representation for module `\fp_rounding_unit_1_37_10'.
Generating RTLIL representation for module `\dsp_signed_mult_18x18_unit_18_18_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: dsp_signed_mult_18x18_unit_18_18_1
root of   0 design levels: fp_rounding_unit_1_37_10
root of   1 design levels: elementwise_mult_core_18_1810_9_1
Automatically selected elementwise_mult_core_18_1810_9_1 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \elementwise_mult_core_18_1810_9_1
Used module:     \fp_rounding_unit_1_37_10
Used module:     \dsp_signed_mult_18x18_unit_18_18_1

2.3. Analyzing design hierarchy..
Top module:  \elementwise_mult_core_18_1810_9_1
Used module:     \fp_rounding_unit_1_37_10
Used module:     \dsp_signed_mult_18x18_unit_18_18_1
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:413$11 in module dsp_signed_mult_18x18_unit_18_18_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:392$8 in module dsp_signed_mult_18x18_unit_18_18_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:353$4 in module fp_rounding_unit_1_37_10.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:343$3 in module fp_rounding_unit_1_37_10.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:269$1 in module elementwise_mult_core_18_1810_9_1.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:413$11'.
     1/3: $0\output_valid[0:0]
     2/3: $0\result_valid[0:0]
     3/3: $0\input_valid[0:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:392$8'.
     1/6: $0\reg_resb[36:0]
     2/6: $0\reg_resa[36:0]
     3/6: $0\reg_by[17:0]
     4/6: $0\reg_bx[17:0]
     5/6: $0\reg_ay[17:0]
     6/6: $0\reg_ax[17:0]
Creating decoders for process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:353$4'.
     1/6: $0\out_reg[36:0]
     2/6: $0\valid_reg[0:0]
     3/6: $0\floor_ceil_valid[0:0]
     4/6: $0\is_ceil[0:0]
     5/6: $0\ceil[36:0]
     6/6: $0\floor[36:0]
Creating decoders for process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:343$3'.
     1/1: $1\rounded_result[36:0]
Creating decoders for process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:269$1'.
     1/19: $0\valid_A_B[0:0]
     2/19: $0\reg_B_8[17:0]
     3/19: $0\reg_A_8[17:0]
     4/19: $0\reg_B_7[17:0]
     5/19: $0\reg_A_7[17:0]
     6/19: $0\reg_B_6[17:0]
     7/19: $0\reg_A_6[17:0]
     8/19: $0\reg_B_5[17:0]
     9/19: $0\reg_A_5[17:0]
    10/19: $0\reg_B_4[17:0]
    11/19: $0\reg_A_4[17:0]
    12/19: $0\reg_B_3[17:0]
    13/19: $0\reg_A_3[17:0]
    14/19: $0\reg_B_2[17:0]
    15/19: $0\reg_A_2[17:0]
    16/19: $0\reg_B_1[17:0]
    17/19: $0\reg_A_1[17:0]
    18/19: $0\reg_B_0[17:0]
    19/19: $0\reg_A_0[17:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\fp_rounding_unit_1_37_10.\rounded_result' from process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:343$3'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\input_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:413$11'.
  created $dff cell `$procdff$185' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\result_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:413$11'.
  created $dff cell `$procdff$186' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\output_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:413$11'.
  created $dff cell `$procdff$187' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_ax' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:392$8'.
  created $dff cell `$procdff$188' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_ay' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:392$8'.
  created $dff cell `$procdff$189' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_bx' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:392$8'.
  created $dff cell `$procdff$190' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_by' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:392$8'.
  created $dff cell `$procdff$191' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_resa' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:392$8'.
  created $dff cell `$procdff$192' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_resb' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:392$8'.
  created $dff cell `$procdff$193' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\floor' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:353$4'.
  created $dff cell `$procdff$194' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\ceil' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:353$4'.
  created $dff cell `$procdff$195' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\is_ceil' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:353$4'.
  created $dff cell `$procdff$196' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\floor_ceil_valid' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:353$4'.
  created $dff cell `$procdff$197' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\valid_reg' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:353$4'.
  created $dff cell `$procdff$198' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\out_reg' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:353$4'.
  created $dff cell `$procdff$199' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_0' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:269$1'.
  created $dff cell `$procdff$200' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_0' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:269$1'.
  created $dff cell `$procdff$201' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_1' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:269$1'.
  created $dff cell `$procdff$202' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_1' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:269$1'.
  created $dff cell `$procdff$203' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_2' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:269$1'.
  created $dff cell `$procdff$204' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_2' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:269$1'.
  created $dff cell `$procdff$205' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_3' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:269$1'.
  created $dff cell `$procdff$206' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_3' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:269$1'.
  created $dff cell `$procdff$207' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_4' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:269$1'.
  created $dff cell `$procdff$208' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_4' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:269$1'.
  created $dff cell `$procdff$209' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_5' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:269$1'.
  created $dff cell `$procdff$210' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_5' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:269$1'.
  created $dff cell `$procdff$211' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_6' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:269$1'.
  created $dff cell `$procdff$212' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_6' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:269$1'.
  created $dff cell `$procdff$213' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_7' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:269$1'.
  created $dff cell `$procdff$214' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_7' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:269$1'.
  created $dff cell `$procdff$215' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_8' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:269$1'.
  created $dff cell `$procdff$216' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_8' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:269$1'.
  created $dff cell `$procdff$217' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\valid_A_B' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:269$1'.
  created $dff cell `$procdff$218' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:413$11'.
Removing empty process `dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:413$11'.
Found and cleaned up 2 empty switches in `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:392$8'.
Removing empty process `dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:392$8'.
Found and cleaned up 2 empty switches in `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:353$4'.
Removing empty process `fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:353$4'.
Found and cleaned up 1 empty switch in `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:343$3'.
Removing empty process `fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:343$3'.
Found and cleaned up 2 empty switches in `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:269$1'.
Removing empty process `elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:269$1'.
Cleaned up 9 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module fp_rounding_unit_1_37_10.
<suppressed ~2 debug messages>
Optimizing module elementwise_mult_core_18_1810_9_1.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module elementwise_mult_core_18_1810_9_1.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\elementwise_mult_core_18_1810_9_1'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_18_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fp_rounding_unit_1_37_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \elementwise_mult_core_18_1810_9_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_18_1.
  Optimizing cells in module \fp_rounding_unit_1_37_10.
  Optimizing cells in module \elementwise_mult_core_18_1810_9_1.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\elementwise_mult_core_18_1810_9_1'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$185 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$22_Y, Q = \input_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$219 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \i_valid, Q = \input_valid).
Adding SRST signal on $procdff$186 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$17_Y, Q = \result_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$221 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \input_valid, Q = \result_valid).
Adding SRST signal on $procdff$187 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$12_Y, Q = \output_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$223 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \result_valid, Q = \output_valid).
Adding SRST signal on $procdff$188 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$52_Y, Q = \reg_ax, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$225 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \ax, Q = \reg_ax).
Adding SRST signal on $procdff$189 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$47_Y, Q = \reg_ay, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$227 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \ay, Q = \reg_ay).
Adding SRST signal on $procdff$190 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$42_Y, Q = \reg_bx, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$229 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \bx, Q = \reg_bx).
Adding SRST signal on $procdff$191 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$37_Y, Q = \reg_by, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$231 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \by, Q = \reg_by).
Adding SRST signal on $procdff$192 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$32_Y, Q = \reg_resa, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$233 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:405$9_Y, Q = \reg_resa).
Adding SRST signal on $procdff$193 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$27_Y, Q = \reg_resb, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$235 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:406$10_Y, Q = \reg_resb).
Adding SRST signal on $procdff$199 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$57_Y, Q = \out_reg, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$237 ($sdff) from module fp_rounding_unit_1_37_10 (D = $procmux$88_Y, Q = \out_reg).
Adding SRST signal on $procdff$198 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$62_Y, Q = \valid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$239 ($sdff) from module fp_rounding_unit_1_37_10 (D = \floor_ceil_valid, Q = \valid_reg).
Adding SRST signal on $procdff$194 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$82_Y, Q = \floor, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$241 ($sdff) from module fp_rounding_unit_1_37_10 (D = { 10'0000000000 \in [36:10] }, Q = \floor).
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$242 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$242 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$242 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$242 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$242 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$242 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$242 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$242 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$242 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$242 ($sdffe) from module fp_rounding_unit_1_37_10.
Adding SRST signal on $procdff$195 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$77_Y, Q = \ceil, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$244 ($sdff) from module fp_rounding_unit_1_37_10 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v:364$7_Y, Q = \ceil).
Adding SRST signal on $procdff$196 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$72_Y, Q = \is_ceil, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$246 ($sdff) from module fp_rounding_unit_1_37_10 (D = \in [9], Q = \is_ceil).
Adding SRST signal on $procdff$197 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$67_Y, Q = \floor_ceil_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$248 ($sdff) from module fp_rounding_unit_1_37_10 (D = \i_valid, Q = \floor_ceil_valid).
Adding SRST signal on $procdff$200 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$180_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$250 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$201 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$175_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$252 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$202 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$170_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$254 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$203 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$165_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$256 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$204 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$160_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$258 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$205 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$155_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$260 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$206 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$150_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$262 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$207 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$145_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$264 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$208 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$140_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$266 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$209 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$135_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$268 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$210 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$130_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$270 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$211 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$125_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$272 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$212 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$120_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$274 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$213 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$115_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$276 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$214 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$110_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$278 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$215 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$105_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$280 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$216 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$100_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$282 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$217 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$95_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$284 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$218 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$90_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$286 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_valid, Q = \valid_A_B).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_18_1..
Finding unused cells or wires in module \fp_rounding_unit_1_37_10..
Finding unused cells or wires in module \elementwise_mult_core_18_1810_9_1..
Removed 68 unused cells and 177 unused wires.
<suppressed ~71 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module elementwise_mult_core_18_1810_9_1.
Optimizing module fp_rounding_unit_1_37_10.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_mult_core_18_1810_9_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fp_rounding_unit_1_37_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_18_1.
  Optimizing cells in module \elementwise_mult_core_18_1810_9_1.
  Optimizing cells in module \fp_rounding_unit_1_37_10.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\elementwise_mult_core_18_1810_9_1'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_18_1..
Finding unused cells or wires in module \elementwise_mult_core_18_1810_9_1..
Finding unused cells or wires in module \fp_rounding_unit_1_37_10..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module elementwise_mult_core_18_1810_9_1.
Optimizing module fp_rounding_unit_1_37_10.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== dsp_signed_mult_18x18_unit_18_18_1 ===

   Number of wires:                 22
   Number of wire bits:            374
   Number of public wires:          20
   Number of public wire bits:     300
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $mul                           74
     $sdffe                        149

=== elementwise_mult_core_18_1810_9_1 ===

   Number of wires:                 99
   Number of wire bits:           1665
   Number of public wires:          99
   Number of public wire bits:    1665
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $and                            1
     $sdffe                        325

=== fp_rounding_unit_1_37_10 ===

   Number of wires:                 15
   Number of wire bits:            267
   Number of public wires:          14
   Number of public wire bits:     230
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                           37
     $mux                           37
     $sdffe                        104

=== design hierarchy ===

   elementwise_mult_core_18_1810_9_1      1
     dsp_signed_mult_18x18_unit_18_18_1      0
     fp_rounding_unit_1_37_10        0

   Number of wires:                 99
   Number of wire bits:           1665
   Number of public wires:          99
   Number of public wire bits:    1665
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $and                            1
     $sdffe                        325

End of script. Logfile hash: ad4905eb9a, CPU: user 0.14s system 0.00s, MEM: 13.88 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 18% 4x opt_expr (0 sec), 18% 2x read_verilog (0 sec), ...
