// Seed: 2701069397
module module_0 (
    input  tri  id_0,
    output tri0 id_1
);
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    output logic id_2,
    output logic id_3,
    output tri0 id_4,
    input tri id_5,
    input tri1 id_6,
    input supply0 id_7
);
  supply1 id_9;
  wire id_10;
  always id_2 <= 1;
  wor  id_11 = id_0;
  wire id_12;
  assign id_11 = 1 + id_0 - id_9;
  assign id_9  = id_1;
  nand (id_3, id_10, id_0, id_11, id_1, id_12, id_5, id_6, id_7, id_9);
  module_0(
      id_7, id_11
  );
  always begin
    id_3 <= 1;
  end
endmodule
