// Seed: 3257196190
module module_0 ();
endmodule
module module_1 (
    id_1[-1'b0 : 1],
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  module_0 modCall_1 ();
  output wire id_3;
  output wire id_2;
  output logic [7:0] id_1;
  supply0 id_5 = -1'b0;
  parameter id_6 = -1;
  wire id_7 = -1;
  wire id_8, id_9;
  localparam id_10 = -1;
  assign id_5 = ~-1;
endmodule
program module_2 #(
    parameter id_1 = 32'd77,
    parameter id_3 = 32'd21
) (
    output wand id_0,
    input supply0 _id_1,
    input tri0 id_2,
    input tri0 _id_3,
    output tri0 id_4,
    output wor id_5,
    input supply0 id_6,
    output supply0 id_7[id_1 : id_3]
);
  assign id_7 = id_3;
  tri id_9 = id_9;
  always id_10;
  assign id_9 = 1;
  wand id_11 = -1;
  assign id_10 = -1'd0;
  assign id_5  = id_9 ? id_3 : id_11 - 1;
  initial id_10 = -1;
  assign id_7 = -1;
  wire id_12;
  ;
  parameter id_13 = 1'b0;
  assign id_10 = id_10;
  for (id_14 = id_3; id_12; id_10 = id_2) wire id_15;
  ;
  bit id_16 = id_6 ? id_16 : id_3 != -1, id_17 = 1;
  always_latch id_16 <= #1 id_10;
  tri0 id_18 = 1'b0, id_19 = -1;
  module_0 modCall_1 ();
  logic id_20;
  localparam id_21 = id_13, id_22 = id_22, id_23 = -1, id_24 = -1 / id_16;
endprogram
