open main
pred idz2qWsuETaQsj6Bpv2_prop6 {
	
	always all s : Signal | always s' != s
}
pred __repair { idz2qWsuETaQsj6Bpv2_prop6 }
check __repair { idz2qWsuETaQsj6Bpv2_prop6 <=> prop6o }