
==============================================================================
XRT Build Version: 2.9.317 (2020.2_PU1)
       Build Date: 2021-03-13 05:10:45
          Hash ID: b0230e59e22351fb957dc46a6e68d7560e5f630c
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2020.2) on 2020-11-18-05:13:29
   Version:                2.9.317
   Kernels:                left_update, inner_update_mm0, top_update, lu
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          52de000a-37e9-4b0a-aed7-675a14aaf1ae
   Sections:               DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, 
                           CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u280
   Name:                   xdma
   Version:                201920.3
   Generated Version:      Vivado 2019.2 (SW Build: 2742762)
   Created:                Tue Jan 21 23:21:22 2020
   FPGA Device:            xcu280
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au280:1.0
   Board Part:             xilinx.com:au280:part0:1.0
   Platform VBNV:          xilinx_u280_xdma_201920_3
   Static UUID:            f2b82d53-372f-45a4-bbe9-3d1c980216da
   Feature ROM TimeStamp:  1579649056

Clocks
------
   Name:      clk_out1_pfm_top_clkwiz_hbm_aclk_0
   Index:     0
   Type:      SYSTEM
   Frequency: 450 MHz

   Name:      DATA_CLK
   Index:     1
   Type:      DATA
   Frequency: 156 MHz

   Name:      KERNEL_CLK
   Index:     2
   Type:      KERNEL
   Frequency: 500 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x10000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x30000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x50000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x70000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x90000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0xb0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0xd0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0xf0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x110000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x130000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x150000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x170000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x190000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x1b0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x1d0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x1f0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         DDR[0]
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x4000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         DDR[1]
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x8000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x200000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x200400000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        36
   Type:         MEM_DRAM
   Base Address: 0x200800000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        37
   Type:         MEM_DRAM
   Base Address: 0x200c00000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[4]
   Index:        38
   Type:         MEM_DRAM
   Base Address: 0x201000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[5]
   Index:        39
   Type:         MEM_DRAM
   Base Address: 0x201400000
   Address Size: 0x20000
   Bank Used:    No
==============================================================================
Kernel: left_update

Definition
----------
   Signature: left_update (float* a, float* left_block, float* lu_global_buffer, uint is_first_block, uint block_col, uint block_row, uint blocks_per_row)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        left_update_1
   Base Address: 0x1820000

   Argument:          a
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DRAM)

   Argument:          left_block
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DRAM)

   Argument:          lu_global_buffer
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DRAM)

   Argument:          is_first_block
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          block_col
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          block_row
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          blocks_per_row
   Register Offset:   0x4C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: inner_update_mm0

Definition
----------
   Signature: inner_update_mm0 (float* a, float* left_global_buffer, float* top_global_buffer, uint block_col, uint block_row, uint blocks_per_row)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        inner_update_mm0_1
   Base Address: 0x1800000

   Argument:          a
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DRAM)

   Argument:          left_global_buffer
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DRAM)

   Argument:          top_global_buffer
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DRAM)

   Argument:          block_col
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          block_row
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          blocks_per_row
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        inner_update_mm0_2
   Base Address: 0x1810000

   Argument:          a
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DRAM)

   Argument:          left_global_buffer
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DRAM)

   Argument:          top_global_buffer
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DRAM)

   Argument:          block_col
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          block_row
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          blocks_per_row
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: top_update

Definition
----------
   Signature: top_update (float* a, float* top_block, float* lu_global_buffer_transposed, uint is_first_block, uint block_col, uint block_row, uint blocks_per_row)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        top_update_1
   Base Address: 0x1840000

   Argument:          a
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DRAM)

   Argument:          top_block
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DRAM)

   Argument:          lu_global_buffer_transposed
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DRAM)

   Argument:          is_first_block
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          block_col
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          block_row
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          blocks_per_row
   Register Offset:   0x4C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: lu

Definition
----------
   Signature: lu (float* a, float* a_block_trans, float* a_block, uint block_col, uint block_row, uint blocks_per_row)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        lu_1
   Base Address: 0x1830000

   Argument:          a
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DRAM)

   Argument:          a_block_trans
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DRAM)

   Argument:          a_block
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            DDR[0] (MEM_DRAM)

   Argument:          block_col
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          block_row
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          blocks_per_row
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2020.2 - 2020-11-18-05:13:29 (SW BUILD: 0)
   Command Line:  v++ --config /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/settings/settings.link.xilinx.hpl_torus_PCIE.ini --connectivity.nk lu:1 --connectivity.nk left_update:1 --connectivity.nk top_update:1 --connectivity.nk inner_update_mm0:2 --connectivity.slr lu_1:SLR0 --connectivity.slr left_update_1:SLR0 --connectivity.slr top_update_1:SLR0 --connectivity.slr inner_update_mm0_1:SLR1 --connectivity.slr inner_update_mm0_2:SLR2 --connectivity.sp lu_1.m_axi_gmem:DDR[0] --connectivity.sp top_update_1.m_axi_gmem:DDR[0] --connectivity.sp left_update_1.m_axi_gmem:DDR[0] --connectivity.sp inner_update_mm0_1.m_axi_gmem:DDR[0] --connectivity.sp inner_update_mm0_2.m_axi_gmem:DDR[0] --define XILINX_FPGA --hls.pre_tcl /mnt/scratch/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/u280/settings.compile.xilinx.u280.tcl --include /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/common/ --include /dev/shm/meyermar_synth/linpack_sp/HPCC_FPGA/LINPACK/src/device --input_files xilinx_tmp_compile/hpl_torus_PCIE.xo --jobs 40 --kernel_frequency 200 --link --log_dir /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/bin/xilinx_reports/logs --optimize 3 --output /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/bin/hpl_torus_PCIE.xclbin --platform xilinx_u280_xdma_201920_3 --report_dir /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/bin/xilinx_reports --report_level 2 --target hw 
   Options:       --config /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/settings/settings.link.xilinx.hpl_torus_PCIE.ini
                  --connectivity.nk lu:1
                  --connectivity.nk left_update:1
                  --connectivity.nk top_update:1
                  --connectivity.nk inner_update_mm0:2
                  --connectivity.slr lu_1:SLR0
                  --connectivity.slr left_update_1:SLR0
                  --connectivity.slr top_update_1:SLR0
                  --connectivity.slr inner_update_mm0_1:SLR1
                  --connectivity.slr inner_update_mm0_2:SLR2
                  --connectivity.sp lu_1.m_axi_gmem:DDR[0]
                  --connectivity.sp top_update_1.m_axi_gmem:DDR[0]
                  --connectivity.sp left_update_1.m_axi_gmem:DDR[0]
                  --connectivity.sp inner_update_mm0_1.m_axi_gmem:DDR[0]
                  --connectivity.sp inner_update_mm0_2.m_axi_gmem:DDR[0]
                  --define XILINX_FPGA
                  --hls.pre_tcl /mnt/scratch/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/u280/settings.compile.xilinx.u280.tcl
                  --include /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/common/
                  --include /dev/shm/meyermar_synth/linpack_sp/HPCC_FPGA/LINPACK/src/device
                  --input_files xilinx_tmp_compile/hpl_torus_PCIE.xo
                  --jobs 40
                  --kernel_frequency 200
                  --link
                  --log_dir /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/bin/xilinx_reports/logs
                  --optimize 3
                  --output /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/bin/hpl_torus_PCIE.xclbin
                  --platform xilinx_u280_xdma_201920_3
                  --report_dir /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/bin/xilinx_reports
                  --report_level 2
                  --target hw 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
