# do nextState_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying /home/gimmepizza/altera_lite/16.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/gimmepizza/Desktop/IITB-RISC/IITB-RISC/oneBitRegister.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:12:09 on Oct 24,2018
# vcom -reportprogress 300 -93 -work work /home/gimmepizza/Desktop/IITB-RISC/IITB-RISC/oneBitRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitRegister
# -- Compiling architecture description of oneBitRegister
# End time: 22:12:09 on Oct 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.onebitregister(description)
# vsim work.onebitregister(description) 
# Start time: 22:12:19 on Oct 24,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.onebitregister(description)
add wave -position insertpoint  \
sim:/onebitregister/d \
sim:/onebitregister/ld \
sim:/onebitregister/clr \
sim:/onebitregister/clk \
sim:/onebitregister/q
force -freeze sim:/onebitregister/d 1 0
force -freeze sim:/onebitregister/ld 0 0
force -freeze sim:/onebitregister/clr 1 0
force -freeze sim:/onebitregister/clk 1 0, 0 {50 ps} -r 100
run
force -freeze sim:/onebitregister/clr 0 0
force -freeze sim:/onebitregister/ld 1 0
run
run
force -freeze sim:/onebitregister/d 0 0
run
force -freeze sim:/onebitregister/ld 0 0
run
run
