// Seed: 3938260073
module module_0 #(
    parameter id_7 = 32'd62
) (
    output supply1 id_0,
    input supply0 id_1,
    input wor id_2,
    input wire id_3
);
  supply0 id_5;
  wire id_6;
  wire _id_7;
  logic [7:0] id_8;
  assign id_8[1^id_7] = 1;
  assign id_5 = 1;
  wire id_9;
endmodule
module module_1 #(
    parameter id_0 = 32'd58
) (
    input  tri1 _id_0,
    output tri  id_1,
    output tri1 id_2,
    input  wire id_3
);
  wire ['h0 : id_0] id_5;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
