# 32-to-1-Multiplexer

32*1 Multiplexer is designed and implemented in Verilog. It is designed in dataflow model followed by structural model.

## Installation

This Verilog code is implemented in XILINX Vivado.

## Usage

1. Clone the repository to your local machine:
    
    ```
    git clone <https://github.com/esha-23/4-bit-ALU.git>
    
    ```
    
2. Open XILINX Vivado and create a new project.
3. Add the Verilog source files from the cloned repository to your project.
4. Synthesize and implement the design.
