

================================================================
== Vitis HLS Report for 'addrbound'
================================================================
* Date:           Sat May  4 12:09:33 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        customconv_ked.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.545 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  13.200 ns|  13.200 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 6 [1/1] (1.20ns)   --->   "%cols_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %cols" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:942->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1421->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1421]   --->   Operation 6 'read' 'cols_read' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (1.20ns)   --->   "%rows_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %rows" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:942->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1421->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1421]   --->   Operation 7 'read' 'rows_read' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 2 <SV = 1> <Delay = 2.54>
ST_2 : Operation 8 [3/3] (2.54ns)   --->   "%mul_rows_cols = mul i15 %cols_read, i15 %rows_read" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:949->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1421->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1421]   --->   Operation 8 'mul' 'mul_rows_cols' <Predicate = true> <Delay = 2.54> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.54>
ST_3 : Operation 9 [2/3] (2.54ns)   --->   "%mul_rows_cols = mul i15 %cols_read, i15 %rows_read" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:949->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1421->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1421]   --->   Operation 9 'mul' 'mul_rows_cols' <Predicate = true> <Delay = 2.54> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.54>
ST_4 : Operation 10 [1/3] (2.54ns)   --->   "%mul_rows_cols = mul i15 %cols_read, i15 %rows_read" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:949->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1421->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1421]   --->   Operation 10 'mul' 'mul_rows_cols' <Predicate = true> <Delay = 2.54> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specfucore_ln949 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_rows_cols, i64 12, i64 3, i64 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:949->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1421->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1421]   --->   Operation 11 'specfucore' 'specfucore_ln949' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 12 [1/1] (0.00ns)   --->   "%rbegin_i_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:946->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1421->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1421]   --->   Operation 12 'specregionbegin' 'rbegin_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 13 [1/1] (0.00ns)   --->   "%rend_i_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin_i_i" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:952->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1421->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1421]   --->   Operation 13 'specregionend' 'rend_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 14 [1/1] (1.20ns)   --->   "%write_ln949 = write void @_ssdm_op_Write.ap_auto.volatile.i15P0A, i15 %p_channel, i15 %mul_rows_cols" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:949->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1421->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1421]   --->   Operation 14 'write' 'write_ln949' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_5 : Operation 15 [1/1] (0.00ns)   --->   "%ret_ln1421 = ret" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1421]   --->   Operation 15 'ret' 'ret_ln1421' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_channel]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read        (read           ) [ 001110]
rows_read        (read           ) [ 001110]
mul_rows_cols    (mul            ) [ 000001]
specfucore_ln949 (specfucore     ) [ 000000]
rbegin_i_i       (specregionbegin) [ 000000]
rend_i_i         (specregionend  ) [ 000000]
write_ln949      (write          ) [ 000000]
ret_ln1421       (ret            ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_channel">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_channel"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rows">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cols">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i15P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="cols_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="15" slack="0"/>
<pin id="26" dir="0" index="1" bw="15" slack="0"/>
<pin id="27" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="rows_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="15" slack="0"/>
<pin id="32" dir="0" index="1" bw="15" slack="0"/>
<pin id="33" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="write_ln949_write_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="0" slack="0"/>
<pin id="38" dir="0" index="1" bw="15" slack="0"/>
<pin id="39" dir="0" index="2" bw="15" slack="1"/>
<pin id="40" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln949/5 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="15" slack="1"/>
<pin id="45" dir="0" index="1" bw="15" slack="1"/>
<pin id="46" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_rows_cols/2 "/>
</bind>
</comp>

<comp id="47" class="1005" name="cols_read_reg_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="15" slack="1"/>
<pin id="49" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="52" class="1005" name="rows_read_reg_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="15" slack="1"/>
<pin id="54" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="57" class="1005" name="mul_rows_cols_reg_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="15" slack="1"/>
<pin id="59" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="mul_rows_cols "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="6" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="4" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="6" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="2" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="41"><net_src comp="22" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="50"><net_src comp="24" pin="2"/><net_sink comp="47" pin=0"/></net>

<net id="51"><net_src comp="47" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="55"><net_src comp="30" pin="2"/><net_sink comp="52" pin=0"/></net>

<net id="56"><net_src comp="52" pin="1"/><net_sink comp="43" pin=1"/></net>

<net id="60"><net_src comp="43" pin="2"/><net_sink comp="57" pin=0"/></net>

<net id="61"><net_src comp="57" pin="1"/><net_sink comp="36" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_channel | {5 }
 - Input state : 
	Port: addrbound : rows | {1 }
	Port: addrbound : cols | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		specfucore_ln949 : 1
	State 5
		rend_i_i : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_43        |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |   cols_read_read_fu_24  |    0    |    0    |    0    |
|          |   rows_read_read_fu_30  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln949_write_fu_36 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  cols_read_reg_47  |   15   |
|mul_rows_cols_reg_57|   15   |
|  rows_read_reg_52  |   15   |
+--------------------+--------+
|        Total       |   45   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |    0   |    0   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   45   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   45   |    0   |
+-----------+--------+--------+--------+
