INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.sim/sim_1/impl/timing/xsim/tb_SoC_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD18552
INFO: [VRFC 10-311] analyzing module RAM32M_HD18553
INFO: [VRFC 10-311] analyzing module RAM32M_HD18554
INFO: [VRFC 10-311] analyzing module RAM32M_HD18555
INFO: [VRFC 10-311] analyzing module RAM32M_HD18556
INFO: [VRFC 10-311] analyzing module RAM32M_HD18557
INFO: [VRFC 10-311] analyzing module RAM32M_HD18558
INFO: [VRFC 10-311] analyzing module RAM32M_HD18559
INFO: [VRFC 10-311] analyzing module RAM32M_HD18560
INFO: [VRFC 10-311] analyzing module RAM32M_HD18561
INFO: [VRFC 10-311] analyzing module RAM32M_HD18562
INFO: [VRFC 10-311] analyzing module RAM64X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD18521
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD18522
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD18523
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD18524
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD18525
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD18526
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD18527
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD18528
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD18529
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD18530
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD18531
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD18532
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD18533
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD18534
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD18535
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD18536
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD18537
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD18538
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD18539
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD18540
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD18541
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD18542
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD18543
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD18544
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD18545
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD18546
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD18547
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD18548
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD18549
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD18550
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD18551
INFO: [VRFC 10-311] analyzing module DECODE
INFO: [VRFC 10-311] analyzing module EXECUTE
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-311] analyzing module SoC
INFO: [VRFC 10-311] analyzing module SoC_fpga
INFO: [VRFC 10-311] analyzing module WRITEBACK
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module adder_0
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module bdebouncer
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module dreg_1
INFO: [VRFC 10-311] analyzing module dreg_2
INFO: [VRFC 10-311] analyzing module dreg_3
INFO: [VRFC 10-311] analyzing module dreg_4
INFO: [VRFC 10-311] analyzing module dreg_8
INFO: [VRFC 10-311] analyzing module dreg__parameterized1
INFO: [VRFC 10-311] analyzing module dreg__parameterized1_6
INFO: [VRFC 10-311] analyzing module dreg__parameterized1_7
INFO: [VRFC 10-311] analyzing module dreg__parameterized2
INFO: [VRFC 10-311] analyzing module dreg__parameterized3
INFO: [VRFC 10-311] analyzing module fact
INFO: [VRFC 10-311] analyzing module fact_CU
INFO: [VRFC 10-311] analyzing module fact_DP
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module led_mux
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module sr_reg
INFO: [VRFC 10-311] analyzing module sr_reg_5
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/AD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_AD
INFO: [VRFC 10-311] analyzing module GPIO_AD
INFO: [VRFC 10-311] analyzing module SoC_AD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
WARNING: [VRFC 10-1195] overwriting previous definition of module FA [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/FA.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
WARNING: [VRFC 10-1195] overwriting previous definition of module GPIO [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/GPIO.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
WARNING: [VRFC 10-1195] overwriting previous definition of module MIPS [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/MIPS.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SoC
WARNING: [VRFC 10-1195] overwriting previous definition of module SoC [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/SoC.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1195] overwriting previous definition of module datapath [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/datapath.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-1195] overwriting previous definition of module adder [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:41]
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-1195] overwriting previous definition of module alu [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:49]
INFO: [VRFC 10-311] analyzing module dreg
WARNING: [VRFC 10-1195] overwriting previous definition of module dreg [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:67]
INFO: [VRFC 10-311] analyzing module sr_reg
WARNING: [VRFC 10-1195] overwriting previous definition of module sr_reg [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:79]
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-1195] overwriting previous definition of module regfile [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/fact.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact
WARNING: [VRFC 10-1195] overwriting previous definition of module fact [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/fact.v:2]
INFO: [VRFC 10-311] analyzing module fact_CU
WARNING: [VRFC 10-1195] overwriting previous definition of module fact_CU [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/fact.v:24]
INFO: [VRFC 10-311] analyzing module fact_DP
WARNING: [VRFC 10-1195] overwriting previous definition of module fact_DP [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/fact.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/fact_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
WARNING: [VRFC 10-1195] overwriting previous definition of module counter [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/fact_parts.v:2]
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-1195] overwriting previous definition of module mul [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/fact_parts.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
WARNING: [VRFC 10-1195] overwriting previous definition of module hazard_unit [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/hazard_unit.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-1195] overwriting previous definition of module dmem [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/mem_parts.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_mul
INFO: [VRFC 10-311] analyzing module CLA64
INFO: [VRFC 10-2458] undeclared symbol DONT_USE, assumed default net type wire [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/mul.v:111]
INFO: [VRFC 10-311] analyzing module CLA32
INFO: [VRFC 10-311] analyzing module CLA4
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DECODE
WARNING: [VRFC 10-1195] overwriting previous definition of module DECODE [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/pipeline_reg.v:2]
INFO: [VRFC 10-311] analyzing module EXECUTE
WARNING: [VRFC 10-1195] overwriting previous definition of module EXECUTE [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/pipeline_reg.v:21]
INFO: [VRFC 10-311] analyzing module MEMORY
WARNING: [VRFC 10-1195] overwriting previous definition of module MEMORY [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/pipeline_reg.v:52]
INFO: [VRFC 10-311] analyzing module WRITEBACK
WARNING: [VRFC 10-1195] overwriting previous definition of module WRITEBACK [C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/pipeline_reg.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sim_1/new/tb_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SoC
