Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun  8 13:44:48 2022
| Host         : DESKTOP-D51VO9U running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file processor_control_sets_placed.rpt
| Design       : processor
| Device       : xc7vx485t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             165 |           49 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              84 |           39 |
| Yes          | No                    | Yes                    |             256 |           89 |
| Yes          | Yes                   | No                     |              11 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------------------+---------------------+------------------+----------------+
|         Clock Signal         |       Enable Signal       |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+------------------------------+---------------------------+---------------------+------------------+----------------+
|  u1/E[0]                     |                           |                     |                1 |              4 |
|  u1/reg_dstM_reg[3]_rep[0]   |                           |                     |                1 |              4 |
|  u1/reg_rA_delay_reg[3]_0[0] |                           |                     |                1 |              4 |
|  clock_IBUF_BUFG             | u1/reg_alufun_delay       |                     |                1 |              4 |
|  clock_IBUF_BUFG             | u1/reg_dstM_reg[0]_rep__0 | u1/reg_alufun_delay |                2 |             11 |
|  u1/reg_valM_reg[0][0]       |                           |                     |                5 |             16 |
|  clock_IBUF_BUFG             | u1/reg_dstM_reg[0]_rep__0 |                     |                3 |             16 |
|  n_1_552_BUFG                |                           |                     |               10 |             32 |
|  clock_IBUF_BUFG             | u2/reg0[31]_i_1_n_2       | wr_IBUF             |                9 |             32 |
|  clock_IBUF_BUFG             | u2/reg1[31]_i_1_n_2       | wr_IBUF             |                9 |             32 |
|  clock_IBUF_BUFG             | u2/reg2[31]_i_1_n_2       | wr_IBUF             |               12 |             32 |
|  clock_IBUF_BUFG             | u2/reg3[31]_i_1_n_2       | wr_IBUF             |               11 |             32 |
|  clock_IBUF_BUFG             | u2/reg4[31]_i_1_n_2       | wr_IBUF             |                9 |             32 |
|  clock_IBUF_BUFG             | u2/reg5[31]_i_1_n_2       | wr_IBUF             |               13 |             32 |
|  clock_IBUF_BUFG             | u2/reg6[31]_i_1_n_2       | wr_IBUF             |               13 |             32 |
|  clock_IBUF_BUFG             | u2/reg7[31]_i_1_n_2       | wr_IBUF             |               13 |             32 |
|  clock_IBUF_BUFG             | u2/valueA[31]_i_1_n_2     |                     |               17 |             32 |
|  clock_IBUF_BUFG             | u2/valueB[31]_i_1_n_2     |                     |               18 |             32 |
|  clock_IBUF_BUFG             |                           |                     |               12 |             41 |
|  n_0_538_BUFG                |                           |                     |               19 |             64 |
+------------------------------+---------------------------+---------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     4 |
| 11     |                     1 |
| 16+    |                    15 |
+--------+-----------------------+


