{
    "type": "Root",
    "cxx_class": "gem5::Root",
    "name": null,
    "path": "root",
    "eventq_index": 0,
    "full_system": false,
    "sim_quantum": 0,
    "time_sync_enable": false,
    "time_sync_period": 100000000000,
    "time_sync_spin_threshold": 100000000,
    "system": {
        "type": "System",
        "cxx_class": "gem5::System",
        "name": "system",
        "path": "system",
        "auto_unlink_shared_backstore": false,
        "cache_line_size": 64,
        "eventq_index": 0,
        "exit_on_work_items": false,
        "init_param": 0,
        "m5ops_base": 0,
        "mem_mode": "timing",
        "mem_ranges": [
            "2147483648:4294967296",
            "36507222016:68719476736",
            "584115552256:1099511627776"
        ],
        "memories": [
            "system.mem_ctrls00.dram",
            "system.mem_ctrls01.dram",
            "system.mem_ctrls02.dram",
            "system.mem_ctrls03.dram",
            "system.mem_ctrls04.dram",
            "system.mem_ctrls05.dram",
            "system.mem_ctrls06.dram",
            "system.mem_ctrls07.dram",
            "system.mem_ctrls08.dram",
            "system.mem_ctrls09.dram",
            "system.mem_ctrls10.dram",
            "system.mem_ctrls11.dram"
        ],
        "mmap_using_noreserve": true,
        "multi_thread": false,
        "num_work_ids": 16,
        "readfile": "",
        "redirect_paths": [],
        "shadow_rom_ranges": [],
        "shared_backstore": "",
        "symbolfile": "",
        "thermal_components": [],
        "thermal_model": null,
        "work_begin_ckpt_count": 0,
        "work_begin_cpu_id_exit": -1,
        "work_begin_exit_count": 0,
        "work_cpus_ckpt_count": 0,
        "work_end_ckpt_count": 0,
        "work_end_exit_count": 0,
        "work_item_id": -1,
        "workload": {
            "type": "StubWorkload",
            "cxx_class": "gem5::StubWorkload",
            "name": "workload",
            "path": "system.workload",
            "byte_order": "little",
            "entry": 0,
            "eventq_index": 0,
            "remote_gdb_port": "#7000",
            "wait_for_remote_gdb": false
        },
        "clk_domain": {
            "type": "SrcClockDomain",
            "cxx_class": "gem5::SrcClockDomain",
            "name": "clk_domain",
            "path": "system.clk_domain",
            "clock": [
                1111
            ],
            "domain_id": -1,
            "eventq_index": 0,
            "init_perf_level": 0,
            "voltage_domain": "system.voltage_domain"
        },
        "comm_monitor_dma_devices": [
            {
                "type": "CommMonitor",
                "cxx_class": "gem5::CommMonitor",
                "name": "comm_monitor_dma_devices0",
                "path": "system.comm_monitor_dma_devices0",
                "bandwidth_bins": 20,
                "burst_length_bins": 20,
                "disable_addr_dists": true,
                "disable_bandwidth_hists": false,
                "disable_burst_length_hists": false,
                "disable_itt_dists": false,
                "disable_latency_hists": false,
                "disable_outstanding_hists": false,
                "disable_transaction_hists": false,
                "eventq_index": 0,
                "itt_bins": 20,
                "itt_max_bin": 100000,
                "latency_bins": 20,
                "outstanding_bins": 20,
                "read_addr_mask": 18446744073709551615,
                "sample_period": 1000000000,
                "system": "system",
                "transaction_bins": 20,
                "write_addr_mask": 18446744073709551615,
                "cpu_side_port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.dma_devices0.port",
                    "is_source": "False"
                },
                "mem_side_port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[1]",
                    "is_source": "True"
                }
            },
            {
                "type": "CommMonitor",
                "cxx_class": "gem5::CommMonitor",
                "name": "comm_monitor_dma_devices1",
                "path": "system.comm_monitor_dma_devices1",
                "bandwidth_bins": 20,
                "burst_length_bins": 20,
                "disable_addr_dists": true,
                "disable_bandwidth_hists": false,
                "disable_burst_length_hists": false,
                "disable_itt_dists": false,
                "disable_latency_hists": false,
                "disable_outstanding_hists": false,
                "disable_transaction_hists": false,
                "eventq_index": 0,
                "itt_bins": 20,
                "itt_max_bin": 100000,
                "latency_bins": 20,
                "outstanding_bins": 20,
                "read_addr_mask": 18446744073709551615,
                "sample_period": 1000000000,
                "system": "system",
                "transaction_bins": 20,
                "write_addr_mask": 18446744073709551615,
                "cpu_side_port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.dma_devices1.port",
                    "is_source": "False"
                },
                "mem_side_port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[2]",
                    "is_source": "True"
                }
            },
            {
                "type": "CommMonitor",
                "cxx_class": "gem5::CommMonitor",
                "name": "comm_monitor_dma_devices2",
                "path": "system.comm_monitor_dma_devices2",
                "bandwidth_bins": 20,
                "burst_length_bins": 20,
                "disable_addr_dists": true,
                "disable_bandwidth_hists": false,
                "disable_burst_length_hists": false,
                "disable_itt_dists": false,
                "disable_latency_hists": false,
                "disable_outstanding_hists": false,
                "disable_transaction_hists": false,
                "eventq_index": 0,
                "itt_bins": 20,
                "itt_max_bin": 100000,
                "latency_bins": 20,
                "outstanding_bins": 20,
                "read_addr_mask": 18446744073709551615,
                "sample_period": 1000000000,
                "system": "system",
                "transaction_bins": 20,
                "write_addr_mask": 18446744073709551615,
                "cpu_side_port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.dma_devices2.port",
                    "is_source": "False"
                },
                "mem_side_port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[3]",
                    "is_source": "True"
                }
            },
            {
                "type": "CommMonitor",
                "cxx_class": "gem5::CommMonitor",
                "name": "comm_monitor_dma_devices3",
                "path": "system.comm_monitor_dma_devices3",
                "bandwidth_bins": 20,
                "burst_length_bins": 20,
                "disable_addr_dists": true,
                "disable_bandwidth_hists": false,
                "disable_burst_length_hists": false,
                "disable_itt_dists": false,
                "disable_latency_hists": false,
                "disable_outstanding_hists": false,
                "disable_transaction_hists": false,
                "eventq_index": 0,
                "itt_bins": 20,
                "itt_max_bin": 100000,
                "latency_bins": 20,
                "outstanding_bins": 20,
                "read_addr_mask": 18446744073709551615,
                "sample_period": 1000000000,
                "system": "system",
                "transaction_bins": 20,
                "write_addr_mask": 18446744073709551615,
                "cpu_side_port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.dma_devices3.port",
                    "is_source": "False"
                },
                "mem_side_port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.membus.cpu_side_ports[4]",
                    "is_source": "True"
                }
            }
        ],
        "cpu": {
            "type": "PyTrafficGen",
            "cxx_class": "gem5::PyTrafficGen",
            "name": "cpu",
            "path": "system.cpu",
            "clk_domain": "system.clk_domain",
            "cpu_id": -1,
            "elastic_req": false,
            "eventq_index": 0,
            "max_outstanding_reqs": 0,
            "numThreads": 1,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.cpu.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "progress_check": 1000000000,
            "sids": [],
            "socket_id": 0,
            "ssids": [],
            "stream_gen": "none",
            "system": "system",
            "dcache": {
                "type": "Cache",
                "cxx_class": "gem5::Cache",
                "name": "dcache",
                "path": "system.cpu.dcache",
                "addr_ranges": [
                    "0:18446744073709551615"
                ],
                "assoc": 2,
                "clk_domain": "system.clk_domain",
                "clusivity": "mostly_incl",
                "compressor": null,
                "data_latency": 2,
                "demand_mshr_reserve": 1,
                "eventq_index": 0,
                "is_read_only": false,
                "max_miss_count": 0,
                "move_contractions": true,
                "mshrs": 4,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.cpu.dcache.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "prefetch_on_access": false,
                "prefetch_on_pf_hit": false,
                "prefetcher": null,
                "replace_expansions": true,
                "replacement_policy": {
                    "type": "LRURP",
                    "cxx_class": "gem5::replacement_policy::LRU",
                    "name": "replacement_policy",
                    "path": "system.cpu.dcache.replacement_policy",
                    "eventq_index": 0
                },
                "response_latency": 2,
                "sequential_access": false,
                "size": 32768,
                "system": "system",
                "tag_latency": 2,
                "tags": {
                    "type": "BaseSetAssoc",
                    "cxx_class": "gem5::BaseSetAssoc",
                    "name": "tags",
                    "path": "system.cpu.dcache.tags",
                    "assoc": 2,
                    "block_size": 64,
                    "clk_domain": "system.clk_domain",
                    "entry_size": 64,
                    "eventq_index": 0,
                    "indexing_policy": {
                        "type": "SetAssociative",
                        "cxx_class": "gem5::SetAssociative",
                        "name": "indexing_policy",
                        "path": "system.cpu.dcache.tags.indexing_policy",
                        "assoc": 2,
                        "entry_size": 64,
                        "eventq_index": 0,
                        "size": 32768
                    },
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.cpu.dcache.tags.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "replacement_policy": "system.cpu.dcache.replacement_policy",
                    "sequential_access": false,
                    "size": 32768,
                    "system": "system",
                    "tag_latency": 2,
                    "warmup_percentage": 0
                },
                "tgts_per_mshr": 20,
                "warmup_percentage": 0,
                "write_allocator": null,
                "write_buffers": 8,
                "writeback_clean": false,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.cpu.l1bus.mem_side_ports[1]",
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.cpu.l2bus.cpu_side_ports[1]",
                    "is_source": "True"
                }
            },
            "icache": {
                "type": "Cache",
                "cxx_class": "gem5::Cache",
                "name": "icache",
                "path": "system.cpu.icache",
                "addr_ranges": [
                    "0:18446744073709551615"
                ],
                "assoc": 2,
                "clk_domain": "system.clk_domain",
                "clusivity": "mostly_incl",
                "compressor": null,
                "data_latency": 2,
                "demand_mshr_reserve": 1,
                "eventq_index": 0,
                "is_read_only": true,
                "max_miss_count": 0,
                "move_contractions": true,
                "mshrs": 4,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.cpu.icache.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "prefetch_on_access": false,
                "prefetch_on_pf_hit": false,
                "prefetcher": null,
                "replace_expansions": true,
                "replacement_policy": {
                    "type": "LRURP",
                    "cxx_class": "gem5::replacement_policy::LRU",
                    "name": "replacement_policy",
                    "path": "system.cpu.icache.replacement_policy",
                    "eventq_index": 0
                },
                "response_latency": 2,
                "sequential_access": false,
                "size": 32768,
                "system": "system",
                "tag_latency": 2,
                "tags": {
                    "type": "BaseSetAssoc",
                    "cxx_class": "gem5::BaseSetAssoc",
                    "name": "tags",
                    "path": "system.cpu.icache.tags",
                    "assoc": 2,
                    "block_size": 64,
                    "clk_domain": "system.clk_domain",
                    "entry_size": 64,
                    "eventq_index": 0,
                    "indexing_policy": {
                        "type": "SetAssociative",
                        "cxx_class": "gem5::SetAssociative",
                        "name": "indexing_policy",
                        "path": "system.cpu.icache.tags.indexing_policy",
                        "assoc": 2,
                        "entry_size": 64,
                        "eventq_index": 0,
                        "size": 32768
                    },
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.cpu.icache.tags.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "replacement_policy": "system.cpu.icache.replacement_policy",
                    "sequential_access": false,
                    "size": 32768,
                    "system": "system",
                    "tag_latency": 2,
                    "warmup_percentage": 0
                },
                "tgts_per_mshr": 20,
                "warmup_percentage": 0,
                "write_allocator": null,
                "write_buffers": 8,
                "writeback_clean": true,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.cpu.l1bus.mem_side_ports[0]",
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.cpu.l2bus.cpu_side_ports[0]",
                    "is_source": "True"
                }
            },
            "l1bus": {
                "type": "CoherentXBar",
                "cxx_class": "gem5::CoherentXBar",
                "name": "l1bus",
                "path": "system.cpu.l1bus",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "forward_latency": 0,
                "frontend_latency": 1,
                "header_latency": 1,
                "max_outstanding_snoops": 512,
                "max_routing_table_size": 512,
                "point_of_coherency": false,
                "point_of_unification": true,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.cpu.l1bus.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "response_latency": 1,
                "snoop_filter": {
                    "type": "SnoopFilter",
                    "cxx_class": "gem5::SnoopFilter",
                    "name": "snoop_filter",
                    "path": "system.cpu.l1bus.snoop_filter",
                    "eventq_index": 0,
                    "lookup_latency": 0,
                    "max_capacity": 8388608,
                    "system": "system"
                },
                "snoop_response_latency": 1,
                "system": "system",
                "use_default_range": false,
                "width": 32,
                "cpu_side_ports": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.cpu.port"
                    ],
                    "is_source": "False"
                },
                "mem_side_ports": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.cpu.icache.cpu_side",
                        "system.cpu.dcache.cpu_side"
                    ],
                    "is_source": "True"
                }
            },
            "l2bus": {
                "type": "CoherentXBar",
                "cxx_class": "gem5::CoherentXBar",
                "name": "l2bus",
                "path": "system.cpu.l2bus",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "forward_latency": 0,
                "frontend_latency": 1,
                "header_latency": 1,
                "max_outstanding_snoops": 512,
                "max_routing_table_size": 512,
                "point_of_coherency": false,
                "point_of_unification": true,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.cpu.l2bus.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "response_latency": 1,
                "snoop_filter": {
                    "type": "SnoopFilter",
                    "cxx_class": "gem5::SnoopFilter",
                    "name": "snoop_filter",
                    "path": "system.cpu.l2bus.snoop_filter",
                    "eventq_index": 0,
                    "lookup_latency": 0,
                    "max_capacity": 8388608,
                    "system": "system"
                },
                "snoop_response_latency": 1,
                "system": "system",
                "use_default_range": false,
                "width": 32,
                "cpu_side_ports": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.cpu.icache.mem_side",
                        "system.cpu.dcache.mem_side"
                    ],
                    "is_source": "False"
                },
                "mem_side_ports": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.cpu.l2cache.cpu_side"
                    ],
                    "is_source": "True"
                }
            },
            "l2cache": {
                "type": "Cache",
                "cxx_class": "gem5::Cache",
                "name": "l2cache",
                "path": "system.cpu.l2cache",
                "addr_ranges": [
                    "0:18446744073709551615"
                ],
                "assoc": 8,
                "clk_domain": "system.clk_domain",
                "clusivity": "mostly_incl",
                "compressor": null,
                "data_latency": 20,
                "demand_mshr_reserve": 1,
                "eventq_index": 0,
                "is_read_only": false,
                "max_miss_count": 0,
                "move_contractions": true,
                "mshrs": 20,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.cpu.l2cache.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "prefetch_on_access": false,
                "prefetch_on_pf_hit": false,
                "prefetcher": null,
                "replace_expansions": true,
                "replacement_policy": {
                    "type": "LRURP",
                    "cxx_class": "gem5::replacement_policy::LRU",
                    "name": "replacement_policy",
                    "path": "system.cpu.l2cache.replacement_policy",
                    "eventq_index": 0
                },
                "response_latency": 20,
                "sequential_access": false,
                "size": 131072,
                "system": "system",
                "tag_latency": 20,
                "tags": {
                    "type": "BaseSetAssoc",
                    "cxx_class": "gem5::BaseSetAssoc",
                    "name": "tags",
                    "path": "system.cpu.l2cache.tags",
                    "assoc": 8,
                    "block_size": 64,
                    "clk_domain": "system.clk_domain",
                    "entry_size": 64,
                    "eventq_index": 0,
                    "indexing_policy": {
                        "type": "SetAssociative",
                        "cxx_class": "gem5::SetAssociative",
                        "name": "indexing_policy",
                        "path": "system.cpu.l2cache.tags.indexing_policy",
                        "assoc": 8,
                        "entry_size": 64,
                        "eventq_index": 0,
                        "size": 131072
                    },
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.cpu.l2cache.tags.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "replacement_policy": "system.cpu.l2cache.replacement_policy",
                    "sequential_access": false,
                    "size": 131072,
                    "system": "system",
                    "tag_latency": 20,
                    "warmup_percentage": 0
                },
                "tgts_per_mshr": 12,
                "warmup_percentage": 0,
                "write_allocator": null,
                "write_buffers": 8,
                "writeback_clean": false,
                "cpu_side": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.cpu.l2bus.mem_side_ports[0]",
                    "is_source": "False"
                },
                "mem_side": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.l3bus.cpu_side_ports[0]",
                    "is_source": "True"
                }
            },
            "port": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.cpu.l1bus.cpu_side_ports[0]",
                "is_source": "True"
            }
        },
        "crossbars": [
            {
                "type": "NoncoherentXBar",
                "cxx_class": "gem5::NoncoherentXBar",
                "name": "crossbars0",
                "path": "system.crossbars0",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "forward_latency": 1,
                "frontend_latency": 2,
                "header_latency": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.crossbars0.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "response_latency": 2,
                "use_default_range": false,
                "width": 32,
                "cpu_side_ports": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membus.mem_side_ports[0]"
                    ],
                    "is_source": "False"
                },
                "mem_side_ports": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.mem_ctrls00.port",
                        "system.mem_ctrls01.port",
                        "system.mem_ctrls02.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "NoncoherentXBar",
                "cxx_class": "gem5::NoncoherentXBar",
                "name": "crossbars1",
                "path": "system.crossbars1",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "forward_latency": 1,
                "frontend_latency": 2,
                "header_latency": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.crossbars1.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "response_latency": 2,
                "use_default_range": false,
                "width": 32,
                "cpu_side_ports": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membus.mem_side_ports[1]"
                    ],
                    "is_source": "False"
                },
                "mem_side_ports": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.mem_ctrls03.port",
                        "system.mem_ctrls04.port",
                        "system.mem_ctrls05.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "NoncoherentXBar",
                "cxx_class": "gem5::NoncoherentXBar",
                "name": "crossbars2",
                "path": "system.crossbars2",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "forward_latency": 1,
                "frontend_latency": 2,
                "header_latency": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.crossbars2.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "response_latency": 2,
                "use_default_range": false,
                "width": 32,
                "cpu_side_ports": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membus.mem_side_ports[2]"
                    ],
                    "is_source": "False"
                },
                "mem_side_ports": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.mem_ctrls06.port",
                        "system.mem_ctrls07.port",
                        "system.mem_ctrls08.port"
                    ],
                    "is_source": "True"
                }
            },
            {
                "type": "NoncoherentXBar",
                "cxx_class": "gem5::NoncoherentXBar",
                "name": "crossbars3",
                "path": "system.crossbars3",
                "clk_domain": "system.clk_domain",
                "eventq_index": 0,
                "forward_latency": 1,
                "frontend_latency": 2,
                "header_latency": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.crossbars3.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "response_latency": 2,
                "use_default_range": false,
                "width": 32,
                "cpu_side_ports": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "system.membus.mem_side_ports[3]"
                    ],
                    "is_source": "False"
                },
                "mem_side_ports": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "system.mem_ctrls09.port",
                        "system.mem_ctrls10.port",
                        "system.mem_ctrls11.port"
                    ],
                    "is_source": "True"
                }
            }
        ],
        "dma_devices": [
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "dma_devices0",
                "path": "system.dma_devices0",
                "clk_domain": {
                    "type": "SrcClockDomain",
                    "cxx_class": "gem5::SrcClockDomain",
                    "name": "clk_domain",
                    "path": "system.dma_devices0.clk_domain",
                    "clock": [
                        1000
                    ],
                    "domain_id": -1,
                    "eventq_index": 0,
                    "init_perf_level": 0,
                    "voltage_domain": "system.voltage_domain"
                },
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.dma_devices0.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.comm_monitor_dma_devices0.cpu_side_port",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "dma_devices1",
                "path": "system.dma_devices1",
                "clk_domain": {
                    "type": "SrcClockDomain",
                    "cxx_class": "gem5::SrcClockDomain",
                    "name": "clk_domain",
                    "path": "system.dma_devices1.clk_domain",
                    "clock": [
                        1000
                    ],
                    "domain_id": -1,
                    "eventq_index": 0,
                    "init_perf_level": 0,
                    "voltage_domain": "system.voltage_domain"
                },
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.dma_devices1.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.comm_monitor_dma_devices1.cpu_side_port",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "dma_devices2",
                "path": "system.dma_devices2",
                "clk_domain": {
                    "type": "SrcClockDomain",
                    "cxx_class": "gem5::SrcClockDomain",
                    "name": "clk_domain",
                    "path": "system.dma_devices2.clk_domain",
                    "clock": [
                        1000
                    ],
                    "domain_id": -1,
                    "eventq_index": 0,
                    "init_perf_level": 0,
                    "voltage_domain": "system.voltage_domain"
                },
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.dma_devices2.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.comm_monitor_dma_devices2.cpu_side_port",
                    "is_source": "True"
                }
            },
            {
                "type": "PyTrafficGen",
                "cxx_class": "gem5::PyTrafficGen",
                "name": "dma_devices3",
                "path": "system.dma_devices3",
                "clk_domain": {
                    "type": "SrcClockDomain",
                    "cxx_class": "gem5::SrcClockDomain",
                    "name": "clk_domain",
                    "path": "system.dma_devices3.clk_domain",
                    "clock": [
                        1000
                    ],
                    "domain_id": -1,
                    "eventq_index": 0,
                    "init_perf_level": 0,
                    "voltage_domain": "system.voltage_domain"
                },
                "cpu_id": -1,
                "elastic_req": false,
                "eventq_index": 0,
                "max_outstanding_reqs": 0,
                "numThreads": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.dma_devices3.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "progress_check": 1000000000,
                "sids": [],
                "socket_id": 0,
                "ssids": [],
                "stream_gen": "none",
                "system": "system",
                "port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.comm_monitor_dma_devices3.cpu_side_port",
                    "is_source": "True"
                }
            }
        ],
        "dvfs_handler": {
            "type": "DVFSHandler",
            "cxx_class": "gem5::DVFSHandler",
            "name": "dvfs_handler",
            "path": "system.dvfs_handler",
            "domains": [],
            "enable": false,
            "eventq_index": 0,
            "sys_clk_domain": "system.clk_domain",
            "transition_latency": 100000000
        },
        "l3bus": {
            "type": "CoherentXBar",
            "cxx_class": "gem5::CoherentXBar",
            "name": "l3bus",
            "path": "system.l3bus",
            "clk_domain": "system.clk_domain",
            "eventq_index": 0,
            "forward_latency": 0,
            "frontend_latency": 1,
            "header_latency": 1,
            "max_outstanding_snoops": 512,
            "max_routing_table_size": 512,
            "point_of_coherency": false,
            "point_of_unification": true,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.l3bus.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "response_latency": 1,
            "snoop_filter": {
                "type": "SnoopFilter",
                "cxx_class": "gem5::SnoopFilter",
                "name": "snoop_filter",
                "path": "system.l3bus.snoop_filter",
                "eventq_index": 0,
                "lookup_latency": 0,
                "max_capacity": 8388608,
                "system": "system"
            },
            "snoop_response_latency": 1,
            "system": "system",
            "use_default_range": false,
            "width": 32,
            "cpu_side_ports": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "system.cpu.l2cache.mem_side"
                ],
                "is_source": "False"
            },
            "mem_side_ports": {
                "role": "GEM5 REQUESTOR",
                "peer": [
                    "system.l3cache.cpu_side"
                ],
                "is_source": "True"
            }
        },
        "l3cache": {
            "type": "Cache",
            "cxx_class": "gem5::Cache",
            "name": "l3cache",
            "path": "system.l3cache",
            "addr_ranges": [
                "0:18446744073709551615"
            ],
            "assoc": 16,
            "clk_domain": "system.clk_domain",
            "clusivity": "mostly_incl",
            "compressor": null,
            "data_latency": 32,
            "demand_mshr_reserve": 1,
            "eventq_index": 0,
            "is_read_only": false,
            "max_miss_count": 0,
            "move_contractions": true,
            "mshrs": 32,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.l3cache.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "prefetch_on_access": false,
            "prefetch_on_pf_hit": false,
            "prefetcher": null,
            "replace_expansions": true,
            "replacement_policy": {
                "type": "LRURP",
                "cxx_class": "gem5::replacement_policy::LRU",
                "name": "replacement_policy",
                "path": "system.l3cache.replacement_policy",
                "eventq_index": 0
            },
            "response_latency": 32,
            "sequential_access": false,
            "size": 2097152,
            "system": "system",
            "tag_latency": 32,
            "tags": {
                "type": "BaseSetAssoc",
                "cxx_class": "gem5::BaseSetAssoc",
                "name": "tags",
                "path": "system.l3cache.tags",
                "assoc": 16,
                "block_size": 64,
                "clk_domain": "system.clk_domain",
                "entry_size": 64,
                "eventq_index": 0,
                "indexing_policy": {
                    "type": "SetAssociative",
                    "cxx_class": "gem5::SetAssociative",
                    "name": "indexing_policy",
                    "path": "system.l3cache.tags.indexing_policy",
                    "assoc": 16,
                    "entry_size": 64,
                    "eventq_index": 0,
                    "size": 2097152
                },
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.l3cache.tags.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "replacement_policy": "system.l3cache.replacement_policy",
                "sequential_access": false,
                "size": 2097152,
                "system": "system",
                "tag_latency": 32,
                "warmup_percentage": 0
            },
            "tgts_per_mshr": 24,
            "warmup_percentage": 0,
            "write_allocator": null,
            "write_buffers": 16,
            "writeback_clean": false,
            "cpu_side": {
                "role": "GEM5 RESPONDER",
                "peer": "system.l3bus.mem_side_ports[0]",
                "is_source": "False"
            },
            "mem_side": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.membus.cpu_side_ports[0]",
                "is_source": "True"
            }
        },
        "mem_ctrls": [
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls00",
                "path": "system.mem_ctrls00",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls00.dram",
                    "IDD0": 0.122,
                    "IDD02": 0.0,
                    "IDD2N": 0.092,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.088,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.14200000000000002,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.14,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.53,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.47900000000000004,
                    "IDD4W2": 0.0,
                    "IDD5": 0.277,
                    "IDD52": 0.0,
                    "IDD6": 0.10200000000000001,
                    "IDD62": 0.0,
                    "VDD": 1.1,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 8,
                    "banks_per_rank": 32,
                    "beats_per_clock": 2,
                    "burst_length": 16,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 8,
                    "device_rowbuffer_size": 256,
                    "device_size": 536870912,
                    "devices_per_rank": 4,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "close_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls00.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "2147483648:4294967296:0:1048640:2097280",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 64,
                    "tAAD": 454,
                    "tBURST": 3632,
                    "tBURST_MAX": 3632,
                    "tBURST_MIN": 3632,
                    "tCCD_L": 5000,
                    "tCCD_L_WR": 5000,
                    "tCK": 454,
                    "tCL": 14545,
                    "tCS": 1000,
                    "tCWL": 13637,
                    "tPPD": 908,
                    "tRAS": 32000,
                    "tRCD": 14545,
                    "tRCD_WR": 14545,
                    "tREFI": 3900000,
                    "tRFC": 295000,
                    "tRP": 14545,
                    "tRRD": 3632,
                    "tRRD_L": 5000,
                    "tRTP": 7500,
                    "tRTW": 2497,
                    "tWR": 30000,
                    "tWTR": 16137,
                    "tWTR_L": 23637,
                    "tXAW": 14545,
                    "tXP": 7500,
                    "tXPDLL": 0,
                    "tXS": 295000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64,
                    "writeable": true
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls00.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.crossbars0.mem_side_ports[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls01",
                "path": "system.mem_ctrls01",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls01.dram",
                    "IDD0": 0.122,
                    "IDD02": 0.0,
                    "IDD2N": 0.092,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.088,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.14200000000000002,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.14,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.53,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.47900000000000004,
                    "IDD4W2": 0.0,
                    "IDD5": 0.277,
                    "IDD52": 0.0,
                    "IDD6": 0.10200000000000001,
                    "IDD62": 0.0,
                    "VDD": 1.1,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 8,
                    "banks_per_rank": 32,
                    "beats_per_clock": 2,
                    "burst_length": 16,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 8,
                    "device_rowbuffer_size": 256,
                    "device_size": 536870912,
                    "devices_per_rank": 4,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "close_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls01.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "36507222016:68719476736:0:1048640:2097280",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 64,
                    "tAAD": 454,
                    "tBURST": 3632,
                    "tBURST_MAX": 3632,
                    "tBURST_MIN": 3632,
                    "tCCD_L": 5000,
                    "tCCD_L_WR": 5000,
                    "tCK": 454,
                    "tCL": 14545,
                    "tCS": 1000,
                    "tCWL": 13637,
                    "tPPD": 908,
                    "tRAS": 32000,
                    "tRCD": 14545,
                    "tRCD_WR": 14545,
                    "tREFI": 3900000,
                    "tRFC": 295000,
                    "tRP": 14545,
                    "tRRD": 3632,
                    "tRRD_L": 5000,
                    "tRTP": 7500,
                    "tRTW": 2497,
                    "tWR": 30000,
                    "tWTR": 16137,
                    "tWTR_L": 23637,
                    "tXAW": 14545,
                    "tXP": 7500,
                    "tXPDLL": 0,
                    "tXS": 295000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64,
                    "writeable": true
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls01.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.crossbars0.mem_side_ports[1]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls02",
                "path": "system.mem_ctrls02",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls02.dram",
                    "IDD0": 0.122,
                    "IDD02": 0.0,
                    "IDD2N": 0.092,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.088,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.14200000000000002,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.14,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.53,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.47900000000000004,
                    "IDD4W2": 0.0,
                    "IDD5": 0.277,
                    "IDD52": 0.0,
                    "IDD6": 0.10200000000000001,
                    "IDD62": 0.0,
                    "VDD": 1.1,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 8,
                    "banks_per_rank": 32,
                    "beats_per_clock": 2,
                    "burst_length": 16,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 8,
                    "device_rowbuffer_size": 256,
                    "device_size": 536870912,
                    "devices_per_rank": 4,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "close_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls02.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "584115552256:1099511627776:0:1048640:2097280",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 64,
                    "tAAD": 454,
                    "tBURST": 3632,
                    "tBURST_MAX": 3632,
                    "tBURST_MIN": 3632,
                    "tCCD_L": 5000,
                    "tCCD_L_WR": 5000,
                    "tCK": 454,
                    "tCL": 14545,
                    "tCS": 1000,
                    "tCWL": 13637,
                    "tPPD": 908,
                    "tRAS": 32000,
                    "tRCD": 14545,
                    "tRCD_WR": 14545,
                    "tREFI": 3900000,
                    "tRFC": 295000,
                    "tRP": 14545,
                    "tRRD": 3632,
                    "tRRD_L": 5000,
                    "tRTP": 7500,
                    "tRTW": 2497,
                    "tWR": 30000,
                    "tWTR": 16137,
                    "tWTR_L": 23637,
                    "tXAW": 14545,
                    "tXP": 7500,
                    "tXPDLL": 0,
                    "tXS": 295000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64,
                    "writeable": true
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls02.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.crossbars0.mem_side_ports[2]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls03",
                "path": "system.mem_ctrls03",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls03.dram",
                    "IDD0": 0.122,
                    "IDD02": 0.0,
                    "IDD2N": 0.092,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.088,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.14200000000000002,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.14,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.53,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.47900000000000004,
                    "IDD4W2": 0.0,
                    "IDD5": 0.277,
                    "IDD52": 0.0,
                    "IDD6": 0.10200000000000001,
                    "IDD62": 0.0,
                    "VDD": 1.1,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 8,
                    "banks_per_rank": 32,
                    "beats_per_clock": 2,
                    "burst_length": 16,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 8,
                    "device_rowbuffer_size": 256,
                    "device_size": 536870912,
                    "devices_per_rank": 4,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "close_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls03.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "2147483648:4294967296:1:1048640:2097280",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 64,
                    "tAAD": 454,
                    "tBURST": 3632,
                    "tBURST_MAX": 3632,
                    "tBURST_MIN": 3632,
                    "tCCD_L": 5000,
                    "tCCD_L_WR": 5000,
                    "tCK": 454,
                    "tCL": 14545,
                    "tCS": 1000,
                    "tCWL": 13637,
                    "tPPD": 908,
                    "tRAS": 32000,
                    "tRCD": 14545,
                    "tRCD_WR": 14545,
                    "tREFI": 3900000,
                    "tRFC": 295000,
                    "tRP": 14545,
                    "tRRD": 3632,
                    "tRRD_L": 5000,
                    "tRTP": 7500,
                    "tRTW": 2497,
                    "tWR": 30000,
                    "tWTR": 16137,
                    "tWTR_L": 23637,
                    "tXAW": 14545,
                    "tXP": 7500,
                    "tXPDLL": 0,
                    "tXS": 295000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64,
                    "writeable": true
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls03.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.crossbars1.mem_side_ports[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls04",
                "path": "system.mem_ctrls04",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls04.dram",
                    "IDD0": 0.122,
                    "IDD02": 0.0,
                    "IDD2N": 0.092,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.088,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.14200000000000002,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.14,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.53,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.47900000000000004,
                    "IDD4W2": 0.0,
                    "IDD5": 0.277,
                    "IDD52": 0.0,
                    "IDD6": 0.10200000000000001,
                    "IDD62": 0.0,
                    "VDD": 1.1,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 8,
                    "banks_per_rank": 32,
                    "beats_per_clock": 2,
                    "burst_length": 16,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 8,
                    "device_rowbuffer_size": 256,
                    "device_size": 536870912,
                    "devices_per_rank": 4,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "close_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls04.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "36507222016:68719476736:1:1048640:2097280",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 64,
                    "tAAD": 454,
                    "tBURST": 3632,
                    "tBURST_MAX": 3632,
                    "tBURST_MIN": 3632,
                    "tCCD_L": 5000,
                    "tCCD_L_WR": 5000,
                    "tCK": 454,
                    "tCL": 14545,
                    "tCS": 1000,
                    "tCWL": 13637,
                    "tPPD": 908,
                    "tRAS": 32000,
                    "tRCD": 14545,
                    "tRCD_WR": 14545,
                    "tREFI": 3900000,
                    "tRFC": 295000,
                    "tRP": 14545,
                    "tRRD": 3632,
                    "tRRD_L": 5000,
                    "tRTP": 7500,
                    "tRTW": 2497,
                    "tWR": 30000,
                    "tWTR": 16137,
                    "tWTR_L": 23637,
                    "tXAW": 14545,
                    "tXP": 7500,
                    "tXPDLL": 0,
                    "tXS": 295000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64,
                    "writeable": true
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls04.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.crossbars1.mem_side_ports[1]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls05",
                "path": "system.mem_ctrls05",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls05.dram",
                    "IDD0": 0.122,
                    "IDD02": 0.0,
                    "IDD2N": 0.092,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.088,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.14200000000000002,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.14,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.53,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.47900000000000004,
                    "IDD4W2": 0.0,
                    "IDD5": 0.277,
                    "IDD52": 0.0,
                    "IDD6": 0.10200000000000001,
                    "IDD62": 0.0,
                    "VDD": 1.1,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 8,
                    "banks_per_rank": 32,
                    "beats_per_clock": 2,
                    "burst_length": 16,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 8,
                    "device_rowbuffer_size": 256,
                    "device_size": 536870912,
                    "devices_per_rank": 4,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "close_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls05.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "584115552256:1099511627776:1:1048640:2097280",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 64,
                    "tAAD": 454,
                    "tBURST": 3632,
                    "tBURST_MAX": 3632,
                    "tBURST_MIN": 3632,
                    "tCCD_L": 5000,
                    "tCCD_L_WR": 5000,
                    "tCK": 454,
                    "tCL": 14545,
                    "tCS": 1000,
                    "tCWL": 13637,
                    "tPPD": 908,
                    "tRAS": 32000,
                    "tRCD": 14545,
                    "tRCD_WR": 14545,
                    "tREFI": 3900000,
                    "tRFC": 295000,
                    "tRP": 14545,
                    "tRRD": 3632,
                    "tRRD_L": 5000,
                    "tRTP": 7500,
                    "tRTW": 2497,
                    "tWR": 30000,
                    "tWTR": 16137,
                    "tWTR_L": 23637,
                    "tXAW": 14545,
                    "tXP": 7500,
                    "tXPDLL": 0,
                    "tXS": 295000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64,
                    "writeable": true
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls05.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.crossbars1.mem_side_ports[2]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls06",
                "path": "system.mem_ctrls06",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls06.dram",
                    "IDD0": 0.122,
                    "IDD02": 0.0,
                    "IDD2N": 0.092,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.088,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.14200000000000002,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.14,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.53,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.47900000000000004,
                    "IDD4W2": 0.0,
                    "IDD5": 0.277,
                    "IDD52": 0.0,
                    "IDD6": 0.10200000000000001,
                    "IDD62": 0.0,
                    "VDD": 1.1,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 8,
                    "banks_per_rank": 32,
                    "beats_per_clock": 2,
                    "burst_length": 16,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 8,
                    "device_rowbuffer_size": 256,
                    "device_size": 536870912,
                    "devices_per_rank": 4,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "close_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls06.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "2147483648:4294967296:2:1048640:2097280",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 64,
                    "tAAD": 454,
                    "tBURST": 3632,
                    "tBURST_MAX": 3632,
                    "tBURST_MIN": 3632,
                    "tCCD_L": 5000,
                    "tCCD_L_WR": 5000,
                    "tCK": 454,
                    "tCL": 14545,
                    "tCS": 1000,
                    "tCWL": 13637,
                    "tPPD": 908,
                    "tRAS": 32000,
                    "tRCD": 14545,
                    "tRCD_WR": 14545,
                    "tREFI": 3900000,
                    "tRFC": 295000,
                    "tRP": 14545,
                    "tRRD": 3632,
                    "tRRD_L": 5000,
                    "tRTP": 7500,
                    "tRTW": 2497,
                    "tWR": 30000,
                    "tWTR": 16137,
                    "tWTR_L": 23637,
                    "tXAW": 14545,
                    "tXP": 7500,
                    "tXPDLL": 0,
                    "tXS": 295000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64,
                    "writeable": true
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls06.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.crossbars2.mem_side_ports[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls07",
                "path": "system.mem_ctrls07",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls07.dram",
                    "IDD0": 0.122,
                    "IDD02": 0.0,
                    "IDD2N": 0.092,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.088,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.14200000000000002,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.14,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.53,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.47900000000000004,
                    "IDD4W2": 0.0,
                    "IDD5": 0.277,
                    "IDD52": 0.0,
                    "IDD6": 0.10200000000000001,
                    "IDD62": 0.0,
                    "VDD": 1.1,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 8,
                    "banks_per_rank": 32,
                    "beats_per_clock": 2,
                    "burst_length": 16,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 8,
                    "device_rowbuffer_size": 256,
                    "device_size": 536870912,
                    "devices_per_rank": 4,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "close_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls07.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "36507222016:68719476736:2:1048640:2097280",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 64,
                    "tAAD": 454,
                    "tBURST": 3632,
                    "tBURST_MAX": 3632,
                    "tBURST_MIN": 3632,
                    "tCCD_L": 5000,
                    "tCCD_L_WR": 5000,
                    "tCK": 454,
                    "tCL": 14545,
                    "tCS": 1000,
                    "tCWL": 13637,
                    "tPPD": 908,
                    "tRAS": 32000,
                    "tRCD": 14545,
                    "tRCD_WR": 14545,
                    "tREFI": 3900000,
                    "tRFC": 295000,
                    "tRP": 14545,
                    "tRRD": 3632,
                    "tRRD_L": 5000,
                    "tRTP": 7500,
                    "tRTW": 2497,
                    "tWR": 30000,
                    "tWTR": 16137,
                    "tWTR_L": 23637,
                    "tXAW": 14545,
                    "tXP": 7500,
                    "tXPDLL": 0,
                    "tXS": 295000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64,
                    "writeable": true
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls07.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.crossbars2.mem_side_ports[1]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls08",
                "path": "system.mem_ctrls08",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls08.dram",
                    "IDD0": 0.122,
                    "IDD02": 0.0,
                    "IDD2N": 0.092,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.088,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.14200000000000002,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.14,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.53,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.47900000000000004,
                    "IDD4W2": 0.0,
                    "IDD5": 0.277,
                    "IDD52": 0.0,
                    "IDD6": 0.10200000000000001,
                    "IDD62": 0.0,
                    "VDD": 1.1,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 8,
                    "banks_per_rank": 32,
                    "beats_per_clock": 2,
                    "burst_length": 16,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 8,
                    "device_rowbuffer_size": 256,
                    "device_size": 536870912,
                    "devices_per_rank": 4,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "close_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls08.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "584115552256:1099511627776:2:1048640:2097280",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 64,
                    "tAAD": 454,
                    "tBURST": 3632,
                    "tBURST_MAX": 3632,
                    "tBURST_MIN": 3632,
                    "tCCD_L": 5000,
                    "tCCD_L_WR": 5000,
                    "tCK": 454,
                    "tCL": 14545,
                    "tCS": 1000,
                    "tCWL": 13637,
                    "tPPD": 908,
                    "tRAS": 32000,
                    "tRCD": 14545,
                    "tRCD_WR": 14545,
                    "tREFI": 3900000,
                    "tRFC": 295000,
                    "tRP": 14545,
                    "tRRD": 3632,
                    "tRRD_L": 5000,
                    "tRTP": 7500,
                    "tRTW": 2497,
                    "tWR": 30000,
                    "tWTR": 16137,
                    "tWTR_L": 23637,
                    "tXAW": 14545,
                    "tXP": 7500,
                    "tXPDLL": 0,
                    "tXS": 295000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64,
                    "writeable": true
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls08.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.crossbars2.mem_side_ports[2]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls09",
                "path": "system.mem_ctrls09",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls09.dram",
                    "IDD0": 0.122,
                    "IDD02": 0.0,
                    "IDD2N": 0.092,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.088,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.14200000000000002,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.14,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.53,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.47900000000000004,
                    "IDD4W2": 0.0,
                    "IDD5": 0.277,
                    "IDD52": 0.0,
                    "IDD6": 0.10200000000000001,
                    "IDD62": 0.0,
                    "VDD": 1.1,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 8,
                    "banks_per_rank": 32,
                    "beats_per_clock": 2,
                    "burst_length": 16,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 8,
                    "device_rowbuffer_size": 256,
                    "device_size": 536870912,
                    "devices_per_rank": 4,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "close_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls09.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "2147483648:4294967296:3:1048640:2097280",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 64,
                    "tAAD": 454,
                    "tBURST": 3632,
                    "tBURST_MAX": 3632,
                    "tBURST_MIN": 3632,
                    "tCCD_L": 5000,
                    "tCCD_L_WR": 5000,
                    "tCK": 454,
                    "tCL": 14545,
                    "tCS": 1000,
                    "tCWL": 13637,
                    "tPPD": 908,
                    "tRAS": 32000,
                    "tRCD": 14545,
                    "tRCD_WR": 14545,
                    "tREFI": 3900000,
                    "tRFC": 295000,
                    "tRP": 14545,
                    "tRRD": 3632,
                    "tRRD_L": 5000,
                    "tRTP": 7500,
                    "tRTW": 2497,
                    "tWR": 30000,
                    "tWTR": 16137,
                    "tWTR_L": 23637,
                    "tXAW": 14545,
                    "tXP": 7500,
                    "tXPDLL": 0,
                    "tXS": 295000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64,
                    "writeable": true
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls09.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.crossbars3.mem_side_ports[0]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls10",
                "path": "system.mem_ctrls10",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls10.dram",
                    "IDD0": 0.122,
                    "IDD02": 0.0,
                    "IDD2N": 0.092,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.088,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.14200000000000002,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.14,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.53,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.47900000000000004,
                    "IDD4W2": 0.0,
                    "IDD5": 0.277,
                    "IDD52": 0.0,
                    "IDD6": 0.10200000000000001,
                    "IDD62": 0.0,
                    "VDD": 1.1,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 8,
                    "banks_per_rank": 32,
                    "beats_per_clock": 2,
                    "burst_length": 16,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 8,
                    "device_rowbuffer_size": 256,
                    "device_size": 536870912,
                    "devices_per_rank": 4,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "close_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls10.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "36507222016:68719476736:3:1048640:2097280",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 64,
                    "tAAD": 454,
                    "tBURST": 3632,
                    "tBURST_MAX": 3632,
                    "tBURST_MIN": 3632,
                    "tCCD_L": 5000,
                    "tCCD_L_WR": 5000,
                    "tCK": 454,
                    "tCL": 14545,
                    "tCS": 1000,
                    "tCWL": 13637,
                    "tPPD": 908,
                    "tRAS": 32000,
                    "tRCD": 14545,
                    "tRCD_WR": 14545,
                    "tREFI": 3900000,
                    "tRFC": 295000,
                    "tRP": 14545,
                    "tRRD": 3632,
                    "tRRD_L": 5000,
                    "tRTP": 7500,
                    "tRTW": 2497,
                    "tWR": 30000,
                    "tWTR": 16137,
                    "tWTR_L": 23637,
                    "tXAW": 14545,
                    "tXP": 7500,
                    "tXPDLL": 0,
                    "tXS": 295000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64,
                    "writeable": true
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls10.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.crossbars3.mem_side_ports[1]",
                    "is_source": "False"
                }
            },
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls11",
                "path": "system.mem_ctrls11",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "disable_sanity_check": false,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls11.dram",
                    "IDD0": 0.122,
                    "IDD02": 0.0,
                    "IDD2N": 0.092,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.088,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.0,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.14200000000000002,
                    "IDD3N2": 0.0,
                    "IDD3P0": 0.14,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.0,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.53,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.47900000000000004,
                    "IDD4W2": 0.0,
                    "IDD5": 0.277,
                    "IDD52": 0.0,
                    "IDD6": 0.10200000000000001,
                    "IDD62": 0.0,
                    "VDD": 1.1,
                    "VDD2": 0.0,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 8,
                    "banks_per_rank": 32,
                    "beats_per_clock": 2,
                    "burst_length": 16,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 8,
                    "device_rowbuffer_size": 256,
                    "device_size": 536870912,
                    "devices_per_rank": 4,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "close_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls11.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "584115552256:1099511627776:3:1048640:2097280",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 64,
                    "tAAD": 454,
                    "tBURST": 3632,
                    "tBURST_MAX": 3632,
                    "tBURST_MIN": 3632,
                    "tCCD_L": 5000,
                    "tCCD_L_WR": 5000,
                    "tCK": 454,
                    "tCL": 14545,
                    "tCS": 1000,
                    "tCWL": 13637,
                    "tPPD": 908,
                    "tRAS": 32000,
                    "tRCD": 14545,
                    "tRCD_WR": 14545,
                    "tREFI": 3900000,
                    "tRFC": 295000,
                    "tRP": 14545,
                    "tRRD": 3632,
                    "tRRD_L": 5000,
                    "tRTP": 7500,
                    "tRTW": 2497,
                    "tWR": 30000,
                    "tWTR": 16137,
                    "tWTR_L": 23637,
                    "tXAW": 14545,
                    "tXP": 7500,
                    "tXPDLL": 0,
                    "tXS": 295000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 64,
                    "writeable": true
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_reads_per_switch": 16,
                "min_writes_per_switch": 16,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls11.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.crossbars3.mem_side_ports[2]",
                    "is_source": "False"
                }
            }
        ],
        "membus": {
            "type": "CoherentXBar",
            "cxx_class": "gem5::CoherentXBar",
            "name": "membus",
            "path": "system.membus",
            "clk_domain": "system.clk_domain",
            "eventq_index": 0,
            "forward_latency": 4,
            "frontend_latency": 3,
            "header_latency": 1,
            "max_outstanding_snoops": 512,
            "max_routing_table_size": 512,
            "point_of_coherency": true,
            "point_of_unification": true,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.membus.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "response_latency": 2,
            "snoop_filter": {
                "type": "SnoopFilter",
                "cxx_class": "gem5::SnoopFilter",
                "name": "snoop_filter",
                "path": "system.membus.snoop_filter",
                "eventq_index": 0,
                "lookup_latency": 1,
                "max_capacity": 8388608,
                "system": "system"
            },
            "snoop_response_latency": 4,
            "system": "system",
            "use_default_range": false,
            "width": 16,
            "cpu_side_ports": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "system.l3cache.mem_side",
                    "system.comm_monitor_dma_devices0.mem_side_port",
                    "system.comm_monitor_dma_devices1.mem_side_port",
                    "system.comm_monitor_dma_devices2.mem_side_port",
                    "system.comm_monitor_dma_devices3.mem_side_port"
                ],
                "is_source": "False"
            },
            "mem_side_ports": {
                "role": "GEM5 REQUESTOR",
                "peer": [
                    "system.crossbars0.cpu_side_ports[0]",
                    "system.crossbars1.cpu_side_ports[0]",
                    "system.crossbars2.cpu_side_ports[0]",
                    "system.crossbars3.cpu_side_ports[0]"
                ],
                "is_source": "True"
            }
        },
        "voltage_domain": {
            "type": "VoltageDomain",
            "cxx_class": "gem5::VoltageDomain",
            "name": "voltage_domain",
            "path": "system.voltage_domain",
            "eventq_index": 0,
            "voltage": [
                1.0
            ]
        }
    }
}