<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p835.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p835.sv</a>
time_elapsed: 0.092s
ram usage: 11680 KB
</pre>
<pre class="log">

%Warning-IMPLICIT: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p835.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p835.sv:18</a>: Signal definition not found, creating implicitly: &#39;qi&#39;
                                                                                                                        : ... Suggested alternative: &#39;q&#39;
g1 (qi, clk, d);
    ^~
                   ... Use &#34;/* verilator lint_off IMPLICIT */&#34; and lint_on around source to disable this message.
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p835.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p835.sv:5</a>: Unsupported: Verilog 1995 UDP Tables.  Use --bbox-unsup to ignore tables.
table
^~~~~
%Error: Exiting due to 1 error(s)

</pre>
</body>