INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marga/v2018_sha1_ofuilr_ocbe3_ocie3_zedboard/v2018_sha1_ofuilr_ocbe3_ocie3_zedboard.srcs/sim_1/new/sim_source_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_source_testbench'
