// Seed: 1509134952
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output tri id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = {-1{id_4}};
endmodule
module module_1 #(
    parameter id_2 = 32'd27
) (
    id_1,
    _id_2
);
  output wire _id_2;
  output wire id_1;
  logic id_3[id_2  +  -1 : id_2];
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
