/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Thu May 11 21:42:32 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mktop_multicore_h__
#define __mktop_multicore_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkpipelined.h"


/* Class declaration for the mktop_multicore module */
class MOD_mktop_multicore : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache1_cacheD_bram1_memory;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache1_cacheD_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache1_cacheD_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache1_cacheD_bram2_memory;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache1_cacheD_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache1_cacheD_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_writeWithResp;
  MOD_Fifo<tUInt32> INST_cache1_cacheD_hitQ;
  MOD_Reg<tUInt8> INST_cache1_cacheD_is_downgrade;
  MOD_Reg<tUInt8> INST_cache1_cacheD_lockL1;
  MOD_Fifo<tUWide> INST_cache1_cacheD_memReqQ;
  MOD_Fifo<tUWide> INST_cache1_cacheD_memRespQ;
  MOD_Reg<tUInt8> INST_cache1_cacheD_mshr;
  MOD_Reg<tUInt8> INST_cache1_cacheD_start_fill;
  MOD_Fifo<tUWide> INST_cache1_cacheD_stb;
  MOD_Fifo<tUWide> INST_cache1_cacheD_upgrades;
  MOD_Reg<tUWide> INST_cache1_cacheD_working;
  MOD_Reg<tUWide> INST_cache1_cacheD_working_data;
  MOD_Reg<tUInt32> INST_cache1_cacheD_working_line;
  MOD_Reg<tUInt8> INST_cache1_cacheD_working_v;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache1_cacheI_bram1_memory;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache1_cacheI_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache1_cacheI_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache1_cacheI_bram2_memory;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache1_cacheI_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache1_cacheI_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_writeWithResp;
  MOD_Fifo<tUInt32> INST_cache1_cacheI_hitQ;
  MOD_Reg<tUInt8> INST_cache1_cacheI_is_downgrade;
  MOD_Reg<tUInt8> INST_cache1_cacheI_lockL1;
  MOD_Fifo<tUWide> INST_cache1_cacheI_memReqQ;
  MOD_Fifo<tUWide> INST_cache1_cacheI_memRespQ;
  MOD_Reg<tUInt8> INST_cache1_cacheI_mshr;
  MOD_Reg<tUInt8> INST_cache1_cacheI_start_fill;
  MOD_Fifo<tUWide> INST_cache1_cacheI_stb;
  MOD_Fifo<tUWide> INST_cache1_cacheI_upgrades;
  MOD_Reg<tUWide> INST_cache1_cacheI_working;
  MOD_Reg<tUWide> INST_cache1_cacheI_working_data;
  MOD_Reg<tUInt32> INST_cache1_cacheI_working_line;
  MOD_Reg<tUInt8> INST_cache1_cacheI_working_v;
  MOD_Fifo<tUInt8> INST_cache1_order_req;
  MOD_Fifo<tUInt32> INST_cache1_respD;
  MOD_Fifo<tUInt32> INST_cache1_respI;
  MOD_Fifo<tUWide> INST_cache1_upreqs;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache2_cacheD_bram1_memory;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache2_cacheD_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache2_cacheD_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache2_cacheD_bram2_memory;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache2_cacheD_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache2_cacheD_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_writeWithResp;
  MOD_Fifo<tUInt32> INST_cache2_cacheD_hitQ;
  MOD_Reg<tUInt8> INST_cache2_cacheD_is_downgrade;
  MOD_Reg<tUInt8> INST_cache2_cacheD_lockL1;
  MOD_Fifo<tUWide> INST_cache2_cacheD_memReqQ;
  MOD_Fifo<tUWide> INST_cache2_cacheD_memRespQ;
  MOD_Reg<tUInt8> INST_cache2_cacheD_mshr;
  MOD_Reg<tUInt8> INST_cache2_cacheD_start_fill;
  MOD_Fifo<tUWide> INST_cache2_cacheD_stb;
  MOD_Fifo<tUWide> INST_cache2_cacheD_upgrades;
  MOD_Reg<tUWide> INST_cache2_cacheD_working;
  MOD_Reg<tUWide> INST_cache2_cacheD_working_data;
  MOD_Reg<tUInt32> INST_cache2_cacheD_working_line;
  MOD_Reg<tUInt8> INST_cache2_cacheD_working_v;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache2_cacheI_bram1_memory;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache2_cacheI_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache2_cacheI_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache2_cacheI_bram2_memory;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache2_cacheI_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache2_cacheI_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_writeWithResp;
  MOD_Fifo<tUInt32> INST_cache2_cacheI_hitQ;
  MOD_Reg<tUInt8> INST_cache2_cacheI_is_downgrade;
  MOD_Reg<tUInt8> INST_cache2_cacheI_lockL1;
  MOD_Fifo<tUWide> INST_cache2_cacheI_memReqQ;
  MOD_Fifo<tUWide> INST_cache2_cacheI_memRespQ;
  MOD_Reg<tUInt8> INST_cache2_cacheI_mshr;
  MOD_Reg<tUInt8> INST_cache2_cacheI_start_fill;
  MOD_Fifo<tUWide> INST_cache2_cacheI_stb;
  MOD_Fifo<tUWide> INST_cache2_cacheI_upgrades;
  MOD_Reg<tUWide> INST_cache2_cacheI_working;
  MOD_Reg<tUWide> INST_cache2_cacheI_working_data;
  MOD_Reg<tUInt32> INST_cache2_cacheI_working_line;
  MOD_Reg<tUInt8> INST_cache2_cacheI_working_v;
  MOD_Fifo<tUInt8> INST_cache2_order_req;
  MOD_Fifo<tUInt32> INST_cache2_respD;
  MOD_Fifo<tUInt32> INST_cache2_respI;
  MOD_Fifo<tUWide> INST_cache2_upreqs;
  MOD_Reg<tUInt32> INST_cycle_count;
  MOD_Reg<tUWide> INST_dreq1;
  MOD_Reg<tUWide> INST_dreq2;
  MOD_Reg<tUWide> INST_ireq1;
  MOD_Reg<tUWide> INST_ireq2;
  MOD_Fifo<tUWide> INST_mmioreq1;
  MOD_Fifo<tUWide> INST_mmioreq2;
  MOD_BRAM<tUInt8,tUWide,tUInt8> INST_ppp_cacheL2_bram_memory;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_ppp_cacheL2_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_writeWithResp;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_hitQ;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_lockL1;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_memReqQ;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_memRespQ;
  MOD_Reg<tUWide> INST_ppp_cacheL2_missReq;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_mshr;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_start_fill;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_stb;
  MOD_Reg<tUWide> INST_ppp_cacheL2_working;
  MOD_Reg<tUWide> INST_ppp_cacheL2_working_line;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_working_v;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_ppp_mainMem_bram_memory;
  MOD_Reg<tUInt8> INST_ppp_mainMem_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_ppp_mainMem_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_ppp_mainMem_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_ppp_mainMem_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_ppp_mainMem_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_ppp_mainMem_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_writeWithResp;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_0_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_10_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_11_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_12_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_13_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_14_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_15_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_16_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_17_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_18_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_19_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_1_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_2_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_3_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_4_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_5_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_6_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_7_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_8_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_9_rv;
  MOD_Fifo<tUInt8> INST_ppp_order_req;
  MOD_mkpipelined INST_rv_core1;
  MOD_mkpipelined INST_rv_core2;
 
 /* Constructor */
 public:
  MOD_mktop_multicore(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_cache1_order_req_first____d2796;
  tUInt8 DEF_ppp_order_req_first____d2785;
  tUInt8 DEF_cache2_order_req_first____d2787;
  tUInt8 DEF_ppp_cacheL2_stb_first__401_BITS_537_TO_512_402_ETC___d2404;
  tUInt8 DEF_NOT_IF_ppp_cacheL2_bram_serverAdapter_outData__ETC___d2421;
  tUInt8 DEF_ppp_cacheL2_stb_notEmpty____d2397;
  tUInt8 DEF_NOT_ppp_cacheL2_stb_notEmpty__397___d2398;
  tUInt8 DEF_ppp_cacheL2_stb_notEmpty__397_AND_ppp_cacheL2__ETC___d2405;
  tUInt8 DEF_x__h120373;
  tUInt8 DEF_cache2_cacheI_stb_first__853_BITS_67_TO_36_854_ETC___d1856;
  tUInt8 DEF_cache2_cacheI_stb_notEmpty____d1849;
  tUInt8 DEF_NOT_IF_cache2_cacheI_bram1_serverAdapter_outDa_ETC___d1873;
  tUInt8 DEF_NOT_cache2_cacheI_stb_notEmpty__849___d1850;
  tUInt8 DEF_x__h103690;
  tUInt8 DEF_cache2_cacheI_stb_notEmpty__849_AND_cache2_cac_ETC___d1857;
  tUInt8 DEF_cache2_cacheD_stb_first__280_BITS_67_TO_36_281_ETC___d1283;
  tUInt8 DEF_cache2_cacheD_stb_notEmpty____d1276;
  tUInt8 DEF_NOT_IF_cache2_cacheD_bram1_serverAdapter_outDa_ETC___d1300;
  tUInt8 DEF_NOT_cache2_cacheD_stb_notEmpty__276___d1277;
  tUInt8 DEF_x__h74601;
  tUInt8 DEF_cache2_cacheD_stb_notEmpty__276_AND_cache2_cac_ETC___d1284;
  tUInt8 DEF_cache1_cacheI_stb_first__82_BITS_67_TO_36_83_E_ETC___d685;
  tUInt8 DEF_cache1_cacheI_stb_notEmpty____d678;
  tUInt8 DEF_NOT_IF_cache1_cacheI_bram1_serverAdapter_outDa_ETC___d702;
  tUInt8 DEF_NOT_cache1_cacheI_stb_notEmpty__78___d679;
  tUInt8 DEF_x__h44820;
  tUInt8 DEF_cache1_cacheI_stb_notEmpty__78_AND_cache1_cach_ETC___d686;
  tUInt8 DEF_cache1_cacheD_stb_first__09_BITS_67_TO_36_10_E_ETC___d112;
  tUInt8 DEF_cache1_cacheD_stb_notEmpty____d105;
  tUInt8 DEF_NOT_IF_cache1_cacheD_bram1_serverAdapter_outDa_ETC___d129;
  tUInt8 DEF_NOT_cache1_cacheD_stb_notEmpty__05___d106;
  tUInt8 DEF_x__h15726;
  tUInt8 DEF_cache1_cacheD_stb_notEmpty__05_AND_cache1_cach_ETC___d113;
  tUWide DEF_ppp_cacheL2_working___d2394;
  tUWide DEF_cache2_upreqs_first____d2771;
  tUWide DEF_cache2_cacheD_memReqQ_first____d2326;
  tUWide DEF_cache1_upreqs_first____d2743;
  tUWide DEF_cache1_cacheD_memReqQ_first____d1155;
  tUWide DEF_ppp_cacheL2_stb_first____d2401;
  tUWide DEF_ppp_cacheL2_working_line___d2454;
  tUWide DEF_ppp_cacheL2_bram_serverAdapter_outData_enqw_wget____d2350;
  tUWide DEF_ppp_cacheL2_bram_serverAdapter_outData_ff_first____d2408;
  tUWide DEF_ppp_mainMem_dl_d_19_rv_port0__read____d2718;
  tUWide DEF_ppp_mainMem_dl_d_0_rv_port1__read____d2700;
  tUWide DEF_cache2_cacheI_working___d1846;
  tUWide DEF_cache2_cacheD_working___d1273;
  tUWide DEF_cache1_cacheI_working___d675;
  tUWide DEF_cache1_cacheD_working___d102;
  tUWide DEF_cache2_cacheI_stb_first____d1853;
  tUWide DEF_cache2_cacheD_stb_first____d1280;
  tUWide DEF_cache1_cacheI_stb_first____d682;
  tUWide DEF_cache1_cacheD_stb_first____d109;
  tUInt32 DEF_cache2_cacheI_working_line___d2044;
  tUInt32 DEF_cache2_cacheI_bram1_serverAdapter_outData_enqw_ETC___d1752;
  tUInt32 DEF_cache2_cacheI_bram1_serverAdapter_outData_ff_f_ETC___d1860;
  tUInt32 DEF_cache2_cacheD_working_line___d1471;
  tUInt32 DEF_cache2_cacheD_bram1_serverAdapter_outData_enqw_ETC___d1179;
  tUInt32 DEF_cache2_cacheD_bram1_serverAdapter_outData_ff_f_ETC___d1287;
  tUInt32 DEF_cache1_cacheI_working_line___d873;
  tUInt32 DEF_cache1_cacheI_bram1_serverAdapter_outData_enqw_ETC___d581;
  tUInt32 DEF_cache1_cacheI_bram1_serverAdapter_outData_ff_f_ETC___d689;
  tUInt32 DEF_cache1_cacheD_working_line___d300;
  tUInt32 DEF_cache1_cacheD_bram1_serverAdapter_outData_enqw_ETC___d7;
  tUInt32 DEF_cache1_cacheD_bram1_serverAdapter_outData_ff_f_ETC___d116;
  tUInt8 DEF_b__h122235;
  tUInt8 DEF_b__h118758;
  tUInt8 DEF_b__h94130;
  tUInt8 DEF_b__h88946;
  tUInt8 DEF_b__h65041;
  tUInt8 DEF_b__h59857;
  tUInt8 DEF_b__h35260;
  tUInt8 DEF_b__h30076;
  tUInt8 DEF_b__h6158;
  tUInt8 DEF_b__h962;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_s1___d2529;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_s1___d2376;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_s1___d1826;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_s1___d1778;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_s1___d1253;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_s1___d1205;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_s1___d655;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_s1___d607;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_s1___d82;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_s1___d34;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_cnt_3_whas____d2508;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_cnt_2_whas____d2506;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_cnt_1_whas____d2505;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_outData_ff_i_no_ETC___d2499;
  tUInt8 DEF_ppp_cacheL2_memRespQ_notEmpty____d2479;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_cnt_3_whas____d2355;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_cnt_2_whas____d2353;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_cnt_1_whas____d2352;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_outData_ff_i_no_ETC___d2347;
  tUInt8 DEF_cache2_cacheI_memRespQ_notEmpty____d2122;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_cnt_3_whas____d1805;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_cnt_2_whas____d1803;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_cnt_1_whas____d1802;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_outData_ff_i_ETC___d1797;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_cnt_3_whas____d1757;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_cnt_2_whas____d1755;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_cnt_1_whas____d1754;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_outData_ff_i_ETC___d1749;
  tUInt8 DEF_cache2_cacheD_memRespQ_notEmpty____d1549;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_cnt_3_whas____d1232;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_cnt_2_whas____d1230;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_cnt_1_whas____d1229;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_outData_ff_i_ETC___d1224;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_cnt_3_whas____d1184;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_cnt_2_whas____d1182;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_cnt_1_whas____d1181;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_outData_ff_i_ETC___d1176;
  tUInt8 DEF_cache1_cacheI_memRespQ_notEmpty____d951;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_cnt_3_whas____d634;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_cnt_2_whas____d632;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_cnt_1_whas____d631;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_outData_ff_i_ETC___d626;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_cnt_3_whas____d586;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_cnt_2_whas____d584;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_cnt_1_whas____d583;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_outData_ff_i_ETC___d578;
  tUInt8 DEF_cache1_cacheD_memRespQ_notEmpty____d378;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_cnt_3_whas____d61;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_cnt_2_whas____d59;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_cnt_1_whas____d58;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_outData_ff_i_ETC___d53;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_cnt_3_whas____d12;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_cnt_2_whas____d10;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_cnt_1_whas____d9;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_outData_ff_i_ETC___d4;
  tUInt32 DEF__read_memReq_addr__h103646;
  tUInt32 DEF__read_memReq_addr__h74557;
  tUInt32 DEF__read_memReq_addr__h44776;
  tUInt32 DEF__read_memReq_addr__h15680;
  tUInt32 DEF__read_memReq_addr__h120330;
  tUInt32 DEF_y__h103686;
  tUInt32 DEF_x__h103716;
  tUInt32 DEF_y__h74597;
  tUInt32 DEF_x__h74627;
  tUInt32 DEF_y__h44816;
  tUInt32 DEF_x__h44846;
  tUInt32 DEF_y__h15722;
  tUInt32 DEF_x__h15752;
  tUInt32 DEF_x__h106158;
  tUInt32 DEF_x__h77069;
  tUInt32 DEF_x__h47288;
  tUInt32 DEF_x__h18197;
  tUInt32 DEF__read_tag__h106187;
  tUInt32 DEF_x_wget_tag__h88504;
  tUInt32 DEF_x_first_tag__h99569;
  tUInt32 DEF__read_tag__h77098;
  tUInt32 DEF_x_wget_tag__h59415;
  tUInt32 DEF_x_first_tag__h70480;
  tUInt32 DEF__read_tag__h47317;
  tUInt32 DEF_x_wget_tag__h29634;
  tUInt32 DEF_x_first_tag__h40699;
  tUInt32 DEF__read_tag__h18226;
  tUInt32 DEF_x_first_tag__h11603;
  tUInt32 DEF_x_wget_tag__h520;
  tUInt32 DEF_y__h120369;
  tUInt32 DEF_x__h120554;
  tUInt32 DEF__read_tag__h120583;
  tUInt32 DEF_x_first_tag__h120209;
  tUInt32 DEF_x_wget_tag__h118290;
  tUInt8 DEF_x__h103706;
  tUInt8 DEF_x__h74617;
  tUInt8 DEF_x__h44836;
  tUInt8 DEF_x__h15742;
  tUInt8 DEF_x__h120826;
  tUInt8 DEF_x_first_valid__h120208;
  tUInt8 DEF_x_wget_valid__h118289;
  tUInt8 DEF_x__h108521;
  tUInt8 DEF_x_wget_valid__h88503;
  tUInt8 DEF_x_first_valid__h99568;
  tUInt8 DEF_x__h79432;
  tUInt8 DEF_x_wget_valid__h59414;
  tUInt8 DEF_x_first_valid__h70479;
  tUInt8 DEF_x__h49651;
  tUInt8 DEF_x_wget_valid__h29633;
  tUInt8 DEF_x_first_valid__h40698;
  tUInt8 DEF_x__h20560;
  tUInt8 DEF_x_first_valid__h11602;
  tUInt8 DEF_x_wget_valid__h519;
  tUInt8 DEF_ppp_cacheL2_working_394_BIT_538___d2395;
  tUInt8 DEF_cache2_upreqs_first__771_BIT_538___d2772;
  tUInt8 DEF_cache1_upreqs_first__743_BIT_538___d2744;
  tUInt8 DEF_cache2_cacheD_memReqQ_first__326_BIT_538___d2327;
  tUInt8 DEF_cache1_cacheD_memReqQ_first__155_BIT_538___d1156;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_s1_529_BIT_0___d2530;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_s1_376_BIT_0___d2377;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_s1_826_BIT_0___d1827;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_s1_778_BIT_0___d1779;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_s1_253_BIT_0___d1254;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_s1_205_BIT_0___d1206;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_s1_55_BIT_0___d656;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_s1_07_BIT_0___d608;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_s1_2_BIT_0___d83;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_s1_4_BIT_0___d35;
  tUInt32 DEF_x__h103685;
  tUInt32 DEF_x__h74596;
  tUInt32 DEF_x__h44815;
  tUInt32 DEF_x__h15721;
  tUInt32 DEF_x__h120368;
  tUInt8 DEF_cache2_cacheI_working_846_BITS_71_TO_68_847_EQ_0___d1848;
  tUInt8 DEF_cache2_cacheD_working_273_BITS_71_TO_68_274_EQ_0___d1275;
  tUInt8 DEF_cache1_cacheI_working_75_BITS_71_TO_68_76_EQ_0___d677;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_71_TO_68_03_EQ_0___d104;
  tUInt8 DEF_cache2_cacheI_stb_first__853_BITS_67_TO_49_043_ETC___d2046;
  tUInt8 DEF_cache2_cacheI_working_846_BITS_67_TO_49_879_EQ_ETC___d1880;
  tUInt8 DEF_IF_cache2_cacheI_bram1_serverAdapter_outData_f_ETC___d1866;
  tUInt8 DEF_cache2_cacheD_stb_first__280_BITS_67_TO_49_470_ETC___d1473;
  tUInt8 DEF_cache2_cacheD_working_273_BITS_67_TO_49_306_EQ_ETC___d1307;
  tUInt8 DEF_IF_cache2_cacheD_bram1_serverAdapter_outData_f_ETC___d1293;
  tUInt8 DEF_cache1_cacheI_stb_first__82_BITS_67_TO_49_72_E_ETC___d875;
  tUInt8 DEF_cache1_cacheI_working_75_BITS_67_TO_49_08_EQ_I_ETC___d709;
  tUInt8 DEF_IF_cache1_cacheI_bram1_serverAdapter_outData_f_ETC___d695;
  tUInt8 DEF_cache1_cacheD_stb_first__09_BITS_67_TO_49_99_E_ETC___d302;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_67_TO_49_35_EQ_I_ETC___d136;
  tUInt8 DEF_IF_cache1_cacheD_bram1_serverAdapter_outData_f_ETC___d122;
  tUInt8 DEF_ppp_cacheL2_stb_first__401_BITS_537_TO_520_453_ETC___d2456;
  tUInt8 DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_ff_i_ETC___d2414;
  tUInt8 DEF_ppp_cacheL2_working_line_454_BITS_531_TO_530_4_ETC___d2468;
  tUInt8 DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_ff_i_ETC___d2420;
  tUInt8 DEF_cache2_cacheI_working_line_044_BITS_20_TO_19_0_ETC___d2086;
  tUInt8 DEF_IF_cache2_cacheI_bram1_serverAdapter_outData_f_ETC___d1872;
  tUInt8 DEF_cache2_cacheD_working_line_471_BITS_20_TO_19_5_ETC___d1513;
  tUInt8 DEF_IF_cache2_cacheD_bram1_serverAdapter_outData_f_ETC___d1299;
  tUInt8 DEF_cache1_cacheI_working_line_73_BITS_20_TO_19_14_ETC___d915;
  tUInt8 DEF_IF_cache1_cacheI_bram1_serverAdapter_outData_f_ETC___d701;
  tUInt8 DEF_cache1_cacheD_working_line_00_BITS_20_TO_19_41_ETC___d342;
  tUInt8 DEF_IF_cache1_cacheD_bram1_serverAdapter_outData_f_ETC___d128;
  tUInt8 DEF_NOT_cache1_order_req_first__796___d2799;
  tUInt8 DEF_NOT_cache2_order_req_first__787___d2790;
  tUInt8 DEF_NOT_ppp_cacheL2_stb_first__401_BITS_537_TO_520_ETC___d2457;
  tUInt8 DEF_NOT_cache2_cacheI_stb_first__853_BITS_67_TO_49_ETC___d2047;
  tUInt8 DEF_NOT_cache2_cacheD_stb_first__280_BITS_67_TO_49_ETC___d1474;
  tUInt8 DEF_NOT_cache1_cacheI_stb_first__82_BITS_67_TO_49__ETC___d876;
  tUInt8 DEF_NOT_cache1_cacheD_stb_first__09_BITS_67_TO_49__ETC___d303;
  tUInt8 DEF_NOT_ppp_cacheL2_working_394_BIT_538_395___d2437;
  tUInt8 DEF_NOT_cache2_cacheI_working_846_BITS_71_TO_68_84_ETC___d1906;
  tUInt8 DEF_NOT_cache2_cacheD_working_273_BITS_71_TO_68_27_ETC___d1333;
  tUInt8 DEF_NOT_cache1_cacheI_working_75_BITS_71_TO_68_76__ETC___d735;
  tUInt8 DEF_NOT_cache1_cacheD_working_02_BITS_71_TO_68_03__ETC___d162;
 
 /* Local definitions */
 private:
  tUInt8 DEF__read_offset__h103641;
  tUInt8 DEF__read_offset__h74552;
  tUInt8 DEF__read_offset__h44771;
  tUInt8 DEF__read_offset__h15675;
  tUWide DEF_rv_core2_getMMIOReq___d2930;
  tUWide DEF_rv_core2_getDReq___d2909;
  tUWide DEF_rv_core2_getIReq___d2887;
  tUWide DEF_rv_core1_getMMIOReq___d2864;
  tUWide DEF_rv_core1_getDReq___d2843;
  tUWide DEF_rv_core1_getIReq___d2821;
  tUWide DEF_ppp_cacheL2_memReqQ_first____d2712;
  tUWide DEF_cache2_cacheI_memReqQ_first____d2324;
  tUWide DEF_cache1_cacheI_memReqQ_first____d1153;
  tUWide DEF_ppp_cacheL2_bram_memory_read____d2383;
  tUWide DEF_ppp_mainMem_dl_d_19_rv_port1__read____d2547;
  tUWide DEF_ppp_mainMem_dl_d_18_rv_port1__read____d2556;
  tUWide DEF_ppp_mainMem_dl_d_18_rv_port0__read____d2545;
  tUWide DEF_ppp_mainMem_dl_d_17_rv_port1__read____d2564;
  tUWide DEF_ppp_mainMem_dl_d_17_rv_port0__read____d2554;
  tUWide DEF_ppp_mainMem_dl_d_16_rv_port1__read____d2572;
  tUWide DEF_ppp_mainMem_dl_d_16_rv_port0__read____d2562;
  tUWide DEF_ppp_mainMem_dl_d_15_rv_port1__read____d2580;
  tUWide DEF_ppp_mainMem_dl_d_15_rv_port0__read____d2570;
  tUWide DEF_ppp_mainMem_dl_d_14_rv_port1__read____d2588;
  tUWide DEF_ppp_mainMem_dl_d_14_rv_port0__read____d2578;
  tUWide DEF_ppp_mainMem_dl_d_13_rv_port1__read____d2596;
  tUWide DEF_ppp_mainMem_dl_d_13_rv_port0__read____d2586;
  tUWide DEF_ppp_mainMem_dl_d_12_rv_port1__read____d2604;
  tUWide DEF_ppp_mainMem_dl_d_12_rv_port0__read____d2594;
  tUWide DEF_ppp_mainMem_dl_d_11_rv_port1__read____d2612;
  tUWide DEF_ppp_mainMem_dl_d_11_rv_port0__read____d2602;
  tUWide DEF_ppp_mainMem_dl_d_10_rv_port1__read____d2620;
  tUWide DEF_ppp_mainMem_dl_d_10_rv_port0__read____d2610;
  tUWide DEF_ppp_mainMem_dl_d_9_rv_port1__read____d2628;
  tUWide DEF_ppp_mainMem_dl_d_9_rv_port0__read____d2618;
  tUWide DEF_ppp_mainMem_dl_d_8_rv_port1__read____d2636;
  tUWide DEF_ppp_mainMem_dl_d_8_rv_port0__read____d2626;
  tUWide DEF_ppp_mainMem_dl_d_7_rv_port1__read____d2644;
  tUWide DEF_ppp_mainMem_dl_d_7_rv_port0__read____d2634;
  tUWide DEF_ppp_mainMem_dl_d_6_rv_port1__read____d2652;
  tUWide DEF_ppp_mainMem_dl_d_6_rv_port0__read____d2642;
  tUWide DEF_ppp_mainMem_dl_d_5_rv_port1__read____d2660;
  tUWide DEF_ppp_mainMem_dl_d_5_rv_port0__read____d2650;
  tUWide DEF_ppp_mainMem_dl_d_4_rv_port1__read____d2668;
  tUWide DEF_ppp_mainMem_dl_d_4_rv_port0__read____d2658;
  tUWide DEF_ppp_mainMem_dl_d_3_rv_port1__read____d2676;
  tUWide DEF_ppp_mainMem_dl_d_3_rv_port0__read____d2666;
  tUWide DEF_ppp_mainMem_dl_d_2_rv_port1__read____d2684;
  tUWide DEF_ppp_mainMem_dl_d_2_rv_port0__read____d2674;
  tUWide DEF_ppp_mainMem_dl_d_1_rv_port1__read____d2692;
  tUWide DEF_ppp_mainMem_dl_d_1_rv_port0__read____d2682;
  tUWide DEF_ppp_mainMem_dl_d_0_rv_port0__read____d2690;
  tUWide DEF_x_wget__h121742;
  tUWide DEF_x_first__h121627;
  tUWide DEF_v__h122805;
  tUWide DEF_data__h120984;
  tUWide DEF_v__h138804;
  tUWide DEF_cache2_cacheI_memRespQ_first____d2135;
  tUWide DEF_cache2_cacheI_working_data__h109391;
  tUWide DEF_cache2_cacheI_bram2_serverAdapter_outData_enqw_ETC___d1800;
  tUWide DEF_cache2_cacheI_bram2_serverAdapter_outData_ff_f_ETC___d1899;
  tUWide DEF_cache2_cacheI_bram2_memory_read____d1833;
  tUWide DEF_cache2_cacheD_memRespQ_first____d1562;
  tUWide DEF_cache2_cacheD_working_data__h80302;
  tUWide DEF_cache2_cacheD_bram2_serverAdapter_outData_enqw_ETC___d1227;
  tUWide DEF_cache2_cacheD_bram2_serverAdapter_outData_ff_f_ETC___d1326;
  tUWide DEF_cache2_cacheD_bram2_memory_read____d1260;
  tUWide DEF_cache1_cacheI_memRespQ_first____d964;
  tUWide DEF_cache1_cacheI_working_data__h50521;
  tUWide DEF_cache1_cacheI_bram2_serverAdapter_outData_enqw_ETC___d629;
  tUWide DEF_cache1_cacheI_bram2_serverAdapter_outData_ff_f_ETC___d728;
  tUWide DEF_cache1_cacheI_bram2_memory_read____d662;
  tUWide DEF_cache1_cacheD_memRespQ_first____d391;
  tUWide DEF_cache1_cacheD_working_data__h21432;
  tUWide DEF_cache1_cacheD_bram2_serverAdapter_outData_enqw_ETC___d56;
  tUWide DEF_cache1_cacheD_bram2_serverAdapter_outData_ff_f_ETC___d155;
  tUWide DEF_cache1_cacheD_bram2_memory_read____d89;
  tUWide DEF_cache2_cacheD_upgrades_first____d2763;
  tUWide DEF_cache1_cacheD_upgrades_first____d2733;
  tUWide DEF_mmioreq2_first____d2947;
  tUWide DEF_dreq2___d2923;
  tUWide DEF_ireq2___d2898;
  tUWide DEF_mmioreq1_first____d2881;
  tUWide DEF_dreq1___d2857;
  tUWide DEF_ireq1___d2832;
  tUInt8 DEF_cache2_cacheI_is_downgrade__h103751;
  tUInt8 DEF_cache2_cacheD_is_downgrade__h74662;
  tUInt8 DEF_cache1_cacheI_is_downgrade__h44881;
  tUInt8 DEF_cache1_cacheD_is_downgrade__h15787;
  tUWide DEF_ppp_cacheL2_working_394_BITS_538_TO_0___d2452;
  tUWide DEF_ppp_cacheL2_working_394_BITS_537_TO_0___d2436;
  tUWide DEF_din_datain_data__h121202;
  tUWide DEF_x3__h132986;
  tUWide DEF_x__h120408;
  tUWide DEF_x_data__h120863;
  tUWide DEF_x_first_data__h120210;
  tUWide DEF_x_wget_data__h118291;
  tUWide DEF_x__h133165;
  tUWide DEF_x__h132676;
  tUWide DEF_x__h132418;
  tUWide DEF_x__h132160;
  tUWide DEF_x__h131902;
  tUWide DEF_x__h131644;
  tUWide DEF_x__h131386;
  tUWide DEF_x__h131128;
  tUWide DEF_x__h130870;
  tUWide DEF_x__h130612;
  tUWide DEF_x__h130354;
  tUWide DEF_x__h130096;
  tUWide DEF_x__h129838;
  tUWide DEF_x__h129580;
  tUWide DEF_x__h129322;
  tUWide DEF_x__h129064;
  tUWide DEF_x__h128806;
  tUWide DEF_x__h128548;
  tUWide DEF_x__h128290;
  tUWide DEF_x__h128032;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__135_BITS_511_TO_480___d2158;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__135_BITS_479_TO_448___d2157;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__135_BITS_447_TO_416___d2155;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__135_BITS_415_TO_384___d2154;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__135_BITS_383_TO_352___d2152;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__135_BITS_351_TO_320___d2151;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__135_BITS_319_TO_288___d2149;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__135_BITS_287_TO_256___d2148;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__135_BITS_255_TO_224___d2146;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__135_BITS_223_TO_192___d2145;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__135_BITS_191_TO_160___d2143;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__135_BITS_159_TO_128___d2142;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__135_BITS_127_TO_96___d2140;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__135_BITS_95_TO_64___d2139;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__135_BITS_63_TO_32___d2137;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__135_BITS_31_TO_0___d2136;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__562_BITS_511_TO_480___d1585;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__562_BITS_479_TO_448___d1584;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__562_BITS_447_TO_416___d1582;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__562_BITS_415_TO_384___d1581;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__562_BITS_383_TO_352___d1579;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__562_BITS_351_TO_320___d1578;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__562_BITS_319_TO_288___d1576;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__562_BITS_287_TO_256___d1575;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__562_BITS_255_TO_224___d1573;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__562_BITS_223_TO_192___d1572;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__562_BITS_191_TO_160___d1570;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__562_BITS_159_TO_128___d1569;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__562_BITS_127_TO_96___d1567;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__562_BITS_95_TO_64___d1566;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__562_BITS_63_TO_32___d1564;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__562_BITS_31_TO_0___d1563;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__64_BITS_511_TO_480___d987;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__64_BITS_479_TO_448___d986;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__64_BITS_447_TO_416___d984;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__64_BITS_415_TO_384___d983;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__64_BITS_383_TO_352___d981;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__64_BITS_351_TO_320___d980;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__64_BITS_319_TO_288___d978;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__64_BITS_287_TO_256___d977;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__64_BITS_255_TO_224___d975;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__64_BITS_223_TO_192___d974;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__64_BITS_191_TO_160___d972;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__64_BITS_159_TO_128___d971;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__64_BITS_127_TO_96___d969;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__64_BITS_95_TO_64___d968;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__64_BITS_63_TO_32___d966;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__64_BITS_31_TO_0___d965;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__91_BITS_511_TO_480___d414;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__91_BITS_479_TO_448___d413;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__91_BITS_447_TO_416___d411;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__91_BITS_415_TO_384___d410;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__91_BITS_383_TO_352___d408;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__91_BITS_351_TO_320___d407;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__91_BITS_319_TO_288___d405;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__91_BITS_287_TO_256___d404;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__91_BITS_255_TO_224___d402;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__91_BITS_223_TO_192___d401;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__91_BITS_191_TO_160___d399;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__91_BITS_159_TO_128___d398;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__91_BITS_127_TO_96___d396;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__91_BITS_95_TO_64___d395;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__91_BITS_63_TO_32___d393;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__91_BITS_31_TO_0___d392;
  tUInt32 DEF_x__h103782;
  tUInt32 DEF_x__h74693;
  tUInt32 DEF_x__h44912;
  tUInt32 DEF_x__h15818;
  tUInt32 DEF_x__h111952;
  tUInt32 DEF_x__h82863;
  tUInt32 DEF_x__h53082;
  tUInt32 DEF_x__h23993;
  tUInt8 DEF__read_idx__h120324;
  tUInt8 DEF__read_idx__h103639;
  tUInt8 DEF__read_idx__h74550;
  tUInt8 DEF__read_idx__h44769;
  tUInt8 DEF__read_idx__h15673;
  tUWide DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_ff_i_ETC___d2435;
  tUWide DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_enqw_ETC___d2434;
  tUWide DEF_v__h133032;
  tUWide DEF_IF_ppp_mainMem_bram_serverAdapter_outData_ff_i_ETC___d2705;
  tUWide DEF_x__h121840;
  tUWide DEF_IF_ppp_cacheL2_stb_notEmpty__397_AND_ppp_cache_ETC___d2447;
  tUWide DEF_x__h120423;
  tUWide DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_enqw_ETC___d2445;
  tUWide DEF_IF_cache2_cacheI_working_846_BIT_71_166_THEN_I_ETC___d2318;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2274;
  tUWide DEF_IF_cache2_cacheI_working_846_BIT_70_168_THEN_I_ETC___d2317;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2298;
  tUWide DEF_IF_cache2_cacheI_working_846_BIT_69_169_THEN_I_ETC___d2316;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2306;
  tUWide DEF_IF_cache2_cacheI_working_846_BIT_68_170_THEN_I_ETC___d2315;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2314;
  tUWide DEF_cache2_cacheI_memRespQ_first__135_BITS_31_TO_0_ETC___d2159;
  tUWide DEF_IF_cache2_cacheI_bram2_serverAdapter_outData_f_ETC___d1901;
  tUWide DEF_IF_cache2_cacheI_bram2_serverAdapter_outData_e_ETC___d1900;
  tUWide DEF_IF_cache2_cacheD_working_273_BIT_71_593_THEN_I_ETC___d1745;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1701;
  tUWide DEF_IF_cache2_cacheD_working_273_BIT_70_595_THEN_I_ETC___d1744;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1725;
  tUWide DEF_IF_cache2_cacheD_working_273_BIT_69_596_THEN_I_ETC___d1743;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1733;
  tUWide DEF_IF_cache2_cacheD_working_273_BIT_68_597_THEN_I_ETC___d1742;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1741;
  tUWide DEF_cache2_cacheD_memRespQ_first__562_BITS_31_TO_0_ETC___d1586;
  tUWide DEF_IF_cache2_cacheD_bram2_serverAdapter_outData_f_ETC___d1328;
  tUWide DEF_IF_cache2_cacheD_bram2_serverAdapter_outData_e_ETC___d1327;
  tUWide DEF_IF_cache1_cacheI_working_75_BIT_71_95_THEN_IF__ETC___d1147;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d1103;
  tUWide DEF_IF_cache1_cacheI_working_75_BIT_70_97_THEN_IF__ETC___d1146;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d1127;
  tUWide DEF_IF_cache1_cacheI_working_75_BIT_69_98_THEN_IF__ETC___d1145;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d1135;
  tUWide DEF_IF_cache1_cacheI_working_75_BIT_68_99_THEN_IF__ETC___d1144;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d1143;
  tUWide DEF_cache1_cacheI_memRespQ_first__64_BITS_31_TO_0__ETC___d988;
  tUWide DEF_IF_cache1_cacheI_bram2_serverAdapter_outData_f_ETC___d730;
  tUWide DEF_IF_cache1_cacheI_bram2_serverAdapter_outData_e_ETC___d729;
  tUWide DEF_IF_cache1_cacheD_working_02_BIT_71_22_THEN_IF__ETC___d574;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d530;
  tUWide DEF_IF_cache1_cacheD_working_02_BIT_70_24_THEN_IF__ETC___d573;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d554;
  tUWide DEF_IF_cache1_cacheD_working_02_BIT_69_25_THEN_IF__ETC___d572;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d562;
  tUWide DEF_IF_cache1_cacheD_working_02_BIT_68_26_THEN_IF__ETC___d571;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d570;
  tUWide DEF_cache1_cacheD_memRespQ_first__91_BITS_31_TO_0__ETC___d415;
  tUWide DEF_IF_cache1_cacheD_bram2_serverAdapter_outData_f_ETC___d157;
  tUWide DEF_IF_cache1_cacheD_bram2_serverAdapter_outData_e_ETC___d156;
  tUInt8 DEF_cache2_cacheI_working_846_BITS_3_TO_0_988_EQ_0___d2036;
  tUInt8 DEF_cache2_cacheI_working_846_BITS_3_TO_0_988_EQ_1___d2034;
  tUInt8 DEF_cache2_cacheI_working_846_BITS_3_TO_0_988_EQ_2___d2031;
  tUInt8 DEF_cache2_cacheI_working_846_BITS_3_TO_0_988_EQ_3___d2029;
  tUInt8 DEF_cache2_cacheI_working_846_BITS_3_TO_0_988_EQ_4___d2026;
  tUInt8 DEF_cache2_cacheI_working_846_BITS_3_TO_0_988_EQ_5___d2024;
  tUInt8 DEF_cache2_cacheI_working_846_BITS_3_TO_0_988_EQ_6___d2021;
  tUInt8 DEF_cache2_cacheI_working_846_BITS_3_TO_0_988_EQ_7___d2019;
  tUInt8 DEF_cache2_cacheI_working_846_BITS_3_TO_0_988_EQ_8___d2016;
  tUInt8 DEF_cache2_cacheI_working_846_BITS_3_TO_0_988_EQ_9___d2014;
  tUInt8 DEF_cache2_cacheI_working_846_BITS_3_TO_0_988_EQ_10___d2011;
  tUInt8 DEF_cache2_cacheI_working_846_BITS_3_TO_0_988_EQ_11___d2009;
  tUInt8 DEF_cache2_cacheI_working_846_BITS_3_TO_0_988_EQ_12___d2006;
  tUInt8 DEF_cache2_cacheI_working_846_BITS_3_TO_0_988_EQ_13___d2004;
  tUInt8 DEF_cache2_cacheI_working_846_BITS_3_TO_0_988_EQ_14___d2001;
  tUInt8 DEF_cache2_cacheI_working_846_BITS_3_TO_0_988_EQ_15___d1998;
  tUInt8 DEF_cache2_cacheD_working_273_BITS_3_TO_0_415_EQ_0___d1463;
  tUInt8 DEF_cache2_cacheD_working_273_BITS_3_TO_0_415_EQ_1___d1461;
  tUInt8 DEF_cache2_cacheD_working_273_BITS_3_TO_0_415_EQ_2___d1458;
  tUInt8 DEF_cache2_cacheD_working_273_BITS_3_TO_0_415_EQ_3___d1456;
  tUInt8 DEF_cache2_cacheD_working_273_BITS_3_TO_0_415_EQ_4___d1453;
  tUInt8 DEF_cache2_cacheD_working_273_BITS_3_TO_0_415_EQ_5___d1451;
  tUInt8 DEF_cache2_cacheD_working_273_BITS_3_TO_0_415_EQ_6___d1448;
  tUInt8 DEF_cache2_cacheD_working_273_BITS_3_TO_0_415_EQ_7___d1446;
  tUInt8 DEF_cache2_cacheD_working_273_BITS_3_TO_0_415_EQ_8___d1443;
  tUInt8 DEF_cache2_cacheD_working_273_BITS_3_TO_0_415_EQ_9___d1441;
  tUInt8 DEF_cache2_cacheD_working_273_BITS_3_TO_0_415_EQ_10___d1438;
  tUInt8 DEF_cache2_cacheD_working_273_BITS_3_TO_0_415_EQ_11___d1436;
  tUInt8 DEF_cache2_cacheD_working_273_BITS_3_TO_0_415_EQ_12___d1433;
  tUInt8 DEF_cache2_cacheD_working_273_BITS_3_TO_0_415_EQ_13___d1431;
  tUInt8 DEF_cache2_cacheD_working_273_BITS_3_TO_0_415_EQ_14___d1428;
  tUInt8 DEF_cache2_cacheD_working_273_BITS_3_TO_0_415_EQ_15___d1425;
  tUInt8 DEF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ_0___d865;
  tUInt8 DEF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ_1___d863;
  tUInt8 DEF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ_2___d860;
  tUInt8 DEF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ_3___d858;
  tUInt8 DEF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ_4___d855;
  tUInt8 DEF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ_5___d853;
  tUInt8 DEF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ_6___d850;
  tUInt8 DEF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ_7___d848;
  tUInt8 DEF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ_8___d845;
  tUInt8 DEF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ_9___d843;
  tUInt8 DEF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ_10___d840;
  tUInt8 DEF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ_11___d838;
  tUInt8 DEF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ_12___d835;
  tUInt8 DEF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ_13___d833;
  tUInt8 DEF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ_14___d830;
  tUInt8 DEF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ_15___d827;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ_0___d292;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ_1___d290;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ_2___d287;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ_3___d285;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ_4___d282;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ_5___d280;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ_6___d277;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ_7___d275;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ_8___d272;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ_9___d270;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ_10___d267;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ_11___d265;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ_12___d262;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ_13___d260;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ_14___d257;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ_15___d254;
  tUInt8 DEF__0_CONCAT_DONTCARE___d25;
  tUInt8 DEF_NOT_cache2_cacheI_is_downgrade_908___d1917;
  tUInt8 DEF_NOT_cache2_cacheD_is_downgrade_335___d1344;
  tUInt8 DEF_NOT_cache1_cacheI_is_downgrade_37___d746;
  tUInt8 DEF_NOT_cache1_cacheD_is_downgrade_64___d173;
  tUInt64 DEF__0_CONCAT_cache2_cacheI_working_846_BITS_71_TO__ETC___d1995;
  tUInt64 DEF__0_CONCAT_cache2_cacheD_working_273_BITS_71_TO__ETC___d1422;
  tUInt64 DEF__0_CONCAT_cache1_cacheI_working_75_BITS_71_TO_6_ETC___d824;
  tUInt64 DEF__0_CONCAT_cache1_cacheD_working_02_BITS_71_TO_6_ETC___d251;
  tUWide DEF_cache1_upreqs_first__743_BITS_537_TO_512_752_C_ETC___d2753;
  tUWide DEF_cache2_upreqs_first__771_BITS_537_TO_512_779_C_ETC___d2780;
  tUWide DEF__1_CONCAT_ppp_cacheL2_stb_first__401___d2466;
  tUWide DEF__1_CONCAT_ppp_cacheL2_working_line_454_BITS_529_ETC___d2476;
  tUWide DEF__1_CONCAT_cache2_cacheI_working_line_044_BITS_1_ETC___d2118;
  tUWide DEF_x_data__h108558;
  tUWide DEF__1_CONCAT_cache2_cacheD_working_line_471_BITS_1_ETC___d1545;
  tUWide DEF_x_data__h79469;
  tUWide DEF__1_CONCAT_cache1_cacheD_working_line_00_BITS_18_ETC___d374;
  tUWide DEF_x_data__h20599;
  tUWide DEF__1_CONCAT_cache1_cacheI_working_line_73_BITS_18_ETC___d947;
  tUWide DEF_x_data__h49688;
  tUWide DEF__0_CONCAT_cache2_cacheI_working_846_CONCAT_DONT_ETC___d2121;
  tUWide DEF__0_CONCAT_cache2_cacheD_working_273_CONCAT_DONT_ETC___d1548;
  tUWide DEF__0_CONCAT_cache1_cacheI_working_75_CONCAT_DONTCARE___d950;
  tUWide DEF__0_CONCAT_cache1_cacheD_working_02_CONCAT_DONTCARE___d377;
  tUWide DEF__2_CONCAT_ppp_cacheL2_stb_first__401_BITS_537_T_ETC___d2465;
  tUWide DEF__1_CONCAT_ppp_cacheL2_working_394_BITS_564_TO_5_ETC___d2491;
  tUWide DEF__1_CONCAT_ppp_cacheL2_working_394_BITS_564_TO_5_ETC___d2495;
  tUWide DEF__1_CONCAT_IF_ppp_mainMem_bram_serverAdapter_out_ETC___d2706;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_0_rv_port0__read__69_ETC___d2697;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_1_rv_port0__read__68_ETC___d2689;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_2_rv_port0__read__67_ETC___d2681;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_3_rv_port0__read__66_ETC___d2673;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_4_rv_port0__read__65_ETC___d2665;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_5_rv_port0__read__65_ETC___d2657;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_6_rv_port0__read__64_ETC___d2649;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_7_rv_port0__read__63_ETC___d2641;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_8_rv_port0__read__62_ETC___d2633;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_9_rv_port0__read__61_ETC___d2625;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_10_rv_port0__read__6_ETC___d2617;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_11_rv_port0__read__6_ETC___d2609;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_12_rv_port0__read__5_ETC___d2601;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_13_rv_port0__read__5_ETC___d2593;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_14_rv_port0__read__5_ETC___d2585;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_15_rv_port0__read__5_ETC___d2577;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_16_rv_port0__read__5_ETC___d2569;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_18_rv_port0__read__5_ETC___d2553;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_17_rv_port0__read__5_ETC___d2561;
  tUWide DEF__0_CONCAT_DONTCARE___d2551;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2313;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2305;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2295;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2263;
  tUWide DEF_cache2_cacheI_memRespQ_first__135_BITS_31_TO_0_ETC___d2156;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2079;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2076;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2038;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2033;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1740;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1732;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1722;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1690;
  tUWide DEF_cache2_cacheD_memRespQ_first__562_BITS_31_TO_0_ETC___d1583;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1506;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1503;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1465;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1460;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d1142;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d1134;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d1124;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d1092;
  tUWide DEF_cache1_cacheI_memRespQ_first__64_BITS_31_TO_0__ETC___d985;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d908;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d905;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d867;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d862;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d569;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d561;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d551;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d519;
  tUWide DEF_cache1_cacheD_memRespQ_first__91_BITS_31_TO_0__ETC___d412;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d294;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d289;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d335;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d332;
  tUWide DEF_cache2_cacheI_working_data_093_BITS_127_TO_96__ETC___d2116;
  tUWide DEF_cache2_cacheD_working_data_520_BITS_127_TO_96__ETC___d1543;
  tUWide DEF_cache1_cacheD_working_data_49_BITS_127_TO_96_5_ETC___d372;
  tUWide DEF_cache1_cacheI_working_data_22_BITS_127_TO_96_2_ETC___d945;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2312;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2304;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2292;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2252;
  tUWide DEF_cache2_cacheI_memRespQ_first__135_BITS_31_TO_0_ETC___d2153;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2073;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2028;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1739;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1731;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1719;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1679;
  tUWide DEF_cache2_cacheD_memRespQ_first__562_BITS_31_TO_0_ETC___d1580;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1500;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1455;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d1141;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d1133;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d1121;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d1081;
  tUWide DEF_cache1_cacheI_memRespQ_first__64_BITS_31_TO_0__ETC___d982;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d902;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d857;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d568;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d560;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d548;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d508;
  tUWide DEF_cache1_cacheD_memRespQ_first__91_BITS_31_TO_0__ETC___d409;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d284;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d329;
  tUWide DEF_cache2_cacheI_working_data_093_BITS_255_TO_224_ETC___d2115;
  tUWide DEF_cache2_cacheD_working_data_520_BITS_255_TO_224_ETC___d1542;
  tUWide DEF_cache1_cacheD_working_data_49_BITS_255_TO_224__ETC___d371;
  tUWide DEF_cache1_cacheI_working_data_22_BITS_255_TO_224__ETC___d944;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2311;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2303;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2289;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2241;
  tUWide DEF_cache2_cacheI_memRespQ_first__135_BITS_31_TO_0_ETC___d2150;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2070;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2023;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1738;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1730;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1716;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1668;
  tUWide DEF_cache2_cacheD_memRespQ_first__562_BITS_31_TO_0_ETC___d1577;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1497;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1450;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d1140;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d1132;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d1118;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d1070;
  tUWide DEF_cache1_cacheI_memRespQ_first__64_BITS_31_TO_0__ETC___d979;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d899;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d852;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d567;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d559;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d545;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d497;
  tUWide DEF_cache1_cacheD_memRespQ_first__91_BITS_31_TO_0__ETC___d406;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d279;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d326;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2310;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2302;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2286;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2230;
  tUWide DEF_cache2_cacheI_memRespQ_first__135_BITS_31_TO_0_ETC___d2147;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2067;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2018;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1737;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1729;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1713;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1657;
  tUWide DEF_cache2_cacheD_memRespQ_first__562_BITS_31_TO_0_ETC___d1574;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1494;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1445;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d1139;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d1131;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d1115;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d1059;
  tUWide DEF_cache1_cacheI_memRespQ_first__64_BITS_31_TO_0__ETC___d976;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d896;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d847;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d566;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d558;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d542;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d486;
  tUWide DEF_cache1_cacheD_memRespQ_first__91_BITS_31_TO_0__ETC___d403;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d274;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d323;
  tUWide DEF_cache2_cacheI_working_data_093_BITS_383_TO_352_ETC___d2114;
  tUWide DEF_cache2_cacheD_working_data_520_BITS_383_TO_352_ETC___d1541;
  tUWide DEF_cache1_cacheD_working_data_49_BITS_383_TO_352__ETC___d370;
  tUWide DEF_cache1_cacheI_working_data_22_BITS_383_TO_352__ETC___d943;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2309;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2301;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2283;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2219;
  tUWide DEF_cache2_cacheI_memRespQ_first__135_BITS_31_TO_0_ETC___d2144;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2064;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2013;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1736;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1728;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1710;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1646;
  tUWide DEF_cache2_cacheD_memRespQ_first__562_BITS_31_TO_0_ETC___d1571;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1491;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1440;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d1138;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d1130;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d1112;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d1048;
  tUWide DEF_cache1_cacheI_memRespQ_first__64_BITS_31_TO_0__ETC___d973;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d893;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d842;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d565;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d557;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d539;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d475;
  tUWide DEF_cache1_cacheD_memRespQ_first__91_BITS_31_TO_0__ETC___d400;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d269;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d320;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2308;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2300;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2280;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2208;
  tUWide DEF_cache2_cacheI_memRespQ_first__135_BITS_31_TO_0_ETC___d2141;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2061;
  tUWide DEF_IF_cache2_cacheI_working_846_BITS_3_TO_0_988_E_ETC___d2008;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1735;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1727;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1707;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1635;
  tUWide DEF_cache2_cacheD_memRespQ_first__562_BITS_31_TO_0_ETC___d1568;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1488;
  tUWide DEF_IF_cache2_cacheD_working_273_BITS_3_TO_0_415_E_ETC___d1435;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d1137;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d1129;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d1109;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d1037;
  tUWide DEF_cache1_cacheI_memRespQ_first__64_BITS_31_TO_0__ETC___d970;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d890;
  tUWide DEF_IF_cache1_cacheI_working_75_BITS_3_TO_0_17_EQ__ETC___d837;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d564;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d556;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d536;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d464;
  tUWide DEF_cache1_cacheD_memRespQ_first__91_BITS_31_TO_0__ETC___d397;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d264;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_44_EQ__ETC___d317;
  tUWide DEF_rv_core2_getDReq_909_BITS_63_TO_38_914_CONCAT__ETC___d2917;
  tUWide DEF_rv_core2_getIReq_887_BITS_63_TO_38_889_CONCAT__ETC___d2892;
  tUWide DEF_rv_core1_getDReq_843_BITS_63_TO_38_848_CONCAT__ETC___d2851;
  tUWide DEF_rv_core1_getIReq_821_BITS_63_TO_38_823_CONCAT__ETC___d2826;
  tUWide DEF_cache1_cacheD_upgrades_first__733_BITS_63_TO_3_ETC___d2738;
  tUWide DEF_cache2_cacheD_upgrades_first__763_BITS_63_TO_3_ETC___d2768;
  tUWide DEF_cache2_cacheI_working_846_BITS_67_TO_4_991_CON_ETC___d1992;
  tUWide DEF_cache2_cacheD_working_273_BITS_67_TO_4_418_CON_ETC___d1419;
  tUWide DEF_cache1_cacheD_working_02_BITS_67_TO_4_47_CONCA_ETC___d248;
  tUWide DEF_cache1_cacheI_working_75_BITS_67_TO_4_20_CONCA_ETC___d821;
  tUWide DEF_dreq2_923_BITS_67_TO_32_924_CONCAT_cache2_resp_ETC___d2926;
  tUWide DEF_ireq2_898_BITS_67_TO_32_899_CONCAT_cache2_resp_ETC___d2901;
  tUWide DEF_ireq1_832_BITS_67_TO_32_833_CONCAT_cache1_resp_ETC___d2835;
  tUWide DEF_dreq1_857_BITS_67_TO_32_858_CONCAT_cache1_resp_ETC___d2860;
 
 /* Rules */
 public:
  void RL_cache1_cacheD_bram1_serverAdapter_outData_enqueue();
  void RL_cache1_cacheD_bram1_serverAdapter_outData_dequeue();
  void RL_cache1_cacheD_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache1_cacheD_bram1_serverAdapter_s1__dreg_update();
  void RL_cache1_cacheD_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache1_cacheD_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache1_cacheD_bram1_serverAdapter_overRun();
  void RL_cache1_cacheD_bram2_serverAdapter_outData_enqueue();
  void RL_cache1_cacheD_bram2_serverAdapter_outData_dequeue();
  void RL_cache1_cacheD_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache1_cacheD_bram2_serverAdapter_s1__dreg_update();
  void RL_cache1_cacheD_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache1_cacheD_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache1_cacheD_bram2_serverAdapter_overRun();
  void RL_cache1_cacheD_req_process();
  void RL_cache1_cacheD_mvStbToL1();
  void RL_cache1_cacheD_startMiss();
  void RL_cache1_cacheD_sendFillReq();
  void RL_cache1_cacheD_waitFillResp_Ld();
  void RL_cache1_cacheD_waitFillResp_St();
  void RL_cache1_cacheI_bram1_serverAdapter_outData_enqueue();
  void RL_cache1_cacheI_bram1_serverAdapter_outData_dequeue();
  void RL_cache1_cacheI_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache1_cacheI_bram1_serverAdapter_s1__dreg_update();
  void RL_cache1_cacheI_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache1_cacheI_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache1_cacheI_bram1_serverAdapter_overRun();
  void RL_cache1_cacheI_bram2_serverAdapter_outData_enqueue();
  void RL_cache1_cacheI_bram2_serverAdapter_outData_dequeue();
  void RL_cache1_cacheI_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache1_cacheI_bram2_serverAdapter_s1__dreg_update();
  void RL_cache1_cacheI_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache1_cacheI_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache1_cacheI_bram2_serverAdapter_overRun();
  void RL_cache1_cacheI_req_process();
  void RL_cache1_cacheI_mvStbToL1();
  void RL_cache1_cacheI_startMiss();
  void RL_cache1_cacheI_sendFillReq();
  void RL_cache1_cacheI_waitFillResp_Ld();
  void RL_cache1_cacheI_waitFillResp_St();
  void RL_cache1_connectCacheInstrPPP();
  void RL_cache1_connectCacheDataPPP();
  void RL_cache1_respsI();
  void RL_cache1_respsD();
  void RL_cache2_cacheD_bram1_serverAdapter_outData_enqueue();
  void RL_cache2_cacheD_bram1_serverAdapter_outData_dequeue();
  void RL_cache2_cacheD_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache2_cacheD_bram1_serverAdapter_s1__dreg_update();
  void RL_cache2_cacheD_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache2_cacheD_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache2_cacheD_bram1_serverAdapter_overRun();
  void RL_cache2_cacheD_bram2_serverAdapter_outData_enqueue();
  void RL_cache2_cacheD_bram2_serverAdapter_outData_dequeue();
  void RL_cache2_cacheD_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache2_cacheD_bram2_serverAdapter_s1__dreg_update();
  void RL_cache2_cacheD_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache2_cacheD_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache2_cacheD_bram2_serverAdapter_overRun();
  void RL_cache2_cacheD_req_process();
  void RL_cache2_cacheD_mvStbToL1();
  void RL_cache2_cacheD_startMiss();
  void RL_cache2_cacheD_sendFillReq();
  void RL_cache2_cacheD_waitFillResp_Ld();
  void RL_cache2_cacheD_waitFillResp_St();
  void RL_cache2_cacheI_bram1_serverAdapter_outData_enqueue();
  void RL_cache2_cacheI_bram1_serverAdapter_outData_dequeue();
  void RL_cache2_cacheI_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache2_cacheI_bram1_serverAdapter_s1__dreg_update();
  void RL_cache2_cacheI_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache2_cacheI_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache2_cacheI_bram1_serverAdapter_overRun();
  void RL_cache2_cacheI_bram2_serverAdapter_outData_enqueue();
  void RL_cache2_cacheI_bram2_serverAdapter_outData_dequeue();
  void RL_cache2_cacheI_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache2_cacheI_bram2_serverAdapter_s1__dreg_update();
  void RL_cache2_cacheI_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache2_cacheI_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache2_cacheI_bram2_serverAdapter_overRun();
  void RL_cache2_cacheI_req_process();
  void RL_cache2_cacheI_mvStbToL1();
  void RL_cache2_cacheI_startMiss();
  void RL_cache2_cacheI_sendFillReq();
  void RL_cache2_cacheI_waitFillResp_Ld();
  void RL_cache2_cacheI_waitFillResp_St();
  void RL_cache2_connectCacheInstrPPP();
  void RL_cache2_connectCacheDataPPP();
  void RL_cache2_respsI();
  void RL_cache2_respsD();
  void RL_ppp_cacheL2_bram_serverAdapter_outData_enqueue();
  void RL_ppp_cacheL2_bram_serverAdapter_outData_dequeue();
  void RL_ppp_cacheL2_bram_serverAdapter_cnt_finalAdd();
  void RL_ppp_cacheL2_bram_serverAdapter_s1__dreg_update();
  void RL_ppp_cacheL2_bram_serverAdapter_stageReadResponseAlways();
  void RL_ppp_cacheL2_bram_serverAdapter_moveToOutFIFO();
  void RL_ppp_cacheL2_bram_serverAdapter_overRun();
  void RL_ppp_cacheL2_req_process();
  void RL_ppp_cacheL2_mvStbToL1();
  void RL_ppp_cacheL2_startMiss();
  void RL_ppp_cacheL2_sendFillReq();
  void RL_ppp_cacheL2_waitFillResp_Ld();
  void RL_ppp_cacheL2_waitFillResp_St();
  void RL_ppp_mainMem_bram_serverAdapter_outData_enqueue();
  void RL_ppp_mainMem_bram_serverAdapter_outData_dequeue();
  void RL_ppp_mainMem_bram_serverAdapter_cnt_finalAdd();
  void RL_ppp_mainMem_bram_serverAdapter_s1__dreg_update();
  void RL_ppp_mainMem_bram_serverAdapter_stageReadResponseAlways();
  void RL_ppp_mainMem_bram_serverAdapter_moveToOutFIFO();
  void RL_ppp_mainMem_bram_serverAdapter_overRun();
  void RL_ppp_mainMem_dl_try_move();
  void RL_ppp_mainMem_dl_try_move_1();
  void RL_ppp_mainMem_dl_try_move_2();
  void RL_ppp_mainMem_dl_try_move_3();
  void RL_ppp_mainMem_dl_try_move_4();
  void RL_ppp_mainMem_dl_try_move_5();
  void RL_ppp_mainMem_dl_try_move_6();
  void RL_ppp_mainMem_dl_try_move_7();
  void RL_ppp_mainMem_dl_try_move_8();
  void RL_ppp_mainMem_dl_try_move_9();
  void RL_ppp_mainMem_dl_try_move_10();
  void RL_ppp_mainMem_dl_try_move_11();
  void RL_ppp_mainMem_dl_try_move_12();
  void RL_ppp_mainMem_dl_try_move_13();
  void RL_ppp_mainMem_dl_try_move_14();
  void RL_ppp_mainMem_dl_try_move_15();
  void RL_ppp_mainMem_dl_try_move_16();
  void RL_ppp_mainMem_dl_try_move_17();
  void RL_ppp_mainMem_dl_try_move_18();
  void RL_ppp_mainMem_deq();
  void RL_ppp_connectCacheDram();
  void RL_ppp_connectDramCache();
  void RL_ppp_processUpgrade1();
  void RL_ppp_processReq1();
  void RL_ppp_processUpgrade2();
  void RL_ppp_processReq2();
  void RL_ppp_processReqRes();
  void RL_tic();
  void RL_requestI1();
  void RL_responseI1();
  void RL_requestD1();
  void RL_responseD1();
  void RL_requestMMIO1();
  void RL_responseMMIO1();
  void RL_requestI2();
  void RL_responseI2();
  void RL_requestD2();
  void RL_responseD2();
  void RL_requestMMIO2();
  void RL_responseMMIO2();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mktop_multicore &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mktop_multicore &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mktop_multicore &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mktop_multicore &backing);
};

#endif /* ifndef __mktop_multicore_h__ */
