{:input (genetic.crossover/dumb-crossover 1210143600 (genetic.representation/genetic-representation "examples/57913.FED53366.blif") (genetic.mutation/change-names-remove-clause 1431718987 (genetic.mutation/change-names-remove-clause 111509057 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_8_9_:missing , wire1_15, wire2_39, \\wire:missing_edge , \\wire25_34_:missing_35 , wire26_39, wire28_40);\n  wire \\:missing_edge ;\n  input \\wire0_8_9_:missing ;\n  wire \\wire0_8_9_:missing ;\n  wire wire18_24;\n  wire wire19;\n  input wire1_15;\n  wire wire1_15;\n  wire wire20_11;\n  wire \\wire20_16_:missing_21_22 ;\n  wire wire20_17;\n  wire wire20_23;\n  wire \\wire20_34_:missing ;\n  wire wire20_38;\n  wire wire20_40;\n  wire wire20_8_9_10;\n  wire \\wire20_:missing_10 ;\n  wire \\wire20_:missing_35 ;\n  wire wire22;\n  input \\wire25_34_:missing_35 ;\n  wire \\wire25_34_:missing_35 ;\n  input wire26_39;\n  wire wire26_39;\n  output wire28_40;\n  wire wire28_40;\n  wire \\wire29_:missing_43 ;\n  output wire2_39;\n  wire wire2_39;\n  wire \\wire30_:missing_42_44 ;\n  wire wire31_39;\n  wire \\wire31_:missing ;\n  wire \\wire32_:missing ;\n  wire wire33_36;\n  wire wire33_37;\n  wire \\wire34_:missing ;\n  wire wire37_38_20;\n  wire \\wire4_:missing_19_20 ;\n  wire wire5_10;\n  wire \\wire5_:missing ;\n  wire \\wire6_11_:missing ;\n  wire \\wire6_:missing ;\n  wire wire7_39;\n  wire \\wire7_:missing ;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_12_13_15 ;\n  wire \\wire:missing_12_13_42 ;\n  wire \\wire:missing_14_20 ;\n  wire \\wire:missing_14_24 ;\n  wire \\wire:missing_18 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_36_39 ;\n  wire \\wire:missing_36_42 ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_39_46 ;\n  wire \\wire:missing_41 ;\n  wire \\wire:missing_46 ;\n  wire \\wire:missing_9 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire5_:missing  = 2'h1 >> wire5_10;\n  assign \\wire:missing_14_24  = 4'h8 >> { \\wire:missing_14_20 , \\wire:missing_edge  };\n  assign \\wire6_:missing  = 2'h1 >> \\wire6_11_:missing ;\n  assign \\wire31_:missing  = 2'h1 >> wire31_39;\n  assign \\wire32_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire33_37 = 2'h1 >> wire33_36;\n  assign \\wire34_:missing  = 4'h4 >> { \\wire25_34_:missing_35 , \\wire20_34_:missing  };\n  assign \\wire:missing_35  = 4'h8 >> { \\wire20_:missing_35 , \\wire25_34_:missing_35  };\n  assign wire33_36 = 4'h8 >> { \\wire:missing_36_39 , \\wire:missing_36_42  };\n  assign \\wire:missing_37  = 4'h6 >> { wire33_37, wire37_38_20 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire37_38_20, wire20_38 };\n  assign \\wire7_:missing  = 2'h1 >> wire7_39;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire0_8_9_:missing , wire20_8_9_10 };\n  assign \\wire:missing_9  = 4'h8 >> { \\wire0_8_9_:missing , wire20_8_9_10 };\n  assign wire5_10 = 4'h8 >> { \\wire20_:missing_10 , wire20_8_9_10 };\n  assign \\wire6_11_:missing  = 4'h8 >> { wire20_11, wire20_11 };\n  assign \\wire:missing_12  = 4'h8 >> { \\wire:missing_12_13_15 , \\wire:missing_12_13_42  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_12_13_15 , \\wire:missing_12_13_42  };\n  assign \\wire4_:missing_19_20  = 1'h0;\n  assign \\wire29_:missing_43  = 1'h0;\n  assign \\wire30_:missing_42_44  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_46  = \\wire:missing_39_46 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire30_:missing_42_44 ;\n  assign \\wire:missing_edge  = \\wire29_:missing_43 ;\n  assign \\wire:missing_12_13_42  = \\wire30_:missing_42_44 ;\n  assign \\wire:missing_41  = \\wire:missing_edge ;\n  assign wire28_40 = wire20_40;\n  assign wire2_39 = wire26_39;\n  assign wire18_24 = \\wire:missing_14_24 ;\n  assign \\wire:missing_edge  = wire20_23;\n  assign wire22 = \\wire20_16_:missing_21_22 ;\n  assign \\wire:missing_edge  = \\wire20_16_:missing_21_22 ;\n  assign wire20_8_9_10 = \\wire4_:missing_19_20 ;\n  assign wire19 = \\wire4_:missing_19_20 ;\n  assign \\wire:missing_18  = wire18_24;\n  assign \\wire:missing_edge  = wire20_17;\n  assign \\wire:missing_edge  = \\wire20_16_:missing_21_22 ;\n  assign \\wire:missing_12_13_15  = wire1_15;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/CDFA0453.v:3.1-102.10\" *)\nmodule postsynth(\\wire0_8_9_:missing , wire1_15, wire2_39, \\wire:missing_edge , \\wire25_34_:missing_35 , wire26_39, wire28_40);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDFA0453.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDFA0453.v:5.9-5.28\" *)\n  input \\wire0_8_9_:missing ;\n  wire \\wire0_8_9_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDFA0453.v:8.8-8.14\" *)\n  wire wire19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDFA0453.v:9.9-9.17\" *)\n  input wire1_15;\n  wire wire1_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDFA0453.v:12.8-12.33\" *)\n  wire \\wire20_16_:missing_21_22 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDFA0453.v:13.8-13.17\" *)\n  wire wire20_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDFA0453.v:14.8-14.17\" *)\n  wire wire20_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDFA0453.v:17.8-17.17\" *)\n  wire wire20_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDFA0453.v:18.8-18.21\" *)\n  wire wire20_8_9_10;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDFA0453.v:21.8-21.14\" *)\n  wire wire22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDFA0453.v:22.9-22.31\" *)\n  input \\wire25_34_:missing_35 ;\n  wire \\wire25_34_:missing_35 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDFA0453.v:24.9-24.18\" *)\n  input wire26_39;\n  wire wire26_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDFA0453.v:26.10-26.19\" *)\n  output wire28_40;\n  wire wire28_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDFA0453.v:28.8-28.27\" *)\n  wire \\wire29_:missing_43 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDFA0453.v:29.10-29.18\" *)\n  output wire2_39;\n  wire wire2_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDFA0453.v:31.8-31.30\" *)\n  wire \\wire30_:missing_42_44 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDFA0453.v:34.8-34.24\" *)\n  wire \\wire32_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDFA0453.v:39.8-39.29\" *)\n  wire \\wire4_:missing_19_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDFA0453.v:47.8-47.30\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_12_13_15 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDFA0453.v:48.8-48.30\" *)\n  wire \\wire:missing_12_13_42 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDFA0453.v:57.8-57.24\" *)\n  wire \\wire:missing_41 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/CDFA0453.v:60.10-60.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire19 = 1'h0;\n  assign \\wire20_16_:missing_21_22  = 1'h1;\n  assign wire20_17 = 1'h1;\n  assign wire20_23 = 1'h1;\n  assign wire20_40 = 1'hx;\n  assign wire20_8_9_10 = 1'h0;\n  assign wire22 = 1'h1;\n  assign wire28_40 = 1'hx;\n  assign \\wire29_:missing_43  = 1'h0;\n  assign wire2_39 = wire26_39;\n  assign \\wire30_:missing_42_44  = 1'h1;\n  assign \\wire32_:missing  = 1'h0;\n  assign \\wire4_:missing_19_20  = 1'h0;\n  assign \\wire:missing_12_13_15  = wire1_15;\n  assign \\wire:missing_12_13_42  = 1'h1;\n  assign \\wire:missing_41  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  1:54:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4/src/top.v'.\nSBY  1:54:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4] Copy '/tmp/fuzzmount2DDF5D8C/CDFA0453.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4/src/CDFA0453.v'.\nSBY  1:54:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4] Copy '/tmp/fuzzmount2DDF5D8C/CDFA0453.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4/src/CDFA0453.post.v'.\nSBY  1:54:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4] engine_0: abc pdr\nSBY  1:54:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:54:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/CDFA0453.v:74$42_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/CDFA0453.v:74$42.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  1:54:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/CDFA0453.v:72$40_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/CDFA0453.v:72$40.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  1:54:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/CDFA0453.v:79$47_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/CDFA0453.v:79$47.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  1:54:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4] base: Warning: Wire presynth.\\wire28_40 is used but has no driver.\nSBY  1:54:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4] base: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY  1:54:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4] base: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY  1:54:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4] base: finished (returncode=0)\nSBY  1:54:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:54:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4] aig: Warning: Wire presynth.\\wire28_40 is used but has no driver.\nSBY  1:54:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4] aig: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY  1:54:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4] aig: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY  1:54:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4] aig: finished (returncode=0)\nSBY  1:54:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:54:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:54:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4] engine_0: Warning: The network has no constraints.\nSBY  1:54:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  1:54:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4] engine_0: finished (returncode=0)\nSBY  1:54:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4] engine_0: Status returned by engine: FAIL\nSBY  1:54:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:07 (7)\nSBY  1:54:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:54:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:54:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4'.\nSBY  1:54:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbb5vhno4] DONE (FAIL, rc=2)\n", :err ""}}}