

================================================================
== Vivado HLS Report for 'Resid_StreamingDataW_14'
================================================================
* Date:           Tue Jul  7 16:24:24 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.171|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  7204|  7204|  7204|  7204|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  7202|  7202|         5|          2|          1|  3600|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ei_V = alloca i96"   --->   Operation 8 'alloca' 'ei_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ei_V_1 = alloca i96"   --->   Operation 9 'alloca' 'ei_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.96>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%o = phi i32 [ 0, %0 ], [ %p_s, %.loopexit ]" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:184]   --->   Operation 13 'phi' 'o' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%t = phi i12 [ 0, %0 ], [ %t_9, %.loopexit ]"   --->   Operation 14 'phi' 't' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.99ns)   --->   "%exitcond = icmp eq i12 %t, -496" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166]   --->   Operation 15 'icmp' 'exitcond' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3600, i64 3600, i64 3600)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.54ns)   --->   "%t_9 = add i12 %t, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166]   --->   Operation 17 'add' 't_9' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.47ns)   --->   "%tmp = icmp eq i32 %o, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:169]   --->   Operation 19 'icmp' 'tmp' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (2.55ns)   --->   "%o_6 = add i32 1, %o" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:182]   --->   Operation 20 'add' 'o_6' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.17>
ST_3 : Operation 21 [1/1] (2.18ns)   --->   "%tmp_V_82 = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172]   --->   Operation 21 'read' 'tmp_V_82' <Predicate = (!exitcond & tmp)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 22 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %o_6, 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:184]   --->   Operation 22 'icmp' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.69ns)   --->   "%p_s = select i1 %tmp_s, i32 0, i32 %o_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:184]   --->   Operation 23 'select' 'p_s' <Predicate = (!exitcond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%ei_V_load = load i96* %ei_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166]   --->   Operation 24 'load' 'ei_V_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%ei_V_1_load = load i96* %ei_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166]   --->   Operation 25 'load' 'ei_V_1_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%ei_V_1_cast = zext i96 %ei_V_1_load to i128" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166]   --->   Operation 26 'zext' 'ei_V_1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%ei_V_0_cast = zext i96 %ei_V_load to i128" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166]   --->   Operation 27 'zext' 'ei_V_0_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (1.76ns)   --->   "br i1 %tmp, label %.preheader.0, label %.loopexit" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:169]   --->   Operation 28 'br' <Predicate = (!exitcond)> <Delay = 1.76>
ST_4 : Operation 29 [1/1] (2.18ns)   --->   "%tmp_V_83 = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172]   --->   Operation 29 'read' 'tmp_V_83' <Predicate = (!exitcond & tmp)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 30 [1/1] (1.76ns)   --->   "br label %.loopexit"   --->   Operation 30 'br' <Predicate = (!exitcond & tmp)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%ei_V_1_1 = phi i128 [ %tmp_V_83, %.preheader.0 ], [ %ei_V_1_cast, %2 ]"   --->   Operation 31 'phi' 'ei_V_1_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%ei_V_0_1 = phi i128 [ %tmp_V_82, %.preheader.0 ], [ %ei_V_0_cast, %2 ]"   --->   Operation 32 'phi' 'ei_V_0_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_V = trunc i128 %ei_V_0_1 to i32" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:177]   --->   Operation 33 'trunc' 'tmp_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:178]   --->   Operation 34 'write' <Predicate = (!exitcond)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%ei_0_V_7_cast = call i96 @_ssdm_op_PartSelect.i96.i128.i32.i32(i128 %ei_V_0_1, i32 32, i32 127)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:179]   --->   Operation 35 'partselect' 'ei_0_V_7_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_V_81 = trunc i128 %ei_V_1_1 to i32" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:177]   --->   Operation 36 'trunc' 'tmp_V_81' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%ei_1_V_7_cast = call i96 @_ssdm_op_PartSelect.i96.i128.i32.i32(i128 %ei_V_1_1, i32 32, i32 127)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:179]   --->   Operation 37 'partselect' 'ei_1_V_7_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "store i96 %ei_1_V_7_cast, i96* %ei_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:179]   --->   Operation 38 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "store i96 %ei_0_V_7_cast, i96* %ei_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:179]   --->   Operation 39 'store' <Predicate = (!exitcond)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_208 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str149)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166]   --->   Operation 40 'specregionbegin' 'tmp_208' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:167]   --->   Operation 41 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_81)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:178]   --->   Operation 42 'write' <Predicate = (!exitcond)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%empty_1227 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str149, i32 %tmp_208)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:187]   --->   Operation 43 'specregionend' 'empty_1227' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "br label %1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166]   --->   Operation 44 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "ret void" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:231]   --->   Operation 45 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('o', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:184) with incoming values : ('p_s', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:184) [9]  (1.77 ns)

 <State 2>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('exitcond', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166) [11]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 3.17ns
The critical path consists of the following:
	'icmp' operation ('tmp_s', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:184) [38]  (2.47 ns)
	'select' operation ('p_s', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:184) [39]  (0.698 ns)

 <State 4>: 2.19ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172) [26]  (2.19 ns)

 <State 5>: 2.19ns
The critical path consists of the following:
	'phi' operation ('ei[0].V') with incoming values : ('ei_V_0_cast', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166) ('tmp.V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172) [30]  (0 ns)
	fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:178) [32]  (2.19 ns)

 <State 6>: 2.19ns
The critical path consists of the following:
	fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:178) [35]  (2.19 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
