#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar 13 14:43:03 2024
# Process ID: 15412
# Current directory: C:/Users/dsb21132/Downloads/custom_ip/netlist
# Command line: vivado.exe -mode batch -source ProjectGeneration.tcl -notrace
# Log file: C:/Users/dsb21132/Downloads/custom_ip/netlist/vivado.log
# Journal file: C:/Users/dsb21132/Downloads/custom_ip/netlist\vivado.jou
#-----------------------------------------------------------
source ProjectGeneration.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1088.449 ; gain = 0.000
WARNING: [Coretcl 2-176] No IPs found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'simple_add_c_addsub_v12_0_i0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'simple_add_c_addsub_v12_0_i0' to 'simple_add_c_addsub_v12_0_i0' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '000000000' to '0' has been ignored for IP 'simple_add_c_addsub_v12_0_i0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'simple_add_c_addsub_v12_0_i0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'simple_add_c_addsub_v12_0_i0'
IP Repository Located at : C:/Xilinx/Vivado/2020.2/data/ip
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Adding File c:/Users/dsb21132/Downloads/custom_ip/netlist/ip_catalog/simple_add.srcs/sources_1/ip/simple_add_c_addsub_v12_0_i0/simple_add_c_addsub_v12_0_i0.xci
Adding File C:/Users/dsb21132/Downloads/custom_ip/netlist/sysgen/simple_add.xdc
Adding File C:/Users/dsb21132/Downloads/custom_ip/netlist/sysgen/simple_add.htm
INFO: [IP_Flow 19-5107] Inferred bus interface 'simple_add_s_axi' of definition 'xilinx.com:interface:aximm:1.0' (from TCL Argument).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
INFO: [IP_Flow 19-5107] Inferred bus interface 'simple_add_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from TCL Argument).
INFO: [IP_Flow 19-4728] Bus Interface 'simple_add_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'simple_add_s_axi'.
CRITICAL WARNING: [IP_Flow 19-625] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': One or more verilogSource files found added to the pure language VHDL file group: hdl/simple_add_axi_lite_interface_verilog.v,...
CRITICAL WARNING: [IP_Flow 19-625] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': One or more verilogSource files found added to the pure language VHDL file group: hdl/simple_add_axi_lite_interface_verilog.v,...
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dsb21132/Downloads/custom_ip/netlist/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/dsb21132/Downloads/custom_ip/netlist/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/dsb21132/Downloads/custom_ip/netlist/ip_catalog'.)
0
Wrote  : <C:\Users\dsb21132\Downloads\custom_ip\netlist\ip_catalog\simple_add.srcs\sources_1\bd\simple_add_bd\simple_add_bd.bd> 
WARNING: [Boardtcl 53-1] No current board_part set.
WARNING: [BD 41-1753] The name 'processing_system_1_axi_periph' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'rst_processing_system_1_50M' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
Slave segment '/simple_add_1/simple_add_s_axi/reg0' is being assigned into address space '/processing_system_1/Data' at <0x43C0_0000 [ 64K ]>.
Wrote  : <C:\Users\dsb21132\Downloads\custom_ip\netlist\ip_catalog\simple_add.srcs\sources_1\bd\simple_add_bd\simple_add_bd.bd> 
INFO: [Common 17-206] Exiting Vivado at Wed Mar 13 14:44:00 2024...
