// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matmul_matmul_HH_
#define _matmul_matmul_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matmul_matmul_mul_32s_32s_32_4_1.h"
#include "matmul_matmul_mul_32ns_32ns_64_4_1.h"
#include "matmul_matmul_A.h"
#include "matmul_matmul_B.h"
#include "matmul_matmul_C.h"
#include "matmul_matmul_control_s_axi.h"
#include "matmul_matmul_gmem_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_GMEM_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_GMEM_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CONTROL_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CONTROL_DATA_WIDTH = 32>
struct matmul_matmul : public sc_module {
    // Port declarations 73
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > event_done;
    sc_out< sc_logic > m_axi_gmem_AWVALID;
    sc_in< sc_logic > m_axi_gmem_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_AWID;
    sc_out< sc_lv<8> > m_axi_gmem_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_AWUSER_WIDTH> > m_axi_gmem_AWUSER;
    sc_out< sc_logic > m_axi_gmem_WVALID;
    sc_in< sc_logic > m_axi_gmem_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH/8> > m_axi_gmem_WSTRB;
    sc_out< sc_logic > m_axi_gmem_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_WID;
    sc_out< sc_uint<C_M_AXI_GMEM_WUSER_WIDTH> > m_axi_gmem_WUSER;
    sc_out< sc_logic > m_axi_gmem_ARVALID;
    sc_in< sc_logic > m_axi_gmem_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_ARID;
    sc_out< sc_lv<8> > m_axi_gmem_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_ARUSER_WIDTH> > m_axi_gmem_ARUSER;
    sc_in< sc_logic > m_axi_gmem_RVALID;
    sc_out< sc_logic > m_axi_gmem_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_RDATA;
    sc_in< sc_logic > m_axi_gmem_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_RID;
    sc_in< sc_uint<C_M_AXI_GMEM_RUSER_WIDTH> > m_axi_gmem_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem_RRESP;
    sc_in< sc_logic > m_axi_gmem_BVALID;
    sc_out< sc_logic > m_axi_gmem_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_BID;
    sc_in< sc_uint<C_M_AXI_GMEM_BUSER_WIDTH> > m_axi_gmem_BUSER;
    sc_in< sc_logic > s_axi_control_AWVALID;
    sc_out< sc_logic > s_axi_control_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_AWADDR;
    sc_in< sc_logic > s_axi_control_WVALID;
    sc_out< sc_logic > s_axi_control_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH/8> > s_axi_control_WSTRB;
    sc_in< sc_logic > s_axi_control_ARVALID;
    sc_out< sc_logic > s_axi_control_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_ARADDR;
    sc_out< sc_logic > s_axi_control_RVALID;
    sc_in< sc_logic > s_axi_control_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_RDATA;
    sc_out< sc_lv<2> > s_axi_control_RRESP;
    sc_out< sc_logic > s_axi_control_BVALID;
    sc_in< sc_logic > s_axi_control_BREADY;
    sc_out< sc_lv<2> > s_axi_control_BRESP;
    sc_out< sc_logic > interrupt;
    sc_out< sc_logic > event_start;
    sc_out< sc_logic > stall_start_ext;
    sc_out< sc_logic > stall_done_ext;
    sc_out< sc_logic > stall_start_str;
    sc_out< sc_logic > stall_done_str;
    sc_out< sc_logic > stall_start_int;
    sc_out< sc_logic > stall_done_int;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const5;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<3> > ap_var_for_const2;
    sc_signal< sc_lv<2> > ap_var_for_const3;
    sc_signal< sc_lv<4> > ap_var_for_const4;
    sc_signal< sc_lv<4> > ap_var_for_const6;


    // Module declarations
    matmul_matmul(sc_module_name name);
    SC_HAS_PROCESS(matmul_matmul);

    ~matmul_matmul();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matmul_matmul_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>* matmul_control_s_axi_U;
    matmul_matmul_gmem_m_axi<1,32,64,5,16,16,16,16,C_M_AXI_GMEM_ID_WIDTH,C_M_AXI_GMEM_ADDR_WIDTH,C_M_AXI_GMEM_DATA_WIDTH,C_M_AXI_GMEM_AWUSER_WIDTH,C_M_AXI_GMEM_ARUSER_WIDTH,C_M_AXI_GMEM_WUSER_WIDTH,C_M_AXI_GMEM_RUSER_WIDTH,C_M_AXI_GMEM_BUSER_WIDTH,C_M_AXI_GMEM_USER_VALUE,C_M_AXI_GMEM_PROT_VALUE,C_M_AXI_GMEM_CACHE_VALUE>* matmul_gmem_m_axi_U;
    matmul_matmul_A* A_U;
    matmul_matmul_B* B_U;
    matmul_matmul_C* C_U;
    matmul_matmul_mul_32s_32s_32_4_1<1,4,32,32,32>* matmul_mul_32s_32s_32_4_1_U1;
    matmul_matmul_mul_32s_32s_32_4_1<1,4,32,32,32>* matmul_mul_32s_32s_32_4_1_U2;
    matmul_matmul_mul_32s_32s_32_4_1<1,4,32,32,32>* matmul_mul_32s_32s_32_4_1_U3;
    matmul_matmul_mul_32s_32s_32_4_1<1,4,32,32,32>* matmul_mul_32s_32s_32_4_1_U4;
    matmul_matmul_mul_32s_32s_32_4_1<1,4,32,32,32>* matmul_mul_32s_32s_32_4_1_U5;
    matmul_matmul_mul_32s_32s_32_4_1<1,4,32,32,32>* matmul_mul_32s_32s_32_4_1_U6;
    matmul_matmul_mul_32s_32s_32_4_1<1,4,32,32,32>* matmul_mul_32s_32s_32_4_1_U7;
    matmul_matmul_mul_32s_32s_32_4_1<1,4,32,32,32>* matmul_mul_32s_32s_32_4_1_U8;
    matmul_matmul_mul_32ns_32ns_64_4_1<1,4,32,32,64>* matmul_mul_32ns_32ns_64_4_1_U9;
    matmul_matmul_mul_32s_32s_32_4_1<1,4,32,32,32>* matmul_mul_32s_32s_32_4_1_U10;
    matmul_matmul_mul_32s_32s_32_4_1<1,4,32,32,32>* matmul_mul_32s_32s_32_4_1_U11;
    sc_signal< sc_logic > ap_rst_reg_2;
    sc_signal< sc_logic > ap_rst_reg_1;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<40> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<64> > in1;
    sc_signal< sc_lv<64> > in2;
    sc_signal< sc_lv<64> > out_r;
    sc_signal< sc_lv<32> > size;
    sc_signal< sc_logic > gmem_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_logic > gmem_blk_n_W;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<1> > icmp_ln109_reg_2393;
    sc_signal< sc_lv<1> > icmp_ln109_reg_2393_pp3_iter1_reg;
    sc_signal< sc_logic > gmem_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state52;
    sc_signal< sc_logic > gmem_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > gmem_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln77_reg_1972;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln65_reg_1943;
    sc_signal< sc_logic > gmem_AWVALID;
    sc_signal< sc_logic > gmem_AWREADY;
    sc_signal< sc_logic > gmem_WVALID;
    sc_signal< sc_logic > gmem_WREADY;
    sc_signal< sc_logic > gmem_ARVALID;
    sc_signal< sc_logic > gmem_ARREADY;
    sc_signal< sc_lv<64> > gmem_ARADDR;
    sc_signal< sc_logic > gmem_RVALID;
    sc_signal< sc_logic > gmem_RREADY;
    sc_signal< sc_lv<32> > gmem_RDATA;
    sc_signal< sc_logic > gmem_RLAST;
    sc_signal< sc_lv<1> > gmem_RID;
    sc_signal< sc_lv<1> > gmem_RUSER;
    sc_signal< sc_lv<2> > gmem_RRESP;
    sc_signal< sc_logic > gmem_BVALID;
    sc_signal< sc_logic > gmem_BREADY;
    sc_signal< sc_lv<2> > gmem_BRESP;
    sc_signal< sc_lv<1> > gmem_BID;
    sc_signal< sc_lv<1> > gmem_BUSER;
    sc_signal< sc_lv<32> > j_0_reg_572;
    sc_signal< sc_lv<32> > i_0_reg_583;
    sc_signal< sc_lv<31> > itr_0_reg_594;
    sc_signal< sc_lv<32> > j3_0_reg_605;
    sc_signal< sc_lv<32> > i2_0_reg_616;
    sc_signal< sc_lv<31> > itr1_0_reg_627;
    sc_signal< sc_lv<64> > indvar_flatten_reg_638;
    sc_signal< sc_lv<31> > row_0_reg_649;
    sc_signal< sc_lv<32> > col_0_reg_660;
    sc_signal< sc_lv<31> > itr5_0_reg_671;
    sc_signal< sc_lv<32> > i6_0_reg_682;
    sc_signal< sc_lv<32> > j7_0_reg_693;
    sc_signal< sc_lv<32> > B_q0;
    sc_signal< sc_lv<32> > reg_704;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< bool > ap_block_state31_pp2_stage1_iter0;
    sc_signal< bool > ap_block_state39_pp2_stage1_iter1;
    sc_signal< bool > ap_block_pp2_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln89_reg_2113;
    sc_signal< sc_lv<32> > B_q1;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage5;
    sc_signal< bool > ap_block_state35_pp2_stage5_iter0;
    sc_signal< bool > ap_block_state43_pp2_stage5_iter1;
    sc_signal< bool > ap_block_pp2_stage5_11001;
    sc_signal< sc_lv<32> > reg_709;
    sc_signal< sc_lv<32> > reg_714;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage2;
    sc_signal< bool > ap_block_state32_pp2_stage2_iter0;
    sc_signal< bool > ap_block_state40_pp2_stage2_iter1;
    sc_signal< bool > ap_block_pp2_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage6;
    sc_signal< bool > ap_block_state36_pp2_stage6_iter0;
    sc_signal< bool > ap_block_pp2_stage6_11001;
    sc_signal< sc_lv<32> > reg_718;
    sc_signal< sc_lv<32> > reg_722;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage3;
    sc_signal< bool > ap_block_state33_pp2_stage3_iter0;
    sc_signal< bool > ap_block_state41_pp2_stage3_iter1;
    sc_signal< bool > ap_block_pp2_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage7;
    sc_signal< bool > ap_block_state37_pp2_stage7_iter0;
    sc_signal< bool > ap_block_pp2_stage7_11001;
    sc_signal< sc_lv<32> > reg_726;
    sc_signal< sc_lv<32> > reg_730;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage4;
    sc_signal< bool > ap_block_state34_pp2_stage4_iter0;
    sc_signal< bool > ap_block_state42_pp2_stage4_iter1;
    sc_signal< bool > ap_block_pp2_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_state30_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state38_pp2_stage0_iter1;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<32> > reg_734;
    sc_signal< sc_lv<32> > size_read_reg_1903;
    sc_signal< sc_lv<64> > gmem_addr_reg_1915;
    sc_signal< sc_lv<64> > gmem_addr_1_reg_1921;
    sc_signal< sc_lv<64> > gmem_addr_2_reg_1927;
    sc_signal< sc_lv<32> > grp_fu_833_p2;
    sc_signal< sc_lv<32> > mul_ln65_reg_1933;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > icmp_ln65_fu_841_p2;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln65_reg_1943_pp0_iter1_reg;
    sc_signal< sc_lv<31> > itr_fu_846_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > select_ln68_1_fu_871_p3;
    sc_signal< sc_lv<32> > select_ln68_1_reg_1952;
    sc_signal< sc_lv<10> > add_ln72_fu_895_p2;
    sc_signal< sc_lv<10> > add_ln72_reg_1957;
    sc_signal< sc_lv<10> > add_ln72_reg_1957_pp0_iter1_reg;
    sc_signal< sc_lv<32> > j_fu_901_p2;
    sc_signal< sc_lv<32> > gmem_addr_2_read_reg_1967;
    sc_signal< sc_lv<1> > icmp_ln77_fu_915_p2;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state24_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state25_pp1_stage0_iter2;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln77_reg_1972_pp1_iter1_reg;
    sc_signal< sc_lv<31> > itr_1_fu_920_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<32> > select_ln80_1_fu_945_p3;
    sc_signal< sc_lv<32> > select_ln80_1_reg_1981;
    sc_signal< sc_lv<10> > add_ln84_fu_969_p2;
    sc_signal< sc_lv<10> > add_ln84_reg_1986;
    sc_signal< sc_lv<10> > add_ln84_reg_1986_pp1_iter1_reg;
    sc_signal< sc_lv<32> > j_1_fu_975_p2;
    sc_signal< sc_lv<32> > gmem_addr_1_read_reg_1996;
    sc_signal< sc_lv<64> > zext_ln101_fu_985_p1;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<32> > add_ln101_fu_994_p2;
    sc_signal< sc_lv<32> > add_ln101_reg_2103;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<64> > grp_fu_988_p2;
    sc_signal< sc_lv<64> > mul_ln101_reg_2108;
    sc_signal< sc_lv<1> > icmp_ln89_fu_999_p2;
    sc_signal< sc_lv<1> > icmp_ln89_reg_2113_pp2_iter1_reg;
    sc_signal< sc_lv<64> > add_ln89_fu_1004_p2;
    sc_signal< sc_lv<64> > add_ln89_reg_2117;
    sc_signal< sc_lv<32> > select_ln89_fu_1021_p3;
    sc_signal< sc_lv<32> > select_ln89_reg_2122;
    sc_signal< sc_lv<31> > select_ln89_1_fu_1029_p3;
    sc_signal< sc_lv<31> > select_ln89_1_reg_2128;
    sc_signal< sc_lv<10> > sext_ln99_1_cast_fu_1081_p3;
    sc_signal< sc_lv<10> > sext_ln99_1_cast_reg_2139;
    sc_signal< sc_lv<1> > icmp_ln101_fu_1100_p2;
    sc_signal< sc_lv<1> > icmp_ln101_reg_2167;
    sc_signal< sc_lv<1> > icmp_ln101_reg_2167_pp2_iter1_reg;
    sc_signal< sc_lv<32> > A_q0;
    sc_signal< sc_lv<32> > A_load_reg_2181;
    sc_signal< sc_lv<32> > grp_fu_1145_p2;
    sc_signal< sc_lv<32> > mul_ln99_reg_2234;
    sc_signal< sc_lv<32> > grp_fu_738_p2;
    sc_signal< sc_lv<32> > mul_ln99_1_reg_2239;
    sc_signal< sc_lv<35> > tmp_6_fu_1213_p3;
    sc_signal< sc_lv<35> > tmp_6_reg_2244;
    sc_signal< sc_lv<1> > icmp_ln98_fu_1240_p2;
    sc_signal< sc_lv<1> > icmp_ln98_reg_2262;
    sc_signal< sc_lv<32> > temp_sum_2_fu_1317_p2;
    sc_signal< sc_lv<32> > temp_sum_2_reg_2288;
    sc_signal< sc_lv<32> > temp_sum_3_fu_1339_p2;
    sc_signal< sc_lv<32> > temp_sum_3_reg_2293;
    sc_signal< sc_lv<32> > temp_sum_4_fu_1413_p2;
    sc_signal< sc_lv<32> > temp_sum_4_reg_2308;
    sc_signal< sc_lv<32> > temp_sum_5_fu_1434_p2;
    sc_signal< sc_lv<32> > temp_sum_5_reg_2313;
    sc_signal< sc_lv<32> > col_fu_1445_p2;
    sc_signal< sc_lv<32> > col_reg_2318;
    sc_signal< sc_lv<32> > temp_sum_6_fu_1488_p2;
    sc_signal< sc_lv<32> > temp_sum_6_reg_2323;
    sc_signal< sc_lv<32> > temp_sum_7_fu_1509_p2;
    sc_signal< sc_lv<32> > temp_sum_7_reg_2328;
    sc_signal< sc_lv<32> > temp_sum_8_fu_1558_p2;
    sc_signal< sc_lv<32> > temp_sum_8_reg_2333;
    sc_signal< sc_lv<32> > temp_sum_9_fu_1579_p2;
    sc_signal< sc_lv<32> > temp_sum_9_reg_2338;
    sc_signal< sc_lv<32> > temp_sum_10_fu_1628_p2;
    sc_signal< sc_lv<32> > temp_sum_10_reg_2343;
    sc_signal< sc_lv<32> > temp_sum_11_fu_1649_p2;
    sc_signal< sc_lv<32> > temp_sum_11_reg_2348;
    sc_signal< sc_lv<8> > C_addr_13_reg_2353;
    sc_signal< sc_lv<8> > C_addr_14_reg_2358;
    sc_signal< sc_lv<8> > C_addr_15_reg_2363;
    sc_signal< sc_lv<8> > C_addr_16_reg_2368;
    sc_signal< sc_lv<32> > temp_sum_12_fu_1754_p2;
    sc_signal< sc_lv<32> > temp_sum_12_reg_2373;
    sc_signal< sc_lv<32> > temp_sum_13_fu_1775_p2;
    sc_signal< sc_lv<32> > temp_sum_13_reg_2378;
    sc_signal< sc_lv<32> > temp_sum_14_fu_1796_p2;
    sc_signal< sc_lv<32> > temp_sum_14_reg_2383;
    sc_signal< sc_lv<32> > temp_sum_15_fu_1817_p2;
    sc_signal< sc_lv<32> > temp_sum_15_reg_2388;
    sc_signal< sc_lv<1> > icmp_ln109_fu_1832_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< bool > ap_block_state45_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state46_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state47_pp3_stage0_iter2;
    sc_signal< bool > ap_block_state47_io;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<31> > itr_2_fu_1837_p2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<32> > select_ln112_fu_1854_p3;
    sc_signal< sc_lv<32> > select_ln112_reg_2402;
    sc_signal< sc_lv<32> > j_2_fu_1897_p2;
    sc_signal< sc_lv<32> > C_q0;
    sc_signal< sc_lv<32> > C_load_reg_2417;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state23;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state30;
    sc_signal< bool > ap_block_pp2_stage7_subdone;
    sc_signal< bool > ap_block_pp2_stage5_subdone;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state45;
    sc_signal< sc_lv<8> > A_address0;
    sc_signal< sc_logic > A_ce0;
    sc_signal< sc_logic > A_we0;
    sc_signal< sc_lv<8> > B_address0;
    sc_signal< sc_logic > B_ce0;
    sc_signal< sc_logic > B_we0;
    sc_signal< sc_lv<8> > B_address1;
    sc_signal< sc_logic > B_ce1;
    sc_signal< sc_lv<8> > C_address0;
    sc_signal< sc_logic > C_ce0;
    sc_signal< sc_logic > C_we0;
    sc_signal< sc_lv<32> > C_d0;
    sc_signal< sc_lv<8> > C_address1;
    sc_signal< sc_logic > C_ce1;
    sc_signal< sc_logic > C_we1;
    sc_signal< sc_lv<32> > C_d1;
    sc_signal< sc_lv<32> > ap_phi_mux_i_0_phi_fu_587_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_i2_0_phi_fu_620_p4;
    sc_signal< sc_lv<64> > ap_phi_mux_indvar_flatten_phi_fu_642_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<31> > ap_phi_mux_row_0_phi_fu_653_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_col_0_phi_fu_664_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_i6_0_phi_fu_686_p4;
    sc_signal< sc_lv<64> > sext_ln72_fu_907_p1;
    sc_signal< sc_lv<64> > sext_ln84_fu_981_p1;
    sc_signal< sc_lv<64> > sext_ln99_fu_1059_p1;
    sc_signal< sc_lv<64> > sext_ln99_1_fu_1072_p1;
    sc_signal< sc_lv<64> > zext_ln99_1_fu_1095_p1;
    sc_signal< sc_lv<64> > sext_ln99_2_fu_1110_p1;
    sc_signal< bool > ap_block_pp2_stage1;
    sc_signal< sc_lv<64> > sext_ln99_3_fu_1120_p1;
    sc_signal< sc_lv<64> > sext_ln99_4_fu_1130_p1;
    sc_signal< bool > ap_block_pp2_stage2;
    sc_signal< sc_lv<64> > sext_ln99_5_fu_1140_p1;
    sc_signal< sc_lv<64> > sext_ln99_6_fu_1155_p1;
    sc_signal< bool > ap_block_pp2_stage3;
    sc_signal< sc_lv<64> > sext_ln99_7_fu_1165_p1;
    sc_signal< sc_lv<64> > sext_ln99_8_fu_1175_p1;
    sc_signal< bool > ap_block_pp2_stage4;
    sc_signal< sc_lv<64> > sext_ln99_9_fu_1185_p1;
    sc_signal< sc_lv<64> > sext_ln99_10_fu_1195_p1;
    sc_signal< bool > ap_block_pp2_stage5;
    sc_signal< sc_lv<64> > sext_ln99_11_fu_1205_p1;
    sc_signal< sc_lv<64> > zext_ln99_fu_1220_p1;
    sc_signal< bool > ap_block_pp2_stage6;
    sc_signal< sc_lv<64> > tmp_7_fu_1231_p3;
    sc_signal< sc_lv<64> > sext_ln99_12_fu_1250_p1;
    sc_signal< sc_lv<64> > sext_ln99_13_fu_1260_p1;
    sc_signal< sc_lv<64> > tmp_8_fu_1360_p3;
    sc_signal< bool > ap_block_pp2_stage7;
    sc_signal< sc_lv<64> > tmp_9_fu_1374_p3;
    sc_signal< sc_lv<64> > sext_ln99_14_fu_1388_p1;
    sc_signal< sc_lv<64> > sext_ln99_15_fu_1398_p1;
    sc_signal< sc_lv<64> > tmp_s_fu_1455_p3;
    sc_signal< sc_lv<64> > tmp_2_fu_1469_p3;
    sc_signal< sc_lv<64> > tmp_5_fu_1525_p3;
    sc_signal< sc_lv<64> > tmp_10_fu_1539_p3;
    sc_signal< sc_lv<64> > tmp_11_fu_1595_p3;
    sc_signal< sc_lv<64> > tmp_12_fu_1609_p3;
    sc_signal< sc_lv<64> > tmp_13_fu_1665_p3;
    sc_signal< sc_lv<64> > tmp_14_fu_1679_p3;
    sc_signal< sc_lv<64> > tmp_15_fu_1693_p3;
    sc_signal< sc_lv<64> > tmp_16_fu_1707_p3;
    sc_signal< sc_lv<64> > tmp_17_fu_1721_p3;
    sc_signal< sc_lv<64> > tmp_18_fu_1735_p3;
    sc_signal< sc_lv<64> > sext_ln116_fu_1892_p1;
    sc_signal< sc_lv<64> > empty_fu_783_p1;
    sc_signal< sc_lv<64> > empty_5_fu_803_p1;
    sc_signal< sc_lv<64> > empty_6_fu_823_p1;
    sc_signal< bool > ap_block_pp3_stage0_01001;
    sc_signal< sc_lv<32> > temp_sum_0_1_fu_176;
    sc_signal< sc_lv<32> > temp_sum_0_fu_1273_p2;
    sc_signal< sc_lv<32> > temp_sum_1_1_fu_180;
    sc_signal< sc_lv<32> > temp_sum_1_fu_1295_p2;
    sc_signal< sc_lv<32> > temp_sum_2_1_fu_184;
    sc_signal< sc_lv<32> > temp_sum_3_1_fu_188;
    sc_signal< sc_lv<32> > temp_sum_4_1_fu_192;
    sc_signal< sc_lv<32> > temp_sum_5_1_fu_196;
    sc_signal< sc_lv<32> > temp_sum_6_1_fu_200;
    sc_signal< sc_lv<32> > temp_sum_7_1_fu_204;
    sc_signal< sc_lv<32> > temp_sum_8_1_fu_208;
    sc_signal< sc_lv<32> > temp_sum_9_1_fu_212;
    sc_signal< sc_lv<32> > temp_sum_10_1_fu_216;
    sc_signal< sc_lv<32> > temp_sum_11_1_fu_220;
    sc_signal< sc_lv<32> > temp_sum_12_1_fu_224;
    sc_signal< sc_lv<32> > temp_sum_13_1_fu_228;
    sc_signal< sc_lv<32> > temp_sum_14_1_fu_232;
    sc_signal< sc_lv<32> > temp_sum_15_1_fu_236;
    sc_signal< sc_lv<62> > out_r5_fu_773_p4;
    sc_signal< sc_lv<62> > in_fu_793_p4;
    sc_signal< sc_lv<62> > in3_fu_813_p4;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<32> > zext_ln65_fu_837_p1;
    sc_signal< sc_lv<1> > icmp_ln68_fu_852_p2;
    sc_signal< sc_lv<32> > i_fu_857_p2;
    sc_signal< sc_lv<32> > select_ln68_fu_863_p3;
    sc_signal< sc_lv<6> > trunc_ln72_1_fu_883_p1;
    sc_signal< sc_lv<10> > sext_ln72_1_cast_fu_887_p3;
    sc_signal< sc_lv<10> > trunc_ln72_fu_879_p1;
    sc_signal< sc_lv<32> > zext_ln77_fu_911_p1;
    sc_signal< sc_lv<1> > icmp_ln80_fu_926_p2;
    sc_signal< sc_lv<32> > i_1_fu_931_p2;
    sc_signal< sc_lv<32> > select_ln80_fu_937_p3;
    sc_signal< sc_lv<6> > trunc_ln84_1_fu_957_p1;
    sc_signal< sc_lv<10> > sext_ln84_1_cast_fu_961_p3;
    sc_signal< sc_lv<10> > trunc_ln84_fu_953_p1;
    sc_signal< sc_lv<32> > grp_fu_988_p0;
    sc_signal< sc_lv<32> > grp_fu_988_p1;
    sc_signal< sc_lv<1> > icmp_ln92_fu_1016_p2;
    sc_signal< sc_lv<31> > row_fu_1010_p2;
    sc_signal< sc_lv<6> > trunc_ln102_fu_1037_p1;
    sc_signal< sc_lv<10> > zext_ln99_cast_fu_1041_p3;
    sc_signal< sc_lv<10> > trunc_ln99_fu_1049_p1;
    sc_signal< sc_lv<10> > add_ln99_fu_1053_p2;
    sc_signal< sc_lv<36> > tmp_19_fu_1064_p3;
    sc_signal< sc_lv<6> > trunc_ln99_1_fu_1077_p1;
    sc_signal< sc_lv<10> > or_ln99_fu_1089_p2;
    sc_signal< sc_lv<10> > or_ln99_1_fu_1105_p2;
    sc_signal< sc_lv<10> > or_ln99_2_fu_1115_p2;
    sc_signal< sc_lv<10> > or_ln99_3_fu_1125_p2;
    sc_signal< sc_lv<10> > or_ln99_4_fu_1135_p2;
    sc_signal< sc_lv<10> > or_ln99_5_fu_1150_p2;
    sc_signal< sc_lv<10> > or_ln99_6_fu_1160_p2;
    sc_signal< sc_lv<10> > or_ln99_7_fu_1170_p2;
    sc_signal< sc_lv<10> > or_ln99_8_fu_1180_p2;
    sc_signal< sc_lv<10> > or_ln99_9_fu_1190_p2;
    sc_signal< sc_lv<10> > or_ln99_10_fu_1200_p2;
    sc_signal< sc_lv<35> > or_ln102_fu_1225_p2;
    sc_signal< sc_lv<10> > or_ln99_11_fu_1245_p2;
    sc_signal< sc_lv<10> > or_ln99_12_fu_1255_p2;
    sc_signal< sc_lv<32> > select_ln98_fu_1265_p3;
    sc_signal< sc_lv<32> > select_ln98_1_fu_1287_p3;
    sc_signal< sc_lv<32> > select_ln98_2_fu_1309_p3;
    sc_signal< sc_lv<32> > grp_fu_743_p2;
    sc_signal< sc_lv<32> > select_ln98_3_fu_1331_p3;
    sc_signal< sc_lv<32> > grp_fu_748_p2;
    sc_signal< sc_lv<35> > or_ln102_1_fu_1355_p2;
    sc_signal< sc_lv<35> > or_ln102_2_fu_1369_p2;
    sc_signal< sc_lv<10> > or_ln99_13_fu_1383_p2;
    sc_signal< sc_lv<10> > or_ln99_14_fu_1393_p2;
    sc_signal< sc_lv<32> > select_ln98_4_fu_1406_p3;
    sc_signal< sc_lv<32> > grp_fu_753_p2;
    sc_signal< sc_lv<32> > select_ln98_5_fu_1427_p3;
    sc_signal< sc_lv<32> > grp_fu_758_p2;
    sc_signal< sc_lv<35> > or_ln102_3_fu_1450_p2;
    sc_signal< sc_lv<35> > or_ln102_4_fu_1464_p2;
    sc_signal< sc_lv<32> > select_ln98_6_fu_1481_p3;
    sc_signal< sc_lv<32> > grp_fu_763_p2;
    sc_signal< sc_lv<32> > select_ln98_7_fu_1502_p3;
    sc_signal< sc_lv<32> > grp_fu_768_p2;
    sc_signal< sc_lv<35> > or_ln102_5_fu_1520_p2;
    sc_signal< sc_lv<35> > or_ln102_6_fu_1534_p2;
    sc_signal< sc_lv<32> > select_ln98_8_fu_1551_p3;
    sc_signal< sc_lv<32> > grp_fu_1350_p2;
    sc_signal< sc_lv<32> > select_ln98_9_fu_1572_p3;
    sc_signal< sc_lv<35> > or_ln102_7_fu_1590_p2;
    sc_signal< sc_lv<35> > or_ln102_8_fu_1604_p2;
    sc_signal< sc_lv<32> > select_ln98_10_fu_1621_p3;
    sc_signal< sc_lv<32> > select_ln98_11_fu_1642_p3;
    sc_signal< sc_lv<35> > or_ln102_9_fu_1660_p2;
    sc_signal< sc_lv<35> > or_ln102_10_fu_1674_p2;
    sc_signal< sc_lv<35> > or_ln102_11_fu_1688_p2;
    sc_signal< sc_lv<35> > or_ln102_12_fu_1702_p2;
    sc_signal< sc_lv<35> > or_ln102_13_fu_1716_p2;
    sc_signal< sc_lv<35> > or_ln102_14_fu_1730_p2;
    sc_signal< sc_lv<32> > select_ln98_12_fu_1747_p3;
    sc_signal< sc_lv<32> > select_ln98_13_fu_1768_p3;
    sc_signal< sc_lv<32> > select_ln98_14_fu_1789_p3;
    sc_signal< sc_lv<32> > select_ln98_15_fu_1810_p3;
    sc_signal< sc_lv<32> > zext_ln109_fu_1828_p1;
    sc_signal< sc_lv<1> > icmp_ln112_fu_1843_p2;
    sc_signal< sc_lv<32> > i_2_fu_1848_p2;
    sc_signal< sc_lv<32> > select_ln112_1_fu_1862_p3;
    sc_signal< sc_lv<6> > trunc_ln116_1_fu_1874_p1;
    sc_signal< sc_lv<10> > sext_ln116_1_cast_fu_1878_p3;
    sc_signal< sc_lv<10> > trunc_ln116_fu_1870_p1;
    sc_signal< sc_lv<10> > add_ln116_fu_1886_p2;
    sc_signal< sc_lv<40> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp2_stage1_subdone;
    sc_signal< bool > ap_block_pp2_stage2_subdone;
    sc_signal< bool > ap_block_pp2_stage3_subdone;
    sc_signal< bool > ap_block_pp2_stage4_subdone;
    sc_signal< bool > ap_block_pp2_stage6_subdone;
    sc_signal< sc_logic > ap_ext_blocking_cur_n;
    sc_signal< sc_logic > ap_ext_blocking_n;
    sc_signal< sc_logic > ap_str_blocking_n;
    sc_signal< sc_logic > ap_int_blocking_n;
    sc_signal< sc_logic > ap_ext_blocking_n_reg;
    sc_signal< sc_logic > ap_str_blocking_n_reg;
    sc_signal< sc_logic > ap_int_blocking_n_reg;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<40> ap_ST_fsm_state1;
    static const sc_lv<40> ap_ST_fsm_state2;
    static const sc_lv<40> ap_ST_fsm_state3;
    static const sc_lv<40> ap_ST_fsm_state4;
    static const sc_lv<40> ap_ST_fsm_state5;
    static const sc_lv<40> ap_ST_fsm_state6;
    static const sc_lv<40> ap_ST_fsm_state7;
    static const sc_lv<40> ap_ST_fsm_state8;
    static const sc_lv<40> ap_ST_fsm_state9;
    static const sc_lv<40> ap_ST_fsm_state10;
    static const sc_lv<40> ap_ST_fsm_state11;
    static const sc_lv<40> ap_ST_fsm_state12;
    static const sc_lv<40> ap_ST_fsm_pp0_stage0;
    static const sc_lv<40> ap_ST_fsm_state16;
    static const sc_lv<40> ap_ST_fsm_state17;
    static const sc_lv<40> ap_ST_fsm_state18;
    static const sc_lv<40> ap_ST_fsm_state19;
    static const sc_lv<40> ap_ST_fsm_state20;
    static const sc_lv<40> ap_ST_fsm_state21;
    static const sc_lv<40> ap_ST_fsm_state22;
    static const sc_lv<40> ap_ST_fsm_pp1_stage0;
    static const sc_lv<40> ap_ST_fsm_state26;
    static const sc_lv<40> ap_ST_fsm_state27;
    static const sc_lv<40> ap_ST_fsm_state28;
    static const sc_lv<40> ap_ST_fsm_state29;
    static const sc_lv<40> ap_ST_fsm_pp2_stage0;
    static const sc_lv<40> ap_ST_fsm_pp2_stage1;
    static const sc_lv<40> ap_ST_fsm_pp2_stage2;
    static const sc_lv<40> ap_ST_fsm_pp2_stage3;
    static const sc_lv<40> ap_ST_fsm_pp2_stage4;
    static const sc_lv<40> ap_ST_fsm_pp2_stage5;
    static const sc_lv<40> ap_ST_fsm_pp2_stage6;
    static const sc_lv<40> ap_ST_fsm_pp2_stage7;
    static const sc_lv<40> ap_ST_fsm_state44;
    static const sc_lv<40> ap_ST_fsm_pp3_stage0;
    static const sc_lv<40> ap_ST_fsm_state48;
    static const sc_lv<40> ap_ST_fsm_state49;
    static const sc_lv<40> ap_ST_fsm_state50;
    static const sc_lv<40> ap_ST_fsm_state51;
    static const sc_lv<40> ap_ST_fsm_state52;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_21;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_C;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_GMEM_USER_VALUE;
    static const int C_M_AXI_GMEM_PROT_VALUE;
    static const int C_M_AXI_GMEM_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<10> ap_const_lv10_2;
    static const sc_lv<10> ap_const_lv10_3;
    static const sc_lv<10> ap_const_lv10_4;
    static const sc_lv<10> ap_const_lv10_5;
    static const sc_lv<10> ap_const_lv10_6;
    static const sc_lv<10> ap_const_lv10_7;
    static const sc_lv<10> ap_const_lv10_8;
    static const sc_lv<10> ap_const_lv10_9;
    static const sc_lv<10> ap_const_lv10_A;
    static const sc_lv<10> ap_const_lv10_B;
    static const sc_lv<35> ap_const_lv35_1;
    static const sc_lv<29> ap_const_lv29_0;
    static const sc_lv<10> ap_const_lv10_C;
    static const sc_lv<10> ap_const_lv10_D;
    static const sc_lv<35> ap_const_lv35_2;
    static const sc_lv<35> ap_const_lv35_3;
    static const sc_lv<10> ap_const_lv10_E;
    static const sc_lv<10> ap_const_lv10_F;
    static const sc_lv<35> ap_const_lv35_4;
    static const sc_lv<35> ap_const_lv35_5;
    static const sc_lv<35> ap_const_lv35_6;
    static const sc_lv<35> ap_const_lv35_7;
    static const sc_lv<35> ap_const_lv35_8;
    static const sc_lv<35> ap_const_lv35_9;
    static const sc_lv<35> ap_const_lv35_A;
    static const sc_lv<35> ap_const_lv35_B;
    static const sc_lv<35> ap_const_lv35_C;
    static const sc_lv<35> ap_const_lv35_D;
    static const sc_lv<35> ap_const_lv35_E;
    static const sc_lv<35> ap_const_lv35_F;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const6();
    void thread_ap_clk_no_reset_();
    void thread_A_address0();
    void thread_A_ce0();
    void thread_A_we0();
    void thread_B_address0();
    void thread_B_address1();
    void thread_B_ce0();
    void thread_B_ce1();
    void thread_B_we0();
    void thread_C_address0();
    void thread_C_address1();
    void thread_C_ce0();
    void thread_C_ce1();
    void thread_C_d0();
    void thread_C_d1();
    void thread_C_we0();
    void thread_C_we1();
    void thread_add_ln101_fu_994_p2();
    void thread_add_ln116_fu_1886_p2();
    void thread_add_ln72_fu_895_p2();
    void thread_add_ln84_fu_969_p2();
    void thread_add_ln89_fu_1004_p2();
    void thread_add_ln99_fu_1053_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp2_stage1();
    void thread_ap_CS_fsm_pp2_stage2();
    void thread_ap_CS_fsm_pp2_stage3();
    void thread_ap_CS_fsm_pp2_stage4();
    void thread_ap_CS_fsm_pp2_stage5();
    void thread_ap_CS_fsm_pp2_stage6();
    void thread_ap_CS_fsm_pp2_stage7();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp2_stage1();
    void thread_ap_block_pp2_stage1_11001();
    void thread_ap_block_pp2_stage1_subdone();
    void thread_ap_block_pp2_stage2();
    void thread_ap_block_pp2_stage2_11001();
    void thread_ap_block_pp2_stage2_subdone();
    void thread_ap_block_pp2_stage3();
    void thread_ap_block_pp2_stage3_11001();
    void thread_ap_block_pp2_stage3_subdone();
    void thread_ap_block_pp2_stage4();
    void thread_ap_block_pp2_stage4_11001();
    void thread_ap_block_pp2_stage4_subdone();
    void thread_ap_block_pp2_stage5();
    void thread_ap_block_pp2_stage5_11001();
    void thread_ap_block_pp2_stage5_subdone();
    void thread_ap_block_pp2_stage6();
    void thread_ap_block_pp2_stage6_11001();
    void thread_ap_block_pp2_stage6_subdone();
    void thread_ap_block_pp2_stage7();
    void thread_ap_block_pp2_stage7_11001();
    void thread_ap_block_pp2_stage7_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_01001();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_state13_pp0_stage0_iter0();
    void thread_ap_block_state14_pp0_stage0_iter1();
    void thread_ap_block_state15_pp0_stage0_iter2();
    void thread_ap_block_state23_pp1_stage0_iter0();
    void thread_ap_block_state24_pp1_stage0_iter1();
    void thread_ap_block_state25_pp1_stage0_iter2();
    void thread_ap_block_state30_pp2_stage0_iter0();
    void thread_ap_block_state31_pp2_stage1_iter0();
    void thread_ap_block_state32_pp2_stage2_iter0();
    void thread_ap_block_state33_pp2_stage3_iter0();
    void thread_ap_block_state34_pp2_stage4_iter0();
    void thread_ap_block_state35_pp2_stage5_iter0();
    void thread_ap_block_state36_pp2_stage6_iter0();
    void thread_ap_block_state37_pp2_stage7_iter0();
    void thread_ap_block_state38_pp2_stage0_iter1();
    void thread_ap_block_state39_pp2_stage1_iter1();
    void thread_ap_block_state40_pp2_stage2_iter1();
    void thread_ap_block_state41_pp2_stage3_iter1();
    void thread_ap_block_state42_pp2_stage4_iter1();
    void thread_ap_block_state43_pp2_stage5_iter1();
    void thread_ap_block_state45_pp3_stage0_iter0();
    void thread_ap_block_state46_pp3_stage0_iter1();
    void thread_ap_block_state47_io();
    void thread_ap_block_state47_pp3_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state13();
    void thread_ap_condition_pp1_exit_iter0_state23();
    void thread_ap_condition_pp2_exit_iter0_state30();
    void thread_ap_condition_pp3_exit_iter0_state45();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_ext_blocking_cur_n();
    void thread_ap_ext_blocking_n();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_int_blocking_n();
    void thread_ap_phi_mux_col_0_phi_fu_664_p4();
    void thread_ap_phi_mux_i2_0_phi_fu_620_p4();
    void thread_ap_phi_mux_i6_0_phi_fu_686_p4();
    void thread_ap_phi_mux_i_0_phi_fu_587_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_642_p4();
    void thread_ap_phi_mux_row_0_phi_fu_653_p4();
    void thread_ap_ready();
    void thread_ap_str_blocking_n();
    void thread_col_fu_1445_p2();
    void thread_empty_5_fu_803_p1();
    void thread_empty_6_fu_823_p1();
    void thread_empty_fu_783_p1();
    void thread_event_done();
    void thread_gmem_ARADDR();
    void thread_gmem_ARVALID();
    void thread_gmem_AWVALID();
    void thread_gmem_BREADY();
    void thread_gmem_RREADY();
    void thread_gmem_WVALID();
    void thread_gmem_blk_n_AR();
    void thread_gmem_blk_n_AW();
    void thread_gmem_blk_n_B();
    void thread_gmem_blk_n_R();
    void thread_gmem_blk_n_W();
    void thread_grp_fu_988_p0();
    void thread_grp_fu_988_p1();
    void thread_i_1_fu_931_p2();
    void thread_i_2_fu_1848_p2();
    void thread_i_fu_857_p2();
    void thread_icmp_ln101_fu_1100_p2();
    void thread_icmp_ln109_fu_1832_p2();
    void thread_icmp_ln112_fu_1843_p2();
    void thread_icmp_ln65_fu_841_p2();
    void thread_icmp_ln68_fu_852_p2();
    void thread_icmp_ln77_fu_915_p2();
    void thread_icmp_ln80_fu_926_p2();
    void thread_icmp_ln89_fu_999_p2();
    void thread_icmp_ln92_fu_1016_p2();
    void thread_icmp_ln98_fu_1240_p2();
    void thread_in3_fu_813_p4();
    void thread_in_fu_793_p4();
    void thread_itr_1_fu_920_p2();
    void thread_itr_2_fu_1837_p2();
    void thread_itr_fu_846_p2();
    void thread_j_1_fu_975_p2();
    void thread_j_2_fu_1897_p2();
    void thread_j_fu_901_p2();
    void thread_or_ln102_10_fu_1674_p2();
    void thread_or_ln102_11_fu_1688_p2();
    void thread_or_ln102_12_fu_1702_p2();
    void thread_or_ln102_13_fu_1716_p2();
    void thread_or_ln102_14_fu_1730_p2();
    void thread_or_ln102_1_fu_1355_p2();
    void thread_or_ln102_2_fu_1369_p2();
    void thread_or_ln102_3_fu_1450_p2();
    void thread_or_ln102_4_fu_1464_p2();
    void thread_or_ln102_5_fu_1520_p2();
    void thread_or_ln102_6_fu_1534_p2();
    void thread_or_ln102_7_fu_1590_p2();
    void thread_or_ln102_8_fu_1604_p2();
    void thread_or_ln102_9_fu_1660_p2();
    void thread_or_ln102_fu_1225_p2();
    void thread_or_ln99_10_fu_1200_p2();
    void thread_or_ln99_11_fu_1245_p2();
    void thread_or_ln99_12_fu_1255_p2();
    void thread_or_ln99_13_fu_1383_p2();
    void thread_or_ln99_14_fu_1393_p2();
    void thread_or_ln99_1_fu_1105_p2();
    void thread_or_ln99_2_fu_1115_p2();
    void thread_or_ln99_3_fu_1125_p2();
    void thread_or_ln99_4_fu_1135_p2();
    void thread_or_ln99_5_fu_1150_p2();
    void thread_or_ln99_6_fu_1160_p2();
    void thread_or_ln99_7_fu_1170_p2();
    void thread_or_ln99_8_fu_1180_p2();
    void thread_or_ln99_9_fu_1190_p2();
    void thread_or_ln99_fu_1089_p2();
    void thread_out_r5_fu_773_p4();
    void thread_row_fu_1010_p2();
    void thread_select_ln112_1_fu_1862_p3();
    void thread_select_ln112_fu_1854_p3();
    void thread_select_ln68_1_fu_871_p3();
    void thread_select_ln68_fu_863_p3();
    void thread_select_ln80_1_fu_945_p3();
    void thread_select_ln80_fu_937_p3();
    void thread_select_ln89_1_fu_1029_p3();
    void thread_select_ln89_fu_1021_p3();
    void thread_select_ln98_10_fu_1621_p3();
    void thread_select_ln98_11_fu_1642_p3();
    void thread_select_ln98_12_fu_1747_p3();
    void thread_select_ln98_13_fu_1768_p3();
    void thread_select_ln98_14_fu_1789_p3();
    void thread_select_ln98_15_fu_1810_p3();
    void thread_select_ln98_1_fu_1287_p3();
    void thread_select_ln98_2_fu_1309_p3();
    void thread_select_ln98_3_fu_1331_p3();
    void thread_select_ln98_4_fu_1406_p3();
    void thread_select_ln98_5_fu_1427_p3();
    void thread_select_ln98_6_fu_1481_p3();
    void thread_select_ln98_7_fu_1502_p3();
    void thread_select_ln98_8_fu_1551_p3();
    void thread_select_ln98_9_fu_1572_p3();
    void thread_select_ln98_fu_1265_p3();
    void thread_sext_ln116_1_cast_fu_1878_p3();
    void thread_sext_ln116_fu_1892_p1();
    void thread_sext_ln72_1_cast_fu_887_p3();
    void thread_sext_ln72_fu_907_p1();
    void thread_sext_ln84_1_cast_fu_961_p3();
    void thread_sext_ln84_fu_981_p1();
    void thread_sext_ln99_10_fu_1195_p1();
    void thread_sext_ln99_11_fu_1205_p1();
    void thread_sext_ln99_12_fu_1250_p1();
    void thread_sext_ln99_13_fu_1260_p1();
    void thread_sext_ln99_14_fu_1388_p1();
    void thread_sext_ln99_15_fu_1398_p1();
    void thread_sext_ln99_1_cast_fu_1081_p3();
    void thread_sext_ln99_1_fu_1072_p1();
    void thread_sext_ln99_2_fu_1110_p1();
    void thread_sext_ln99_3_fu_1120_p1();
    void thread_sext_ln99_4_fu_1130_p1();
    void thread_sext_ln99_5_fu_1140_p1();
    void thread_sext_ln99_6_fu_1155_p1();
    void thread_sext_ln99_7_fu_1165_p1();
    void thread_sext_ln99_8_fu_1175_p1();
    void thread_sext_ln99_9_fu_1185_p1();
    void thread_sext_ln99_fu_1059_p1();
    void thread_stall_done_ext();
    void thread_stall_done_int();
    void thread_stall_done_str();
    void thread_stall_start_ext();
    void thread_stall_start_int();
    void thread_stall_start_str();
    void thread_temp_sum_0_fu_1273_p2();
    void thread_temp_sum_10_fu_1628_p2();
    void thread_temp_sum_11_fu_1649_p2();
    void thread_temp_sum_12_fu_1754_p2();
    void thread_temp_sum_13_fu_1775_p2();
    void thread_temp_sum_14_fu_1796_p2();
    void thread_temp_sum_15_fu_1817_p2();
    void thread_temp_sum_1_fu_1295_p2();
    void thread_temp_sum_2_fu_1317_p2();
    void thread_temp_sum_3_fu_1339_p2();
    void thread_temp_sum_4_fu_1413_p2();
    void thread_temp_sum_5_fu_1434_p2();
    void thread_temp_sum_6_fu_1488_p2();
    void thread_temp_sum_7_fu_1509_p2();
    void thread_temp_sum_8_fu_1558_p2();
    void thread_temp_sum_9_fu_1579_p2();
    void thread_tmp_10_fu_1539_p3();
    void thread_tmp_11_fu_1595_p3();
    void thread_tmp_12_fu_1609_p3();
    void thread_tmp_13_fu_1665_p3();
    void thread_tmp_14_fu_1679_p3();
    void thread_tmp_15_fu_1693_p3();
    void thread_tmp_16_fu_1707_p3();
    void thread_tmp_17_fu_1721_p3();
    void thread_tmp_18_fu_1735_p3();
    void thread_tmp_19_fu_1064_p3();
    void thread_tmp_2_fu_1469_p3();
    void thread_tmp_5_fu_1525_p3();
    void thread_tmp_6_fu_1213_p3();
    void thread_tmp_7_fu_1231_p3();
    void thread_tmp_8_fu_1360_p3();
    void thread_tmp_9_fu_1374_p3();
    void thread_tmp_s_fu_1455_p3();
    void thread_trunc_ln102_fu_1037_p1();
    void thread_trunc_ln116_1_fu_1874_p1();
    void thread_trunc_ln116_fu_1870_p1();
    void thread_trunc_ln72_1_fu_883_p1();
    void thread_trunc_ln72_fu_879_p1();
    void thread_trunc_ln84_1_fu_957_p1();
    void thread_trunc_ln84_fu_953_p1();
    void thread_trunc_ln99_1_fu_1077_p1();
    void thread_trunc_ln99_fu_1049_p1();
    void thread_zext_ln101_fu_985_p1();
    void thread_zext_ln109_fu_1828_p1();
    void thread_zext_ln65_fu_837_p1();
    void thread_zext_ln77_fu_911_p1();
    void thread_zext_ln99_1_fu_1095_p1();
    void thread_zext_ln99_cast_fu_1041_p3();
    void thread_zext_ln99_fu_1220_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
