Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jun 25 18:20:36 2018
| Host         : DESKTOP-II8OTGJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Testing_IP_timing_summary_routed.rpt -pb Testing_IP_timing_summary_routed.pb -rpx Testing_IP_timing_summary_routed.rpx -warn_on_violation
| Design       : Testing_IP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: Simon_DUT/lfsr_change_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.252        0.000                      0                  102        0.132        0.000                      0                  102        3.020        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.252        0.000                      0                   88        0.132        0.000                      0                   88        3.020        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.226        0.000                      0                   14        0.451        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_KEY_REG/temp_reg_reg[101]_srl27/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.828ns (22.727%)  route 2.815ns (77.273%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.738     5.406    Simon_DUT/clk_IBUF_BUFG
    SLICE_X37Y54         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.456     5.862 f  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=19, routed)          1.318     7.180    Simon_DUT/INST_SERIAL_CNT/out[1]
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.304 r  Simon_DUT/INST_SERIAL_CNT/xlnx_opt_LUT_temp_reg_reg[101]_srl27_i_1_5/O
                         net (fo=1, routed)           0.344     7.647    Simon_DUT/INST_SERIAL_CNT/xlnx_opt_KEY_INPUT_MUX_OUT_1
    SLICE_X37Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.771 r  Simon_DUT/INST_SERIAL_CNT/xlnx_opt_LUT_temp_reg_reg[101]_srl27_i_1_6/O
                         net (fo=1, routed)           0.823     8.594    Simon_DUT/INST_SERIAL_CNT/xlnx_opt_KEY_INPUT_MUX_OUT
    SLICE_X38Y54         LUT5 (Prop_lut5_I4_O)        0.124     8.718 r  Simon_DUT/INST_SERIAL_CNT/xlnx_opt_LUT_temp_reg_reg[101]_srl27_i_1_7/O
                         net (fo=1, routed)           0.331     9.050    Simon_DUT/INST_KEY_REG/KEY_INPUT_MUX_OUT
    SLICE_X38Y53         SRLC32E                                      r  Simon_DUT/INST_KEY_REG/temp_reg_reg[101]_srl27/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.562    12.953    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y53         SRLC32E                                      r  Simon_DUT/INST_KEY_REG/temp_reg_reg[101]_srl27/CLK
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X38Y53         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    13.302    Simon_DUT/INST_KEY_REG/temp_reg_reg[101]_srl27
  -------------------------------------------------------------------
                         required time                         13.302    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 INST_CNT/cnt_internal_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.966ns (26.690%)  route 2.653ns (73.310%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.740     5.408    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDCE (Prop_fdce_C_Q)         0.419     5.827 r  INST_CNT/cnt_internal_value_reg[1]/Q
                         net (fo=14, routed)          1.026     6.853    Simon_DUT/INST_IS_SHIFTREG/lopt_1
    SLICE_X41Y54         LUT6 (Prop_lut6_I1_O)        0.299     7.152 f  Simon_DUT/INST_IS_SHIFTREG/xlnx_opt_LUT_temp_reg[63]_i_2_1/O
                         net (fo=1, routed)           0.658     7.811    Simon_DUT/INST_IS_SHIFTREG/xlnx_opt_IS_INPUT_MUX_OUT_4
    SLICE_X40Y54         LUT6 (Prop_lut6_I5_O)        0.124     7.935 f  Simon_DUT/INST_IS_SHIFTREG/xlnx_opt_LUT_temp_reg[63]_i_2_2/O
                         net (fo=1, routed)           0.969     8.904    Simon_DUT/INST_IS_SHIFTREG/xlnx_opt_IS_INPUT_MUX_OUT_3
    SLICE_X39Y52         LUT5 (Prop_lut5_I2_O)        0.124     9.028 r  Simon_DUT/INST_IS_SHIFTREG/xlnx_opt_LUT_temp_reg[63]_i_2_6/O
                         net (fo=1, routed)           0.000     9.028    Simon_DUT/INST_IS_SHIFTREG/IS_INPUT_MUX_OUT
    SLICE_X39Y52         FDRE                                         r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563    12.954    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[63]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X39Y52         FDRE (Setup_fdre_C_D)        0.029    13.339    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[63]
  -------------------------------------------------------------------
                         required time                         13.339    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.794ns (25.323%)  route 2.341ns (74.677%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.738     5.406    Simon_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X38Y55         FDCE                                         r  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.518     5.924 r  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/Q
                         net (fo=11, routed)          1.332     7.256    Simon_DUT/INST_SERIAL_CNT/Q[0]
    SLICE_X37Y53         LUT5 (Prop_lut5_I2_O)        0.124     7.380 r  Simon_DUT/INST_SERIAL_CNT/lfsr_change_i_1/O
                         net (fo=2, routed)           0.671     8.050    Simon_DUT/INST_lfsr/lfsr_change_0
    SLICE_X36Y53         LUT3 (Prop_lut3_I1_O)        0.152     8.202 r  Simon_DUT/INST_lfsr/reg_internal[1]_i_1/O
                         net (fo=2, routed)           0.339     8.542    Simon_DUT/INST_END_ENCRYPT_FSR/E[0]
    SLICE_X36Y54         FDPE                                         r  Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.562    12.953    Simon_DUT/INST_END_ENCRYPT_FSR/clk_IBUF_BUFG
    SLICE_X36Y54         FDPE                                         r  Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[0]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X36Y54         FDPE (Setup_fdpe_C_CE)      -0.413    12.933    Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         12.933    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  4.391    

Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.794ns (25.323%)  route 2.341ns (74.677%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.738     5.406    Simon_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X38Y55         FDCE                                         r  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.518     5.924 r  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/Q
                         net (fo=11, routed)          1.332     7.256    Simon_DUT/INST_SERIAL_CNT/Q[0]
    SLICE_X37Y53         LUT5 (Prop_lut5_I2_O)        0.124     7.380 r  Simon_DUT/INST_SERIAL_CNT/lfsr_change_i_1/O
                         net (fo=2, routed)           0.671     8.050    Simon_DUT/INST_lfsr/lfsr_change_0
    SLICE_X36Y53         LUT3 (Prop_lut3_I1_O)        0.152     8.202 r  Simon_DUT/INST_lfsr/reg_internal[1]_i_1/O
                         net (fo=2, routed)           0.339     8.542    Simon_DUT/INST_END_ENCRYPT_FSR/E[0]
    SLICE_X36Y54         FDCE                                         r  Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.562    12.953    Simon_DUT/INST_END_ENCRYPT_FSR/clk_IBUF_BUFG
    SLICE_X36Y54         FDCE                                         r  Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[1]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X36Y54         FDCE (Setup_fdce_C_CE)      -0.413    12.933    Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         12.933    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  4.391    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 INST_CNT/cnt_internal_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 1.200ns (35.929%)  route 2.140ns (64.071%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.740     5.408    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDCE (Prop_fdce_C_Q)         0.419     5.827 f  INST_CNT/cnt_internal_value_reg[1]/Q
                         net (fo=14, routed)          0.656     6.484    INST_CNT/cnt_out_W[1]
    SLICE_X39Y53         LUT2 (Prop_lut2_I1_O)        0.325     6.809 r  INST_CNT/FSM_onehot_current_state[6]_i_4/O
                         net (fo=1, routed)           0.643     7.452    INST_CNT/FSM_onehot_current_state[6]_i_4_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I5_O)        0.332     7.784 f  INST_CNT/FSM_onehot_current_state[6]_i_2/O
                         net (fo=2, routed)           0.840     8.624    Simon_DUT/INST_IS_SHIFTREG/cnt_internal_value_reg[5]
    SLICE_X41Y53         LUT5 (Prop_lut5_I2_O)        0.124     8.748 r  Simon_DUT/INST_IS_SHIFTREG/FSM_onehot_current_state[5]_i_1/O
                         net (fo=1, routed)           0.000     8.748    Simon_DUT_n_3
    SLICE_X41Y53         FDRE                                         r  FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563    12.954    clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.432    13.386    
                         clock uncertainty           -0.035    13.351    
    SLICE_X41Y53         FDRE (Setup_fdre_C_D)        0.032    13.383    FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         13.383    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             4.639ns  (required time - arrival time)
  Source:                 INST_CNT/cnt_internal_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 1.200ns (35.983%)  route 2.135ns (64.017%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.740     5.408    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDCE (Prop_fdce_C_Q)         0.419     5.827 r  INST_CNT/cnt_internal_value_reg[1]/Q
                         net (fo=14, routed)          0.656     6.484    INST_CNT/cnt_out_W[1]
    SLICE_X39Y53         LUT2 (Prop_lut2_I1_O)        0.325     6.809 f  INST_CNT/FSM_onehot_current_state[6]_i_4/O
                         net (fo=1, routed)           0.643     7.452    INST_CNT/FSM_onehot_current_state[6]_i_4_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I5_O)        0.332     7.784 r  INST_CNT/FSM_onehot_current_state[6]_i_2/O
                         net (fo=2, routed)           0.835     8.619    INST_CNT/FSM_onehot_current_state_reg[6]
    SLICE_X41Y53         LUT4 (Prop_lut4_I2_O)        0.124     8.743 r  INST_CNT/FSM_onehot_current_state[6]_i_1/O
                         net (fo=1, routed)           0.000     8.743    INST_CNT_n_2
    SLICE_X41Y53         FDRE                                         r  FSM_onehot_current_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563    12.954    clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
                         clock pessimism              0.432    13.386    
                         clock uncertainty           -0.035    13.351    
    SLICE_X41Y53         FDRE (Setup_fdre_C_D)        0.031    13.382    FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         13.382    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  4.639    

Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[25]_srl5/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.704ns (25.700%)  route 2.035ns (74.300%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.738     5.406    Simon_DUT/clk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.456     5.862 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=29, routed)          0.847     6.710    Simon_DUT/INST_lfsr/out[0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.834 r  Simon_DUT/INST_lfsr/temp_reg[63]_i_3/O
                         net (fo=1, routed)           0.574     7.408    Simon_DUT/INST_lfsr/temp_reg[63]_i_3_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.532 r  Simon_DUT/INST_lfsr/temp_reg[63]_i_1/O
                         net (fo=11, routed)          0.613     8.146    Simon_DUT/INST_IS_SHIFTREG/IS_ce
    SLICE_X38Y51         SRL16E                                       r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[25]_srl5/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563    12.954    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X38Y51         SRL16E                                       r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[25]_srl5/CLK
                         clock pessimism              0.428    13.382    
                         clock uncertainty           -0.035    13.347    
    SLICE_X38Y51         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    12.830    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[25]_srl5
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                          -8.146    
  -------------------------------------------------------------------
                         slack                                  4.684    

Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[57]_srl5/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.704ns (25.700%)  route 2.035ns (74.300%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.738     5.406    Simon_DUT/clk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.456     5.862 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=29, routed)          0.847     6.710    Simon_DUT/INST_lfsr/out[0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.834 r  Simon_DUT/INST_lfsr/temp_reg[63]_i_3/O
                         net (fo=1, routed)           0.574     7.408    Simon_DUT/INST_lfsr/temp_reg[63]_i_3_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.532 r  Simon_DUT/INST_lfsr/temp_reg[63]_i_1/O
                         net (fo=11, routed)          0.613     8.146    Simon_DUT/INST_IS_SHIFTREG/IS_ce
    SLICE_X38Y51         SRL16E                                       r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[57]_srl5/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563    12.954    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X38Y51         SRL16E                                       r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[57]_srl5/CLK
                         clock pessimism              0.428    13.382    
                         clock uncertainty           -0.035    13.347    
    SLICE_X38Y51         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    12.830    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[57]_srl5
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                          -8.146    
  -------------------------------------------------------------------
                         slack                                  4.684    

Slack (MET) :             4.824ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl23/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.704ns (27.083%)  route 1.895ns (72.917%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.738     5.406    Simon_DUT/clk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.456     5.862 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=29, routed)          0.847     6.710    Simon_DUT/INST_lfsr/out[0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.834 r  Simon_DUT/INST_lfsr/temp_reg[63]_i_3/O
                         net (fo=1, routed)           0.574     7.408    Simon_DUT/INST_lfsr/temp_reg[63]_i_3_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.532 r  Simon_DUT/INST_lfsr/temp_reg[63]_i_1/O
                         net (fo=11, routed)          0.474     8.006    Simon_DUT/INST_IS_SHIFTREG/IS_ce
    SLICE_X38Y52         SRLC32E                                      r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl23/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563    12.954    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X38Y52         SRLC32E                                      r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl23/CLK
                         clock pessimism              0.428    13.382    
                         clock uncertainty           -0.035    13.347    
    SLICE_X38Y52         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    12.830    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl23
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                  4.824    

Slack (MET) :             4.824ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[32]_srl24/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.704ns (27.083%)  route 1.895ns (72.917%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.738     5.406    Simon_DUT/clk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.456     5.862 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=29, routed)          0.847     6.710    Simon_DUT/INST_lfsr/out[0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.834 r  Simon_DUT/INST_lfsr/temp_reg[63]_i_3/O
                         net (fo=1, routed)           0.574     7.408    Simon_DUT/INST_lfsr/temp_reg[63]_i_3_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.532 r  Simon_DUT/INST_lfsr/temp_reg[63]_i_1/O
                         net (fo=11, routed)          0.474     8.006    Simon_DUT/INST_IS_SHIFTREG/IS_ce
    SLICE_X38Y52         SRLC32E                                      r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[32]_srl24/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563    12.954    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X38Y52         SRLC32E                                      r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[32]_srl24/CLK
                         clock pessimism              0.428    13.382    
                         clock uncertainty           -0.035    13.347    
    SLICE_X38Y52         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    12.830    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[32]_srl24
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                  4.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_KEY_REG/temp_reg_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_KEY_REG/temp_reg_reg[35]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.586     1.498    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  Simon_DUT/INST_KEY_REG/temp_reg_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Simon_DUT/INST_KEY_REG/temp_reg_reg[67]/Q
                         net (fo=2, routed)           0.122     1.761    Simon_DUT/INST_KEY_REG/KEY_REG_2n3_out
    SLICE_X38Y54         SRLC32E                                      r  Simon_DUT/INST_KEY_REG/temp_reg_reg[35]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     2.015    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y54         SRLC32E                                      r  Simon_DUT/INST_KEY_REG/temp_reg_reg[35]_srl32/CLK
                         clock pessimism             -0.501     1.514    
    SLICE_X38Y54         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.629    Simon_DUT/INST_KEY_REG/temp_reg_reg[35]_srl32
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[57]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.587     1.499    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[62]/Q
                         net (fo=2, routed)           0.122     1.762    Simon_DUT/INST_IS_SHIFTREG/IS_2n2_out
    SLICE_X38Y51         SRL16E                                       r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[57]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.857     2.016    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X38Y51         SRL16E                                       r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[57]_srl5/CLK
                         clock pessimism             -0.501     1.515    
    SLICE_X38Y51         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.630    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[57]_srl5
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_KEY_REG/temp_reg_reg[35]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_KEY_REG/temp_reg_reg[34]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.586     1.498    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y54         SRLC32E                                      r  Simon_DUT/INST_KEY_REG/temp_reg_reg[35]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.830 r  Simon_DUT/INST_KEY_REG/temp_reg_reg[35]_srl32/Q31
                         net (fo=1, routed)           0.000     1.830    Simon_DUT/INST_KEY_REG/temp_reg_reg[35]_srl32_n_1
    SLICE_X38Y54         SRL16E                                       r  Simon_DUT/INST_KEY_REG/temp_reg_reg[34]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     2.015    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y54         SRL16E                                       r  Simon_DUT/INST_KEY_REG/temp_reg_reg[34]_srl1/CLK
                         clock pessimism             -0.517     1.498    
    SLICE_X38Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.615    Simon_DUT/INST_KEY_REG/temp_reg_reg[34]_srl1
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_KEY_REG/temp_reg_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_KEY_REG/temp_reg_reg[69]_srl30/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.161%)  route 0.210ns (59.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.586     1.498    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  Simon_DUT/INST_KEY_REG/temp_reg_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Simon_DUT/INST_KEY_REG/temp_reg_reg[99]/Q
                         net (fo=2, routed)           0.210     1.849    Simon_DUT/INST_KEY_REG/KEY_REG_3n3_out
    SLICE_X38Y53         SRLC32E                                      r  Simon_DUT/INST_KEY_REG/temp_reg_reg[69]_srl30/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     2.015    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y53         SRLC32E                                      r  Simon_DUT/INST_KEY_REG/temp_reg_reg[69]_srl30/CLK
                         clock pessimism             -0.504     1.511    
    SLICE_X38Y53         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.620    Simon_DUT/INST_KEY_REG/temp_reg_reg[69]_srl30
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.966%)  route 0.141ns (43.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  FSM_onehot_current_state_reg[5]/Q
                         net (fo=4, routed)           0.141     1.781    Simon_DUT/INST_IS_SHIFTREG/FSM_onehot_current_state_reg[5]_0[3]
    SLICE_X41Y53         LUT5 (Prop_lut5_I3_O)        0.045     1.826 r  Simon_DUT/INST_IS_SHIFTREG/FSM_onehot_current_state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.826    Simon_DUT_n_3
    SLICE_X41Y53         FDRE                                         r  FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.858     2.017    clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X41Y53         FDRE (Hold_fdre_C_D)         0.092     1.592    FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 INST_CNT/cnt_internal_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.309%)  route 0.163ns (46.691%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.500    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  INST_CNT/cnt_internal_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  INST_CNT/cnt_internal_value_reg[5]/Q
                         net (fo=9, routed)           0.163     1.804    INST_CNT/cnt_out_W[5]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.045     1.849 r  INST_CNT/cnt_internal_value[6]_i_2/O
                         net (fo=1, routed)           0.000     1.849    INST_CNT/cnt_internal_value[6]_i_2_n_0
    SLICE_X40Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.859     2.018    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[6]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X40Y52         FDCE (Hold_fdce_C_D)         0.091     1.608    INST_CNT/cnt_internal_value_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.686%)  route 0.182ns (56.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.587     1.499    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[63]/Q
                         net (fo=2, routed)           0.182     1.822    Simon_DUT/INST_IS_SHIFTREG/IS_2n1_out
    SLICE_X39Y52         FDRE                                         r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.857     2.016    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[62]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X39Y52         FDRE (Hold_fdre_C_D)         0.066     1.565    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl23/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.878%)  route 0.189ns (56.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.587     1.499    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.148     1.647 r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[24]/Q
                         net (fo=2, routed)           0.189     1.836    Simon_DUT/INST_IS_SHIFTREG/IS_n8_out
    SLICE_X38Y52         SRLC32E                                      r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl23/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.857     2.016    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X38Y52         SRLC32E                                      r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl23/CLK
                         clock pessimism             -0.501     1.515    
    SLICE_X38Y52         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.064     1.579    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl23
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.385%)  route 0.183ns (49.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.183     1.824    INST_CNT/out[0]
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.045     1.869 r  INST_CNT/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.869    INST_CNT_n_4
    SLICE_X40Y54         FDRE                                         r  FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.858     2.017    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X40Y54         FDRE (Hold_fdre_C_D)         0.091     1.607    FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X41Y53         FDSE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDSE (Prop_fdse_C_Q)         0.141     1.641 r  FSM_onehot_current_state_reg[0]/Q
                         net (fo=2, routed)           0.167     1.808    Simon_DUT/INST_IS_SHIFTREG/FSM_onehot_current_state_reg[5]_0[0]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.045     1.853 r  Simon_DUT/INST_IS_SHIFTREG/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.853    Simon_DUT_n_5
    SLICE_X41Y53         FDSE                                         r  FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.858     2.017    clk_IBUF_BUFG
    SLICE_X41Y53         FDSE                                         r  FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X41Y53         FDSE (Hold_fdse_C_D)         0.091     1.591    FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         8.000       7.000      SLICE_X41Y53    FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X41Y53    FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X40Y54    FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X40Y54    FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X40Y54    FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X41Y53    FSM_onehot_current_state_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X41Y53    FSM_onehot_current_state_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X40Y53    INST_CNT/cnt_internal_value_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X40Y53    INST_CNT/cnt_internal_value_reg[1]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y52    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl23/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y51    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[25]_srl5/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y52    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[32]_srl24/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y51    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[57]_srl5/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y53    Simon_DUT/INST_KEY_REG/temp_reg_reg[101]_srl27/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y53    Simon_DUT/INST_KEY_REG/temp_reg_reg[2]_srl30/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y54    Simon_DUT/INST_KEY_REG/temp_reg_reg[34]_srl1/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y54    Simon_DUT/INST_KEY_REG/temp_reg_reg[35]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y53    Simon_DUT/INST_KEY_REG/temp_reg_reg[69]_srl30/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y52    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl23/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y52    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl23/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y51    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[25]_srl5/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y52    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[32]_srl24/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y51    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[57]_srl5/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y53    Simon_DUT/INST_KEY_REG/temp_reg_reg[101]_srl27/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y53    Simon_DUT/INST_KEY_REG/temp_reg_reg[2]_srl30/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y54    Simon_DUT/INST_KEY_REG/temp_reg_reg[34]_srl1/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y54    Simon_DUT/INST_KEY_REG/temp_reg_reg[35]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y53    Simon_DUT/INST_KEY_REG/temp_reg_reg[69]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y52    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl23/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.580ns (25.092%)  route 1.731ns (74.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           1.015     6.879    INST_CNT/out[0]
    SLICE_X38Y52         LUT3 (Prop_lut3_I1_O)        0.124     7.003 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.716     7.720    INST_CNT/cnt_rst_W
    SLICE_X40Y53         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563    12.954    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.432    13.386    
                         clock uncertainty           -0.035    13.351    
    SLICE_X40Y53         FDCE (Recov_fdce_C_CLR)     -0.405    12.946    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.946    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.580ns (25.092%)  route 1.731ns (74.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           1.015     6.879    INST_CNT/out[0]
    SLICE_X38Y52         LUT3 (Prop_lut3_I1_O)        0.124     7.003 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.716     7.720    INST_CNT/cnt_rst_W
    SLICE_X40Y53         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563    12.954    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.432    13.386    
                         clock uncertainty           -0.035    13.351    
    SLICE_X40Y53         FDCE (Recov_fdce_C_CLR)     -0.405    12.946    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         12.946    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.580ns (25.092%)  route 1.731ns (74.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           1.015     6.879    INST_CNT/out[0]
    SLICE_X38Y52         LUT3 (Prop_lut3_I1_O)        0.124     7.003 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.716     7.720    INST_CNT/cnt_rst_W
    SLICE_X40Y53         FDCE                                         f  INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563    12.954    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism              0.432    13.386    
                         clock uncertainty           -0.035    13.351    
    SLICE_X40Y53         FDCE (Recov_fdce_C_CLR)     -0.405    12.946    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         12.946    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.580ns (25.092%)  route 1.731ns (74.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           1.015     6.879    INST_CNT/out[0]
    SLICE_X38Y52         LUT3 (Prop_lut3_I1_O)        0.124     7.003 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.716     7.720    INST_CNT/cnt_rst_W
    SLICE_X40Y53         FDCE                                         f  INST_CNT/cnt_internal_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563    12.954    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  INST_CNT/cnt_internal_value_reg[3]/C
                         clock pessimism              0.432    13.386    
                         clock uncertainty           -0.035    13.351    
    SLICE_X40Y53         FDCE (Recov_fdce_C_CLR)     -0.405    12.946    INST_CNT/cnt_internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         12.946    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.580ns (25.092%)  route 1.731ns (74.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           1.015     6.879    INST_CNT/out[0]
    SLICE_X38Y52         LUT3 (Prop_lut3_I1_O)        0.124     7.003 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.716     7.720    INST_CNT/cnt_rst_W
    SLICE_X40Y53         FDCE                                         f  INST_CNT/cnt_internal_value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563    12.954    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  INST_CNT/cnt_internal_value_reg[4]/C
                         clock pessimism              0.432    13.386    
                         clock uncertainty           -0.035    13.351    
    SLICE_X40Y53         FDCE (Recov_fdce_C_CLR)     -0.405    12.946    INST_CNT/cnt_internal_value_reg[4]
  -------------------------------------------------------------------
                         required time                         12.946    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.580ns (25.092%)  route 1.731ns (74.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           1.015     6.879    INST_CNT/out[0]
    SLICE_X38Y52         LUT3 (Prop_lut3_I1_O)        0.124     7.003 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.716     7.720    INST_CNT/cnt_rst_W
    SLICE_X40Y53         FDCE                                         f  INST_CNT/cnt_internal_value_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563    12.954    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  INST_CNT/cnt_internal_value_reg[5]/C
                         clock pessimism              0.432    13.386    
                         clock uncertainty           -0.035    13.351    
    SLICE_X40Y53         FDCE (Recov_fdce_C_CLR)     -0.405    12.946    INST_CNT/cnt_internal_value_reg[5]
  -------------------------------------------------------------------
                         required time                         12.946    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.580ns (26.691%)  route 1.593ns (73.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           1.015     6.879    INST_CNT/out[0]
    SLICE_X38Y52         LUT3 (Prop_lut3_I1_O)        0.124     7.003 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.578     7.581    INST_CNT/cnt_rst_W
    SLICE_X40Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.564    12.955    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[6]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X40Y52         FDCE (Recov_fdce_C_CLR)     -0.405    12.944    INST_CNT/cnt_internal_value_reg[6]
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                  5.363    

Slack (MET) :             5.907ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.456ns (27.278%)  route 1.216ns (72.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.738     5.406    Simon_DUT/clk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.456     5.862 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=29, routed)          1.216     7.078    Simon_DUT/INST_SERIAL_CNT/out[0]
    SLICE_X38Y55         FDCE                                         f  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.562    12.953    Simon_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X38Y55         FDCE                                         r  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X38Y55         FDCE (Recov_fdce_C_CLR)     -0.361    12.985    Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         12.985    
                         arrival time                          -7.078    
  -------------------------------------------------------------------
                         slack                                  5.907    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.456ns (27.278%)  route 1.216ns (72.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.738     5.406    Simon_DUT/clk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.456     5.862 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=29, routed)          1.216     7.078    Simon_DUT/INST_SERIAL_CNT/out[0]
    SLICE_X38Y55         FDCE                                         f  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.562    12.953    Simon_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X38Y55         FDCE                                         r  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X38Y55         FDCE (Recov_fdce_C_CLR)     -0.319    13.027    Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         13.027    
                         arrival time                          -7.078    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             6.330ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.456ns (37.848%)  route 0.749ns (62.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.738     5.406    Simon_DUT/clk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.456     5.862 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=29, routed)          0.749     6.611    Simon_DUT/INST_END_ENCRYPT_FSR/AS[0]
    SLICE_X36Y54         FDCE                                         f  Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.562    12.953    Simon_DUT/INST_END_ENCRYPT_FSR/clk_IBUF_BUFG
    SLICE_X36Y54         FDCE                                         r  Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[1]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X36Y54         FDCE (Recov_fdce_C_CLR)     -0.405    12.941    Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  6.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.941%)  route 0.231ns (62.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.586     1.498    Simon_DUT/clk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.141     1.639 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=29, routed)          0.231     1.869    Simon_DUT/INST_SERIAL_CNT/out[0]
    SLICE_X37Y53         FDCE                                         f  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     2.015    Simon_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X37Y53         FDCE                                         r  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism             -0.504     1.511    
    SLICE_X37Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.419    Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.941%)  route 0.231ns (62.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.586     1.498    Simon_DUT/clk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.141     1.639 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=29, routed)          0.231     1.869    Simon_DUT/INST_SERIAL_CNT/out[0]
    SLICE_X37Y53         FDCE                                         f  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     2.015    Simon_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X37Y53         FDCE                                         r  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[3]/C
                         clock pessimism             -0.504     1.511    
    SLICE_X37Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.419    Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.941%)  route 0.231ns (62.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.586     1.498    Simon_DUT/clk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.141     1.639 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=29, routed)          0.231     1.869    Simon_DUT/INST_SERIAL_CNT/out[0]
    SLICE_X37Y53         FDCE                                         f  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     2.015    Simon_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X37Y53         FDCE                                         r  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[4]/C
                         clock pessimism             -0.504     1.511    
    SLICE_X37Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.419    Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.346%)  route 0.309ns (68.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.586     1.498    Simon_DUT/clk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.141     1.639 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=29, routed)          0.309     1.948    Simon_DUT/INST_END_ENCRYPT_FSR/AS[0]
    SLICE_X36Y54         FDCE                                         f  Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     2.015    Simon_DUT/INST_END_ENCRYPT_FSR/clk_IBUF_BUFG
    SLICE_X36Y54         FDCE                                         r  Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[1]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X36Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.422    Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.346%)  route 0.309ns (68.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.586     1.498    Simon_DUT/clk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.141     1.639 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=29, routed)          0.309     1.948    Simon_DUT/INST_END_ENCRYPT_FSR/AS[0]
    SLICE_X36Y54         FDPE                                         f  Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     2.015    Simon_DUT/INST_END_ENCRYPT_FSR/clk_IBUF_BUFG
    SLICE_X36Y54         FDPE                                         r  Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[0]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X36Y54         FDPE (Remov_fdpe_C_PRE)     -0.095     1.419    Simon_DUT/INST_END_ENCRYPT_FSR/reg_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.141ns (21.472%)  route 0.516ns (78.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.586     1.498    Simon_DUT/clk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.141     1.639 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=29, routed)          0.516     2.155    Simon_DUT/INST_SERIAL_CNT/out[0]
    SLICE_X38Y55         FDCE                                         f  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     2.015    Simon_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X38Y55         FDCE                                         r  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X38Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.447    Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.141ns (21.472%)  route 0.516ns (78.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.586     1.498    Simon_DUT/clk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.141     1.639 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=29, routed)          0.516     2.155    Simon_DUT/INST_SERIAL_CNT/out[0]
    SLICE_X38Y55         FDCE                                         f  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     2.015    Simon_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X38Y55         FDCE                                         r  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X38Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.447    Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.519%)  route 0.490ns (72.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.274     1.915    INST_CNT/out[5]
    SLICE_X38Y52         LUT3 (Prop_lut3_I2_O)        0.045     1.960 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.216     2.176    INST_CNT/cnt_rst_W
    SLICE_X40Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.859     2.018    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[6]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X40Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.425    INST_CNT/cnt_internal_value_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.186ns (25.427%)  route 0.546ns (74.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  FSM_onehot_current_state_reg[4]/Q
                         net (fo=3, routed)           0.276     1.917    INST_CNT/out[3]
    SLICE_X38Y52         LUT3 (Prop_lut3_I0_O)        0.045     1.962 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.269     2.231    INST_CNT/cnt_rst_W
    SLICE_X40Y53         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.858     2.017    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X40Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.424    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.186ns (25.427%)  route 0.546ns (74.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  FSM_onehot_current_state_reg[4]/Q
                         net (fo=3, routed)           0.276     1.917    INST_CNT/out[3]
    SLICE_X38Y52         LUT3 (Prop_lut3_I0_O)        0.045     1.962 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.269     2.231    INST_CNT/cnt_rst_W
    SLICE_X40Y53         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.858     2.017    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X40Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.424    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.808    





