$date
	Wed Sep 10 00:38:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dma_engine_tb $end
$var wire 1 ! wvalid $end
$var wire 4 " wstrb [3:0] $end
$var wire 1 # wready $end
$var wire 32 $ wdata [31:0] $end
$var wire 1 % tx_we $end
$var wire 32 & tx_data [31:0] $end
$var wire 1 ' rx_re $end
$var wire 1 ( rvalid $end
$var wire 2 ) rresp [1:0] $end
$var wire 1 * rready $end
$var wire 32 + rdata [31:0] $end
$var wire 1 , dma_done $end
$var wire 1 - bvalid $end
$var wire 1 . busy $end
$var wire 2 / bresp [1:0] $end
$var wire 1 0 bready $end
$var wire 1 1 axi_err $end
$var wire 1 2 awvalid $end
$var wire 1 3 awready $end
$var wire 32 4 awaddr [31:0] $end
$var wire 1 5 arvalid $end
$var wire 1 6 arready $end
$var wire 32 7 araddr [31:0] $end
$var reg 4 8 burst [3:0] $end
$var reg 1 9 clk $end
$var reg 32 : dma_addr [31:0] $end
$var reg 1 ; dma_dir $end
$var reg 1 < dma_en $end
$var reg 32 = dma_len [31:0] $end
$var reg 1 > incr $end
$var reg 1 ? resetn $end
$var reg 32 @ rx_data [31:0] $end
$var reg 5 A rx_level [4:0] $end
$var reg 5 B tx_level [4:0] $end
$var integer 32 C i [31:0] $end
$var integer 32 D rcnt [31:0] $end
$var integer 32 E wcnt [31:0] $end
$scope module dut $end
$var wire 32 F araddr_o [31:0] $end
$var wire 1 5 arvalid_o $end
$var wire 32 G awaddr_o [31:0] $end
$var wire 1 2 awvalid_o $end
$var wire 1 0 bready_o $end
$var wire 4 H burst_size_i [3:0] $end
$var wire 1 . busy_o $end
$var wire 1 9 clk $end
$var wire 32 I dma_addr_i [31:0] $end
$var wire 1 ; dma_dir_i $end
$var wire 1 < dma_en_i $end
$var wire 32 J dma_len_i [31:0] $end
$var wire 32 K fifo_rx_data_i [31:0] $end
$var wire 1 ' fifo_rx_re_o $end
$var wire 32 L fifo_tx_data_o [31:0] $end
$var wire 1 % fifo_tx_we_o $end
$var wire 1 > incr_addr_i $end
$var wire 1 ? resetn $end
$var wire 1 * rready_o $end
$var wire 5 M rx_level_i [4:0] $end
$var wire 1 N start_pulse $end
$var wire 5 O tx_level_i [4:0] $end
$var wire 32 P wdata_o [31:0] $end
$var wire 4 Q wstrb_o [3:0] $end
$var wire 1 ! wvalid_o $end
$var wire 1 R wvalid_w $end
$var wire 4 S wstrb_w [3:0] $end
$var wire 1 # wready_i $end
$var wire 1 T wr_en_w $end
$var wire 1 U wr_done $end
$var wire 32 V wdata_w [31:0] $end
$var wire 1 W tx_space_ok $end
$var wire 1 X tx_full $end
$var wire 1 Y rx_empty $end
$var wire 1 Z rx_data_ok $end
$var wire 1 ( rvalid_i $end
$var wire 2 [ rresp_i [1:0] $end
$var wire 1 \ rready_w $end
$var wire 32 ] rem_words_w [31:0] $end
$var wire 1 ^ rem_lt_burst $end
$var wire 32 _ rdata_i [31:0] $end
$var wire 1 ` rd_en_w $end
$var wire 1 a rd_done $end
$var wire 32 b len_w [31:0] $end
$var wire 32 c data_out_w [31:0] $end
$var wire 1 - bvalid_i $end
$var wire 4 d burst_words_w [3:0] $end
$var wire 2 e bresp_i [1:0] $end
$var wire 1 f bready_w $end
$var wire 4 g beats_w [3:0] $end
$var wire 5 h beats_level [4:0] $end
$var wire 1 i awvalid_w $end
$var wire 1 3 awready_i $end
$var wire 32 j awaddr_w [31:0] $end
$var wire 1 k arvalid_w $end
$var wire 1 6 arready_i $end
$var wire 32 l araddr_w [31:0] $end
$var reg 32 m addr_r [31:0] $end
$var reg 1 1 axi_err_o $end
$var reg 32 n burst_len_r [31:0] $end
$var reg 4 o burst_size_r [3:0] $end
$var reg 1 p busy_r $end
$var reg 1 , dma_done_set_o $end
$var reg 1 q dma_en_d $end
$var reg 1 r incr_addr_r $end
$var reg 1 s rd_start $end
$var reg 32 t rem_bytes_r [31:0] $end
$var reg 3 u state [2:0] $end
$var reg 1 v wr_start $end
$scope module u_axi_read_block $end
$var wire 32 w addr [31:0] $end
$var wire 1 9 clk $end
$var wire 1 X full $end
$var wire 1 x reset $end
$var wire 1 s start $end
$var wire 16 y transfer_size [15:0] $end
$var wire 1 ( rvalid $end
$var wire 32 z rdata [31:0] $end
$var wire 1 6 arready $end
$var reg 32 { addr_reg [31:0] $end
$var reg 32 | araddr [31:0] $end
$var reg 1 k arvalid $end
$var reg 1 } arvalid_r $end
$var reg 1 ~ busy $end
$var reg 16 !" count [15:0] $end
$var reg 32 "" data_out [31:0] $end
$var reg 1 a done $end
$var reg 1 \ rready $end
$var reg 2 #" state [1:0] $end
$var reg 1 T wr_en $end
$upscope $end
$scope module u_axi_write_block $end
$var wire 32 $" addr [31:0] $end
$var wire 1 9 clk $end
$var wire 32 %" data_in [31:0] $end
$var wire 1 Y empty $end
$var wire 1 &" reset $end
$var wire 1 v start $end
$var wire 16 '" transfer_size [15:0] $end
$var wire 1 # wready $end
$var wire 1 - bvalid $end
$var wire 1 3 awready $end
$var reg 32 (" addr_reg [31:0] $end
$var reg 32 )" awaddr [31:0] $end
$var reg 1 i awvalid $end
$var reg 1 *" awvalid_r $end
$var reg 1 f bready $end
$var reg 1 +" busy $end
$var reg 16 ," count [15:0] $end
$var reg 1 U done $end
$var reg 1 -" have_word $end
$var reg 1 ." hold_bready $end
$var reg 1 ` rd_en $end
$var reg 1 /" rd_pending $end
$var reg 2 0" state [1:0] $end
$var reg 32 1" wdata [31:0] $end
$var reg 32 2" word_q [31:0] $end
$var reg 4 3" wstrb [3:0] $end
$var reg 1 R wvalid $end
$var reg 1 4" wvalid_r $end
$upscope $end
$upscope $end
$scope module ram $end
$var wire 32 5" araddr [31:0] $end
$var wire 1 5 arvalid $end
$var wire 32 6" awaddr [31:0] $end
$var wire 1 2 awvalid $end
$var wire 1 0 bready $end
$var wire 1 9 clk $end
$var wire 1 ? resetn $end
$var wire 1 * rready $end
$var wire 32 7" wdata [31:0] $end
$var wire 4 8" wstrb [3:0] $end
$var wire 1 ! wvalid $end
$var reg 1 6 arready $end
$var reg 32 9" awaddr_q [31:0] $end
$var reg 1 3 awready $end
$var reg 2 :" bresp [1:0] $end
$var reg 1 - bvalid $end
$var reg 1 ;" have_aw $end
$var reg 1 <" have_w $end
$var reg 32 =" rdata [31:0] $end
$var reg 2 >" rresp [1:0] $end
$var reg 1 ( rvalid $end
$var reg 32 ?" wdata_q [31:0] $end
$var reg 1 # wready $end
$var reg 4 @" wstrb_q [3:0] $end
$var integer 32 A" i [31:0] $end
$scope begin $unm_blk_286 $end
$var integer 32 B" widx [31:0] $end
$upscope $end
$scope begin $unm_blk_287 $end
$var integer 32 C" ridx [31:0] $end
$upscope $end
$upscope $end
$scope task kick_dma $end
$var reg 32 D" addr [31:0] $end
$var reg 4 E" bsz [3:0] $end
$var reg 1 F" dir $end
$var reg 1 G" inc $end
$var reg 32 H" len [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx H"
xG"
xF"
bx E"
bx D"
bx C"
bx B"
b1000000 A"
bx @"
bx ?"
b0 >"
b0 ="
0<"
0;"
b0 :"
b0 9"
bx 8"
bx 7"
bx 6"
bx 5"
x4"
bx 3"
bx 2"
bx 1"
bx 0"
x/"
x."
x-"
bx ,"
x+"
x*"
bx )"
bx ("
bx '"
1&"
b0 %"
bx $"
bx #"
bx ""
bx !"
x~
x}
bx |
bx {
b0 z
bx y
1x
bx w
xv
bx u
bx t
xs
xr
xq
xp
bx o
bx n
bx m
bx l
xk
bx j
xi
b0xxxx h
bx g
xf
b0 e
bx d
bx c
b0xxxx00 b
xa
x`
b0 _
x^
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx ]
x\
b0 [
xZ
1Y
0X
xW
bx V
xU
xT
bx S
xR
bx Q
bx P
b0 O
0N
b0 M
bx L
b0 K
b0 J
b0 I
b0 H
bx G
bx F
b0 E
b0 D
b1000 C
b0 B
b0 A
b0 @
0?
1>
b0 =
0<
0;
b0 :
09
b0 8
bx 7
06
x5
bx 4
03
x2
x1
x0
b0 /
0.
0-
x,
b0 +
x*
b0 )
0(
x'
bx &
x%
bx $
0#
bx "
x!
$end
#5000
b0 b
1W
1Z
b0 h
b0 g
b0 y
b0 '"
1^
b0 ]
b1 d
b0 !"
b0 {
0a
0~
0%
0T
b0 &
b0 L
b0 c
b0 ""
0*
0\
0}
05
0k
b0 7
b0 F
b0 5"
b0 l
b0 |
b0 #"
0."
b0 2"
0/"
0-"
b0 ,"
b0 ("
0U
0+"
0'
0`
00
0f
b1111 "
b1111 Q
b1111 8"
b1111 S
b1111 3"
04"
0!
0R
b0 $
b0 P
b0 7"
b0 V
b0 1"
0*"
02
0i
b0 4
b0 G
b0 6"
b0 j
b0 )"
b0 0"
0q
0v
0s
b0 n
b0 t
b0 m
b0 w
b0 $"
b0 o
0r
0p
01
0,
b0 u
b1000000 A"
19
#10000
09
#15000
b1000000 A"
19
#20000
09
#25000
b1000000 A"
19
#30000
09
#35000
b1000000 A"
19
#40000
09
#45000
b100 8
b100 H
b10000 =
b10000 J
0x
0&"
1G"
b100 E"
0F"
b10000 H"
b0 D"
1?
b1000000 A"
19
#50000
09
#55000
1N
1<
16
1#
13
19
#60000
09
#65000
b10000 b
0Z
b100 h
b100 g
0N
0^
b100 ]
b100 d
0<
1q
b1 u
1p
b10000 t
b100 o
1r
19
#70000
09
#75000
b10000 y
b10000 '"
b10 u
1s
b10000 n
0q
19
#80000
09
#85000
b1 #"
1}
0s
19
#90000
09
#95000
1~
15
1k
19
#100000
09
#105000
b10 #"
1*
1\
0}
1(
b10100101101001010000000000000000 +
b10100101101001010000000000000000 _
b10100101101001010000000000000000 z
b10100101101001010000000000000000 ="
b0 C"
19
#110000
09
#115000
b1 #"
1}
b100 7
b100 F
b100 5"
b100 l
b100 |
b100 {
b100 !"
1%
1T
b10100101101001010000000000000000 &
b10100101101001010000000000000000 L
b10100101101001010000000000000000 c
b10100101101001010000000000000000 ""
1*
1\
05
0k
0(
06
19
#120000
09
#125000
0%
0T
0*
0\
15
1k
b1 E
16
19
#130000
09
#135000
b10 #"
1*
1\
0}
1(
b10100101101001010000000000000001 +
b10100101101001010000000000000001 _
b10100101101001010000000000000001 z
b10100101101001010000000000000001 ="
b1 C"
19
#140000
09
#145000
b1 #"
1}
b1000 7
b1000 F
b1000 5"
b1000 l
b1000 |
b1000 {
b1000 !"
1%
1T
b10100101101001010000000000000001 &
b10100101101001010000000000000001 L
b10100101101001010000000000000001 c
b10100101101001010000000000000001 ""
1*
1\
05
0k
0(
06
19
#150000
09
#155000
b10 E
0%
0T
0*
0\
15
1k
16
19
#160000
09
#165000
b10 #"
1*
1\
0}
1(
b10100101101001010000000000000010 +
b10100101101001010000000000000010 _
b10100101101001010000000000000010 z
b10100101101001010000000000000010 ="
b10 C"
19
#170000
09
#175000
b1 #"
1}
b1100 7
b1100 F
b1100 5"
b1100 l
b1100 |
b1100 {
b1100 !"
1%
1T
b10100101101001010000000000000010 &
b10100101101001010000000000000010 L
b10100101101001010000000000000010 c
b10100101101001010000000000000010 ""
1*
1\
05
0k
0(
06
19
#180000
09
#185000
0%
0T
0*
0\
15
1k
b11 E
16
19
#190000
09
#195000
b10 #"
1*
1\
0}
1(
b10100101101001010000000000000011 +
b10100101101001010000000000000011 _
b10100101101001010000000000000011 z
b10100101101001010000000000000011 ="
b11 C"
19
#200000
09
#205000
b11 #"
b10000 !"
1%
1T
b10100101101001010000000000000011 &
b10100101101001010000000000000011 L
b10100101101001010000000000000011 c
b10100101101001010000000000000011 ""
1*
1\
05
0k
0(
06
19
#210000
09
#215000
b100 E
b0 #"
1a
0%
0T
0*
0\
16
19
#220000
09
#225000
b0 b
1Z
b0 h
b0 g
1^
b0 ]
0~
0a
b101 u
b0 t
b10000 m
b10000 w
b10000 $"
19
#230000
09
#235000
1;
b10000 :
b10000 I
1F"
b10000 D"
0Y
b100 A
b100 M
b0 u
0p
1,
19
#240000
09
#245000
1N
0,
b10100101101001011010010110100101 @
b10100101101001011010010110100101 K
b10100101101001011010010110100101 %"
1<
19
#250000
09
#255000
b10000 b
b100 h
b100 g
0N
0^
b100 ]
0<
b11 u
1p
b10000 t
1q
19
#260000
09
#265000
0q
b100 u
1v
19
#270000
09
#275000
0v
b1 0"
1*"
b10000 4
b10000 G
b10000 6"
b10000 j
b10000 )"
b10000 ("
19
#280000
09
#285000
1+"
12
1i
19
#290000
09
#295000
b10 0"
1'
1`
1/"
0*"
1;"
b10000 9"
19
#300000
09
#305000
0/"
0'
0`
02
0i
b1 D
0Z
b11 A
b11 M
03
19
#310000
09
#315000
b1011010010110100101101001011010 @
b1011010010110100101101001011010 K
b1011010010110100101101001011010 %"
1-"
14"
b10100101101001011010010110100101 $
b10100101101001011010010110100101 P
b10100101101001011010010110100101 7"
b10100101101001011010010110100101 V
b10100101101001011010010110100101 1"
b10100101101001011010010110100101 2"
19
#320000
09
#325000
1!
1R
19
#330000
09
#335000
b11 0"
04"
b100 ,"
1."
10
1f
b1111 @"
b10100101101001011010010110100101 ?"
1<"
19
#340000
09
#345000
10
1f
0!
0R
0<"
0;"
1-
0#
b100 B"
19
#350000
09
#355000
b1 0"
0-"
b10100 ("
1*"
b10100 4
b10100 G
b10100 6"
b10100 j
b10100 )"
0."
10
1f
0-
1#
13
19
#360000
09
#365000
00
0f
12
1i
19
#370000
09
#375000
b10 0"
1'
1`
1/"
0*"
1;"
b10100 9"
19
#380000
09
#385000
0/"
0'
0`
02
0i
b10 D
b10 A
b10 M
03
19
#390000
09
#395000
b11011110101011011011111011101111 @
b11011110101011011011111011101111 K
b11011110101011011011111011101111 %"
1-"
14"
b1011010010110100101101001011010 $
b1011010010110100101101001011010 P
b1011010010110100101101001011010 7"
b1011010010110100101101001011010 V
b1011010010110100101101001011010 1"
b1011010010110100101101001011010 2"
19
#400000
09
#405000
1!
1R
19
#410000
09
#415000
b11 0"
04"
b1000 ,"
1."
10
1f
b1011010010110100101101001011010 ?"
1<"
19
#420000
09
#425000
10
1f
0!
0R
0<"
0;"
1-
0#
b101 B"
19
#430000
09
#435000
b1 0"
0-"
b11000 ("
1*"
b11000 4
b11000 G
b11000 6"
b11000 j
b11000 )"
0."
10
1f
0-
1#
13
19
#440000
09
#445000
00
0f
12
1i
19
#450000
09
#455000
b10 0"
1'
1`
1/"
0*"
1;"
b11000 9"
19
#460000
09
#465000
0/"
0'
0`
02
0i
b11 D
b1 A
b1 M
03
19
#470000
09
#475000
b11000000110111101100101011111110 @
b11000000110111101100101011111110 K
b11000000110111101100101011111110 %"
1-"
14"
b11011110101011011011111011101111 $
b11011110101011011011111011101111 P
b11011110101011011011111011101111 7"
b11011110101011011011111011101111 V
b11011110101011011011111011101111 1"
b11011110101011011011111011101111 2"
19
#480000
09
#485000
1!
1R
19
#490000
09
#495000
b11 0"
04"
b1100 ,"
1."
10
1f
b11011110101011011011111011101111 ?"
1<"
19
#500000
09
#505000
10
1f
0!
0R
0<"
0;"
1-
0#
b110 B"
19
#510000
09
#515000
b1 0"
0-"
b11100 ("
1*"
b11100 4
b11100 G
b11100 6"
b11100 j
b11100 )"
0."
10
1f
0-
1#
13
19
#520000
09
#525000
00
0f
12
1i
19
#530000
09
#535000
b10 0"
1'
1`
1/"
0*"
1;"
b11100 9"
19
#540000
09
#545000
0/"
0'
0`
02
0i
b100 D
1Y
b0 A
b0 M
03
19
#550000
09
#555000
b0 @
b0 K
b0 %"
1-"
14"
b11000000110111101100101011111110 $
b11000000110111101100101011111110 P
b11000000110111101100101011111110 7"
b11000000110111101100101011111110 V
b11000000110111101100101011111110 1"
b11000000110111101100101011111110 2"
19
#560000
09
#565000
1!
1R
19
#570000
09
#575000
b11 0"
04"
b10000 ,"
1."
10
1f
b11000000110111101100101011111110 ?"
1<"
19
#580000
09
#585000
10
1f
0!
0R
0<"
0;"
1-
0#
b111 B"
19
#590000
09
#595000
b0 0"
1U
0."
10
1f
0-
1#
13
19
#600000
09
#605000
b0 b
1Z
b0 h
b0 g
1^
b0 ]
0+"
0U
00
0f
b101 u
b0 t
b100000 m
b100000 w
b100000 $"
19
#610000
09
#615000
b0 u
0p
1,
19
