v 20060123 1
P 0 1900 300 1900 1 0 0
{
T 200 1950 5 8 0 1 0 6 1
pinnumber=1
T 200 1850 5 8 0 1 0 8 1
pinseq=1
T 350 1900 9 8 1 1 0 0 1
pinlabel=V+
T 350 1900 5 8 0 1 0 2 1
pintype=pwr
}
P 0 1500 300 1500 1 0 0
{
T 200 1550 5 8 0 1 0 6 1
pinnumber=2
T 200 1450 5 8 0 1 0 8 1
pinseq=2
T 350 1500 9 8 1 1 0 0 1
pinlabel=Vhi
T 350 1500 5 8 0 1 0 2 1
pintype=pas
}
P 0 1100 300 1100 1 0 0
{
T 200 1150 5 8 0 1 0 6 1
pinnumber=3
T 200 1050 5 8 0 1 0 8 1
pinseq=3
T 350 1100 9 8 1 1 0 0 1
pinlabel=Vlo
T 350 1100 5 8 0 1 0 2 1
pintype=pas
}
P 0 700 300 700 1 0 0
{
T 200 750 5 8 0 1 0 6 1
pinnumber=4
T 200 650 5 8 0 1 0 8 1
pinseq=4
T 350 700 9 8 1 1 0 0 1
pinlabel=V-
T 350 700 5 8 0 1 0 2 1
pintype=pwr
}
P 2000 1900 1700 1900 1 0 0
{
T 1800 1950 5 8 0 1 0 0 1
pinnumber=5
T 1800 1850 5 8 0 1 0 2 1
pinseq=5
T 1650 1900 9 8 1 1 0 6 1
pinlabel=Vps
T 1650 1900 5 8 0 1 0 8 1
pintype=pwr
}
P 2000 1500 1700 1500 1 0 0
{
T 1800 1550 5 8 0 1 0 0 1
pinnumber=6
T 1800 1450 5 8 0 1 0 2 1
pinseq=6
T 1650 1500 9 8 1 1 0 6 1
pinlabel=Vpg
T 1650 1500 5 8 0 1 0 8 1
pintype=pwr
}
P 2000 1100 1700 1100 1 0 0
{
T 1800 1150 5 8 0 1 0 0 1
pinnumber=7
T 1800 1050 5 8 0 1 0 2 1
pinseq=7
T 1650 1100 9 8 1 1 0 6 1
pinlabel=Vng
T 1650 1100 5 8 0 1 0 8 1
pintype=pwr
}
P 2000 700 1700 700 1 0 0
{
T 1800 750 5 8 0 1 0 0 1
pinnumber=8
T 1800 650 5 8 0 1 0 2 1
pinseq=8
T 1650 700 9 8 1 1 0 6 1
pinlabel=Vns
T 1650 700 5 8 0 1 0 8 1
pintype=pwr
}
B 300 300 1400 2000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1700 2400 8 10 1 1 0 6 1
refdes=X?
T 900 1900 9 10 1 0 270 0 1
ParallelRegs
T 100 2100 5 10 0 0 0 0 1
device=ParallelRegs
T 100 2300 5 10 0 0 0 0 1
author=jpd@noqsi.com
T 100 2500 5 10 0 0 0 0 1
description=Parallel Clock Regulators
T 100 2700 5 10 0 0 0 0 1
numslots=0
P 1000 0 1000 300 1 0 0
{
T 1100 350 5 8 0 1 0 0 1
pinnumber=9
T 1100 250 5 8 0 1 0 2 1
pinseq=9
T 950 400 9 8 1 1 0 3 1
pinlabel=GND
T 950 300 5 8 0 1 0 8 1
pintype=pwr
}
T 100 2900 8 10 0 0 0 0 1
source=ParallelRegs.sch
