--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml TxTest.twx TxTest.ncd -o TxTest.twr TxTest.pcf -ucf
txtest.ucf

Design file:              TxTest.ncd
Physical constraint file: TxTest.pcf
Device,package,speed:     xc3s400a,ft256,-5 (PRODUCTION 1.42 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
asic_cs     |    0.285(R)|    0.502(R)|clk_BUFGP         |   0.000|
asic_miso   |    0.290(R)|    0.486(R)|clk_BUFGP         |   0.000|
asic_sck    |    0.623(R)|    0.224(R)|clk_BUFGP         |   0.000|
ftdi_data<0>|    1.020(R)|   -0.201(R)|clk_BUFGP         |   0.000|
ftdi_data<1>|    0.712(R)|    0.028(R)|clk_BUFGP         |   0.000|
ftdi_data<2>|    1.246(R)|   -0.381(R)|clk_BUFGP         |   0.000|
ftdi_data<3>|    0.792(R)|   -0.018(R)|clk_BUFGP         |   0.000|
ftdi_data<4>|    1.046(R)|   -0.216(R)|clk_BUFGP         |   0.000|
ftdi_data<5>|    0.796(R)|   -0.016(R)|clk_BUFGP         |   0.000|
ftdi_data<6>|    0.930(R)|   -0.136(R)|clk_BUFGP         |   0.000|
ftdi_data<7>|    0.900(R)|   -0.111(R)|clk_BUFGP         |   0.000|
rst         |    5.002(R)|   -0.716(R)|clk_BUFGP         |   0.000|
rxf         |    1.818(R)|   -0.836(R)|clk_BUFGP         |   0.000|
tx_miso     |    0.779(R)|    0.099(R)|clk_BUFGP         |   0.000|
txe         |    1.948(R)|   -0.940(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ftdi_data<0>|    5.983(R)|clk_BUFGP         |   0.000|
ftdi_data<1>|    5.889(R)|clk_BUFGP         |   0.000|
ftdi_data<2>|    6.002(R)|clk_BUFGP         |   0.000|
ftdi_data<3>|    6.344(R)|clk_BUFGP         |   0.000|
ftdi_data<4>|    6.916(R)|clk_BUFGP         |   0.000|
ftdi_data<5>|    6.359(R)|clk_BUFGP         |   0.000|
ftdi_data<6>|    6.679(R)|clk_BUFGP         |   0.000|
ftdi_data<7>|    6.143(R)|clk_BUFGP         |   0.000|
rd          |    7.670(R)|clk_BUFGP         |   0.000|
test_led    |    8.892(R)|clk_BUFGP         |   0.000|
tx_ce       |    7.036(R)|clk_BUFGP         |   0.000|
tx_csn      |    8.472(R)|clk_BUFGP         |   0.000|
tx_mosi     |   10.462(R)|clk_BUFGP         |   0.000|
tx_sck      |    8.416(R)|clk_BUFGP         |   0.000|
wr          |    7.443(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.809|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jan 22 07:28:47 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 208 MB



