
005_motor_encoder_IMU_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c570  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000540  0800c710  0800c710  0001c710  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cc50  0800cc50  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800cc50  0800cc50  0001cc50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cc58  0800cc58  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cc58  0800cc58  0001cc58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cc5c  0800cc5c  0001cc5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800cc60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004bac  200001d8  0800ce38  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004d84  0800ce38  00024d84  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a130  00000000  00000000  0002024b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000383e  00000000  00000000  0003a37b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017e0  00000000  00000000  0003dbc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012b7  00000000  00000000  0003f3a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000505f  00000000  00000000  00040657  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a4ed  00000000  00000000  000456b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009d2ad  00000000  00000000  0005fba3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007b2c  00000000  00000000  000fce50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  0010497c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800c6f8 	.word	0x0800c6f8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	0800c6f8 	.word	0x0800c6f8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cac:	f000 b9a6 	b.w	8000ffc <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9e08      	ldr	r6, [sp, #32]
 8000d3a:	460d      	mov	r5, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	460f      	mov	r7, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4694      	mov	ip, r2
 8000d48:	d965      	bls.n	8000e16 <__udivmoddi4+0xe2>
 8000d4a:	fab2 f382 	clz	r3, r2
 8000d4e:	b143      	cbz	r3, 8000d62 <__udivmoddi4+0x2e>
 8000d50:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d54:	f1c3 0220 	rsb	r2, r3, #32
 8000d58:	409f      	lsls	r7, r3
 8000d5a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d5e:	4317      	orrs	r7, r2
 8000d60:	409c      	lsls	r4, r3
 8000d62:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d66:	fa1f f58c 	uxth.w	r5, ip
 8000d6a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d6e:	0c22      	lsrs	r2, r4, #16
 8000d70:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d74:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d78:	fb01 f005 	mul.w	r0, r1, r5
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	d90a      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d80:	eb1c 0202 	adds.w	r2, ip, r2
 8000d84:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000d88:	f080 811c 	bcs.w	8000fc4 <__udivmoddi4+0x290>
 8000d8c:	4290      	cmp	r0, r2
 8000d8e:	f240 8119 	bls.w	8000fc4 <__udivmoddi4+0x290>
 8000d92:	3902      	subs	r1, #2
 8000d94:	4462      	add	r2, ip
 8000d96:	1a12      	subs	r2, r2, r0
 8000d98:	b2a4      	uxth	r4, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000da6:	fb00 f505 	mul.w	r5, r0, r5
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	d90a      	bls.n	8000dc4 <__udivmoddi4+0x90>
 8000dae:	eb1c 0404 	adds.w	r4, ip, r4
 8000db2:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000db6:	f080 8107 	bcs.w	8000fc8 <__udivmoddi4+0x294>
 8000dba:	42a5      	cmp	r5, r4
 8000dbc:	f240 8104 	bls.w	8000fc8 <__udivmoddi4+0x294>
 8000dc0:	4464      	add	r4, ip
 8000dc2:	3802      	subs	r0, #2
 8000dc4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc8:	1b64      	subs	r4, r4, r5
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11e      	cbz	r6, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40dc      	lsrs	r4, r3
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0xbc>
 8000dde:	2e00      	cmp	r6, #0
 8000de0:	f000 80ed 	beq.w	8000fbe <__udivmoddi4+0x28a>
 8000de4:	2100      	movs	r1, #0
 8000de6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dea:	4608      	mov	r0, r1
 8000dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df0:	fab3 f183 	clz	r1, r3
 8000df4:	2900      	cmp	r1, #0
 8000df6:	d149      	bne.n	8000e8c <__udivmoddi4+0x158>
 8000df8:	42ab      	cmp	r3, r5
 8000dfa:	d302      	bcc.n	8000e02 <__udivmoddi4+0xce>
 8000dfc:	4282      	cmp	r2, r0
 8000dfe:	f200 80f8 	bhi.w	8000ff2 <__udivmoddi4+0x2be>
 8000e02:	1a84      	subs	r4, r0, r2
 8000e04:	eb65 0203 	sbc.w	r2, r5, r3
 8000e08:	2001      	movs	r0, #1
 8000e0a:	4617      	mov	r7, r2
 8000e0c:	2e00      	cmp	r6, #0
 8000e0e:	d0e2      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	e9c6 4700 	strd	r4, r7, [r6]
 8000e14:	e7df      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e16:	b902      	cbnz	r2, 8000e1a <__udivmoddi4+0xe6>
 8000e18:	deff      	udf	#255	; 0xff
 8000e1a:	fab2 f382 	clz	r3, r2
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	f040 8090 	bne.w	8000f44 <__udivmoddi4+0x210>
 8000e24:	1a8a      	subs	r2, r1, r2
 8000e26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e2a:	fa1f fe8c 	uxth.w	lr, ip
 8000e2e:	2101      	movs	r1, #1
 8000e30:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e34:	fb07 2015 	mls	r0, r7, r5, r2
 8000e38:	0c22      	lsrs	r2, r4, #16
 8000e3a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e3e:	fb0e f005 	mul.w	r0, lr, r5
 8000e42:	4290      	cmp	r0, r2
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x124>
 8000e46:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4a:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e4e:	d202      	bcs.n	8000e56 <__udivmoddi4+0x122>
 8000e50:	4290      	cmp	r0, r2
 8000e52:	f200 80cb 	bhi.w	8000fec <__udivmoddi4+0x2b8>
 8000e56:	4645      	mov	r5, r8
 8000e58:	1a12      	subs	r2, r2, r0
 8000e5a:	b2a4      	uxth	r4, r4
 8000e5c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e60:	fb07 2210 	mls	r2, r7, r0, r2
 8000e64:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e68:	fb0e fe00 	mul.w	lr, lr, r0
 8000e6c:	45a6      	cmp	lr, r4
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x14e>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x14c>
 8000e7a:	45a6      	cmp	lr, r4
 8000e7c:	f200 80bb 	bhi.w	8000ff6 <__udivmoddi4+0x2c2>
 8000e80:	4610      	mov	r0, r2
 8000e82:	eba4 040e 	sub.w	r4, r4, lr
 8000e86:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e8a:	e79f      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e8c:	f1c1 0720 	rsb	r7, r1, #32
 8000e90:	408b      	lsls	r3, r1
 8000e92:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e96:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e9a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e9e:	fa20 f307 	lsr.w	r3, r0, r7
 8000ea2:	40fd      	lsrs	r5, r7
 8000ea4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea8:	4323      	orrs	r3, r4
 8000eaa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000eae:	fa1f fe8c 	uxth.w	lr, ip
 8000eb2:	fb09 5518 	mls	r5, r9, r8, r5
 8000eb6:	0c1c      	lsrs	r4, r3, #16
 8000eb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ebc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ec0:	42a5      	cmp	r5, r4
 8000ec2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eca:	d90b      	bls.n	8000ee4 <__udivmoddi4+0x1b0>
 8000ecc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed0:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000ed4:	f080 8088 	bcs.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ed8:	42a5      	cmp	r5, r4
 8000eda:	f240 8085 	bls.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ede:	f1a8 0802 	sub.w	r8, r8, #2
 8000ee2:	4464      	add	r4, ip
 8000ee4:	1b64      	subs	r4, r4, r5
 8000ee6:	b29d      	uxth	r5, r3
 8000ee8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000eec:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ef4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	d908      	bls.n	8000f0e <__udivmoddi4+0x1da>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000f04:	d26c      	bcs.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f06:	45a6      	cmp	lr, r4
 8000f08:	d96a      	bls.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f0a:	3b02      	subs	r3, #2
 8000f0c:	4464      	add	r4, ip
 8000f0e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f12:	fba3 9502 	umull	r9, r5, r3, r2
 8000f16:	eba4 040e 	sub.w	r4, r4, lr
 8000f1a:	42ac      	cmp	r4, r5
 8000f1c:	46c8      	mov	r8, r9
 8000f1e:	46ae      	mov	lr, r5
 8000f20:	d356      	bcc.n	8000fd0 <__udivmoddi4+0x29c>
 8000f22:	d053      	beq.n	8000fcc <__udivmoddi4+0x298>
 8000f24:	b156      	cbz	r6, 8000f3c <__udivmoddi4+0x208>
 8000f26:	ebb0 0208 	subs.w	r2, r0, r8
 8000f2a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f2e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f32:	40ca      	lsrs	r2, r1
 8000f34:	40cc      	lsrs	r4, r1
 8000f36:	4317      	orrs	r7, r2
 8000f38:	e9c6 7400 	strd	r7, r4, [r6]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	2100      	movs	r1, #0
 8000f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f44:	f1c3 0120 	rsb	r1, r3, #32
 8000f48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f4c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f50:	fa25 f101 	lsr.w	r1, r5, r1
 8000f54:	409d      	lsls	r5, r3
 8000f56:	432a      	orrs	r2, r5
 8000f58:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f5c:	fa1f fe8c 	uxth.w	lr, ip
 8000f60:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f64:	fb07 1510 	mls	r5, r7, r0, r1
 8000f68:	0c11      	lsrs	r1, r2, #16
 8000f6a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f6e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f72:	428d      	cmp	r5, r1
 8000f74:	fa04 f403 	lsl.w	r4, r4, r3
 8000f78:	d908      	bls.n	8000f8c <__udivmoddi4+0x258>
 8000f7a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f7e:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f82:	d22f      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f84:	428d      	cmp	r5, r1
 8000f86:	d92d      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f88:	3802      	subs	r0, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	1b49      	subs	r1, r1, r5
 8000f8e:	b292      	uxth	r2, r2
 8000f90:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f94:	fb07 1115 	mls	r1, r7, r5, r1
 8000f98:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f9c:	fb05 f10e 	mul.w	r1, r5, lr
 8000fa0:	4291      	cmp	r1, r2
 8000fa2:	d908      	bls.n	8000fb6 <__udivmoddi4+0x282>
 8000fa4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fa8:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000fac:	d216      	bcs.n	8000fdc <__udivmoddi4+0x2a8>
 8000fae:	4291      	cmp	r1, r2
 8000fb0:	d914      	bls.n	8000fdc <__udivmoddi4+0x2a8>
 8000fb2:	3d02      	subs	r5, #2
 8000fb4:	4462      	add	r2, ip
 8000fb6:	1a52      	subs	r2, r2, r1
 8000fb8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fbc:	e738      	b.n	8000e30 <__udivmoddi4+0xfc>
 8000fbe:	4631      	mov	r1, r6
 8000fc0:	4630      	mov	r0, r6
 8000fc2:	e708      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000fc4:	4639      	mov	r1, r7
 8000fc6:	e6e6      	b.n	8000d96 <__udivmoddi4+0x62>
 8000fc8:	4610      	mov	r0, r2
 8000fca:	e6fb      	b.n	8000dc4 <__udivmoddi4+0x90>
 8000fcc:	4548      	cmp	r0, r9
 8000fce:	d2a9      	bcs.n	8000f24 <__udivmoddi4+0x1f0>
 8000fd0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fd4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fd8:	3b01      	subs	r3, #1
 8000fda:	e7a3      	b.n	8000f24 <__udivmoddi4+0x1f0>
 8000fdc:	4645      	mov	r5, r8
 8000fde:	e7ea      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000fe0:	462b      	mov	r3, r5
 8000fe2:	e794      	b.n	8000f0e <__udivmoddi4+0x1da>
 8000fe4:	4640      	mov	r0, r8
 8000fe6:	e7d1      	b.n	8000f8c <__udivmoddi4+0x258>
 8000fe8:	46d0      	mov	r8, sl
 8000fea:	e77b      	b.n	8000ee4 <__udivmoddi4+0x1b0>
 8000fec:	3d02      	subs	r5, #2
 8000fee:	4462      	add	r2, ip
 8000ff0:	e732      	b.n	8000e58 <__udivmoddi4+0x124>
 8000ff2:	4608      	mov	r0, r1
 8000ff4:	e70a      	b.n	8000e0c <__udivmoddi4+0xd8>
 8000ff6:	4464      	add	r4, ip
 8000ff8:	3802      	subs	r0, #2
 8000ffa:	e742      	b.n	8000e82 <__udivmoddi4+0x14e>

08000ffc <__aeabi_idiv0>:
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop

08001000 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001004:	f000 fd58 	bl	8001ab8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001008:	f000 f838 	bl	800107c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800100c:	f000 f96c 	bl	80012e8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001010:	f000 f940 	bl	8001294 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001014:	f000 f89a 	bl	800114c <MX_I2C1_Init>
  MX_TIM2_Init();
 8001018:	f000 f8c6 	bl	80011a8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800101c:	f004 fa92 	bl	8005544 <osKernelInitialize>
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of encoderTask */
  encoderTaskHandle = osThreadNew(get_encoder_task, NULL, &encoderTask_attributes);
 8001020:	4a0d      	ldr	r2, [pc, #52]	; (8001058 <main+0x58>)
 8001022:	2100      	movs	r1, #0
 8001024:	480d      	ldr	r0, [pc, #52]	; (800105c <main+0x5c>)
 8001026:	f004 fad7 	bl	80055d8 <osThreadNew>
 800102a:	4603      	mov	r3, r0
 800102c:	4a0c      	ldr	r2, [pc, #48]	; (8001060 <main+0x60>)
 800102e:	6013      	str	r3, [r2, #0]

  /* creation of imu_task_handle */
  imu_task_handleHandle = osThreadNew(imu_task, NULL, &imu_task_handle_attributes);
 8001030:	4a0c      	ldr	r2, [pc, #48]	; (8001064 <main+0x64>)
 8001032:	2100      	movs	r1, #0
 8001034:	480c      	ldr	r0, [pc, #48]	; (8001068 <main+0x68>)
 8001036:	f004 facf 	bl	80055d8 <osThreadNew>
 800103a:	4603      	mov	r3, r0
 800103c:	4a0b      	ldr	r2, [pc, #44]	; (800106c <main+0x6c>)
 800103e:	6013      	str	r3, [r2, #0]

  /* creation of motor_driver */
  motor_driverHandle = osThreadNew(motor_driver_task, NULL, &motor_driver_attributes);
 8001040:	4a0b      	ldr	r2, [pc, #44]	; (8001070 <main+0x70>)
 8001042:	2100      	movs	r1, #0
 8001044:	480b      	ldr	r0, [pc, #44]	; (8001074 <main+0x74>)
 8001046:	f004 fac7 	bl	80055d8 <osThreadNew>
 800104a:	4603      	mov	r3, r0
 800104c:	4a0a      	ldr	r2, [pc, #40]	; (8001078 <main+0x78>)
 800104e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001050:	f004 fa9c 	bl	800558c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8001054:	e7fe      	b.n	8001054 <main+0x54>
 8001056:	bf00      	nop
 8001058:	0800c7a4 	.word	0x0800c7a4
 800105c:	08001435 	.word	0x08001435
 8001060:	200002d4 	.word	0x200002d4
 8001064:	0800c7c8 	.word	0x0800c7c8
 8001068:	080014dd 	.word	0x080014dd
 800106c:	200002d8 	.word	0x200002d8
 8001070:	0800c7ec 	.word	0x0800c7ec
 8001074:	08001509 	.word	0x08001509
 8001078:	200002dc 	.word	0x200002dc

0800107c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b094      	sub	sp, #80	; 0x50
 8001080:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001082:	f107 0320 	add.w	r3, r7, #32
 8001086:	2230      	movs	r2, #48	; 0x30
 8001088:	2100      	movs	r1, #0
 800108a:	4618      	mov	r0, r3
 800108c:	f007 fef9 	bl	8008e82 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001090:	f107 030c 	add.w	r3, r7, #12
 8001094:	2200      	movs	r2, #0
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	605a      	str	r2, [r3, #4]
 800109a:	609a      	str	r2, [r3, #8]
 800109c:	60da      	str	r2, [r3, #12]
 800109e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010a0:	2300      	movs	r3, #0
 80010a2:	60bb      	str	r3, [r7, #8]
 80010a4:	4b27      	ldr	r3, [pc, #156]	; (8001144 <SystemClock_Config+0xc8>)
 80010a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a8:	4a26      	ldr	r2, [pc, #152]	; (8001144 <SystemClock_Config+0xc8>)
 80010aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010ae:	6413      	str	r3, [r2, #64]	; 0x40
 80010b0:	4b24      	ldr	r3, [pc, #144]	; (8001144 <SystemClock_Config+0xc8>)
 80010b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010b8:	60bb      	str	r3, [r7, #8]
 80010ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010bc:	2300      	movs	r3, #0
 80010be:	607b      	str	r3, [r7, #4]
 80010c0:	4b21      	ldr	r3, [pc, #132]	; (8001148 <SystemClock_Config+0xcc>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a20      	ldr	r2, [pc, #128]	; (8001148 <SystemClock_Config+0xcc>)
 80010c6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80010ca:	6013      	str	r3, [r2, #0]
 80010cc:	4b1e      	ldr	r3, [pc, #120]	; (8001148 <SystemClock_Config+0xcc>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80010d4:	607b      	str	r3, [r7, #4]
 80010d6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010d8:	2301      	movs	r3, #1
 80010da:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010dc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80010e0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010e2:	2302      	movs	r3, #2
 80010e4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010e6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80010ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80010ec:	2304      	movs	r3, #4
 80010ee:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80010f0:	2364      	movs	r3, #100	; 0x64
 80010f2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010f4:	2302      	movs	r3, #2
 80010f6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80010f8:	2304      	movs	r3, #4
 80010fa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010fc:	f107 0320 	add.w	r3, r7, #32
 8001100:	4618      	mov	r0, r3
 8001102:	f001 feb7 	bl	8002e74 <HAL_RCC_OscConfig>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d001      	beq.n	8001110 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800110c:	f000 fa82 	bl	8001614 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001110:	230f      	movs	r3, #15
 8001112:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001114:	2302      	movs	r3, #2
 8001116:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001118:	2300      	movs	r3, #0
 800111a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800111c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001120:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001122:	2300      	movs	r3, #0
 8001124:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001126:	f107 030c 	add.w	r3, r7, #12
 800112a:	2103      	movs	r1, #3
 800112c:	4618      	mov	r0, r3
 800112e:	f002 f919 	bl	8003364 <HAL_RCC_ClockConfig>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001138:	f000 fa6c 	bl	8001614 <Error_Handler>
  }
}
 800113c:	bf00      	nop
 800113e:	3750      	adds	r7, #80	; 0x50
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	40023800 	.word	0x40023800
 8001148:	40007000 	.word	0x40007000

0800114c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001150:	4b12      	ldr	r3, [pc, #72]	; (800119c <MX_I2C1_Init+0x50>)
 8001152:	4a13      	ldr	r2, [pc, #76]	; (80011a0 <MX_I2C1_Init+0x54>)
 8001154:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001156:	4b11      	ldr	r3, [pc, #68]	; (800119c <MX_I2C1_Init+0x50>)
 8001158:	4a12      	ldr	r2, [pc, #72]	; (80011a4 <MX_I2C1_Init+0x58>)
 800115a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800115c:	4b0f      	ldr	r3, [pc, #60]	; (800119c <MX_I2C1_Init+0x50>)
 800115e:	2200      	movs	r2, #0
 8001160:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001162:	4b0e      	ldr	r3, [pc, #56]	; (800119c <MX_I2C1_Init+0x50>)
 8001164:	2200      	movs	r2, #0
 8001166:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001168:	4b0c      	ldr	r3, [pc, #48]	; (800119c <MX_I2C1_Init+0x50>)
 800116a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800116e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001170:	4b0a      	ldr	r3, [pc, #40]	; (800119c <MX_I2C1_Init+0x50>)
 8001172:	2200      	movs	r2, #0
 8001174:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001176:	4b09      	ldr	r3, [pc, #36]	; (800119c <MX_I2C1_Init+0x50>)
 8001178:	2200      	movs	r2, #0
 800117a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800117c:	4b07      	ldr	r3, [pc, #28]	; (800119c <MX_I2C1_Init+0x50>)
 800117e:	2200      	movs	r2, #0
 8001180:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001182:	4b06      	ldr	r3, [pc, #24]	; (800119c <MX_I2C1_Init+0x50>)
 8001184:	2200      	movs	r2, #0
 8001186:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001188:	4804      	ldr	r0, [pc, #16]	; (800119c <MX_I2C1_Init+0x50>)
 800118a:	f001 f885 	bl	8002298 <HAL_I2C_Init>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001194:	f000 fa3e 	bl	8001614 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001198:	bf00      	nop
 800119a:	bd80      	pop	{r7, pc}
 800119c:	200001f4 	.word	0x200001f4
 80011a0:	40005400 	.word	0x40005400
 80011a4:	000186a0 	.word	0x000186a0

080011a8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b08e      	sub	sp, #56	; 0x38
 80011ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011b2:	2200      	movs	r2, #0
 80011b4:	601a      	str	r2, [r3, #0]
 80011b6:	605a      	str	r2, [r3, #4]
 80011b8:	609a      	str	r2, [r3, #8]
 80011ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011bc:	f107 0320 	add.w	r3, r7, #32
 80011c0:	2200      	movs	r2, #0
 80011c2:	601a      	str	r2, [r3, #0]
 80011c4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011c6:	1d3b      	adds	r3, r7, #4
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]
 80011cc:	605a      	str	r2, [r3, #4]
 80011ce:	609a      	str	r2, [r3, #8]
 80011d0:	60da      	str	r2, [r3, #12]
 80011d2:	611a      	str	r2, [r3, #16]
 80011d4:	615a      	str	r2, [r3, #20]
 80011d6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80011d8:	4b2d      	ldr	r3, [pc, #180]	; (8001290 <MX_TIM2_Init+0xe8>)
 80011da:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80011de:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 200;
 80011e0:	4b2b      	ldr	r3, [pc, #172]	; (8001290 <MX_TIM2_Init+0xe8>)
 80011e2:	22c8      	movs	r2, #200	; 0xc8
 80011e4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011e6:	4b2a      	ldr	r3, [pc, #168]	; (8001290 <MX_TIM2_Init+0xe8>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1023;
 80011ec:	4b28      	ldr	r3, [pc, #160]	; (8001290 <MX_TIM2_Init+0xe8>)
 80011ee:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80011f2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011f4:	4b26      	ldr	r3, [pc, #152]	; (8001290 <MX_TIM2_Init+0xe8>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011fa:	4b25      	ldr	r3, [pc, #148]	; (8001290 <MX_TIM2_Init+0xe8>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001200:	4823      	ldr	r0, [pc, #140]	; (8001290 <MX_TIM2_Init+0xe8>)
 8001202:	f002 facf 	bl	80037a4 <HAL_TIM_Base_Init>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d001      	beq.n	8001210 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800120c:	f000 fa02 	bl	8001614 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001210:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001214:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001216:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800121a:	4619      	mov	r1, r3
 800121c:	481c      	ldr	r0, [pc, #112]	; (8001290 <MX_TIM2_Init+0xe8>)
 800121e:	f002 fcdb 	bl	8003bd8 <HAL_TIM_ConfigClockSource>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d001      	beq.n	800122c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001228:	f000 f9f4 	bl	8001614 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800122c:	4818      	ldr	r0, [pc, #96]	; (8001290 <MX_TIM2_Init+0xe8>)
 800122e:	f002 fb08 	bl	8003842 <HAL_TIM_PWM_Init>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d001      	beq.n	800123c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001238:	f000 f9ec 	bl	8001614 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800123c:	2300      	movs	r3, #0
 800123e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001240:	2300      	movs	r3, #0
 8001242:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001244:	f107 0320 	add.w	r3, r7, #32
 8001248:	4619      	mov	r1, r3
 800124a:	4811      	ldr	r0, [pc, #68]	; (8001290 <MX_TIM2_Init+0xe8>)
 800124c:	f003 f858 	bl	8004300 <HAL_TIMEx_MasterConfigSynchronization>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001256:	f000 f9dd 	bl	8001614 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800125a:	2360      	movs	r3, #96	; 0x60
 800125c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800125e:	2300      	movs	r3, #0
 8001260:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001262:	2300      	movs	r3, #0
 8001264:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001266:	2300      	movs	r3, #0
 8001268:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800126a:	1d3b      	adds	r3, r7, #4
 800126c:	2204      	movs	r2, #4
 800126e:	4619      	mov	r1, r3
 8001270:	4807      	ldr	r0, [pc, #28]	; (8001290 <MX_TIM2_Init+0xe8>)
 8001272:	f002 fbef 	bl	8003a54 <HAL_TIM_PWM_ConfigChannel>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800127c:	f000 f9ca 	bl	8001614 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001280:	4803      	ldr	r0, [pc, #12]	; (8001290 <MX_TIM2_Init+0xe8>)
 8001282:	f000 fa61 	bl	8001748 <HAL_TIM_MspPostInit>

}
 8001286:	bf00      	nop
 8001288:	3738      	adds	r7, #56	; 0x38
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	20000248 	.word	0x20000248

08001294 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001298:	4b11      	ldr	r3, [pc, #68]	; (80012e0 <MX_USART2_UART_Init+0x4c>)
 800129a:	4a12      	ldr	r2, [pc, #72]	; (80012e4 <MX_USART2_UART_Init+0x50>)
 800129c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800129e:	4b10      	ldr	r3, [pc, #64]	; (80012e0 <MX_USART2_UART_Init+0x4c>)
 80012a0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80012a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012a6:	4b0e      	ldr	r3, [pc, #56]	; (80012e0 <MX_USART2_UART_Init+0x4c>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012ac:	4b0c      	ldr	r3, [pc, #48]	; (80012e0 <MX_USART2_UART_Init+0x4c>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012b2:	4b0b      	ldr	r3, [pc, #44]	; (80012e0 <MX_USART2_UART_Init+0x4c>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012b8:	4b09      	ldr	r3, [pc, #36]	; (80012e0 <MX_USART2_UART_Init+0x4c>)
 80012ba:	220c      	movs	r2, #12
 80012bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012be:	4b08      	ldr	r3, [pc, #32]	; (80012e0 <MX_USART2_UART_Init+0x4c>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012c4:	4b06      	ldr	r3, [pc, #24]	; (80012e0 <MX_USART2_UART_Init+0x4c>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012ca:	4805      	ldr	r0, [pc, #20]	; (80012e0 <MX_USART2_UART_Init+0x4c>)
 80012cc:	f003 f886 	bl	80043dc <HAL_UART_Init>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80012d6:	f000 f99d 	bl	8001614 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012da:	bf00      	nop
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	20000290 	.word	0x20000290
 80012e4:	40004400 	.word	0x40004400

080012e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b08a      	sub	sp, #40	; 0x28
 80012ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ee:	f107 0314 	add.w	r3, r7, #20
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]
 80012f6:	605a      	str	r2, [r3, #4]
 80012f8:	609a      	str	r2, [r3, #8]
 80012fa:	60da      	str	r2, [r3, #12]
 80012fc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012fe:	2300      	movs	r3, #0
 8001300:	613b      	str	r3, [r7, #16]
 8001302:	4b33      	ldr	r3, [pc, #204]	; (80013d0 <MX_GPIO_Init+0xe8>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001306:	4a32      	ldr	r2, [pc, #200]	; (80013d0 <MX_GPIO_Init+0xe8>)
 8001308:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800130c:	6313      	str	r3, [r2, #48]	; 0x30
 800130e:	4b30      	ldr	r3, [pc, #192]	; (80013d0 <MX_GPIO_Init+0xe8>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001312:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001316:	613b      	str	r3, [r7, #16]
 8001318:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800131a:	2300      	movs	r3, #0
 800131c:	60fb      	str	r3, [r7, #12]
 800131e:	4b2c      	ldr	r3, [pc, #176]	; (80013d0 <MX_GPIO_Init+0xe8>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001322:	4a2b      	ldr	r2, [pc, #172]	; (80013d0 <MX_GPIO_Init+0xe8>)
 8001324:	f043 0301 	orr.w	r3, r3, #1
 8001328:	6313      	str	r3, [r2, #48]	; 0x30
 800132a:	4b29      	ldr	r3, [pc, #164]	; (80013d0 <MX_GPIO_Init+0xe8>)
 800132c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132e:	f003 0301 	and.w	r3, r3, #1
 8001332:	60fb      	str	r3, [r7, #12]
 8001334:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001336:	2300      	movs	r3, #0
 8001338:	60bb      	str	r3, [r7, #8]
 800133a:	4b25      	ldr	r3, [pc, #148]	; (80013d0 <MX_GPIO_Init+0xe8>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133e:	4a24      	ldr	r2, [pc, #144]	; (80013d0 <MX_GPIO_Init+0xe8>)
 8001340:	f043 0304 	orr.w	r3, r3, #4
 8001344:	6313      	str	r3, [r2, #48]	; 0x30
 8001346:	4b22      	ldr	r3, [pc, #136]	; (80013d0 <MX_GPIO_Init+0xe8>)
 8001348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134a:	f003 0304 	and.w	r3, r3, #4
 800134e:	60bb      	str	r3, [r7, #8]
 8001350:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001352:	2300      	movs	r3, #0
 8001354:	607b      	str	r3, [r7, #4]
 8001356:	4b1e      	ldr	r3, [pc, #120]	; (80013d0 <MX_GPIO_Init+0xe8>)
 8001358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135a:	4a1d      	ldr	r2, [pc, #116]	; (80013d0 <MX_GPIO_Init+0xe8>)
 800135c:	f043 0308 	orr.w	r3, r3, #8
 8001360:	6313      	str	r3, [r2, #48]	; 0x30
 8001362:	4b1b      	ldr	r3, [pc, #108]	; (80013d0 <MX_GPIO_Init+0xe8>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001366:	f003 0308 	and.w	r3, r3, #8
 800136a:	607b      	str	r3, [r7, #4]
 800136c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800136e:	2300      	movs	r3, #0
 8001370:	603b      	str	r3, [r7, #0]
 8001372:	4b17      	ldr	r3, [pc, #92]	; (80013d0 <MX_GPIO_Init+0xe8>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001376:	4a16      	ldr	r2, [pc, #88]	; (80013d0 <MX_GPIO_Init+0xe8>)
 8001378:	f043 0302 	orr.w	r3, r3, #2
 800137c:	6313      	str	r3, [r2, #48]	; 0x30
 800137e:	4b14      	ldr	r3, [pc, #80]	; (80013d0 <MX_GPIO_Init+0xe8>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001382:	f003 0302 	and.w	r3, r3, #2
 8001386:	603b      	str	r3, [r7, #0]
 8001388:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 800138a:	2200      	movs	r2, #0
 800138c:	2130      	movs	r1, #48	; 0x30
 800138e:	4811      	ldr	r0, [pc, #68]	; (80013d4 <MX_GPIO_Init+0xec>)
 8001390:	f000 ff68 	bl	8002264 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001394:	2330      	movs	r3, #48	; 0x30
 8001396:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001398:	2301      	movs	r3, #1
 800139a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139c:	2300      	movs	r3, #0
 800139e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a0:	2300      	movs	r3, #0
 80013a2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013a4:	f107 0314 	add.w	r3, r7, #20
 80013a8:	4619      	mov	r1, r3
 80013aa:	480a      	ldr	r0, [pc, #40]	; (80013d4 <MX_GPIO_Init+0xec>)
 80013ac:	f000 fdbe 	bl	8001f2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80013b0:	2360      	movs	r3, #96	; 0x60
 80013b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013b4:	2300      	movs	r3, #0
 80013b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b8:	2300      	movs	r3, #0
 80013ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013bc:	f107 0314 	add.w	r3, r7, #20
 80013c0:	4619      	mov	r1, r3
 80013c2:	4805      	ldr	r0, [pc, #20]	; (80013d8 <MX_GPIO_Init+0xf0>)
 80013c4:	f000 fdb2 	bl	8001f2c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80013c8:	bf00      	nop
 80013ca:	3728      	adds	r7, #40	; 0x28
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	40023800 	.word	0x40023800
 80013d4:	40020800 	.word	0x40020800
 80013d8:	40020c00 	.word	0x40020c00

080013dc <print_accel>:

/* USER CODE BEGIN 4 */
void print_accel(MPU6050_t *MPU6050) {
 80013dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013de:	b0a1      	sub	sp, #132	; 0x84
 80013e0:	af04      	add	r7, sp, #16
 80013e2:	6078      	str	r0, [r7, #4]
	char buffer[100];
	int32_t len;
	len = sprintf(buffer, "Acc: X:%f Y:%f Z:%f\n", MPU6050->Ax, MPU6050->Ay,
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80013f0:	6879      	ldr	r1, [r7, #4]
 80013f2:	e9d1 0106 	ldrd	r0, r1, [r1, #24]
 80013f6:	f107 0608 	add.w	r6, r7, #8
 80013fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80013fe:	e9cd 2300 	strd	r2, r3, [sp]
 8001402:	4622      	mov	r2, r4
 8001404:	462b      	mov	r3, r5
 8001406:	4909      	ldr	r1, [pc, #36]	; (800142c <print_accel+0x50>)
 8001408:	4630      	mov	r0, r6
 800140a:	f007 fcd7 	bl	8008dbc <siprintf>
 800140e:	66f8      	str	r0, [r7, #108]	; 0x6c
			MPU6050->Az);
	HAL_UART_Transmit(&huart2, (uint8_t*) buffer, len, HAL_MAX_DELAY);
 8001410:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001412:	b29a      	uxth	r2, r3
 8001414:	f107 0108 	add.w	r1, r7, #8
 8001418:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800141c:	4804      	ldr	r0, [pc, #16]	; (8001430 <print_accel+0x54>)
 800141e:	f003 f82a 	bl	8004476 <HAL_UART_Transmit>
}
 8001422:	bf00      	nop
 8001424:	3774      	adds	r7, #116	; 0x74
 8001426:	46bd      	mov	sp, r7
 8001428:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800142a:	bf00      	nop
 800142c:	0800c73c 	.word	0x0800c73c
 8001430:	20000290 	.word	0x20000290

08001434 <get_encoder_task>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_get_encoder_task */
void get_encoder_task(void *argument)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b08c      	sub	sp, #48	; 0x30
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	int encoderPosCount = 0;
 800143c:	2300      	movs	r3, #0
 800143e:	62fb      	str	r3, [r7, #44]	; 0x2c
	char posCount[20];
	int pinALast;
	int aVal;
	bool bCW;
	pinALast = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_5);
 8001440:	2120      	movs	r1, #32
 8001442:	4822      	ldr	r0, [pc, #136]	; (80014cc <get_encoder_task+0x98>)
 8001444:	f000 fef6 	bl	8002234 <HAL_GPIO_ReadPin>
 8001448:	4603      	mov	r3, r0
 800144a:	62bb      	str	r3, [r7, #40]	; 0x28
	/* Infinite loop */
	for (;;) {
		aVal = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_5);
 800144c:	2120      	movs	r1, #32
 800144e:	481f      	ldr	r0, [pc, #124]	; (80014cc <get_encoder_task+0x98>)
 8001450:	f000 fef0 	bl	8002234 <HAL_GPIO_ReadPin>
 8001454:	4603      	mov	r3, r0
 8001456:	627b      	str	r3, [r7, #36]	; 0x24
		if (aVal != pinALast) {
 8001458:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800145a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800145c:	429a      	cmp	r2, r3
 800145e:	d031      	beq.n	80014c4 <get_encoder_task+0x90>

			if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_6) != aVal) {
 8001460:	2140      	movs	r1, #64	; 0x40
 8001462:	481a      	ldr	r0, [pc, #104]	; (80014cc <get_encoder_task+0x98>)
 8001464:	f000 fee6 	bl	8002234 <HAL_GPIO_ReadPin>
 8001468:	4603      	mov	r3, r0
 800146a:	461a      	mov	r2, r3
 800146c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800146e:	4293      	cmp	r3, r2
 8001470:	d006      	beq.n	8001480 <get_encoder_task+0x4c>
				encoderPosCount++;
 8001472:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001474:	3301      	adds	r3, #1
 8001476:	62fb      	str	r3, [r7, #44]	; 0x2c
				bCW = 1;
 8001478:	2301      	movs	r3, #1
 800147a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800147e:	e005      	b.n	800148c <get_encoder_task+0x58>
			} else {
				bCW = 0;
 8001480:	2300      	movs	r3, #0
 8001482:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				encoderPosCount--;
 8001486:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001488:	3b01      	subs	r3, #1
 800148a:	62fb      	str	r3, [r7, #44]	; 0x2c
				//HAL_UART_Transmit(&huart2, (uint8_t*) "clockwise\n", 9,HAL_MAX_DELAY);
			} else {
				//HAL_UART_Transmit(&huart2, (uint8_t*) "counterclockwise\n", 15,HAL_MAX_DELAY);
			}
			//HAL_UART_Transmit(&huart2, (uint8_t*) "Encoder Position: ", 17,HAL_MAX_DELAY);
			sprintf(posCount, "%d", encoderPosCount);
 800148c:	f107 030c 	add.w	r3, r7, #12
 8001490:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001492:	490f      	ldr	r1, [pc, #60]	; (80014d0 <get_encoder_task+0x9c>)
 8001494:	4618      	mov	r0, r3
 8001496:	f007 fc91 	bl	8008dbc <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*) posCount, strlen(posCount),
 800149a:	f107 030c 	add.w	r3, r7, #12
 800149e:	4618      	mov	r0, r3
 80014a0:	f7fe feee 	bl	8000280 <strlen>
 80014a4:	4603      	mov	r3, r0
 80014a6:	b29a      	uxth	r2, r3
 80014a8:	f107 010c 	add.w	r1, r7, #12
 80014ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80014b0:	4808      	ldr	r0, [pc, #32]	; (80014d4 <get_encoder_task+0xa0>)
 80014b2:	f002 ffe0 	bl	8004476 <HAL_UART_Transmit>
			HAL_MAX_DELAY);
			HAL_UART_Transmit(&huart2, (uint8_t*) "\n", 1, HAL_MAX_DELAY);
 80014b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80014ba:	2201      	movs	r2, #1
 80014bc:	4906      	ldr	r1, [pc, #24]	; (80014d8 <get_encoder_task+0xa4>)
 80014be:	4805      	ldr	r0, [pc, #20]	; (80014d4 <get_encoder_task+0xa0>)
 80014c0:	f002 ffd9 	bl	8004476 <HAL_UART_Transmit>

		}
		pinALast = aVal;
 80014c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014c6:	62bb      	str	r3, [r7, #40]	; 0x28
		aVal = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_5);
 80014c8:	e7c0      	b.n	800144c <get_encoder_task+0x18>
 80014ca:	bf00      	nop
 80014cc:	40020c00 	.word	0x40020c00
 80014d0:	0800c76c 	.word	0x0800c76c
 80014d4:	20000290 	.word	0x20000290
 80014d8:	0800c770 	.word	0x0800c770

080014dc <imu_task>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_imu_task */
void imu_task(void *argument)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b094      	sub	sp, #80	; 0x50
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN imu_task */
	/* Infinite loop */
	MPU6050_t MPU6050;

	for (;;) {
		MPU6050_Read_Accel(&hi2c1, &MPU6050);
 80014e4:	f107 0308 	add.w	r3, r7, #8
 80014e8:	4619      	mov	r1, r3
 80014ea:	4806      	ldr	r0, [pc, #24]	; (8001504 <imu_task+0x28>)
 80014ec:	f003 ff8c 	bl	8005408 <MPU6050_Read_Accel>
		HAL_Delay(500);
 80014f0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014f4:	f000 fb52 	bl	8001b9c <HAL_Delay>
		print_accel(&MPU6050);
 80014f8:	f107 0308 	add.w	r3, r7, #8
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7ff ff6d 	bl	80013dc <print_accel>
		MPU6050_Read_Accel(&hi2c1, &MPU6050);
 8001502:	e7ef      	b.n	80014e4 <imu_task+0x8>
 8001504:	200001f4 	.word	0x200001f4

08001508 <motor_driver_task>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_motor_driver_task */
void motor_driver_task(void *argument)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN motor_driver_task */
	/* Infinite loop */
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001510:	2104      	movs	r1, #4
 8001512:	483a      	ldr	r0, [pc, #232]	; (80015fc <motor_driver_task+0xf4>)
 8001514:	f002 f9ee 	bl	80038f4 <HAL_TIM_PWM_Start>
	// Prescaler = (Saat Hz) x (stenen Zaman Dilimi) / (1,000,000)
	// Prescaler = (100,000,000) x (2000) / (1,000,000) = 200
	int speed = 1023;
 8001518:	f240 33ff 	movw	r3, #1023	; 0x3ff
 800151c:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, 0);
 800151e:	2200      	movs	r2, #0
 8001520:	2110      	movs	r1, #16
 8001522:	4837      	ldr	r0, [pc, #220]	; (8001600 <motor_driver_task+0xf8>)
 8001524:	f000 fe9e 	bl	8002264 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, 0);
 8001528:	2200      	movs	r2, #0
 800152a:	2120      	movs	r1, #32
 800152c:	4834      	ldr	r0, [pc, #208]	; (8001600 <motor_driver_task+0xf8>)
 800152e:	f000 fe99 	bl	8002264 <HAL_GPIO_WritePin>
	for (;;) {

		HAL_UART_Transmit(&huart2, (uint8_t*) "CCW:\n ", 5,
 8001532:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001536:	2205      	movs	r2, #5
 8001538:	4932      	ldr	r1, [pc, #200]	; (8001604 <motor_driver_task+0xfc>)
 800153a:	4833      	ldr	r0, [pc, #204]	; (8001608 <motor_driver_task+0x100>)
 800153c:	f002 ff9b 	bl	8004476 <HAL_UART_Transmit>
		HAL_MAX_DELAY);
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, 0);
 8001540:	2200      	movs	r2, #0
 8001542:	2110      	movs	r1, #16
 8001544:	482e      	ldr	r0, [pc, #184]	; (8001600 <motor_driver_task+0xf8>)
 8001546:	f000 fe8d 	bl	8002264 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, 1);
 800154a:	2201      	movs	r2, #1
 800154c:	2120      	movs	r1, #32
 800154e:	482c      	ldr	r0, [pc, #176]	; (8001600 <motor_driver_task+0xf8>)
 8001550:	f000 fe88 	bl	8002264 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, speed);
 8001554:	4b29      	ldr	r3, [pc, #164]	; (80015fc <motor_driver_task+0xf4>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	68fa      	ldr	r2, [r7, #12]
 800155a:	639a      	str	r2, [r3, #56]	; 0x38
		HAL_Delay(5000);
 800155c:	f241 3088 	movw	r0, #5000	; 0x1388
 8001560:	f000 fb1c 	bl	8001b9c <HAL_Delay>

		HAL_UART_Transmit(&huart2, (uint8_t*) "stop\n ", 5,
 8001564:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001568:	2205      	movs	r2, #5
 800156a:	4928      	ldr	r1, [pc, #160]	; (800160c <motor_driver_task+0x104>)
 800156c:	4826      	ldr	r0, [pc, #152]	; (8001608 <motor_driver_task+0x100>)
 800156e:	f002 ff82 	bl	8004476 <HAL_UART_Transmit>
		HAL_MAX_DELAY);
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, 0);
 8001572:	2200      	movs	r2, #0
 8001574:	2110      	movs	r1, #16
 8001576:	4822      	ldr	r0, [pc, #136]	; (8001600 <motor_driver_task+0xf8>)
 8001578:	f000 fe74 	bl	8002264 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, 0);
 800157c:	2200      	movs	r2, #0
 800157e:	2120      	movs	r1, #32
 8001580:	481f      	ldr	r0, [pc, #124]	; (8001600 <motor_driver_task+0xf8>)
 8001582:	f000 fe6f 	bl	8002264 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8001586:	4b1d      	ldr	r3, [pc, #116]	; (80015fc <motor_driver_task+0xf4>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	2200      	movs	r2, #0
 800158c:	639a      	str	r2, [r3, #56]	; 0x38
		HAL_Delay(1000);
 800158e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001592:	f000 fb03 	bl	8001b9c <HAL_Delay>

		HAL_UART_Transmit(&huart2, (uint8_t*) "CW:\n ", 4,
 8001596:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800159a:	2204      	movs	r2, #4
 800159c:	491c      	ldr	r1, [pc, #112]	; (8001610 <motor_driver_task+0x108>)
 800159e:	481a      	ldr	r0, [pc, #104]	; (8001608 <motor_driver_task+0x100>)
 80015a0:	f002 ff69 	bl	8004476 <HAL_UART_Transmit>
		HAL_MAX_DELAY);
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, 1);
 80015a4:	2201      	movs	r2, #1
 80015a6:	2110      	movs	r1, #16
 80015a8:	4815      	ldr	r0, [pc, #84]	; (8001600 <motor_driver_task+0xf8>)
 80015aa:	f000 fe5b 	bl	8002264 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, 0);
 80015ae:	2200      	movs	r2, #0
 80015b0:	2120      	movs	r1, #32
 80015b2:	4813      	ldr	r0, [pc, #76]	; (8001600 <motor_driver_task+0xf8>)
 80015b4:	f000 fe56 	bl	8002264 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, speed);
 80015b8:	4b10      	ldr	r3, [pc, #64]	; (80015fc <motor_driver_task+0xf4>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	68fa      	ldr	r2, [r7, #12]
 80015be:	639a      	str	r2, [r3, #56]	; 0x38
		HAL_Delay(5000);
 80015c0:	f241 3088 	movw	r0, #5000	; 0x1388
 80015c4:	f000 faea 	bl	8001b9c <HAL_Delay>

		HAL_UART_Transmit(&huart2, (uint8_t*) "stop\n ", 5,
 80015c8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80015cc:	2205      	movs	r2, #5
 80015ce:	490f      	ldr	r1, [pc, #60]	; (800160c <motor_driver_task+0x104>)
 80015d0:	480d      	ldr	r0, [pc, #52]	; (8001608 <motor_driver_task+0x100>)
 80015d2:	f002 ff50 	bl	8004476 <HAL_UART_Transmit>
		HAL_MAX_DELAY);
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, 0);
 80015d6:	2200      	movs	r2, #0
 80015d8:	2110      	movs	r1, #16
 80015da:	4809      	ldr	r0, [pc, #36]	; (8001600 <motor_driver_task+0xf8>)
 80015dc:	f000 fe42 	bl	8002264 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, 0);
 80015e0:	2200      	movs	r2, #0
 80015e2:	2120      	movs	r1, #32
 80015e4:	4806      	ldr	r0, [pc, #24]	; (8001600 <motor_driver_task+0xf8>)
 80015e6:	f000 fe3d 	bl	8002264 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 80015ea:	4b04      	ldr	r3, [pc, #16]	; (80015fc <motor_driver_task+0xf4>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	2200      	movs	r2, #0
 80015f0:	639a      	str	r2, [r3, #56]	; 0x38
		HAL_Delay(1000);
 80015f2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80015f6:	f000 fad1 	bl	8001b9c <HAL_Delay>
		HAL_UART_Transmit(&huart2, (uint8_t*) "CCW:\n ", 5,
 80015fa:	e79a      	b.n	8001532 <motor_driver_task+0x2a>
 80015fc:	20000248 	.word	0x20000248
 8001600:	40020800 	.word	0x40020800
 8001604:	0800c774 	.word	0x0800c774
 8001608:	20000290 	.word	0x20000290
 800160c:	0800c77c 	.word	0x0800c77c
 8001610:	0800c784 	.word	0x0800c784

08001614 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001618:	b672      	cpsid	i
}
 800161a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800161c:	e7fe      	b.n	800161c <Error_Handler+0x8>
	...

08001620 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001626:	2300      	movs	r3, #0
 8001628:	607b      	str	r3, [r7, #4]
 800162a:	4b12      	ldr	r3, [pc, #72]	; (8001674 <HAL_MspInit+0x54>)
 800162c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800162e:	4a11      	ldr	r2, [pc, #68]	; (8001674 <HAL_MspInit+0x54>)
 8001630:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001634:	6453      	str	r3, [r2, #68]	; 0x44
 8001636:	4b0f      	ldr	r3, [pc, #60]	; (8001674 <HAL_MspInit+0x54>)
 8001638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800163a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800163e:	607b      	str	r3, [r7, #4]
 8001640:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001642:	2300      	movs	r3, #0
 8001644:	603b      	str	r3, [r7, #0]
 8001646:	4b0b      	ldr	r3, [pc, #44]	; (8001674 <HAL_MspInit+0x54>)
 8001648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164a:	4a0a      	ldr	r2, [pc, #40]	; (8001674 <HAL_MspInit+0x54>)
 800164c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001650:	6413      	str	r3, [r2, #64]	; 0x40
 8001652:	4b08      	ldr	r3, [pc, #32]	; (8001674 <HAL_MspInit+0x54>)
 8001654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001656:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800165a:	603b      	str	r3, [r7, #0]
 800165c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800165e:	2200      	movs	r2, #0
 8001660:	210f      	movs	r1, #15
 8001662:	f06f 0001 	mvn.w	r0, #1
 8001666:	f000 fb98 	bl	8001d9a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800166a:	bf00      	nop
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	40023800 	.word	0x40023800

08001678 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b08a      	sub	sp, #40	; 0x28
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001680:	f107 0314 	add.w	r3, r7, #20
 8001684:	2200      	movs	r2, #0
 8001686:	601a      	str	r2, [r3, #0]
 8001688:	605a      	str	r2, [r3, #4]
 800168a:	609a      	str	r2, [r3, #8]
 800168c:	60da      	str	r2, [r3, #12]
 800168e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a19      	ldr	r2, [pc, #100]	; (80016fc <HAL_I2C_MspInit+0x84>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d12b      	bne.n	80016f2 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800169a:	2300      	movs	r3, #0
 800169c:	613b      	str	r3, [r7, #16]
 800169e:	4b18      	ldr	r3, [pc, #96]	; (8001700 <HAL_I2C_MspInit+0x88>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a2:	4a17      	ldr	r2, [pc, #92]	; (8001700 <HAL_I2C_MspInit+0x88>)
 80016a4:	f043 0302 	orr.w	r3, r3, #2
 80016a8:	6313      	str	r3, [r2, #48]	; 0x30
 80016aa:	4b15      	ldr	r3, [pc, #84]	; (8001700 <HAL_I2C_MspInit+0x88>)
 80016ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ae:	f003 0302 	and.w	r3, r3, #2
 80016b2:	613b      	str	r3, [r7, #16]
 80016b4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80016b6:	23c0      	movs	r3, #192	; 0xc0
 80016b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016ba:	2312      	movs	r3, #18
 80016bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016be:	2300      	movs	r3, #0
 80016c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016c2:	2303      	movs	r3, #3
 80016c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80016c6:	2304      	movs	r3, #4
 80016c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ca:	f107 0314 	add.w	r3, r7, #20
 80016ce:	4619      	mov	r1, r3
 80016d0:	480c      	ldr	r0, [pc, #48]	; (8001704 <HAL_I2C_MspInit+0x8c>)
 80016d2:	f000 fc2b 	bl	8001f2c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80016d6:	2300      	movs	r3, #0
 80016d8:	60fb      	str	r3, [r7, #12]
 80016da:	4b09      	ldr	r3, [pc, #36]	; (8001700 <HAL_I2C_MspInit+0x88>)
 80016dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016de:	4a08      	ldr	r2, [pc, #32]	; (8001700 <HAL_I2C_MspInit+0x88>)
 80016e0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80016e4:	6413      	str	r3, [r2, #64]	; 0x40
 80016e6:	4b06      	ldr	r3, [pc, #24]	; (8001700 <HAL_I2C_MspInit+0x88>)
 80016e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016ee:	60fb      	str	r3, [r7, #12]
 80016f0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80016f2:	bf00      	nop
 80016f4:	3728      	adds	r7, #40	; 0x28
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	40005400 	.word	0x40005400
 8001700:	40023800 	.word	0x40023800
 8001704:	40020400 	.word	0x40020400

08001708 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001708:	b480      	push	{r7}
 800170a:	b085      	sub	sp, #20
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001718:	d10d      	bne.n	8001736 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800171a:	2300      	movs	r3, #0
 800171c:	60fb      	str	r3, [r7, #12]
 800171e:	4b09      	ldr	r3, [pc, #36]	; (8001744 <HAL_TIM_Base_MspInit+0x3c>)
 8001720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001722:	4a08      	ldr	r2, [pc, #32]	; (8001744 <HAL_TIM_Base_MspInit+0x3c>)
 8001724:	f043 0301 	orr.w	r3, r3, #1
 8001728:	6413      	str	r3, [r2, #64]	; 0x40
 800172a:	4b06      	ldr	r3, [pc, #24]	; (8001744 <HAL_TIM_Base_MspInit+0x3c>)
 800172c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800172e:	f003 0301 	and.w	r3, r3, #1
 8001732:	60fb      	str	r3, [r7, #12]
 8001734:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001736:	bf00      	nop
 8001738:	3714      	adds	r7, #20
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr
 8001742:	bf00      	nop
 8001744:	40023800 	.word	0x40023800

08001748 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b088      	sub	sp, #32
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001750:	f107 030c 	add.w	r3, r7, #12
 8001754:	2200      	movs	r2, #0
 8001756:	601a      	str	r2, [r3, #0]
 8001758:	605a      	str	r2, [r3, #4]
 800175a:	609a      	str	r2, [r3, #8]
 800175c:	60da      	str	r2, [r3, #12]
 800175e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001768:	d11d      	bne.n	80017a6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800176a:	2300      	movs	r3, #0
 800176c:	60bb      	str	r3, [r7, #8]
 800176e:	4b10      	ldr	r3, [pc, #64]	; (80017b0 <HAL_TIM_MspPostInit+0x68>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001772:	4a0f      	ldr	r2, [pc, #60]	; (80017b0 <HAL_TIM_MspPostInit+0x68>)
 8001774:	f043 0301 	orr.w	r3, r3, #1
 8001778:	6313      	str	r3, [r2, #48]	; 0x30
 800177a:	4b0d      	ldr	r3, [pc, #52]	; (80017b0 <HAL_TIM_MspPostInit+0x68>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177e:	f003 0301 	and.w	r3, r3, #1
 8001782:	60bb      	str	r3, [r7, #8]
 8001784:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001786:	2302      	movs	r3, #2
 8001788:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800178a:	2302      	movs	r3, #2
 800178c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178e:	2300      	movs	r3, #0
 8001790:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001792:	2300      	movs	r3, #0
 8001794:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001796:	2301      	movs	r3, #1
 8001798:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800179a:	f107 030c 	add.w	r3, r7, #12
 800179e:	4619      	mov	r1, r3
 80017a0:	4804      	ldr	r0, [pc, #16]	; (80017b4 <HAL_TIM_MspPostInit+0x6c>)
 80017a2:	f000 fbc3 	bl	8001f2c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80017a6:	bf00      	nop
 80017a8:	3720      	adds	r7, #32
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	40023800 	.word	0x40023800
 80017b4:	40020000 	.word	0x40020000

080017b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b08a      	sub	sp, #40	; 0x28
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c0:	f107 0314 	add.w	r3, r7, #20
 80017c4:	2200      	movs	r2, #0
 80017c6:	601a      	str	r2, [r3, #0]
 80017c8:	605a      	str	r2, [r3, #4]
 80017ca:	609a      	str	r2, [r3, #8]
 80017cc:	60da      	str	r2, [r3, #12]
 80017ce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a1d      	ldr	r2, [pc, #116]	; (800184c <HAL_UART_MspInit+0x94>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d133      	bne.n	8001842 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80017da:	2300      	movs	r3, #0
 80017dc:	613b      	str	r3, [r7, #16]
 80017de:	4b1c      	ldr	r3, [pc, #112]	; (8001850 <HAL_UART_MspInit+0x98>)
 80017e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e2:	4a1b      	ldr	r2, [pc, #108]	; (8001850 <HAL_UART_MspInit+0x98>)
 80017e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017e8:	6413      	str	r3, [r2, #64]	; 0x40
 80017ea:	4b19      	ldr	r3, [pc, #100]	; (8001850 <HAL_UART_MspInit+0x98>)
 80017ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017f2:	613b      	str	r3, [r7, #16]
 80017f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017f6:	2300      	movs	r3, #0
 80017f8:	60fb      	str	r3, [r7, #12]
 80017fa:	4b15      	ldr	r3, [pc, #84]	; (8001850 <HAL_UART_MspInit+0x98>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fe:	4a14      	ldr	r2, [pc, #80]	; (8001850 <HAL_UART_MspInit+0x98>)
 8001800:	f043 0301 	orr.w	r3, r3, #1
 8001804:	6313      	str	r3, [r2, #48]	; 0x30
 8001806:	4b12      	ldr	r3, [pc, #72]	; (8001850 <HAL_UART_MspInit+0x98>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180a:	f003 0301 	and.w	r3, r3, #1
 800180e:	60fb      	str	r3, [r7, #12]
 8001810:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001812:	230c      	movs	r3, #12
 8001814:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001816:	2302      	movs	r3, #2
 8001818:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181a:	2300      	movs	r3, #0
 800181c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800181e:	2303      	movs	r3, #3
 8001820:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001822:	2307      	movs	r3, #7
 8001824:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001826:	f107 0314 	add.w	r3, r7, #20
 800182a:	4619      	mov	r1, r3
 800182c:	4809      	ldr	r0, [pc, #36]	; (8001854 <HAL_UART_MspInit+0x9c>)
 800182e:	f000 fb7d 	bl	8001f2c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001832:	2200      	movs	r2, #0
 8001834:	2105      	movs	r1, #5
 8001836:	2026      	movs	r0, #38	; 0x26
 8001838:	f000 faaf 	bl	8001d9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800183c:	2026      	movs	r0, #38	; 0x26
 800183e:	f000 fac8 	bl	8001dd2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001842:	bf00      	nop
 8001844:	3728      	adds	r7, #40	; 0x28
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	40004400 	.word	0x40004400
 8001850:	40023800 	.word	0x40023800
 8001854:	40020000 	.word	0x40020000

08001858 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800185c:	e7fe      	b.n	800185c <NMI_Handler+0x4>

0800185e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800185e:	b480      	push	{r7}
 8001860:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001862:	e7fe      	b.n	8001862 <HardFault_Handler+0x4>

08001864 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001868:	e7fe      	b.n	8001868 <MemManage_Handler+0x4>

0800186a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800186a:	b480      	push	{r7}
 800186c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800186e:	e7fe      	b.n	800186e <BusFault_Handler+0x4>

08001870 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001874:	e7fe      	b.n	8001874 <UsageFault_Handler+0x4>

08001876 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001876:	b480      	push	{r7}
 8001878:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800187a:	bf00      	nop
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr

08001884 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001888:	f000 f968 	bl	8001b5c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800188c:	f005 faf4 	bl	8006e78 <xTaskGetSchedulerState>
 8001890:	4603      	mov	r3, r0
 8001892:	2b01      	cmp	r3, #1
 8001894:	d001      	beq.n	800189a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001896:	f006 f8df 	bl	8007a58 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800189a:	bf00      	nop
 800189c:	bd80      	pop	{r7, pc}
	...

080018a0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80018a4:	4802      	ldr	r0, [pc, #8]	; (80018b0 <USART2_IRQHandler+0x10>)
 80018a6:	f002 fe79 	bl	800459c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80018aa:	bf00      	nop
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	20000290 	.word	0x20000290

080018b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
  return 1;
 80018b8:	2301      	movs	r3, #1
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr

080018c4 <_kill>:

int _kill(int pid, int sig)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
 80018cc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80018ce:	f007 fb2b 	bl	8008f28 <__errno>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2216      	movs	r2, #22
 80018d6:	601a      	str	r2, [r3, #0]
  return -1;
 80018d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80018dc:	4618      	mov	r0, r3
 80018de:	3708      	adds	r7, #8
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}

080018e4 <_exit>:

void _exit (int status)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80018ec:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80018f0:	6878      	ldr	r0, [r7, #4]
 80018f2:	f7ff ffe7 	bl	80018c4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80018f6:	e7fe      	b.n	80018f6 <_exit+0x12>

080018f8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b086      	sub	sp, #24
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	60f8      	str	r0, [r7, #12]
 8001900:	60b9      	str	r1, [r7, #8]
 8001902:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001904:	2300      	movs	r3, #0
 8001906:	617b      	str	r3, [r7, #20]
 8001908:	e00a      	b.n	8001920 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800190a:	f3af 8000 	nop.w
 800190e:	4601      	mov	r1, r0
 8001910:	68bb      	ldr	r3, [r7, #8]
 8001912:	1c5a      	adds	r2, r3, #1
 8001914:	60ba      	str	r2, [r7, #8]
 8001916:	b2ca      	uxtb	r2, r1
 8001918:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	3301      	adds	r3, #1
 800191e:	617b      	str	r3, [r7, #20]
 8001920:	697a      	ldr	r2, [r7, #20]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	429a      	cmp	r2, r3
 8001926:	dbf0      	blt.n	800190a <_read+0x12>
  }

  return len;
 8001928:	687b      	ldr	r3, [r7, #4]
}
 800192a:	4618      	mov	r0, r3
 800192c:	3718      	adds	r7, #24
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}

08001932 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001932:	b580      	push	{r7, lr}
 8001934:	b086      	sub	sp, #24
 8001936:	af00      	add	r7, sp, #0
 8001938:	60f8      	str	r0, [r7, #12]
 800193a:	60b9      	str	r1, [r7, #8]
 800193c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800193e:	2300      	movs	r3, #0
 8001940:	617b      	str	r3, [r7, #20]
 8001942:	e009      	b.n	8001958 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001944:	68bb      	ldr	r3, [r7, #8]
 8001946:	1c5a      	adds	r2, r3, #1
 8001948:	60ba      	str	r2, [r7, #8]
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	4618      	mov	r0, r3
 800194e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	3301      	adds	r3, #1
 8001956:	617b      	str	r3, [r7, #20]
 8001958:	697a      	ldr	r2, [r7, #20]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	429a      	cmp	r2, r3
 800195e:	dbf1      	blt.n	8001944 <_write+0x12>
  }
  return len;
 8001960:	687b      	ldr	r3, [r7, #4]
}
 8001962:	4618      	mov	r0, r3
 8001964:	3718      	adds	r7, #24
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}

0800196a <_close>:

int _close(int file)
{
 800196a:	b480      	push	{r7}
 800196c:	b083      	sub	sp, #12
 800196e:	af00      	add	r7, sp, #0
 8001970:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001972:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001976:	4618      	mov	r0, r3
 8001978:	370c      	adds	r7, #12
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr

08001982 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001982:	b480      	push	{r7}
 8001984:	b083      	sub	sp, #12
 8001986:	af00      	add	r7, sp, #0
 8001988:	6078      	str	r0, [r7, #4]
 800198a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001992:	605a      	str	r2, [r3, #4]
  return 0;
 8001994:	2300      	movs	r3, #0
}
 8001996:	4618      	mov	r0, r3
 8001998:	370c      	adds	r7, #12
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr

080019a2 <_isatty>:

int _isatty(int file)
{
 80019a2:	b480      	push	{r7}
 80019a4:	b083      	sub	sp, #12
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019aa:	2301      	movs	r3, #1
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	370c      	adds	r7, #12
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr

080019b8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b085      	sub	sp, #20
 80019bc:	af00      	add	r7, sp, #0
 80019be:	60f8      	str	r0, [r7, #12]
 80019c0:	60b9      	str	r1, [r7, #8]
 80019c2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80019c4:	2300      	movs	r3, #0
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3714      	adds	r7, #20
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr
	...

080019d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b086      	sub	sp, #24
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019dc:	4a14      	ldr	r2, [pc, #80]	; (8001a30 <_sbrk+0x5c>)
 80019de:	4b15      	ldr	r3, [pc, #84]	; (8001a34 <_sbrk+0x60>)
 80019e0:	1ad3      	subs	r3, r2, r3
 80019e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019e8:	4b13      	ldr	r3, [pc, #76]	; (8001a38 <_sbrk+0x64>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d102      	bne.n	80019f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019f0:	4b11      	ldr	r3, [pc, #68]	; (8001a38 <_sbrk+0x64>)
 80019f2:	4a12      	ldr	r2, [pc, #72]	; (8001a3c <_sbrk+0x68>)
 80019f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019f6:	4b10      	ldr	r3, [pc, #64]	; (8001a38 <_sbrk+0x64>)
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	4413      	add	r3, r2
 80019fe:	693a      	ldr	r2, [r7, #16]
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d207      	bcs.n	8001a14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a04:	f007 fa90 	bl	8008f28 <__errno>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	220c      	movs	r2, #12
 8001a0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a0e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a12:	e009      	b.n	8001a28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a14:	4b08      	ldr	r3, [pc, #32]	; (8001a38 <_sbrk+0x64>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a1a:	4b07      	ldr	r3, [pc, #28]	; (8001a38 <_sbrk+0x64>)
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	4413      	add	r3, r2
 8001a22:	4a05      	ldr	r2, [pc, #20]	; (8001a38 <_sbrk+0x64>)
 8001a24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a26:	68fb      	ldr	r3, [r7, #12]
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3718      	adds	r7, #24
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	20020000 	.word	0x20020000
 8001a34:	00000400 	.word	0x00000400
 8001a38:	200002e0 	.word	0x200002e0
 8001a3c:	20004d88 	.word	0x20004d88

08001a40 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a44:	4b06      	ldr	r3, [pc, #24]	; (8001a60 <SystemInit+0x20>)
 8001a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a4a:	4a05      	ldr	r2, [pc, #20]	; (8001a60 <SystemInit+0x20>)
 8001a4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a50:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a54:	bf00      	nop
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr
 8001a5e:	bf00      	nop
 8001a60:	e000ed00 	.word	0xe000ed00

08001a64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a64:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a9c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a68:	480d      	ldr	r0, [pc, #52]	; (8001aa0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001a6a:	490e      	ldr	r1, [pc, #56]	; (8001aa4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001a6c:	4a0e      	ldr	r2, [pc, #56]	; (8001aa8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a70:	e002      	b.n	8001a78 <LoopCopyDataInit>

08001a72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a76:	3304      	adds	r3, #4

08001a78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a7c:	d3f9      	bcc.n	8001a72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a7e:	4a0b      	ldr	r2, [pc, #44]	; (8001aac <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001a80:	4c0b      	ldr	r4, [pc, #44]	; (8001ab0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001a82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a84:	e001      	b.n	8001a8a <LoopFillZerobss>

08001a86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a88:	3204      	adds	r2, #4

08001a8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a8c:	d3fb      	bcc.n	8001a86 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001a8e:	f7ff ffd7 	bl	8001a40 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a92:	f007 fa4f 	bl	8008f34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a96:	f7ff fab3 	bl	8001000 <main>
  bx  lr    
 8001a9a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a9c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001aa0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001aa4:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001aa8:	0800cc60 	.word	0x0800cc60
  ldr r2, =_sbss
 8001aac:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001ab0:	20004d84 	.word	0x20004d84

08001ab4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ab4:	e7fe      	b.n	8001ab4 <ADC_IRQHandler>
	...

08001ab8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001abc:	4b0e      	ldr	r3, [pc, #56]	; (8001af8 <HAL_Init+0x40>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a0d      	ldr	r2, [pc, #52]	; (8001af8 <HAL_Init+0x40>)
 8001ac2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ac6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ac8:	4b0b      	ldr	r3, [pc, #44]	; (8001af8 <HAL_Init+0x40>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a0a      	ldr	r2, [pc, #40]	; (8001af8 <HAL_Init+0x40>)
 8001ace:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ad2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ad4:	4b08      	ldr	r3, [pc, #32]	; (8001af8 <HAL_Init+0x40>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a07      	ldr	r2, [pc, #28]	; (8001af8 <HAL_Init+0x40>)
 8001ada:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ade:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ae0:	2003      	movs	r0, #3
 8001ae2:	f000 f94f 	bl	8001d84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ae6:	200f      	movs	r0, #15
 8001ae8:	f000 f808 	bl	8001afc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001aec:	f7ff fd98 	bl	8001620 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001af0:	2300      	movs	r3, #0
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	40023c00 	.word	0x40023c00

08001afc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b04:	4b12      	ldr	r3, [pc, #72]	; (8001b50 <HAL_InitTick+0x54>)
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	4b12      	ldr	r3, [pc, #72]	; (8001b54 <HAL_InitTick+0x58>)
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b12:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b16:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f000 f967 	bl	8001dee <HAL_SYSTICK_Config>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b26:	2301      	movs	r3, #1
 8001b28:	e00e      	b.n	8001b48 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2b0f      	cmp	r3, #15
 8001b2e:	d80a      	bhi.n	8001b46 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b30:	2200      	movs	r2, #0
 8001b32:	6879      	ldr	r1, [r7, #4]
 8001b34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001b38:	f000 f92f 	bl	8001d9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b3c:	4a06      	ldr	r2, [pc, #24]	; (8001b58 <HAL_InitTick+0x5c>)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b42:	2300      	movs	r3, #0
 8001b44:	e000      	b.n	8001b48 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3708      	adds	r7, #8
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	20000000 	.word	0x20000000
 8001b54:	20000008 	.word	0x20000008
 8001b58:	20000004 	.word	0x20000004

08001b5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b60:	4b06      	ldr	r3, [pc, #24]	; (8001b7c <HAL_IncTick+0x20>)
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	461a      	mov	r2, r3
 8001b66:	4b06      	ldr	r3, [pc, #24]	; (8001b80 <HAL_IncTick+0x24>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4413      	add	r3, r2
 8001b6c:	4a04      	ldr	r2, [pc, #16]	; (8001b80 <HAL_IncTick+0x24>)
 8001b6e:	6013      	str	r3, [r2, #0]
}
 8001b70:	bf00      	nop
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	20000008 	.word	0x20000008
 8001b80:	200002e4 	.word	0x200002e4

08001b84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  return uwTick;
 8001b88:	4b03      	ldr	r3, [pc, #12]	; (8001b98 <HAL_GetTick+0x14>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	200002e4 	.word	0x200002e4

08001b9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b084      	sub	sp, #16
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ba4:	f7ff ffee 	bl	8001b84 <HAL_GetTick>
 8001ba8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001bb4:	d005      	beq.n	8001bc2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bb6:	4b0a      	ldr	r3, [pc, #40]	; (8001be0 <HAL_Delay+0x44>)
 8001bb8:	781b      	ldrb	r3, [r3, #0]
 8001bba:	461a      	mov	r2, r3
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	4413      	add	r3, r2
 8001bc0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001bc2:	bf00      	nop
 8001bc4:	f7ff ffde 	bl	8001b84 <HAL_GetTick>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	1ad3      	subs	r3, r2, r3
 8001bce:	68fa      	ldr	r2, [r7, #12]
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	d8f7      	bhi.n	8001bc4 <HAL_Delay+0x28>
  {
  }
}
 8001bd4:	bf00      	nop
 8001bd6:	bf00      	nop
 8001bd8:	3710      	adds	r7, #16
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	20000008 	.word	0x20000008

08001be4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b085      	sub	sp, #20
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	f003 0307 	and.w	r3, r3, #7
 8001bf2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bf4:	4b0c      	ldr	r3, [pc, #48]	; (8001c28 <__NVIC_SetPriorityGrouping+0x44>)
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bfa:	68ba      	ldr	r2, [r7, #8]
 8001bfc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c00:	4013      	ands	r3, r2
 8001c02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c0c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c16:	4a04      	ldr	r2, [pc, #16]	; (8001c28 <__NVIC_SetPriorityGrouping+0x44>)
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	60d3      	str	r3, [r2, #12]
}
 8001c1c:	bf00      	nop
 8001c1e:	3714      	adds	r7, #20
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr
 8001c28:	e000ed00 	.word	0xe000ed00

08001c2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c30:	4b04      	ldr	r3, [pc, #16]	; (8001c44 <__NVIC_GetPriorityGrouping+0x18>)
 8001c32:	68db      	ldr	r3, [r3, #12]
 8001c34:	0a1b      	lsrs	r3, r3, #8
 8001c36:	f003 0307 	and.w	r3, r3, #7
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr
 8001c44:	e000ed00 	.word	0xe000ed00

08001c48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b083      	sub	sp, #12
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	4603      	mov	r3, r0
 8001c50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	db0b      	blt.n	8001c72 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c5a:	79fb      	ldrb	r3, [r7, #7]
 8001c5c:	f003 021f 	and.w	r2, r3, #31
 8001c60:	4907      	ldr	r1, [pc, #28]	; (8001c80 <__NVIC_EnableIRQ+0x38>)
 8001c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c66:	095b      	lsrs	r3, r3, #5
 8001c68:	2001      	movs	r0, #1
 8001c6a:	fa00 f202 	lsl.w	r2, r0, r2
 8001c6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c72:	bf00      	nop
 8001c74:	370c      	adds	r7, #12
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr
 8001c7e:	bf00      	nop
 8001c80:	e000e100 	.word	0xe000e100

08001c84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	6039      	str	r1, [r7, #0]
 8001c8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	db0a      	blt.n	8001cae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	b2da      	uxtb	r2, r3
 8001c9c:	490c      	ldr	r1, [pc, #48]	; (8001cd0 <__NVIC_SetPriority+0x4c>)
 8001c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ca2:	0112      	lsls	r2, r2, #4
 8001ca4:	b2d2      	uxtb	r2, r2
 8001ca6:	440b      	add	r3, r1
 8001ca8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cac:	e00a      	b.n	8001cc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	b2da      	uxtb	r2, r3
 8001cb2:	4908      	ldr	r1, [pc, #32]	; (8001cd4 <__NVIC_SetPriority+0x50>)
 8001cb4:	79fb      	ldrb	r3, [r7, #7]
 8001cb6:	f003 030f 	and.w	r3, r3, #15
 8001cba:	3b04      	subs	r3, #4
 8001cbc:	0112      	lsls	r2, r2, #4
 8001cbe:	b2d2      	uxtb	r2, r2
 8001cc0:	440b      	add	r3, r1
 8001cc2:	761a      	strb	r2, [r3, #24]
}
 8001cc4:	bf00      	nop
 8001cc6:	370c      	adds	r7, #12
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr
 8001cd0:	e000e100 	.word	0xe000e100
 8001cd4:	e000ed00 	.word	0xe000ed00

08001cd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b089      	sub	sp, #36	; 0x24
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	60f8      	str	r0, [r7, #12]
 8001ce0:	60b9      	str	r1, [r7, #8]
 8001ce2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	f003 0307 	and.w	r3, r3, #7
 8001cea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cec:	69fb      	ldr	r3, [r7, #28]
 8001cee:	f1c3 0307 	rsb	r3, r3, #7
 8001cf2:	2b04      	cmp	r3, #4
 8001cf4:	bf28      	it	cs
 8001cf6:	2304      	movcs	r3, #4
 8001cf8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cfa:	69fb      	ldr	r3, [r7, #28]
 8001cfc:	3304      	adds	r3, #4
 8001cfe:	2b06      	cmp	r3, #6
 8001d00:	d902      	bls.n	8001d08 <NVIC_EncodePriority+0x30>
 8001d02:	69fb      	ldr	r3, [r7, #28]
 8001d04:	3b03      	subs	r3, #3
 8001d06:	e000      	b.n	8001d0a <NVIC_EncodePriority+0x32>
 8001d08:	2300      	movs	r3, #0
 8001d0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d0c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001d10:	69bb      	ldr	r3, [r7, #24]
 8001d12:	fa02 f303 	lsl.w	r3, r2, r3
 8001d16:	43da      	mvns	r2, r3
 8001d18:	68bb      	ldr	r3, [r7, #8]
 8001d1a:	401a      	ands	r2, r3
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d20:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	fa01 f303 	lsl.w	r3, r1, r3
 8001d2a:	43d9      	mvns	r1, r3
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d30:	4313      	orrs	r3, r2
         );
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3724      	adds	r7, #36	; 0x24
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
	...

08001d40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	3b01      	subs	r3, #1
 8001d4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d50:	d301      	bcc.n	8001d56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d52:	2301      	movs	r3, #1
 8001d54:	e00f      	b.n	8001d76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d56:	4a0a      	ldr	r2, [pc, #40]	; (8001d80 <SysTick_Config+0x40>)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	3b01      	subs	r3, #1
 8001d5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d5e:	210f      	movs	r1, #15
 8001d60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001d64:	f7ff ff8e 	bl	8001c84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d68:	4b05      	ldr	r3, [pc, #20]	; (8001d80 <SysTick_Config+0x40>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d6e:	4b04      	ldr	r3, [pc, #16]	; (8001d80 <SysTick_Config+0x40>)
 8001d70:	2207      	movs	r2, #7
 8001d72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d74:	2300      	movs	r3, #0
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3708      	adds	r7, #8
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	e000e010 	.word	0xe000e010

08001d84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d8c:	6878      	ldr	r0, [r7, #4]
 8001d8e:	f7ff ff29 	bl	8001be4 <__NVIC_SetPriorityGrouping>
}
 8001d92:	bf00      	nop
 8001d94:	3708      	adds	r7, #8
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}

08001d9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d9a:	b580      	push	{r7, lr}
 8001d9c:	b086      	sub	sp, #24
 8001d9e:	af00      	add	r7, sp, #0
 8001da0:	4603      	mov	r3, r0
 8001da2:	60b9      	str	r1, [r7, #8]
 8001da4:	607a      	str	r2, [r7, #4]
 8001da6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001da8:	2300      	movs	r3, #0
 8001daa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001dac:	f7ff ff3e 	bl	8001c2c <__NVIC_GetPriorityGrouping>
 8001db0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001db2:	687a      	ldr	r2, [r7, #4]
 8001db4:	68b9      	ldr	r1, [r7, #8]
 8001db6:	6978      	ldr	r0, [r7, #20]
 8001db8:	f7ff ff8e 	bl	8001cd8 <NVIC_EncodePriority>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dc2:	4611      	mov	r1, r2
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7ff ff5d 	bl	8001c84 <__NVIC_SetPriority>
}
 8001dca:	bf00      	nop
 8001dcc:	3718      	adds	r7, #24
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}

08001dd2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dd2:	b580      	push	{r7, lr}
 8001dd4:	b082      	sub	sp, #8
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	4603      	mov	r3, r0
 8001dda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ddc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de0:	4618      	mov	r0, r3
 8001de2:	f7ff ff31 	bl	8001c48 <__NVIC_EnableIRQ>
}
 8001de6:	bf00      	nop
 8001de8:	3708      	adds	r7, #8
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}

08001dee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dee:	b580      	push	{r7, lr}
 8001df0:	b082      	sub	sp, #8
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	f7ff ffa2 	bl	8001d40 <SysTick_Config>
 8001dfc:	4603      	mov	r3, r0
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3708      	adds	r7, #8
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}

08001e06 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001e06:	b580      	push	{r7, lr}
 8001e08:	b084      	sub	sp, #16
 8001e0a:	af00      	add	r7, sp, #0
 8001e0c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e12:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001e14:	f7ff feb6 	bl	8001b84 <HAL_GetTick>
 8001e18:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	2b02      	cmp	r3, #2
 8001e24:	d008      	beq.n	8001e38 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2280      	movs	r2, #128	; 0x80
 8001e2a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2200      	movs	r2, #0
 8001e30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001e34:	2301      	movs	r3, #1
 8001e36:	e052      	b.n	8001ede <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f022 0216 	bic.w	r2, r2, #22
 8001e46:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	695a      	ldr	r2, [r3, #20]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001e56:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d103      	bne.n	8001e68 <HAL_DMA_Abort+0x62>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d007      	beq.n	8001e78 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	681a      	ldr	r2, [r3, #0]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f022 0208 	bic.w	r2, r2, #8
 8001e76:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f022 0201 	bic.w	r2, r2, #1
 8001e86:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e88:	e013      	b.n	8001eb2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e8a:	f7ff fe7b 	bl	8001b84 <HAL_GetTick>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	68bb      	ldr	r3, [r7, #8]
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	2b05      	cmp	r3, #5
 8001e96:	d90c      	bls.n	8001eb2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2220      	movs	r2, #32
 8001e9c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2203      	movs	r2, #3
 8001ea2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	e015      	b.n	8001ede <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f003 0301 	and.w	r3, r3, #1
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d1e4      	bne.n	8001e8a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ec4:	223f      	movs	r2, #63	; 0x3f
 8001ec6:	409a      	lsls	r2, r3
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2201      	movs	r2, #1
 8001ed0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001edc:	2300      	movs	r3, #0
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	3710      	adds	r7, #16
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}

08001ee6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001ee6:	b480      	push	{r7}
 8001ee8:	b083      	sub	sp, #12
 8001eea:	af00      	add	r7, sp, #0
 8001eec:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	2b02      	cmp	r3, #2
 8001ef8:	d004      	beq.n	8001f04 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2280      	movs	r2, #128	; 0x80
 8001efe:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001f00:	2301      	movs	r3, #1
 8001f02:	e00c      	b.n	8001f1e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2205      	movs	r2, #5
 8001f08:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f022 0201 	bic.w	r2, r2, #1
 8001f1a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001f1c:	2300      	movs	r3, #0
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	370c      	adds	r7, #12
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr
	...

08001f2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b089      	sub	sp, #36	; 0x24
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
 8001f34:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f36:	2300      	movs	r3, #0
 8001f38:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f42:	2300      	movs	r3, #0
 8001f44:	61fb      	str	r3, [r7, #28]
 8001f46:	e159      	b.n	80021fc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f48:	2201      	movs	r2, #1
 8001f4a:	69fb      	ldr	r3, [r7, #28]
 8001f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f50:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	697a      	ldr	r2, [r7, #20]
 8001f58:	4013      	ands	r3, r2
 8001f5a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f5c:	693a      	ldr	r2, [r7, #16]
 8001f5e:	697b      	ldr	r3, [r7, #20]
 8001f60:	429a      	cmp	r2, r3
 8001f62:	f040 8148 	bne.w	80021f6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	f003 0303 	and.w	r3, r3, #3
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d005      	beq.n	8001f7e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f7a:	2b02      	cmp	r3, #2
 8001f7c:	d130      	bne.n	8001fe0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	689b      	ldr	r3, [r3, #8]
 8001f82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f84:	69fb      	ldr	r3, [r7, #28]
 8001f86:	005b      	lsls	r3, r3, #1
 8001f88:	2203      	movs	r2, #3
 8001f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8e:	43db      	mvns	r3, r3
 8001f90:	69ba      	ldr	r2, [r7, #24]
 8001f92:	4013      	ands	r3, r2
 8001f94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	68da      	ldr	r2, [r3, #12]
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	005b      	lsls	r3, r3, #1
 8001f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa2:	69ba      	ldr	r2, [r7, #24]
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	69ba      	ldr	r2, [r7, #24]
 8001fac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001fb4:	2201      	movs	r2, #1
 8001fb6:	69fb      	ldr	r3, [r7, #28]
 8001fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fbc:	43db      	mvns	r3, r3
 8001fbe:	69ba      	ldr	r2, [r7, #24]
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	091b      	lsrs	r3, r3, #4
 8001fca:	f003 0201 	and.w	r2, r3, #1
 8001fce:	69fb      	ldr	r3, [r7, #28]
 8001fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd4:	69ba      	ldr	r2, [r7, #24]
 8001fd6:	4313      	orrs	r3, r2
 8001fd8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	69ba      	ldr	r2, [r7, #24]
 8001fde:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	f003 0303 	and.w	r3, r3, #3
 8001fe8:	2b03      	cmp	r3, #3
 8001fea:	d017      	beq.n	800201c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001ff2:	69fb      	ldr	r3, [r7, #28]
 8001ff4:	005b      	lsls	r3, r3, #1
 8001ff6:	2203      	movs	r2, #3
 8001ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffc:	43db      	mvns	r3, r3
 8001ffe:	69ba      	ldr	r2, [r7, #24]
 8002000:	4013      	ands	r3, r2
 8002002:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	689a      	ldr	r2, [r3, #8]
 8002008:	69fb      	ldr	r3, [r7, #28]
 800200a:	005b      	lsls	r3, r3, #1
 800200c:	fa02 f303 	lsl.w	r3, r2, r3
 8002010:	69ba      	ldr	r2, [r7, #24]
 8002012:	4313      	orrs	r3, r2
 8002014:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	69ba      	ldr	r2, [r7, #24]
 800201a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	f003 0303 	and.w	r3, r3, #3
 8002024:	2b02      	cmp	r3, #2
 8002026:	d123      	bne.n	8002070 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002028:	69fb      	ldr	r3, [r7, #28]
 800202a:	08da      	lsrs	r2, r3, #3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	3208      	adds	r2, #8
 8002030:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002034:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002036:	69fb      	ldr	r3, [r7, #28]
 8002038:	f003 0307 	and.w	r3, r3, #7
 800203c:	009b      	lsls	r3, r3, #2
 800203e:	220f      	movs	r2, #15
 8002040:	fa02 f303 	lsl.w	r3, r2, r3
 8002044:	43db      	mvns	r3, r3
 8002046:	69ba      	ldr	r2, [r7, #24]
 8002048:	4013      	ands	r3, r2
 800204a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	691a      	ldr	r2, [r3, #16]
 8002050:	69fb      	ldr	r3, [r7, #28]
 8002052:	f003 0307 	and.w	r3, r3, #7
 8002056:	009b      	lsls	r3, r3, #2
 8002058:	fa02 f303 	lsl.w	r3, r2, r3
 800205c:	69ba      	ldr	r2, [r7, #24]
 800205e:	4313      	orrs	r3, r2
 8002060:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002062:	69fb      	ldr	r3, [r7, #28]
 8002064:	08da      	lsrs	r2, r3, #3
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	3208      	adds	r2, #8
 800206a:	69b9      	ldr	r1, [r7, #24]
 800206c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002076:	69fb      	ldr	r3, [r7, #28]
 8002078:	005b      	lsls	r3, r3, #1
 800207a:	2203      	movs	r2, #3
 800207c:	fa02 f303 	lsl.w	r3, r2, r3
 8002080:	43db      	mvns	r3, r3
 8002082:	69ba      	ldr	r2, [r7, #24]
 8002084:	4013      	ands	r3, r2
 8002086:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	f003 0203 	and.w	r2, r3, #3
 8002090:	69fb      	ldr	r3, [r7, #28]
 8002092:	005b      	lsls	r3, r3, #1
 8002094:	fa02 f303 	lsl.w	r3, r2, r3
 8002098:	69ba      	ldr	r2, [r7, #24]
 800209a:	4313      	orrs	r3, r2
 800209c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	69ba      	ldr	r2, [r7, #24]
 80020a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	f000 80a2 	beq.w	80021f6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020b2:	2300      	movs	r3, #0
 80020b4:	60fb      	str	r3, [r7, #12]
 80020b6:	4b57      	ldr	r3, [pc, #348]	; (8002214 <HAL_GPIO_Init+0x2e8>)
 80020b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ba:	4a56      	ldr	r2, [pc, #344]	; (8002214 <HAL_GPIO_Init+0x2e8>)
 80020bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020c0:	6453      	str	r3, [r2, #68]	; 0x44
 80020c2:	4b54      	ldr	r3, [pc, #336]	; (8002214 <HAL_GPIO_Init+0x2e8>)
 80020c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020ca:	60fb      	str	r3, [r7, #12]
 80020cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80020ce:	4a52      	ldr	r2, [pc, #328]	; (8002218 <HAL_GPIO_Init+0x2ec>)
 80020d0:	69fb      	ldr	r3, [r7, #28]
 80020d2:	089b      	lsrs	r3, r3, #2
 80020d4:	3302      	adds	r3, #2
 80020d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80020dc:	69fb      	ldr	r3, [r7, #28]
 80020de:	f003 0303 	and.w	r3, r3, #3
 80020e2:	009b      	lsls	r3, r3, #2
 80020e4:	220f      	movs	r2, #15
 80020e6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ea:	43db      	mvns	r3, r3
 80020ec:	69ba      	ldr	r2, [r7, #24]
 80020ee:	4013      	ands	r3, r2
 80020f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	4a49      	ldr	r2, [pc, #292]	; (800221c <HAL_GPIO_Init+0x2f0>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d019      	beq.n	800212e <HAL_GPIO_Init+0x202>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	4a48      	ldr	r2, [pc, #288]	; (8002220 <HAL_GPIO_Init+0x2f4>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d013      	beq.n	800212a <HAL_GPIO_Init+0x1fe>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	4a47      	ldr	r2, [pc, #284]	; (8002224 <HAL_GPIO_Init+0x2f8>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d00d      	beq.n	8002126 <HAL_GPIO_Init+0x1fa>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4a46      	ldr	r2, [pc, #280]	; (8002228 <HAL_GPIO_Init+0x2fc>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d007      	beq.n	8002122 <HAL_GPIO_Init+0x1f6>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	4a45      	ldr	r2, [pc, #276]	; (800222c <HAL_GPIO_Init+0x300>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d101      	bne.n	800211e <HAL_GPIO_Init+0x1f2>
 800211a:	2304      	movs	r3, #4
 800211c:	e008      	b.n	8002130 <HAL_GPIO_Init+0x204>
 800211e:	2307      	movs	r3, #7
 8002120:	e006      	b.n	8002130 <HAL_GPIO_Init+0x204>
 8002122:	2303      	movs	r3, #3
 8002124:	e004      	b.n	8002130 <HAL_GPIO_Init+0x204>
 8002126:	2302      	movs	r3, #2
 8002128:	e002      	b.n	8002130 <HAL_GPIO_Init+0x204>
 800212a:	2301      	movs	r3, #1
 800212c:	e000      	b.n	8002130 <HAL_GPIO_Init+0x204>
 800212e:	2300      	movs	r3, #0
 8002130:	69fa      	ldr	r2, [r7, #28]
 8002132:	f002 0203 	and.w	r2, r2, #3
 8002136:	0092      	lsls	r2, r2, #2
 8002138:	4093      	lsls	r3, r2
 800213a:	69ba      	ldr	r2, [r7, #24]
 800213c:	4313      	orrs	r3, r2
 800213e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002140:	4935      	ldr	r1, [pc, #212]	; (8002218 <HAL_GPIO_Init+0x2ec>)
 8002142:	69fb      	ldr	r3, [r7, #28]
 8002144:	089b      	lsrs	r3, r3, #2
 8002146:	3302      	adds	r3, #2
 8002148:	69ba      	ldr	r2, [r7, #24]
 800214a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800214e:	4b38      	ldr	r3, [pc, #224]	; (8002230 <HAL_GPIO_Init+0x304>)
 8002150:	689b      	ldr	r3, [r3, #8]
 8002152:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	43db      	mvns	r3, r3
 8002158:	69ba      	ldr	r2, [r7, #24]
 800215a:	4013      	ands	r3, r2
 800215c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002166:	2b00      	cmp	r3, #0
 8002168:	d003      	beq.n	8002172 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800216a:	69ba      	ldr	r2, [r7, #24]
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	4313      	orrs	r3, r2
 8002170:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002172:	4a2f      	ldr	r2, [pc, #188]	; (8002230 <HAL_GPIO_Init+0x304>)
 8002174:	69bb      	ldr	r3, [r7, #24]
 8002176:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002178:	4b2d      	ldr	r3, [pc, #180]	; (8002230 <HAL_GPIO_Init+0x304>)
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800217e:	693b      	ldr	r3, [r7, #16]
 8002180:	43db      	mvns	r3, r3
 8002182:	69ba      	ldr	r2, [r7, #24]
 8002184:	4013      	ands	r3, r2
 8002186:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002190:	2b00      	cmp	r3, #0
 8002192:	d003      	beq.n	800219c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002194:	69ba      	ldr	r2, [r7, #24]
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	4313      	orrs	r3, r2
 800219a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800219c:	4a24      	ldr	r2, [pc, #144]	; (8002230 <HAL_GPIO_Init+0x304>)
 800219e:	69bb      	ldr	r3, [r7, #24]
 80021a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80021a2:	4b23      	ldr	r3, [pc, #140]	; (8002230 <HAL_GPIO_Init+0x304>)
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	43db      	mvns	r3, r3
 80021ac:	69ba      	ldr	r2, [r7, #24]
 80021ae:	4013      	ands	r3, r2
 80021b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d003      	beq.n	80021c6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80021be:	69ba      	ldr	r2, [r7, #24]
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	4313      	orrs	r3, r2
 80021c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80021c6:	4a1a      	ldr	r2, [pc, #104]	; (8002230 <HAL_GPIO_Init+0x304>)
 80021c8:	69bb      	ldr	r3, [r7, #24]
 80021ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80021cc:	4b18      	ldr	r3, [pc, #96]	; (8002230 <HAL_GPIO_Init+0x304>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	43db      	mvns	r3, r3
 80021d6:	69ba      	ldr	r2, [r7, #24]
 80021d8:	4013      	ands	r3, r2
 80021da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d003      	beq.n	80021f0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80021e8:	69ba      	ldr	r2, [r7, #24]
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	4313      	orrs	r3, r2
 80021ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80021f0:	4a0f      	ldr	r2, [pc, #60]	; (8002230 <HAL_GPIO_Init+0x304>)
 80021f2:	69bb      	ldr	r3, [r7, #24]
 80021f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021f6:	69fb      	ldr	r3, [r7, #28]
 80021f8:	3301      	adds	r3, #1
 80021fa:	61fb      	str	r3, [r7, #28]
 80021fc:	69fb      	ldr	r3, [r7, #28]
 80021fe:	2b0f      	cmp	r3, #15
 8002200:	f67f aea2 	bls.w	8001f48 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002204:	bf00      	nop
 8002206:	bf00      	nop
 8002208:	3724      	adds	r7, #36	; 0x24
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr
 8002212:	bf00      	nop
 8002214:	40023800 	.word	0x40023800
 8002218:	40013800 	.word	0x40013800
 800221c:	40020000 	.word	0x40020000
 8002220:	40020400 	.word	0x40020400
 8002224:	40020800 	.word	0x40020800
 8002228:	40020c00 	.word	0x40020c00
 800222c:	40021000 	.word	0x40021000
 8002230:	40013c00 	.word	0x40013c00

08002234 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002234:	b480      	push	{r7}
 8002236:	b085      	sub	sp, #20
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
 800223c:	460b      	mov	r3, r1
 800223e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	691a      	ldr	r2, [r3, #16]
 8002244:	887b      	ldrh	r3, [r7, #2]
 8002246:	4013      	ands	r3, r2
 8002248:	2b00      	cmp	r3, #0
 800224a:	d002      	beq.n	8002252 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800224c:	2301      	movs	r3, #1
 800224e:	73fb      	strb	r3, [r7, #15]
 8002250:	e001      	b.n	8002256 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002252:	2300      	movs	r3, #0
 8002254:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002256:	7bfb      	ldrb	r3, [r7, #15]
}
 8002258:	4618      	mov	r0, r3
 800225a:	3714      	adds	r7, #20
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr

08002264 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002264:	b480      	push	{r7}
 8002266:	b083      	sub	sp, #12
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	460b      	mov	r3, r1
 800226e:	807b      	strh	r3, [r7, #2]
 8002270:	4613      	mov	r3, r2
 8002272:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002274:	787b      	ldrb	r3, [r7, #1]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d003      	beq.n	8002282 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800227a:	887a      	ldrh	r2, [r7, #2]
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002280:	e003      	b.n	800228a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002282:	887b      	ldrh	r3, [r7, #2]
 8002284:	041a      	lsls	r2, r3, #16
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	619a      	str	r2, [r3, #24]
}
 800228a:	bf00      	nop
 800228c:	370c      	adds	r7, #12
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr
	...

08002298 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b084      	sub	sp, #16
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d101      	bne.n	80022aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e12b      	b.n	8002502 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022b0:	b2db      	uxtb	r3, r3
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d106      	bne.n	80022c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2200      	movs	r2, #0
 80022ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f7ff f9da 	bl	8001678 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2224      	movs	r2, #36	; 0x24
 80022c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	681a      	ldr	r2, [r3, #0]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f022 0201 	bic.w	r2, r2, #1
 80022da:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80022ea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	681a      	ldr	r2, [r3, #0]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80022fa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80022fc:	f001 fa2a 	bl	8003754 <HAL_RCC_GetPCLK1Freq>
 8002300:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	4a81      	ldr	r2, [pc, #516]	; (800250c <HAL_I2C_Init+0x274>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d807      	bhi.n	800231c <HAL_I2C_Init+0x84>
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	4a80      	ldr	r2, [pc, #512]	; (8002510 <HAL_I2C_Init+0x278>)
 8002310:	4293      	cmp	r3, r2
 8002312:	bf94      	ite	ls
 8002314:	2301      	movls	r3, #1
 8002316:	2300      	movhi	r3, #0
 8002318:	b2db      	uxtb	r3, r3
 800231a:	e006      	b.n	800232a <HAL_I2C_Init+0x92>
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	4a7d      	ldr	r2, [pc, #500]	; (8002514 <HAL_I2C_Init+0x27c>)
 8002320:	4293      	cmp	r3, r2
 8002322:	bf94      	ite	ls
 8002324:	2301      	movls	r3, #1
 8002326:	2300      	movhi	r3, #0
 8002328:	b2db      	uxtb	r3, r3
 800232a:	2b00      	cmp	r3, #0
 800232c:	d001      	beq.n	8002332 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800232e:	2301      	movs	r3, #1
 8002330:	e0e7      	b.n	8002502 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	4a78      	ldr	r2, [pc, #480]	; (8002518 <HAL_I2C_Init+0x280>)
 8002336:	fba2 2303 	umull	r2, r3, r2, r3
 800233a:	0c9b      	lsrs	r3, r3, #18
 800233c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	68ba      	ldr	r2, [r7, #8]
 800234e:	430a      	orrs	r2, r1
 8002350:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	6a1b      	ldr	r3, [r3, #32]
 8002358:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	4a6a      	ldr	r2, [pc, #424]	; (800250c <HAL_I2C_Init+0x274>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d802      	bhi.n	800236c <HAL_I2C_Init+0xd4>
 8002366:	68bb      	ldr	r3, [r7, #8]
 8002368:	3301      	adds	r3, #1
 800236a:	e009      	b.n	8002380 <HAL_I2C_Init+0xe8>
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002372:	fb02 f303 	mul.w	r3, r2, r3
 8002376:	4a69      	ldr	r2, [pc, #420]	; (800251c <HAL_I2C_Init+0x284>)
 8002378:	fba2 2303 	umull	r2, r3, r2, r3
 800237c:	099b      	lsrs	r3, r3, #6
 800237e:	3301      	adds	r3, #1
 8002380:	687a      	ldr	r2, [r7, #4]
 8002382:	6812      	ldr	r2, [r2, #0]
 8002384:	430b      	orrs	r3, r1
 8002386:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	69db      	ldr	r3, [r3, #28]
 800238e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002392:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	495c      	ldr	r1, [pc, #368]	; (800250c <HAL_I2C_Init+0x274>)
 800239c:	428b      	cmp	r3, r1
 800239e:	d819      	bhi.n	80023d4 <HAL_I2C_Init+0x13c>
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	1e59      	subs	r1, r3, #1
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	005b      	lsls	r3, r3, #1
 80023aa:	fbb1 f3f3 	udiv	r3, r1, r3
 80023ae:	1c59      	adds	r1, r3, #1
 80023b0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80023b4:	400b      	ands	r3, r1
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d00a      	beq.n	80023d0 <HAL_I2C_Init+0x138>
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	1e59      	subs	r1, r3, #1
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	005b      	lsls	r3, r3, #1
 80023c4:	fbb1 f3f3 	udiv	r3, r1, r3
 80023c8:	3301      	adds	r3, #1
 80023ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023ce:	e051      	b.n	8002474 <HAL_I2C_Init+0x1dc>
 80023d0:	2304      	movs	r3, #4
 80023d2:	e04f      	b.n	8002474 <HAL_I2C_Init+0x1dc>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	689b      	ldr	r3, [r3, #8]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d111      	bne.n	8002400 <HAL_I2C_Init+0x168>
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	1e58      	subs	r0, r3, #1
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6859      	ldr	r1, [r3, #4]
 80023e4:	460b      	mov	r3, r1
 80023e6:	005b      	lsls	r3, r3, #1
 80023e8:	440b      	add	r3, r1
 80023ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80023ee:	3301      	adds	r3, #1
 80023f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	bf0c      	ite	eq
 80023f8:	2301      	moveq	r3, #1
 80023fa:	2300      	movne	r3, #0
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	e012      	b.n	8002426 <HAL_I2C_Init+0x18e>
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	1e58      	subs	r0, r3, #1
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6859      	ldr	r1, [r3, #4]
 8002408:	460b      	mov	r3, r1
 800240a:	009b      	lsls	r3, r3, #2
 800240c:	440b      	add	r3, r1
 800240e:	0099      	lsls	r1, r3, #2
 8002410:	440b      	add	r3, r1
 8002412:	fbb0 f3f3 	udiv	r3, r0, r3
 8002416:	3301      	adds	r3, #1
 8002418:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800241c:	2b00      	cmp	r3, #0
 800241e:	bf0c      	ite	eq
 8002420:	2301      	moveq	r3, #1
 8002422:	2300      	movne	r3, #0
 8002424:	b2db      	uxtb	r3, r3
 8002426:	2b00      	cmp	r3, #0
 8002428:	d001      	beq.n	800242e <HAL_I2C_Init+0x196>
 800242a:	2301      	movs	r3, #1
 800242c:	e022      	b.n	8002474 <HAL_I2C_Init+0x1dc>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d10e      	bne.n	8002454 <HAL_I2C_Init+0x1bc>
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	1e58      	subs	r0, r3, #1
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6859      	ldr	r1, [r3, #4]
 800243e:	460b      	mov	r3, r1
 8002440:	005b      	lsls	r3, r3, #1
 8002442:	440b      	add	r3, r1
 8002444:	fbb0 f3f3 	udiv	r3, r0, r3
 8002448:	3301      	adds	r3, #1
 800244a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800244e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002452:	e00f      	b.n	8002474 <HAL_I2C_Init+0x1dc>
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	1e58      	subs	r0, r3, #1
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6859      	ldr	r1, [r3, #4]
 800245c:	460b      	mov	r3, r1
 800245e:	009b      	lsls	r3, r3, #2
 8002460:	440b      	add	r3, r1
 8002462:	0099      	lsls	r1, r3, #2
 8002464:	440b      	add	r3, r1
 8002466:	fbb0 f3f3 	udiv	r3, r0, r3
 800246a:	3301      	adds	r3, #1
 800246c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002470:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002474:	6879      	ldr	r1, [r7, #4]
 8002476:	6809      	ldr	r1, [r1, #0]
 8002478:	4313      	orrs	r3, r2
 800247a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	69da      	ldr	r2, [r3, #28]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6a1b      	ldr	r3, [r3, #32]
 800248e:	431a      	orrs	r2, r3
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	430a      	orrs	r2, r1
 8002496:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	689b      	ldr	r3, [r3, #8]
 800249e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80024a2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	6911      	ldr	r1, [r2, #16]
 80024aa:	687a      	ldr	r2, [r7, #4]
 80024ac:	68d2      	ldr	r2, [r2, #12]
 80024ae:	4311      	orrs	r1, r2
 80024b0:	687a      	ldr	r2, [r7, #4]
 80024b2:	6812      	ldr	r2, [r2, #0]
 80024b4:	430b      	orrs	r3, r1
 80024b6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	68db      	ldr	r3, [r3, #12]
 80024be:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	695a      	ldr	r2, [r3, #20]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	699b      	ldr	r3, [r3, #24]
 80024ca:	431a      	orrs	r2, r3
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	430a      	orrs	r2, r1
 80024d2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	681a      	ldr	r2, [r3, #0]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f042 0201 	orr.w	r2, r2, #1
 80024e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2200      	movs	r2, #0
 80024e8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2220      	movs	r2, #32
 80024ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2200      	movs	r2, #0
 80024f6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2200      	movs	r2, #0
 80024fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002500:	2300      	movs	r3, #0
}
 8002502:	4618      	mov	r0, r3
 8002504:	3710      	adds	r7, #16
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	000186a0 	.word	0x000186a0
 8002510:	001e847f 	.word	0x001e847f
 8002514:	003d08ff 	.word	0x003d08ff
 8002518:	431bde83 	.word	0x431bde83
 800251c:	10624dd3 	.word	0x10624dd3

08002520 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b08c      	sub	sp, #48	; 0x30
 8002524:	af02      	add	r7, sp, #8
 8002526:	60f8      	str	r0, [r7, #12]
 8002528:	4608      	mov	r0, r1
 800252a:	4611      	mov	r1, r2
 800252c:	461a      	mov	r2, r3
 800252e:	4603      	mov	r3, r0
 8002530:	817b      	strh	r3, [r7, #10]
 8002532:	460b      	mov	r3, r1
 8002534:	813b      	strh	r3, [r7, #8]
 8002536:	4613      	mov	r3, r2
 8002538:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800253a:	f7ff fb23 	bl	8001b84 <HAL_GetTick>
 800253e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002546:	b2db      	uxtb	r3, r3
 8002548:	2b20      	cmp	r3, #32
 800254a:	f040 8208 	bne.w	800295e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800254e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002550:	9300      	str	r3, [sp, #0]
 8002552:	2319      	movs	r3, #25
 8002554:	2201      	movs	r2, #1
 8002556:	497b      	ldr	r1, [pc, #492]	; (8002744 <HAL_I2C_Mem_Read+0x224>)
 8002558:	68f8      	ldr	r0, [r7, #12]
 800255a:	f000 faef 	bl	8002b3c <I2C_WaitOnFlagUntilTimeout>
 800255e:	4603      	mov	r3, r0
 8002560:	2b00      	cmp	r3, #0
 8002562:	d001      	beq.n	8002568 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002564:	2302      	movs	r3, #2
 8002566:	e1fb      	b.n	8002960 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800256e:	2b01      	cmp	r3, #1
 8002570:	d101      	bne.n	8002576 <HAL_I2C_Mem_Read+0x56>
 8002572:	2302      	movs	r3, #2
 8002574:	e1f4      	b.n	8002960 <HAL_I2C_Mem_Read+0x440>
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	2201      	movs	r2, #1
 800257a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f003 0301 	and.w	r3, r3, #1
 8002588:	2b01      	cmp	r3, #1
 800258a:	d007      	beq.n	800259c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f042 0201 	orr.w	r2, r2, #1
 800259a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80025aa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	2222      	movs	r2, #34	; 0x22
 80025b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	2240      	movs	r2, #64	; 0x40
 80025b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	2200      	movs	r2, #0
 80025c0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80025c6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80025cc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025d2:	b29a      	uxth	r2, r3
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	4a5b      	ldr	r2, [pc, #364]	; (8002748 <HAL_I2C_Mem_Read+0x228>)
 80025dc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80025de:	88f8      	ldrh	r0, [r7, #6]
 80025e0:	893a      	ldrh	r2, [r7, #8]
 80025e2:	8979      	ldrh	r1, [r7, #10]
 80025e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e6:	9301      	str	r3, [sp, #4]
 80025e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025ea:	9300      	str	r3, [sp, #0]
 80025ec:	4603      	mov	r3, r0
 80025ee:	68f8      	ldr	r0, [r7, #12]
 80025f0:	f000 f9bc 	bl	800296c <I2C_RequestMemoryRead>
 80025f4:	4603      	mov	r3, r0
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d001      	beq.n	80025fe <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e1b0      	b.n	8002960 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002602:	2b00      	cmp	r3, #0
 8002604:	d113      	bne.n	800262e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002606:	2300      	movs	r3, #0
 8002608:	623b      	str	r3, [r7, #32]
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	695b      	ldr	r3, [r3, #20]
 8002610:	623b      	str	r3, [r7, #32]
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	699b      	ldr	r3, [r3, #24]
 8002618:	623b      	str	r3, [r7, #32]
 800261a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800262a:	601a      	str	r2, [r3, #0]
 800262c:	e184      	b.n	8002938 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002632:	2b01      	cmp	r3, #1
 8002634:	d11b      	bne.n	800266e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	681a      	ldr	r2, [r3, #0]
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002644:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002646:	2300      	movs	r3, #0
 8002648:	61fb      	str	r3, [r7, #28]
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	695b      	ldr	r3, [r3, #20]
 8002650:	61fb      	str	r3, [r7, #28]
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	699b      	ldr	r3, [r3, #24]
 8002658:	61fb      	str	r3, [r7, #28]
 800265a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800266a:	601a      	str	r2, [r3, #0]
 800266c:	e164      	b.n	8002938 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002672:	2b02      	cmp	r3, #2
 8002674:	d11b      	bne.n	80026ae <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002684:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002694:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002696:	2300      	movs	r3, #0
 8002698:	61bb      	str	r3, [r7, #24]
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	695b      	ldr	r3, [r3, #20]
 80026a0:	61bb      	str	r3, [r7, #24]
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	699b      	ldr	r3, [r3, #24]
 80026a8:	61bb      	str	r3, [r7, #24]
 80026aa:	69bb      	ldr	r3, [r7, #24]
 80026ac:	e144      	b.n	8002938 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80026ae:	2300      	movs	r3, #0
 80026b0:	617b      	str	r3, [r7, #20]
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	695b      	ldr	r3, [r3, #20]
 80026b8:	617b      	str	r3, [r7, #20]
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	699b      	ldr	r3, [r3, #24]
 80026c0:	617b      	str	r3, [r7, #20]
 80026c2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80026c4:	e138      	b.n	8002938 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026ca:	2b03      	cmp	r3, #3
 80026cc:	f200 80f1 	bhi.w	80028b2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026d4:	2b01      	cmp	r3, #1
 80026d6:	d123      	bne.n	8002720 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026da:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80026dc:	68f8      	ldr	r0, [r7, #12]
 80026de:	f000 fb44 	bl	8002d6a <I2C_WaitOnRXNEFlagUntilTimeout>
 80026e2:	4603      	mov	r3, r0
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d001      	beq.n	80026ec <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80026e8:	2301      	movs	r3, #1
 80026ea:	e139      	b.n	8002960 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	691a      	ldr	r2, [r3, #16]
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026f6:	b2d2      	uxtb	r2, r2
 80026f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026fe:	1c5a      	adds	r2, r3, #1
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002708:	3b01      	subs	r3, #1
 800270a:	b29a      	uxth	r2, r3
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002714:	b29b      	uxth	r3, r3
 8002716:	3b01      	subs	r3, #1
 8002718:	b29a      	uxth	r2, r3
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800271e:	e10b      	b.n	8002938 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002724:	2b02      	cmp	r3, #2
 8002726:	d14e      	bne.n	80027c6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800272a:	9300      	str	r3, [sp, #0]
 800272c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800272e:	2200      	movs	r2, #0
 8002730:	4906      	ldr	r1, [pc, #24]	; (800274c <HAL_I2C_Mem_Read+0x22c>)
 8002732:	68f8      	ldr	r0, [r7, #12]
 8002734:	f000 fa02 	bl	8002b3c <I2C_WaitOnFlagUntilTimeout>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d008      	beq.n	8002750 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	e10e      	b.n	8002960 <HAL_I2C_Mem_Read+0x440>
 8002742:	bf00      	nop
 8002744:	00100002 	.word	0x00100002
 8002748:	ffff0000 	.word	0xffff0000
 800274c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800275e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	691a      	ldr	r2, [r3, #16]
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800276a:	b2d2      	uxtb	r2, r2
 800276c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002772:	1c5a      	adds	r2, r3, #1
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800277c:	3b01      	subs	r3, #1
 800277e:	b29a      	uxth	r2, r3
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002788:	b29b      	uxth	r3, r3
 800278a:	3b01      	subs	r3, #1
 800278c:	b29a      	uxth	r2, r3
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	691a      	ldr	r2, [r3, #16]
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800279c:	b2d2      	uxtb	r2, r2
 800279e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027a4:	1c5a      	adds	r2, r3, #1
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027ae:	3b01      	subs	r3, #1
 80027b0:	b29a      	uxth	r2, r3
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027ba:	b29b      	uxth	r3, r3
 80027bc:	3b01      	subs	r3, #1
 80027be:	b29a      	uxth	r2, r3
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80027c4:	e0b8      	b.n	8002938 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80027c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c8:	9300      	str	r3, [sp, #0]
 80027ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027cc:	2200      	movs	r2, #0
 80027ce:	4966      	ldr	r1, [pc, #408]	; (8002968 <HAL_I2C_Mem_Read+0x448>)
 80027d0:	68f8      	ldr	r0, [r7, #12]
 80027d2:	f000 f9b3 	bl	8002b3c <I2C_WaitOnFlagUntilTimeout>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d001      	beq.n	80027e0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	e0bf      	b.n	8002960 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80027ee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	691a      	ldr	r2, [r3, #16]
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027fa:	b2d2      	uxtb	r2, r2
 80027fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002802:	1c5a      	adds	r2, r3, #1
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800280c:	3b01      	subs	r3, #1
 800280e:	b29a      	uxth	r2, r3
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002818:	b29b      	uxth	r3, r3
 800281a:	3b01      	subs	r3, #1
 800281c:	b29a      	uxth	r2, r3
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002824:	9300      	str	r3, [sp, #0]
 8002826:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002828:	2200      	movs	r2, #0
 800282a:	494f      	ldr	r1, [pc, #316]	; (8002968 <HAL_I2C_Mem_Read+0x448>)
 800282c:	68f8      	ldr	r0, [r7, #12]
 800282e:	f000 f985 	bl	8002b3c <I2C_WaitOnFlagUntilTimeout>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d001      	beq.n	800283c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002838:	2301      	movs	r3, #1
 800283a:	e091      	b.n	8002960 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	681a      	ldr	r2, [r3, #0]
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800284a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	691a      	ldr	r2, [r3, #16]
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002856:	b2d2      	uxtb	r2, r2
 8002858:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800285e:	1c5a      	adds	r2, r3, #1
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002868:	3b01      	subs	r3, #1
 800286a:	b29a      	uxth	r2, r3
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002874:	b29b      	uxth	r3, r3
 8002876:	3b01      	subs	r3, #1
 8002878:	b29a      	uxth	r2, r3
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	691a      	ldr	r2, [r3, #16]
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002888:	b2d2      	uxtb	r2, r2
 800288a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002890:	1c5a      	adds	r2, r3, #1
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800289a:	3b01      	subs	r3, #1
 800289c:	b29a      	uxth	r2, r3
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028a6:	b29b      	uxth	r3, r3
 80028a8:	3b01      	subs	r3, #1
 80028aa:	b29a      	uxth	r2, r3
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	855a      	strh	r2, [r3, #42]	; 0x2a
 80028b0:	e042      	b.n	8002938 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028b4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80028b6:	68f8      	ldr	r0, [r7, #12]
 80028b8:	f000 fa57 	bl	8002d6a <I2C_WaitOnRXNEFlagUntilTimeout>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d001      	beq.n	80028c6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	e04c      	b.n	8002960 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	691a      	ldr	r2, [r3, #16]
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d0:	b2d2      	uxtb	r2, r2
 80028d2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d8:	1c5a      	adds	r2, r3, #1
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028e2:	3b01      	subs	r3, #1
 80028e4:	b29a      	uxth	r2, r3
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028ee:	b29b      	uxth	r3, r3
 80028f0:	3b01      	subs	r3, #1
 80028f2:	b29a      	uxth	r2, r3
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	695b      	ldr	r3, [r3, #20]
 80028fe:	f003 0304 	and.w	r3, r3, #4
 8002902:	2b04      	cmp	r3, #4
 8002904:	d118      	bne.n	8002938 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	691a      	ldr	r2, [r3, #16]
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002910:	b2d2      	uxtb	r2, r2
 8002912:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002918:	1c5a      	adds	r2, r3, #1
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002922:	3b01      	subs	r3, #1
 8002924:	b29a      	uxth	r2, r3
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800292e:	b29b      	uxth	r3, r3
 8002930:	3b01      	subs	r3, #1
 8002932:	b29a      	uxth	r2, r3
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800293c:	2b00      	cmp	r3, #0
 800293e:	f47f aec2 	bne.w	80026c6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	2220      	movs	r2, #32
 8002946:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	2200      	movs	r2, #0
 800294e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	2200      	movs	r2, #0
 8002956:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800295a:	2300      	movs	r3, #0
 800295c:	e000      	b.n	8002960 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800295e:	2302      	movs	r3, #2
  }
}
 8002960:	4618      	mov	r0, r3
 8002962:	3728      	adds	r7, #40	; 0x28
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}
 8002968:	00010004 	.word	0x00010004

0800296c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b088      	sub	sp, #32
 8002970:	af02      	add	r7, sp, #8
 8002972:	60f8      	str	r0, [r7, #12]
 8002974:	4608      	mov	r0, r1
 8002976:	4611      	mov	r1, r2
 8002978:	461a      	mov	r2, r3
 800297a:	4603      	mov	r3, r0
 800297c:	817b      	strh	r3, [r7, #10]
 800297e:	460b      	mov	r3, r1
 8002980:	813b      	strh	r3, [r7, #8]
 8002982:	4613      	mov	r3, r2
 8002984:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	681a      	ldr	r2, [r3, #0]
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002994:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80029a4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80029a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029a8:	9300      	str	r3, [sp, #0]
 80029aa:	6a3b      	ldr	r3, [r7, #32]
 80029ac:	2200      	movs	r2, #0
 80029ae:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80029b2:	68f8      	ldr	r0, [r7, #12]
 80029b4:	f000 f8c2 	bl	8002b3c <I2C_WaitOnFlagUntilTimeout>
 80029b8:	4603      	mov	r3, r0
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d00d      	beq.n	80029da <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029cc:	d103      	bne.n	80029d6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80029d4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80029d6:	2303      	movs	r3, #3
 80029d8:	e0aa      	b.n	8002b30 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80029da:	897b      	ldrh	r3, [r7, #10]
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	461a      	mov	r2, r3
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80029e8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80029ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ec:	6a3a      	ldr	r2, [r7, #32]
 80029ee:	4952      	ldr	r1, [pc, #328]	; (8002b38 <I2C_RequestMemoryRead+0x1cc>)
 80029f0:	68f8      	ldr	r0, [r7, #12]
 80029f2:	f000 f8fa 	bl	8002bea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d001      	beq.n	8002a00 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80029fc:	2301      	movs	r3, #1
 80029fe:	e097      	b.n	8002b30 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a00:	2300      	movs	r3, #0
 8002a02:	617b      	str	r3, [r7, #20]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	695b      	ldr	r3, [r3, #20]
 8002a0a:	617b      	str	r3, [r7, #20]
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	699b      	ldr	r3, [r3, #24]
 8002a12:	617b      	str	r3, [r7, #20]
 8002a14:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a18:	6a39      	ldr	r1, [r7, #32]
 8002a1a:	68f8      	ldr	r0, [r7, #12]
 8002a1c:	f000 f964 	bl	8002ce8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002a20:	4603      	mov	r3, r0
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d00d      	beq.n	8002a42 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2a:	2b04      	cmp	r3, #4
 8002a2c:	d107      	bne.n	8002a3e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a3c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e076      	b.n	8002b30 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002a42:	88fb      	ldrh	r3, [r7, #6]
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d105      	bne.n	8002a54 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002a48:	893b      	ldrh	r3, [r7, #8]
 8002a4a:	b2da      	uxtb	r2, r3
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	611a      	str	r2, [r3, #16]
 8002a52:	e021      	b.n	8002a98 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002a54:	893b      	ldrh	r3, [r7, #8]
 8002a56:	0a1b      	lsrs	r3, r3, #8
 8002a58:	b29b      	uxth	r3, r3
 8002a5a:	b2da      	uxtb	r2, r3
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a64:	6a39      	ldr	r1, [r7, #32]
 8002a66:	68f8      	ldr	r0, [r7, #12]
 8002a68:	f000 f93e 	bl	8002ce8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d00d      	beq.n	8002a8e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a76:	2b04      	cmp	r3, #4
 8002a78:	d107      	bne.n	8002a8a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a88:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e050      	b.n	8002b30 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002a8e:	893b      	ldrh	r3, [r7, #8]
 8002a90:	b2da      	uxtb	r2, r3
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a9a:	6a39      	ldr	r1, [r7, #32]
 8002a9c:	68f8      	ldr	r0, [r7, #12]
 8002a9e:	f000 f923 	bl	8002ce8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d00d      	beq.n	8002ac4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aac:	2b04      	cmp	r3, #4
 8002aae:	d107      	bne.n	8002ac0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002abe:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	e035      	b.n	8002b30 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ad2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ad6:	9300      	str	r3, [sp, #0]
 8002ad8:	6a3b      	ldr	r3, [r7, #32]
 8002ada:	2200      	movs	r2, #0
 8002adc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002ae0:	68f8      	ldr	r0, [r7, #12]
 8002ae2:	f000 f82b 	bl	8002b3c <I2C_WaitOnFlagUntilTimeout>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d00d      	beq.n	8002b08 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002af6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002afa:	d103      	bne.n	8002b04 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b02:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002b04:	2303      	movs	r3, #3
 8002b06:	e013      	b.n	8002b30 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002b08:	897b      	ldrh	r3, [r7, #10]
 8002b0a:	b2db      	uxtb	r3, r3
 8002b0c:	f043 0301 	orr.w	r3, r3, #1
 8002b10:	b2da      	uxtb	r2, r3
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b1a:	6a3a      	ldr	r2, [r7, #32]
 8002b1c:	4906      	ldr	r1, [pc, #24]	; (8002b38 <I2C_RequestMemoryRead+0x1cc>)
 8002b1e:	68f8      	ldr	r0, [r7, #12]
 8002b20:	f000 f863 	bl	8002bea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d001      	beq.n	8002b2e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	e000      	b.n	8002b30 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002b2e:	2300      	movs	r3, #0
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	3718      	adds	r7, #24
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	00010002 	.word	0x00010002

08002b3c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b084      	sub	sp, #16
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	60f8      	str	r0, [r7, #12]
 8002b44:	60b9      	str	r1, [r7, #8]
 8002b46:	603b      	str	r3, [r7, #0]
 8002b48:	4613      	mov	r3, r2
 8002b4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b4c:	e025      	b.n	8002b9a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b54:	d021      	beq.n	8002b9a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b56:	f7ff f815 	bl	8001b84 <HAL_GetTick>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	69bb      	ldr	r3, [r7, #24]
 8002b5e:	1ad3      	subs	r3, r2, r3
 8002b60:	683a      	ldr	r2, [r7, #0]
 8002b62:	429a      	cmp	r2, r3
 8002b64:	d302      	bcc.n	8002b6c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d116      	bne.n	8002b9a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2220      	movs	r2, #32
 8002b76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b86:	f043 0220 	orr.w	r2, r3, #32
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2200      	movs	r2, #0
 8002b92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	e023      	b.n	8002be2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	0c1b      	lsrs	r3, r3, #16
 8002b9e:	b2db      	uxtb	r3, r3
 8002ba0:	2b01      	cmp	r3, #1
 8002ba2:	d10d      	bne.n	8002bc0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	695b      	ldr	r3, [r3, #20]
 8002baa:	43da      	mvns	r2, r3
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	4013      	ands	r3, r2
 8002bb0:	b29b      	uxth	r3, r3
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	bf0c      	ite	eq
 8002bb6:	2301      	moveq	r3, #1
 8002bb8:	2300      	movne	r3, #0
 8002bba:	b2db      	uxtb	r3, r3
 8002bbc:	461a      	mov	r2, r3
 8002bbe:	e00c      	b.n	8002bda <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	699b      	ldr	r3, [r3, #24]
 8002bc6:	43da      	mvns	r2, r3
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	4013      	ands	r3, r2
 8002bcc:	b29b      	uxth	r3, r3
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	bf0c      	ite	eq
 8002bd2:	2301      	moveq	r3, #1
 8002bd4:	2300      	movne	r3, #0
 8002bd6:	b2db      	uxtb	r3, r3
 8002bd8:	461a      	mov	r2, r3
 8002bda:	79fb      	ldrb	r3, [r7, #7]
 8002bdc:	429a      	cmp	r2, r3
 8002bde:	d0b6      	beq.n	8002b4e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002be0:	2300      	movs	r3, #0
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	3710      	adds	r7, #16
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}

08002bea <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002bea:	b580      	push	{r7, lr}
 8002bec:	b084      	sub	sp, #16
 8002bee:	af00      	add	r7, sp, #0
 8002bf0:	60f8      	str	r0, [r7, #12]
 8002bf2:	60b9      	str	r1, [r7, #8]
 8002bf4:	607a      	str	r2, [r7, #4]
 8002bf6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002bf8:	e051      	b.n	8002c9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	695b      	ldr	r3, [r3, #20]
 8002c00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c08:	d123      	bne.n	8002c52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	681a      	ldr	r2, [r3, #0]
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c18:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002c22:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	2200      	movs	r2, #0
 8002c28:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	2220      	movs	r2, #32
 8002c2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	2200      	movs	r2, #0
 8002c36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c3e:	f043 0204 	orr.w	r2, r3, #4
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e046      	b.n	8002ce0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c58:	d021      	beq.n	8002c9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c5a:	f7fe ff93 	bl	8001b84 <HAL_GetTick>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	1ad3      	subs	r3, r2, r3
 8002c64:	687a      	ldr	r2, [r7, #4]
 8002c66:	429a      	cmp	r2, r3
 8002c68:	d302      	bcc.n	8002c70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d116      	bne.n	8002c9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2200      	movs	r2, #0
 8002c74:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2220      	movs	r2, #32
 8002c7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	2200      	movs	r2, #0
 8002c82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c8a:	f043 0220 	orr.w	r2, r3, #32
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	2200      	movs	r2, #0
 8002c96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e020      	b.n	8002ce0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	0c1b      	lsrs	r3, r3, #16
 8002ca2:	b2db      	uxtb	r3, r3
 8002ca4:	2b01      	cmp	r3, #1
 8002ca6:	d10c      	bne.n	8002cc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	695b      	ldr	r3, [r3, #20]
 8002cae:	43da      	mvns	r2, r3
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	b29b      	uxth	r3, r3
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	bf14      	ite	ne
 8002cba:	2301      	movne	r3, #1
 8002cbc:	2300      	moveq	r3, #0
 8002cbe:	b2db      	uxtb	r3, r3
 8002cc0:	e00b      	b.n	8002cda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	699b      	ldr	r3, [r3, #24]
 8002cc8:	43da      	mvns	r2, r3
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	4013      	ands	r3, r2
 8002cce:	b29b      	uxth	r3, r3
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	bf14      	ite	ne
 8002cd4:	2301      	movne	r3, #1
 8002cd6:	2300      	moveq	r3, #0
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d18d      	bne.n	8002bfa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002cde:	2300      	movs	r3, #0
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	3710      	adds	r7, #16
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}

08002ce8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b084      	sub	sp, #16
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	60f8      	str	r0, [r7, #12]
 8002cf0:	60b9      	str	r1, [r7, #8]
 8002cf2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002cf4:	e02d      	b.n	8002d52 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002cf6:	68f8      	ldr	r0, [r7, #12]
 8002cf8:	f000 f88d 	bl	8002e16 <I2C_IsAcknowledgeFailed>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d001      	beq.n	8002d06 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	e02d      	b.n	8002d62 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002d0c:	d021      	beq.n	8002d52 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d0e:	f7fe ff39 	bl	8001b84 <HAL_GetTick>
 8002d12:	4602      	mov	r2, r0
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	1ad3      	subs	r3, r2, r3
 8002d18:	68ba      	ldr	r2, [r7, #8]
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	d302      	bcc.n	8002d24 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d116      	bne.n	8002d52 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	2200      	movs	r2, #0
 8002d28:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2220      	movs	r2, #32
 8002d2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2200      	movs	r2, #0
 8002d36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d3e:	f043 0220 	orr.w	r2, r3, #32
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e007      	b.n	8002d62 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	695b      	ldr	r3, [r3, #20]
 8002d58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d5c:	2b80      	cmp	r3, #128	; 0x80
 8002d5e:	d1ca      	bne.n	8002cf6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002d60:	2300      	movs	r3, #0
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3710      	adds	r7, #16
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}

08002d6a <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d6a:	b580      	push	{r7, lr}
 8002d6c:	b084      	sub	sp, #16
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	60f8      	str	r0, [r7, #12]
 8002d72:	60b9      	str	r1, [r7, #8]
 8002d74:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002d76:	e042      	b.n	8002dfe <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	695b      	ldr	r3, [r3, #20]
 8002d7e:	f003 0310 	and.w	r3, r3, #16
 8002d82:	2b10      	cmp	r3, #16
 8002d84:	d119      	bne.n	8002dba <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f06f 0210 	mvn.w	r2, #16
 8002d8e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2200      	movs	r2, #0
 8002d94:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2220      	movs	r2, #32
 8002d9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	2200      	movs	r2, #0
 8002da2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2200      	movs	r2, #0
 8002db2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e029      	b.n	8002e0e <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dba:	f7fe fee3 	bl	8001b84 <HAL_GetTick>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	1ad3      	subs	r3, r2, r3
 8002dc4:	68ba      	ldr	r2, [r7, #8]
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d302      	bcc.n	8002dd0 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d116      	bne.n	8002dfe <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	2220      	movs	r2, #32
 8002dda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	2200      	movs	r2, #0
 8002de2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dea:	f043 0220 	orr.w	r2, r3, #32
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	2200      	movs	r2, #0
 8002df6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e007      	b.n	8002e0e <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	695b      	ldr	r3, [r3, #20]
 8002e04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e08:	2b40      	cmp	r3, #64	; 0x40
 8002e0a:	d1b5      	bne.n	8002d78 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002e0c:	2300      	movs	r3, #0
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3710      	adds	r7, #16
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}

08002e16 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002e16:	b480      	push	{r7}
 8002e18:	b083      	sub	sp, #12
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	695b      	ldr	r3, [r3, #20]
 8002e24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e2c:	d11b      	bne.n	8002e66 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002e36:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2220      	movs	r2, #32
 8002e42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e52:	f043 0204 	orr.w	r2, r3, #4
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e000      	b.n	8002e68 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002e66:	2300      	movs	r3, #0
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	370c      	adds	r7, #12
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e72:	4770      	bx	lr

08002e74 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b086      	sub	sp, #24
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d101      	bne.n	8002e86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e267      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 0301 	and.w	r3, r3, #1
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d075      	beq.n	8002f7e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002e92:	4b88      	ldr	r3, [pc, #544]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	f003 030c 	and.w	r3, r3, #12
 8002e9a:	2b04      	cmp	r3, #4
 8002e9c:	d00c      	beq.n	8002eb8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e9e:	4b85      	ldr	r3, [pc, #532]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002ea6:	2b08      	cmp	r3, #8
 8002ea8:	d112      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002eaa:	4b82      	ldr	r3, [pc, #520]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002eb2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002eb6:	d10b      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002eb8:	4b7e      	ldr	r3, [pc, #504]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d05b      	beq.n	8002f7c <HAL_RCC_OscConfig+0x108>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d157      	bne.n	8002f7c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e242      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ed8:	d106      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x74>
 8002eda:	4b76      	ldr	r3, [pc, #472]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a75      	ldr	r2, [pc, #468]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002ee0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ee4:	6013      	str	r3, [r2, #0]
 8002ee6:	e01d      	b.n	8002f24 <HAL_RCC_OscConfig+0xb0>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ef0:	d10c      	bne.n	8002f0c <HAL_RCC_OscConfig+0x98>
 8002ef2:	4b70      	ldr	r3, [pc, #448]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a6f      	ldr	r2, [pc, #444]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002ef8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002efc:	6013      	str	r3, [r2, #0]
 8002efe:	4b6d      	ldr	r3, [pc, #436]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a6c      	ldr	r2, [pc, #432]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002f04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f08:	6013      	str	r3, [r2, #0]
 8002f0a:	e00b      	b.n	8002f24 <HAL_RCC_OscConfig+0xb0>
 8002f0c:	4b69      	ldr	r3, [pc, #420]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a68      	ldr	r2, [pc, #416]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002f12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f16:	6013      	str	r3, [r2, #0]
 8002f18:	4b66      	ldr	r3, [pc, #408]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a65      	ldr	r2, [pc, #404]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002f1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d013      	beq.n	8002f54 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f2c:	f7fe fe2a 	bl	8001b84 <HAL_GetTick>
 8002f30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f32:	e008      	b.n	8002f46 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f34:	f7fe fe26 	bl	8001b84 <HAL_GetTick>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	1ad3      	subs	r3, r2, r3
 8002f3e:	2b64      	cmp	r3, #100	; 0x64
 8002f40:	d901      	bls.n	8002f46 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002f42:	2303      	movs	r3, #3
 8002f44:	e207      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f46:	4b5b      	ldr	r3, [pc, #364]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d0f0      	beq.n	8002f34 <HAL_RCC_OscConfig+0xc0>
 8002f52:	e014      	b.n	8002f7e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f54:	f7fe fe16 	bl	8001b84 <HAL_GetTick>
 8002f58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f5a:	e008      	b.n	8002f6e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f5c:	f7fe fe12 	bl	8001b84 <HAL_GetTick>
 8002f60:	4602      	mov	r2, r0
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	1ad3      	subs	r3, r2, r3
 8002f66:	2b64      	cmp	r3, #100	; 0x64
 8002f68:	d901      	bls.n	8002f6e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e1f3      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f6e:	4b51      	ldr	r3, [pc, #324]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d1f0      	bne.n	8002f5c <HAL_RCC_OscConfig+0xe8>
 8002f7a:	e000      	b.n	8002f7e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f003 0302 	and.w	r3, r3, #2
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d063      	beq.n	8003052 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002f8a:	4b4a      	ldr	r3, [pc, #296]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	f003 030c 	and.w	r3, r3, #12
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d00b      	beq.n	8002fae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f96:	4b47      	ldr	r3, [pc, #284]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002f98:	689b      	ldr	r3, [r3, #8]
 8002f9a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002f9e:	2b08      	cmp	r3, #8
 8002fa0:	d11c      	bne.n	8002fdc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fa2:	4b44      	ldr	r3, [pc, #272]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d116      	bne.n	8002fdc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fae:	4b41      	ldr	r3, [pc, #260]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f003 0302 	and.w	r3, r3, #2
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d005      	beq.n	8002fc6 <HAL_RCC_OscConfig+0x152>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	68db      	ldr	r3, [r3, #12]
 8002fbe:	2b01      	cmp	r3, #1
 8002fc0:	d001      	beq.n	8002fc6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e1c7      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fc6:	4b3b      	ldr	r3, [pc, #236]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	691b      	ldr	r3, [r3, #16]
 8002fd2:	00db      	lsls	r3, r3, #3
 8002fd4:	4937      	ldr	r1, [pc, #220]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fda:	e03a      	b.n	8003052 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	68db      	ldr	r3, [r3, #12]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d020      	beq.n	8003026 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fe4:	4b34      	ldr	r3, [pc, #208]	; (80030b8 <HAL_RCC_OscConfig+0x244>)
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fea:	f7fe fdcb 	bl	8001b84 <HAL_GetTick>
 8002fee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ff0:	e008      	b.n	8003004 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ff2:	f7fe fdc7 	bl	8001b84 <HAL_GetTick>
 8002ff6:	4602      	mov	r2, r0
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	1ad3      	subs	r3, r2, r3
 8002ffc:	2b02      	cmp	r3, #2
 8002ffe:	d901      	bls.n	8003004 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003000:	2303      	movs	r3, #3
 8003002:	e1a8      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003004:	4b2b      	ldr	r3, [pc, #172]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0302 	and.w	r3, r3, #2
 800300c:	2b00      	cmp	r3, #0
 800300e:	d0f0      	beq.n	8002ff2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003010:	4b28      	ldr	r3, [pc, #160]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	691b      	ldr	r3, [r3, #16]
 800301c:	00db      	lsls	r3, r3, #3
 800301e:	4925      	ldr	r1, [pc, #148]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8003020:	4313      	orrs	r3, r2
 8003022:	600b      	str	r3, [r1, #0]
 8003024:	e015      	b.n	8003052 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003026:	4b24      	ldr	r3, [pc, #144]	; (80030b8 <HAL_RCC_OscConfig+0x244>)
 8003028:	2200      	movs	r2, #0
 800302a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800302c:	f7fe fdaa 	bl	8001b84 <HAL_GetTick>
 8003030:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003032:	e008      	b.n	8003046 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003034:	f7fe fda6 	bl	8001b84 <HAL_GetTick>
 8003038:	4602      	mov	r2, r0
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	1ad3      	subs	r3, r2, r3
 800303e:	2b02      	cmp	r3, #2
 8003040:	d901      	bls.n	8003046 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e187      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003046:	4b1b      	ldr	r3, [pc, #108]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0302 	and.w	r3, r3, #2
 800304e:	2b00      	cmp	r3, #0
 8003050:	d1f0      	bne.n	8003034 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f003 0308 	and.w	r3, r3, #8
 800305a:	2b00      	cmp	r3, #0
 800305c:	d036      	beq.n	80030cc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	695b      	ldr	r3, [r3, #20]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d016      	beq.n	8003094 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003066:	4b15      	ldr	r3, [pc, #84]	; (80030bc <HAL_RCC_OscConfig+0x248>)
 8003068:	2201      	movs	r2, #1
 800306a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800306c:	f7fe fd8a 	bl	8001b84 <HAL_GetTick>
 8003070:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003072:	e008      	b.n	8003086 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003074:	f7fe fd86 	bl	8001b84 <HAL_GetTick>
 8003078:	4602      	mov	r2, r0
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	1ad3      	subs	r3, r2, r3
 800307e:	2b02      	cmp	r3, #2
 8003080:	d901      	bls.n	8003086 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003082:	2303      	movs	r3, #3
 8003084:	e167      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003086:	4b0b      	ldr	r3, [pc, #44]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8003088:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800308a:	f003 0302 	and.w	r3, r3, #2
 800308e:	2b00      	cmp	r3, #0
 8003090:	d0f0      	beq.n	8003074 <HAL_RCC_OscConfig+0x200>
 8003092:	e01b      	b.n	80030cc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003094:	4b09      	ldr	r3, [pc, #36]	; (80030bc <HAL_RCC_OscConfig+0x248>)
 8003096:	2200      	movs	r2, #0
 8003098:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800309a:	f7fe fd73 	bl	8001b84 <HAL_GetTick>
 800309e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030a0:	e00e      	b.n	80030c0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030a2:	f7fe fd6f 	bl	8001b84 <HAL_GetTick>
 80030a6:	4602      	mov	r2, r0
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	1ad3      	subs	r3, r2, r3
 80030ac:	2b02      	cmp	r3, #2
 80030ae:	d907      	bls.n	80030c0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80030b0:	2303      	movs	r3, #3
 80030b2:	e150      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
 80030b4:	40023800 	.word	0x40023800
 80030b8:	42470000 	.word	0x42470000
 80030bc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030c0:	4b88      	ldr	r3, [pc, #544]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 80030c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030c4:	f003 0302 	and.w	r3, r3, #2
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d1ea      	bne.n	80030a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f003 0304 	and.w	r3, r3, #4
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	f000 8097 	beq.w	8003208 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030da:	2300      	movs	r3, #0
 80030dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030de:	4b81      	ldr	r3, [pc, #516]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 80030e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d10f      	bne.n	800310a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030ea:	2300      	movs	r3, #0
 80030ec:	60bb      	str	r3, [r7, #8]
 80030ee:	4b7d      	ldr	r3, [pc, #500]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 80030f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f2:	4a7c      	ldr	r2, [pc, #496]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 80030f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030f8:	6413      	str	r3, [r2, #64]	; 0x40
 80030fa:	4b7a      	ldr	r3, [pc, #488]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 80030fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003102:	60bb      	str	r3, [r7, #8]
 8003104:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003106:	2301      	movs	r3, #1
 8003108:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800310a:	4b77      	ldr	r3, [pc, #476]	; (80032e8 <HAL_RCC_OscConfig+0x474>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003112:	2b00      	cmp	r3, #0
 8003114:	d118      	bne.n	8003148 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003116:	4b74      	ldr	r3, [pc, #464]	; (80032e8 <HAL_RCC_OscConfig+0x474>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a73      	ldr	r2, [pc, #460]	; (80032e8 <HAL_RCC_OscConfig+0x474>)
 800311c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003120:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003122:	f7fe fd2f 	bl	8001b84 <HAL_GetTick>
 8003126:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003128:	e008      	b.n	800313c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800312a:	f7fe fd2b 	bl	8001b84 <HAL_GetTick>
 800312e:	4602      	mov	r2, r0
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	1ad3      	subs	r3, r2, r3
 8003134:	2b02      	cmp	r3, #2
 8003136:	d901      	bls.n	800313c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003138:	2303      	movs	r3, #3
 800313a:	e10c      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800313c:	4b6a      	ldr	r3, [pc, #424]	; (80032e8 <HAL_RCC_OscConfig+0x474>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003144:	2b00      	cmp	r3, #0
 8003146:	d0f0      	beq.n	800312a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	689b      	ldr	r3, [r3, #8]
 800314c:	2b01      	cmp	r3, #1
 800314e:	d106      	bne.n	800315e <HAL_RCC_OscConfig+0x2ea>
 8003150:	4b64      	ldr	r3, [pc, #400]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 8003152:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003154:	4a63      	ldr	r2, [pc, #396]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 8003156:	f043 0301 	orr.w	r3, r3, #1
 800315a:	6713      	str	r3, [r2, #112]	; 0x70
 800315c:	e01c      	b.n	8003198 <HAL_RCC_OscConfig+0x324>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	2b05      	cmp	r3, #5
 8003164:	d10c      	bne.n	8003180 <HAL_RCC_OscConfig+0x30c>
 8003166:	4b5f      	ldr	r3, [pc, #380]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 8003168:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800316a:	4a5e      	ldr	r2, [pc, #376]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 800316c:	f043 0304 	orr.w	r3, r3, #4
 8003170:	6713      	str	r3, [r2, #112]	; 0x70
 8003172:	4b5c      	ldr	r3, [pc, #368]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 8003174:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003176:	4a5b      	ldr	r2, [pc, #364]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 8003178:	f043 0301 	orr.w	r3, r3, #1
 800317c:	6713      	str	r3, [r2, #112]	; 0x70
 800317e:	e00b      	b.n	8003198 <HAL_RCC_OscConfig+0x324>
 8003180:	4b58      	ldr	r3, [pc, #352]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 8003182:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003184:	4a57      	ldr	r2, [pc, #348]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 8003186:	f023 0301 	bic.w	r3, r3, #1
 800318a:	6713      	str	r3, [r2, #112]	; 0x70
 800318c:	4b55      	ldr	r3, [pc, #340]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 800318e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003190:	4a54      	ldr	r2, [pc, #336]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 8003192:	f023 0304 	bic.w	r3, r3, #4
 8003196:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	689b      	ldr	r3, [r3, #8]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d015      	beq.n	80031cc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031a0:	f7fe fcf0 	bl	8001b84 <HAL_GetTick>
 80031a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031a6:	e00a      	b.n	80031be <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031a8:	f7fe fcec 	bl	8001b84 <HAL_GetTick>
 80031ac:	4602      	mov	r2, r0
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d901      	bls.n	80031be <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80031ba:	2303      	movs	r3, #3
 80031bc:	e0cb      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031be:	4b49      	ldr	r3, [pc, #292]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 80031c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031c2:	f003 0302 	and.w	r3, r3, #2
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d0ee      	beq.n	80031a8 <HAL_RCC_OscConfig+0x334>
 80031ca:	e014      	b.n	80031f6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031cc:	f7fe fcda 	bl	8001b84 <HAL_GetTick>
 80031d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031d2:	e00a      	b.n	80031ea <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031d4:	f7fe fcd6 	bl	8001b84 <HAL_GetTick>
 80031d8:	4602      	mov	r2, r0
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	1ad3      	subs	r3, r2, r3
 80031de:	f241 3288 	movw	r2, #5000	; 0x1388
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d901      	bls.n	80031ea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80031e6:	2303      	movs	r3, #3
 80031e8:	e0b5      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031ea:	4b3e      	ldr	r3, [pc, #248]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 80031ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031ee:	f003 0302 	and.w	r3, r3, #2
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d1ee      	bne.n	80031d4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80031f6:	7dfb      	ldrb	r3, [r7, #23]
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d105      	bne.n	8003208 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031fc:	4b39      	ldr	r3, [pc, #228]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 80031fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003200:	4a38      	ldr	r2, [pc, #224]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 8003202:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003206:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	699b      	ldr	r3, [r3, #24]
 800320c:	2b00      	cmp	r3, #0
 800320e:	f000 80a1 	beq.w	8003354 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003212:	4b34      	ldr	r3, [pc, #208]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	f003 030c 	and.w	r3, r3, #12
 800321a:	2b08      	cmp	r3, #8
 800321c:	d05c      	beq.n	80032d8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	699b      	ldr	r3, [r3, #24]
 8003222:	2b02      	cmp	r3, #2
 8003224:	d141      	bne.n	80032aa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003226:	4b31      	ldr	r3, [pc, #196]	; (80032ec <HAL_RCC_OscConfig+0x478>)
 8003228:	2200      	movs	r2, #0
 800322a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800322c:	f7fe fcaa 	bl	8001b84 <HAL_GetTick>
 8003230:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003232:	e008      	b.n	8003246 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003234:	f7fe fca6 	bl	8001b84 <HAL_GetTick>
 8003238:	4602      	mov	r2, r0
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	1ad3      	subs	r3, r2, r3
 800323e:	2b02      	cmp	r3, #2
 8003240:	d901      	bls.n	8003246 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003242:	2303      	movs	r3, #3
 8003244:	e087      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003246:	4b27      	ldr	r3, [pc, #156]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800324e:	2b00      	cmp	r3, #0
 8003250:	d1f0      	bne.n	8003234 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	69da      	ldr	r2, [r3, #28]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6a1b      	ldr	r3, [r3, #32]
 800325a:	431a      	orrs	r2, r3
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003260:	019b      	lsls	r3, r3, #6
 8003262:	431a      	orrs	r2, r3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003268:	085b      	lsrs	r3, r3, #1
 800326a:	3b01      	subs	r3, #1
 800326c:	041b      	lsls	r3, r3, #16
 800326e:	431a      	orrs	r2, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003274:	061b      	lsls	r3, r3, #24
 8003276:	491b      	ldr	r1, [pc, #108]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 8003278:	4313      	orrs	r3, r2
 800327a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800327c:	4b1b      	ldr	r3, [pc, #108]	; (80032ec <HAL_RCC_OscConfig+0x478>)
 800327e:	2201      	movs	r2, #1
 8003280:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003282:	f7fe fc7f 	bl	8001b84 <HAL_GetTick>
 8003286:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003288:	e008      	b.n	800329c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800328a:	f7fe fc7b 	bl	8001b84 <HAL_GetTick>
 800328e:	4602      	mov	r2, r0
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	1ad3      	subs	r3, r2, r3
 8003294:	2b02      	cmp	r3, #2
 8003296:	d901      	bls.n	800329c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003298:	2303      	movs	r3, #3
 800329a:	e05c      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800329c:	4b11      	ldr	r3, [pc, #68]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d0f0      	beq.n	800328a <HAL_RCC_OscConfig+0x416>
 80032a8:	e054      	b.n	8003354 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032aa:	4b10      	ldr	r3, [pc, #64]	; (80032ec <HAL_RCC_OscConfig+0x478>)
 80032ac:	2200      	movs	r2, #0
 80032ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032b0:	f7fe fc68 	bl	8001b84 <HAL_GetTick>
 80032b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032b6:	e008      	b.n	80032ca <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032b8:	f7fe fc64 	bl	8001b84 <HAL_GetTick>
 80032bc:	4602      	mov	r2, r0
 80032be:	693b      	ldr	r3, [r7, #16]
 80032c0:	1ad3      	subs	r3, r2, r3
 80032c2:	2b02      	cmp	r3, #2
 80032c4:	d901      	bls.n	80032ca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80032c6:	2303      	movs	r3, #3
 80032c8:	e045      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032ca:	4b06      	ldr	r3, [pc, #24]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d1f0      	bne.n	80032b8 <HAL_RCC_OscConfig+0x444>
 80032d6:	e03d      	b.n	8003354 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	699b      	ldr	r3, [r3, #24]
 80032dc:	2b01      	cmp	r3, #1
 80032de:	d107      	bne.n	80032f0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	e038      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
 80032e4:	40023800 	.word	0x40023800
 80032e8:	40007000 	.word	0x40007000
 80032ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80032f0:	4b1b      	ldr	r3, [pc, #108]	; (8003360 <HAL_RCC_OscConfig+0x4ec>)
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	699b      	ldr	r3, [r3, #24]
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d028      	beq.n	8003350 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003308:	429a      	cmp	r2, r3
 800330a:	d121      	bne.n	8003350 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003316:	429a      	cmp	r2, r3
 8003318:	d11a      	bne.n	8003350 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800331a:	68fa      	ldr	r2, [r7, #12]
 800331c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003320:	4013      	ands	r3, r2
 8003322:	687a      	ldr	r2, [r7, #4]
 8003324:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003326:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003328:	4293      	cmp	r3, r2
 800332a:	d111      	bne.n	8003350 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003336:	085b      	lsrs	r3, r3, #1
 8003338:	3b01      	subs	r3, #1
 800333a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800333c:	429a      	cmp	r2, r3
 800333e:	d107      	bne.n	8003350 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800334a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800334c:	429a      	cmp	r2, r3
 800334e:	d001      	beq.n	8003354 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003350:	2301      	movs	r3, #1
 8003352:	e000      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003354:	2300      	movs	r3, #0
}
 8003356:	4618      	mov	r0, r3
 8003358:	3718      	adds	r7, #24
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	40023800 	.word	0x40023800

08003364 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b084      	sub	sp, #16
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
 800336c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d101      	bne.n	8003378 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003374:	2301      	movs	r3, #1
 8003376:	e0cc      	b.n	8003512 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003378:	4b68      	ldr	r3, [pc, #416]	; (800351c <HAL_RCC_ClockConfig+0x1b8>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f003 0307 	and.w	r3, r3, #7
 8003380:	683a      	ldr	r2, [r7, #0]
 8003382:	429a      	cmp	r2, r3
 8003384:	d90c      	bls.n	80033a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003386:	4b65      	ldr	r3, [pc, #404]	; (800351c <HAL_RCC_ClockConfig+0x1b8>)
 8003388:	683a      	ldr	r2, [r7, #0]
 800338a:	b2d2      	uxtb	r2, r2
 800338c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800338e:	4b63      	ldr	r3, [pc, #396]	; (800351c <HAL_RCC_ClockConfig+0x1b8>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 0307 	and.w	r3, r3, #7
 8003396:	683a      	ldr	r2, [r7, #0]
 8003398:	429a      	cmp	r2, r3
 800339a:	d001      	beq.n	80033a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800339c:	2301      	movs	r3, #1
 800339e:	e0b8      	b.n	8003512 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f003 0302 	and.w	r3, r3, #2
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d020      	beq.n	80033ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f003 0304 	and.w	r3, r3, #4
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d005      	beq.n	80033c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80033b8:	4b59      	ldr	r3, [pc, #356]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	4a58      	ldr	r2, [pc, #352]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 80033be:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80033c2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f003 0308 	and.w	r3, r3, #8
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d005      	beq.n	80033dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80033d0:	4b53      	ldr	r3, [pc, #332]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	4a52      	ldr	r2, [pc, #328]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 80033d6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80033da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033dc:	4b50      	ldr	r3, [pc, #320]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	494d      	ldr	r1, [pc, #308]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 80033ea:	4313      	orrs	r3, r2
 80033ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f003 0301 	and.w	r3, r3, #1
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d044      	beq.n	8003484 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d107      	bne.n	8003412 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003402:	4b47      	ldr	r3, [pc, #284]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800340a:	2b00      	cmp	r3, #0
 800340c:	d119      	bne.n	8003442 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	e07f      	b.n	8003512 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	2b02      	cmp	r3, #2
 8003418:	d003      	beq.n	8003422 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800341e:	2b03      	cmp	r3, #3
 8003420:	d107      	bne.n	8003432 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003422:	4b3f      	ldr	r3, [pc, #252]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800342a:	2b00      	cmp	r3, #0
 800342c:	d109      	bne.n	8003442 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800342e:	2301      	movs	r3, #1
 8003430:	e06f      	b.n	8003512 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003432:	4b3b      	ldr	r3, [pc, #236]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 0302 	and.w	r3, r3, #2
 800343a:	2b00      	cmp	r3, #0
 800343c:	d101      	bne.n	8003442 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e067      	b.n	8003512 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003442:	4b37      	ldr	r3, [pc, #220]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 8003444:	689b      	ldr	r3, [r3, #8]
 8003446:	f023 0203 	bic.w	r2, r3, #3
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	4934      	ldr	r1, [pc, #208]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 8003450:	4313      	orrs	r3, r2
 8003452:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003454:	f7fe fb96 	bl	8001b84 <HAL_GetTick>
 8003458:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800345a:	e00a      	b.n	8003472 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800345c:	f7fe fb92 	bl	8001b84 <HAL_GetTick>
 8003460:	4602      	mov	r2, r0
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	1ad3      	subs	r3, r2, r3
 8003466:	f241 3288 	movw	r2, #5000	; 0x1388
 800346a:	4293      	cmp	r3, r2
 800346c:	d901      	bls.n	8003472 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800346e:	2303      	movs	r3, #3
 8003470:	e04f      	b.n	8003512 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003472:	4b2b      	ldr	r3, [pc, #172]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	f003 020c 	and.w	r2, r3, #12
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	009b      	lsls	r3, r3, #2
 8003480:	429a      	cmp	r2, r3
 8003482:	d1eb      	bne.n	800345c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003484:	4b25      	ldr	r3, [pc, #148]	; (800351c <HAL_RCC_ClockConfig+0x1b8>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f003 0307 	and.w	r3, r3, #7
 800348c:	683a      	ldr	r2, [r7, #0]
 800348e:	429a      	cmp	r2, r3
 8003490:	d20c      	bcs.n	80034ac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003492:	4b22      	ldr	r3, [pc, #136]	; (800351c <HAL_RCC_ClockConfig+0x1b8>)
 8003494:	683a      	ldr	r2, [r7, #0]
 8003496:	b2d2      	uxtb	r2, r2
 8003498:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800349a:	4b20      	ldr	r3, [pc, #128]	; (800351c <HAL_RCC_ClockConfig+0x1b8>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 0307 	and.w	r3, r3, #7
 80034a2:	683a      	ldr	r2, [r7, #0]
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d001      	beq.n	80034ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	e032      	b.n	8003512 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 0304 	and.w	r3, r3, #4
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d008      	beq.n	80034ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034b8:	4b19      	ldr	r3, [pc, #100]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	68db      	ldr	r3, [r3, #12]
 80034c4:	4916      	ldr	r1, [pc, #88]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 80034c6:	4313      	orrs	r3, r2
 80034c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 0308 	and.w	r3, r3, #8
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d009      	beq.n	80034ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034d6:	4b12      	ldr	r3, [pc, #72]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	691b      	ldr	r3, [r3, #16]
 80034e2:	00db      	lsls	r3, r3, #3
 80034e4:	490e      	ldr	r1, [pc, #56]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 80034e6:	4313      	orrs	r3, r2
 80034e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80034ea:	f000 f821 	bl	8003530 <HAL_RCC_GetSysClockFreq>
 80034ee:	4602      	mov	r2, r0
 80034f0:	4b0b      	ldr	r3, [pc, #44]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	091b      	lsrs	r3, r3, #4
 80034f6:	f003 030f 	and.w	r3, r3, #15
 80034fa:	490a      	ldr	r1, [pc, #40]	; (8003524 <HAL_RCC_ClockConfig+0x1c0>)
 80034fc:	5ccb      	ldrb	r3, [r1, r3]
 80034fe:	fa22 f303 	lsr.w	r3, r2, r3
 8003502:	4a09      	ldr	r2, [pc, #36]	; (8003528 <HAL_RCC_ClockConfig+0x1c4>)
 8003504:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003506:	4b09      	ldr	r3, [pc, #36]	; (800352c <HAL_RCC_ClockConfig+0x1c8>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4618      	mov	r0, r3
 800350c:	f7fe faf6 	bl	8001afc <HAL_InitTick>

  return HAL_OK;
 8003510:	2300      	movs	r3, #0
}
 8003512:	4618      	mov	r0, r3
 8003514:	3710      	adds	r7, #16
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}
 800351a:	bf00      	nop
 800351c:	40023c00 	.word	0x40023c00
 8003520:	40023800 	.word	0x40023800
 8003524:	0800c810 	.word	0x0800c810
 8003528:	20000000 	.word	0x20000000
 800352c:	20000004 	.word	0x20000004

08003530 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003530:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003534:	b094      	sub	sp, #80	; 0x50
 8003536:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003538:	2300      	movs	r3, #0
 800353a:	647b      	str	r3, [r7, #68]	; 0x44
 800353c:	2300      	movs	r3, #0
 800353e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003540:	2300      	movs	r3, #0
 8003542:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003544:	2300      	movs	r3, #0
 8003546:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003548:	4b79      	ldr	r3, [pc, #484]	; (8003730 <HAL_RCC_GetSysClockFreq+0x200>)
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	f003 030c 	and.w	r3, r3, #12
 8003550:	2b08      	cmp	r3, #8
 8003552:	d00d      	beq.n	8003570 <HAL_RCC_GetSysClockFreq+0x40>
 8003554:	2b08      	cmp	r3, #8
 8003556:	f200 80e1 	bhi.w	800371c <HAL_RCC_GetSysClockFreq+0x1ec>
 800355a:	2b00      	cmp	r3, #0
 800355c:	d002      	beq.n	8003564 <HAL_RCC_GetSysClockFreq+0x34>
 800355e:	2b04      	cmp	r3, #4
 8003560:	d003      	beq.n	800356a <HAL_RCC_GetSysClockFreq+0x3a>
 8003562:	e0db      	b.n	800371c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003564:	4b73      	ldr	r3, [pc, #460]	; (8003734 <HAL_RCC_GetSysClockFreq+0x204>)
 8003566:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003568:	e0db      	b.n	8003722 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800356a:	4b73      	ldr	r3, [pc, #460]	; (8003738 <HAL_RCC_GetSysClockFreq+0x208>)
 800356c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800356e:	e0d8      	b.n	8003722 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003570:	4b6f      	ldr	r3, [pc, #444]	; (8003730 <HAL_RCC_GetSysClockFreq+0x200>)
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003578:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800357a:	4b6d      	ldr	r3, [pc, #436]	; (8003730 <HAL_RCC_GetSysClockFreq+0x200>)
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003582:	2b00      	cmp	r3, #0
 8003584:	d063      	beq.n	800364e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003586:	4b6a      	ldr	r3, [pc, #424]	; (8003730 <HAL_RCC_GetSysClockFreq+0x200>)
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	099b      	lsrs	r3, r3, #6
 800358c:	2200      	movs	r2, #0
 800358e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003590:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003592:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003594:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003598:	633b      	str	r3, [r7, #48]	; 0x30
 800359a:	2300      	movs	r3, #0
 800359c:	637b      	str	r3, [r7, #52]	; 0x34
 800359e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80035a2:	4622      	mov	r2, r4
 80035a4:	462b      	mov	r3, r5
 80035a6:	f04f 0000 	mov.w	r0, #0
 80035aa:	f04f 0100 	mov.w	r1, #0
 80035ae:	0159      	lsls	r1, r3, #5
 80035b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80035b4:	0150      	lsls	r0, r2, #5
 80035b6:	4602      	mov	r2, r0
 80035b8:	460b      	mov	r3, r1
 80035ba:	4621      	mov	r1, r4
 80035bc:	1a51      	subs	r1, r2, r1
 80035be:	6139      	str	r1, [r7, #16]
 80035c0:	4629      	mov	r1, r5
 80035c2:	eb63 0301 	sbc.w	r3, r3, r1
 80035c6:	617b      	str	r3, [r7, #20]
 80035c8:	f04f 0200 	mov.w	r2, #0
 80035cc:	f04f 0300 	mov.w	r3, #0
 80035d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80035d4:	4659      	mov	r1, fp
 80035d6:	018b      	lsls	r3, r1, #6
 80035d8:	4651      	mov	r1, sl
 80035da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80035de:	4651      	mov	r1, sl
 80035e0:	018a      	lsls	r2, r1, #6
 80035e2:	4651      	mov	r1, sl
 80035e4:	ebb2 0801 	subs.w	r8, r2, r1
 80035e8:	4659      	mov	r1, fp
 80035ea:	eb63 0901 	sbc.w	r9, r3, r1
 80035ee:	f04f 0200 	mov.w	r2, #0
 80035f2:	f04f 0300 	mov.w	r3, #0
 80035f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80035fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80035fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003602:	4690      	mov	r8, r2
 8003604:	4699      	mov	r9, r3
 8003606:	4623      	mov	r3, r4
 8003608:	eb18 0303 	adds.w	r3, r8, r3
 800360c:	60bb      	str	r3, [r7, #8]
 800360e:	462b      	mov	r3, r5
 8003610:	eb49 0303 	adc.w	r3, r9, r3
 8003614:	60fb      	str	r3, [r7, #12]
 8003616:	f04f 0200 	mov.w	r2, #0
 800361a:	f04f 0300 	mov.w	r3, #0
 800361e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003622:	4629      	mov	r1, r5
 8003624:	024b      	lsls	r3, r1, #9
 8003626:	4621      	mov	r1, r4
 8003628:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800362c:	4621      	mov	r1, r4
 800362e:	024a      	lsls	r2, r1, #9
 8003630:	4610      	mov	r0, r2
 8003632:	4619      	mov	r1, r3
 8003634:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003636:	2200      	movs	r2, #0
 8003638:	62bb      	str	r3, [r7, #40]	; 0x28
 800363a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800363c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003640:	f7fd fb2a 	bl	8000c98 <__aeabi_uldivmod>
 8003644:	4602      	mov	r2, r0
 8003646:	460b      	mov	r3, r1
 8003648:	4613      	mov	r3, r2
 800364a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800364c:	e058      	b.n	8003700 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800364e:	4b38      	ldr	r3, [pc, #224]	; (8003730 <HAL_RCC_GetSysClockFreq+0x200>)
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	099b      	lsrs	r3, r3, #6
 8003654:	2200      	movs	r2, #0
 8003656:	4618      	mov	r0, r3
 8003658:	4611      	mov	r1, r2
 800365a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800365e:	623b      	str	r3, [r7, #32]
 8003660:	2300      	movs	r3, #0
 8003662:	627b      	str	r3, [r7, #36]	; 0x24
 8003664:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003668:	4642      	mov	r2, r8
 800366a:	464b      	mov	r3, r9
 800366c:	f04f 0000 	mov.w	r0, #0
 8003670:	f04f 0100 	mov.w	r1, #0
 8003674:	0159      	lsls	r1, r3, #5
 8003676:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800367a:	0150      	lsls	r0, r2, #5
 800367c:	4602      	mov	r2, r0
 800367e:	460b      	mov	r3, r1
 8003680:	4641      	mov	r1, r8
 8003682:	ebb2 0a01 	subs.w	sl, r2, r1
 8003686:	4649      	mov	r1, r9
 8003688:	eb63 0b01 	sbc.w	fp, r3, r1
 800368c:	f04f 0200 	mov.w	r2, #0
 8003690:	f04f 0300 	mov.w	r3, #0
 8003694:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003698:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800369c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80036a0:	ebb2 040a 	subs.w	r4, r2, sl
 80036a4:	eb63 050b 	sbc.w	r5, r3, fp
 80036a8:	f04f 0200 	mov.w	r2, #0
 80036ac:	f04f 0300 	mov.w	r3, #0
 80036b0:	00eb      	lsls	r3, r5, #3
 80036b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80036b6:	00e2      	lsls	r2, r4, #3
 80036b8:	4614      	mov	r4, r2
 80036ba:	461d      	mov	r5, r3
 80036bc:	4643      	mov	r3, r8
 80036be:	18e3      	adds	r3, r4, r3
 80036c0:	603b      	str	r3, [r7, #0]
 80036c2:	464b      	mov	r3, r9
 80036c4:	eb45 0303 	adc.w	r3, r5, r3
 80036c8:	607b      	str	r3, [r7, #4]
 80036ca:	f04f 0200 	mov.w	r2, #0
 80036ce:	f04f 0300 	mov.w	r3, #0
 80036d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80036d6:	4629      	mov	r1, r5
 80036d8:	028b      	lsls	r3, r1, #10
 80036da:	4621      	mov	r1, r4
 80036dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80036e0:	4621      	mov	r1, r4
 80036e2:	028a      	lsls	r2, r1, #10
 80036e4:	4610      	mov	r0, r2
 80036e6:	4619      	mov	r1, r3
 80036e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80036ea:	2200      	movs	r2, #0
 80036ec:	61bb      	str	r3, [r7, #24]
 80036ee:	61fa      	str	r2, [r7, #28]
 80036f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80036f4:	f7fd fad0 	bl	8000c98 <__aeabi_uldivmod>
 80036f8:	4602      	mov	r2, r0
 80036fa:	460b      	mov	r3, r1
 80036fc:	4613      	mov	r3, r2
 80036fe:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003700:	4b0b      	ldr	r3, [pc, #44]	; (8003730 <HAL_RCC_GetSysClockFreq+0x200>)
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	0c1b      	lsrs	r3, r3, #16
 8003706:	f003 0303 	and.w	r3, r3, #3
 800370a:	3301      	adds	r3, #1
 800370c:	005b      	lsls	r3, r3, #1
 800370e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003710:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003712:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003714:	fbb2 f3f3 	udiv	r3, r2, r3
 8003718:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800371a:	e002      	b.n	8003722 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800371c:	4b05      	ldr	r3, [pc, #20]	; (8003734 <HAL_RCC_GetSysClockFreq+0x204>)
 800371e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003720:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003722:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003724:	4618      	mov	r0, r3
 8003726:	3750      	adds	r7, #80	; 0x50
 8003728:	46bd      	mov	sp, r7
 800372a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800372e:	bf00      	nop
 8003730:	40023800 	.word	0x40023800
 8003734:	00f42400 	.word	0x00f42400
 8003738:	007a1200 	.word	0x007a1200

0800373c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800373c:	b480      	push	{r7}
 800373e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003740:	4b03      	ldr	r3, [pc, #12]	; (8003750 <HAL_RCC_GetHCLKFreq+0x14>)
 8003742:	681b      	ldr	r3, [r3, #0]
}
 8003744:	4618      	mov	r0, r3
 8003746:	46bd      	mov	sp, r7
 8003748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374c:	4770      	bx	lr
 800374e:	bf00      	nop
 8003750:	20000000 	.word	0x20000000

08003754 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003758:	f7ff fff0 	bl	800373c <HAL_RCC_GetHCLKFreq>
 800375c:	4602      	mov	r2, r0
 800375e:	4b05      	ldr	r3, [pc, #20]	; (8003774 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	0a9b      	lsrs	r3, r3, #10
 8003764:	f003 0307 	and.w	r3, r3, #7
 8003768:	4903      	ldr	r1, [pc, #12]	; (8003778 <HAL_RCC_GetPCLK1Freq+0x24>)
 800376a:	5ccb      	ldrb	r3, [r1, r3]
 800376c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003770:	4618      	mov	r0, r3
 8003772:	bd80      	pop	{r7, pc}
 8003774:	40023800 	.word	0x40023800
 8003778:	0800c820 	.word	0x0800c820

0800377c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003780:	f7ff ffdc 	bl	800373c <HAL_RCC_GetHCLKFreq>
 8003784:	4602      	mov	r2, r0
 8003786:	4b05      	ldr	r3, [pc, #20]	; (800379c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	0b5b      	lsrs	r3, r3, #13
 800378c:	f003 0307 	and.w	r3, r3, #7
 8003790:	4903      	ldr	r1, [pc, #12]	; (80037a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003792:	5ccb      	ldrb	r3, [r1, r3]
 8003794:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003798:	4618      	mov	r0, r3
 800379a:	bd80      	pop	{r7, pc}
 800379c:	40023800 	.word	0x40023800
 80037a0:	0800c820 	.word	0x0800c820

080037a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b082      	sub	sp, #8
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d101      	bne.n	80037b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e041      	b.n	800383a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d106      	bne.n	80037d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2200      	movs	r2, #0
 80037c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	f7fd ff9c 	bl	8001708 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2202      	movs	r2, #2
 80037d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	3304      	adds	r3, #4
 80037e0:	4619      	mov	r1, r3
 80037e2:	4610      	mov	r0, r2
 80037e4:	f000 fac0 	bl	8003d68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2201      	movs	r2, #1
 80037ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2201      	movs	r2, #1
 80037f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2201      	movs	r2, #1
 80037fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2201      	movs	r2, #1
 8003804:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2201      	movs	r2, #1
 800380c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2201      	movs	r2, #1
 800381c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2201      	movs	r2, #1
 8003824:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2201      	movs	r2, #1
 800382c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2201      	movs	r2, #1
 8003834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003838:	2300      	movs	r3, #0
}
 800383a:	4618      	mov	r0, r3
 800383c:	3708      	adds	r7, #8
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}

08003842 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003842:	b580      	push	{r7, lr}
 8003844:	b082      	sub	sp, #8
 8003846:	af00      	add	r7, sp, #0
 8003848:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d101      	bne.n	8003854 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003850:	2301      	movs	r3, #1
 8003852:	e041      	b.n	80038d8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800385a:	b2db      	uxtb	r3, r3
 800385c:	2b00      	cmp	r3, #0
 800385e:	d106      	bne.n	800386e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2200      	movs	r2, #0
 8003864:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003868:	6878      	ldr	r0, [r7, #4]
 800386a:	f000 f839 	bl	80038e0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2202      	movs	r2, #2
 8003872:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	3304      	adds	r3, #4
 800387e:	4619      	mov	r1, r3
 8003880:	4610      	mov	r0, r2
 8003882:	f000 fa71 	bl	8003d68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2201      	movs	r2, #1
 800388a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2201      	movs	r2, #1
 8003892:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2201      	movs	r2, #1
 800389a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2201      	movs	r2, #1
 80038a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2201      	movs	r2, #1
 80038aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2201      	movs	r2, #1
 80038b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2201      	movs	r2, #1
 80038ba:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2201      	movs	r2, #1
 80038c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2201      	movs	r2, #1
 80038ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2201      	movs	r2, #1
 80038d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80038d6:	2300      	movs	r3, #0
}
 80038d8:	4618      	mov	r0, r3
 80038da:	3708      	adds	r7, #8
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}

080038e0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80038e0:	b480      	push	{r7}
 80038e2:	b083      	sub	sp, #12
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80038e8:	bf00      	nop
 80038ea:	370c      	adds	r7, #12
 80038ec:	46bd      	mov	sp, r7
 80038ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f2:	4770      	bx	lr

080038f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
 80038fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d109      	bne.n	8003918 <HAL_TIM_PWM_Start+0x24>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800390a:	b2db      	uxtb	r3, r3
 800390c:	2b01      	cmp	r3, #1
 800390e:	bf14      	ite	ne
 8003910:	2301      	movne	r3, #1
 8003912:	2300      	moveq	r3, #0
 8003914:	b2db      	uxtb	r3, r3
 8003916:	e022      	b.n	800395e <HAL_TIM_PWM_Start+0x6a>
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	2b04      	cmp	r3, #4
 800391c:	d109      	bne.n	8003932 <HAL_TIM_PWM_Start+0x3e>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003924:	b2db      	uxtb	r3, r3
 8003926:	2b01      	cmp	r3, #1
 8003928:	bf14      	ite	ne
 800392a:	2301      	movne	r3, #1
 800392c:	2300      	moveq	r3, #0
 800392e:	b2db      	uxtb	r3, r3
 8003930:	e015      	b.n	800395e <HAL_TIM_PWM_Start+0x6a>
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	2b08      	cmp	r3, #8
 8003936:	d109      	bne.n	800394c <HAL_TIM_PWM_Start+0x58>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800393e:	b2db      	uxtb	r3, r3
 8003940:	2b01      	cmp	r3, #1
 8003942:	bf14      	ite	ne
 8003944:	2301      	movne	r3, #1
 8003946:	2300      	moveq	r3, #0
 8003948:	b2db      	uxtb	r3, r3
 800394a:	e008      	b.n	800395e <HAL_TIM_PWM_Start+0x6a>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003952:	b2db      	uxtb	r3, r3
 8003954:	2b01      	cmp	r3, #1
 8003956:	bf14      	ite	ne
 8003958:	2301      	movne	r3, #1
 800395a:	2300      	moveq	r3, #0
 800395c:	b2db      	uxtb	r3, r3
 800395e:	2b00      	cmp	r3, #0
 8003960:	d001      	beq.n	8003966 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	e068      	b.n	8003a38 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d104      	bne.n	8003976 <HAL_TIM_PWM_Start+0x82>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2202      	movs	r2, #2
 8003970:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003974:	e013      	b.n	800399e <HAL_TIM_PWM_Start+0xaa>
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	2b04      	cmp	r3, #4
 800397a:	d104      	bne.n	8003986 <HAL_TIM_PWM_Start+0x92>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2202      	movs	r2, #2
 8003980:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003984:	e00b      	b.n	800399e <HAL_TIM_PWM_Start+0xaa>
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	2b08      	cmp	r3, #8
 800398a:	d104      	bne.n	8003996 <HAL_TIM_PWM_Start+0xa2>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2202      	movs	r2, #2
 8003990:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003994:	e003      	b.n	800399e <HAL_TIM_PWM_Start+0xaa>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2202      	movs	r2, #2
 800399a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	2201      	movs	r2, #1
 80039a4:	6839      	ldr	r1, [r7, #0]
 80039a6:	4618      	mov	r0, r3
 80039a8:	f000 fc84 	bl	80042b4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a23      	ldr	r2, [pc, #140]	; (8003a40 <HAL_TIM_PWM_Start+0x14c>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d107      	bne.n	80039c6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80039c4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a1d      	ldr	r2, [pc, #116]	; (8003a40 <HAL_TIM_PWM_Start+0x14c>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d018      	beq.n	8003a02 <HAL_TIM_PWM_Start+0x10e>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039d8:	d013      	beq.n	8003a02 <HAL_TIM_PWM_Start+0x10e>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a19      	ldr	r2, [pc, #100]	; (8003a44 <HAL_TIM_PWM_Start+0x150>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d00e      	beq.n	8003a02 <HAL_TIM_PWM_Start+0x10e>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a17      	ldr	r2, [pc, #92]	; (8003a48 <HAL_TIM_PWM_Start+0x154>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d009      	beq.n	8003a02 <HAL_TIM_PWM_Start+0x10e>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a16      	ldr	r2, [pc, #88]	; (8003a4c <HAL_TIM_PWM_Start+0x158>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d004      	beq.n	8003a02 <HAL_TIM_PWM_Start+0x10e>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4a14      	ldr	r2, [pc, #80]	; (8003a50 <HAL_TIM_PWM_Start+0x15c>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d111      	bne.n	8003a26 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	f003 0307 	and.w	r3, r3, #7
 8003a0c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2b06      	cmp	r3, #6
 8003a12:	d010      	beq.n	8003a36 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	681a      	ldr	r2, [r3, #0]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f042 0201 	orr.w	r2, r2, #1
 8003a22:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a24:	e007      	b.n	8003a36 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	681a      	ldr	r2, [r3, #0]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f042 0201 	orr.w	r2, r2, #1
 8003a34:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a36:	2300      	movs	r3, #0
}
 8003a38:	4618      	mov	r0, r3
 8003a3a:	3710      	adds	r7, #16
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	bd80      	pop	{r7, pc}
 8003a40:	40010000 	.word	0x40010000
 8003a44:	40000400 	.word	0x40000400
 8003a48:	40000800 	.word	0x40000800
 8003a4c:	40000c00 	.word	0x40000c00
 8003a50:	40014000 	.word	0x40014000

08003a54 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b086      	sub	sp, #24
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	60f8      	str	r0, [r7, #12]
 8003a5c:	60b9      	str	r1, [r7, #8]
 8003a5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a60:	2300      	movs	r3, #0
 8003a62:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a6a:	2b01      	cmp	r3, #1
 8003a6c:	d101      	bne.n	8003a72 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003a6e:	2302      	movs	r3, #2
 8003a70:	e0ae      	b.n	8003bd0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	2201      	movs	r2, #1
 8003a76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2b0c      	cmp	r3, #12
 8003a7e:	f200 809f 	bhi.w	8003bc0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003a82:	a201      	add	r2, pc, #4	; (adr r2, 8003a88 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003a84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a88:	08003abd 	.word	0x08003abd
 8003a8c:	08003bc1 	.word	0x08003bc1
 8003a90:	08003bc1 	.word	0x08003bc1
 8003a94:	08003bc1 	.word	0x08003bc1
 8003a98:	08003afd 	.word	0x08003afd
 8003a9c:	08003bc1 	.word	0x08003bc1
 8003aa0:	08003bc1 	.word	0x08003bc1
 8003aa4:	08003bc1 	.word	0x08003bc1
 8003aa8:	08003b3f 	.word	0x08003b3f
 8003aac:	08003bc1 	.word	0x08003bc1
 8003ab0:	08003bc1 	.word	0x08003bc1
 8003ab4:	08003bc1 	.word	0x08003bc1
 8003ab8:	08003b7f 	.word	0x08003b7f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	68b9      	ldr	r1, [r7, #8]
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f000 f9d0 	bl	8003e68 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	699a      	ldr	r2, [r3, #24]
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f042 0208 	orr.w	r2, r2, #8
 8003ad6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	699a      	ldr	r2, [r3, #24]
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f022 0204 	bic.w	r2, r2, #4
 8003ae6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	6999      	ldr	r1, [r3, #24]
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	691a      	ldr	r2, [r3, #16]
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	430a      	orrs	r2, r1
 8003af8:	619a      	str	r2, [r3, #24]
      break;
 8003afa:	e064      	b.n	8003bc6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	68b9      	ldr	r1, [r7, #8]
 8003b02:	4618      	mov	r0, r3
 8003b04:	f000 fa16 	bl	8003f34 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	699a      	ldr	r2, [r3, #24]
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	699a      	ldr	r2, [r3, #24]
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	6999      	ldr	r1, [r3, #24]
 8003b2e:	68bb      	ldr	r3, [r7, #8]
 8003b30:	691b      	ldr	r3, [r3, #16]
 8003b32:	021a      	lsls	r2, r3, #8
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	430a      	orrs	r2, r1
 8003b3a:	619a      	str	r2, [r3, #24]
      break;
 8003b3c:	e043      	b.n	8003bc6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	68b9      	ldr	r1, [r7, #8]
 8003b44:	4618      	mov	r0, r3
 8003b46:	f000 fa61 	bl	800400c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	69da      	ldr	r2, [r3, #28]
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f042 0208 	orr.w	r2, r2, #8
 8003b58:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	69da      	ldr	r2, [r3, #28]
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f022 0204 	bic.w	r2, r2, #4
 8003b68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	69d9      	ldr	r1, [r3, #28]
 8003b70:	68bb      	ldr	r3, [r7, #8]
 8003b72:	691a      	ldr	r2, [r3, #16]
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	430a      	orrs	r2, r1
 8003b7a:	61da      	str	r2, [r3, #28]
      break;
 8003b7c:	e023      	b.n	8003bc6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	68b9      	ldr	r1, [r7, #8]
 8003b84:	4618      	mov	r0, r3
 8003b86:	f000 faab 	bl	80040e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	69da      	ldr	r2, [r3, #28]
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	69da      	ldr	r2, [r3, #28]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ba8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	69d9      	ldr	r1, [r3, #28]
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	691b      	ldr	r3, [r3, #16]
 8003bb4:	021a      	lsls	r2, r3, #8
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	430a      	orrs	r2, r1
 8003bbc:	61da      	str	r2, [r3, #28]
      break;
 8003bbe:	e002      	b.n	8003bc6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	75fb      	strb	r3, [r7, #23]
      break;
 8003bc4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	2200      	movs	r2, #0
 8003bca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003bce:	7dfb      	ldrb	r3, [r7, #23]
}
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	3718      	adds	r7, #24
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}

08003bd8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b084      	sub	sp, #16
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
 8003be0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003be2:	2300      	movs	r3, #0
 8003be4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003bec:	2b01      	cmp	r3, #1
 8003bee:	d101      	bne.n	8003bf4 <HAL_TIM_ConfigClockSource+0x1c>
 8003bf0:	2302      	movs	r3, #2
 8003bf2:	e0b4      	b.n	8003d5e <HAL_TIM_ConfigClockSource+0x186>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2202      	movs	r2, #2
 8003c00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003c12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003c1a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	68ba      	ldr	r2, [r7, #8]
 8003c22:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c2c:	d03e      	beq.n	8003cac <HAL_TIM_ConfigClockSource+0xd4>
 8003c2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c32:	f200 8087 	bhi.w	8003d44 <HAL_TIM_ConfigClockSource+0x16c>
 8003c36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c3a:	f000 8086 	beq.w	8003d4a <HAL_TIM_ConfigClockSource+0x172>
 8003c3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c42:	d87f      	bhi.n	8003d44 <HAL_TIM_ConfigClockSource+0x16c>
 8003c44:	2b70      	cmp	r3, #112	; 0x70
 8003c46:	d01a      	beq.n	8003c7e <HAL_TIM_ConfigClockSource+0xa6>
 8003c48:	2b70      	cmp	r3, #112	; 0x70
 8003c4a:	d87b      	bhi.n	8003d44 <HAL_TIM_ConfigClockSource+0x16c>
 8003c4c:	2b60      	cmp	r3, #96	; 0x60
 8003c4e:	d050      	beq.n	8003cf2 <HAL_TIM_ConfigClockSource+0x11a>
 8003c50:	2b60      	cmp	r3, #96	; 0x60
 8003c52:	d877      	bhi.n	8003d44 <HAL_TIM_ConfigClockSource+0x16c>
 8003c54:	2b50      	cmp	r3, #80	; 0x50
 8003c56:	d03c      	beq.n	8003cd2 <HAL_TIM_ConfigClockSource+0xfa>
 8003c58:	2b50      	cmp	r3, #80	; 0x50
 8003c5a:	d873      	bhi.n	8003d44 <HAL_TIM_ConfigClockSource+0x16c>
 8003c5c:	2b40      	cmp	r3, #64	; 0x40
 8003c5e:	d058      	beq.n	8003d12 <HAL_TIM_ConfigClockSource+0x13a>
 8003c60:	2b40      	cmp	r3, #64	; 0x40
 8003c62:	d86f      	bhi.n	8003d44 <HAL_TIM_ConfigClockSource+0x16c>
 8003c64:	2b30      	cmp	r3, #48	; 0x30
 8003c66:	d064      	beq.n	8003d32 <HAL_TIM_ConfigClockSource+0x15a>
 8003c68:	2b30      	cmp	r3, #48	; 0x30
 8003c6a:	d86b      	bhi.n	8003d44 <HAL_TIM_ConfigClockSource+0x16c>
 8003c6c:	2b20      	cmp	r3, #32
 8003c6e:	d060      	beq.n	8003d32 <HAL_TIM_ConfigClockSource+0x15a>
 8003c70:	2b20      	cmp	r3, #32
 8003c72:	d867      	bhi.n	8003d44 <HAL_TIM_ConfigClockSource+0x16c>
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d05c      	beq.n	8003d32 <HAL_TIM_ConfigClockSource+0x15a>
 8003c78:	2b10      	cmp	r3, #16
 8003c7a:	d05a      	beq.n	8003d32 <HAL_TIM_ConfigClockSource+0x15a>
 8003c7c:	e062      	b.n	8003d44 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6818      	ldr	r0, [r3, #0]
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	6899      	ldr	r1, [r3, #8]
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	685a      	ldr	r2, [r3, #4]
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	68db      	ldr	r3, [r3, #12]
 8003c8e:	f000 faf1 	bl	8004274 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	689b      	ldr	r3, [r3, #8]
 8003c98:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003c9a:	68bb      	ldr	r3, [r7, #8]
 8003c9c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003ca0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	68ba      	ldr	r2, [r7, #8]
 8003ca8:	609a      	str	r2, [r3, #8]
      break;
 8003caa:	e04f      	b.n	8003d4c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6818      	ldr	r0, [r3, #0]
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	6899      	ldr	r1, [r3, #8]
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	685a      	ldr	r2, [r3, #4]
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	68db      	ldr	r3, [r3, #12]
 8003cbc:	f000 fada 	bl	8004274 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	689a      	ldr	r2, [r3, #8]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003cce:	609a      	str	r2, [r3, #8]
      break;
 8003cd0:	e03c      	b.n	8003d4c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6818      	ldr	r0, [r3, #0]
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	6859      	ldr	r1, [r3, #4]
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	68db      	ldr	r3, [r3, #12]
 8003cde:	461a      	mov	r2, r3
 8003ce0:	f000 fa4e 	bl	8004180 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	2150      	movs	r1, #80	; 0x50
 8003cea:	4618      	mov	r0, r3
 8003cec:	f000 faa7 	bl	800423e <TIM_ITRx_SetConfig>
      break;
 8003cf0:	e02c      	b.n	8003d4c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6818      	ldr	r0, [r3, #0]
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	6859      	ldr	r1, [r3, #4]
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	68db      	ldr	r3, [r3, #12]
 8003cfe:	461a      	mov	r2, r3
 8003d00:	f000 fa6d 	bl	80041de <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	2160      	movs	r1, #96	; 0x60
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f000 fa97 	bl	800423e <TIM_ITRx_SetConfig>
      break;
 8003d10:	e01c      	b.n	8003d4c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6818      	ldr	r0, [r3, #0]
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	6859      	ldr	r1, [r3, #4]
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	68db      	ldr	r3, [r3, #12]
 8003d1e:	461a      	mov	r2, r3
 8003d20:	f000 fa2e 	bl	8004180 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	2140      	movs	r1, #64	; 0x40
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f000 fa87 	bl	800423e <TIM_ITRx_SetConfig>
      break;
 8003d30:	e00c      	b.n	8003d4c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4619      	mov	r1, r3
 8003d3c:	4610      	mov	r0, r2
 8003d3e:	f000 fa7e 	bl	800423e <TIM_ITRx_SetConfig>
      break;
 8003d42:	e003      	b.n	8003d4c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	73fb      	strb	r3, [r7, #15]
      break;
 8003d48:	e000      	b.n	8003d4c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003d4a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2201      	movs	r2, #1
 8003d50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2200      	movs	r2, #0
 8003d58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003d5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	3710      	adds	r7, #16
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}
	...

08003d68 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b085      	sub	sp, #20
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
 8003d70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	4a34      	ldr	r2, [pc, #208]	; (8003e4c <TIM_Base_SetConfig+0xe4>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d00f      	beq.n	8003da0 <TIM_Base_SetConfig+0x38>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d86:	d00b      	beq.n	8003da0 <TIM_Base_SetConfig+0x38>
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	4a31      	ldr	r2, [pc, #196]	; (8003e50 <TIM_Base_SetConfig+0xe8>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d007      	beq.n	8003da0 <TIM_Base_SetConfig+0x38>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	4a30      	ldr	r2, [pc, #192]	; (8003e54 <TIM_Base_SetConfig+0xec>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d003      	beq.n	8003da0 <TIM_Base_SetConfig+0x38>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	4a2f      	ldr	r2, [pc, #188]	; (8003e58 <TIM_Base_SetConfig+0xf0>)
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d108      	bne.n	8003db2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003da6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	68fa      	ldr	r2, [r7, #12]
 8003dae:	4313      	orrs	r3, r2
 8003db0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	4a25      	ldr	r2, [pc, #148]	; (8003e4c <TIM_Base_SetConfig+0xe4>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d01b      	beq.n	8003df2 <TIM_Base_SetConfig+0x8a>
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dc0:	d017      	beq.n	8003df2 <TIM_Base_SetConfig+0x8a>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	4a22      	ldr	r2, [pc, #136]	; (8003e50 <TIM_Base_SetConfig+0xe8>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d013      	beq.n	8003df2 <TIM_Base_SetConfig+0x8a>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	4a21      	ldr	r2, [pc, #132]	; (8003e54 <TIM_Base_SetConfig+0xec>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d00f      	beq.n	8003df2 <TIM_Base_SetConfig+0x8a>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	4a20      	ldr	r2, [pc, #128]	; (8003e58 <TIM_Base_SetConfig+0xf0>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d00b      	beq.n	8003df2 <TIM_Base_SetConfig+0x8a>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	4a1f      	ldr	r2, [pc, #124]	; (8003e5c <TIM_Base_SetConfig+0xf4>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d007      	beq.n	8003df2 <TIM_Base_SetConfig+0x8a>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	4a1e      	ldr	r2, [pc, #120]	; (8003e60 <TIM_Base_SetConfig+0xf8>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d003      	beq.n	8003df2 <TIM_Base_SetConfig+0x8a>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	4a1d      	ldr	r2, [pc, #116]	; (8003e64 <TIM_Base_SetConfig+0xfc>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d108      	bne.n	8003e04 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003df8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	68db      	ldr	r3, [r3, #12]
 8003dfe:	68fa      	ldr	r2, [r7, #12]
 8003e00:	4313      	orrs	r3, r2
 8003e02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	695b      	ldr	r3, [r3, #20]
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	68fa      	ldr	r2, [r7, #12]
 8003e16:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	689a      	ldr	r2, [r3, #8]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	4a08      	ldr	r2, [pc, #32]	; (8003e4c <TIM_Base_SetConfig+0xe4>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d103      	bne.n	8003e38 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	691a      	ldr	r2, [r3, #16]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	615a      	str	r2, [r3, #20]
}
 8003e3e:	bf00      	nop
 8003e40:	3714      	adds	r7, #20
 8003e42:	46bd      	mov	sp, r7
 8003e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e48:	4770      	bx	lr
 8003e4a:	bf00      	nop
 8003e4c:	40010000 	.word	0x40010000
 8003e50:	40000400 	.word	0x40000400
 8003e54:	40000800 	.word	0x40000800
 8003e58:	40000c00 	.word	0x40000c00
 8003e5c:	40014000 	.word	0x40014000
 8003e60:	40014400 	.word	0x40014400
 8003e64:	40014800 	.word	0x40014800

08003e68 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b087      	sub	sp, #28
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
 8003e70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6a1b      	ldr	r3, [r3, #32]
 8003e76:	f023 0201 	bic.w	r2, r3, #1
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6a1b      	ldr	r3, [r3, #32]
 8003e82:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	699b      	ldr	r3, [r3, #24]
 8003e8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	f023 0303 	bic.w	r3, r3, #3
 8003e9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	68fa      	ldr	r2, [r7, #12]
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	f023 0302 	bic.w	r3, r3, #2
 8003eb0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	689b      	ldr	r3, [r3, #8]
 8003eb6:	697a      	ldr	r2, [r7, #20]
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	4a1c      	ldr	r2, [pc, #112]	; (8003f30 <TIM_OC1_SetConfig+0xc8>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d10c      	bne.n	8003ede <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	f023 0308 	bic.w	r3, r3, #8
 8003eca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	68db      	ldr	r3, [r3, #12]
 8003ed0:	697a      	ldr	r2, [r7, #20]
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	f023 0304 	bic.w	r3, r3, #4
 8003edc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	4a13      	ldr	r2, [pc, #76]	; (8003f30 <TIM_OC1_SetConfig+0xc8>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d111      	bne.n	8003f0a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003eec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003ef4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	695b      	ldr	r3, [r3, #20]
 8003efa:	693a      	ldr	r2, [r7, #16]
 8003efc:	4313      	orrs	r3, r2
 8003efe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	699b      	ldr	r3, [r3, #24]
 8003f04:	693a      	ldr	r2, [r7, #16]
 8003f06:	4313      	orrs	r3, r2
 8003f08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	693a      	ldr	r2, [r7, #16]
 8003f0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	68fa      	ldr	r2, [r7, #12]
 8003f14:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	685a      	ldr	r2, [r3, #4]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	697a      	ldr	r2, [r7, #20]
 8003f22:	621a      	str	r2, [r3, #32]
}
 8003f24:	bf00      	nop
 8003f26:	371c      	adds	r7, #28
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2e:	4770      	bx	lr
 8003f30:	40010000 	.word	0x40010000

08003f34 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003f34:	b480      	push	{r7}
 8003f36:	b087      	sub	sp, #28
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
 8003f3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6a1b      	ldr	r3, [r3, #32]
 8003f42:	f023 0210 	bic.w	r2, r3, #16
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6a1b      	ldr	r3, [r3, #32]
 8003f4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	699b      	ldr	r3, [r3, #24]
 8003f5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	021b      	lsls	r3, r3, #8
 8003f72:	68fa      	ldr	r2, [r7, #12]
 8003f74:	4313      	orrs	r3, r2
 8003f76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	f023 0320 	bic.w	r3, r3, #32
 8003f7e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	011b      	lsls	r3, r3, #4
 8003f86:	697a      	ldr	r2, [r7, #20]
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	4a1e      	ldr	r2, [pc, #120]	; (8004008 <TIM_OC2_SetConfig+0xd4>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d10d      	bne.n	8003fb0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	68db      	ldr	r3, [r3, #12]
 8003fa0:	011b      	lsls	r3, r3, #4
 8003fa2:	697a      	ldr	r2, [r7, #20]
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003fae:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	4a15      	ldr	r2, [pc, #84]	; (8004008 <TIM_OC2_SetConfig+0xd4>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d113      	bne.n	8003fe0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003fbe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003fc6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	695b      	ldr	r3, [r3, #20]
 8003fcc:	009b      	lsls	r3, r3, #2
 8003fce:	693a      	ldr	r2, [r7, #16]
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	699b      	ldr	r3, [r3, #24]
 8003fd8:	009b      	lsls	r3, r3, #2
 8003fda:	693a      	ldr	r2, [r7, #16]
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	693a      	ldr	r2, [r7, #16]
 8003fe4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	68fa      	ldr	r2, [r7, #12]
 8003fea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	685a      	ldr	r2, [r3, #4]
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	697a      	ldr	r2, [r7, #20]
 8003ff8:	621a      	str	r2, [r3, #32]
}
 8003ffa:	bf00      	nop
 8003ffc:	371c      	adds	r7, #28
 8003ffe:	46bd      	mov	sp, r7
 8004000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004004:	4770      	bx	lr
 8004006:	bf00      	nop
 8004008:	40010000 	.word	0x40010000

0800400c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800400c:	b480      	push	{r7}
 800400e:	b087      	sub	sp, #28
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
 8004014:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6a1b      	ldr	r3, [r3, #32]
 800401a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6a1b      	ldr	r3, [r3, #32]
 8004026:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	69db      	ldr	r3, [r3, #28]
 8004032:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800403a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	f023 0303 	bic.w	r3, r3, #3
 8004042:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	68fa      	ldr	r2, [r7, #12]
 800404a:	4313      	orrs	r3, r2
 800404c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800404e:	697b      	ldr	r3, [r7, #20]
 8004050:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004054:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	021b      	lsls	r3, r3, #8
 800405c:	697a      	ldr	r2, [r7, #20]
 800405e:	4313      	orrs	r3, r2
 8004060:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	4a1d      	ldr	r2, [pc, #116]	; (80040dc <TIM_OC3_SetConfig+0xd0>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d10d      	bne.n	8004086 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800406a:	697b      	ldr	r3, [r7, #20]
 800406c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004070:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	68db      	ldr	r3, [r3, #12]
 8004076:	021b      	lsls	r3, r3, #8
 8004078:	697a      	ldr	r2, [r7, #20]
 800407a:	4313      	orrs	r3, r2
 800407c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800407e:	697b      	ldr	r3, [r7, #20]
 8004080:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004084:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	4a14      	ldr	r2, [pc, #80]	; (80040dc <TIM_OC3_SetConfig+0xd0>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d113      	bne.n	80040b6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004094:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800409c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	695b      	ldr	r3, [r3, #20]
 80040a2:	011b      	lsls	r3, r3, #4
 80040a4:	693a      	ldr	r2, [r7, #16]
 80040a6:	4313      	orrs	r3, r2
 80040a8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	699b      	ldr	r3, [r3, #24]
 80040ae:	011b      	lsls	r3, r3, #4
 80040b0:	693a      	ldr	r2, [r7, #16]
 80040b2:	4313      	orrs	r3, r2
 80040b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	693a      	ldr	r2, [r7, #16]
 80040ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	68fa      	ldr	r2, [r7, #12]
 80040c0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	685a      	ldr	r2, [r3, #4]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	697a      	ldr	r2, [r7, #20]
 80040ce:	621a      	str	r2, [r3, #32]
}
 80040d0:	bf00      	nop
 80040d2:	371c      	adds	r7, #28
 80040d4:	46bd      	mov	sp, r7
 80040d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040da:	4770      	bx	lr
 80040dc:	40010000 	.word	0x40010000

080040e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b087      	sub	sp, #28
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
 80040e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6a1b      	ldr	r3, [r3, #32]
 80040ee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6a1b      	ldr	r3, [r3, #32]
 80040fa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	69db      	ldr	r3, [r3, #28]
 8004106:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800410e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004116:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	021b      	lsls	r3, r3, #8
 800411e:	68fa      	ldr	r2, [r7, #12]
 8004120:	4313      	orrs	r3, r2
 8004122:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800412a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	031b      	lsls	r3, r3, #12
 8004132:	693a      	ldr	r2, [r7, #16]
 8004134:	4313      	orrs	r3, r2
 8004136:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	4a10      	ldr	r2, [pc, #64]	; (800417c <TIM_OC4_SetConfig+0x9c>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d109      	bne.n	8004154 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004140:	697b      	ldr	r3, [r7, #20]
 8004142:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004146:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	695b      	ldr	r3, [r3, #20]
 800414c:	019b      	lsls	r3, r3, #6
 800414e:	697a      	ldr	r2, [r7, #20]
 8004150:	4313      	orrs	r3, r2
 8004152:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	697a      	ldr	r2, [r7, #20]
 8004158:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	68fa      	ldr	r2, [r7, #12]
 800415e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	685a      	ldr	r2, [r3, #4]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	693a      	ldr	r2, [r7, #16]
 800416c:	621a      	str	r2, [r3, #32]
}
 800416e:	bf00      	nop
 8004170:	371c      	adds	r7, #28
 8004172:	46bd      	mov	sp, r7
 8004174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004178:	4770      	bx	lr
 800417a:	bf00      	nop
 800417c:	40010000 	.word	0x40010000

08004180 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004180:	b480      	push	{r7}
 8004182:	b087      	sub	sp, #28
 8004184:	af00      	add	r7, sp, #0
 8004186:	60f8      	str	r0, [r7, #12]
 8004188:	60b9      	str	r1, [r7, #8]
 800418a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	6a1b      	ldr	r3, [r3, #32]
 8004190:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	6a1b      	ldr	r3, [r3, #32]
 8004196:	f023 0201 	bic.w	r2, r3, #1
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	699b      	ldr	r3, [r3, #24]
 80041a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80041aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	011b      	lsls	r3, r3, #4
 80041b0:	693a      	ldr	r2, [r7, #16]
 80041b2:	4313      	orrs	r3, r2
 80041b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	f023 030a 	bic.w	r3, r3, #10
 80041bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80041be:	697a      	ldr	r2, [r7, #20]
 80041c0:	68bb      	ldr	r3, [r7, #8]
 80041c2:	4313      	orrs	r3, r2
 80041c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	693a      	ldr	r2, [r7, #16]
 80041ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	697a      	ldr	r2, [r7, #20]
 80041d0:	621a      	str	r2, [r3, #32]
}
 80041d2:	bf00      	nop
 80041d4:	371c      	adds	r7, #28
 80041d6:	46bd      	mov	sp, r7
 80041d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041dc:	4770      	bx	lr

080041de <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80041de:	b480      	push	{r7}
 80041e0:	b087      	sub	sp, #28
 80041e2:	af00      	add	r7, sp, #0
 80041e4:	60f8      	str	r0, [r7, #12]
 80041e6:	60b9      	str	r1, [r7, #8]
 80041e8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	6a1b      	ldr	r3, [r3, #32]
 80041ee:	f023 0210 	bic.w	r2, r3, #16
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	699b      	ldr	r3, [r3, #24]
 80041fa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	6a1b      	ldr	r3, [r3, #32]
 8004200:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004208:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	031b      	lsls	r3, r3, #12
 800420e:	697a      	ldr	r2, [r7, #20]
 8004210:	4313      	orrs	r3, r2
 8004212:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800421a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	011b      	lsls	r3, r3, #4
 8004220:	693a      	ldr	r2, [r7, #16]
 8004222:	4313      	orrs	r3, r2
 8004224:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	697a      	ldr	r2, [r7, #20]
 800422a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	693a      	ldr	r2, [r7, #16]
 8004230:	621a      	str	r2, [r3, #32]
}
 8004232:	bf00      	nop
 8004234:	371c      	adds	r7, #28
 8004236:	46bd      	mov	sp, r7
 8004238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423c:	4770      	bx	lr

0800423e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800423e:	b480      	push	{r7}
 8004240:	b085      	sub	sp, #20
 8004242:	af00      	add	r7, sp, #0
 8004244:	6078      	str	r0, [r7, #4]
 8004246:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	689b      	ldr	r3, [r3, #8]
 800424c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004254:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004256:	683a      	ldr	r2, [r7, #0]
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	4313      	orrs	r3, r2
 800425c:	f043 0307 	orr.w	r3, r3, #7
 8004260:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	68fa      	ldr	r2, [r7, #12]
 8004266:	609a      	str	r2, [r3, #8]
}
 8004268:	bf00      	nop
 800426a:	3714      	adds	r7, #20
 800426c:	46bd      	mov	sp, r7
 800426e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004272:	4770      	bx	lr

08004274 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004274:	b480      	push	{r7}
 8004276:	b087      	sub	sp, #28
 8004278:	af00      	add	r7, sp, #0
 800427a:	60f8      	str	r0, [r7, #12]
 800427c:	60b9      	str	r1, [r7, #8]
 800427e:	607a      	str	r2, [r7, #4]
 8004280:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	689b      	ldr	r3, [r3, #8]
 8004286:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800428e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	021a      	lsls	r2, r3, #8
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	431a      	orrs	r2, r3
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	4313      	orrs	r3, r2
 800429c:	697a      	ldr	r2, [r7, #20]
 800429e:	4313      	orrs	r3, r2
 80042a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	697a      	ldr	r2, [r7, #20]
 80042a6:	609a      	str	r2, [r3, #8]
}
 80042a8:	bf00      	nop
 80042aa:	371c      	adds	r7, #28
 80042ac:	46bd      	mov	sp, r7
 80042ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b2:	4770      	bx	lr

080042b4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b087      	sub	sp, #28
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	60f8      	str	r0, [r7, #12]
 80042bc:	60b9      	str	r1, [r7, #8]
 80042be:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	f003 031f 	and.w	r3, r3, #31
 80042c6:	2201      	movs	r2, #1
 80042c8:	fa02 f303 	lsl.w	r3, r2, r3
 80042cc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	6a1a      	ldr	r2, [r3, #32]
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	43db      	mvns	r3, r3
 80042d6:	401a      	ands	r2, r3
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	6a1a      	ldr	r2, [r3, #32]
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	f003 031f 	and.w	r3, r3, #31
 80042e6:	6879      	ldr	r1, [r7, #4]
 80042e8:	fa01 f303 	lsl.w	r3, r1, r3
 80042ec:	431a      	orrs	r2, r3
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	621a      	str	r2, [r3, #32]
}
 80042f2:	bf00      	nop
 80042f4:	371c      	adds	r7, #28
 80042f6:	46bd      	mov	sp, r7
 80042f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fc:	4770      	bx	lr
	...

08004300 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004300:	b480      	push	{r7}
 8004302:	b085      	sub	sp, #20
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
 8004308:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004310:	2b01      	cmp	r3, #1
 8004312:	d101      	bne.n	8004318 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004314:	2302      	movs	r3, #2
 8004316:	e050      	b.n	80043ba <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2201      	movs	r2, #1
 800431c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2202      	movs	r2, #2
 8004324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	689b      	ldr	r3, [r3, #8]
 8004336:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800433e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	68fa      	ldr	r2, [r7, #12]
 8004346:	4313      	orrs	r3, r2
 8004348:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	68fa      	ldr	r2, [r7, #12]
 8004350:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a1c      	ldr	r2, [pc, #112]	; (80043c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d018      	beq.n	800438e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004364:	d013      	beq.n	800438e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a18      	ldr	r2, [pc, #96]	; (80043cc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d00e      	beq.n	800438e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a16      	ldr	r2, [pc, #88]	; (80043d0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d009      	beq.n	800438e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a15      	ldr	r2, [pc, #84]	; (80043d4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d004      	beq.n	800438e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a13      	ldr	r2, [pc, #76]	; (80043d8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d10c      	bne.n	80043a8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004394:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	68ba      	ldr	r2, [r7, #8]
 800439c:	4313      	orrs	r3, r2
 800439e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	68ba      	ldr	r2, [r7, #8]
 80043a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2201      	movs	r2, #1
 80043ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2200      	movs	r2, #0
 80043b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80043b8:	2300      	movs	r3, #0
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	3714      	adds	r7, #20
 80043be:	46bd      	mov	sp, r7
 80043c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c4:	4770      	bx	lr
 80043c6:	bf00      	nop
 80043c8:	40010000 	.word	0x40010000
 80043cc:	40000400 	.word	0x40000400
 80043d0:	40000800 	.word	0x40000800
 80043d4:	40000c00 	.word	0x40000c00
 80043d8:	40014000 	.word	0x40014000

080043dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b082      	sub	sp, #8
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d101      	bne.n	80043ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80043ea:	2301      	movs	r3, #1
 80043ec:	e03f      	b.n	800446e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043f4:	b2db      	uxtb	r3, r3
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d106      	bne.n	8004408 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2200      	movs	r2, #0
 80043fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004402:	6878      	ldr	r0, [r7, #4]
 8004404:	f7fd f9d8 	bl	80017b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2224      	movs	r2, #36	; 0x24
 800440c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	68da      	ldr	r2, [r3, #12]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800441e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004420:	6878      	ldr	r0, [r7, #4]
 8004422:	f000 fd7b 	bl	8004f1c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	691a      	ldr	r2, [r3, #16]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004434:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	695a      	ldr	r2, [r3, #20]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004444:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	68da      	ldr	r2, [r3, #12]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004454:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2200      	movs	r2, #0
 800445a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2220      	movs	r2, #32
 8004460:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2220      	movs	r2, #32
 8004468:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800446c:	2300      	movs	r3, #0
}
 800446e:	4618      	mov	r0, r3
 8004470:	3708      	adds	r7, #8
 8004472:	46bd      	mov	sp, r7
 8004474:	bd80      	pop	{r7, pc}

08004476 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004476:	b580      	push	{r7, lr}
 8004478:	b08a      	sub	sp, #40	; 0x28
 800447a:	af02      	add	r7, sp, #8
 800447c:	60f8      	str	r0, [r7, #12]
 800447e:	60b9      	str	r1, [r7, #8]
 8004480:	603b      	str	r3, [r7, #0]
 8004482:	4613      	mov	r3, r2
 8004484:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004486:	2300      	movs	r3, #0
 8004488:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004490:	b2db      	uxtb	r3, r3
 8004492:	2b20      	cmp	r3, #32
 8004494:	d17c      	bne.n	8004590 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d002      	beq.n	80044a2 <HAL_UART_Transmit+0x2c>
 800449c:	88fb      	ldrh	r3, [r7, #6]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d101      	bne.n	80044a6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	e075      	b.n	8004592 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044ac:	2b01      	cmp	r3, #1
 80044ae:	d101      	bne.n	80044b4 <HAL_UART_Transmit+0x3e>
 80044b0:	2302      	movs	r3, #2
 80044b2:	e06e      	b.n	8004592 <HAL_UART_Transmit+0x11c>
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	2201      	movs	r2, #1
 80044b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2200      	movs	r2, #0
 80044c0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2221      	movs	r2, #33	; 0x21
 80044c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80044ca:	f7fd fb5b 	bl	8001b84 <HAL_GetTick>
 80044ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	88fa      	ldrh	r2, [r7, #6]
 80044d4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	88fa      	ldrh	r2, [r7, #6]
 80044da:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	689b      	ldr	r3, [r3, #8]
 80044e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044e4:	d108      	bne.n	80044f8 <HAL_UART_Transmit+0x82>
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	691b      	ldr	r3, [r3, #16]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d104      	bne.n	80044f8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80044ee:	2300      	movs	r3, #0
 80044f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	61bb      	str	r3, [r7, #24]
 80044f6:	e003      	b.n	8004500 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80044fc:	2300      	movs	r3, #0
 80044fe:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2200      	movs	r2, #0
 8004504:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004508:	e02a      	b.n	8004560 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	9300      	str	r3, [sp, #0]
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	2200      	movs	r2, #0
 8004512:	2180      	movs	r1, #128	; 0x80
 8004514:	68f8      	ldr	r0, [r7, #12]
 8004516:	f000 faf9 	bl	8004b0c <UART_WaitOnFlagUntilTimeout>
 800451a:	4603      	mov	r3, r0
 800451c:	2b00      	cmp	r3, #0
 800451e:	d001      	beq.n	8004524 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004520:	2303      	movs	r3, #3
 8004522:	e036      	b.n	8004592 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004524:	69fb      	ldr	r3, [r7, #28]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d10b      	bne.n	8004542 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800452a:	69bb      	ldr	r3, [r7, #24]
 800452c:	881b      	ldrh	r3, [r3, #0]
 800452e:	461a      	mov	r2, r3
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004538:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800453a:	69bb      	ldr	r3, [r7, #24]
 800453c:	3302      	adds	r3, #2
 800453e:	61bb      	str	r3, [r7, #24]
 8004540:	e007      	b.n	8004552 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004542:	69fb      	ldr	r3, [r7, #28]
 8004544:	781a      	ldrb	r2, [r3, #0]
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800454c:	69fb      	ldr	r3, [r7, #28]
 800454e:	3301      	adds	r3, #1
 8004550:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004556:	b29b      	uxth	r3, r3
 8004558:	3b01      	subs	r3, #1
 800455a:	b29a      	uxth	r2, r3
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004564:	b29b      	uxth	r3, r3
 8004566:	2b00      	cmp	r3, #0
 8004568:	d1cf      	bne.n	800450a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	9300      	str	r3, [sp, #0]
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	2200      	movs	r2, #0
 8004572:	2140      	movs	r1, #64	; 0x40
 8004574:	68f8      	ldr	r0, [r7, #12]
 8004576:	f000 fac9 	bl	8004b0c <UART_WaitOnFlagUntilTimeout>
 800457a:	4603      	mov	r3, r0
 800457c:	2b00      	cmp	r3, #0
 800457e:	d001      	beq.n	8004584 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004580:	2303      	movs	r3, #3
 8004582:	e006      	b.n	8004592 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	2220      	movs	r2, #32
 8004588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800458c:	2300      	movs	r3, #0
 800458e:	e000      	b.n	8004592 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004590:	2302      	movs	r3, #2
  }
}
 8004592:	4618      	mov	r0, r3
 8004594:	3720      	adds	r7, #32
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}
	...

0800459c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b0ba      	sub	sp, #232	; 0xe8
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	68db      	ldr	r3, [r3, #12]
 80045b4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	695b      	ldr	r3, [r3, #20]
 80045be:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80045c2:	2300      	movs	r3, #0
 80045c4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80045c8:	2300      	movs	r3, #0
 80045ca:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80045ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80045d2:	f003 030f 	and.w	r3, r3, #15
 80045d6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80045da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d10f      	bne.n	8004602 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80045e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80045e6:	f003 0320 	and.w	r3, r3, #32
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d009      	beq.n	8004602 <HAL_UART_IRQHandler+0x66>
 80045ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80045f2:	f003 0320 	and.w	r3, r3, #32
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d003      	beq.n	8004602 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80045fa:	6878      	ldr	r0, [r7, #4]
 80045fc:	f000 fbd3 	bl	8004da6 <UART_Receive_IT>
      return;
 8004600:	e256      	b.n	8004ab0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004602:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004606:	2b00      	cmp	r3, #0
 8004608:	f000 80de 	beq.w	80047c8 <HAL_UART_IRQHandler+0x22c>
 800460c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004610:	f003 0301 	and.w	r3, r3, #1
 8004614:	2b00      	cmp	r3, #0
 8004616:	d106      	bne.n	8004626 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004618:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800461c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004620:	2b00      	cmp	r3, #0
 8004622:	f000 80d1 	beq.w	80047c8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004626:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800462a:	f003 0301 	and.w	r3, r3, #1
 800462e:	2b00      	cmp	r3, #0
 8004630:	d00b      	beq.n	800464a <HAL_UART_IRQHandler+0xae>
 8004632:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004636:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800463a:	2b00      	cmp	r3, #0
 800463c:	d005      	beq.n	800464a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004642:	f043 0201 	orr.w	r2, r3, #1
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800464a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800464e:	f003 0304 	and.w	r3, r3, #4
 8004652:	2b00      	cmp	r3, #0
 8004654:	d00b      	beq.n	800466e <HAL_UART_IRQHandler+0xd2>
 8004656:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800465a:	f003 0301 	and.w	r3, r3, #1
 800465e:	2b00      	cmp	r3, #0
 8004660:	d005      	beq.n	800466e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004666:	f043 0202 	orr.w	r2, r3, #2
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800466e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004672:	f003 0302 	and.w	r3, r3, #2
 8004676:	2b00      	cmp	r3, #0
 8004678:	d00b      	beq.n	8004692 <HAL_UART_IRQHandler+0xf6>
 800467a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800467e:	f003 0301 	and.w	r3, r3, #1
 8004682:	2b00      	cmp	r3, #0
 8004684:	d005      	beq.n	8004692 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468a:	f043 0204 	orr.w	r2, r3, #4
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004692:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004696:	f003 0308 	and.w	r3, r3, #8
 800469a:	2b00      	cmp	r3, #0
 800469c:	d011      	beq.n	80046c2 <HAL_UART_IRQHandler+0x126>
 800469e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80046a2:	f003 0320 	and.w	r3, r3, #32
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d105      	bne.n	80046b6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80046aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80046ae:	f003 0301 	and.w	r3, r3, #1
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d005      	beq.n	80046c2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ba:	f043 0208 	orr.w	r2, r3, #8
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	f000 81ed 	beq.w	8004aa6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80046cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046d0:	f003 0320 	and.w	r3, r3, #32
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d008      	beq.n	80046ea <HAL_UART_IRQHandler+0x14e>
 80046d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80046dc:	f003 0320 	and.w	r3, r3, #32
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d002      	beq.n	80046ea <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80046e4:	6878      	ldr	r0, [r7, #4]
 80046e6:	f000 fb5e 	bl	8004da6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	695b      	ldr	r3, [r3, #20]
 80046f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046f4:	2b40      	cmp	r3, #64	; 0x40
 80046f6:	bf0c      	ite	eq
 80046f8:	2301      	moveq	r3, #1
 80046fa:	2300      	movne	r3, #0
 80046fc:	b2db      	uxtb	r3, r3
 80046fe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004706:	f003 0308 	and.w	r3, r3, #8
 800470a:	2b00      	cmp	r3, #0
 800470c:	d103      	bne.n	8004716 <HAL_UART_IRQHandler+0x17a>
 800470e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004712:	2b00      	cmp	r3, #0
 8004714:	d04f      	beq.n	80047b6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	f000 fa66 	bl	8004be8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	695b      	ldr	r3, [r3, #20]
 8004722:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004726:	2b40      	cmp	r3, #64	; 0x40
 8004728:	d141      	bne.n	80047ae <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	3314      	adds	r3, #20
 8004730:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004734:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004738:	e853 3f00 	ldrex	r3, [r3]
 800473c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004740:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004744:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004748:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	3314      	adds	r3, #20
 8004752:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004756:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800475a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800475e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004762:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004766:	e841 2300 	strex	r3, r2, [r1]
 800476a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800476e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004772:	2b00      	cmp	r3, #0
 8004774:	d1d9      	bne.n	800472a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800477a:	2b00      	cmp	r3, #0
 800477c:	d013      	beq.n	80047a6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004782:	4a7d      	ldr	r2, [pc, #500]	; (8004978 <HAL_UART_IRQHandler+0x3dc>)
 8004784:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800478a:	4618      	mov	r0, r3
 800478c:	f7fd fbab 	bl	8001ee6 <HAL_DMA_Abort_IT>
 8004790:	4603      	mov	r3, r0
 8004792:	2b00      	cmp	r3, #0
 8004794:	d016      	beq.n	80047c4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800479a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800479c:	687a      	ldr	r2, [r7, #4]
 800479e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80047a0:	4610      	mov	r0, r2
 80047a2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047a4:	e00e      	b.n	80047c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80047a6:	6878      	ldr	r0, [r7, #4]
 80047a8:	f000 f99a 	bl	8004ae0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047ac:	e00a      	b.n	80047c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80047ae:	6878      	ldr	r0, [r7, #4]
 80047b0:	f000 f996 	bl	8004ae0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047b4:	e006      	b.n	80047c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80047b6:	6878      	ldr	r0, [r7, #4]
 80047b8:	f000 f992 	bl	8004ae0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2200      	movs	r2, #0
 80047c0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80047c2:	e170      	b.n	8004aa6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047c4:	bf00      	nop
    return;
 80047c6:	e16e      	b.n	8004aa6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047cc:	2b01      	cmp	r3, #1
 80047ce:	f040 814a 	bne.w	8004a66 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80047d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047d6:	f003 0310 	and.w	r3, r3, #16
 80047da:	2b00      	cmp	r3, #0
 80047dc:	f000 8143 	beq.w	8004a66 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80047e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047e4:	f003 0310 	and.w	r3, r3, #16
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	f000 813c 	beq.w	8004a66 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80047ee:	2300      	movs	r3, #0
 80047f0:	60bb      	str	r3, [r7, #8]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	60bb      	str	r3, [r7, #8]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	60bb      	str	r3, [r7, #8]
 8004802:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	695b      	ldr	r3, [r3, #20]
 800480a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800480e:	2b40      	cmp	r3, #64	; 0x40
 8004810:	f040 80b4 	bne.w	800497c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004820:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004824:	2b00      	cmp	r3, #0
 8004826:	f000 8140 	beq.w	8004aaa <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800482e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004832:	429a      	cmp	r2, r3
 8004834:	f080 8139 	bcs.w	8004aaa <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800483e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004844:	69db      	ldr	r3, [r3, #28]
 8004846:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800484a:	f000 8088 	beq.w	800495e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	330c      	adds	r3, #12
 8004854:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004858:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800485c:	e853 3f00 	ldrex	r3, [r3]
 8004860:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004864:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004868:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800486c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	330c      	adds	r3, #12
 8004876:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800487a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800487e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004882:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004886:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800488a:	e841 2300 	strex	r3, r2, [r1]
 800488e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004892:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004896:	2b00      	cmp	r3, #0
 8004898:	d1d9      	bne.n	800484e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	3314      	adds	r3, #20
 80048a0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048a4:	e853 3f00 	ldrex	r3, [r3]
 80048a8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80048aa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80048ac:	f023 0301 	bic.w	r3, r3, #1
 80048b0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	3314      	adds	r3, #20
 80048ba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80048be:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80048c2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048c4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80048c6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80048ca:	e841 2300 	strex	r3, r2, [r1]
 80048ce:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80048d0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d1e1      	bne.n	800489a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	3314      	adds	r3, #20
 80048dc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048de:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80048e0:	e853 3f00 	ldrex	r3, [r3]
 80048e4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80048e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80048e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80048ec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	3314      	adds	r3, #20
 80048f6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80048fa:	66fa      	str	r2, [r7, #108]	; 0x6c
 80048fc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048fe:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004900:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004902:	e841 2300 	strex	r3, r2, [r1]
 8004906:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004908:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800490a:	2b00      	cmp	r3, #0
 800490c:	d1e3      	bne.n	80048d6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2220      	movs	r2, #32
 8004912:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2200      	movs	r2, #0
 800491a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	330c      	adds	r3, #12
 8004922:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004924:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004926:	e853 3f00 	ldrex	r3, [r3]
 800492a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800492c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800492e:	f023 0310 	bic.w	r3, r3, #16
 8004932:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	330c      	adds	r3, #12
 800493c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004940:	65ba      	str	r2, [r7, #88]	; 0x58
 8004942:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004944:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004946:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004948:	e841 2300 	strex	r3, r2, [r1]
 800494c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800494e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004950:	2b00      	cmp	r3, #0
 8004952:	d1e3      	bne.n	800491c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004958:	4618      	mov	r0, r3
 800495a:	f7fd fa54 	bl	8001e06 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004966:	b29b      	uxth	r3, r3
 8004968:	1ad3      	subs	r3, r2, r3
 800496a:	b29b      	uxth	r3, r3
 800496c:	4619      	mov	r1, r3
 800496e:	6878      	ldr	r0, [r7, #4]
 8004970:	f000 f8c0 	bl	8004af4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004974:	e099      	b.n	8004aaa <HAL_UART_IRQHandler+0x50e>
 8004976:	bf00      	nop
 8004978:	08004caf 	.word	0x08004caf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004984:	b29b      	uxth	r3, r3
 8004986:	1ad3      	subs	r3, r2, r3
 8004988:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004990:	b29b      	uxth	r3, r3
 8004992:	2b00      	cmp	r3, #0
 8004994:	f000 808b 	beq.w	8004aae <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004998:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800499c:	2b00      	cmp	r3, #0
 800499e:	f000 8086 	beq.w	8004aae <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	330c      	adds	r3, #12
 80049a8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049ac:	e853 3f00 	ldrex	r3, [r3]
 80049b0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80049b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049b4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80049b8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	330c      	adds	r3, #12
 80049c2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80049c6:	647a      	str	r2, [r7, #68]	; 0x44
 80049c8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ca:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80049cc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80049ce:	e841 2300 	strex	r3, r2, [r1]
 80049d2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80049d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d1e3      	bne.n	80049a2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	3314      	adds	r3, #20
 80049e0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049e4:	e853 3f00 	ldrex	r3, [r3]
 80049e8:	623b      	str	r3, [r7, #32]
   return(result);
 80049ea:	6a3b      	ldr	r3, [r7, #32]
 80049ec:	f023 0301 	bic.w	r3, r3, #1
 80049f0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	3314      	adds	r3, #20
 80049fa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80049fe:	633a      	str	r2, [r7, #48]	; 0x30
 8004a00:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a02:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004a04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a06:	e841 2300 	strex	r3, r2, [r1]
 8004a0a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004a0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d1e3      	bne.n	80049da <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2220      	movs	r2, #32
 8004a16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	330c      	adds	r3, #12
 8004a26:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a28:	693b      	ldr	r3, [r7, #16]
 8004a2a:	e853 3f00 	ldrex	r3, [r3]
 8004a2e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	f023 0310 	bic.w	r3, r3, #16
 8004a36:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	330c      	adds	r3, #12
 8004a40:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004a44:	61fa      	str	r2, [r7, #28]
 8004a46:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a48:	69b9      	ldr	r1, [r7, #24]
 8004a4a:	69fa      	ldr	r2, [r7, #28]
 8004a4c:	e841 2300 	strex	r3, r2, [r1]
 8004a50:	617b      	str	r3, [r7, #20]
   return(result);
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d1e3      	bne.n	8004a20 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004a58:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004a5c:	4619      	mov	r1, r3
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f000 f848 	bl	8004af4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004a64:	e023      	b.n	8004aae <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004a66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d009      	beq.n	8004a86 <HAL_UART_IRQHandler+0x4ea>
 8004a72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d003      	beq.n	8004a86 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f000 f929 	bl	8004cd6 <UART_Transmit_IT>
    return;
 8004a84:	e014      	b.n	8004ab0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004a86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d00e      	beq.n	8004ab0 <HAL_UART_IRQHandler+0x514>
 8004a92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d008      	beq.n	8004ab0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004a9e:	6878      	ldr	r0, [r7, #4]
 8004aa0:	f000 f969 	bl	8004d76 <UART_EndTransmit_IT>
    return;
 8004aa4:	e004      	b.n	8004ab0 <HAL_UART_IRQHandler+0x514>
    return;
 8004aa6:	bf00      	nop
 8004aa8:	e002      	b.n	8004ab0 <HAL_UART_IRQHandler+0x514>
      return;
 8004aaa:	bf00      	nop
 8004aac:	e000      	b.n	8004ab0 <HAL_UART_IRQHandler+0x514>
      return;
 8004aae:	bf00      	nop
  }
}
 8004ab0:	37e8      	adds	r7, #232	; 0xe8
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bd80      	pop	{r7, pc}
 8004ab6:	bf00      	nop

08004ab8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b083      	sub	sp, #12
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004ac0:	bf00      	nop
 8004ac2:	370c      	adds	r7, #12
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aca:	4770      	bx	lr

08004acc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004acc:	b480      	push	{r7}
 8004ace:	b083      	sub	sp, #12
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004ad4:	bf00      	nop
 8004ad6:	370c      	adds	r7, #12
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ade:	4770      	bx	lr

08004ae0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b083      	sub	sp, #12
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004ae8:	bf00      	nop
 8004aea:	370c      	adds	r7, #12
 8004aec:	46bd      	mov	sp, r7
 8004aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af2:	4770      	bx	lr

08004af4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b083      	sub	sp, #12
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
 8004afc:	460b      	mov	r3, r1
 8004afe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004b00:	bf00      	nop
 8004b02:	370c      	adds	r7, #12
 8004b04:	46bd      	mov	sp, r7
 8004b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0a:	4770      	bx	lr

08004b0c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b090      	sub	sp, #64	; 0x40
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	60f8      	str	r0, [r7, #12]
 8004b14:	60b9      	str	r1, [r7, #8]
 8004b16:	603b      	str	r3, [r7, #0]
 8004b18:	4613      	mov	r3, r2
 8004b1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b1c:	e050      	b.n	8004bc0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b20:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004b24:	d04c      	beq.n	8004bc0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004b26:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d007      	beq.n	8004b3c <UART_WaitOnFlagUntilTimeout+0x30>
 8004b2c:	f7fd f82a 	bl	8001b84 <HAL_GetTick>
 8004b30:	4602      	mov	r2, r0
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	1ad3      	subs	r3, r2, r3
 8004b36:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004b38:	429a      	cmp	r2, r3
 8004b3a:	d241      	bcs.n	8004bc0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	330c      	adds	r3, #12
 8004b42:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b46:	e853 3f00 	ldrex	r3, [r3]
 8004b4a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b4e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004b52:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	330c      	adds	r3, #12
 8004b5a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004b5c:	637a      	str	r2, [r7, #52]	; 0x34
 8004b5e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b60:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004b62:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004b64:	e841 2300 	strex	r3, r2, [r1]
 8004b68:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004b6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d1e5      	bne.n	8004b3c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	3314      	adds	r3, #20
 8004b76:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b78:	697b      	ldr	r3, [r7, #20]
 8004b7a:	e853 3f00 	ldrex	r3, [r3]
 8004b7e:	613b      	str	r3, [r7, #16]
   return(result);
 8004b80:	693b      	ldr	r3, [r7, #16]
 8004b82:	f023 0301 	bic.w	r3, r3, #1
 8004b86:	63bb      	str	r3, [r7, #56]	; 0x38
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	3314      	adds	r3, #20
 8004b8e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004b90:	623a      	str	r2, [r7, #32]
 8004b92:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b94:	69f9      	ldr	r1, [r7, #28]
 8004b96:	6a3a      	ldr	r2, [r7, #32]
 8004b98:	e841 2300 	strex	r3, r2, [r1]
 8004b9c:	61bb      	str	r3, [r7, #24]
   return(result);
 8004b9e:	69bb      	ldr	r3, [r7, #24]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d1e5      	bne.n	8004b70 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	2220      	movs	r2, #32
 8004ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2220      	movs	r2, #32
 8004bb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004bbc:	2303      	movs	r3, #3
 8004bbe:	e00f      	b.n	8004be0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	681a      	ldr	r2, [r3, #0]
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	4013      	ands	r3, r2
 8004bca:	68ba      	ldr	r2, [r7, #8]
 8004bcc:	429a      	cmp	r2, r3
 8004bce:	bf0c      	ite	eq
 8004bd0:	2301      	moveq	r3, #1
 8004bd2:	2300      	movne	r3, #0
 8004bd4:	b2db      	uxtb	r3, r3
 8004bd6:	461a      	mov	r2, r3
 8004bd8:	79fb      	ldrb	r3, [r7, #7]
 8004bda:	429a      	cmp	r2, r3
 8004bdc:	d09f      	beq.n	8004b1e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004bde:	2300      	movs	r3, #0
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	3740      	adds	r7, #64	; 0x40
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bd80      	pop	{r7, pc}

08004be8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004be8:	b480      	push	{r7}
 8004bea:	b095      	sub	sp, #84	; 0x54
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	330c      	adds	r3, #12
 8004bf6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bf8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bfa:	e853 3f00 	ldrex	r3, [r3]
 8004bfe:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004c00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c02:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004c06:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	330c      	adds	r3, #12
 8004c0e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004c10:	643a      	str	r2, [r7, #64]	; 0x40
 8004c12:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c14:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004c16:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004c18:	e841 2300 	strex	r3, r2, [r1]
 8004c1c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004c1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d1e5      	bne.n	8004bf0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	3314      	adds	r3, #20
 8004c2a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c2c:	6a3b      	ldr	r3, [r7, #32]
 8004c2e:	e853 3f00 	ldrex	r3, [r3]
 8004c32:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c34:	69fb      	ldr	r3, [r7, #28]
 8004c36:	f023 0301 	bic.w	r3, r3, #1
 8004c3a:	64bb      	str	r3, [r7, #72]	; 0x48
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	3314      	adds	r3, #20
 8004c42:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004c44:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004c46:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c48:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004c4a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c4c:	e841 2300 	strex	r3, r2, [r1]
 8004c50:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d1e5      	bne.n	8004c24 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c5c:	2b01      	cmp	r3, #1
 8004c5e:	d119      	bne.n	8004c94 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	330c      	adds	r3, #12
 8004c66:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	e853 3f00 	ldrex	r3, [r3]
 8004c6e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	f023 0310 	bic.w	r3, r3, #16
 8004c76:	647b      	str	r3, [r7, #68]	; 0x44
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	330c      	adds	r3, #12
 8004c7e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004c80:	61ba      	str	r2, [r7, #24]
 8004c82:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c84:	6979      	ldr	r1, [r7, #20]
 8004c86:	69ba      	ldr	r2, [r7, #24]
 8004c88:	e841 2300 	strex	r3, r2, [r1]
 8004c8c:	613b      	str	r3, [r7, #16]
   return(result);
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d1e5      	bne.n	8004c60 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2220      	movs	r2, #32
 8004c98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004ca2:	bf00      	nop
 8004ca4:	3754      	adds	r7, #84	; 0x54
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cac:	4770      	bx	lr

08004cae <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004cae:	b580      	push	{r7, lr}
 8004cb0:	b084      	sub	sp, #16
 8004cb2:	af00      	add	r7, sp, #0
 8004cb4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cba:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004cc8:	68f8      	ldr	r0, [r7, #12]
 8004cca:	f7ff ff09 	bl	8004ae0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004cce:	bf00      	nop
 8004cd0:	3710      	adds	r7, #16
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}

08004cd6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004cd6:	b480      	push	{r7}
 8004cd8:	b085      	sub	sp, #20
 8004cda:	af00      	add	r7, sp, #0
 8004cdc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ce4:	b2db      	uxtb	r3, r3
 8004ce6:	2b21      	cmp	r3, #33	; 0x21
 8004ce8:	d13e      	bne.n	8004d68 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	689b      	ldr	r3, [r3, #8]
 8004cee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cf2:	d114      	bne.n	8004d1e <UART_Transmit_IT+0x48>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	691b      	ldr	r3, [r3, #16]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d110      	bne.n	8004d1e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6a1b      	ldr	r3, [r3, #32]
 8004d00:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	881b      	ldrh	r3, [r3, #0]
 8004d06:	461a      	mov	r2, r3
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d10:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6a1b      	ldr	r3, [r3, #32]
 8004d16:	1c9a      	adds	r2, r3, #2
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	621a      	str	r2, [r3, #32]
 8004d1c:	e008      	b.n	8004d30 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6a1b      	ldr	r3, [r3, #32]
 8004d22:	1c59      	adds	r1, r3, #1
 8004d24:	687a      	ldr	r2, [r7, #4]
 8004d26:	6211      	str	r1, [r2, #32]
 8004d28:	781a      	ldrb	r2, [r3, #0]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004d34:	b29b      	uxth	r3, r3
 8004d36:	3b01      	subs	r3, #1
 8004d38:	b29b      	uxth	r3, r3
 8004d3a:	687a      	ldr	r2, [r7, #4]
 8004d3c:	4619      	mov	r1, r3
 8004d3e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d10f      	bne.n	8004d64 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	68da      	ldr	r2, [r3, #12]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d52:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	68da      	ldr	r2, [r3, #12]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d62:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004d64:	2300      	movs	r3, #0
 8004d66:	e000      	b.n	8004d6a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004d68:	2302      	movs	r3, #2
  }
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3714      	adds	r7, #20
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d74:	4770      	bx	lr

08004d76 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004d76:	b580      	push	{r7, lr}
 8004d78:	b082      	sub	sp, #8
 8004d7a:	af00      	add	r7, sp, #0
 8004d7c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	68da      	ldr	r2, [r3, #12]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d8c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2220      	movs	r2, #32
 8004d92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004d96:	6878      	ldr	r0, [r7, #4]
 8004d98:	f7ff fe8e 	bl	8004ab8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004d9c:	2300      	movs	r3, #0
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3708      	adds	r7, #8
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}

08004da6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004da6:	b580      	push	{r7, lr}
 8004da8:	b08c      	sub	sp, #48	; 0x30
 8004daa:	af00      	add	r7, sp, #0
 8004dac:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004db4:	b2db      	uxtb	r3, r3
 8004db6:	2b22      	cmp	r3, #34	; 0x22
 8004db8:	f040 80ab 	bne.w	8004f12 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004dc4:	d117      	bne.n	8004df6 <UART_Receive_IT+0x50>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	691b      	ldr	r3, [r3, #16]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d113      	bne.n	8004df6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dd6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	685b      	ldr	r3, [r3, #4]
 8004dde:	b29b      	uxth	r3, r3
 8004de0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004de4:	b29a      	uxth	r2, r3
 8004de6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004de8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dee:	1c9a      	adds	r2, r3, #2
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	629a      	str	r2, [r3, #40]	; 0x28
 8004df4:	e026      	b.n	8004e44 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dfa:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	689b      	ldr	r3, [r3, #8]
 8004e04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e08:	d007      	beq.n	8004e1a <UART_Receive_IT+0x74>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d10a      	bne.n	8004e28 <UART_Receive_IT+0x82>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	691b      	ldr	r3, [r3, #16]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d106      	bne.n	8004e28 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	b2da      	uxtb	r2, r3
 8004e22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e24:	701a      	strb	r2, [r3, #0]
 8004e26:	e008      	b.n	8004e3a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	b2db      	uxtb	r3, r3
 8004e30:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004e34:	b2da      	uxtb	r2, r3
 8004e36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e38:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e3e:	1c5a      	adds	r2, r3, #1
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004e48:	b29b      	uxth	r3, r3
 8004e4a:	3b01      	subs	r3, #1
 8004e4c:	b29b      	uxth	r3, r3
 8004e4e:	687a      	ldr	r2, [r7, #4]
 8004e50:	4619      	mov	r1, r3
 8004e52:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d15a      	bne.n	8004f0e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	68da      	ldr	r2, [r3, #12]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f022 0220 	bic.w	r2, r2, #32
 8004e66:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	68da      	ldr	r2, [r3, #12]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004e76:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	695a      	ldr	r2, [r3, #20]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f022 0201 	bic.w	r2, r2, #1
 8004e86:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2220      	movs	r2, #32
 8004e8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e94:	2b01      	cmp	r3, #1
 8004e96:	d135      	bne.n	8004f04 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	330c      	adds	r3, #12
 8004ea4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	e853 3f00 	ldrex	r3, [r3]
 8004eac:	613b      	str	r3, [r7, #16]
   return(result);
 8004eae:	693b      	ldr	r3, [r7, #16]
 8004eb0:	f023 0310 	bic.w	r3, r3, #16
 8004eb4:	627b      	str	r3, [r7, #36]	; 0x24
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	330c      	adds	r3, #12
 8004ebc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ebe:	623a      	str	r2, [r7, #32]
 8004ec0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ec2:	69f9      	ldr	r1, [r7, #28]
 8004ec4:	6a3a      	ldr	r2, [r7, #32]
 8004ec6:	e841 2300 	strex	r3, r2, [r1]
 8004eca:	61bb      	str	r3, [r7, #24]
   return(result);
 8004ecc:	69bb      	ldr	r3, [r7, #24]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d1e5      	bne.n	8004e9e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f003 0310 	and.w	r3, r3, #16
 8004edc:	2b10      	cmp	r3, #16
 8004ede:	d10a      	bne.n	8004ef6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	60fb      	str	r3, [r7, #12]
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	60fb      	str	r3, [r7, #12]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	685b      	ldr	r3, [r3, #4]
 8004ef2:	60fb      	str	r3, [r7, #12]
 8004ef4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004efa:	4619      	mov	r1, r3
 8004efc:	6878      	ldr	r0, [r7, #4]
 8004efe:	f7ff fdf9 	bl	8004af4 <HAL_UARTEx_RxEventCallback>
 8004f02:	e002      	b.n	8004f0a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004f04:	6878      	ldr	r0, [r7, #4]
 8004f06:	f7ff fde1 	bl	8004acc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	e002      	b.n	8004f14 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	e000      	b.n	8004f14 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8004f12:	2302      	movs	r3, #2
  }
}
 8004f14:	4618      	mov	r0, r3
 8004f16:	3730      	adds	r7, #48	; 0x30
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	bd80      	pop	{r7, pc}

08004f1c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f20:	b0c0      	sub	sp, #256	; 0x100
 8004f22:	af00      	add	r7, sp, #0
 8004f24:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	691b      	ldr	r3, [r3, #16]
 8004f30:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004f34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f38:	68d9      	ldr	r1, [r3, #12]
 8004f3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	ea40 0301 	orr.w	r3, r0, r1
 8004f44:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004f46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f4a:	689a      	ldr	r2, [r3, #8]
 8004f4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f50:	691b      	ldr	r3, [r3, #16]
 8004f52:	431a      	orrs	r2, r3
 8004f54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f58:	695b      	ldr	r3, [r3, #20]
 8004f5a:	431a      	orrs	r2, r3
 8004f5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f60:	69db      	ldr	r3, [r3, #28]
 8004f62:	4313      	orrs	r3, r2
 8004f64:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004f68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	68db      	ldr	r3, [r3, #12]
 8004f70:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004f74:	f021 010c 	bic.w	r1, r1, #12
 8004f78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f7c:	681a      	ldr	r2, [r3, #0]
 8004f7e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004f82:	430b      	orrs	r3, r1
 8004f84:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004f86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	695b      	ldr	r3, [r3, #20]
 8004f8e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004f92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f96:	6999      	ldr	r1, [r3, #24]
 8004f98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	ea40 0301 	orr.w	r3, r0, r1
 8004fa2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004fa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fa8:	681a      	ldr	r2, [r3, #0]
 8004faa:	4b8f      	ldr	r3, [pc, #572]	; (80051e8 <UART_SetConfig+0x2cc>)
 8004fac:	429a      	cmp	r2, r3
 8004fae:	d005      	beq.n	8004fbc <UART_SetConfig+0xa0>
 8004fb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	4b8d      	ldr	r3, [pc, #564]	; (80051ec <UART_SetConfig+0x2d0>)
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	d104      	bne.n	8004fc6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004fbc:	f7fe fbde 	bl	800377c <HAL_RCC_GetPCLK2Freq>
 8004fc0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004fc4:	e003      	b.n	8004fce <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004fc6:	f7fe fbc5 	bl	8003754 <HAL_RCC_GetPCLK1Freq>
 8004fca:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004fce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fd2:	69db      	ldr	r3, [r3, #28]
 8004fd4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004fd8:	f040 810c 	bne.w	80051f4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004fdc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004fe6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004fea:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004fee:	4622      	mov	r2, r4
 8004ff0:	462b      	mov	r3, r5
 8004ff2:	1891      	adds	r1, r2, r2
 8004ff4:	65b9      	str	r1, [r7, #88]	; 0x58
 8004ff6:	415b      	adcs	r3, r3
 8004ff8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004ffa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004ffe:	4621      	mov	r1, r4
 8005000:	eb12 0801 	adds.w	r8, r2, r1
 8005004:	4629      	mov	r1, r5
 8005006:	eb43 0901 	adc.w	r9, r3, r1
 800500a:	f04f 0200 	mov.w	r2, #0
 800500e:	f04f 0300 	mov.w	r3, #0
 8005012:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005016:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800501a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800501e:	4690      	mov	r8, r2
 8005020:	4699      	mov	r9, r3
 8005022:	4623      	mov	r3, r4
 8005024:	eb18 0303 	adds.w	r3, r8, r3
 8005028:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800502c:	462b      	mov	r3, r5
 800502e:	eb49 0303 	adc.w	r3, r9, r3
 8005032:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005036:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	2200      	movs	r2, #0
 800503e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005042:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005046:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800504a:	460b      	mov	r3, r1
 800504c:	18db      	adds	r3, r3, r3
 800504e:	653b      	str	r3, [r7, #80]	; 0x50
 8005050:	4613      	mov	r3, r2
 8005052:	eb42 0303 	adc.w	r3, r2, r3
 8005056:	657b      	str	r3, [r7, #84]	; 0x54
 8005058:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800505c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005060:	f7fb fe1a 	bl	8000c98 <__aeabi_uldivmod>
 8005064:	4602      	mov	r2, r0
 8005066:	460b      	mov	r3, r1
 8005068:	4b61      	ldr	r3, [pc, #388]	; (80051f0 <UART_SetConfig+0x2d4>)
 800506a:	fba3 2302 	umull	r2, r3, r3, r2
 800506e:	095b      	lsrs	r3, r3, #5
 8005070:	011c      	lsls	r4, r3, #4
 8005072:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005076:	2200      	movs	r2, #0
 8005078:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800507c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005080:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005084:	4642      	mov	r2, r8
 8005086:	464b      	mov	r3, r9
 8005088:	1891      	adds	r1, r2, r2
 800508a:	64b9      	str	r1, [r7, #72]	; 0x48
 800508c:	415b      	adcs	r3, r3
 800508e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005090:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005094:	4641      	mov	r1, r8
 8005096:	eb12 0a01 	adds.w	sl, r2, r1
 800509a:	4649      	mov	r1, r9
 800509c:	eb43 0b01 	adc.w	fp, r3, r1
 80050a0:	f04f 0200 	mov.w	r2, #0
 80050a4:	f04f 0300 	mov.w	r3, #0
 80050a8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80050ac:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80050b0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80050b4:	4692      	mov	sl, r2
 80050b6:	469b      	mov	fp, r3
 80050b8:	4643      	mov	r3, r8
 80050ba:	eb1a 0303 	adds.w	r3, sl, r3
 80050be:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80050c2:	464b      	mov	r3, r9
 80050c4:	eb4b 0303 	adc.w	r3, fp, r3
 80050c8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80050cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	2200      	movs	r2, #0
 80050d4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80050d8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80050dc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80050e0:	460b      	mov	r3, r1
 80050e2:	18db      	adds	r3, r3, r3
 80050e4:	643b      	str	r3, [r7, #64]	; 0x40
 80050e6:	4613      	mov	r3, r2
 80050e8:	eb42 0303 	adc.w	r3, r2, r3
 80050ec:	647b      	str	r3, [r7, #68]	; 0x44
 80050ee:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80050f2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80050f6:	f7fb fdcf 	bl	8000c98 <__aeabi_uldivmod>
 80050fa:	4602      	mov	r2, r0
 80050fc:	460b      	mov	r3, r1
 80050fe:	4611      	mov	r1, r2
 8005100:	4b3b      	ldr	r3, [pc, #236]	; (80051f0 <UART_SetConfig+0x2d4>)
 8005102:	fba3 2301 	umull	r2, r3, r3, r1
 8005106:	095b      	lsrs	r3, r3, #5
 8005108:	2264      	movs	r2, #100	; 0x64
 800510a:	fb02 f303 	mul.w	r3, r2, r3
 800510e:	1acb      	subs	r3, r1, r3
 8005110:	00db      	lsls	r3, r3, #3
 8005112:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005116:	4b36      	ldr	r3, [pc, #216]	; (80051f0 <UART_SetConfig+0x2d4>)
 8005118:	fba3 2302 	umull	r2, r3, r3, r2
 800511c:	095b      	lsrs	r3, r3, #5
 800511e:	005b      	lsls	r3, r3, #1
 8005120:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005124:	441c      	add	r4, r3
 8005126:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800512a:	2200      	movs	r2, #0
 800512c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005130:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005134:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005138:	4642      	mov	r2, r8
 800513a:	464b      	mov	r3, r9
 800513c:	1891      	adds	r1, r2, r2
 800513e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005140:	415b      	adcs	r3, r3
 8005142:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005144:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005148:	4641      	mov	r1, r8
 800514a:	1851      	adds	r1, r2, r1
 800514c:	6339      	str	r1, [r7, #48]	; 0x30
 800514e:	4649      	mov	r1, r9
 8005150:	414b      	adcs	r3, r1
 8005152:	637b      	str	r3, [r7, #52]	; 0x34
 8005154:	f04f 0200 	mov.w	r2, #0
 8005158:	f04f 0300 	mov.w	r3, #0
 800515c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005160:	4659      	mov	r1, fp
 8005162:	00cb      	lsls	r3, r1, #3
 8005164:	4651      	mov	r1, sl
 8005166:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800516a:	4651      	mov	r1, sl
 800516c:	00ca      	lsls	r2, r1, #3
 800516e:	4610      	mov	r0, r2
 8005170:	4619      	mov	r1, r3
 8005172:	4603      	mov	r3, r0
 8005174:	4642      	mov	r2, r8
 8005176:	189b      	adds	r3, r3, r2
 8005178:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800517c:	464b      	mov	r3, r9
 800517e:	460a      	mov	r2, r1
 8005180:	eb42 0303 	adc.w	r3, r2, r3
 8005184:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	2200      	movs	r2, #0
 8005190:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005194:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005198:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800519c:	460b      	mov	r3, r1
 800519e:	18db      	adds	r3, r3, r3
 80051a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80051a2:	4613      	mov	r3, r2
 80051a4:	eb42 0303 	adc.w	r3, r2, r3
 80051a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80051aa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80051ae:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80051b2:	f7fb fd71 	bl	8000c98 <__aeabi_uldivmod>
 80051b6:	4602      	mov	r2, r0
 80051b8:	460b      	mov	r3, r1
 80051ba:	4b0d      	ldr	r3, [pc, #52]	; (80051f0 <UART_SetConfig+0x2d4>)
 80051bc:	fba3 1302 	umull	r1, r3, r3, r2
 80051c0:	095b      	lsrs	r3, r3, #5
 80051c2:	2164      	movs	r1, #100	; 0x64
 80051c4:	fb01 f303 	mul.w	r3, r1, r3
 80051c8:	1ad3      	subs	r3, r2, r3
 80051ca:	00db      	lsls	r3, r3, #3
 80051cc:	3332      	adds	r3, #50	; 0x32
 80051ce:	4a08      	ldr	r2, [pc, #32]	; (80051f0 <UART_SetConfig+0x2d4>)
 80051d0:	fba2 2303 	umull	r2, r3, r2, r3
 80051d4:	095b      	lsrs	r3, r3, #5
 80051d6:	f003 0207 	and.w	r2, r3, #7
 80051da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4422      	add	r2, r4
 80051e2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80051e4:	e106      	b.n	80053f4 <UART_SetConfig+0x4d8>
 80051e6:	bf00      	nop
 80051e8:	40011000 	.word	0x40011000
 80051ec:	40011400 	.word	0x40011400
 80051f0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80051f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80051f8:	2200      	movs	r2, #0
 80051fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80051fe:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005202:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005206:	4642      	mov	r2, r8
 8005208:	464b      	mov	r3, r9
 800520a:	1891      	adds	r1, r2, r2
 800520c:	6239      	str	r1, [r7, #32]
 800520e:	415b      	adcs	r3, r3
 8005210:	627b      	str	r3, [r7, #36]	; 0x24
 8005212:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005216:	4641      	mov	r1, r8
 8005218:	1854      	adds	r4, r2, r1
 800521a:	4649      	mov	r1, r9
 800521c:	eb43 0501 	adc.w	r5, r3, r1
 8005220:	f04f 0200 	mov.w	r2, #0
 8005224:	f04f 0300 	mov.w	r3, #0
 8005228:	00eb      	lsls	r3, r5, #3
 800522a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800522e:	00e2      	lsls	r2, r4, #3
 8005230:	4614      	mov	r4, r2
 8005232:	461d      	mov	r5, r3
 8005234:	4643      	mov	r3, r8
 8005236:	18e3      	adds	r3, r4, r3
 8005238:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800523c:	464b      	mov	r3, r9
 800523e:	eb45 0303 	adc.w	r3, r5, r3
 8005242:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005246:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	2200      	movs	r2, #0
 800524e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005252:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005256:	f04f 0200 	mov.w	r2, #0
 800525a:	f04f 0300 	mov.w	r3, #0
 800525e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005262:	4629      	mov	r1, r5
 8005264:	008b      	lsls	r3, r1, #2
 8005266:	4621      	mov	r1, r4
 8005268:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800526c:	4621      	mov	r1, r4
 800526e:	008a      	lsls	r2, r1, #2
 8005270:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005274:	f7fb fd10 	bl	8000c98 <__aeabi_uldivmod>
 8005278:	4602      	mov	r2, r0
 800527a:	460b      	mov	r3, r1
 800527c:	4b60      	ldr	r3, [pc, #384]	; (8005400 <UART_SetConfig+0x4e4>)
 800527e:	fba3 2302 	umull	r2, r3, r3, r2
 8005282:	095b      	lsrs	r3, r3, #5
 8005284:	011c      	lsls	r4, r3, #4
 8005286:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800528a:	2200      	movs	r2, #0
 800528c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005290:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005294:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005298:	4642      	mov	r2, r8
 800529a:	464b      	mov	r3, r9
 800529c:	1891      	adds	r1, r2, r2
 800529e:	61b9      	str	r1, [r7, #24]
 80052a0:	415b      	adcs	r3, r3
 80052a2:	61fb      	str	r3, [r7, #28]
 80052a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80052a8:	4641      	mov	r1, r8
 80052aa:	1851      	adds	r1, r2, r1
 80052ac:	6139      	str	r1, [r7, #16]
 80052ae:	4649      	mov	r1, r9
 80052b0:	414b      	adcs	r3, r1
 80052b2:	617b      	str	r3, [r7, #20]
 80052b4:	f04f 0200 	mov.w	r2, #0
 80052b8:	f04f 0300 	mov.w	r3, #0
 80052bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80052c0:	4659      	mov	r1, fp
 80052c2:	00cb      	lsls	r3, r1, #3
 80052c4:	4651      	mov	r1, sl
 80052c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80052ca:	4651      	mov	r1, sl
 80052cc:	00ca      	lsls	r2, r1, #3
 80052ce:	4610      	mov	r0, r2
 80052d0:	4619      	mov	r1, r3
 80052d2:	4603      	mov	r3, r0
 80052d4:	4642      	mov	r2, r8
 80052d6:	189b      	adds	r3, r3, r2
 80052d8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80052dc:	464b      	mov	r3, r9
 80052de:	460a      	mov	r2, r1
 80052e0:	eb42 0303 	adc.w	r3, r2, r3
 80052e4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80052e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	2200      	movs	r2, #0
 80052f0:	67bb      	str	r3, [r7, #120]	; 0x78
 80052f2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80052f4:	f04f 0200 	mov.w	r2, #0
 80052f8:	f04f 0300 	mov.w	r3, #0
 80052fc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005300:	4649      	mov	r1, r9
 8005302:	008b      	lsls	r3, r1, #2
 8005304:	4641      	mov	r1, r8
 8005306:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800530a:	4641      	mov	r1, r8
 800530c:	008a      	lsls	r2, r1, #2
 800530e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005312:	f7fb fcc1 	bl	8000c98 <__aeabi_uldivmod>
 8005316:	4602      	mov	r2, r0
 8005318:	460b      	mov	r3, r1
 800531a:	4611      	mov	r1, r2
 800531c:	4b38      	ldr	r3, [pc, #224]	; (8005400 <UART_SetConfig+0x4e4>)
 800531e:	fba3 2301 	umull	r2, r3, r3, r1
 8005322:	095b      	lsrs	r3, r3, #5
 8005324:	2264      	movs	r2, #100	; 0x64
 8005326:	fb02 f303 	mul.w	r3, r2, r3
 800532a:	1acb      	subs	r3, r1, r3
 800532c:	011b      	lsls	r3, r3, #4
 800532e:	3332      	adds	r3, #50	; 0x32
 8005330:	4a33      	ldr	r2, [pc, #204]	; (8005400 <UART_SetConfig+0x4e4>)
 8005332:	fba2 2303 	umull	r2, r3, r2, r3
 8005336:	095b      	lsrs	r3, r3, #5
 8005338:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800533c:	441c      	add	r4, r3
 800533e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005342:	2200      	movs	r2, #0
 8005344:	673b      	str	r3, [r7, #112]	; 0x70
 8005346:	677a      	str	r2, [r7, #116]	; 0x74
 8005348:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800534c:	4642      	mov	r2, r8
 800534e:	464b      	mov	r3, r9
 8005350:	1891      	adds	r1, r2, r2
 8005352:	60b9      	str	r1, [r7, #8]
 8005354:	415b      	adcs	r3, r3
 8005356:	60fb      	str	r3, [r7, #12]
 8005358:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800535c:	4641      	mov	r1, r8
 800535e:	1851      	adds	r1, r2, r1
 8005360:	6039      	str	r1, [r7, #0]
 8005362:	4649      	mov	r1, r9
 8005364:	414b      	adcs	r3, r1
 8005366:	607b      	str	r3, [r7, #4]
 8005368:	f04f 0200 	mov.w	r2, #0
 800536c:	f04f 0300 	mov.w	r3, #0
 8005370:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005374:	4659      	mov	r1, fp
 8005376:	00cb      	lsls	r3, r1, #3
 8005378:	4651      	mov	r1, sl
 800537a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800537e:	4651      	mov	r1, sl
 8005380:	00ca      	lsls	r2, r1, #3
 8005382:	4610      	mov	r0, r2
 8005384:	4619      	mov	r1, r3
 8005386:	4603      	mov	r3, r0
 8005388:	4642      	mov	r2, r8
 800538a:	189b      	adds	r3, r3, r2
 800538c:	66bb      	str	r3, [r7, #104]	; 0x68
 800538e:	464b      	mov	r3, r9
 8005390:	460a      	mov	r2, r1
 8005392:	eb42 0303 	adc.w	r3, r2, r3
 8005396:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005398:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	2200      	movs	r2, #0
 80053a0:	663b      	str	r3, [r7, #96]	; 0x60
 80053a2:	667a      	str	r2, [r7, #100]	; 0x64
 80053a4:	f04f 0200 	mov.w	r2, #0
 80053a8:	f04f 0300 	mov.w	r3, #0
 80053ac:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80053b0:	4649      	mov	r1, r9
 80053b2:	008b      	lsls	r3, r1, #2
 80053b4:	4641      	mov	r1, r8
 80053b6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80053ba:	4641      	mov	r1, r8
 80053bc:	008a      	lsls	r2, r1, #2
 80053be:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80053c2:	f7fb fc69 	bl	8000c98 <__aeabi_uldivmod>
 80053c6:	4602      	mov	r2, r0
 80053c8:	460b      	mov	r3, r1
 80053ca:	4b0d      	ldr	r3, [pc, #52]	; (8005400 <UART_SetConfig+0x4e4>)
 80053cc:	fba3 1302 	umull	r1, r3, r3, r2
 80053d0:	095b      	lsrs	r3, r3, #5
 80053d2:	2164      	movs	r1, #100	; 0x64
 80053d4:	fb01 f303 	mul.w	r3, r1, r3
 80053d8:	1ad3      	subs	r3, r2, r3
 80053da:	011b      	lsls	r3, r3, #4
 80053dc:	3332      	adds	r3, #50	; 0x32
 80053de:	4a08      	ldr	r2, [pc, #32]	; (8005400 <UART_SetConfig+0x4e4>)
 80053e0:	fba2 2303 	umull	r2, r3, r2, r3
 80053e4:	095b      	lsrs	r3, r3, #5
 80053e6:	f003 020f 	and.w	r2, r3, #15
 80053ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4422      	add	r2, r4
 80053f2:	609a      	str	r2, [r3, #8]
}
 80053f4:	bf00      	nop
 80053f6:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80053fa:	46bd      	mov	sp, r7
 80053fc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005400:	51eb851f 	.word	0x51eb851f
 8005404:	00000000 	.word	0x00000000

08005408 <MPU6050_Read_Accel>:
    }
    return 1;
}

void MPU6050_Read_Accel(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b088      	sub	sp, #32
 800540c:	af04      	add	r7, sp, #16
 800540e:	6078      	str	r0, [r7, #4]
 8005410:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[6];

    // Read 6 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 6, i2c_timeout);
 8005412:	2364      	movs	r3, #100	; 0x64
 8005414:	9302      	str	r3, [sp, #8]
 8005416:	2306      	movs	r3, #6
 8005418:	9301      	str	r3, [sp, #4]
 800541a:	f107 0308 	add.w	r3, r7, #8
 800541e:	9300      	str	r3, [sp, #0]
 8005420:	2301      	movs	r3, #1
 8005422:	223b      	movs	r2, #59	; 0x3b
 8005424:	21d0      	movs	r1, #208	; 0xd0
 8005426:	6878      	ldr	r0, [r7, #4]
 8005428:	f7fd f87a 	bl	8002520 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 800542c:	7a3b      	ldrb	r3, [r7, #8]
 800542e:	021b      	lsls	r3, r3, #8
 8005430:	b21a      	sxth	r2, r3
 8005432:	7a7b      	ldrb	r3, [r7, #9]
 8005434:	b21b      	sxth	r3, r3
 8005436:	4313      	orrs	r3, r2
 8005438:	b21a      	sxth	r2, r3
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 800543e:	7abb      	ldrb	r3, [r7, #10]
 8005440:	021b      	lsls	r3, r3, #8
 8005442:	b21a      	sxth	r2, r3
 8005444:	7afb      	ldrb	r3, [r7, #11]
 8005446:	b21b      	sxth	r3, r3
 8005448:	4313      	orrs	r3, r2
 800544a:	b21a      	sxth	r2, r3
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 8005450:	7b3b      	ldrb	r3, [r7, #12]
 8005452:	021b      	lsls	r3, r3, #8
 8005454:	b21a      	sxth	r2, r3
 8005456:	7b7b      	ldrb	r3, [r7, #13]
 8005458:	b21b      	sxth	r3, r3
 800545a:	4313      	orrs	r3, r2
 800545c:	b21a      	sxth	r2, r3
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	809a      	strh	r2, [r3, #4]
    /*** convert the RAW values into acceleration in 'g'
         we have to divide according to the Full scale value set in FS_SEL
         I have configured FS_SEL = 0. So I am dividing by 16384.0
         for more details check ACCEL_CONFIG Register              ****/

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005468:	4618      	mov	r0, r3
 800546a:	f7fb f863 	bl	8000534 <__aeabi_i2d>
 800546e:	f04f 0200 	mov.w	r2, #0
 8005472:	4b19      	ldr	r3, [pc, #100]	; (80054d8 <MPU6050_Read_Accel+0xd0>)
 8005474:	f7fb f9f2 	bl	800085c <__aeabi_ddiv>
 8005478:	4602      	mov	r2, r0
 800547a:	460b      	mov	r3, r1
 800547c:	6839      	ldr	r1, [r7, #0]
 800547e:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005488:	4618      	mov	r0, r3
 800548a:	f7fb f853 	bl	8000534 <__aeabi_i2d>
 800548e:	f04f 0200 	mov.w	r2, #0
 8005492:	4b11      	ldr	r3, [pc, #68]	; (80054d8 <MPU6050_Read_Accel+0xd0>)
 8005494:	f7fb f9e2 	bl	800085c <__aeabi_ddiv>
 8005498:	4602      	mov	r2, r0
 800549a:	460b      	mov	r3, r1
 800549c:	6839      	ldr	r1, [r7, #0]
 800549e:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80054a8:	4618      	mov	r0, r3
 80054aa:	f7fb f843 	bl	8000534 <__aeabi_i2d>
 80054ae:	a308      	add	r3, pc, #32	; (adr r3, 80054d0 <MPU6050_Read_Accel+0xc8>)
 80054b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054b4:	f7fb f9d2 	bl	800085c <__aeabi_ddiv>
 80054b8:	4602      	mov	r2, r0
 80054ba:	460b      	mov	r3, r1
 80054bc:	6839      	ldr	r1, [r7, #0]
 80054be:	e9c1 2306 	strd	r2, r3, [r1, #24]
}
 80054c2:	bf00      	nop
 80054c4:	3710      	adds	r7, #16
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}
 80054ca:	bf00      	nop
 80054cc:	f3af 8000 	nop.w
 80054d0:	00000000 	.word	0x00000000
 80054d4:	40cc2900 	.word	0x40cc2900
 80054d8:	40d00000 	.word	0x40d00000

080054dc <__NVIC_SetPriority>:
{
 80054dc:	b480      	push	{r7}
 80054de:	b083      	sub	sp, #12
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	4603      	mov	r3, r0
 80054e4:	6039      	str	r1, [r7, #0]
 80054e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80054e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	db0a      	blt.n	8005506 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	b2da      	uxtb	r2, r3
 80054f4:	490c      	ldr	r1, [pc, #48]	; (8005528 <__NVIC_SetPriority+0x4c>)
 80054f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054fa:	0112      	lsls	r2, r2, #4
 80054fc:	b2d2      	uxtb	r2, r2
 80054fe:	440b      	add	r3, r1
 8005500:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005504:	e00a      	b.n	800551c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	b2da      	uxtb	r2, r3
 800550a:	4908      	ldr	r1, [pc, #32]	; (800552c <__NVIC_SetPriority+0x50>)
 800550c:	79fb      	ldrb	r3, [r7, #7]
 800550e:	f003 030f 	and.w	r3, r3, #15
 8005512:	3b04      	subs	r3, #4
 8005514:	0112      	lsls	r2, r2, #4
 8005516:	b2d2      	uxtb	r2, r2
 8005518:	440b      	add	r3, r1
 800551a:	761a      	strb	r2, [r3, #24]
}
 800551c:	bf00      	nop
 800551e:	370c      	adds	r7, #12
 8005520:	46bd      	mov	sp, r7
 8005522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005526:	4770      	bx	lr
 8005528:	e000e100 	.word	0xe000e100
 800552c:	e000ed00 	.word	0xe000ed00

08005530 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005530:	b580      	push	{r7, lr}
 8005532:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005534:	2100      	movs	r1, #0
 8005536:	f06f 0004 	mvn.w	r0, #4
 800553a:	f7ff ffcf 	bl	80054dc <__NVIC_SetPriority>
#endif
}
 800553e:	bf00      	nop
 8005540:	bd80      	pop	{r7, pc}
	...

08005544 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005544:	b480      	push	{r7}
 8005546:	b083      	sub	sp, #12
 8005548:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800554a:	f3ef 8305 	mrs	r3, IPSR
 800554e:	603b      	str	r3, [r7, #0]
  return(result);
 8005550:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005552:	2b00      	cmp	r3, #0
 8005554:	d003      	beq.n	800555e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005556:	f06f 0305 	mvn.w	r3, #5
 800555a:	607b      	str	r3, [r7, #4]
 800555c:	e00c      	b.n	8005578 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800555e:	4b0a      	ldr	r3, [pc, #40]	; (8005588 <osKernelInitialize+0x44>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d105      	bne.n	8005572 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005566:	4b08      	ldr	r3, [pc, #32]	; (8005588 <osKernelInitialize+0x44>)
 8005568:	2201      	movs	r2, #1
 800556a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800556c:	2300      	movs	r3, #0
 800556e:	607b      	str	r3, [r7, #4]
 8005570:	e002      	b.n	8005578 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005572:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005576:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005578:	687b      	ldr	r3, [r7, #4]
}
 800557a:	4618      	mov	r0, r3
 800557c:	370c      	adds	r7, #12
 800557e:	46bd      	mov	sp, r7
 8005580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005584:	4770      	bx	lr
 8005586:	bf00      	nop
 8005588:	200002e8 	.word	0x200002e8

0800558c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800558c:	b580      	push	{r7, lr}
 800558e:	b082      	sub	sp, #8
 8005590:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005592:	f3ef 8305 	mrs	r3, IPSR
 8005596:	603b      	str	r3, [r7, #0]
  return(result);
 8005598:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800559a:	2b00      	cmp	r3, #0
 800559c:	d003      	beq.n	80055a6 <osKernelStart+0x1a>
    stat = osErrorISR;
 800559e:	f06f 0305 	mvn.w	r3, #5
 80055a2:	607b      	str	r3, [r7, #4]
 80055a4:	e010      	b.n	80055c8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80055a6:	4b0b      	ldr	r3, [pc, #44]	; (80055d4 <osKernelStart+0x48>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	2b01      	cmp	r3, #1
 80055ac:	d109      	bne.n	80055c2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80055ae:	f7ff ffbf 	bl	8005530 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80055b2:	4b08      	ldr	r3, [pc, #32]	; (80055d4 <osKernelStart+0x48>)
 80055b4:	2202      	movs	r2, #2
 80055b6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80055b8:	f001 f816 	bl	80065e8 <vTaskStartScheduler>
      stat = osOK;
 80055bc:	2300      	movs	r3, #0
 80055be:	607b      	str	r3, [r7, #4]
 80055c0:	e002      	b.n	80055c8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80055c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80055c6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80055c8:	687b      	ldr	r3, [r7, #4]
}
 80055ca:	4618      	mov	r0, r3
 80055cc:	3708      	adds	r7, #8
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}
 80055d2:	bf00      	nop
 80055d4:	200002e8 	.word	0x200002e8

080055d8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80055d8:	b580      	push	{r7, lr}
 80055da:	b08e      	sub	sp, #56	; 0x38
 80055dc:	af04      	add	r7, sp, #16
 80055de:	60f8      	str	r0, [r7, #12]
 80055e0:	60b9      	str	r1, [r7, #8]
 80055e2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80055e4:	2300      	movs	r3, #0
 80055e6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80055e8:	f3ef 8305 	mrs	r3, IPSR
 80055ec:	617b      	str	r3, [r7, #20]
  return(result);
 80055ee:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d17e      	bne.n	80056f2 <osThreadNew+0x11a>
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d07b      	beq.n	80056f2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80055fa:	2380      	movs	r3, #128	; 0x80
 80055fc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80055fe:	2318      	movs	r3, #24
 8005600:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005602:	2300      	movs	r3, #0
 8005604:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8005606:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800560a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d045      	beq.n	800569e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d002      	beq.n	8005620 <osThreadNew+0x48>
        name = attr->name;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	699b      	ldr	r3, [r3, #24]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d002      	beq.n	800562e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	699b      	ldr	r3, [r3, #24]
 800562c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800562e:	69fb      	ldr	r3, [r7, #28]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d008      	beq.n	8005646 <osThreadNew+0x6e>
 8005634:	69fb      	ldr	r3, [r7, #28]
 8005636:	2b38      	cmp	r3, #56	; 0x38
 8005638:	d805      	bhi.n	8005646 <osThreadNew+0x6e>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	f003 0301 	and.w	r3, r3, #1
 8005642:	2b00      	cmp	r3, #0
 8005644:	d001      	beq.n	800564a <osThreadNew+0x72>
        return (NULL);
 8005646:	2300      	movs	r3, #0
 8005648:	e054      	b.n	80056f4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	695b      	ldr	r3, [r3, #20]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d003      	beq.n	800565a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	695b      	ldr	r3, [r3, #20]
 8005656:	089b      	lsrs	r3, r3, #2
 8005658:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d00e      	beq.n	8005680 <osThreadNew+0xa8>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	68db      	ldr	r3, [r3, #12]
 8005666:	2b5b      	cmp	r3, #91	; 0x5b
 8005668:	d90a      	bls.n	8005680 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800566e:	2b00      	cmp	r3, #0
 8005670:	d006      	beq.n	8005680 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	695b      	ldr	r3, [r3, #20]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d002      	beq.n	8005680 <osThreadNew+0xa8>
        mem = 1;
 800567a:	2301      	movs	r3, #1
 800567c:	61bb      	str	r3, [r7, #24]
 800567e:	e010      	b.n	80056a2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	689b      	ldr	r3, [r3, #8]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d10c      	bne.n	80056a2 <osThreadNew+0xca>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	68db      	ldr	r3, [r3, #12]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d108      	bne.n	80056a2 <osThreadNew+0xca>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	691b      	ldr	r3, [r3, #16]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d104      	bne.n	80056a2 <osThreadNew+0xca>
          mem = 0;
 8005698:	2300      	movs	r3, #0
 800569a:	61bb      	str	r3, [r7, #24]
 800569c:	e001      	b.n	80056a2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800569e:	2300      	movs	r3, #0
 80056a0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80056a2:	69bb      	ldr	r3, [r7, #24]
 80056a4:	2b01      	cmp	r3, #1
 80056a6:	d110      	bne.n	80056ca <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80056ac:	687a      	ldr	r2, [r7, #4]
 80056ae:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80056b0:	9202      	str	r2, [sp, #8]
 80056b2:	9301      	str	r3, [sp, #4]
 80056b4:	69fb      	ldr	r3, [r7, #28]
 80056b6:	9300      	str	r3, [sp, #0]
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	6a3a      	ldr	r2, [r7, #32]
 80056bc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80056be:	68f8      	ldr	r0, [r7, #12]
 80056c0:	f000 fdf0 	bl	80062a4 <xTaskCreateStatic>
 80056c4:	4603      	mov	r3, r0
 80056c6:	613b      	str	r3, [r7, #16]
 80056c8:	e013      	b.n	80056f2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80056ca:	69bb      	ldr	r3, [r7, #24]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d110      	bne.n	80056f2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80056d0:	6a3b      	ldr	r3, [r7, #32]
 80056d2:	b29a      	uxth	r2, r3
 80056d4:	f107 0310 	add.w	r3, r7, #16
 80056d8:	9301      	str	r3, [sp, #4]
 80056da:	69fb      	ldr	r3, [r7, #28]
 80056dc:	9300      	str	r3, [sp, #0]
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80056e2:	68f8      	ldr	r0, [r7, #12]
 80056e4:	f000 fe3b 	bl	800635e <xTaskCreate>
 80056e8:	4603      	mov	r3, r0
 80056ea:	2b01      	cmp	r3, #1
 80056ec:	d001      	beq.n	80056f2 <osThreadNew+0x11a>
            hTask = NULL;
 80056ee:	2300      	movs	r3, #0
 80056f0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80056f2:	693b      	ldr	r3, [r7, #16]
}
 80056f4:	4618      	mov	r0, r3
 80056f6:	3728      	adds	r7, #40	; 0x28
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bd80      	pop	{r7, pc}

080056fc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80056fc:	b480      	push	{r7}
 80056fe:	b085      	sub	sp, #20
 8005700:	af00      	add	r7, sp, #0
 8005702:	60f8      	str	r0, [r7, #12]
 8005704:	60b9      	str	r1, [r7, #8]
 8005706:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	4a07      	ldr	r2, [pc, #28]	; (8005728 <vApplicationGetIdleTaskMemory+0x2c>)
 800570c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	4a06      	ldr	r2, [pc, #24]	; (800572c <vApplicationGetIdleTaskMemory+0x30>)
 8005712:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2280      	movs	r2, #128	; 0x80
 8005718:	601a      	str	r2, [r3, #0]
}
 800571a:	bf00      	nop
 800571c:	3714      	adds	r7, #20
 800571e:	46bd      	mov	sp, r7
 8005720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005724:	4770      	bx	lr
 8005726:	bf00      	nop
 8005728:	200002ec 	.word	0x200002ec
 800572c:	20000348 	.word	0x20000348

08005730 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005730:	b480      	push	{r7}
 8005732:	b085      	sub	sp, #20
 8005734:	af00      	add	r7, sp, #0
 8005736:	60f8      	str	r0, [r7, #12]
 8005738:	60b9      	str	r1, [r7, #8]
 800573a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	4a07      	ldr	r2, [pc, #28]	; (800575c <vApplicationGetTimerTaskMemory+0x2c>)
 8005740:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	4a06      	ldr	r2, [pc, #24]	; (8005760 <vApplicationGetTimerTaskMemory+0x30>)
 8005746:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800574e:	601a      	str	r2, [r3, #0]
}
 8005750:	bf00      	nop
 8005752:	3714      	adds	r7, #20
 8005754:	46bd      	mov	sp, r7
 8005756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575a:	4770      	bx	lr
 800575c:	20000548 	.word	0x20000548
 8005760:	200005a4 	.word	0x200005a4

08005764 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005764:	b480      	push	{r7}
 8005766:	b083      	sub	sp, #12
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	f103 0208 	add.w	r2, r3, #8
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800577c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	f103 0208 	add.w	r2, r3, #8
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	f103 0208 	add.w	r2, r3, #8
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2200      	movs	r2, #0
 8005796:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005798:	bf00      	nop
 800579a:	370c      	adds	r7, #12
 800579c:	46bd      	mov	sp, r7
 800579e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a2:	4770      	bx	lr

080057a4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80057a4:	b480      	push	{r7}
 80057a6:	b083      	sub	sp, #12
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2200      	movs	r2, #0
 80057b0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80057b2:	bf00      	nop
 80057b4:	370c      	adds	r7, #12
 80057b6:	46bd      	mov	sp, r7
 80057b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057bc:	4770      	bx	lr

080057be <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80057be:	b480      	push	{r7}
 80057c0:	b085      	sub	sp, #20
 80057c2:	af00      	add	r7, sp, #0
 80057c4:	6078      	str	r0, [r7, #4]
 80057c6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	68fa      	ldr	r2, [r7, #12]
 80057d2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	689a      	ldr	r2, [r3, #8]
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	689b      	ldr	r3, [r3, #8]
 80057e0:	683a      	ldr	r2, [r7, #0]
 80057e2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	683a      	ldr	r2, [r7, #0]
 80057e8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	687a      	ldr	r2, [r7, #4]
 80057ee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	1c5a      	adds	r2, r3, #1
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	601a      	str	r2, [r3, #0]
}
 80057fa:	bf00      	nop
 80057fc:	3714      	adds	r7, #20
 80057fe:	46bd      	mov	sp, r7
 8005800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005804:	4770      	bx	lr

08005806 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005806:	b480      	push	{r7}
 8005808:	b085      	sub	sp, #20
 800580a:	af00      	add	r7, sp, #0
 800580c:	6078      	str	r0, [r7, #4]
 800580e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800581c:	d103      	bne.n	8005826 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	691b      	ldr	r3, [r3, #16]
 8005822:	60fb      	str	r3, [r7, #12]
 8005824:	e00c      	b.n	8005840 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	3308      	adds	r3, #8
 800582a:	60fb      	str	r3, [r7, #12]
 800582c:	e002      	b.n	8005834 <vListInsert+0x2e>
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	60fb      	str	r3, [r7, #12]
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	68ba      	ldr	r2, [r7, #8]
 800583c:	429a      	cmp	r2, r3
 800583e:	d2f6      	bcs.n	800582e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	685a      	ldr	r2, [r3, #4]
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	683a      	ldr	r2, [r7, #0]
 800584e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	68fa      	ldr	r2, [r7, #12]
 8005854:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	683a      	ldr	r2, [r7, #0]
 800585a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	687a      	ldr	r2, [r7, #4]
 8005860:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	1c5a      	adds	r2, r3, #1
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	601a      	str	r2, [r3, #0]
}
 800586c:	bf00      	nop
 800586e:	3714      	adds	r7, #20
 8005870:	46bd      	mov	sp, r7
 8005872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005876:	4770      	bx	lr

08005878 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005878:	b480      	push	{r7}
 800587a:	b085      	sub	sp, #20
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	691b      	ldr	r3, [r3, #16]
 8005884:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	687a      	ldr	r2, [r7, #4]
 800588c:	6892      	ldr	r2, [r2, #8]
 800588e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	689b      	ldr	r3, [r3, #8]
 8005894:	687a      	ldr	r2, [r7, #4]
 8005896:	6852      	ldr	r2, [r2, #4]
 8005898:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	687a      	ldr	r2, [r7, #4]
 80058a0:	429a      	cmp	r2, r3
 80058a2:	d103      	bne.n	80058ac <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	689a      	ldr	r2, [r3, #8]
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2200      	movs	r2, #0
 80058b0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	1e5a      	subs	r2, r3, #1
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
}
 80058c0:	4618      	mov	r0, r3
 80058c2:	3714      	adds	r7, #20
 80058c4:	46bd      	mov	sp, r7
 80058c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ca:	4770      	bx	lr

080058cc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b084      	sub	sp, #16
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
 80058d4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d10a      	bne.n	80058f6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80058e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058e4:	f383 8811 	msr	BASEPRI, r3
 80058e8:	f3bf 8f6f 	isb	sy
 80058ec:	f3bf 8f4f 	dsb	sy
 80058f0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80058f2:	bf00      	nop
 80058f4:	e7fe      	b.n	80058f4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80058f6:	f002 f81d 	bl	8007934 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681a      	ldr	r2, [r3, #0]
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005902:	68f9      	ldr	r1, [r7, #12]
 8005904:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005906:	fb01 f303 	mul.w	r3, r1, r3
 800590a:	441a      	add	r2, r3
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2200      	movs	r2, #0
 8005914:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681a      	ldr	r2, [r3, #0]
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681a      	ldr	r2, [r3, #0]
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005926:	3b01      	subs	r3, #1
 8005928:	68f9      	ldr	r1, [r7, #12]
 800592a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800592c:	fb01 f303 	mul.w	r3, r1, r3
 8005930:	441a      	add	r2, r3
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	22ff      	movs	r2, #255	; 0xff
 800593a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	22ff      	movs	r2, #255	; 0xff
 8005942:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d114      	bne.n	8005976 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	691b      	ldr	r3, [r3, #16]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d01a      	beq.n	800598a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	3310      	adds	r3, #16
 8005958:	4618      	mov	r0, r3
 800595a:	f001 f8cf 	bl	8006afc <xTaskRemoveFromEventList>
 800595e:	4603      	mov	r3, r0
 8005960:	2b00      	cmp	r3, #0
 8005962:	d012      	beq.n	800598a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005964:	4b0c      	ldr	r3, [pc, #48]	; (8005998 <xQueueGenericReset+0xcc>)
 8005966:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800596a:	601a      	str	r2, [r3, #0]
 800596c:	f3bf 8f4f 	dsb	sy
 8005970:	f3bf 8f6f 	isb	sy
 8005974:	e009      	b.n	800598a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	3310      	adds	r3, #16
 800597a:	4618      	mov	r0, r3
 800597c:	f7ff fef2 	bl	8005764 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	3324      	adds	r3, #36	; 0x24
 8005984:	4618      	mov	r0, r3
 8005986:	f7ff feed 	bl	8005764 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800598a:	f002 f803 	bl	8007994 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800598e:	2301      	movs	r3, #1
}
 8005990:	4618      	mov	r0, r3
 8005992:	3710      	adds	r7, #16
 8005994:	46bd      	mov	sp, r7
 8005996:	bd80      	pop	{r7, pc}
 8005998:	e000ed04 	.word	0xe000ed04

0800599c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800599c:	b580      	push	{r7, lr}
 800599e:	b08e      	sub	sp, #56	; 0x38
 80059a0:	af02      	add	r7, sp, #8
 80059a2:	60f8      	str	r0, [r7, #12]
 80059a4:	60b9      	str	r1, [r7, #8]
 80059a6:	607a      	str	r2, [r7, #4]
 80059a8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d10a      	bne.n	80059c6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80059b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059b4:	f383 8811 	msr	BASEPRI, r3
 80059b8:	f3bf 8f6f 	isb	sy
 80059bc:	f3bf 8f4f 	dsb	sy
 80059c0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80059c2:	bf00      	nop
 80059c4:	e7fe      	b.n	80059c4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d10a      	bne.n	80059e2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80059cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059d0:	f383 8811 	msr	BASEPRI, r3
 80059d4:	f3bf 8f6f 	isb	sy
 80059d8:	f3bf 8f4f 	dsb	sy
 80059dc:	627b      	str	r3, [r7, #36]	; 0x24
}
 80059de:	bf00      	nop
 80059e0:	e7fe      	b.n	80059e0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d002      	beq.n	80059ee <xQueueGenericCreateStatic+0x52>
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d001      	beq.n	80059f2 <xQueueGenericCreateStatic+0x56>
 80059ee:	2301      	movs	r3, #1
 80059f0:	e000      	b.n	80059f4 <xQueueGenericCreateStatic+0x58>
 80059f2:	2300      	movs	r3, #0
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d10a      	bne.n	8005a0e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80059f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059fc:	f383 8811 	msr	BASEPRI, r3
 8005a00:	f3bf 8f6f 	isb	sy
 8005a04:	f3bf 8f4f 	dsb	sy
 8005a08:	623b      	str	r3, [r7, #32]
}
 8005a0a:	bf00      	nop
 8005a0c:	e7fe      	b.n	8005a0c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d102      	bne.n	8005a1a <xQueueGenericCreateStatic+0x7e>
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d101      	bne.n	8005a1e <xQueueGenericCreateStatic+0x82>
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	e000      	b.n	8005a20 <xQueueGenericCreateStatic+0x84>
 8005a1e:	2300      	movs	r3, #0
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d10a      	bne.n	8005a3a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005a24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a28:	f383 8811 	msr	BASEPRI, r3
 8005a2c:	f3bf 8f6f 	isb	sy
 8005a30:	f3bf 8f4f 	dsb	sy
 8005a34:	61fb      	str	r3, [r7, #28]
}
 8005a36:	bf00      	nop
 8005a38:	e7fe      	b.n	8005a38 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005a3a:	2350      	movs	r3, #80	; 0x50
 8005a3c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005a3e:	697b      	ldr	r3, [r7, #20]
 8005a40:	2b50      	cmp	r3, #80	; 0x50
 8005a42:	d00a      	beq.n	8005a5a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005a44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a48:	f383 8811 	msr	BASEPRI, r3
 8005a4c:	f3bf 8f6f 	isb	sy
 8005a50:	f3bf 8f4f 	dsb	sy
 8005a54:	61bb      	str	r3, [r7, #24]
}
 8005a56:	bf00      	nop
 8005a58:	e7fe      	b.n	8005a58 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005a5a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005a60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d00d      	beq.n	8005a82 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005a66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a68:	2201      	movs	r2, #1
 8005a6a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005a6e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005a72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a74:	9300      	str	r3, [sp, #0]
 8005a76:	4613      	mov	r3, r2
 8005a78:	687a      	ldr	r2, [r7, #4]
 8005a7a:	68b9      	ldr	r1, [r7, #8]
 8005a7c:	68f8      	ldr	r0, [r7, #12]
 8005a7e:	f000 f805 	bl	8005a8c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005a82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005a84:	4618      	mov	r0, r3
 8005a86:	3730      	adds	r7, #48	; 0x30
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bd80      	pop	{r7, pc}

08005a8c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b084      	sub	sp, #16
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	60f8      	str	r0, [r7, #12]
 8005a94:	60b9      	str	r1, [r7, #8]
 8005a96:	607a      	str	r2, [r7, #4]
 8005a98:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005a9a:	68bb      	ldr	r3, [r7, #8]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d103      	bne.n	8005aa8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005aa0:	69bb      	ldr	r3, [r7, #24]
 8005aa2:	69ba      	ldr	r2, [r7, #24]
 8005aa4:	601a      	str	r2, [r3, #0]
 8005aa6:	e002      	b.n	8005aae <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005aa8:	69bb      	ldr	r3, [r7, #24]
 8005aaa:	687a      	ldr	r2, [r7, #4]
 8005aac:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005aae:	69bb      	ldr	r3, [r7, #24]
 8005ab0:	68fa      	ldr	r2, [r7, #12]
 8005ab2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005ab4:	69bb      	ldr	r3, [r7, #24]
 8005ab6:	68ba      	ldr	r2, [r7, #8]
 8005ab8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005aba:	2101      	movs	r1, #1
 8005abc:	69b8      	ldr	r0, [r7, #24]
 8005abe:	f7ff ff05 	bl	80058cc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005ac2:	69bb      	ldr	r3, [r7, #24]
 8005ac4:	78fa      	ldrb	r2, [r7, #3]
 8005ac6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005aca:	bf00      	nop
 8005acc:	3710      	adds	r7, #16
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}
	...

08005ad4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b08e      	sub	sp, #56	; 0x38
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	60f8      	str	r0, [r7, #12]
 8005adc:	60b9      	str	r1, [r7, #8]
 8005ade:	607a      	str	r2, [r7, #4]
 8005ae0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005aea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d10a      	bne.n	8005b06 <xQueueGenericSend+0x32>
	__asm volatile
 8005af0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005af4:	f383 8811 	msr	BASEPRI, r3
 8005af8:	f3bf 8f6f 	isb	sy
 8005afc:	f3bf 8f4f 	dsb	sy
 8005b00:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005b02:	bf00      	nop
 8005b04:	e7fe      	b.n	8005b04 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d103      	bne.n	8005b14 <xQueueGenericSend+0x40>
 8005b0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d101      	bne.n	8005b18 <xQueueGenericSend+0x44>
 8005b14:	2301      	movs	r3, #1
 8005b16:	e000      	b.n	8005b1a <xQueueGenericSend+0x46>
 8005b18:	2300      	movs	r3, #0
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d10a      	bne.n	8005b34 <xQueueGenericSend+0x60>
	__asm volatile
 8005b1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b22:	f383 8811 	msr	BASEPRI, r3
 8005b26:	f3bf 8f6f 	isb	sy
 8005b2a:	f3bf 8f4f 	dsb	sy
 8005b2e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005b30:	bf00      	nop
 8005b32:	e7fe      	b.n	8005b32 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	2b02      	cmp	r3, #2
 8005b38:	d103      	bne.n	8005b42 <xQueueGenericSend+0x6e>
 8005b3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b3e:	2b01      	cmp	r3, #1
 8005b40:	d101      	bne.n	8005b46 <xQueueGenericSend+0x72>
 8005b42:	2301      	movs	r3, #1
 8005b44:	e000      	b.n	8005b48 <xQueueGenericSend+0x74>
 8005b46:	2300      	movs	r3, #0
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d10a      	bne.n	8005b62 <xQueueGenericSend+0x8e>
	__asm volatile
 8005b4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b50:	f383 8811 	msr	BASEPRI, r3
 8005b54:	f3bf 8f6f 	isb	sy
 8005b58:	f3bf 8f4f 	dsb	sy
 8005b5c:	623b      	str	r3, [r7, #32]
}
 8005b5e:	bf00      	nop
 8005b60:	e7fe      	b.n	8005b60 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005b62:	f001 f989 	bl	8006e78 <xTaskGetSchedulerState>
 8005b66:	4603      	mov	r3, r0
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d102      	bne.n	8005b72 <xQueueGenericSend+0x9e>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d101      	bne.n	8005b76 <xQueueGenericSend+0xa2>
 8005b72:	2301      	movs	r3, #1
 8005b74:	e000      	b.n	8005b78 <xQueueGenericSend+0xa4>
 8005b76:	2300      	movs	r3, #0
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d10a      	bne.n	8005b92 <xQueueGenericSend+0xbe>
	__asm volatile
 8005b7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b80:	f383 8811 	msr	BASEPRI, r3
 8005b84:	f3bf 8f6f 	isb	sy
 8005b88:	f3bf 8f4f 	dsb	sy
 8005b8c:	61fb      	str	r3, [r7, #28]
}
 8005b8e:	bf00      	nop
 8005b90:	e7fe      	b.n	8005b90 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005b92:	f001 fecf 	bl	8007934 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005b96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b98:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b9e:	429a      	cmp	r2, r3
 8005ba0:	d302      	bcc.n	8005ba8 <xQueueGenericSend+0xd4>
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	2b02      	cmp	r3, #2
 8005ba6:	d129      	bne.n	8005bfc <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005ba8:	683a      	ldr	r2, [r7, #0]
 8005baa:	68b9      	ldr	r1, [r7, #8]
 8005bac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005bae:	f000 fa0b 	bl	8005fc8 <prvCopyDataToQueue>
 8005bb2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005bb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d010      	beq.n	8005bde <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005bbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bbe:	3324      	adds	r3, #36	; 0x24
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	f000 ff9b 	bl	8006afc <xTaskRemoveFromEventList>
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d013      	beq.n	8005bf4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005bcc:	4b3f      	ldr	r3, [pc, #252]	; (8005ccc <xQueueGenericSend+0x1f8>)
 8005bce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005bd2:	601a      	str	r2, [r3, #0]
 8005bd4:	f3bf 8f4f 	dsb	sy
 8005bd8:	f3bf 8f6f 	isb	sy
 8005bdc:	e00a      	b.n	8005bf4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005bde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d007      	beq.n	8005bf4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005be4:	4b39      	ldr	r3, [pc, #228]	; (8005ccc <xQueueGenericSend+0x1f8>)
 8005be6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005bea:	601a      	str	r2, [r3, #0]
 8005bec:	f3bf 8f4f 	dsb	sy
 8005bf0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005bf4:	f001 fece 	bl	8007994 <vPortExitCritical>
				return pdPASS;
 8005bf8:	2301      	movs	r3, #1
 8005bfa:	e063      	b.n	8005cc4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d103      	bne.n	8005c0a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005c02:	f001 fec7 	bl	8007994 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005c06:	2300      	movs	r3, #0
 8005c08:	e05c      	b.n	8005cc4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005c0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d106      	bne.n	8005c1e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005c10:	f107 0314 	add.w	r3, r7, #20
 8005c14:	4618      	mov	r0, r3
 8005c16:	f000 ffd5 	bl	8006bc4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005c1e:	f001 feb9 	bl	8007994 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005c22:	f000 fd47 	bl	80066b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005c26:	f001 fe85 	bl	8007934 <vPortEnterCritical>
 8005c2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c2c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005c30:	b25b      	sxtb	r3, r3
 8005c32:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005c36:	d103      	bne.n	8005c40 <xQueueGenericSend+0x16c>
 8005c38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c42:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005c46:	b25b      	sxtb	r3, r3
 8005c48:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005c4c:	d103      	bne.n	8005c56 <xQueueGenericSend+0x182>
 8005c4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c50:	2200      	movs	r2, #0
 8005c52:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005c56:	f001 fe9d 	bl	8007994 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005c5a:	1d3a      	adds	r2, r7, #4
 8005c5c:	f107 0314 	add.w	r3, r7, #20
 8005c60:	4611      	mov	r1, r2
 8005c62:	4618      	mov	r0, r3
 8005c64:	f000 ffc4 	bl	8006bf0 <xTaskCheckForTimeOut>
 8005c68:	4603      	mov	r3, r0
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d124      	bne.n	8005cb8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005c6e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005c70:	f000 faa2 	bl	80061b8 <prvIsQueueFull>
 8005c74:	4603      	mov	r3, r0
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d018      	beq.n	8005cac <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005c7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c7c:	3310      	adds	r3, #16
 8005c7e:	687a      	ldr	r2, [r7, #4]
 8005c80:	4611      	mov	r1, r2
 8005c82:	4618      	mov	r0, r3
 8005c84:	f000 feea 	bl	8006a5c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005c88:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005c8a:	f000 fa2d 	bl	80060e8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005c8e:	f000 fd1f 	bl	80066d0 <xTaskResumeAll>
 8005c92:	4603      	mov	r3, r0
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	f47f af7c 	bne.w	8005b92 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8005c9a:	4b0c      	ldr	r3, [pc, #48]	; (8005ccc <xQueueGenericSend+0x1f8>)
 8005c9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ca0:	601a      	str	r2, [r3, #0]
 8005ca2:	f3bf 8f4f 	dsb	sy
 8005ca6:	f3bf 8f6f 	isb	sy
 8005caa:	e772      	b.n	8005b92 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005cac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005cae:	f000 fa1b 	bl	80060e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005cb2:	f000 fd0d 	bl	80066d0 <xTaskResumeAll>
 8005cb6:	e76c      	b.n	8005b92 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005cb8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005cba:	f000 fa15 	bl	80060e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005cbe:	f000 fd07 	bl	80066d0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005cc2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	3738      	adds	r7, #56	; 0x38
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	bd80      	pop	{r7, pc}
 8005ccc:	e000ed04 	.word	0xe000ed04

08005cd0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b090      	sub	sp, #64	; 0x40
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	60f8      	str	r0, [r7, #12]
 8005cd8:	60b9      	str	r1, [r7, #8]
 8005cda:	607a      	str	r2, [r7, #4]
 8005cdc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8005ce2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d10a      	bne.n	8005cfe <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8005ce8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cec:	f383 8811 	msr	BASEPRI, r3
 8005cf0:	f3bf 8f6f 	isb	sy
 8005cf4:	f3bf 8f4f 	dsb	sy
 8005cf8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005cfa:	bf00      	nop
 8005cfc:	e7fe      	b.n	8005cfc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d103      	bne.n	8005d0c <xQueueGenericSendFromISR+0x3c>
 8005d04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d101      	bne.n	8005d10 <xQueueGenericSendFromISR+0x40>
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	e000      	b.n	8005d12 <xQueueGenericSendFromISR+0x42>
 8005d10:	2300      	movs	r3, #0
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d10a      	bne.n	8005d2c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8005d16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d1a:	f383 8811 	msr	BASEPRI, r3
 8005d1e:	f3bf 8f6f 	isb	sy
 8005d22:	f3bf 8f4f 	dsb	sy
 8005d26:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005d28:	bf00      	nop
 8005d2a:	e7fe      	b.n	8005d2a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	2b02      	cmp	r3, #2
 8005d30:	d103      	bne.n	8005d3a <xQueueGenericSendFromISR+0x6a>
 8005d32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d36:	2b01      	cmp	r3, #1
 8005d38:	d101      	bne.n	8005d3e <xQueueGenericSendFromISR+0x6e>
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	e000      	b.n	8005d40 <xQueueGenericSendFromISR+0x70>
 8005d3e:	2300      	movs	r3, #0
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d10a      	bne.n	8005d5a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8005d44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d48:	f383 8811 	msr	BASEPRI, r3
 8005d4c:	f3bf 8f6f 	isb	sy
 8005d50:	f3bf 8f4f 	dsb	sy
 8005d54:	623b      	str	r3, [r7, #32]
}
 8005d56:	bf00      	nop
 8005d58:	e7fe      	b.n	8005d58 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005d5a:	f001 fecd 	bl	8007af8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005d5e:	f3ef 8211 	mrs	r2, BASEPRI
 8005d62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d66:	f383 8811 	msr	BASEPRI, r3
 8005d6a:	f3bf 8f6f 	isb	sy
 8005d6e:	f3bf 8f4f 	dsb	sy
 8005d72:	61fa      	str	r2, [r7, #28]
 8005d74:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005d76:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005d78:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005d7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d82:	429a      	cmp	r2, r3
 8005d84:	d302      	bcc.n	8005d8c <xQueueGenericSendFromISR+0xbc>
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	2b02      	cmp	r3, #2
 8005d8a:	d12f      	bne.n	8005dec <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005d8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d8e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005d92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005d96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d9a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005d9c:	683a      	ldr	r2, [r7, #0]
 8005d9e:	68b9      	ldr	r1, [r7, #8]
 8005da0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005da2:	f000 f911 	bl	8005fc8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005da6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8005daa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005dae:	d112      	bne.n	8005dd6 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005db0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d016      	beq.n	8005de6 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005db8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dba:	3324      	adds	r3, #36	; 0x24
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	f000 fe9d 	bl	8006afc <xTaskRemoveFromEventList>
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d00e      	beq.n	8005de6 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d00b      	beq.n	8005de6 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2201      	movs	r2, #1
 8005dd2:	601a      	str	r2, [r3, #0]
 8005dd4:	e007      	b.n	8005de6 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005dd6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005dda:	3301      	adds	r3, #1
 8005ddc:	b2db      	uxtb	r3, r3
 8005dde:	b25a      	sxtb	r2, r3
 8005de0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005de2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005de6:	2301      	movs	r3, #1
 8005de8:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8005dea:	e001      	b.n	8005df0 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005dec:	2300      	movs	r3, #0
 8005dee:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005df0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005df2:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005dfa:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005dfc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8005dfe:	4618      	mov	r0, r3
 8005e00:	3740      	adds	r7, #64	; 0x40
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bd80      	pop	{r7, pc}
	...

08005e08 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b08c      	sub	sp, #48	; 0x30
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	60f8      	str	r0, [r7, #12]
 8005e10:	60b9      	str	r1, [r7, #8]
 8005e12:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005e14:	2300      	movs	r3, #0
 8005e16:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005e1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d10a      	bne.n	8005e38 <xQueueReceive+0x30>
	__asm volatile
 8005e22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e26:	f383 8811 	msr	BASEPRI, r3
 8005e2a:	f3bf 8f6f 	isb	sy
 8005e2e:	f3bf 8f4f 	dsb	sy
 8005e32:	623b      	str	r3, [r7, #32]
}
 8005e34:	bf00      	nop
 8005e36:	e7fe      	b.n	8005e36 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d103      	bne.n	8005e46 <xQueueReceive+0x3e>
 8005e3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d101      	bne.n	8005e4a <xQueueReceive+0x42>
 8005e46:	2301      	movs	r3, #1
 8005e48:	e000      	b.n	8005e4c <xQueueReceive+0x44>
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d10a      	bne.n	8005e66 <xQueueReceive+0x5e>
	__asm volatile
 8005e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e54:	f383 8811 	msr	BASEPRI, r3
 8005e58:	f3bf 8f6f 	isb	sy
 8005e5c:	f3bf 8f4f 	dsb	sy
 8005e60:	61fb      	str	r3, [r7, #28]
}
 8005e62:	bf00      	nop
 8005e64:	e7fe      	b.n	8005e64 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005e66:	f001 f807 	bl	8006e78 <xTaskGetSchedulerState>
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d102      	bne.n	8005e76 <xQueueReceive+0x6e>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d101      	bne.n	8005e7a <xQueueReceive+0x72>
 8005e76:	2301      	movs	r3, #1
 8005e78:	e000      	b.n	8005e7c <xQueueReceive+0x74>
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d10a      	bne.n	8005e96 <xQueueReceive+0x8e>
	__asm volatile
 8005e80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e84:	f383 8811 	msr	BASEPRI, r3
 8005e88:	f3bf 8f6f 	isb	sy
 8005e8c:	f3bf 8f4f 	dsb	sy
 8005e90:	61bb      	str	r3, [r7, #24]
}
 8005e92:	bf00      	nop
 8005e94:	e7fe      	b.n	8005e94 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005e96:	f001 fd4d 	bl	8007934 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e9e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d01f      	beq.n	8005ee6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005ea6:	68b9      	ldr	r1, [r7, #8]
 8005ea8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005eaa:	f000 f8f7 	bl	800609c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eb0:	1e5a      	subs	r2, r3, #1
 8005eb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eb4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005eb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eb8:	691b      	ldr	r3, [r3, #16]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d00f      	beq.n	8005ede <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005ebe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ec0:	3310      	adds	r3, #16
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	f000 fe1a 	bl	8006afc <xTaskRemoveFromEventList>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d007      	beq.n	8005ede <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005ece:	4b3d      	ldr	r3, [pc, #244]	; (8005fc4 <xQueueReceive+0x1bc>)
 8005ed0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ed4:	601a      	str	r2, [r3, #0]
 8005ed6:	f3bf 8f4f 	dsb	sy
 8005eda:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005ede:	f001 fd59 	bl	8007994 <vPortExitCritical>
				return pdPASS;
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	e069      	b.n	8005fba <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d103      	bne.n	8005ef4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005eec:	f001 fd52 	bl	8007994 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	e062      	b.n	8005fba <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005ef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d106      	bne.n	8005f08 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005efa:	f107 0310 	add.w	r3, r7, #16
 8005efe:	4618      	mov	r0, r3
 8005f00:	f000 fe60 	bl	8006bc4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005f04:	2301      	movs	r3, #1
 8005f06:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005f08:	f001 fd44 	bl	8007994 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005f0c:	f000 fbd2 	bl	80066b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005f10:	f001 fd10 	bl	8007934 <vPortEnterCritical>
 8005f14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f16:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005f1a:	b25b      	sxtb	r3, r3
 8005f1c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005f20:	d103      	bne.n	8005f2a <xQueueReceive+0x122>
 8005f22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f24:	2200      	movs	r2, #0
 8005f26:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f2c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005f30:	b25b      	sxtb	r3, r3
 8005f32:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005f36:	d103      	bne.n	8005f40 <xQueueReceive+0x138>
 8005f38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005f40:	f001 fd28 	bl	8007994 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005f44:	1d3a      	adds	r2, r7, #4
 8005f46:	f107 0310 	add.w	r3, r7, #16
 8005f4a:	4611      	mov	r1, r2
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	f000 fe4f 	bl	8006bf0 <xTaskCheckForTimeOut>
 8005f52:	4603      	mov	r3, r0
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d123      	bne.n	8005fa0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005f58:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005f5a:	f000 f917 	bl	800618c <prvIsQueueEmpty>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d017      	beq.n	8005f94 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005f64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f66:	3324      	adds	r3, #36	; 0x24
 8005f68:	687a      	ldr	r2, [r7, #4]
 8005f6a:	4611      	mov	r1, r2
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	f000 fd75 	bl	8006a5c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005f72:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005f74:	f000 f8b8 	bl	80060e8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005f78:	f000 fbaa 	bl	80066d0 <xTaskResumeAll>
 8005f7c:	4603      	mov	r3, r0
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d189      	bne.n	8005e96 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8005f82:	4b10      	ldr	r3, [pc, #64]	; (8005fc4 <xQueueReceive+0x1bc>)
 8005f84:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f88:	601a      	str	r2, [r3, #0]
 8005f8a:	f3bf 8f4f 	dsb	sy
 8005f8e:	f3bf 8f6f 	isb	sy
 8005f92:	e780      	b.n	8005e96 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005f94:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005f96:	f000 f8a7 	bl	80060e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005f9a:	f000 fb99 	bl	80066d0 <xTaskResumeAll>
 8005f9e:	e77a      	b.n	8005e96 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005fa0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005fa2:	f000 f8a1 	bl	80060e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005fa6:	f000 fb93 	bl	80066d0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005faa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005fac:	f000 f8ee 	bl	800618c <prvIsQueueEmpty>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	f43f af6f 	beq.w	8005e96 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005fb8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005fba:	4618      	mov	r0, r3
 8005fbc:	3730      	adds	r7, #48	; 0x30
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bd80      	pop	{r7, pc}
 8005fc2:	bf00      	nop
 8005fc4:	e000ed04 	.word	0xe000ed04

08005fc8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b086      	sub	sp, #24
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	60f8      	str	r0, [r7, #12]
 8005fd0:	60b9      	str	r1, [r7, #8]
 8005fd2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fdc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d10d      	bne.n	8006002 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d14d      	bne.n	800608a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	689b      	ldr	r3, [r3, #8]
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	f000 ff5e 	bl	8006eb4 <xTaskPriorityDisinherit>
 8005ff8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	609a      	str	r2, [r3, #8]
 8006000:	e043      	b.n	800608a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d119      	bne.n	800603c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	6858      	ldr	r0, [r3, #4]
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006010:	461a      	mov	r2, r3
 8006012:	68b9      	ldr	r1, [r7, #8]
 8006014:	f002 ffb5 	bl	8008f82 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	685a      	ldr	r2, [r3, #4]
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006020:	441a      	add	r2, r3
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	685a      	ldr	r2, [r3, #4]
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	689b      	ldr	r3, [r3, #8]
 800602e:	429a      	cmp	r2, r3
 8006030:	d32b      	bcc.n	800608a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681a      	ldr	r2, [r3, #0]
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	605a      	str	r2, [r3, #4]
 800603a:	e026      	b.n	800608a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	68d8      	ldr	r0, [r3, #12]
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006044:	461a      	mov	r2, r3
 8006046:	68b9      	ldr	r1, [r7, #8]
 8006048:	f002 ff9b 	bl	8008f82 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	68da      	ldr	r2, [r3, #12]
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006054:	425b      	negs	r3, r3
 8006056:	441a      	add	r2, r3
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	68da      	ldr	r2, [r3, #12]
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	429a      	cmp	r2, r3
 8006066:	d207      	bcs.n	8006078 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	689a      	ldr	r2, [r3, #8]
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006070:	425b      	negs	r3, r3
 8006072:	441a      	add	r2, r3
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2b02      	cmp	r3, #2
 800607c:	d105      	bne.n	800608a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800607e:	693b      	ldr	r3, [r7, #16]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d002      	beq.n	800608a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006084:	693b      	ldr	r3, [r7, #16]
 8006086:	3b01      	subs	r3, #1
 8006088:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800608a:	693b      	ldr	r3, [r7, #16]
 800608c:	1c5a      	adds	r2, r3, #1
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006092:	697b      	ldr	r3, [r7, #20]
}
 8006094:	4618      	mov	r0, r3
 8006096:	3718      	adds	r7, #24
 8006098:	46bd      	mov	sp, r7
 800609a:	bd80      	pop	{r7, pc}

0800609c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b082      	sub	sp, #8
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
 80060a4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d018      	beq.n	80060e0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	68da      	ldr	r2, [r3, #12]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060b6:	441a      	add	r2, r3
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	68da      	ldr	r2, [r3, #12]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	689b      	ldr	r3, [r3, #8]
 80060c4:	429a      	cmp	r2, r3
 80060c6:	d303      	bcc.n	80060d0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681a      	ldr	r2, [r3, #0]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	68d9      	ldr	r1, [r3, #12]
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060d8:	461a      	mov	r2, r3
 80060da:	6838      	ldr	r0, [r7, #0]
 80060dc:	f002 ff51 	bl	8008f82 <memcpy>
	}
}
 80060e0:	bf00      	nop
 80060e2:	3708      	adds	r7, #8
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bd80      	pop	{r7, pc}

080060e8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b084      	sub	sp, #16
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80060f0:	f001 fc20 	bl	8007934 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80060fa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80060fc:	e011      	b.n	8006122 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006102:	2b00      	cmp	r3, #0
 8006104:	d012      	beq.n	800612c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	3324      	adds	r3, #36	; 0x24
 800610a:	4618      	mov	r0, r3
 800610c:	f000 fcf6 	bl	8006afc <xTaskRemoveFromEventList>
 8006110:	4603      	mov	r3, r0
 8006112:	2b00      	cmp	r3, #0
 8006114:	d001      	beq.n	800611a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006116:	f000 fdcd 	bl	8006cb4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800611a:	7bfb      	ldrb	r3, [r7, #15]
 800611c:	3b01      	subs	r3, #1
 800611e:	b2db      	uxtb	r3, r3
 8006120:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006122:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006126:	2b00      	cmp	r3, #0
 8006128:	dce9      	bgt.n	80060fe <prvUnlockQueue+0x16>
 800612a:	e000      	b.n	800612e <prvUnlockQueue+0x46>
					break;
 800612c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	22ff      	movs	r2, #255	; 0xff
 8006132:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006136:	f001 fc2d 	bl	8007994 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800613a:	f001 fbfb 	bl	8007934 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006144:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006146:	e011      	b.n	800616c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	691b      	ldr	r3, [r3, #16]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d012      	beq.n	8006176 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	3310      	adds	r3, #16
 8006154:	4618      	mov	r0, r3
 8006156:	f000 fcd1 	bl	8006afc <xTaskRemoveFromEventList>
 800615a:	4603      	mov	r3, r0
 800615c:	2b00      	cmp	r3, #0
 800615e:	d001      	beq.n	8006164 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006160:	f000 fda8 	bl	8006cb4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006164:	7bbb      	ldrb	r3, [r7, #14]
 8006166:	3b01      	subs	r3, #1
 8006168:	b2db      	uxtb	r3, r3
 800616a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800616c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006170:	2b00      	cmp	r3, #0
 8006172:	dce9      	bgt.n	8006148 <prvUnlockQueue+0x60>
 8006174:	e000      	b.n	8006178 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006176:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	22ff      	movs	r2, #255	; 0xff
 800617c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006180:	f001 fc08 	bl	8007994 <vPortExitCritical>
}
 8006184:	bf00      	nop
 8006186:	3710      	adds	r7, #16
 8006188:	46bd      	mov	sp, r7
 800618a:	bd80      	pop	{r7, pc}

0800618c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b084      	sub	sp, #16
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006194:	f001 fbce 	bl	8007934 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800619c:	2b00      	cmp	r3, #0
 800619e:	d102      	bne.n	80061a6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80061a0:	2301      	movs	r3, #1
 80061a2:	60fb      	str	r3, [r7, #12]
 80061a4:	e001      	b.n	80061aa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80061a6:	2300      	movs	r3, #0
 80061a8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80061aa:	f001 fbf3 	bl	8007994 <vPortExitCritical>

	return xReturn;
 80061ae:	68fb      	ldr	r3, [r7, #12]
}
 80061b0:	4618      	mov	r0, r3
 80061b2:	3710      	adds	r7, #16
 80061b4:	46bd      	mov	sp, r7
 80061b6:	bd80      	pop	{r7, pc}

080061b8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b084      	sub	sp, #16
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80061c0:	f001 fbb8 	bl	8007934 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061cc:	429a      	cmp	r2, r3
 80061ce:	d102      	bne.n	80061d6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80061d0:	2301      	movs	r3, #1
 80061d2:	60fb      	str	r3, [r7, #12]
 80061d4:	e001      	b.n	80061da <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80061d6:	2300      	movs	r3, #0
 80061d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80061da:	f001 fbdb 	bl	8007994 <vPortExitCritical>

	return xReturn;
 80061de:	68fb      	ldr	r3, [r7, #12]
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	3710      	adds	r7, #16
 80061e4:	46bd      	mov	sp, r7
 80061e6:	bd80      	pop	{r7, pc}

080061e8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80061e8:	b480      	push	{r7}
 80061ea:	b085      	sub	sp, #20
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
 80061f0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80061f2:	2300      	movs	r3, #0
 80061f4:	60fb      	str	r3, [r7, #12]
 80061f6:	e014      	b.n	8006222 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80061f8:	4a0f      	ldr	r2, [pc, #60]	; (8006238 <vQueueAddToRegistry+0x50>)
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d10b      	bne.n	800621c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006204:	490c      	ldr	r1, [pc, #48]	; (8006238 <vQueueAddToRegistry+0x50>)
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	683a      	ldr	r2, [r7, #0]
 800620a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800620e:	4a0a      	ldr	r2, [pc, #40]	; (8006238 <vQueueAddToRegistry+0x50>)
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	00db      	lsls	r3, r3, #3
 8006214:	4413      	add	r3, r2
 8006216:	687a      	ldr	r2, [r7, #4]
 8006218:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800621a:	e006      	b.n	800622a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	3301      	adds	r3, #1
 8006220:	60fb      	str	r3, [r7, #12]
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	2b07      	cmp	r3, #7
 8006226:	d9e7      	bls.n	80061f8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006228:	bf00      	nop
 800622a:	bf00      	nop
 800622c:	3714      	adds	r7, #20
 800622e:	46bd      	mov	sp, r7
 8006230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006234:	4770      	bx	lr
 8006236:	bf00      	nop
 8006238:	200009a4 	.word	0x200009a4

0800623c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800623c:	b580      	push	{r7, lr}
 800623e:	b086      	sub	sp, #24
 8006240:	af00      	add	r7, sp, #0
 8006242:	60f8      	str	r0, [r7, #12]
 8006244:	60b9      	str	r1, [r7, #8]
 8006246:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800624c:	f001 fb72 	bl	8007934 <vPortEnterCritical>
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006256:	b25b      	sxtb	r3, r3
 8006258:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800625c:	d103      	bne.n	8006266 <vQueueWaitForMessageRestricted+0x2a>
 800625e:	697b      	ldr	r3, [r7, #20]
 8006260:	2200      	movs	r2, #0
 8006262:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006266:	697b      	ldr	r3, [r7, #20]
 8006268:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800626c:	b25b      	sxtb	r3, r3
 800626e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006272:	d103      	bne.n	800627c <vQueueWaitForMessageRestricted+0x40>
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	2200      	movs	r2, #0
 8006278:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800627c:	f001 fb8a 	bl	8007994 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006280:	697b      	ldr	r3, [r7, #20]
 8006282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006284:	2b00      	cmp	r3, #0
 8006286:	d106      	bne.n	8006296 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006288:	697b      	ldr	r3, [r7, #20]
 800628a:	3324      	adds	r3, #36	; 0x24
 800628c:	687a      	ldr	r2, [r7, #4]
 800628e:	68b9      	ldr	r1, [r7, #8]
 8006290:	4618      	mov	r0, r3
 8006292:	f000 fc07 	bl	8006aa4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006296:	6978      	ldr	r0, [r7, #20]
 8006298:	f7ff ff26 	bl	80060e8 <prvUnlockQueue>
	}
 800629c:	bf00      	nop
 800629e:	3718      	adds	r7, #24
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bd80      	pop	{r7, pc}

080062a4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b08e      	sub	sp, #56	; 0x38
 80062a8:	af04      	add	r7, sp, #16
 80062aa:	60f8      	str	r0, [r7, #12]
 80062ac:	60b9      	str	r1, [r7, #8]
 80062ae:	607a      	str	r2, [r7, #4]
 80062b0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80062b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d10a      	bne.n	80062ce <xTaskCreateStatic+0x2a>
	__asm volatile
 80062b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062bc:	f383 8811 	msr	BASEPRI, r3
 80062c0:	f3bf 8f6f 	isb	sy
 80062c4:	f3bf 8f4f 	dsb	sy
 80062c8:	623b      	str	r3, [r7, #32]
}
 80062ca:	bf00      	nop
 80062cc:	e7fe      	b.n	80062cc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80062ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d10a      	bne.n	80062ea <xTaskCreateStatic+0x46>
	__asm volatile
 80062d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062d8:	f383 8811 	msr	BASEPRI, r3
 80062dc:	f3bf 8f6f 	isb	sy
 80062e0:	f3bf 8f4f 	dsb	sy
 80062e4:	61fb      	str	r3, [r7, #28]
}
 80062e6:	bf00      	nop
 80062e8:	e7fe      	b.n	80062e8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80062ea:	235c      	movs	r3, #92	; 0x5c
 80062ec:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80062ee:	693b      	ldr	r3, [r7, #16]
 80062f0:	2b5c      	cmp	r3, #92	; 0x5c
 80062f2:	d00a      	beq.n	800630a <xTaskCreateStatic+0x66>
	__asm volatile
 80062f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062f8:	f383 8811 	msr	BASEPRI, r3
 80062fc:	f3bf 8f6f 	isb	sy
 8006300:	f3bf 8f4f 	dsb	sy
 8006304:	61bb      	str	r3, [r7, #24]
}
 8006306:	bf00      	nop
 8006308:	e7fe      	b.n	8006308 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800630a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800630c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800630e:	2b00      	cmp	r3, #0
 8006310:	d01e      	beq.n	8006350 <xTaskCreateStatic+0xac>
 8006312:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006314:	2b00      	cmp	r3, #0
 8006316:	d01b      	beq.n	8006350 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006318:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800631a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800631c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800631e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006320:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006324:	2202      	movs	r2, #2
 8006326:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800632a:	2300      	movs	r3, #0
 800632c:	9303      	str	r3, [sp, #12]
 800632e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006330:	9302      	str	r3, [sp, #8]
 8006332:	f107 0314 	add.w	r3, r7, #20
 8006336:	9301      	str	r3, [sp, #4]
 8006338:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800633a:	9300      	str	r3, [sp, #0]
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	687a      	ldr	r2, [r7, #4]
 8006340:	68b9      	ldr	r1, [r7, #8]
 8006342:	68f8      	ldr	r0, [r7, #12]
 8006344:	f000 f850 	bl	80063e8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006348:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800634a:	f000 f8dd 	bl	8006508 <prvAddNewTaskToReadyList>
 800634e:	e001      	b.n	8006354 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006350:	2300      	movs	r3, #0
 8006352:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006354:	697b      	ldr	r3, [r7, #20]
	}
 8006356:	4618      	mov	r0, r3
 8006358:	3728      	adds	r7, #40	; 0x28
 800635a:	46bd      	mov	sp, r7
 800635c:	bd80      	pop	{r7, pc}

0800635e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800635e:	b580      	push	{r7, lr}
 8006360:	b08c      	sub	sp, #48	; 0x30
 8006362:	af04      	add	r7, sp, #16
 8006364:	60f8      	str	r0, [r7, #12]
 8006366:	60b9      	str	r1, [r7, #8]
 8006368:	603b      	str	r3, [r7, #0]
 800636a:	4613      	mov	r3, r2
 800636c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800636e:	88fb      	ldrh	r3, [r7, #6]
 8006370:	009b      	lsls	r3, r3, #2
 8006372:	4618      	mov	r0, r3
 8006374:	f001 fc00 	bl	8007b78 <pvPortMalloc>
 8006378:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	2b00      	cmp	r3, #0
 800637e:	d00e      	beq.n	800639e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006380:	205c      	movs	r0, #92	; 0x5c
 8006382:	f001 fbf9 	bl	8007b78 <pvPortMalloc>
 8006386:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006388:	69fb      	ldr	r3, [r7, #28]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d003      	beq.n	8006396 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800638e:	69fb      	ldr	r3, [r7, #28]
 8006390:	697a      	ldr	r2, [r7, #20]
 8006392:	631a      	str	r2, [r3, #48]	; 0x30
 8006394:	e005      	b.n	80063a2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006396:	6978      	ldr	r0, [r7, #20]
 8006398:	f001 fcba 	bl	8007d10 <vPortFree>
 800639c:	e001      	b.n	80063a2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800639e:	2300      	movs	r3, #0
 80063a0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80063a2:	69fb      	ldr	r3, [r7, #28]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d017      	beq.n	80063d8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80063a8:	69fb      	ldr	r3, [r7, #28]
 80063aa:	2200      	movs	r2, #0
 80063ac:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80063b0:	88fa      	ldrh	r2, [r7, #6]
 80063b2:	2300      	movs	r3, #0
 80063b4:	9303      	str	r3, [sp, #12]
 80063b6:	69fb      	ldr	r3, [r7, #28]
 80063b8:	9302      	str	r3, [sp, #8]
 80063ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063bc:	9301      	str	r3, [sp, #4]
 80063be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063c0:	9300      	str	r3, [sp, #0]
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	68b9      	ldr	r1, [r7, #8]
 80063c6:	68f8      	ldr	r0, [r7, #12]
 80063c8:	f000 f80e 	bl	80063e8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80063cc:	69f8      	ldr	r0, [r7, #28]
 80063ce:	f000 f89b 	bl	8006508 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80063d2:	2301      	movs	r3, #1
 80063d4:	61bb      	str	r3, [r7, #24]
 80063d6:	e002      	b.n	80063de <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80063d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80063dc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80063de:	69bb      	ldr	r3, [r7, #24]
	}
 80063e0:	4618      	mov	r0, r3
 80063e2:	3720      	adds	r7, #32
 80063e4:	46bd      	mov	sp, r7
 80063e6:	bd80      	pop	{r7, pc}

080063e8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b088      	sub	sp, #32
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	60f8      	str	r0, [r7, #12]
 80063f0:	60b9      	str	r1, [r7, #8]
 80063f2:	607a      	str	r2, [r7, #4]
 80063f4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80063f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063f8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	009b      	lsls	r3, r3, #2
 80063fe:	461a      	mov	r2, r3
 8006400:	21a5      	movs	r1, #165	; 0xa5
 8006402:	f002 fd3e 	bl	8008e82 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006406:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006408:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006410:	3b01      	subs	r3, #1
 8006412:	009b      	lsls	r3, r3, #2
 8006414:	4413      	add	r3, r2
 8006416:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006418:	69bb      	ldr	r3, [r7, #24]
 800641a:	f023 0307 	bic.w	r3, r3, #7
 800641e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006420:	69bb      	ldr	r3, [r7, #24]
 8006422:	f003 0307 	and.w	r3, r3, #7
 8006426:	2b00      	cmp	r3, #0
 8006428:	d00a      	beq.n	8006440 <prvInitialiseNewTask+0x58>
	__asm volatile
 800642a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800642e:	f383 8811 	msr	BASEPRI, r3
 8006432:	f3bf 8f6f 	isb	sy
 8006436:	f3bf 8f4f 	dsb	sy
 800643a:	617b      	str	r3, [r7, #20]
}
 800643c:	bf00      	nop
 800643e:	e7fe      	b.n	800643e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006440:	68bb      	ldr	r3, [r7, #8]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d01f      	beq.n	8006486 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006446:	2300      	movs	r3, #0
 8006448:	61fb      	str	r3, [r7, #28]
 800644a:	e012      	b.n	8006472 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800644c:	68ba      	ldr	r2, [r7, #8]
 800644e:	69fb      	ldr	r3, [r7, #28]
 8006450:	4413      	add	r3, r2
 8006452:	7819      	ldrb	r1, [r3, #0]
 8006454:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006456:	69fb      	ldr	r3, [r7, #28]
 8006458:	4413      	add	r3, r2
 800645a:	3334      	adds	r3, #52	; 0x34
 800645c:	460a      	mov	r2, r1
 800645e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006460:	68ba      	ldr	r2, [r7, #8]
 8006462:	69fb      	ldr	r3, [r7, #28]
 8006464:	4413      	add	r3, r2
 8006466:	781b      	ldrb	r3, [r3, #0]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d006      	beq.n	800647a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800646c:	69fb      	ldr	r3, [r7, #28]
 800646e:	3301      	adds	r3, #1
 8006470:	61fb      	str	r3, [r7, #28]
 8006472:	69fb      	ldr	r3, [r7, #28]
 8006474:	2b0f      	cmp	r3, #15
 8006476:	d9e9      	bls.n	800644c <prvInitialiseNewTask+0x64>
 8006478:	e000      	b.n	800647c <prvInitialiseNewTask+0x94>
			{
				break;
 800647a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800647c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800647e:	2200      	movs	r2, #0
 8006480:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006484:	e003      	b.n	800648e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006486:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006488:	2200      	movs	r2, #0
 800648a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800648e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006490:	2b37      	cmp	r3, #55	; 0x37
 8006492:	d901      	bls.n	8006498 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006494:	2337      	movs	r3, #55	; 0x37
 8006496:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800649a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800649c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800649e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80064a2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80064a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064a6:	2200      	movs	r2, #0
 80064a8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80064aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064ac:	3304      	adds	r3, #4
 80064ae:	4618      	mov	r0, r3
 80064b0:	f7ff f978 	bl	80057a4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80064b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064b6:	3318      	adds	r3, #24
 80064b8:	4618      	mov	r0, r3
 80064ba:	f7ff f973 	bl	80057a4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80064be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80064c2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80064c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064c6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80064ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064cc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80064ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80064d2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80064d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064d6:	2200      	movs	r2, #0
 80064d8:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80064da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064dc:	2200      	movs	r2, #0
 80064de:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80064e2:	683a      	ldr	r2, [r7, #0]
 80064e4:	68f9      	ldr	r1, [r7, #12]
 80064e6:	69b8      	ldr	r0, [r7, #24]
 80064e8:	f001 f8f4 	bl	80076d4 <pxPortInitialiseStack>
 80064ec:	4602      	mov	r2, r0
 80064ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064f0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80064f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d002      	beq.n	80064fe <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80064f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80064fc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80064fe:	bf00      	nop
 8006500:	3720      	adds	r7, #32
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}
	...

08006508 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b082      	sub	sp, #8
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006510:	f001 fa10 	bl	8007934 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006514:	4b2d      	ldr	r3, [pc, #180]	; (80065cc <prvAddNewTaskToReadyList+0xc4>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	3301      	adds	r3, #1
 800651a:	4a2c      	ldr	r2, [pc, #176]	; (80065cc <prvAddNewTaskToReadyList+0xc4>)
 800651c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800651e:	4b2c      	ldr	r3, [pc, #176]	; (80065d0 <prvAddNewTaskToReadyList+0xc8>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d109      	bne.n	800653a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006526:	4a2a      	ldr	r2, [pc, #168]	; (80065d0 <prvAddNewTaskToReadyList+0xc8>)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800652c:	4b27      	ldr	r3, [pc, #156]	; (80065cc <prvAddNewTaskToReadyList+0xc4>)
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	2b01      	cmp	r3, #1
 8006532:	d110      	bne.n	8006556 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006534:	f000 fbe2 	bl	8006cfc <prvInitialiseTaskLists>
 8006538:	e00d      	b.n	8006556 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800653a:	4b26      	ldr	r3, [pc, #152]	; (80065d4 <prvAddNewTaskToReadyList+0xcc>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d109      	bne.n	8006556 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006542:	4b23      	ldr	r3, [pc, #140]	; (80065d0 <prvAddNewTaskToReadyList+0xc8>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800654c:	429a      	cmp	r2, r3
 800654e:	d802      	bhi.n	8006556 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006550:	4a1f      	ldr	r2, [pc, #124]	; (80065d0 <prvAddNewTaskToReadyList+0xc8>)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006556:	4b20      	ldr	r3, [pc, #128]	; (80065d8 <prvAddNewTaskToReadyList+0xd0>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	3301      	adds	r3, #1
 800655c:	4a1e      	ldr	r2, [pc, #120]	; (80065d8 <prvAddNewTaskToReadyList+0xd0>)
 800655e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006560:	4b1d      	ldr	r3, [pc, #116]	; (80065d8 <prvAddNewTaskToReadyList+0xd0>)
 8006562:	681a      	ldr	r2, [r3, #0]
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800656c:	4b1b      	ldr	r3, [pc, #108]	; (80065dc <prvAddNewTaskToReadyList+0xd4>)
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	429a      	cmp	r2, r3
 8006572:	d903      	bls.n	800657c <prvAddNewTaskToReadyList+0x74>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006578:	4a18      	ldr	r2, [pc, #96]	; (80065dc <prvAddNewTaskToReadyList+0xd4>)
 800657a:	6013      	str	r3, [r2, #0]
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006580:	4613      	mov	r3, r2
 8006582:	009b      	lsls	r3, r3, #2
 8006584:	4413      	add	r3, r2
 8006586:	009b      	lsls	r3, r3, #2
 8006588:	4a15      	ldr	r2, [pc, #84]	; (80065e0 <prvAddNewTaskToReadyList+0xd8>)
 800658a:	441a      	add	r2, r3
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	3304      	adds	r3, #4
 8006590:	4619      	mov	r1, r3
 8006592:	4610      	mov	r0, r2
 8006594:	f7ff f913 	bl	80057be <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006598:	f001 f9fc 	bl	8007994 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800659c:	4b0d      	ldr	r3, [pc, #52]	; (80065d4 <prvAddNewTaskToReadyList+0xcc>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d00e      	beq.n	80065c2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80065a4:	4b0a      	ldr	r3, [pc, #40]	; (80065d0 <prvAddNewTaskToReadyList+0xc8>)
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065ae:	429a      	cmp	r2, r3
 80065b0:	d207      	bcs.n	80065c2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80065b2:	4b0c      	ldr	r3, [pc, #48]	; (80065e4 <prvAddNewTaskToReadyList+0xdc>)
 80065b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80065b8:	601a      	str	r2, [r3, #0]
 80065ba:	f3bf 8f4f 	dsb	sy
 80065be:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80065c2:	bf00      	nop
 80065c4:	3708      	adds	r7, #8
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bd80      	pop	{r7, pc}
 80065ca:	bf00      	nop
 80065cc:	20000eb8 	.word	0x20000eb8
 80065d0:	200009e4 	.word	0x200009e4
 80065d4:	20000ec4 	.word	0x20000ec4
 80065d8:	20000ed4 	.word	0x20000ed4
 80065dc:	20000ec0 	.word	0x20000ec0
 80065e0:	200009e8 	.word	0x200009e8
 80065e4:	e000ed04 	.word	0xe000ed04

080065e8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b08a      	sub	sp, #40	; 0x28
 80065ec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80065ee:	2300      	movs	r3, #0
 80065f0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80065f2:	2300      	movs	r3, #0
 80065f4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80065f6:	463a      	mov	r2, r7
 80065f8:	1d39      	adds	r1, r7, #4
 80065fa:	f107 0308 	add.w	r3, r7, #8
 80065fe:	4618      	mov	r0, r3
 8006600:	f7ff f87c 	bl	80056fc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006604:	6839      	ldr	r1, [r7, #0]
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	68ba      	ldr	r2, [r7, #8]
 800660a:	9202      	str	r2, [sp, #8]
 800660c:	9301      	str	r3, [sp, #4]
 800660e:	2300      	movs	r3, #0
 8006610:	9300      	str	r3, [sp, #0]
 8006612:	2300      	movs	r3, #0
 8006614:	460a      	mov	r2, r1
 8006616:	4921      	ldr	r1, [pc, #132]	; (800669c <vTaskStartScheduler+0xb4>)
 8006618:	4821      	ldr	r0, [pc, #132]	; (80066a0 <vTaskStartScheduler+0xb8>)
 800661a:	f7ff fe43 	bl	80062a4 <xTaskCreateStatic>
 800661e:	4603      	mov	r3, r0
 8006620:	4a20      	ldr	r2, [pc, #128]	; (80066a4 <vTaskStartScheduler+0xbc>)
 8006622:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006624:	4b1f      	ldr	r3, [pc, #124]	; (80066a4 <vTaskStartScheduler+0xbc>)
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d002      	beq.n	8006632 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800662c:	2301      	movs	r3, #1
 800662e:	617b      	str	r3, [r7, #20]
 8006630:	e001      	b.n	8006636 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006632:	2300      	movs	r3, #0
 8006634:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	2b01      	cmp	r3, #1
 800663a:	d102      	bne.n	8006642 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800663c:	f000 fcfc 	bl	8007038 <xTimerCreateTimerTask>
 8006640:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006642:	697b      	ldr	r3, [r7, #20]
 8006644:	2b01      	cmp	r3, #1
 8006646:	d116      	bne.n	8006676 <vTaskStartScheduler+0x8e>
	__asm volatile
 8006648:	f04f 0350 	mov.w	r3, #80	; 0x50
 800664c:	f383 8811 	msr	BASEPRI, r3
 8006650:	f3bf 8f6f 	isb	sy
 8006654:	f3bf 8f4f 	dsb	sy
 8006658:	613b      	str	r3, [r7, #16]
}
 800665a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800665c:	4b12      	ldr	r3, [pc, #72]	; (80066a8 <vTaskStartScheduler+0xc0>)
 800665e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006662:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006664:	4b11      	ldr	r3, [pc, #68]	; (80066ac <vTaskStartScheduler+0xc4>)
 8006666:	2201      	movs	r2, #1
 8006668:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800666a:	4b11      	ldr	r3, [pc, #68]	; (80066b0 <vTaskStartScheduler+0xc8>)
 800666c:	2200      	movs	r2, #0
 800666e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006670:	f001 f8be 	bl	80077f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006674:	e00e      	b.n	8006694 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800667c:	d10a      	bne.n	8006694 <vTaskStartScheduler+0xac>
	__asm volatile
 800667e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006682:	f383 8811 	msr	BASEPRI, r3
 8006686:	f3bf 8f6f 	isb	sy
 800668a:	f3bf 8f4f 	dsb	sy
 800668e:	60fb      	str	r3, [r7, #12]
}
 8006690:	bf00      	nop
 8006692:	e7fe      	b.n	8006692 <vTaskStartScheduler+0xaa>
}
 8006694:	bf00      	nop
 8006696:	3718      	adds	r7, #24
 8006698:	46bd      	mov	sp, r7
 800669a:	bd80      	pop	{r7, pc}
 800669c:	0800c78c 	.word	0x0800c78c
 80066a0:	08006ccd 	.word	0x08006ccd
 80066a4:	20000edc 	.word	0x20000edc
 80066a8:	20000ed8 	.word	0x20000ed8
 80066ac:	20000ec4 	.word	0x20000ec4
 80066b0:	20000ebc 	.word	0x20000ebc

080066b4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80066b4:	b480      	push	{r7}
 80066b6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80066b8:	4b04      	ldr	r3, [pc, #16]	; (80066cc <vTaskSuspendAll+0x18>)
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	3301      	adds	r3, #1
 80066be:	4a03      	ldr	r2, [pc, #12]	; (80066cc <vTaskSuspendAll+0x18>)
 80066c0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80066c2:	bf00      	nop
 80066c4:	46bd      	mov	sp, r7
 80066c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ca:	4770      	bx	lr
 80066cc:	20000ee0 	.word	0x20000ee0

080066d0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b084      	sub	sp, #16
 80066d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80066d6:	2300      	movs	r3, #0
 80066d8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80066da:	2300      	movs	r3, #0
 80066dc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80066de:	4b42      	ldr	r3, [pc, #264]	; (80067e8 <xTaskResumeAll+0x118>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d10a      	bne.n	80066fc <xTaskResumeAll+0x2c>
	__asm volatile
 80066e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066ea:	f383 8811 	msr	BASEPRI, r3
 80066ee:	f3bf 8f6f 	isb	sy
 80066f2:	f3bf 8f4f 	dsb	sy
 80066f6:	603b      	str	r3, [r7, #0]
}
 80066f8:	bf00      	nop
 80066fa:	e7fe      	b.n	80066fa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80066fc:	f001 f91a 	bl	8007934 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006700:	4b39      	ldr	r3, [pc, #228]	; (80067e8 <xTaskResumeAll+0x118>)
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	3b01      	subs	r3, #1
 8006706:	4a38      	ldr	r2, [pc, #224]	; (80067e8 <xTaskResumeAll+0x118>)
 8006708:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800670a:	4b37      	ldr	r3, [pc, #220]	; (80067e8 <xTaskResumeAll+0x118>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	2b00      	cmp	r3, #0
 8006710:	d162      	bne.n	80067d8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006712:	4b36      	ldr	r3, [pc, #216]	; (80067ec <xTaskResumeAll+0x11c>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d05e      	beq.n	80067d8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800671a:	e02f      	b.n	800677c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800671c:	4b34      	ldr	r3, [pc, #208]	; (80067f0 <xTaskResumeAll+0x120>)
 800671e:	68db      	ldr	r3, [r3, #12]
 8006720:	68db      	ldr	r3, [r3, #12]
 8006722:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	3318      	adds	r3, #24
 8006728:	4618      	mov	r0, r3
 800672a:	f7ff f8a5 	bl	8005878 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	3304      	adds	r3, #4
 8006732:	4618      	mov	r0, r3
 8006734:	f7ff f8a0 	bl	8005878 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800673c:	4b2d      	ldr	r3, [pc, #180]	; (80067f4 <xTaskResumeAll+0x124>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	429a      	cmp	r2, r3
 8006742:	d903      	bls.n	800674c <xTaskResumeAll+0x7c>
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006748:	4a2a      	ldr	r2, [pc, #168]	; (80067f4 <xTaskResumeAll+0x124>)
 800674a:	6013      	str	r3, [r2, #0]
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006750:	4613      	mov	r3, r2
 8006752:	009b      	lsls	r3, r3, #2
 8006754:	4413      	add	r3, r2
 8006756:	009b      	lsls	r3, r3, #2
 8006758:	4a27      	ldr	r2, [pc, #156]	; (80067f8 <xTaskResumeAll+0x128>)
 800675a:	441a      	add	r2, r3
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	3304      	adds	r3, #4
 8006760:	4619      	mov	r1, r3
 8006762:	4610      	mov	r0, r2
 8006764:	f7ff f82b 	bl	80057be <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800676c:	4b23      	ldr	r3, [pc, #140]	; (80067fc <xTaskResumeAll+0x12c>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006772:	429a      	cmp	r2, r3
 8006774:	d302      	bcc.n	800677c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006776:	4b22      	ldr	r3, [pc, #136]	; (8006800 <xTaskResumeAll+0x130>)
 8006778:	2201      	movs	r2, #1
 800677a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800677c:	4b1c      	ldr	r3, [pc, #112]	; (80067f0 <xTaskResumeAll+0x120>)
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d1cb      	bne.n	800671c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d001      	beq.n	800678e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800678a:	f000 fb55 	bl	8006e38 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800678e:	4b1d      	ldr	r3, [pc, #116]	; (8006804 <xTaskResumeAll+0x134>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d010      	beq.n	80067bc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800679a:	f000 f847 	bl	800682c <xTaskIncrementTick>
 800679e:	4603      	mov	r3, r0
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d002      	beq.n	80067aa <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80067a4:	4b16      	ldr	r3, [pc, #88]	; (8006800 <xTaskResumeAll+0x130>)
 80067a6:	2201      	movs	r2, #1
 80067a8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	3b01      	subs	r3, #1
 80067ae:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d1f1      	bne.n	800679a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80067b6:	4b13      	ldr	r3, [pc, #76]	; (8006804 <xTaskResumeAll+0x134>)
 80067b8:	2200      	movs	r2, #0
 80067ba:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80067bc:	4b10      	ldr	r3, [pc, #64]	; (8006800 <xTaskResumeAll+0x130>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d009      	beq.n	80067d8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80067c4:	2301      	movs	r3, #1
 80067c6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80067c8:	4b0f      	ldr	r3, [pc, #60]	; (8006808 <xTaskResumeAll+0x138>)
 80067ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80067ce:	601a      	str	r2, [r3, #0]
 80067d0:	f3bf 8f4f 	dsb	sy
 80067d4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80067d8:	f001 f8dc 	bl	8007994 <vPortExitCritical>

	return xAlreadyYielded;
 80067dc:	68bb      	ldr	r3, [r7, #8]
}
 80067de:	4618      	mov	r0, r3
 80067e0:	3710      	adds	r7, #16
 80067e2:	46bd      	mov	sp, r7
 80067e4:	bd80      	pop	{r7, pc}
 80067e6:	bf00      	nop
 80067e8:	20000ee0 	.word	0x20000ee0
 80067ec:	20000eb8 	.word	0x20000eb8
 80067f0:	20000e78 	.word	0x20000e78
 80067f4:	20000ec0 	.word	0x20000ec0
 80067f8:	200009e8 	.word	0x200009e8
 80067fc:	200009e4 	.word	0x200009e4
 8006800:	20000ecc 	.word	0x20000ecc
 8006804:	20000ec8 	.word	0x20000ec8
 8006808:	e000ed04 	.word	0xe000ed04

0800680c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800680c:	b480      	push	{r7}
 800680e:	b083      	sub	sp, #12
 8006810:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006812:	4b05      	ldr	r3, [pc, #20]	; (8006828 <xTaskGetTickCount+0x1c>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006818:	687b      	ldr	r3, [r7, #4]
}
 800681a:	4618      	mov	r0, r3
 800681c:	370c      	adds	r7, #12
 800681e:	46bd      	mov	sp, r7
 8006820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006824:	4770      	bx	lr
 8006826:	bf00      	nop
 8006828:	20000ebc 	.word	0x20000ebc

0800682c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b086      	sub	sp, #24
 8006830:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006832:	2300      	movs	r3, #0
 8006834:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006836:	4b4f      	ldr	r3, [pc, #316]	; (8006974 <xTaskIncrementTick+0x148>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	2b00      	cmp	r3, #0
 800683c:	f040 808f 	bne.w	800695e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006840:	4b4d      	ldr	r3, [pc, #308]	; (8006978 <xTaskIncrementTick+0x14c>)
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	3301      	adds	r3, #1
 8006846:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006848:	4a4b      	ldr	r2, [pc, #300]	; (8006978 <xTaskIncrementTick+0x14c>)
 800684a:	693b      	ldr	r3, [r7, #16]
 800684c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800684e:	693b      	ldr	r3, [r7, #16]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d120      	bne.n	8006896 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006854:	4b49      	ldr	r3, [pc, #292]	; (800697c <xTaskIncrementTick+0x150>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d00a      	beq.n	8006874 <xTaskIncrementTick+0x48>
	__asm volatile
 800685e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006862:	f383 8811 	msr	BASEPRI, r3
 8006866:	f3bf 8f6f 	isb	sy
 800686a:	f3bf 8f4f 	dsb	sy
 800686e:	603b      	str	r3, [r7, #0]
}
 8006870:	bf00      	nop
 8006872:	e7fe      	b.n	8006872 <xTaskIncrementTick+0x46>
 8006874:	4b41      	ldr	r3, [pc, #260]	; (800697c <xTaskIncrementTick+0x150>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	60fb      	str	r3, [r7, #12]
 800687a:	4b41      	ldr	r3, [pc, #260]	; (8006980 <xTaskIncrementTick+0x154>)
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	4a3f      	ldr	r2, [pc, #252]	; (800697c <xTaskIncrementTick+0x150>)
 8006880:	6013      	str	r3, [r2, #0]
 8006882:	4a3f      	ldr	r2, [pc, #252]	; (8006980 <xTaskIncrementTick+0x154>)
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	6013      	str	r3, [r2, #0]
 8006888:	4b3e      	ldr	r3, [pc, #248]	; (8006984 <xTaskIncrementTick+0x158>)
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	3301      	adds	r3, #1
 800688e:	4a3d      	ldr	r2, [pc, #244]	; (8006984 <xTaskIncrementTick+0x158>)
 8006890:	6013      	str	r3, [r2, #0]
 8006892:	f000 fad1 	bl	8006e38 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006896:	4b3c      	ldr	r3, [pc, #240]	; (8006988 <xTaskIncrementTick+0x15c>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	693a      	ldr	r2, [r7, #16]
 800689c:	429a      	cmp	r2, r3
 800689e:	d349      	bcc.n	8006934 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80068a0:	4b36      	ldr	r3, [pc, #216]	; (800697c <xTaskIncrementTick+0x150>)
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d104      	bne.n	80068b4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80068aa:	4b37      	ldr	r3, [pc, #220]	; (8006988 <xTaskIncrementTick+0x15c>)
 80068ac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80068b0:	601a      	str	r2, [r3, #0]
					break;
 80068b2:	e03f      	b.n	8006934 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80068b4:	4b31      	ldr	r3, [pc, #196]	; (800697c <xTaskIncrementTick+0x150>)
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	68db      	ldr	r3, [r3, #12]
 80068ba:	68db      	ldr	r3, [r3, #12]
 80068bc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80068be:	68bb      	ldr	r3, [r7, #8]
 80068c0:	685b      	ldr	r3, [r3, #4]
 80068c2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80068c4:	693a      	ldr	r2, [r7, #16]
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	429a      	cmp	r2, r3
 80068ca:	d203      	bcs.n	80068d4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80068cc:	4a2e      	ldr	r2, [pc, #184]	; (8006988 <xTaskIncrementTick+0x15c>)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80068d2:	e02f      	b.n	8006934 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80068d4:	68bb      	ldr	r3, [r7, #8]
 80068d6:	3304      	adds	r3, #4
 80068d8:	4618      	mov	r0, r3
 80068da:	f7fe ffcd 	bl	8005878 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80068de:	68bb      	ldr	r3, [r7, #8]
 80068e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d004      	beq.n	80068f0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	3318      	adds	r3, #24
 80068ea:	4618      	mov	r0, r3
 80068ec:	f7fe ffc4 	bl	8005878 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068f4:	4b25      	ldr	r3, [pc, #148]	; (800698c <xTaskIncrementTick+0x160>)
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	429a      	cmp	r2, r3
 80068fa:	d903      	bls.n	8006904 <xTaskIncrementTick+0xd8>
 80068fc:	68bb      	ldr	r3, [r7, #8]
 80068fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006900:	4a22      	ldr	r2, [pc, #136]	; (800698c <xTaskIncrementTick+0x160>)
 8006902:	6013      	str	r3, [r2, #0]
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006908:	4613      	mov	r3, r2
 800690a:	009b      	lsls	r3, r3, #2
 800690c:	4413      	add	r3, r2
 800690e:	009b      	lsls	r3, r3, #2
 8006910:	4a1f      	ldr	r2, [pc, #124]	; (8006990 <xTaskIncrementTick+0x164>)
 8006912:	441a      	add	r2, r3
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	3304      	adds	r3, #4
 8006918:	4619      	mov	r1, r3
 800691a:	4610      	mov	r0, r2
 800691c:	f7fe ff4f 	bl	80057be <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006920:	68bb      	ldr	r3, [r7, #8]
 8006922:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006924:	4b1b      	ldr	r3, [pc, #108]	; (8006994 <xTaskIncrementTick+0x168>)
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800692a:	429a      	cmp	r2, r3
 800692c:	d3b8      	bcc.n	80068a0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800692e:	2301      	movs	r3, #1
 8006930:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006932:	e7b5      	b.n	80068a0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006934:	4b17      	ldr	r3, [pc, #92]	; (8006994 <xTaskIncrementTick+0x168>)
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800693a:	4915      	ldr	r1, [pc, #84]	; (8006990 <xTaskIncrementTick+0x164>)
 800693c:	4613      	mov	r3, r2
 800693e:	009b      	lsls	r3, r3, #2
 8006940:	4413      	add	r3, r2
 8006942:	009b      	lsls	r3, r3, #2
 8006944:	440b      	add	r3, r1
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	2b01      	cmp	r3, #1
 800694a:	d901      	bls.n	8006950 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800694c:	2301      	movs	r3, #1
 800694e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006950:	4b11      	ldr	r3, [pc, #68]	; (8006998 <xTaskIncrementTick+0x16c>)
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d007      	beq.n	8006968 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006958:	2301      	movs	r3, #1
 800695a:	617b      	str	r3, [r7, #20]
 800695c:	e004      	b.n	8006968 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800695e:	4b0f      	ldr	r3, [pc, #60]	; (800699c <xTaskIncrementTick+0x170>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	3301      	adds	r3, #1
 8006964:	4a0d      	ldr	r2, [pc, #52]	; (800699c <xTaskIncrementTick+0x170>)
 8006966:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006968:	697b      	ldr	r3, [r7, #20]
}
 800696a:	4618      	mov	r0, r3
 800696c:	3718      	adds	r7, #24
 800696e:	46bd      	mov	sp, r7
 8006970:	bd80      	pop	{r7, pc}
 8006972:	bf00      	nop
 8006974:	20000ee0 	.word	0x20000ee0
 8006978:	20000ebc 	.word	0x20000ebc
 800697c:	20000e70 	.word	0x20000e70
 8006980:	20000e74 	.word	0x20000e74
 8006984:	20000ed0 	.word	0x20000ed0
 8006988:	20000ed8 	.word	0x20000ed8
 800698c:	20000ec0 	.word	0x20000ec0
 8006990:	200009e8 	.word	0x200009e8
 8006994:	200009e4 	.word	0x200009e4
 8006998:	20000ecc 	.word	0x20000ecc
 800699c:	20000ec8 	.word	0x20000ec8

080069a0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80069a0:	b480      	push	{r7}
 80069a2:	b085      	sub	sp, #20
 80069a4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80069a6:	4b28      	ldr	r3, [pc, #160]	; (8006a48 <vTaskSwitchContext+0xa8>)
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d003      	beq.n	80069b6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80069ae:	4b27      	ldr	r3, [pc, #156]	; (8006a4c <vTaskSwitchContext+0xac>)
 80069b0:	2201      	movs	r2, #1
 80069b2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80069b4:	e041      	b.n	8006a3a <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 80069b6:	4b25      	ldr	r3, [pc, #148]	; (8006a4c <vTaskSwitchContext+0xac>)
 80069b8:	2200      	movs	r2, #0
 80069ba:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80069bc:	4b24      	ldr	r3, [pc, #144]	; (8006a50 <vTaskSwitchContext+0xb0>)
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	60fb      	str	r3, [r7, #12]
 80069c2:	e010      	b.n	80069e6 <vTaskSwitchContext+0x46>
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d10a      	bne.n	80069e0 <vTaskSwitchContext+0x40>
	__asm volatile
 80069ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069ce:	f383 8811 	msr	BASEPRI, r3
 80069d2:	f3bf 8f6f 	isb	sy
 80069d6:	f3bf 8f4f 	dsb	sy
 80069da:	607b      	str	r3, [r7, #4]
}
 80069dc:	bf00      	nop
 80069de:	e7fe      	b.n	80069de <vTaskSwitchContext+0x3e>
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	3b01      	subs	r3, #1
 80069e4:	60fb      	str	r3, [r7, #12]
 80069e6:	491b      	ldr	r1, [pc, #108]	; (8006a54 <vTaskSwitchContext+0xb4>)
 80069e8:	68fa      	ldr	r2, [r7, #12]
 80069ea:	4613      	mov	r3, r2
 80069ec:	009b      	lsls	r3, r3, #2
 80069ee:	4413      	add	r3, r2
 80069f0:	009b      	lsls	r3, r3, #2
 80069f2:	440b      	add	r3, r1
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d0e4      	beq.n	80069c4 <vTaskSwitchContext+0x24>
 80069fa:	68fa      	ldr	r2, [r7, #12]
 80069fc:	4613      	mov	r3, r2
 80069fe:	009b      	lsls	r3, r3, #2
 8006a00:	4413      	add	r3, r2
 8006a02:	009b      	lsls	r3, r3, #2
 8006a04:	4a13      	ldr	r2, [pc, #76]	; (8006a54 <vTaskSwitchContext+0xb4>)
 8006a06:	4413      	add	r3, r2
 8006a08:	60bb      	str	r3, [r7, #8]
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	685b      	ldr	r3, [r3, #4]
 8006a0e:	685a      	ldr	r2, [r3, #4]
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	605a      	str	r2, [r3, #4]
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	685a      	ldr	r2, [r3, #4]
 8006a18:	68bb      	ldr	r3, [r7, #8]
 8006a1a:	3308      	adds	r3, #8
 8006a1c:	429a      	cmp	r2, r3
 8006a1e:	d104      	bne.n	8006a2a <vTaskSwitchContext+0x8a>
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	685b      	ldr	r3, [r3, #4]
 8006a24:	685a      	ldr	r2, [r3, #4]
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	605a      	str	r2, [r3, #4]
 8006a2a:	68bb      	ldr	r3, [r7, #8]
 8006a2c:	685b      	ldr	r3, [r3, #4]
 8006a2e:	68db      	ldr	r3, [r3, #12]
 8006a30:	4a09      	ldr	r2, [pc, #36]	; (8006a58 <vTaskSwitchContext+0xb8>)
 8006a32:	6013      	str	r3, [r2, #0]
 8006a34:	4a06      	ldr	r2, [pc, #24]	; (8006a50 <vTaskSwitchContext+0xb0>)
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	6013      	str	r3, [r2, #0]
}
 8006a3a:	bf00      	nop
 8006a3c:	3714      	adds	r7, #20
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a44:	4770      	bx	lr
 8006a46:	bf00      	nop
 8006a48:	20000ee0 	.word	0x20000ee0
 8006a4c:	20000ecc 	.word	0x20000ecc
 8006a50:	20000ec0 	.word	0x20000ec0
 8006a54:	200009e8 	.word	0x200009e8
 8006a58:	200009e4 	.word	0x200009e4

08006a5c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b084      	sub	sp, #16
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
 8006a64:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d10a      	bne.n	8006a82 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8006a6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a70:	f383 8811 	msr	BASEPRI, r3
 8006a74:	f3bf 8f6f 	isb	sy
 8006a78:	f3bf 8f4f 	dsb	sy
 8006a7c:	60fb      	str	r3, [r7, #12]
}
 8006a7e:	bf00      	nop
 8006a80:	e7fe      	b.n	8006a80 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006a82:	4b07      	ldr	r3, [pc, #28]	; (8006aa0 <vTaskPlaceOnEventList+0x44>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	3318      	adds	r3, #24
 8006a88:	4619      	mov	r1, r3
 8006a8a:	6878      	ldr	r0, [r7, #4]
 8006a8c:	f7fe febb 	bl	8005806 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006a90:	2101      	movs	r1, #1
 8006a92:	6838      	ldr	r0, [r7, #0]
 8006a94:	f000 fa7c 	bl	8006f90 <prvAddCurrentTaskToDelayedList>
}
 8006a98:	bf00      	nop
 8006a9a:	3710      	adds	r7, #16
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	bd80      	pop	{r7, pc}
 8006aa0:	200009e4 	.word	0x200009e4

08006aa4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b086      	sub	sp, #24
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	60f8      	str	r0, [r7, #12]
 8006aac:	60b9      	str	r1, [r7, #8]
 8006aae:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d10a      	bne.n	8006acc <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8006ab6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aba:	f383 8811 	msr	BASEPRI, r3
 8006abe:	f3bf 8f6f 	isb	sy
 8006ac2:	f3bf 8f4f 	dsb	sy
 8006ac6:	617b      	str	r3, [r7, #20]
}
 8006ac8:	bf00      	nop
 8006aca:	e7fe      	b.n	8006aca <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006acc:	4b0a      	ldr	r3, [pc, #40]	; (8006af8 <vTaskPlaceOnEventListRestricted+0x54>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	3318      	adds	r3, #24
 8006ad2:	4619      	mov	r1, r3
 8006ad4:	68f8      	ldr	r0, [r7, #12]
 8006ad6:	f7fe fe72 	bl	80057be <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d002      	beq.n	8006ae6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8006ae0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006ae4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006ae6:	6879      	ldr	r1, [r7, #4]
 8006ae8:	68b8      	ldr	r0, [r7, #8]
 8006aea:	f000 fa51 	bl	8006f90 <prvAddCurrentTaskToDelayedList>
	}
 8006aee:	bf00      	nop
 8006af0:	3718      	adds	r7, #24
 8006af2:	46bd      	mov	sp, r7
 8006af4:	bd80      	pop	{r7, pc}
 8006af6:	bf00      	nop
 8006af8:	200009e4 	.word	0x200009e4

08006afc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b086      	sub	sp, #24
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	68db      	ldr	r3, [r3, #12]
 8006b08:	68db      	ldr	r3, [r3, #12]
 8006b0a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006b0c:	693b      	ldr	r3, [r7, #16]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d10a      	bne.n	8006b28 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8006b12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b16:	f383 8811 	msr	BASEPRI, r3
 8006b1a:	f3bf 8f6f 	isb	sy
 8006b1e:	f3bf 8f4f 	dsb	sy
 8006b22:	60fb      	str	r3, [r7, #12]
}
 8006b24:	bf00      	nop
 8006b26:	e7fe      	b.n	8006b26 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006b28:	693b      	ldr	r3, [r7, #16]
 8006b2a:	3318      	adds	r3, #24
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	f7fe fea3 	bl	8005878 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006b32:	4b1e      	ldr	r3, [pc, #120]	; (8006bac <xTaskRemoveFromEventList+0xb0>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d11d      	bne.n	8006b76 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006b3a:	693b      	ldr	r3, [r7, #16]
 8006b3c:	3304      	adds	r3, #4
 8006b3e:	4618      	mov	r0, r3
 8006b40:	f7fe fe9a 	bl	8005878 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006b44:	693b      	ldr	r3, [r7, #16]
 8006b46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b48:	4b19      	ldr	r3, [pc, #100]	; (8006bb0 <xTaskRemoveFromEventList+0xb4>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	429a      	cmp	r2, r3
 8006b4e:	d903      	bls.n	8006b58 <xTaskRemoveFromEventList+0x5c>
 8006b50:	693b      	ldr	r3, [r7, #16]
 8006b52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b54:	4a16      	ldr	r2, [pc, #88]	; (8006bb0 <xTaskRemoveFromEventList+0xb4>)
 8006b56:	6013      	str	r3, [r2, #0]
 8006b58:	693b      	ldr	r3, [r7, #16]
 8006b5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b5c:	4613      	mov	r3, r2
 8006b5e:	009b      	lsls	r3, r3, #2
 8006b60:	4413      	add	r3, r2
 8006b62:	009b      	lsls	r3, r3, #2
 8006b64:	4a13      	ldr	r2, [pc, #76]	; (8006bb4 <xTaskRemoveFromEventList+0xb8>)
 8006b66:	441a      	add	r2, r3
 8006b68:	693b      	ldr	r3, [r7, #16]
 8006b6a:	3304      	adds	r3, #4
 8006b6c:	4619      	mov	r1, r3
 8006b6e:	4610      	mov	r0, r2
 8006b70:	f7fe fe25 	bl	80057be <vListInsertEnd>
 8006b74:	e005      	b.n	8006b82 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006b76:	693b      	ldr	r3, [r7, #16]
 8006b78:	3318      	adds	r3, #24
 8006b7a:	4619      	mov	r1, r3
 8006b7c:	480e      	ldr	r0, [pc, #56]	; (8006bb8 <xTaskRemoveFromEventList+0xbc>)
 8006b7e:	f7fe fe1e 	bl	80057be <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006b82:	693b      	ldr	r3, [r7, #16]
 8006b84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b86:	4b0d      	ldr	r3, [pc, #52]	; (8006bbc <xTaskRemoveFromEventList+0xc0>)
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b8c:	429a      	cmp	r2, r3
 8006b8e:	d905      	bls.n	8006b9c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006b90:	2301      	movs	r3, #1
 8006b92:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006b94:	4b0a      	ldr	r3, [pc, #40]	; (8006bc0 <xTaskRemoveFromEventList+0xc4>)
 8006b96:	2201      	movs	r2, #1
 8006b98:	601a      	str	r2, [r3, #0]
 8006b9a:	e001      	b.n	8006ba0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006ba0:	697b      	ldr	r3, [r7, #20]
}
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	3718      	adds	r7, #24
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	bd80      	pop	{r7, pc}
 8006baa:	bf00      	nop
 8006bac:	20000ee0 	.word	0x20000ee0
 8006bb0:	20000ec0 	.word	0x20000ec0
 8006bb4:	200009e8 	.word	0x200009e8
 8006bb8:	20000e78 	.word	0x20000e78
 8006bbc:	200009e4 	.word	0x200009e4
 8006bc0:	20000ecc 	.word	0x20000ecc

08006bc4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b083      	sub	sp, #12
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006bcc:	4b06      	ldr	r3, [pc, #24]	; (8006be8 <vTaskInternalSetTimeOutState+0x24>)
 8006bce:	681a      	ldr	r2, [r3, #0]
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006bd4:	4b05      	ldr	r3, [pc, #20]	; (8006bec <vTaskInternalSetTimeOutState+0x28>)
 8006bd6:	681a      	ldr	r2, [r3, #0]
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	605a      	str	r2, [r3, #4]
}
 8006bdc:	bf00      	nop
 8006bde:	370c      	adds	r7, #12
 8006be0:	46bd      	mov	sp, r7
 8006be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be6:	4770      	bx	lr
 8006be8:	20000ed0 	.word	0x20000ed0
 8006bec:	20000ebc 	.word	0x20000ebc

08006bf0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b088      	sub	sp, #32
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
 8006bf8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d10a      	bne.n	8006c16 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8006c00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c04:	f383 8811 	msr	BASEPRI, r3
 8006c08:	f3bf 8f6f 	isb	sy
 8006c0c:	f3bf 8f4f 	dsb	sy
 8006c10:	613b      	str	r3, [r7, #16]
}
 8006c12:	bf00      	nop
 8006c14:	e7fe      	b.n	8006c14 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d10a      	bne.n	8006c32 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8006c1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c20:	f383 8811 	msr	BASEPRI, r3
 8006c24:	f3bf 8f6f 	isb	sy
 8006c28:	f3bf 8f4f 	dsb	sy
 8006c2c:	60fb      	str	r3, [r7, #12]
}
 8006c2e:	bf00      	nop
 8006c30:	e7fe      	b.n	8006c30 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8006c32:	f000 fe7f 	bl	8007934 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006c36:	4b1d      	ldr	r3, [pc, #116]	; (8006cac <xTaskCheckForTimeOut+0xbc>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	685b      	ldr	r3, [r3, #4]
 8006c40:	69ba      	ldr	r2, [r7, #24]
 8006c42:	1ad3      	subs	r3, r2, r3
 8006c44:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006c4e:	d102      	bne.n	8006c56 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006c50:	2300      	movs	r3, #0
 8006c52:	61fb      	str	r3, [r7, #28]
 8006c54:	e023      	b.n	8006c9e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681a      	ldr	r2, [r3, #0]
 8006c5a:	4b15      	ldr	r3, [pc, #84]	; (8006cb0 <xTaskCheckForTimeOut+0xc0>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	429a      	cmp	r2, r3
 8006c60:	d007      	beq.n	8006c72 <xTaskCheckForTimeOut+0x82>
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	685b      	ldr	r3, [r3, #4]
 8006c66:	69ba      	ldr	r2, [r7, #24]
 8006c68:	429a      	cmp	r2, r3
 8006c6a:	d302      	bcc.n	8006c72 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006c6c:	2301      	movs	r3, #1
 8006c6e:	61fb      	str	r3, [r7, #28]
 8006c70:	e015      	b.n	8006c9e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	697a      	ldr	r2, [r7, #20]
 8006c78:	429a      	cmp	r2, r3
 8006c7a:	d20b      	bcs.n	8006c94 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	681a      	ldr	r2, [r3, #0]
 8006c80:	697b      	ldr	r3, [r7, #20]
 8006c82:	1ad2      	subs	r2, r2, r3
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006c88:	6878      	ldr	r0, [r7, #4]
 8006c8a:	f7ff ff9b 	bl	8006bc4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006c8e:	2300      	movs	r3, #0
 8006c90:	61fb      	str	r3, [r7, #28]
 8006c92:	e004      	b.n	8006c9e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	2200      	movs	r2, #0
 8006c98:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006c9e:	f000 fe79 	bl	8007994 <vPortExitCritical>

	return xReturn;
 8006ca2:	69fb      	ldr	r3, [r7, #28]
}
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	3720      	adds	r7, #32
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	bd80      	pop	{r7, pc}
 8006cac:	20000ebc 	.word	0x20000ebc
 8006cb0:	20000ed0 	.word	0x20000ed0

08006cb4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006cb8:	4b03      	ldr	r3, [pc, #12]	; (8006cc8 <vTaskMissedYield+0x14>)
 8006cba:	2201      	movs	r2, #1
 8006cbc:	601a      	str	r2, [r3, #0]
}
 8006cbe:	bf00      	nop
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc6:	4770      	bx	lr
 8006cc8:	20000ecc 	.word	0x20000ecc

08006ccc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b082      	sub	sp, #8
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006cd4:	f000 f852 	bl	8006d7c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006cd8:	4b06      	ldr	r3, [pc, #24]	; (8006cf4 <prvIdleTask+0x28>)
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	2b01      	cmp	r3, #1
 8006cde:	d9f9      	bls.n	8006cd4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006ce0:	4b05      	ldr	r3, [pc, #20]	; (8006cf8 <prvIdleTask+0x2c>)
 8006ce2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ce6:	601a      	str	r2, [r3, #0]
 8006ce8:	f3bf 8f4f 	dsb	sy
 8006cec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006cf0:	e7f0      	b.n	8006cd4 <prvIdleTask+0x8>
 8006cf2:	bf00      	nop
 8006cf4:	200009e8 	.word	0x200009e8
 8006cf8:	e000ed04 	.word	0xe000ed04

08006cfc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b082      	sub	sp, #8
 8006d00:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006d02:	2300      	movs	r3, #0
 8006d04:	607b      	str	r3, [r7, #4]
 8006d06:	e00c      	b.n	8006d22 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006d08:	687a      	ldr	r2, [r7, #4]
 8006d0a:	4613      	mov	r3, r2
 8006d0c:	009b      	lsls	r3, r3, #2
 8006d0e:	4413      	add	r3, r2
 8006d10:	009b      	lsls	r3, r3, #2
 8006d12:	4a12      	ldr	r2, [pc, #72]	; (8006d5c <prvInitialiseTaskLists+0x60>)
 8006d14:	4413      	add	r3, r2
 8006d16:	4618      	mov	r0, r3
 8006d18:	f7fe fd24 	bl	8005764 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	3301      	adds	r3, #1
 8006d20:	607b      	str	r3, [r7, #4]
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2b37      	cmp	r3, #55	; 0x37
 8006d26:	d9ef      	bls.n	8006d08 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006d28:	480d      	ldr	r0, [pc, #52]	; (8006d60 <prvInitialiseTaskLists+0x64>)
 8006d2a:	f7fe fd1b 	bl	8005764 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006d2e:	480d      	ldr	r0, [pc, #52]	; (8006d64 <prvInitialiseTaskLists+0x68>)
 8006d30:	f7fe fd18 	bl	8005764 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006d34:	480c      	ldr	r0, [pc, #48]	; (8006d68 <prvInitialiseTaskLists+0x6c>)
 8006d36:	f7fe fd15 	bl	8005764 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006d3a:	480c      	ldr	r0, [pc, #48]	; (8006d6c <prvInitialiseTaskLists+0x70>)
 8006d3c:	f7fe fd12 	bl	8005764 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006d40:	480b      	ldr	r0, [pc, #44]	; (8006d70 <prvInitialiseTaskLists+0x74>)
 8006d42:	f7fe fd0f 	bl	8005764 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006d46:	4b0b      	ldr	r3, [pc, #44]	; (8006d74 <prvInitialiseTaskLists+0x78>)
 8006d48:	4a05      	ldr	r2, [pc, #20]	; (8006d60 <prvInitialiseTaskLists+0x64>)
 8006d4a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006d4c:	4b0a      	ldr	r3, [pc, #40]	; (8006d78 <prvInitialiseTaskLists+0x7c>)
 8006d4e:	4a05      	ldr	r2, [pc, #20]	; (8006d64 <prvInitialiseTaskLists+0x68>)
 8006d50:	601a      	str	r2, [r3, #0]
}
 8006d52:	bf00      	nop
 8006d54:	3708      	adds	r7, #8
 8006d56:	46bd      	mov	sp, r7
 8006d58:	bd80      	pop	{r7, pc}
 8006d5a:	bf00      	nop
 8006d5c:	200009e8 	.word	0x200009e8
 8006d60:	20000e48 	.word	0x20000e48
 8006d64:	20000e5c 	.word	0x20000e5c
 8006d68:	20000e78 	.word	0x20000e78
 8006d6c:	20000e8c 	.word	0x20000e8c
 8006d70:	20000ea4 	.word	0x20000ea4
 8006d74:	20000e70 	.word	0x20000e70
 8006d78:	20000e74 	.word	0x20000e74

08006d7c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b082      	sub	sp, #8
 8006d80:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006d82:	e019      	b.n	8006db8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006d84:	f000 fdd6 	bl	8007934 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d88:	4b10      	ldr	r3, [pc, #64]	; (8006dcc <prvCheckTasksWaitingTermination+0x50>)
 8006d8a:	68db      	ldr	r3, [r3, #12]
 8006d8c:	68db      	ldr	r3, [r3, #12]
 8006d8e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	3304      	adds	r3, #4
 8006d94:	4618      	mov	r0, r3
 8006d96:	f7fe fd6f 	bl	8005878 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006d9a:	4b0d      	ldr	r3, [pc, #52]	; (8006dd0 <prvCheckTasksWaitingTermination+0x54>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	3b01      	subs	r3, #1
 8006da0:	4a0b      	ldr	r2, [pc, #44]	; (8006dd0 <prvCheckTasksWaitingTermination+0x54>)
 8006da2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006da4:	4b0b      	ldr	r3, [pc, #44]	; (8006dd4 <prvCheckTasksWaitingTermination+0x58>)
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	3b01      	subs	r3, #1
 8006daa:	4a0a      	ldr	r2, [pc, #40]	; (8006dd4 <prvCheckTasksWaitingTermination+0x58>)
 8006dac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006dae:	f000 fdf1 	bl	8007994 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006db2:	6878      	ldr	r0, [r7, #4]
 8006db4:	f000 f810 	bl	8006dd8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006db8:	4b06      	ldr	r3, [pc, #24]	; (8006dd4 <prvCheckTasksWaitingTermination+0x58>)
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d1e1      	bne.n	8006d84 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006dc0:	bf00      	nop
 8006dc2:	bf00      	nop
 8006dc4:	3708      	adds	r7, #8
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	bd80      	pop	{r7, pc}
 8006dca:	bf00      	nop
 8006dcc:	20000e8c 	.word	0x20000e8c
 8006dd0:	20000eb8 	.word	0x20000eb8
 8006dd4:	20000ea0 	.word	0x20000ea0

08006dd8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006dd8:	b580      	push	{r7, lr}
 8006dda:	b084      	sub	sp, #16
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d108      	bne.n	8006dfc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dee:	4618      	mov	r0, r3
 8006df0:	f000 ff8e 	bl	8007d10 <vPortFree>
				vPortFree( pxTCB );
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	f000 ff8b 	bl	8007d10 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006dfa:	e018      	b.n	8006e2e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006e02:	2b01      	cmp	r3, #1
 8006e04:	d103      	bne.n	8006e0e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006e06:	6878      	ldr	r0, [r7, #4]
 8006e08:	f000 ff82 	bl	8007d10 <vPortFree>
	}
 8006e0c:	e00f      	b.n	8006e2e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006e14:	2b02      	cmp	r3, #2
 8006e16:	d00a      	beq.n	8006e2e <prvDeleteTCB+0x56>
	__asm volatile
 8006e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e1c:	f383 8811 	msr	BASEPRI, r3
 8006e20:	f3bf 8f6f 	isb	sy
 8006e24:	f3bf 8f4f 	dsb	sy
 8006e28:	60fb      	str	r3, [r7, #12]
}
 8006e2a:	bf00      	nop
 8006e2c:	e7fe      	b.n	8006e2c <prvDeleteTCB+0x54>
	}
 8006e2e:	bf00      	nop
 8006e30:	3710      	adds	r7, #16
 8006e32:	46bd      	mov	sp, r7
 8006e34:	bd80      	pop	{r7, pc}
	...

08006e38 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006e38:	b480      	push	{r7}
 8006e3a:	b083      	sub	sp, #12
 8006e3c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006e3e:	4b0c      	ldr	r3, [pc, #48]	; (8006e70 <prvResetNextTaskUnblockTime+0x38>)
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d104      	bne.n	8006e52 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006e48:	4b0a      	ldr	r3, [pc, #40]	; (8006e74 <prvResetNextTaskUnblockTime+0x3c>)
 8006e4a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006e4e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006e50:	e008      	b.n	8006e64 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e52:	4b07      	ldr	r3, [pc, #28]	; (8006e70 <prvResetNextTaskUnblockTime+0x38>)
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	68db      	ldr	r3, [r3, #12]
 8006e58:	68db      	ldr	r3, [r3, #12]
 8006e5a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	685b      	ldr	r3, [r3, #4]
 8006e60:	4a04      	ldr	r2, [pc, #16]	; (8006e74 <prvResetNextTaskUnblockTime+0x3c>)
 8006e62:	6013      	str	r3, [r2, #0]
}
 8006e64:	bf00      	nop
 8006e66:	370c      	adds	r7, #12
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6e:	4770      	bx	lr
 8006e70:	20000e70 	.word	0x20000e70
 8006e74:	20000ed8 	.word	0x20000ed8

08006e78 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006e78:	b480      	push	{r7}
 8006e7a:	b083      	sub	sp, #12
 8006e7c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006e7e:	4b0b      	ldr	r3, [pc, #44]	; (8006eac <xTaskGetSchedulerState+0x34>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d102      	bne.n	8006e8c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006e86:	2301      	movs	r3, #1
 8006e88:	607b      	str	r3, [r7, #4]
 8006e8a:	e008      	b.n	8006e9e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e8c:	4b08      	ldr	r3, [pc, #32]	; (8006eb0 <xTaskGetSchedulerState+0x38>)
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d102      	bne.n	8006e9a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006e94:	2302      	movs	r3, #2
 8006e96:	607b      	str	r3, [r7, #4]
 8006e98:	e001      	b.n	8006e9e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006e9e:	687b      	ldr	r3, [r7, #4]
	}
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	370c      	adds	r7, #12
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eaa:	4770      	bx	lr
 8006eac:	20000ec4 	.word	0x20000ec4
 8006eb0:	20000ee0 	.word	0x20000ee0

08006eb4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b086      	sub	sp, #24
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d056      	beq.n	8006f78 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006eca:	4b2e      	ldr	r3, [pc, #184]	; (8006f84 <xTaskPriorityDisinherit+0xd0>)
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	693a      	ldr	r2, [r7, #16]
 8006ed0:	429a      	cmp	r2, r3
 8006ed2:	d00a      	beq.n	8006eea <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8006ed4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ed8:	f383 8811 	msr	BASEPRI, r3
 8006edc:	f3bf 8f6f 	isb	sy
 8006ee0:	f3bf 8f4f 	dsb	sy
 8006ee4:	60fb      	str	r3, [r7, #12]
}
 8006ee6:	bf00      	nop
 8006ee8:	e7fe      	b.n	8006ee8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006eea:	693b      	ldr	r3, [r7, #16]
 8006eec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d10a      	bne.n	8006f08 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8006ef2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ef6:	f383 8811 	msr	BASEPRI, r3
 8006efa:	f3bf 8f6f 	isb	sy
 8006efe:	f3bf 8f4f 	dsb	sy
 8006f02:	60bb      	str	r3, [r7, #8]
}
 8006f04:	bf00      	nop
 8006f06:	e7fe      	b.n	8006f06 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8006f08:	693b      	ldr	r3, [r7, #16]
 8006f0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f0c:	1e5a      	subs	r2, r3, #1
 8006f0e:	693b      	ldr	r3, [r7, #16]
 8006f10:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006f12:	693b      	ldr	r3, [r7, #16]
 8006f14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f16:	693b      	ldr	r3, [r7, #16]
 8006f18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f1a:	429a      	cmp	r2, r3
 8006f1c:	d02c      	beq.n	8006f78 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d128      	bne.n	8006f78 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006f26:	693b      	ldr	r3, [r7, #16]
 8006f28:	3304      	adds	r3, #4
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	f7fe fca4 	bl	8005878 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006f30:	693b      	ldr	r3, [r7, #16]
 8006f32:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006f34:	693b      	ldr	r3, [r7, #16]
 8006f36:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f38:	693b      	ldr	r3, [r7, #16]
 8006f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f3c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006f40:	693b      	ldr	r3, [r7, #16]
 8006f42:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006f44:	693b      	ldr	r3, [r7, #16]
 8006f46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f48:	4b0f      	ldr	r3, [pc, #60]	; (8006f88 <xTaskPriorityDisinherit+0xd4>)
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	429a      	cmp	r2, r3
 8006f4e:	d903      	bls.n	8006f58 <xTaskPriorityDisinherit+0xa4>
 8006f50:	693b      	ldr	r3, [r7, #16]
 8006f52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f54:	4a0c      	ldr	r2, [pc, #48]	; (8006f88 <xTaskPriorityDisinherit+0xd4>)
 8006f56:	6013      	str	r3, [r2, #0]
 8006f58:	693b      	ldr	r3, [r7, #16]
 8006f5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f5c:	4613      	mov	r3, r2
 8006f5e:	009b      	lsls	r3, r3, #2
 8006f60:	4413      	add	r3, r2
 8006f62:	009b      	lsls	r3, r3, #2
 8006f64:	4a09      	ldr	r2, [pc, #36]	; (8006f8c <xTaskPriorityDisinherit+0xd8>)
 8006f66:	441a      	add	r2, r3
 8006f68:	693b      	ldr	r3, [r7, #16]
 8006f6a:	3304      	adds	r3, #4
 8006f6c:	4619      	mov	r1, r3
 8006f6e:	4610      	mov	r0, r2
 8006f70:	f7fe fc25 	bl	80057be <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006f74:	2301      	movs	r3, #1
 8006f76:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006f78:	697b      	ldr	r3, [r7, #20]
	}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	3718      	adds	r7, #24
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	bd80      	pop	{r7, pc}
 8006f82:	bf00      	nop
 8006f84:	200009e4 	.word	0x200009e4
 8006f88:	20000ec0 	.word	0x20000ec0
 8006f8c:	200009e8 	.word	0x200009e8

08006f90 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b084      	sub	sp, #16
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
 8006f98:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006f9a:	4b21      	ldr	r3, [pc, #132]	; (8007020 <prvAddCurrentTaskToDelayedList+0x90>)
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006fa0:	4b20      	ldr	r3, [pc, #128]	; (8007024 <prvAddCurrentTaskToDelayedList+0x94>)
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	3304      	adds	r3, #4
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	f7fe fc66 	bl	8005878 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006fb2:	d10a      	bne.n	8006fca <prvAddCurrentTaskToDelayedList+0x3a>
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d007      	beq.n	8006fca <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006fba:	4b1a      	ldr	r3, [pc, #104]	; (8007024 <prvAddCurrentTaskToDelayedList+0x94>)
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	3304      	adds	r3, #4
 8006fc0:	4619      	mov	r1, r3
 8006fc2:	4819      	ldr	r0, [pc, #100]	; (8007028 <prvAddCurrentTaskToDelayedList+0x98>)
 8006fc4:	f7fe fbfb 	bl	80057be <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006fc8:	e026      	b.n	8007018 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006fca:	68fa      	ldr	r2, [r7, #12]
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	4413      	add	r3, r2
 8006fd0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006fd2:	4b14      	ldr	r3, [pc, #80]	; (8007024 <prvAddCurrentTaskToDelayedList+0x94>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	68ba      	ldr	r2, [r7, #8]
 8006fd8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006fda:	68ba      	ldr	r2, [r7, #8]
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	429a      	cmp	r2, r3
 8006fe0:	d209      	bcs.n	8006ff6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006fe2:	4b12      	ldr	r3, [pc, #72]	; (800702c <prvAddCurrentTaskToDelayedList+0x9c>)
 8006fe4:	681a      	ldr	r2, [r3, #0]
 8006fe6:	4b0f      	ldr	r3, [pc, #60]	; (8007024 <prvAddCurrentTaskToDelayedList+0x94>)
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	3304      	adds	r3, #4
 8006fec:	4619      	mov	r1, r3
 8006fee:	4610      	mov	r0, r2
 8006ff0:	f7fe fc09 	bl	8005806 <vListInsert>
}
 8006ff4:	e010      	b.n	8007018 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006ff6:	4b0e      	ldr	r3, [pc, #56]	; (8007030 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006ff8:	681a      	ldr	r2, [r3, #0]
 8006ffa:	4b0a      	ldr	r3, [pc, #40]	; (8007024 <prvAddCurrentTaskToDelayedList+0x94>)
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	3304      	adds	r3, #4
 8007000:	4619      	mov	r1, r3
 8007002:	4610      	mov	r0, r2
 8007004:	f7fe fbff 	bl	8005806 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007008:	4b0a      	ldr	r3, [pc, #40]	; (8007034 <prvAddCurrentTaskToDelayedList+0xa4>)
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	68ba      	ldr	r2, [r7, #8]
 800700e:	429a      	cmp	r2, r3
 8007010:	d202      	bcs.n	8007018 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007012:	4a08      	ldr	r2, [pc, #32]	; (8007034 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007014:	68bb      	ldr	r3, [r7, #8]
 8007016:	6013      	str	r3, [r2, #0]
}
 8007018:	bf00      	nop
 800701a:	3710      	adds	r7, #16
 800701c:	46bd      	mov	sp, r7
 800701e:	bd80      	pop	{r7, pc}
 8007020:	20000ebc 	.word	0x20000ebc
 8007024:	200009e4 	.word	0x200009e4
 8007028:	20000ea4 	.word	0x20000ea4
 800702c:	20000e74 	.word	0x20000e74
 8007030:	20000e70 	.word	0x20000e70
 8007034:	20000ed8 	.word	0x20000ed8

08007038 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b08a      	sub	sp, #40	; 0x28
 800703c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800703e:	2300      	movs	r3, #0
 8007040:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007042:	f000 fb07 	bl	8007654 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007046:	4b1c      	ldr	r3, [pc, #112]	; (80070b8 <xTimerCreateTimerTask+0x80>)
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d021      	beq.n	8007092 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800704e:	2300      	movs	r3, #0
 8007050:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007052:	2300      	movs	r3, #0
 8007054:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007056:	1d3a      	adds	r2, r7, #4
 8007058:	f107 0108 	add.w	r1, r7, #8
 800705c:	f107 030c 	add.w	r3, r7, #12
 8007060:	4618      	mov	r0, r3
 8007062:	f7fe fb65 	bl	8005730 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007066:	6879      	ldr	r1, [r7, #4]
 8007068:	68bb      	ldr	r3, [r7, #8]
 800706a:	68fa      	ldr	r2, [r7, #12]
 800706c:	9202      	str	r2, [sp, #8]
 800706e:	9301      	str	r3, [sp, #4]
 8007070:	2302      	movs	r3, #2
 8007072:	9300      	str	r3, [sp, #0]
 8007074:	2300      	movs	r3, #0
 8007076:	460a      	mov	r2, r1
 8007078:	4910      	ldr	r1, [pc, #64]	; (80070bc <xTimerCreateTimerTask+0x84>)
 800707a:	4811      	ldr	r0, [pc, #68]	; (80070c0 <xTimerCreateTimerTask+0x88>)
 800707c:	f7ff f912 	bl	80062a4 <xTaskCreateStatic>
 8007080:	4603      	mov	r3, r0
 8007082:	4a10      	ldr	r2, [pc, #64]	; (80070c4 <xTimerCreateTimerTask+0x8c>)
 8007084:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007086:	4b0f      	ldr	r3, [pc, #60]	; (80070c4 <xTimerCreateTimerTask+0x8c>)
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	2b00      	cmp	r3, #0
 800708c:	d001      	beq.n	8007092 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800708e:	2301      	movs	r3, #1
 8007090:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007092:	697b      	ldr	r3, [r7, #20]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d10a      	bne.n	80070ae <xTimerCreateTimerTask+0x76>
	__asm volatile
 8007098:	f04f 0350 	mov.w	r3, #80	; 0x50
 800709c:	f383 8811 	msr	BASEPRI, r3
 80070a0:	f3bf 8f6f 	isb	sy
 80070a4:	f3bf 8f4f 	dsb	sy
 80070a8:	613b      	str	r3, [r7, #16]
}
 80070aa:	bf00      	nop
 80070ac:	e7fe      	b.n	80070ac <xTimerCreateTimerTask+0x74>
	return xReturn;
 80070ae:	697b      	ldr	r3, [r7, #20]
}
 80070b0:	4618      	mov	r0, r3
 80070b2:	3718      	adds	r7, #24
 80070b4:	46bd      	mov	sp, r7
 80070b6:	bd80      	pop	{r7, pc}
 80070b8:	20000f14 	.word	0x20000f14
 80070bc:	0800c794 	.word	0x0800c794
 80070c0:	080071fd 	.word	0x080071fd
 80070c4:	20000f18 	.word	0x20000f18

080070c8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b08a      	sub	sp, #40	; 0x28
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	60f8      	str	r0, [r7, #12]
 80070d0:	60b9      	str	r1, [r7, #8]
 80070d2:	607a      	str	r2, [r7, #4]
 80070d4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80070d6:	2300      	movs	r3, #0
 80070d8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d10a      	bne.n	80070f6 <xTimerGenericCommand+0x2e>
	__asm volatile
 80070e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070e4:	f383 8811 	msr	BASEPRI, r3
 80070e8:	f3bf 8f6f 	isb	sy
 80070ec:	f3bf 8f4f 	dsb	sy
 80070f0:	623b      	str	r3, [r7, #32]
}
 80070f2:	bf00      	nop
 80070f4:	e7fe      	b.n	80070f4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80070f6:	4b1a      	ldr	r3, [pc, #104]	; (8007160 <xTimerGenericCommand+0x98>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d02a      	beq.n	8007154 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80070fe:	68bb      	ldr	r3, [r7, #8]
 8007100:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800710a:	68bb      	ldr	r3, [r7, #8]
 800710c:	2b05      	cmp	r3, #5
 800710e:	dc18      	bgt.n	8007142 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007110:	f7ff feb2 	bl	8006e78 <xTaskGetSchedulerState>
 8007114:	4603      	mov	r3, r0
 8007116:	2b02      	cmp	r3, #2
 8007118:	d109      	bne.n	800712e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800711a:	4b11      	ldr	r3, [pc, #68]	; (8007160 <xTimerGenericCommand+0x98>)
 800711c:	6818      	ldr	r0, [r3, #0]
 800711e:	f107 0110 	add.w	r1, r7, #16
 8007122:	2300      	movs	r3, #0
 8007124:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007126:	f7fe fcd5 	bl	8005ad4 <xQueueGenericSend>
 800712a:	6278      	str	r0, [r7, #36]	; 0x24
 800712c:	e012      	b.n	8007154 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800712e:	4b0c      	ldr	r3, [pc, #48]	; (8007160 <xTimerGenericCommand+0x98>)
 8007130:	6818      	ldr	r0, [r3, #0]
 8007132:	f107 0110 	add.w	r1, r7, #16
 8007136:	2300      	movs	r3, #0
 8007138:	2200      	movs	r2, #0
 800713a:	f7fe fccb 	bl	8005ad4 <xQueueGenericSend>
 800713e:	6278      	str	r0, [r7, #36]	; 0x24
 8007140:	e008      	b.n	8007154 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007142:	4b07      	ldr	r3, [pc, #28]	; (8007160 <xTimerGenericCommand+0x98>)
 8007144:	6818      	ldr	r0, [r3, #0]
 8007146:	f107 0110 	add.w	r1, r7, #16
 800714a:	2300      	movs	r3, #0
 800714c:	683a      	ldr	r2, [r7, #0]
 800714e:	f7fe fdbf 	bl	8005cd0 <xQueueGenericSendFromISR>
 8007152:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007156:	4618      	mov	r0, r3
 8007158:	3728      	adds	r7, #40	; 0x28
 800715a:	46bd      	mov	sp, r7
 800715c:	bd80      	pop	{r7, pc}
 800715e:	bf00      	nop
 8007160:	20000f14 	.word	0x20000f14

08007164 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007164:	b580      	push	{r7, lr}
 8007166:	b088      	sub	sp, #32
 8007168:	af02      	add	r7, sp, #8
 800716a:	6078      	str	r0, [r7, #4]
 800716c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800716e:	4b22      	ldr	r3, [pc, #136]	; (80071f8 <prvProcessExpiredTimer+0x94>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	68db      	ldr	r3, [r3, #12]
 8007174:	68db      	ldr	r3, [r3, #12]
 8007176:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007178:	697b      	ldr	r3, [r7, #20]
 800717a:	3304      	adds	r3, #4
 800717c:	4618      	mov	r0, r3
 800717e:	f7fe fb7b 	bl	8005878 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007182:	697b      	ldr	r3, [r7, #20]
 8007184:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007188:	f003 0304 	and.w	r3, r3, #4
 800718c:	2b00      	cmp	r3, #0
 800718e:	d022      	beq.n	80071d6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007190:	697b      	ldr	r3, [r7, #20]
 8007192:	699a      	ldr	r2, [r3, #24]
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	18d1      	adds	r1, r2, r3
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	683a      	ldr	r2, [r7, #0]
 800719c:	6978      	ldr	r0, [r7, #20]
 800719e:	f000 f8d1 	bl	8007344 <prvInsertTimerInActiveList>
 80071a2:	4603      	mov	r3, r0
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d01f      	beq.n	80071e8 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80071a8:	2300      	movs	r3, #0
 80071aa:	9300      	str	r3, [sp, #0]
 80071ac:	2300      	movs	r3, #0
 80071ae:	687a      	ldr	r2, [r7, #4]
 80071b0:	2100      	movs	r1, #0
 80071b2:	6978      	ldr	r0, [r7, #20]
 80071b4:	f7ff ff88 	bl	80070c8 <xTimerGenericCommand>
 80071b8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80071ba:	693b      	ldr	r3, [r7, #16]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d113      	bne.n	80071e8 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80071c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071c4:	f383 8811 	msr	BASEPRI, r3
 80071c8:	f3bf 8f6f 	isb	sy
 80071cc:	f3bf 8f4f 	dsb	sy
 80071d0:	60fb      	str	r3, [r7, #12]
}
 80071d2:	bf00      	nop
 80071d4:	e7fe      	b.n	80071d4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80071d6:	697b      	ldr	r3, [r7, #20]
 80071d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80071dc:	f023 0301 	bic.w	r3, r3, #1
 80071e0:	b2da      	uxtb	r2, r3
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80071e8:	697b      	ldr	r3, [r7, #20]
 80071ea:	6a1b      	ldr	r3, [r3, #32]
 80071ec:	6978      	ldr	r0, [r7, #20]
 80071ee:	4798      	blx	r3
}
 80071f0:	bf00      	nop
 80071f2:	3718      	adds	r7, #24
 80071f4:	46bd      	mov	sp, r7
 80071f6:	bd80      	pop	{r7, pc}
 80071f8:	20000f0c 	.word	0x20000f0c

080071fc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80071fc:	b580      	push	{r7, lr}
 80071fe:	b084      	sub	sp, #16
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007204:	f107 0308 	add.w	r3, r7, #8
 8007208:	4618      	mov	r0, r3
 800720a:	f000 f857 	bl	80072bc <prvGetNextExpireTime>
 800720e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007210:	68bb      	ldr	r3, [r7, #8]
 8007212:	4619      	mov	r1, r3
 8007214:	68f8      	ldr	r0, [r7, #12]
 8007216:	f000 f803 	bl	8007220 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800721a:	f000 f8d5 	bl	80073c8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800721e:	e7f1      	b.n	8007204 <prvTimerTask+0x8>

08007220 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b084      	sub	sp, #16
 8007224:	af00      	add	r7, sp, #0
 8007226:	6078      	str	r0, [r7, #4]
 8007228:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800722a:	f7ff fa43 	bl	80066b4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800722e:	f107 0308 	add.w	r3, r7, #8
 8007232:	4618      	mov	r0, r3
 8007234:	f000 f866 	bl	8007304 <prvSampleTimeNow>
 8007238:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d130      	bne.n	80072a2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d10a      	bne.n	800725c <prvProcessTimerOrBlockTask+0x3c>
 8007246:	687a      	ldr	r2, [r7, #4]
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	429a      	cmp	r2, r3
 800724c:	d806      	bhi.n	800725c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800724e:	f7ff fa3f 	bl	80066d0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007252:	68f9      	ldr	r1, [r7, #12]
 8007254:	6878      	ldr	r0, [r7, #4]
 8007256:	f7ff ff85 	bl	8007164 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800725a:	e024      	b.n	80072a6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d008      	beq.n	8007274 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007262:	4b13      	ldr	r3, [pc, #76]	; (80072b0 <prvProcessTimerOrBlockTask+0x90>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d101      	bne.n	8007270 <prvProcessTimerOrBlockTask+0x50>
 800726c:	2301      	movs	r3, #1
 800726e:	e000      	b.n	8007272 <prvProcessTimerOrBlockTask+0x52>
 8007270:	2300      	movs	r3, #0
 8007272:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007274:	4b0f      	ldr	r3, [pc, #60]	; (80072b4 <prvProcessTimerOrBlockTask+0x94>)
 8007276:	6818      	ldr	r0, [r3, #0]
 8007278:	687a      	ldr	r2, [r7, #4]
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	1ad3      	subs	r3, r2, r3
 800727e:	683a      	ldr	r2, [r7, #0]
 8007280:	4619      	mov	r1, r3
 8007282:	f7fe ffdb 	bl	800623c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007286:	f7ff fa23 	bl	80066d0 <xTaskResumeAll>
 800728a:	4603      	mov	r3, r0
 800728c:	2b00      	cmp	r3, #0
 800728e:	d10a      	bne.n	80072a6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007290:	4b09      	ldr	r3, [pc, #36]	; (80072b8 <prvProcessTimerOrBlockTask+0x98>)
 8007292:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007296:	601a      	str	r2, [r3, #0]
 8007298:	f3bf 8f4f 	dsb	sy
 800729c:	f3bf 8f6f 	isb	sy
}
 80072a0:	e001      	b.n	80072a6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80072a2:	f7ff fa15 	bl	80066d0 <xTaskResumeAll>
}
 80072a6:	bf00      	nop
 80072a8:	3710      	adds	r7, #16
 80072aa:	46bd      	mov	sp, r7
 80072ac:	bd80      	pop	{r7, pc}
 80072ae:	bf00      	nop
 80072b0:	20000f10 	.word	0x20000f10
 80072b4:	20000f14 	.word	0x20000f14
 80072b8:	e000ed04 	.word	0xe000ed04

080072bc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80072bc:	b480      	push	{r7}
 80072be:	b085      	sub	sp, #20
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80072c4:	4b0e      	ldr	r3, [pc, #56]	; (8007300 <prvGetNextExpireTime+0x44>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d101      	bne.n	80072d2 <prvGetNextExpireTime+0x16>
 80072ce:	2201      	movs	r2, #1
 80072d0:	e000      	b.n	80072d4 <prvGetNextExpireTime+0x18>
 80072d2:	2200      	movs	r2, #0
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d105      	bne.n	80072ec <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80072e0:	4b07      	ldr	r3, [pc, #28]	; (8007300 <prvGetNextExpireTime+0x44>)
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	68db      	ldr	r3, [r3, #12]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	60fb      	str	r3, [r7, #12]
 80072ea:	e001      	b.n	80072f0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80072ec:	2300      	movs	r3, #0
 80072ee:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80072f0:	68fb      	ldr	r3, [r7, #12]
}
 80072f2:	4618      	mov	r0, r3
 80072f4:	3714      	adds	r7, #20
 80072f6:	46bd      	mov	sp, r7
 80072f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fc:	4770      	bx	lr
 80072fe:	bf00      	nop
 8007300:	20000f0c 	.word	0x20000f0c

08007304 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b084      	sub	sp, #16
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800730c:	f7ff fa7e 	bl	800680c <xTaskGetTickCount>
 8007310:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007312:	4b0b      	ldr	r3, [pc, #44]	; (8007340 <prvSampleTimeNow+0x3c>)
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	68fa      	ldr	r2, [r7, #12]
 8007318:	429a      	cmp	r2, r3
 800731a:	d205      	bcs.n	8007328 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800731c:	f000 f936 	bl	800758c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2201      	movs	r2, #1
 8007324:	601a      	str	r2, [r3, #0]
 8007326:	e002      	b.n	800732e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2200      	movs	r2, #0
 800732c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800732e:	4a04      	ldr	r2, [pc, #16]	; (8007340 <prvSampleTimeNow+0x3c>)
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007334:	68fb      	ldr	r3, [r7, #12]
}
 8007336:	4618      	mov	r0, r3
 8007338:	3710      	adds	r7, #16
 800733a:	46bd      	mov	sp, r7
 800733c:	bd80      	pop	{r7, pc}
 800733e:	bf00      	nop
 8007340:	20000f1c 	.word	0x20000f1c

08007344 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b086      	sub	sp, #24
 8007348:	af00      	add	r7, sp, #0
 800734a:	60f8      	str	r0, [r7, #12]
 800734c:	60b9      	str	r1, [r7, #8]
 800734e:	607a      	str	r2, [r7, #4]
 8007350:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007352:	2300      	movs	r3, #0
 8007354:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	68ba      	ldr	r2, [r7, #8]
 800735a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	68fa      	ldr	r2, [r7, #12]
 8007360:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007362:	68ba      	ldr	r2, [r7, #8]
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	429a      	cmp	r2, r3
 8007368:	d812      	bhi.n	8007390 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800736a:	687a      	ldr	r2, [r7, #4]
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	1ad2      	subs	r2, r2, r3
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	699b      	ldr	r3, [r3, #24]
 8007374:	429a      	cmp	r2, r3
 8007376:	d302      	bcc.n	800737e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007378:	2301      	movs	r3, #1
 800737a:	617b      	str	r3, [r7, #20]
 800737c:	e01b      	b.n	80073b6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800737e:	4b10      	ldr	r3, [pc, #64]	; (80073c0 <prvInsertTimerInActiveList+0x7c>)
 8007380:	681a      	ldr	r2, [r3, #0]
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	3304      	adds	r3, #4
 8007386:	4619      	mov	r1, r3
 8007388:	4610      	mov	r0, r2
 800738a:	f7fe fa3c 	bl	8005806 <vListInsert>
 800738e:	e012      	b.n	80073b6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007390:	687a      	ldr	r2, [r7, #4]
 8007392:	683b      	ldr	r3, [r7, #0]
 8007394:	429a      	cmp	r2, r3
 8007396:	d206      	bcs.n	80073a6 <prvInsertTimerInActiveList+0x62>
 8007398:	68ba      	ldr	r2, [r7, #8]
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	429a      	cmp	r2, r3
 800739e:	d302      	bcc.n	80073a6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80073a0:	2301      	movs	r3, #1
 80073a2:	617b      	str	r3, [r7, #20]
 80073a4:	e007      	b.n	80073b6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80073a6:	4b07      	ldr	r3, [pc, #28]	; (80073c4 <prvInsertTimerInActiveList+0x80>)
 80073a8:	681a      	ldr	r2, [r3, #0]
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	3304      	adds	r3, #4
 80073ae:	4619      	mov	r1, r3
 80073b0:	4610      	mov	r0, r2
 80073b2:	f7fe fa28 	bl	8005806 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80073b6:	697b      	ldr	r3, [r7, #20]
}
 80073b8:	4618      	mov	r0, r3
 80073ba:	3718      	adds	r7, #24
 80073bc:	46bd      	mov	sp, r7
 80073be:	bd80      	pop	{r7, pc}
 80073c0:	20000f10 	.word	0x20000f10
 80073c4:	20000f0c 	.word	0x20000f0c

080073c8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b08e      	sub	sp, #56	; 0x38
 80073cc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80073ce:	e0ca      	b.n	8007566 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	da18      	bge.n	8007408 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80073d6:	1d3b      	adds	r3, r7, #4
 80073d8:	3304      	adds	r3, #4
 80073da:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80073dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d10a      	bne.n	80073f8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80073e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073e6:	f383 8811 	msr	BASEPRI, r3
 80073ea:	f3bf 8f6f 	isb	sy
 80073ee:	f3bf 8f4f 	dsb	sy
 80073f2:	61fb      	str	r3, [r7, #28]
}
 80073f4:	bf00      	nop
 80073f6:	e7fe      	b.n	80073f6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80073f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80073fe:	6850      	ldr	r0, [r2, #4]
 8007400:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007402:	6892      	ldr	r2, [r2, #8]
 8007404:	4611      	mov	r1, r2
 8007406:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2b00      	cmp	r3, #0
 800740c:	f2c0 80ab 	blt.w	8007566 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007416:	695b      	ldr	r3, [r3, #20]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d004      	beq.n	8007426 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800741c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800741e:	3304      	adds	r3, #4
 8007420:	4618      	mov	r0, r3
 8007422:	f7fe fa29 	bl	8005878 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007426:	463b      	mov	r3, r7
 8007428:	4618      	mov	r0, r3
 800742a:	f7ff ff6b 	bl	8007304 <prvSampleTimeNow>
 800742e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2b09      	cmp	r3, #9
 8007434:	f200 8096 	bhi.w	8007564 <prvProcessReceivedCommands+0x19c>
 8007438:	a201      	add	r2, pc, #4	; (adr r2, 8007440 <prvProcessReceivedCommands+0x78>)
 800743a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800743e:	bf00      	nop
 8007440:	08007469 	.word	0x08007469
 8007444:	08007469 	.word	0x08007469
 8007448:	08007469 	.word	0x08007469
 800744c:	080074dd 	.word	0x080074dd
 8007450:	080074f1 	.word	0x080074f1
 8007454:	0800753b 	.word	0x0800753b
 8007458:	08007469 	.word	0x08007469
 800745c:	08007469 	.word	0x08007469
 8007460:	080074dd 	.word	0x080074dd
 8007464:	080074f1 	.word	0x080074f1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800746a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800746e:	f043 0301 	orr.w	r3, r3, #1
 8007472:	b2da      	uxtb	r2, r3
 8007474:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007476:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800747a:	68ba      	ldr	r2, [r7, #8]
 800747c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800747e:	699b      	ldr	r3, [r3, #24]
 8007480:	18d1      	adds	r1, r2, r3
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007486:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007488:	f7ff ff5c 	bl	8007344 <prvInsertTimerInActiveList>
 800748c:	4603      	mov	r3, r0
 800748e:	2b00      	cmp	r3, #0
 8007490:	d069      	beq.n	8007566 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007492:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007494:	6a1b      	ldr	r3, [r3, #32]
 8007496:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007498:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800749a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800749c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80074a0:	f003 0304 	and.w	r3, r3, #4
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d05e      	beq.n	8007566 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80074a8:	68ba      	ldr	r2, [r7, #8]
 80074aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074ac:	699b      	ldr	r3, [r3, #24]
 80074ae:	441a      	add	r2, r3
 80074b0:	2300      	movs	r3, #0
 80074b2:	9300      	str	r3, [sp, #0]
 80074b4:	2300      	movs	r3, #0
 80074b6:	2100      	movs	r1, #0
 80074b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80074ba:	f7ff fe05 	bl	80070c8 <xTimerGenericCommand>
 80074be:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80074c0:	6a3b      	ldr	r3, [r7, #32]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d14f      	bne.n	8007566 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80074c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074ca:	f383 8811 	msr	BASEPRI, r3
 80074ce:	f3bf 8f6f 	isb	sy
 80074d2:	f3bf 8f4f 	dsb	sy
 80074d6:	61bb      	str	r3, [r7, #24]
}
 80074d8:	bf00      	nop
 80074da:	e7fe      	b.n	80074da <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80074dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074de:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80074e2:	f023 0301 	bic.w	r3, r3, #1
 80074e6:	b2da      	uxtb	r2, r3
 80074e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074ea:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80074ee:	e03a      	b.n	8007566 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80074f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80074f6:	f043 0301 	orr.w	r3, r3, #1
 80074fa:	b2da      	uxtb	r2, r3
 80074fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074fe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007502:	68ba      	ldr	r2, [r7, #8]
 8007504:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007506:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007508:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800750a:	699b      	ldr	r3, [r3, #24]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d10a      	bne.n	8007526 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8007510:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007514:	f383 8811 	msr	BASEPRI, r3
 8007518:	f3bf 8f6f 	isb	sy
 800751c:	f3bf 8f4f 	dsb	sy
 8007520:	617b      	str	r3, [r7, #20]
}
 8007522:	bf00      	nop
 8007524:	e7fe      	b.n	8007524 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007526:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007528:	699a      	ldr	r2, [r3, #24]
 800752a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800752c:	18d1      	adds	r1, r2, r3
 800752e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007530:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007532:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007534:	f7ff ff06 	bl	8007344 <prvInsertTimerInActiveList>
					break;
 8007538:	e015      	b.n	8007566 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800753a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800753c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007540:	f003 0302 	and.w	r3, r3, #2
 8007544:	2b00      	cmp	r3, #0
 8007546:	d103      	bne.n	8007550 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8007548:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800754a:	f000 fbe1 	bl	8007d10 <vPortFree>
 800754e:	e00a      	b.n	8007566 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007550:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007552:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007556:	f023 0301 	bic.w	r3, r3, #1
 800755a:	b2da      	uxtb	r2, r3
 800755c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800755e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007562:	e000      	b.n	8007566 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8007564:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007566:	4b08      	ldr	r3, [pc, #32]	; (8007588 <prvProcessReceivedCommands+0x1c0>)
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	1d39      	adds	r1, r7, #4
 800756c:	2200      	movs	r2, #0
 800756e:	4618      	mov	r0, r3
 8007570:	f7fe fc4a 	bl	8005e08 <xQueueReceive>
 8007574:	4603      	mov	r3, r0
 8007576:	2b00      	cmp	r3, #0
 8007578:	f47f af2a 	bne.w	80073d0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800757c:	bf00      	nop
 800757e:	bf00      	nop
 8007580:	3730      	adds	r7, #48	; 0x30
 8007582:	46bd      	mov	sp, r7
 8007584:	bd80      	pop	{r7, pc}
 8007586:	bf00      	nop
 8007588:	20000f14 	.word	0x20000f14

0800758c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b088      	sub	sp, #32
 8007590:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007592:	e048      	b.n	8007626 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007594:	4b2d      	ldr	r3, [pc, #180]	; (800764c <prvSwitchTimerLists+0xc0>)
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	68db      	ldr	r3, [r3, #12]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800759e:	4b2b      	ldr	r3, [pc, #172]	; (800764c <prvSwitchTimerLists+0xc0>)
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	68db      	ldr	r3, [r3, #12]
 80075a4:	68db      	ldr	r3, [r3, #12]
 80075a6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	3304      	adds	r3, #4
 80075ac:	4618      	mov	r0, r3
 80075ae:	f7fe f963 	bl	8005878 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	6a1b      	ldr	r3, [r3, #32]
 80075b6:	68f8      	ldr	r0, [r7, #12]
 80075b8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80075c0:	f003 0304 	and.w	r3, r3, #4
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d02e      	beq.n	8007626 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	699b      	ldr	r3, [r3, #24]
 80075cc:	693a      	ldr	r2, [r7, #16]
 80075ce:	4413      	add	r3, r2
 80075d0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80075d2:	68ba      	ldr	r2, [r7, #8]
 80075d4:	693b      	ldr	r3, [r7, #16]
 80075d6:	429a      	cmp	r2, r3
 80075d8:	d90e      	bls.n	80075f8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	68ba      	ldr	r2, [r7, #8]
 80075de:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	68fa      	ldr	r2, [r7, #12]
 80075e4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80075e6:	4b19      	ldr	r3, [pc, #100]	; (800764c <prvSwitchTimerLists+0xc0>)
 80075e8:	681a      	ldr	r2, [r3, #0]
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	3304      	adds	r3, #4
 80075ee:	4619      	mov	r1, r3
 80075f0:	4610      	mov	r0, r2
 80075f2:	f7fe f908 	bl	8005806 <vListInsert>
 80075f6:	e016      	b.n	8007626 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80075f8:	2300      	movs	r3, #0
 80075fa:	9300      	str	r3, [sp, #0]
 80075fc:	2300      	movs	r3, #0
 80075fe:	693a      	ldr	r2, [r7, #16]
 8007600:	2100      	movs	r1, #0
 8007602:	68f8      	ldr	r0, [r7, #12]
 8007604:	f7ff fd60 	bl	80070c8 <xTimerGenericCommand>
 8007608:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d10a      	bne.n	8007626 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8007610:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007614:	f383 8811 	msr	BASEPRI, r3
 8007618:	f3bf 8f6f 	isb	sy
 800761c:	f3bf 8f4f 	dsb	sy
 8007620:	603b      	str	r3, [r7, #0]
}
 8007622:	bf00      	nop
 8007624:	e7fe      	b.n	8007624 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007626:	4b09      	ldr	r3, [pc, #36]	; (800764c <prvSwitchTimerLists+0xc0>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d1b1      	bne.n	8007594 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007630:	4b06      	ldr	r3, [pc, #24]	; (800764c <prvSwitchTimerLists+0xc0>)
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007636:	4b06      	ldr	r3, [pc, #24]	; (8007650 <prvSwitchTimerLists+0xc4>)
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	4a04      	ldr	r2, [pc, #16]	; (800764c <prvSwitchTimerLists+0xc0>)
 800763c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800763e:	4a04      	ldr	r2, [pc, #16]	; (8007650 <prvSwitchTimerLists+0xc4>)
 8007640:	697b      	ldr	r3, [r7, #20]
 8007642:	6013      	str	r3, [r2, #0]
}
 8007644:	bf00      	nop
 8007646:	3718      	adds	r7, #24
 8007648:	46bd      	mov	sp, r7
 800764a:	bd80      	pop	{r7, pc}
 800764c:	20000f0c 	.word	0x20000f0c
 8007650:	20000f10 	.word	0x20000f10

08007654 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b082      	sub	sp, #8
 8007658:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800765a:	f000 f96b 	bl	8007934 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800765e:	4b15      	ldr	r3, [pc, #84]	; (80076b4 <prvCheckForValidListAndQueue+0x60>)
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d120      	bne.n	80076a8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007666:	4814      	ldr	r0, [pc, #80]	; (80076b8 <prvCheckForValidListAndQueue+0x64>)
 8007668:	f7fe f87c 	bl	8005764 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800766c:	4813      	ldr	r0, [pc, #76]	; (80076bc <prvCheckForValidListAndQueue+0x68>)
 800766e:	f7fe f879 	bl	8005764 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007672:	4b13      	ldr	r3, [pc, #76]	; (80076c0 <prvCheckForValidListAndQueue+0x6c>)
 8007674:	4a10      	ldr	r2, [pc, #64]	; (80076b8 <prvCheckForValidListAndQueue+0x64>)
 8007676:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007678:	4b12      	ldr	r3, [pc, #72]	; (80076c4 <prvCheckForValidListAndQueue+0x70>)
 800767a:	4a10      	ldr	r2, [pc, #64]	; (80076bc <prvCheckForValidListAndQueue+0x68>)
 800767c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800767e:	2300      	movs	r3, #0
 8007680:	9300      	str	r3, [sp, #0]
 8007682:	4b11      	ldr	r3, [pc, #68]	; (80076c8 <prvCheckForValidListAndQueue+0x74>)
 8007684:	4a11      	ldr	r2, [pc, #68]	; (80076cc <prvCheckForValidListAndQueue+0x78>)
 8007686:	2110      	movs	r1, #16
 8007688:	200a      	movs	r0, #10
 800768a:	f7fe f987 	bl	800599c <xQueueGenericCreateStatic>
 800768e:	4603      	mov	r3, r0
 8007690:	4a08      	ldr	r2, [pc, #32]	; (80076b4 <prvCheckForValidListAndQueue+0x60>)
 8007692:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007694:	4b07      	ldr	r3, [pc, #28]	; (80076b4 <prvCheckForValidListAndQueue+0x60>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d005      	beq.n	80076a8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800769c:	4b05      	ldr	r3, [pc, #20]	; (80076b4 <prvCheckForValidListAndQueue+0x60>)
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	490b      	ldr	r1, [pc, #44]	; (80076d0 <prvCheckForValidListAndQueue+0x7c>)
 80076a2:	4618      	mov	r0, r3
 80076a4:	f7fe fda0 	bl	80061e8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80076a8:	f000 f974 	bl	8007994 <vPortExitCritical>
}
 80076ac:	bf00      	nop
 80076ae:	46bd      	mov	sp, r7
 80076b0:	bd80      	pop	{r7, pc}
 80076b2:	bf00      	nop
 80076b4:	20000f14 	.word	0x20000f14
 80076b8:	20000ee4 	.word	0x20000ee4
 80076bc:	20000ef8 	.word	0x20000ef8
 80076c0:	20000f0c 	.word	0x20000f0c
 80076c4:	20000f10 	.word	0x20000f10
 80076c8:	20000fc0 	.word	0x20000fc0
 80076cc:	20000f20 	.word	0x20000f20
 80076d0:	0800c79c 	.word	0x0800c79c

080076d4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80076d4:	b480      	push	{r7}
 80076d6:	b085      	sub	sp, #20
 80076d8:	af00      	add	r7, sp, #0
 80076da:	60f8      	str	r0, [r7, #12]
 80076dc:	60b9      	str	r1, [r7, #8]
 80076de:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	3b04      	subs	r3, #4
 80076e4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80076ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	3b04      	subs	r3, #4
 80076f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80076f4:	68bb      	ldr	r3, [r7, #8]
 80076f6:	f023 0201 	bic.w	r2, r3, #1
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	3b04      	subs	r3, #4
 8007702:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007704:	4a0c      	ldr	r2, [pc, #48]	; (8007738 <pxPortInitialiseStack+0x64>)
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	3b14      	subs	r3, #20
 800770e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007710:	687a      	ldr	r2, [r7, #4]
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	3b04      	subs	r3, #4
 800771a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	f06f 0202 	mvn.w	r2, #2
 8007722:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	3b20      	subs	r3, #32
 8007728:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800772a:	68fb      	ldr	r3, [r7, #12]
}
 800772c:	4618      	mov	r0, r3
 800772e:	3714      	adds	r7, #20
 8007730:	46bd      	mov	sp, r7
 8007732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007736:	4770      	bx	lr
 8007738:	0800773d 	.word	0x0800773d

0800773c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800773c:	b480      	push	{r7}
 800773e:	b085      	sub	sp, #20
 8007740:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007742:	2300      	movs	r3, #0
 8007744:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007746:	4b12      	ldr	r3, [pc, #72]	; (8007790 <prvTaskExitError+0x54>)
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800774e:	d00a      	beq.n	8007766 <prvTaskExitError+0x2a>
	__asm volatile
 8007750:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007754:	f383 8811 	msr	BASEPRI, r3
 8007758:	f3bf 8f6f 	isb	sy
 800775c:	f3bf 8f4f 	dsb	sy
 8007760:	60fb      	str	r3, [r7, #12]
}
 8007762:	bf00      	nop
 8007764:	e7fe      	b.n	8007764 <prvTaskExitError+0x28>
	__asm volatile
 8007766:	f04f 0350 	mov.w	r3, #80	; 0x50
 800776a:	f383 8811 	msr	BASEPRI, r3
 800776e:	f3bf 8f6f 	isb	sy
 8007772:	f3bf 8f4f 	dsb	sy
 8007776:	60bb      	str	r3, [r7, #8]
}
 8007778:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800777a:	bf00      	nop
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d0fc      	beq.n	800777c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007782:	bf00      	nop
 8007784:	bf00      	nop
 8007786:	3714      	adds	r7, #20
 8007788:	46bd      	mov	sp, r7
 800778a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778e:	4770      	bx	lr
 8007790:	2000000c 	.word	0x2000000c
	...

080077a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80077a0:	4b07      	ldr	r3, [pc, #28]	; (80077c0 <pxCurrentTCBConst2>)
 80077a2:	6819      	ldr	r1, [r3, #0]
 80077a4:	6808      	ldr	r0, [r1, #0]
 80077a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077aa:	f380 8809 	msr	PSP, r0
 80077ae:	f3bf 8f6f 	isb	sy
 80077b2:	f04f 0000 	mov.w	r0, #0
 80077b6:	f380 8811 	msr	BASEPRI, r0
 80077ba:	4770      	bx	lr
 80077bc:	f3af 8000 	nop.w

080077c0 <pxCurrentTCBConst2>:
 80077c0:	200009e4 	.word	0x200009e4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80077c4:	bf00      	nop
 80077c6:	bf00      	nop

080077c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80077c8:	4808      	ldr	r0, [pc, #32]	; (80077ec <prvPortStartFirstTask+0x24>)
 80077ca:	6800      	ldr	r0, [r0, #0]
 80077cc:	6800      	ldr	r0, [r0, #0]
 80077ce:	f380 8808 	msr	MSP, r0
 80077d2:	f04f 0000 	mov.w	r0, #0
 80077d6:	f380 8814 	msr	CONTROL, r0
 80077da:	b662      	cpsie	i
 80077dc:	b661      	cpsie	f
 80077de:	f3bf 8f4f 	dsb	sy
 80077e2:	f3bf 8f6f 	isb	sy
 80077e6:	df00      	svc	0
 80077e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80077ea:	bf00      	nop
 80077ec:	e000ed08 	.word	0xe000ed08

080077f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b086      	sub	sp, #24
 80077f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80077f6:	4b46      	ldr	r3, [pc, #280]	; (8007910 <xPortStartScheduler+0x120>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	4a46      	ldr	r2, [pc, #280]	; (8007914 <xPortStartScheduler+0x124>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d10a      	bne.n	8007816 <xPortStartScheduler+0x26>
	__asm volatile
 8007800:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007804:	f383 8811 	msr	BASEPRI, r3
 8007808:	f3bf 8f6f 	isb	sy
 800780c:	f3bf 8f4f 	dsb	sy
 8007810:	613b      	str	r3, [r7, #16]
}
 8007812:	bf00      	nop
 8007814:	e7fe      	b.n	8007814 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007816:	4b3e      	ldr	r3, [pc, #248]	; (8007910 <xPortStartScheduler+0x120>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	4a3f      	ldr	r2, [pc, #252]	; (8007918 <xPortStartScheduler+0x128>)
 800781c:	4293      	cmp	r3, r2
 800781e:	d10a      	bne.n	8007836 <xPortStartScheduler+0x46>
	__asm volatile
 8007820:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007824:	f383 8811 	msr	BASEPRI, r3
 8007828:	f3bf 8f6f 	isb	sy
 800782c:	f3bf 8f4f 	dsb	sy
 8007830:	60fb      	str	r3, [r7, #12]
}
 8007832:	bf00      	nop
 8007834:	e7fe      	b.n	8007834 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007836:	4b39      	ldr	r3, [pc, #228]	; (800791c <xPortStartScheduler+0x12c>)
 8007838:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800783a:	697b      	ldr	r3, [r7, #20]
 800783c:	781b      	ldrb	r3, [r3, #0]
 800783e:	b2db      	uxtb	r3, r3
 8007840:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007842:	697b      	ldr	r3, [r7, #20]
 8007844:	22ff      	movs	r2, #255	; 0xff
 8007846:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007848:	697b      	ldr	r3, [r7, #20]
 800784a:	781b      	ldrb	r3, [r3, #0]
 800784c:	b2db      	uxtb	r3, r3
 800784e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007850:	78fb      	ldrb	r3, [r7, #3]
 8007852:	b2db      	uxtb	r3, r3
 8007854:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007858:	b2da      	uxtb	r2, r3
 800785a:	4b31      	ldr	r3, [pc, #196]	; (8007920 <xPortStartScheduler+0x130>)
 800785c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800785e:	4b31      	ldr	r3, [pc, #196]	; (8007924 <xPortStartScheduler+0x134>)
 8007860:	2207      	movs	r2, #7
 8007862:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007864:	e009      	b.n	800787a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007866:	4b2f      	ldr	r3, [pc, #188]	; (8007924 <xPortStartScheduler+0x134>)
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	3b01      	subs	r3, #1
 800786c:	4a2d      	ldr	r2, [pc, #180]	; (8007924 <xPortStartScheduler+0x134>)
 800786e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007870:	78fb      	ldrb	r3, [r7, #3]
 8007872:	b2db      	uxtb	r3, r3
 8007874:	005b      	lsls	r3, r3, #1
 8007876:	b2db      	uxtb	r3, r3
 8007878:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800787a:	78fb      	ldrb	r3, [r7, #3]
 800787c:	b2db      	uxtb	r3, r3
 800787e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007882:	2b80      	cmp	r3, #128	; 0x80
 8007884:	d0ef      	beq.n	8007866 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007886:	4b27      	ldr	r3, [pc, #156]	; (8007924 <xPortStartScheduler+0x134>)
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f1c3 0307 	rsb	r3, r3, #7
 800788e:	2b04      	cmp	r3, #4
 8007890:	d00a      	beq.n	80078a8 <xPortStartScheduler+0xb8>
	__asm volatile
 8007892:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007896:	f383 8811 	msr	BASEPRI, r3
 800789a:	f3bf 8f6f 	isb	sy
 800789e:	f3bf 8f4f 	dsb	sy
 80078a2:	60bb      	str	r3, [r7, #8]
}
 80078a4:	bf00      	nop
 80078a6:	e7fe      	b.n	80078a6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80078a8:	4b1e      	ldr	r3, [pc, #120]	; (8007924 <xPortStartScheduler+0x134>)
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	021b      	lsls	r3, r3, #8
 80078ae:	4a1d      	ldr	r2, [pc, #116]	; (8007924 <xPortStartScheduler+0x134>)
 80078b0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80078b2:	4b1c      	ldr	r3, [pc, #112]	; (8007924 <xPortStartScheduler+0x134>)
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80078ba:	4a1a      	ldr	r2, [pc, #104]	; (8007924 <xPortStartScheduler+0x134>)
 80078bc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	b2da      	uxtb	r2, r3
 80078c2:	697b      	ldr	r3, [r7, #20]
 80078c4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80078c6:	4b18      	ldr	r3, [pc, #96]	; (8007928 <xPortStartScheduler+0x138>)
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	4a17      	ldr	r2, [pc, #92]	; (8007928 <xPortStartScheduler+0x138>)
 80078cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80078d0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80078d2:	4b15      	ldr	r3, [pc, #84]	; (8007928 <xPortStartScheduler+0x138>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	4a14      	ldr	r2, [pc, #80]	; (8007928 <xPortStartScheduler+0x138>)
 80078d8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80078dc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80078de:	f000 f8dd 	bl	8007a9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80078e2:	4b12      	ldr	r3, [pc, #72]	; (800792c <xPortStartScheduler+0x13c>)
 80078e4:	2200      	movs	r2, #0
 80078e6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80078e8:	f000 f8fc 	bl	8007ae4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80078ec:	4b10      	ldr	r3, [pc, #64]	; (8007930 <xPortStartScheduler+0x140>)
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	4a0f      	ldr	r2, [pc, #60]	; (8007930 <xPortStartScheduler+0x140>)
 80078f2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80078f6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80078f8:	f7ff ff66 	bl	80077c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80078fc:	f7ff f850 	bl	80069a0 <vTaskSwitchContext>
	prvTaskExitError();
 8007900:	f7ff ff1c 	bl	800773c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007904:	2300      	movs	r3, #0
}
 8007906:	4618      	mov	r0, r3
 8007908:	3718      	adds	r7, #24
 800790a:	46bd      	mov	sp, r7
 800790c:	bd80      	pop	{r7, pc}
 800790e:	bf00      	nop
 8007910:	e000ed00 	.word	0xe000ed00
 8007914:	410fc271 	.word	0x410fc271
 8007918:	410fc270 	.word	0x410fc270
 800791c:	e000e400 	.word	0xe000e400
 8007920:	20001010 	.word	0x20001010
 8007924:	20001014 	.word	0x20001014
 8007928:	e000ed20 	.word	0xe000ed20
 800792c:	2000000c 	.word	0x2000000c
 8007930:	e000ef34 	.word	0xe000ef34

08007934 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007934:	b480      	push	{r7}
 8007936:	b083      	sub	sp, #12
 8007938:	af00      	add	r7, sp, #0
	__asm volatile
 800793a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800793e:	f383 8811 	msr	BASEPRI, r3
 8007942:	f3bf 8f6f 	isb	sy
 8007946:	f3bf 8f4f 	dsb	sy
 800794a:	607b      	str	r3, [r7, #4]
}
 800794c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800794e:	4b0f      	ldr	r3, [pc, #60]	; (800798c <vPortEnterCritical+0x58>)
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	3301      	adds	r3, #1
 8007954:	4a0d      	ldr	r2, [pc, #52]	; (800798c <vPortEnterCritical+0x58>)
 8007956:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007958:	4b0c      	ldr	r3, [pc, #48]	; (800798c <vPortEnterCritical+0x58>)
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	2b01      	cmp	r3, #1
 800795e:	d10f      	bne.n	8007980 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007960:	4b0b      	ldr	r3, [pc, #44]	; (8007990 <vPortEnterCritical+0x5c>)
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	b2db      	uxtb	r3, r3
 8007966:	2b00      	cmp	r3, #0
 8007968:	d00a      	beq.n	8007980 <vPortEnterCritical+0x4c>
	__asm volatile
 800796a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800796e:	f383 8811 	msr	BASEPRI, r3
 8007972:	f3bf 8f6f 	isb	sy
 8007976:	f3bf 8f4f 	dsb	sy
 800797a:	603b      	str	r3, [r7, #0]
}
 800797c:	bf00      	nop
 800797e:	e7fe      	b.n	800797e <vPortEnterCritical+0x4a>
	}
}
 8007980:	bf00      	nop
 8007982:	370c      	adds	r7, #12
 8007984:	46bd      	mov	sp, r7
 8007986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798a:	4770      	bx	lr
 800798c:	2000000c 	.word	0x2000000c
 8007990:	e000ed04 	.word	0xe000ed04

08007994 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007994:	b480      	push	{r7}
 8007996:	b083      	sub	sp, #12
 8007998:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800799a:	4b12      	ldr	r3, [pc, #72]	; (80079e4 <vPortExitCritical+0x50>)
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d10a      	bne.n	80079b8 <vPortExitCritical+0x24>
	__asm volatile
 80079a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079a6:	f383 8811 	msr	BASEPRI, r3
 80079aa:	f3bf 8f6f 	isb	sy
 80079ae:	f3bf 8f4f 	dsb	sy
 80079b2:	607b      	str	r3, [r7, #4]
}
 80079b4:	bf00      	nop
 80079b6:	e7fe      	b.n	80079b6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80079b8:	4b0a      	ldr	r3, [pc, #40]	; (80079e4 <vPortExitCritical+0x50>)
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	3b01      	subs	r3, #1
 80079be:	4a09      	ldr	r2, [pc, #36]	; (80079e4 <vPortExitCritical+0x50>)
 80079c0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80079c2:	4b08      	ldr	r3, [pc, #32]	; (80079e4 <vPortExitCritical+0x50>)
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d105      	bne.n	80079d6 <vPortExitCritical+0x42>
 80079ca:	2300      	movs	r3, #0
 80079cc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80079ce:	683b      	ldr	r3, [r7, #0]
 80079d0:	f383 8811 	msr	BASEPRI, r3
}
 80079d4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80079d6:	bf00      	nop
 80079d8:	370c      	adds	r7, #12
 80079da:	46bd      	mov	sp, r7
 80079dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e0:	4770      	bx	lr
 80079e2:	bf00      	nop
 80079e4:	2000000c 	.word	0x2000000c
	...

080079f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80079f0:	f3ef 8009 	mrs	r0, PSP
 80079f4:	f3bf 8f6f 	isb	sy
 80079f8:	4b15      	ldr	r3, [pc, #84]	; (8007a50 <pxCurrentTCBConst>)
 80079fa:	681a      	ldr	r2, [r3, #0]
 80079fc:	f01e 0f10 	tst.w	lr, #16
 8007a00:	bf08      	it	eq
 8007a02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007a06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a0a:	6010      	str	r0, [r2, #0]
 8007a0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007a10:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007a14:	f380 8811 	msr	BASEPRI, r0
 8007a18:	f3bf 8f4f 	dsb	sy
 8007a1c:	f3bf 8f6f 	isb	sy
 8007a20:	f7fe ffbe 	bl	80069a0 <vTaskSwitchContext>
 8007a24:	f04f 0000 	mov.w	r0, #0
 8007a28:	f380 8811 	msr	BASEPRI, r0
 8007a2c:	bc09      	pop	{r0, r3}
 8007a2e:	6819      	ldr	r1, [r3, #0]
 8007a30:	6808      	ldr	r0, [r1, #0]
 8007a32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a36:	f01e 0f10 	tst.w	lr, #16
 8007a3a:	bf08      	it	eq
 8007a3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007a40:	f380 8809 	msr	PSP, r0
 8007a44:	f3bf 8f6f 	isb	sy
 8007a48:	4770      	bx	lr
 8007a4a:	bf00      	nop
 8007a4c:	f3af 8000 	nop.w

08007a50 <pxCurrentTCBConst>:
 8007a50:	200009e4 	.word	0x200009e4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007a54:	bf00      	nop
 8007a56:	bf00      	nop

08007a58 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b082      	sub	sp, #8
 8007a5c:	af00      	add	r7, sp, #0
	__asm volatile
 8007a5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a62:	f383 8811 	msr	BASEPRI, r3
 8007a66:	f3bf 8f6f 	isb	sy
 8007a6a:	f3bf 8f4f 	dsb	sy
 8007a6e:	607b      	str	r3, [r7, #4]
}
 8007a70:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007a72:	f7fe fedb 	bl	800682c <xTaskIncrementTick>
 8007a76:	4603      	mov	r3, r0
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d003      	beq.n	8007a84 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007a7c:	4b06      	ldr	r3, [pc, #24]	; (8007a98 <xPortSysTickHandler+0x40>)
 8007a7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a82:	601a      	str	r2, [r3, #0]
 8007a84:	2300      	movs	r3, #0
 8007a86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	f383 8811 	msr	BASEPRI, r3
}
 8007a8e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007a90:	bf00      	nop
 8007a92:	3708      	adds	r7, #8
 8007a94:	46bd      	mov	sp, r7
 8007a96:	bd80      	pop	{r7, pc}
 8007a98:	e000ed04 	.word	0xe000ed04

08007a9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007a9c:	b480      	push	{r7}
 8007a9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007aa0:	4b0b      	ldr	r3, [pc, #44]	; (8007ad0 <vPortSetupTimerInterrupt+0x34>)
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007aa6:	4b0b      	ldr	r3, [pc, #44]	; (8007ad4 <vPortSetupTimerInterrupt+0x38>)
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007aac:	4b0a      	ldr	r3, [pc, #40]	; (8007ad8 <vPortSetupTimerInterrupt+0x3c>)
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	4a0a      	ldr	r2, [pc, #40]	; (8007adc <vPortSetupTimerInterrupt+0x40>)
 8007ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8007ab6:	099b      	lsrs	r3, r3, #6
 8007ab8:	4a09      	ldr	r2, [pc, #36]	; (8007ae0 <vPortSetupTimerInterrupt+0x44>)
 8007aba:	3b01      	subs	r3, #1
 8007abc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007abe:	4b04      	ldr	r3, [pc, #16]	; (8007ad0 <vPortSetupTimerInterrupt+0x34>)
 8007ac0:	2207      	movs	r2, #7
 8007ac2:	601a      	str	r2, [r3, #0]
}
 8007ac4:	bf00      	nop
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007acc:	4770      	bx	lr
 8007ace:	bf00      	nop
 8007ad0:	e000e010 	.word	0xe000e010
 8007ad4:	e000e018 	.word	0xe000e018
 8007ad8:	20000000 	.word	0x20000000
 8007adc:	10624dd3 	.word	0x10624dd3
 8007ae0:	e000e014 	.word	0xe000e014

08007ae4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007ae4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007af4 <vPortEnableVFP+0x10>
 8007ae8:	6801      	ldr	r1, [r0, #0]
 8007aea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007aee:	6001      	str	r1, [r0, #0]
 8007af0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007af2:	bf00      	nop
 8007af4:	e000ed88 	.word	0xe000ed88

08007af8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007af8:	b480      	push	{r7}
 8007afa:	b085      	sub	sp, #20
 8007afc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007afe:	f3ef 8305 	mrs	r3, IPSR
 8007b02:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	2b0f      	cmp	r3, #15
 8007b08:	d914      	bls.n	8007b34 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007b0a:	4a17      	ldr	r2, [pc, #92]	; (8007b68 <vPortValidateInterruptPriority+0x70>)
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	4413      	add	r3, r2
 8007b10:	781b      	ldrb	r3, [r3, #0]
 8007b12:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007b14:	4b15      	ldr	r3, [pc, #84]	; (8007b6c <vPortValidateInterruptPriority+0x74>)
 8007b16:	781b      	ldrb	r3, [r3, #0]
 8007b18:	7afa      	ldrb	r2, [r7, #11]
 8007b1a:	429a      	cmp	r2, r3
 8007b1c:	d20a      	bcs.n	8007b34 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8007b1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b22:	f383 8811 	msr	BASEPRI, r3
 8007b26:	f3bf 8f6f 	isb	sy
 8007b2a:	f3bf 8f4f 	dsb	sy
 8007b2e:	607b      	str	r3, [r7, #4]
}
 8007b30:	bf00      	nop
 8007b32:	e7fe      	b.n	8007b32 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007b34:	4b0e      	ldr	r3, [pc, #56]	; (8007b70 <vPortValidateInterruptPriority+0x78>)
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007b3c:	4b0d      	ldr	r3, [pc, #52]	; (8007b74 <vPortValidateInterruptPriority+0x7c>)
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	429a      	cmp	r2, r3
 8007b42:	d90a      	bls.n	8007b5a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007b44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b48:	f383 8811 	msr	BASEPRI, r3
 8007b4c:	f3bf 8f6f 	isb	sy
 8007b50:	f3bf 8f4f 	dsb	sy
 8007b54:	603b      	str	r3, [r7, #0]
}
 8007b56:	bf00      	nop
 8007b58:	e7fe      	b.n	8007b58 <vPortValidateInterruptPriority+0x60>
	}
 8007b5a:	bf00      	nop
 8007b5c:	3714      	adds	r7, #20
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b64:	4770      	bx	lr
 8007b66:	bf00      	nop
 8007b68:	e000e3f0 	.word	0xe000e3f0
 8007b6c:	20001010 	.word	0x20001010
 8007b70:	e000ed0c 	.word	0xe000ed0c
 8007b74:	20001014 	.word	0x20001014

08007b78 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b08a      	sub	sp, #40	; 0x28
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007b80:	2300      	movs	r3, #0
 8007b82:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007b84:	f7fe fd96 	bl	80066b4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007b88:	4b5b      	ldr	r3, [pc, #364]	; (8007cf8 <pvPortMalloc+0x180>)
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d101      	bne.n	8007b94 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007b90:	f000 f920 	bl	8007dd4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007b94:	4b59      	ldr	r3, [pc, #356]	; (8007cfc <pvPortMalloc+0x184>)
 8007b96:	681a      	ldr	r2, [r3, #0]
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	4013      	ands	r3, r2
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	f040 8093 	bne.w	8007cc8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d01d      	beq.n	8007be4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007ba8:	2208      	movs	r2, #8
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	4413      	add	r3, r2
 8007bae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	f003 0307 	and.w	r3, r3, #7
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d014      	beq.n	8007be4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	f023 0307 	bic.w	r3, r3, #7
 8007bc0:	3308      	adds	r3, #8
 8007bc2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	f003 0307 	and.w	r3, r3, #7
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d00a      	beq.n	8007be4 <pvPortMalloc+0x6c>
	__asm volatile
 8007bce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bd2:	f383 8811 	msr	BASEPRI, r3
 8007bd6:	f3bf 8f6f 	isb	sy
 8007bda:	f3bf 8f4f 	dsb	sy
 8007bde:	617b      	str	r3, [r7, #20]
}
 8007be0:	bf00      	nop
 8007be2:	e7fe      	b.n	8007be2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d06e      	beq.n	8007cc8 <pvPortMalloc+0x150>
 8007bea:	4b45      	ldr	r3, [pc, #276]	; (8007d00 <pvPortMalloc+0x188>)
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	687a      	ldr	r2, [r7, #4]
 8007bf0:	429a      	cmp	r2, r3
 8007bf2:	d869      	bhi.n	8007cc8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007bf4:	4b43      	ldr	r3, [pc, #268]	; (8007d04 <pvPortMalloc+0x18c>)
 8007bf6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007bf8:	4b42      	ldr	r3, [pc, #264]	; (8007d04 <pvPortMalloc+0x18c>)
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007bfe:	e004      	b.n	8007c0a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c02:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c0c:	685b      	ldr	r3, [r3, #4]
 8007c0e:	687a      	ldr	r2, [r7, #4]
 8007c10:	429a      	cmp	r2, r3
 8007c12:	d903      	bls.n	8007c1c <pvPortMalloc+0xa4>
 8007c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d1f1      	bne.n	8007c00 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007c1c:	4b36      	ldr	r3, [pc, #216]	; (8007cf8 <pvPortMalloc+0x180>)
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c22:	429a      	cmp	r2, r3
 8007c24:	d050      	beq.n	8007cc8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007c26:	6a3b      	ldr	r3, [r7, #32]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	2208      	movs	r2, #8
 8007c2c:	4413      	add	r3, r2
 8007c2e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c32:	681a      	ldr	r2, [r3, #0]
 8007c34:	6a3b      	ldr	r3, [r7, #32]
 8007c36:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c3a:	685a      	ldr	r2, [r3, #4]
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	1ad2      	subs	r2, r2, r3
 8007c40:	2308      	movs	r3, #8
 8007c42:	005b      	lsls	r3, r3, #1
 8007c44:	429a      	cmp	r2, r3
 8007c46:	d91f      	bls.n	8007c88 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007c48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	4413      	add	r3, r2
 8007c4e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007c50:	69bb      	ldr	r3, [r7, #24]
 8007c52:	f003 0307 	and.w	r3, r3, #7
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d00a      	beq.n	8007c70 <pvPortMalloc+0xf8>
	__asm volatile
 8007c5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c5e:	f383 8811 	msr	BASEPRI, r3
 8007c62:	f3bf 8f6f 	isb	sy
 8007c66:	f3bf 8f4f 	dsb	sy
 8007c6a:	613b      	str	r3, [r7, #16]
}
 8007c6c:	bf00      	nop
 8007c6e:	e7fe      	b.n	8007c6e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c72:	685a      	ldr	r2, [r3, #4]
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	1ad2      	subs	r2, r2, r3
 8007c78:	69bb      	ldr	r3, [r7, #24]
 8007c7a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c7e:	687a      	ldr	r2, [r7, #4]
 8007c80:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007c82:	69b8      	ldr	r0, [r7, #24]
 8007c84:	f000 f908 	bl	8007e98 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007c88:	4b1d      	ldr	r3, [pc, #116]	; (8007d00 <pvPortMalloc+0x188>)
 8007c8a:	681a      	ldr	r2, [r3, #0]
 8007c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c8e:	685b      	ldr	r3, [r3, #4]
 8007c90:	1ad3      	subs	r3, r2, r3
 8007c92:	4a1b      	ldr	r2, [pc, #108]	; (8007d00 <pvPortMalloc+0x188>)
 8007c94:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007c96:	4b1a      	ldr	r3, [pc, #104]	; (8007d00 <pvPortMalloc+0x188>)
 8007c98:	681a      	ldr	r2, [r3, #0]
 8007c9a:	4b1b      	ldr	r3, [pc, #108]	; (8007d08 <pvPortMalloc+0x190>)
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	429a      	cmp	r2, r3
 8007ca0:	d203      	bcs.n	8007caa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007ca2:	4b17      	ldr	r3, [pc, #92]	; (8007d00 <pvPortMalloc+0x188>)
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	4a18      	ldr	r2, [pc, #96]	; (8007d08 <pvPortMalloc+0x190>)
 8007ca8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cac:	685a      	ldr	r2, [r3, #4]
 8007cae:	4b13      	ldr	r3, [pc, #76]	; (8007cfc <pvPortMalloc+0x184>)
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	431a      	orrs	r2, r3
 8007cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cb6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cba:	2200      	movs	r2, #0
 8007cbc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007cbe:	4b13      	ldr	r3, [pc, #76]	; (8007d0c <pvPortMalloc+0x194>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	3301      	adds	r3, #1
 8007cc4:	4a11      	ldr	r2, [pc, #68]	; (8007d0c <pvPortMalloc+0x194>)
 8007cc6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007cc8:	f7fe fd02 	bl	80066d0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007ccc:	69fb      	ldr	r3, [r7, #28]
 8007cce:	f003 0307 	and.w	r3, r3, #7
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d00a      	beq.n	8007cec <pvPortMalloc+0x174>
	__asm volatile
 8007cd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cda:	f383 8811 	msr	BASEPRI, r3
 8007cde:	f3bf 8f6f 	isb	sy
 8007ce2:	f3bf 8f4f 	dsb	sy
 8007ce6:	60fb      	str	r3, [r7, #12]
}
 8007ce8:	bf00      	nop
 8007cea:	e7fe      	b.n	8007cea <pvPortMalloc+0x172>
	return pvReturn;
 8007cec:	69fb      	ldr	r3, [r7, #28]
}
 8007cee:	4618      	mov	r0, r3
 8007cf0:	3728      	adds	r7, #40	; 0x28
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	bd80      	pop	{r7, pc}
 8007cf6:	bf00      	nop
 8007cf8:	20004c20 	.word	0x20004c20
 8007cfc:	20004c34 	.word	0x20004c34
 8007d00:	20004c24 	.word	0x20004c24
 8007d04:	20004c18 	.word	0x20004c18
 8007d08:	20004c28 	.word	0x20004c28
 8007d0c:	20004c2c 	.word	0x20004c2c

08007d10 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007d10:	b580      	push	{r7, lr}
 8007d12:	b086      	sub	sp, #24
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d04d      	beq.n	8007dbe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007d22:	2308      	movs	r3, #8
 8007d24:	425b      	negs	r3, r3
 8007d26:	697a      	ldr	r2, [r7, #20]
 8007d28:	4413      	add	r3, r2
 8007d2a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007d2c:	697b      	ldr	r3, [r7, #20]
 8007d2e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007d30:	693b      	ldr	r3, [r7, #16]
 8007d32:	685a      	ldr	r2, [r3, #4]
 8007d34:	4b24      	ldr	r3, [pc, #144]	; (8007dc8 <vPortFree+0xb8>)
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	4013      	ands	r3, r2
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d10a      	bne.n	8007d54 <vPortFree+0x44>
	__asm volatile
 8007d3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d42:	f383 8811 	msr	BASEPRI, r3
 8007d46:	f3bf 8f6f 	isb	sy
 8007d4a:	f3bf 8f4f 	dsb	sy
 8007d4e:	60fb      	str	r3, [r7, #12]
}
 8007d50:	bf00      	nop
 8007d52:	e7fe      	b.n	8007d52 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007d54:	693b      	ldr	r3, [r7, #16]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d00a      	beq.n	8007d72 <vPortFree+0x62>
	__asm volatile
 8007d5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d60:	f383 8811 	msr	BASEPRI, r3
 8007d64:	f3bf 8f6f 	isb	sy
 8007d68:	f3bf 8f4f 	dsb	sy
 8007d6c:	60bb      	str	r3, [r7, #8]
}
 8007d6e:	bf00      	nop
 8007d70:	e7fe      	b.n	8007d70 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007d72:	693b      	ldr	r3, [r7, #16]
 8007d74:	685a      	ldr	r2, [r3, #4]
 8007d76:	4b14      	ldr	r3, [pc, #80]	; (8007dc8 <vPortFree+0xb8>)
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	4013      	ands	r3, r2
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d01e      	beq.n	8007dbe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007d80:	693b      	ldr	r3, [r7, #16]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d11a      	bne.n	8007dbe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007d88:	693b      	ldr	r3, [r7, #16]
 8007d8a:	685a      	ldr	r2, [r3, #4]
 8007d8c:	4b0e      	ldr	r3, [pc, #56]	; (8007dc8 <vPortFree+0xb8>)
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	43db      	mvns	r3, r3
 8007d92:	401a      	ands	r2, r3
 8007d94:	693b      	ldr	r3, [r7, #16]
 8007d96:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007d98:	f7fe fc8c 	bl	80066b4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007d9c:	693b      	ldr	r3, [r7, #16]
 8007d9e:	685a      	ldr	r2, [r3, #4]
 8007da0:	4b0a      	ldr	r3, [pc, #40]	; (8007dcc <vPortFree+0xbc>)
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	4413      	add	r3, r2
 8007da6:	4a09      	ldr	r2, [pc, #36]	; (8007dcc <vPortFree+0xbc>)
 8007da8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007daa:	6938      	ldr	r0, [r7, #16]
 8007dac:	f000 f874 	bl	8007e98 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007db0:	4b07      	ldr	r3, [pc, #28]	; (8007dd0 <vPortFree+0xc0>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	3301      	adds	r3, #1
 8007db6:	4a06      	ldr	r2, [pc, #24]	; (8007dd0 <vPortFree+0xc0>)
 8007db8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007dba:	f7fe fc89 	bl	80066d0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007dbe:	bf00      	nop
 8007dc0:	3718      	adds	r7, #24
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	bd80      	pop	{r7, pc}
 8007dc6:	bf00      	nop
 8007dc8:	20004c34 	.word	0x20004c34
 8007dcc:	20004c24 	.word	0x20004c24
 8007dd0:	20004c30 	.word	0x20004c30

08007dd4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007dd4:	b480      	push	{r7}
 8007dd6:	b085      	sub	sp, #20
 8007dd8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007dda:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8007dde:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007de0:	4b27      	ldr	r3, [pc, #156]	; (8007e80 <prvHeapInit+0xac>)
 8007de2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	f003 0307 	and.w	r3, r3, #7
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d00c      	beq.n	8007e08 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	3307      	adds	r3, #7
 8007df2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	f023 0307 	bic.w	r3, r3, #7
 8007dfa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007dfc:	68ba      	ldr	r2, [r7, #8]
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	1ad3      	subs	r3, r2, r3
 8007e02:	4a1f      	ldr	r2, [pc, #124]	; (8007e80 <prvHeapInit+0xac>)
 8007e04:	4413      	add	r3, r2
 8007e06:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007e0c:	4a1d      	ldr	r2, [pc, #116]	; (8007e84 <prvHeapInit+0xb0>)
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007e12:	4b1c      	ldr	r3, [pc, #112]	; (8007e84 <prvHeapInit+0xb0>)
 8007e14:	2200      	movs	r2, #0
 8007e16:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	68ba      	ldr	r2, [r7, #8]
 8007e1c:	4413      	add	r3, r2
 8007e1e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007e20:	2208      	movs	r2, #8
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	1a9b      	subs	r3, r3, r2
 8007e26:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	f023 0307 	bic.w	r3, r3, #7
 8007e2e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	4a15      	ldr	r2, [pc, #84]	; (8007e88 <prvHeapInit+0xb4>)
 8007e34:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007e36:	4b14      	ldr	r3, [pc, #80]	; (8007e88 <prvHeapInit+0xb4>)
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007e3e:	4b12      	ldr	r3, [pc, #72]	; (8007e88 <prvHeapInit+0xb4>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	2200      	movs	r2, #0
 8007e44:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	68fa      	ldr	r2, [r7, #12]
 8007e4e:	1ad2      	subs	r2, r2, r3
 8007e50:	683b      	ldr	r3, [r7, #0]
 8007e52:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007e54:	4b0c      	ldr	r3, [pc, #48]	; (8007e88 <prvHeapInit+0xb4>)
 8007e56:	681a      	ldr	r2, [r3, #0]
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	685b      	ldr	r3, [r3, #4]
 8007e60:	4a0a      	ldr	r2, [pc, #40]	; (8007e8c <prvHeapInit+0xb8>)
 8007e62:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	685b      	ldr	r3, [r3, #4]
 8007e68:	4a09      	ldr	r2, [pc, #36]	; (8007e90 <prvHeapInit+0xbc>)
 8007e6a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007e6c:	4b09      	ldr	r3, [pc, #36]	; (8007e94 <prvHeapInit+0xc0>)
 8007e6e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007e72:	601a      	str	r2, [r3, #0]
}
 8007e74:	bf00      	nop
 8007e76:	3714      	adds	r7, #20
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7e:	4770      	bx	lr
 8007e80:	20001018 	.word	0x20001018
 8007e84:	20004c18 	.word	0x20004c18
 8007e88:	20004c20 	.word	0x20004c20
 8007e8c:	20004c28 	.word	0x20004c28
 8007e90:	20004c24 	.word	0x20004c24
 8007e94:	20004c34 	.word	0x20004c34

08007e98 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007e98:	b480      	push	{r7}
 8007e9a:	b085      	sub	sp, #20
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007ea0:	4b28      	ldr	r3, [pc, #160]	; (8007f44 <prvInsertBlockIntoFreeList+0xac>)
 8007ea2:	60fb      	str	r3, [r7, #12]
 8007ea4:	e002      	b.n	8007eac <prvInsertBlockIntoFreeList+0x14>
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	60fb      	str	r3, [r7, #12]
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	687a      	ldr	r2, [r7, #4]
 8007eb2:	429a      	cmp	r2, r3
 8007eb4:	d8f7      	bhi.n	8007ea6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	685b      	ldr	r3, [r3, #4]
 8007ebe:	68ba      	ldr	r2, [r7, #8]
 8007ec0:	4413      	add	r3, r2
 8007ec2:	687a      	ldr	r2, [r7, #4]
 8007ec4:	429a      	cmp	r2, r3
 8007ec6:	d108      	bne.n	8007eda <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	685a      	ldr	r2, [r3, #4]
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	685b      	ldr	r3, [r3, #4]
 8007ed0:	441a      	add	r2, r3
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	685b      	ldr	r3, [r3, #4]
 8007ee2:	68ba      	ldr	r2, [r7, #8]
 8007ee4:	441a      	add	r2, r3
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	429a      	cmp	r2, r3
 8007eec:	d118      	bne.n	8007f20 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681a      	ldr	r2, [r3, #0]
 8007ef2:	4b15      	ldr	r3, [pc, #84]	; (8007f48 <prvInsertBlockIntoFreeList+0xb0>)
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	429a      	cmp	r2, r3
 8007ef8:	d00d      	beq.n	8007f16 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	685a      	ldr	r2, [r3, #4]
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	685b      	ldr	r3, [r3, #4]
 8007f04:	441a      	add	r2, r3
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	681a      	ldr	r2, [r3, #0]
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	601a      	str	r2, [r3, #0]
 8007f14:	e008      	b.n	8007f28 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007f16:	4b0c      	ldr	r3, [pc, #48]	; (8007f48 <prvInsertBlockIntoFreeList+0xb0>)
 8007f18:	681a      	ldr	r2, [r3, #0]
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	601a      	str	r2, [r3, #0]
 8007f1e:	e003      	b.n	8007f28 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	681a      	ldr	r2, [r3, #0]
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007f28:	68fa      	ldr	r2, [r7, #12]
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	429a      	cmp	r2, r3
 8007f2e:	d002      	beq.n	8007f36 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	687a      	ldr	r2, [r7, #4]
 8007f34:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007f36:	bf00      	nop
 8007f38:	3714      	adds	r7, #20
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f40:	4770      	bx	lr
 8007f42:	bf00      	nop
 8007f44:	20004c18 	.word	0x20004c18
 8007f48:	20004c20 	.word	0x20004c20

08007f4c <__cvt>:
 8007f4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007f50:	ec55 4b10 	vmov	r4, r5, d0
 8007f54:	2d00      	cmp	r5, #0
 8007f56:	460e      	mov	r6, r1
 8007f58:	4619      	mov	r1, r3
 8007f5a:	462b      	mov	r3, r5
 8007f5c:	bfbb      	ittet	lt
 8007f5e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007f62:	461d      	movlt	r5, r3
 8007f64:	2300      	movge	r3, #0
 8007f66:	232d      	movlt	r3, #45	; 0x2d
 8007f68:	700b      	strb	r3, [r1, #0]
 8007f6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007f6c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007f70:	4691      	mov	r9, r2
 8007f72:	f023 0820 	bic.w	r8, r3, #32
 8007f76:	bfbc      	itt	lt
 8007f78:	4622      	movlt	r2, r4
 8007f7a:	4614      	movlt	r4, r2
 8007f7c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007f80:	d005      	beq.n	8007f8e <__cvt+0x42>
 8007f82:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007f86:	d100      	bne.n	8007f8a <__cvt+0x3e>
 8007f88:	3601      	adds	r6, #1
 8007f8a:	2102      	movs	r1, #2
 8007f8c:	e000      	b.n	8007f90 <__cvt+0x44>
 8007f8e:	2103      	movs	r1, #3
 8007f90:	ab03      	add	r3, sp, #12
 8007f92:	9301      	str	r3, [sp, #4]
 8007f94:	ab02      	add	r3, sp, #8
 8007f96:	9300      	str	r3, [sp, #0]
 8007f98:	ec45 4b10 	vmov	d0, r4, r5
 8007f9c:	4653      	mov	r3, sl
 8007f9e:	4632      	mov	r2, r6
 8007fa0:	f001 f88e 	bl	80090c0 <_dtoa_r>
 8007fa4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007fa8:	4607      	mov	r7, r0
 8007faa:	d102      	bne.n	8007fb2 <__cvt+0x66>
 8007fac:	f019 0f01 	tst.w	r9, #1
 8007fb0:	d022      	beq.n	8007ff8 <__cvt+0xac>
 8007fb2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007fb6:	eb07 0906 	add.w	r9, r7, r6
 8007fba:	d110      	bne.n	8007fde <__cvt+0x92>
 8007fbc:	783b      	ldrb	r3, [r7, #0]
 8007fbe:	2b30      	cmp	r3, #48	; 0x30
 8007fc0:	d10a      	bne.n	8007fd8 <__cvt+0x8c>
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	4620      	mov	r0, r4
 8007fc8:	4629      	mov	r1, r5
 8007fca:	f7f8 fd85 	bl	8000ad8 <__aeabi_dcmpeq>
 8007fce:	b918      	cbnz	r0, 8007fd8 <__cvt+0x8c>
 8007fd0:	f1c6 0601 	rsb	r6, r6, #1
 8007fd4:	f8ca 6000 	str.w	r6, [sl]
 8007fd8:	f8da 3000 	ldr.w	r3, [sl]
 8007fdc:	4499      	add	r9, r3
 8007fde:	2200      	movs	r2, #0
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	4620      	mov	r0, r4
 8007fe4:	4629      	mov	r1, r5
 8007fe6:	f7f8 fd77 	bl	8000ad8 <__aeabi_dcmpeq>
 8007fea:	b108      	cbz	r0, 8007ff0 <__cvt+0xa4>
 8007fec:	f8cd 900c 	str.w	r9, [sp, #12]
 8007ff0:	2230      	movs	r2, #48	; 0x30
 8007ff2:	9b03      	ldr	r3, [sp, #12]
 8007ff4:	454b      	cmp	r3, r9
 8007ff6:	d307      	bcc.n	8008008 <__cvt+0xbc>
 8007ff8:	9b03      	ldr	r3, [sp, #12]
 8007ffa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007ffc:	1bdb      	subs	r3, r3, r7
 8007ffe:	4638      	mov	r0, r7
 8008000:	6013      	str	r3, [r2, #0]
 8008002:	b004      	add	sp, #16
 8008004:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008008:	1c59      	adds	r1, r3, #1
 800800a:	9103      	str	r1, [sp, #12]
 800800c:	701a      	strb	r2, [r3, #0]
 800800e:	e7f0      	b.n	8007ff2 <__cvt+0xa6>

08008010 <__exponent>:
 8008010:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008012:	4603      	mov	r3, r0
 8008014:	2900      	cmp	r1, #0
 8008016:	bfb8      	it	lt
 8008018:	4249      	neglt	r1, r1
 800801a:	f803 2b02 	strb.w	r2, [r3], #2
 800801e:	bfb4      	ite	lt
 8008020:	222d      	movlt	r2, #45	; 0x2d
 8008022:	222b      	movge	r2, #43	; 0x2b
 8008024:	2909      	cmp	r1, #9
 8008026:	7042      	strb	r2, [r0, #1]
 8008028:	dd2a      	ble.n	8008080 <__exponent+0x70>
 800802a:	f10d 0207 	add.w	r2, sp, #7
 800802e:	4617      	mov	r7, r2
 8008030:	260a      	movs	r6, #10
 8008032:	4694      	mov	ip, r2
 8008034:	fb91 f5f6 	sdiv	r5, r1, r6
 8008038:	fb06 1415 	mls	r4, r6, r5, r1
 800803c:	3430      	adds	r4, #48	; 0x30
 800803e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8008042:	460c      	mov	r4, r1
 8008044:	2c63      	cmp	r4, #99	; 0x63
 8008046:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 800804a:	4629      	mov	r1, r5
 800804c:	dcf1      	bgt.n	8008032 <__exponent+0x22>
 800804e:	3130      	adds	r1, #48	; 0x30
 8008050:	f1ac 0402 	sub.w	r4, ip, #2
 8008054:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008058:	1c41      	adds	r1, r0, #1
 800805a:	4622      	mov	r2, r4
 800805c:	42ba      	cmp	r2, r7
 800805e:	d30a      	bcc.n	8008076 <__exponent+0x66>
 8008060:	f10d 0209 	add.w	r2, sp, #9
 8008064:	eba2 020c 	sub.w	r2, r2, ip
 8008068:	42bc      	cmp	r4, r7
 800806a:	bf88      	it	hi
 800806c:	2200      	movhi	r2, #0
 800806e:	4413      	add	r3, r2
 8008070:	1a18      	subs	r0, r3, r0
 8008072:	b003      	add	sp, #12
 8008074:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008076:	f812 5b01 	ldrb.w	r5, [r2], #1
 800807a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800807e:	e7ed      	b.n	800805c <__exponent+0x4c>
 8008080:	2330      	movs	r3, #48	; 0x30
 8008082:	3130      	adds	r1, #48	; 0x30
 8008084:	7083      	strb	r3, [r0, #2]
 8008086:	70c1      	strb	r1, [r0, #3]
 8008088:	1d03      	adds	r3, r0, #4
 800808a:	e7f1      	b.n	8008070 <__exponent+0x60>

0800808c <_printf_float>:
 800808c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008090:	ed2d 8b02 	vpush	{d8}
 8008094:	b08d      	sub	sp, #52	; 0x34
 8008096:	460c      	mov	r4, r1
 8008098:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800809c:	4616      	mov	r6, r2
 800809e:	461f      	mov	r7, r3
 80080a0:	4605      	mov	r5, r0
 80080a2:	f000 fef7 	bl	8008e94 <_localeconv_r>
 80080a6:	f8d0 a000 	ldr.w	sl, [r0]
 80080aa:	4650      	mov	r0, sl
 80080ac:	f7f8 f8e8 	bl	8000280 <strlen>
 80080b0:	2300      	movs	r3, #0
 80080b2:	930a      	str	r3, [sp, #40]	; 0x28
 80080b4:	6823      	ldr	r3, [r4, #0]
 80080b6:	9305      	str	r3, [sp, #20]
 80080b8:	f8d8 3000 	ldr.w	r3, [r8]
 80080bc:	f894 b018 	ldrb.w	fp, [r4, #24]
 80080c0:	3307      	adds	r3, #7
 80080c2:	f023 0307 	bic.w	r3, r3, #7
 80080c6:	f103 0208 	add.w	r2, r3, #8
 80080ca:	f8c8 2000 	str.w	r2, [r8]
 80080ce:	e9d3 8900 	ldrd	r8, r9, [r3]
 80080d2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80080d6:	9307      	str	r3, [sp, #28]
 80080d8:	f8cd 8018 	str.w	r8, [sp, #24]
 80080dc:	ee08 0a10 	vmov	s16, r0
 80080e0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80080e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80080e8:	4b9e      	ldr	r3, [pc, #632]	; (8008364 <_printf_float+0x2d8>)
 80080ea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80080ee:	f7f8 fd25 	bl	8000b3c <__aeabi_dcmpun>
 80080f2:	bb88      	cbnz	r0, 8008158 <_printf_float+0xcc>
 80080f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80080f8:	4b9a      	ldr	r3, [pc, #616]	; (8008364 <_printf_float+0x2d8>)
 80080fa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80080fe:	f7f8 fcff 	bl	8000b00 <__aeabi_dcmple>
 8008102:	bb48      	cbnz	r0, 8008158 <_printf_float+0xcc>
 8008104:	2200      	movs	r2, #0
 8008106:	2300      	movs	r3, #0
 8008108:	4640      	mov	r0, r8
 800810a:	4649      	mov	r1, r9
 800810c:	f7f8 fcee 	bl	8000aec <__aeabi_dcmplt>
 8008110:	b110      	cbz	r0, 8008118 <_printf_float+0x8c>
 8008112:	232d      	movs	r3, #45	; 0x2d
 8008114:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008118:	4a93      	ldr	r2, [pc, #588]	; (8008368 <_printf_float+0x2dc>)
 800811a:	4b94      	ldr	r3, [pc, #592]	; (800836c <_printf_float+0x2e0>)
 800811c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008120:	bf94      	ite	ls
 8008122:	4690      	movls	r8, r2
 8008124:	4698      	movhi	r8, r3
 8008126:	2303      	movs	r3, #3
 8008128:	6123      	str	r3, [r4, #16]
 800812a:	9b05      	ldr	r3, [sp, #20]
 800812c:	f023 0304 	bic.w	r3, r3, #4
 8008130:	6023      	str	r3, [r4, #0]
 8008132:	f04f 0900 	mov.w	r9, #0
 8008136:	9700      	str	r7, [sp, #0]
 8008138:	4633      	mov	r3, r6
 800813a:	aa0b      	add	r2, sp, #44	; 0x2c
 800813c:	4621      	mov	r1, r4
 800813e:	4628      	mov	r0, r5
 8008140:	f000 f9da 	bl	80084f8 <_printf_common>
 8008144:	3001      	adds	r0, #1
 8008146:	f040 8090 	bne.w	800826a <_printf_float+0x1de>
 800814a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800814e:	b00d      	add	sp, #52	; 0x34
 8008150:	ecbd 8b02 	vpop	{d8}
 8008154:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008158:	4642      	mov	r2, r8
 800815a:	464b      	mov	r3, r9
 800815c:	4640      	mov	r0, r8
 800815e:	4649      	mov	r1, r9
 8008160:	f7f8 fcec 	bl	8000b3c <__aeabi_dcmpun>
 8008164:	b140      	cbz	r0, 8008178 <_printf_float+0xec>
 8008166:	464b      	mov	r3, r9
 8008168:	2b00      	cmp	r3, #0
 800816a:	bfbc      	itt	lt
 800816c:	232d      	movlt	r3, #45	; 0x2d
 800816e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008172:	4a7f      	ldr	r2, [pc, #508]	; (8008370 <_printf_float+0x2e4>)
 8008174:	4b7f      	ldr	r3, [pc, #508]	; (8008374 <_printf_float+0x2e8>)
 8008176:	e7d1      	b.n	800811c <_printf_float+0x90>
 8008178:	6863      	ldr	r3, [r4, #4]
 800817a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800817e:	9206      	str	r2, [sp, #24]
 8008180:	1c5a      	adds	r2, r3, #1
 8008182:	d13f      	bne.n	8008204 <_printf_float+0x178>
 8008184:	2306      	movs	r3, #6
 8008186:	6063      	str	r3, [r4, #4]
 8008188:	9b05      	ldr	r3, [sp, #20]
 800818a:	6861      	ldr	r1, [r4, #4]
 800818c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008190:	2300      	movs	r3, #0
 8008192:	9303      	str	r3, [sp, #12]
 8008194:	ab0a      	add	r3, sp, #40	; 0x28
 8008196:	e9cd b301 	strd	fp, r3, [sp, #4]
 800819a:	ab09      	add	r3, sp, #36	; 0x24
 800819c:	ec49 8b10 	vmov	d0, r8, r9
 80081a0:	9300      	str	r3, [sp, #0]
 80081a2:	6022      	str	r2, [r4, #0]
 80081a4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80081a8:	4628      	mov	r0, r5
 80081aa:	f7ff fecf 	bl	8007f4c <__cvt>
 80081ae:	9b06      	ldr	r3, [sp, #24]
 80081b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80081b2:	2b47      	cmp	r3, #71	; 0x47
 80081b4:	4680      	mov	r8, r0
 80081b6:	d108      	bne.n	80081ca <_printf_float+0x13e>
 80081b8:	1cc8      	adds	r0, r1, #3
 80081ba:	db02      	blt.n	80081c2 <_printf_float+0x136>
 80081bc:	6863      	ldr	r3, [r4, #4]
 80081be:	4299      	cmp	r1, r3
 80081c0:	dd41      	ble.n	8008246 <_printf_float+0x1ba>
 80081c2:	f1ab 0302 	sub.w	r3, fp, #2
 80081c6:	fa5f fb83 	uxtb.w	fp, r3
 80081ca:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80081ce:	d820      	bhi.n	8008212 <_printf_float+0x186>
 80081d0:	3901      	subs	r1, #1
 80081d2:	465a      	mov	r2, fp
 80081d4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80081d8:	9109      	str	r1, [sp, #36]	; 0x24
 80081da:	f7ff ff19 	bl	8008010 <__exponent>
 80081de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80081e0:	1813      	adds	r3, r2, r0
 80081e2:	2a01      	cmp	r2, #1
 80081e4:	4681      	mov	r9, r0
 80081e6:	6123      	str	r3, [r4, #16]
 80081e8:	dc02      	bgt.n	80081f0 <_printf_float+0x164>
 80081ea:	6822      	ldr	r2, [r4, #0]
 80081ec:	07d2      	lsls	r2, r2, #31
 80081ee:	d501      	bpl.n	80081f4 <_printf_float+0x168>
 80081f0:	3301      	adds	r3, #1
 80081f2:	6123      	str	r3, [r4, #16]
 80081f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d09c      	beq.n	8008136 <_printf_float+0xaa>
 80081fc:	232d      	movs	r3, #45	; 0x2d
 80081fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008202:	e798      	b.n	8008136 <_printf_float+0xaa>
 8008204:	9a06      	ldr	r2, [sp, #24]
 8008206:	2a47      	cmp	r2, #71	; 0x47
 8008208:	d1be      	bne.n	8008188 <_printf_float+0xfc>
 800820a:	2b00      	cmp	r3, #0
 800820c:	d1bc      	bne.n	8008188 <_printf_float+0xfc>
 800820e:	2301      	movs	r3, #1
 8008210:	e7b9      	b.n	8008186 <_printf_float+0xfa>
 8008212:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008216:	d118      	bne.n	800824a <_printf_float+0x1be>
 8008218:	2900      	cmp	r1, #0
 800821a:	6863      	ldr	r3, [r4, #4]
 800821c:	dd0b      	ble.n	8008236 <_printf_float+0x1aa>
 800821e:	6121      	str	r1, [r4, #16]
 8008220:	b913      	cbnz	r3, 8008228 <_printf_float+0x19c>
 8008222:	6822      	ldr	r2, [r4, #0]
 8008224:	07d0      	lsls	r0, r2, #31
 8008226:	d502      	bpl.n	800822e <_printf_float+0x1a2>
 8008228:	3301      	adds	r3, #1
 800822a:	440b      	add	r3, r1
 800822c:	6123      	str	r3, [r4, #16]
 800822e:	65a1      	str	r1, [r4, #88]	; 0x58
 8008230:	f04f 0900 	mov.w	r9, #0
 8008234:	e7de      	b.n	80081f4 <_printf_float+0x168>
 8008236:	b913      	cbnz	r3, 800823e <_printf_float+0x1b2>
 8008238:	6822      	ldr	r2, [r4, #0]
 800823a:	07d2      	lsls	r2, r2, #31
 800823c:	d501      	bpl.n	8008242 <_printf_float+0x1b6>
 800823e:	3302      	adds	r3, #2
 8008240:	e7f4      	b.n	800822c <_printf_float+0x1a0>
 8008242:	2301      	movs	r3, #1
 8008244:	e7f2      	b.n	800822c <_printf_float+0x1a0>
 8008246:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800824a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800824c:	4299      	cmp	r1, r3
 800824e:	db05      	blt.n	800825c <_printf_float+0x1d0>
 8008250:	6823      	ldr	r3, [r4, #0]
 8008252:	6121      	str	r1, [r4, #16]
 8008254:	07d8      	lsls	r0, r3, #31
 8008256:	d5ea      	bpl.n	800822e <_printf_float+0x1a2>
 8008258:	1c4b      	adds	r3, r1, #1
 800825a:	e7e7      	b.n	800822c <_printf_float+0x1a0>
 800825c:	2900      	cmp	r1, #0
 800825e:	bfd4      	ite	le
 8008260:	f1c1 0202 	rsble	r2, r1, #2
 8008264:	2201      	movgt	r2, #1
 8008266:	4413      	add	r3, r2
 8008268:	e7e0      	b.n	800822c <_printf_float+0x1a0>
 800826a:	6823      	ldr	r3, [r4, #0]
 800826c:	055a      	lsls	r2, r3, #21
 800826e:	d407      	bmi.n	8008280 <_printf_float+0x1f4>
 8008270:	6923      	ldr	r3, [r4, #16]
 8008272:	4642      	mov	r2, r8
 8008274:	4631      	mov	r1, r6
 8008276:	4628      	mov	r0, r5
 8008278:	47b8      	blx	r7
 800827a:	3001      	adds	r0, #1
 800827c:	d12c      	bne.n	80082d8 <_printf_float+0x24c>
 800827e:	e764      	b.n	800814a <_printf_float+0xbe>
 8008280:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008284:	f240 80e0 	bls.w	8008448 <_printf_float+0x3bc>
 8008288:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800828c:	2200      	movs	r2, #0
 800828e:	2300      	movs	r3, #0
 8008290:	f7f8 fc22 	bl	8000ad8 <__aeabi_dcmpeq>
 8008294:	2800      	cmp	r0, #0
 8008296:	d034      	beq.n	8008302 <_printf_float+0x276>
 8008298:	4a37      	ldr	r2, [pc, #220]	; (8008378 <_printf_float+0x2ec>)
 800829a:	2301      	movs	r3, #1
 800829c:	4631      	mov	r1, r6
 800829e:	4628      	mov	r0, r5
 80082a0:	47b8      	blx	r7
 80082a2:	3001      	adds	r0, #1
 80082a4:	f43f af51 	beq.w	800814a <_printf_float+0xbe>
 80082a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80082ac:	429a      	cmp	r2, r3
 80082ae:	db02      	blt.n	80082b6 <_printf_float+0x22a>
 80082b0:	6823      	ldr	r3, [r4, #0]
 80082b2:	07d8      	lsls	r0, r3, #31
 80082b4:	d510      	bpl.n	80082d8 <_printf_float+0x24c>
 80082b6:	ee18 3a10 	vmov	r3, s16
 80082ba:	4652      	mov	r2, sl
 80082bc:	4631      	mov	r1, r6
 80082be:	4628      	mov	r0, r5
 80082c0:	47b8      	blx	r7
 80082c2:	3001      	adds	r0, #1
 80082c4:	f43f af41 	beq.w	800814a <_printf_float+0xbe>
 80082c8:	f04f 0800 	mov.w	r8, #0
 80082cc:	f104 091a 	add.w	r9, r4, #26
 80082d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082d2:	3b01      	subs	r3, #1
 80082d4:	4543      	cmp	r3, r8
 80082d6:	dc09      	bgt.n	80082ec <_printf_float+0x260>
 80082d8:	6823      	ldr	r3, [r4, #0]
 80082da:	079b      	lsls	r3, r3, #30
 80082dc:	f100 8107 	bmi.w	80084ee <_printf_float+0x462>
 80082e0:	68e0      	ldr	r0, [r4, #12]
 80082e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80082e4:	4298      	cmp	r0, r3
 80082e6:	bfb8      	it	lt
 80082e8:	4618      	movlt	r0, r3
 80082ea:	e730      	b.n	800814e <_printf_float+0xc2>
 80082ec:	2301      	movs	r3, #1
 80082ee:	464a      	mov	r2, r9
 80082f0:	4631      	mov	r1, r6
 80082f2:	4628      	mov	r0, r5
 80082f4:	47b8      	blx	r7
 80082f6:	3001      	adds	r0, #1
 80082f8:	f43f af27 	beq.w	800814a <_printf_float+0xbe>
 80082fc:	f108 0801 	add.w	r8, r8, #1
 8008300:	e7e6      	b.n	80082d0 <_printf_float+0x244>
 8008302:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008304:	2b00      	cmp	r3, #0
 8008306:	dc39      	bgt.n	800837c <_printf_float+0x2f0>
 8008308:	4a1b      	ldr	r2, [pc, #108]	; (8008378 <_printf_float+0x2ec>)
 800830a:	2301      	movs	r3, #1
 800830c:	4631      	mov	r1, r6
 800830e:	4628      	mov	r0, r5
 8008310:	47b8      	blx	r7
 8008312:	3001      	adds	r0, #1
 8008314:	f43f af19 	beq.w	800814a <_printf_float+0xbe>
 8008318:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800831c:	4313      	orrs	r3, r2
 800831e:	d102      	bne.n	8008326 <_printf_float+0x29a>
 8008320:	6823      	ldr	r3, [r4, #0]
 8008322:	07d9      	lsls	r1, r3, #31
 8008324:	d5d8      	bpl.n	80082d8 <_printf_float+0x24c>
 8008326:	ee18 3a10 	vmov	r3, s16
 800832a:	4652      	mov	r2, sl
 800832c:	4631      	mov	r1, r6
 800832e:	4628      	mov	r0, r5
 8008330:	47b8      	blx	r7
 8008332:	3001      	adds	r0, #1
 8008334:	f43f af09 	beq.w	800814a <_printf_float+0xbe>
 8008338:	f04f 0900 	mov.w	r9, #0
 800833c:	f104 0a1a 	add.w	sl, r4, #26
 8008340:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008342:	425b      	negs	r3, r3
 8008344:	454b      	cmp	r3, r9
 8008346:	dc01      	bgt.n	800834c <_printf_float+0x2c0>
 8008348:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800834a:	e792      	b.n	8008272 <_printf_float+0x1e6>
 800834c:	2301      	movs	r3, #1
 800834e:	4652      	mov	r2, sl
 8008350:	4631      	mov	r1, r6
 8008352:	4628      	mov	r0, r5
 8008354:	47b8      	blx	r7
 8008356:	3001      	adds	r0, #1
 8008358:	f43f aef7 	beq.w	800814a <_printf_float+0xbe>
 800835c:	f109 0901 	add.w	r9, r9, #1
 8008360:	e7ee      	b.n	8008340 <_printf_float+0x2b4>
 8008362:	bf00      	nop
 8008364:	7fefffff 	.word	0x7fefffff
 8008368:	0800c828 	.word	0x0800c828
 800836c:	0800c82c 	.word	0x0800c82c
 8008370:	0800c830 	.word	0x0800c830
 8008374:	0800c834 	.word	0x0800c834
 8008378:	0800c838 	.word	0x0800c838
 800837c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800837e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008380:	429a      	cmp	r2, r3
 8008382:	bfa8      	it	ge
 8008384:	461a      	movge	r2, r3
 8008386:	2a00      	cmp	r2, #0
 8008388:	4691      	mov	r9, r2
 800838a:	dc37      	bgt.n	80083fc <_printf_float+0x370>
 800838c:	f04f 0b00 	mov.w	fp, #0
 8008390:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008394:	f104 021a 	add.w	r2, r4, #26
 8008398:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800839a:	9305      	str	r3, [sp, #20]
 800839c:	eba3 0309 	sub.w	r3, r3, r9
 80083a0:	455b      	cmp	r3, fp
 80083a2:	dc33      	bgt.n	800840c <_printf_float+0x380>
 80083a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80083a8:	429a      	cmp	r2, r3
 80083aa:	db3b      	blt.n	8008424 <_printf_float+0x398>
 80083ac:	6823      	ldr	r3, [r4, #0]
 80083ae:	07da      	lsls	r2, r3, #31
 80083b0:	d438      	bmi.n	8008424 <_printf_float+0x398>
 80083b2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80083b6:	eba2 0903 	sub.w	r9, r2, r3
 80083ba:	9b05      	ldr	r3, [sp, #20]
 80083bc:	1ad2      	subs	r2, r2, r3
 80083be:	4591      	cmp	r9, r2
 80083c0:	bfa8      	it	ge
 80083c2:	4691      	movge	r9, r2
 80083c4:	f1b9 0f00 	cmp.w	r9, #0
 80083c8:	dc35      	bgt.n	8008436 <_printf_float+0x3aa>
 80083ca:	f04f 0800 	mov.w	r8, #0
 80083ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80083d2:	f104 0a1a 	add.w	sl, r4, #26
 80083d6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80083da:	1a9b      	subs	r3, r3, r2
 80083dc:	eba3 0309 	sub.w	r3, r3, r9
 80083e0:	4543      	cmp	r3, r8
 80083e2:	f77f af79 	ble.w	80082d8 <_printf_float+0x24c>
 80083e6:	2301      	movs	r3, #1
 80083e8:	4652      	mov	r2, sl
 80083ea:	4631      	mov	r1, r6
 80083ec:	4628      	mov	r0, r5
 80083ee:	47b8      	blx	r7
 80083f0:	3001      	adds	r0, #1
 80083f2:	f43f aeaa 	beq.w	800814a <_printf_float+0xbe>
 80083f6:	f108 0801 	add.w	r8, r8, #1
 80083fa:	e7ec      	b.n	80083d6 <_printf_float+0x34a>
 80083fc:	4613      	mov	r3, r2
 80083fe:	4631      	mov	r1, r6
 8008400:	4642      	mov	r2, r8
 8008402:	4628      	mov	r0, r5
 8008404:	47b8      	blx	r7
 8008406:	3001      	adds	r0, #1
 8008408:	d1c0      	bne.n	800838c <_printf_float+0x300>
 800840a:	e69e      	b.n	800814a <_printf_float+0xbe>
 800840c:	2301      	movs	r3, #1
 800840e:	4631      	mov	r1, r6
 8008410:	4628      	mov	r0, r5
 8008412:	9205      	str	r2, [sp, #20]
 8008414:	47b8      	blx	r7
 8008416:	3001      	adds	r0, #1
 8008418:	f43f ae97 	beq.w	800814a <_printf_float+0xbe>
 800841c:	9a05      	ldr	r2, [sp, #20]
 800841e:	f10b 0b01 	add.w	fp, fp, #1
 8008422:	e7b9      	b.n	8008398 <_printf_float+0x30c>
 8008424:	ee18 3a10 	vmov	r3, s16
 8008428:	4652      	mov	r2, sl
 800842a:	4631      	mov	r1, r6
 800842c:	4628      	mov	r0, r5
 800842e:	47b8      	blx	r7
 8008430:	3001      	adds	r0, #1
 8008432:	d1be      	bne.n	80083b2 <_printf_float+0x326>
 8008434:	e689      	b.n	800814a <_printf_float+0xbe>
 8008436:	9a05      	ldr	r2, [sp, #20]
 8008438:	464b      	mov	r3, r9
 800843a:	4442      	add	r2, r8
 800843c:	4631      	mov	r1, r6
 800843e:	4628      	mov	r0, r5
 8008440:	47b8      	blx	r7
 8008442:	3001      	adds	r0, #1
 8008444:	d1c1      	bne.n	80083ca <_printf_float+0x33e>
 8008446:	e680      	b.n	800814a <_printf_float+0xbe>
 8008448:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800844a:	2a01      	cmp	r2, #1
 800844c:	dc01      	bgt.n	8008452 <_printf_float+0x3c6>
 800844e:	07db      	lsls	r3, r3, #31
 8008450:	d53a      	bpl.n	80084c8 <_printf_float+0x43c>
 8008452:	2301      	movs	r3, #1
 8008454:	4642      	mov	r2, r8
 8008456:	4631      	mov	r1, r6
 8008458:	4628      	mov	r0, r5
 800845a:	47b8      	blx	r7
 800845c:	3001      	adds	r0, #1
 800845e:	f43f ae74 	beq.w	800814a <_printf_float+0xbe>
 8008462:	ee18 3a10 	vmov	r3, s16
 8008466:	4652      	mov	r2, sl
 8008468:	4631      	mov	r1, r6
 800846a:	4628      	mov	r0, r5
 800846c:	47b8      	blx	r7
 800846e:	3001      	adds	r0, #1
 8008470:	f43f ae6b 	beq.w	800814a <_printf_float+0xbe>
 8008474:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008478:	2200      	movs	r2, #0
 800847a:	2300      	movs	r3, #0
 800847c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8008480:	f7f8 fb2a 	bl	8000ad8 <__aeabi_dcmpeq>
 8008484:	b9d8      	cbnz	r0, 80084be <_printf_float+0x432>
 8008486:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800848a:	f108 0201 	add.w	r2, r8, #1
 800848e:	4631      	mov	r1, r6
 8008490:	4628      	mov	r0, r5
 8008492:	47b8      	blx	r7
 8008494:	3001      	adds	r0, #1
 8008496:	d10e      	bne.n	80084b6 <_printf_float+0x42a>
 8008498:	e657      	b.n	800814a <_printf_float+0xbe>
 800849a:	2301      	movs	r3, #1
 800849c:	4652      	mov	r2, sl
 800849e:	4631      	mov	r1, r6
 80084a0:	4628      	mov	r0, r5
 80084a2:	47b8      	blx	r7
 80084a4:	3001      	adds	r0, #1
 80084a6:	f43f ae50 	beq.w	800814a <_printf_float+0xbe>
 80084aa:	f108 0801 	add.w	r8, r8, #1
 80084ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084b0:	3b01      	subs	r3, #1
 80084b2:	4543      	cmp	r3, r8
 80084b4:	dcf1      	bgt.n	800849a <_printf_float+0x40e>
 80084b6:	464b      	mov	r3, r9
 80084b8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80084bc:	e6da      	b.n	8008274 <_printf_float+0x1e8>
 80084be:	f04f 0800 	mov.w	r8, #0
 80084c2:	f104 0a1a 	add.w	sl, r4, #26
 80084c6:	e7f2      	b.n	80084ae <_printf_float+0x422>
 80084c8:	2301      	movs	r3, #1
 80084ca:	4642      	mov	r2, r8
 80084cc:	e7df      	b.n	800848e <_printf_float+0x402>
 80084ce:	2301      	movs	r3, #1
 80084d0:	464a      	mov	r2, r9
 80084d2:	4631      	mov	r1, r6
 80084d4:	4628      	mov	r0, r5
 80084d6:	47b8      	blx	r7
 80084d8:	3001      	adds	r0, #1
 80084da:	f43f ae36 	beq.w	800814a <_printf_float+0xbe>
 80084de:	f108 0801 	add.w	r8, r8, #1
 80084e2:	68e3      	ldr	r3, [r4, #12]
 80084e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80084e6:	1a5b      	subs	r3, r3, r1
 80084e8:	4543      	cmp	r3, r8
 80084ea:	dcf0      	bgt.n	80084ce <_printf_float+0x442>
 80084ec:	e6f8      	b.n	80082e0 <_printf_float+0x254>
 80084ee:	f04f 0800 	mov.w	r8, #0
 80084f2:	f104 0919 	add.w	r9, r4, #25
 80084f6:	e7f4      	b.n	80084e2 <_printf_float+0x456>

080084f8 <_printf_common>:
 80084f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084fc:	4616      	mov	r6, r2
 80084fe:	4699      	mov	r9, r3
 8008500:	688a      	ldr	r2, [r1, #8]
 8008502:	690b      	ldr	r3, [r1, #16]
 8008504:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008508:	4293      	cmp	r3, r2
 800850a:	bfb8      	it	lt
 800850c:	4613      	movlt	r3, r2
 800850e:	6033      	str	r3, [r6, #0]
 8008510:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008514:	4607      	mov	r7, r0
 8008516:	460c      	mov	r4, r1
 8008518:	b10a      	cbz	r2, 800851e <_printf_common+0x26>
 800851a:	3301      	adds	r3, #1
 800851c:	6033      	str	r3, [r6, #0]
 800851e:	6823      	ldr	r3, [r4, #0]
 8008520:	0699      	lsls	r1, r3, #26
 8008522:	bf42      	ittt	mi
 8008524:	6833      	ldrmi	r3, [r6, #0]
 8008526:	3302      	addmi	r3, #2
 8008528:	6033      	strmi	r3, [r6, #0]
 800852a:	6825      	ldr	r5, [r4, #0]
 800852c:	f015 0506 	ands.w	r5, r5, #6
 8008530:	d106      	bne.n	8008540 <_printf_common+0x48>
 8008532:	f104 0a19 	add.w	sl, r4, #25
 8008536:	68e3      	ldr	r3, [r4, #12]
 8008538:	6832      	ldr	r2, [r6, #0]
 800853a:	1a9b      	subs	r3, r3, r2
 800853c:	42ab      	cmp	r3, r5
 800853e:	dc26      	bgt.n	800858e <_printf_common+0x96>
 8008540:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008544:	1e13      	subs	r3, r2, #0
 8008546:	6822      	ldr	r2, [r4, #0]
 8008548:	bf18      	it	ne
 800854a:	2301      	movne	r3, #1
 800854c:	0692      	lsls	r2, r2, #26
 800854e:	d42b      	bmi.n	80085a8 <_printf_common+0xb0>
 8008550:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008554:	4649      	mov	r1, r9
 8008556:	4638      	mov	r0, r7
 8008558:	47c0      	blx	r8
 800855a:	3001      	adds	r0, #1
 800855c:	d01e      	beq.n	800859c <_printf_common+0xa4>
 800855e:	6823      	ldr	r3, [r4, #0]
 8008560:	6922      	ldr	r2, [r4, #16]
 8008562:	f003 0306 	and.w	r3, r3, #6
 8008566:	2b04      	cmp	r3, #4
 8008568:	bf02      	ittt	eq
 800856a:	68e5      	ldreq	r5, [r4, #12]
 800856c:	6833      	ldreq	r3, [r6, #0]
 800856e:	1aed      	subeq	r5, r5, r3
 8008570:	68a3      	ldr	r3, [r4, #8]
 8008572:	bf0c      	ite	eq
 8008574:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008578:	2500      	movne	r5, #0
 800857a:	4293      	cmp	r3, r2
 800857c:	bfc4      	itt	gt
 800857e:	1a9b      	subgt	r3, r3, r2
 8008580:	18ed      	addgt	r5, r5, r3
 8008582:	2600      	movs	r6, #0
 8008584:	341a      	adds	r4, #26
 8008586:	42b5      	cmp	r5, r6
 8008588:	d11a      	bne.n	80085c0 <_printf_common+0xc8>
 800858a:	2000      	movs	r0, #0
 800858c:	e008      	b.n	80085a0 <_printf_common+0xa8>
 800858e:	2301      	movs	r3, #1
 8008590:	4652      	mov	r2, sl
 8008592:	4649      	mov	r1, r9
 8008594:	4638      	mov	r0, r7
 8008596:	47c0      	blx	r8
 8008598:	3001      	adds	r0, #1
 800859a:	d103      	bne.n	80085a4 <_printf_common+0xac>
 800859c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80085a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085a4:	3501      	adds	r5, #1
 80085a6:	e7c6      	b.n	8008536 <_printf_common+0x3e>
 80085a8:	18e1      	adds	r1, r4, r3
 80085aa:	1c5a      	adds	r2, r3, #1
 80085ac:	2030      	movs	r0, #48	; 0x30
 80085ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80085b2:	4422      	add	r2, r4
 80085b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80085b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80085bc:	3302      	adds	r3, #2
 80085be:	e7c7      	b.n	8008550 <_printf_common+0x58>
 80085c0:	2301      	movs	r3, #1
 80085c2:	4622      	mov	r2, r4
 80085c4:	4649      	mov	r1, r9
 80085c6:	4638      	mov	r0, r7
 80085c8:	47c0      	blx	r8
 80085ca:	3001      	adds	r0, #1
 80085cc:	d0e6      	beq.n	800859c <_printf_common+0xa4>
 80085ce:	3601      	adds	r6, #1
 80085d0:	e7d9      	b.n	8008586 <_printf_common+0x8e>
	...

080085d4 <_printf_i>:
 80085d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80085d8:	7e0f      	ldrb	r7, [r1, #24]
 80085da:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80085dc:	2f78      	cmp	r7, #120	; 0x78
 80085de:	4691      	mov	r9, r2
 80085e0:	4680      	mov	r8, r0
 80085e2:	460c      	mov	r4, r1
 80085e4:	469a      	mov	sl, r3
 80085e6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80085ea:	d807      	bhi.n	80085fc <_printf_i+0x28>
 80085ec:	2f62      	cmp	r7, #98	; 0x62
 80085ee:	d80a      	bhi.n	8008606 <_printf_i+0x32>
 80085f0:	2f00      	cmp	r7, #0
 80085f2:	f000 80d4 	beq.w	800879e <_printf_i+0x1ca>
 80085f6:	2f58      	cmp	r7, #88	; 0x58
 80085f8:	f000 80c0 	beq.w	800877c <_printf_i+0x1a8>
 80085fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008600:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008604:	e03a      	b.n	800867c <_printf_i+0xa8>
 8008606:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800860a:	2b15      	cmp	r3, #21
 800860c:	d8f6      	bhi.n	80085fc <_printf_i+0x28>
 800860e:	a101      	add	r1, pc, #4	; (adr r1, 8008614 <_printf_i+0x40>)
 8008610:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008614:	0800866d 	.word	0x0800866d
 8008618:	08008681 	.word	0x08008681
 800861c:	080085fd 	.word	0x080085fd
 8008620:	080085fd 	.word	0x080085fd
 8008624:	080085fd 	.word	0x080085fd
 8008628:	080085fd 	.word	0x080085fd
 800862c:	08008681 	.word	0x08008681
 8008630:	080085fd 	.word	0x080085fd
 8008634:	080085fd 	.word	0x080085fd
 8008638:	080085fd 	.word	0x080085fd
 800863c:	080085fd 	.word	0x080085fd
 8008640:	08008785 	.word	0x08008785
 8008644:	080086ad 	.word	0x080086ad
 8008648:	0800873f 	.word	0x0800873f
 800864c:	080085fd 	.word	0x080085fd
 8008650:	080085fd 	.word	0x080085fd
 8008654:	080087a7 	.word	0x080087a7
 8008658:	080085fd 	.word	0x080085fd
 800865c:	080086ad 	.word	0x080086ad
 8008660:	080085fd 	.word	0x080085fd
 8008664:	080085fd 	.word	0x080085fd
 8008668:	08008747 	.word	0x08008747
 800866c:	682b      	ldr	r3, [r5, #0]
 800866e:	1d1a      	adds	r2, r3, #4
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	602a      	str	r2, [r5, #0]
 8008674:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008678:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800867c:	2301      	movs	r3, #1
 800867e:	e09f      	b.n	80087c0 <_printf_i+0x1ec>
 8008680:	6820      	ldr	r0, [r4, #0]
 8008682:	682b      	ldr	r3, [r5, #0]
 8008684:	0607      	lsls	r7, r0, #24
 8008686:	f103 0104 	add.w	r1, r3, #4
 800868a:	6029      	str	r1, [r5, #0]
 800868c:	d501      	bpl.n	8008692 <_printf_i+0xbe>
 800868e:	681e      	ldr	r6, [r3, #0]
 8008690:	e003      	b.n	800869a <_printf_i+0xc6>
 8008692:	0646      	lsls	r6, r0, #25
 8008694:	d5fb      	bpl.n	800868e <_printf_i+0xba>
 8008696:	f9b3 6000 	ldrsh.w	r6, [r3]
 800869a:	2e00      	cmp	r6, #0
 800869c:	da03      	bge.n	80086a6 <_printf_i+0xd2>
 800869e:	232d      	movs	r3, #45	; 0x2d
 80086a0:	4276      	negs	r6, r6
 80086a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80086a6:	485a      	ldr	r0, [pc, #360]	; (8008810 <_printf_i+0x23c>)
 80086a8:	230a      	movs	r3, #10
 80086aa:	e012      	b.n	80086d2 <_printf_i+0xfe>
 80086ac:	682b      	ldr	r3, [r5, #0]
 80086ae:	6820      	ldr	r0, [r4, #0]
 80086b0:	1d19      	adds	r1, r3, #4
 80086b2:	6029      	str	r1, [r5, #0]
 80086b4:	0605      	lsls	r5, r0, #24
 80086b6:	d501      	bpl.n	80086bc <_printf_i+0xe8>
 80086b8:	681e      	ldr	r6, [r3, #0]
 80086ba:	e002      	b.n	80086c2 <_printf_i+0xee>
 80086bc:	0641      	lsls	r1, r0, #25
 80086be:	d5fb      	bpl.n	80086b8 <_printf_i+0xe4>
 80086c0:	881e      	ldrh	r6, [r3, #0]
 80086c2:	4853      	ldr	r0, [pc, #332]	; (8008810 <_printf_i+0x23c>)
 80086c4:	2f6f      	cmp	r7, #111	; 0x6f
 80086c6:	bf0c      	ite	eq
 80086c8:	2308      	moveq	r3, #8
 80086ca:	230a      	movne	r3, #10
 80086cc:	2100      	movs	r1, #0
 80086ce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80086d2:	6865      	ldr	r5, [r4, #4]
 80086d4:	60a5      	str	r5, [r4, #8]
 80086d6:	2d00      	cmp	r5, #0
 80086d8:	bfa2      	ittt	ge
 80086da:	6821      	ldrge	r1, [r4, #0]
 80086dc:	f021 0104 	bicge.w	r1, r1, #4
 80086e0:	6021      	strge	r1, [r4, #0]
 80086e2:	b90e      	cbnz	r6, 80086e8 <_printf_i+0x114>
 80086e4:	2d00      	cmp	r5, #0
 80086e6:	d04b      	beq.n	8008780 <_printf_i+0x1ac>
 80086e8:	4615      	mov	r5, r2
 80086ea:	fbb6 f1f3 	udiv	r1, r6, r3
 80086ee:	fb03 6711 	mls	r7, r3, r1, r6
 80086f2:	5dc7      	ldrb	r7, [r0, r7]
 80086f4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80086f8:	4637      	mov	r7, r6
 80086fa:	42bb      	cmp	r3, r7
 80086fc:	460e      	mov	r6, r1
 80086fe:	d9f4      	bls.n	80086ea <_printf_i+0x116>
 8008700:	2b08      	cmp	r3, #8
 8008702:	d10b      	bne.n	800871c <_printf_i+0x148>
 8008704:	6823      	ldr	r3, [r4, #0]
 8008706:	07de      	lsls	r6, r3, #31
 8008708:	d508      	bpl.n	800871c <_printf_i+0x148>
 800870a:	6923      	ldr	r3, [r4, #16]
 800870c:	6861      	ldr	r1, [r4, #4]
 800870e:	4299      	cmp	r1, r3
 8008710:	bfde      	ittt	le
 8008712:	2330      	movle	r3, #48	; 0x30
 8008714:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008718:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800871c:	1b52      	subs	r2, r2, r5
 800871e:	6122      	str	r2, [r4, #16]
 8008720:	f8cd a000 	str.w	sl, [sp]
 8008724:	464b      	mov	r3, r9
 8008726:	aa03      	add	r2, sp, #12
 8008728:	4621      	mov	r1, r4
 800872a:	4640      	mov	r0, r8
 800872c:	f7ff fee4 	bl	80084f8 <_printf_common>
 8008730:	3001      	adds	r0, #1
 8008732:	d14a      	bne.n	80087ca <_printf_i+0x1f6>
 8008734:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008738:	b004      	add	sp, #16
 800873a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800873e:	6823      	ldr	r3, [r4, #0]
 8008740:	f043 0320 	orr.w	r3, r3, #32
 8008744:	6023      	str	r3, [r4, #0]
 8008746:	4833      	ldr	r0, [pc, #204]	; (8008814 <_printf_i+0x240>)
 8008748:	2778      	movs	r7, #120	; 0x78
 800874a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800874e:	6823      	ldr	r3, [r4, #0]
 8008750:	6829      	ldr	r1, [r5, #0]
 8008752:	061f      	lsls	r7, r3, #24
 8008754:	f851 6b04 	ldr.w	r6, [r1], #4
 8008758:	d402      	bmi.n	8008760 <_printf_i+0x18c>
 800875a:	065f      	lsls	r7, r3, #25
 800875c:	bf48      	it	mi
 800875e:	b2b6      	uxthmi	r6, r6
 8008760:	07df      	lsls	r7, r3, #31
 8008762:	bf48      	it	mi
 8008764:	f043 0320 	orrmi.w	r3, r3, #32
 8008768:	6029      	str	r1, [r5, #0]
 800876a:	bf48      	it	mi
 800876c:	6023      	strmi	r3, [r4, #0]
 800876e:	b91e      	cbnz	r6, 8008778 <_printf_i+0x1a4>
 8008770:	6823      	ldr	r3, [r4, #0]
 8008772:	f023 0320 	bic.w	r3, r3, #32
 8008776:	6023      	str	r3, [r4, #0]
 8008778:	2310      	movs	r3, #16
 800877a:	e7a7      	b.n	80086cc <_printf_i+0xf8>
 800877c:	4824      	ldr	r0, [pc, #144]	; (8008810 <_printf_i+0x23c>)
 800877e:	e7e4      	b.n	800874a <_printf_i+0x176>
 8008780:	4615      	mov	r5, r2
 8008782:	e7bd      	b.n	8008700 <_printf_i+0x12c>
 8008784:	682b      	ldr	r3, [r5, #0]
 8008786:	6826      	ldr	r6, [r4, #0]
 8008788:	6961      	ldr	r1, [r4, #20]
 800878a:	1d18      	adds	r0, r3, #4
 800878c:	6028      	str	r0, [r5, #0]
 800878e:	0635      	lsls	r5, r6, #24
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	d501      	bpl.n	8008798 <_printf_i+0x1c4>
 8008794:	6019      	str	r1, [r3, #0]
 8008796:	e002      	b.n	800879e <_printf_i+0x1ca>
 8008798:	0670      	lsls	r0, r6, #25
 800879a:	d5fb      	bpl.n	8008794 <_printf_i+0x1c0>
 800879c:	8019      	strh	r1, [r3, #0]
 800879e:	2300      	movs	r3, #0
 80087a0:	6123      	str	r3, [r4, #16]
 80087a2:	4615      	mov	r5, r2
 80087a4:	e7bc      	b.n	8008720 <_printf_i+0x14c>
 80087a6:	682b      	ldr	r3, [r5, #0]
 80087a8:	1d1a      	adds	r2, r3, #4
 80087aa:	602a      	str	r2, [r5, #0]
 80087ac:	681d      	ldr	r5, [r3, #0]
 80087ae:	6862      	ldr	r2, [r4, #4]
 80087b0:	2100      	movs	r1, #0
 80087b2:	4628      	mov	r0, r5
 80087b4:	f7f7 fd14 	bl	80001e0 <memchr>
 80087b8:	b108      	cbz	r0, 80087be <_printf_i+0x1ea>
 80087ba:	1b40      	subs	r0, r0, r5
 80087bc:	6060      	str	r0, [r4, #4]
 80087be:	6863      	ldr	r3, [r4, #4]
 80087c0:	6123      	str	r3, [r4, #16]
 80087c2:	2300      	movs	r3, #0
 80087c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80087c8:	e7aa      	b.n	8008720 <_printf_i+0x14c>
 80087ca:	6923      	ldr	r3, [r4, #16]
 80087cc:	462a      	mov	r2, r5
 80087ce:	4649      	mov	r1, r9
 80087d0:	4640      	mov	r0, r8
 80087d2:	47d0      	blx	sl
 80087d4:	3001      	adds	r0, #1
 80087d6:	d0ad      	beq.n	8008734 <_printf_i+0x160>
 80087d8:	6823      	ldr	r3, [r4, #0]
 80087da:	079b      	lsls	r3, r3, #30
 80087dc:	d413      	bmi.n	8008806 <_printf_i+0x232>
 80087de:	68e0      	ldr	r0, [r4, #12]
 80087e0:	9b03      	ldr	r3, [sp, #12]
 80087e2:	4298      	cmp	r0, r3
 80087e4:	bfb8      	it	lt
 80087e6:	4618      	movlt	r0, r3
 80087e8:	e7a6      	b.n	8008738 <_printf_i+0x164>
 80087ea:	2301      	movs	r3, #1
 80087ec:	4632      	mov	r2, r6
 80087ee:	4649      	mov	r1, r9
 80087f0:	4640      	mov	r0, r8
 80087f2:	47d0      	blx	sl
 80087f4:	3001      	adds	r0, #1
 80087f6:	d09d      	beq.n	8008734 <_printf_i+0x160>
 80087f8:	3501      	adds	r5, #1
 80087fa:	68e3      	ldr	r3, [r4, #12]
 80087fc:	9903      	ldr	r1, [sp, #12]
 80087fe:	1a5b      	subs	r3, r3, r1
 8008800:	42ab      	cmp	r3, r5
 8008802:	dcf2      	bgt.n	80087ea <_printf_i+0x216>
 8008804:	e7eb      	b.n	80087de <_printf_i+0x20a>
 8008806:	2500      	movs	r5, #0
 8008808:	f104 0619 	add.w	r6, r4, #25
 800880c:	e7f5      	b.n	80087fa <_printf_i+0x226>
 800880e:	bf00      	nop
 8008810:	0800c83a 	.word	0x0800c83a
 8008814:	0800c84b 	.word	0x0800c84b

08008818 <_scanf_float>:
 8008818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800881c:	b087      	sub	sp, #28
 800881e:	4617      	mov	r7, r2
 8008820:	9303      	str	r3, [sp, #12]
 8008822:	688b      	ldr	r3, [r1, #8]
 8008824:	1e5a      	subs	r2, r3, #1
 8008826:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800882a:	bf83      	ittte	hi
 800882c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008830:	195b      	addhi	r3, r3, r5
 8008832:	9302      	strhi	r3, [sp, #8]
 8008834:	2300      	movls	r3, #0
 8008836:	bf86      	itte	hi
 8008838:	f240 135d 	movwhi	r3, #349	; 0x15d
 800883c:	608b      	strhi	r3, [r1, #8]
 800883e:	9302      	strls	r3, [sp, #8]
 8008840:	680b      	ldr	r3, [r1, #0]
 8008842:	468b      	mov	fp, r1
 8008844:	2500      	movs	r5, #0
 8008846:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800884a:	f84b 3b1c 	str.w	r3, [fp], #28
 800884e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008852:	4680      	mov	r8, r0
 8008854:	460c      	mov	r4, r1
 8008856:	465e      	mov	r6, fp
 8008858:	46aa      	mov	sl, r5
 800885a:	46a9      	mov	r9, r5
 800885c:	9501      	str	r5, [sp, #4]
 800885e:	68a2      	ldr	r2, [r4, #8]
 8008860:	b152      	cbz	r2, 8008878 <_scanf_float+0x60>
 8008862:	683b      	ldr	r3, [r7, #0]
 8008864:	781b      	ldrb	r3, [r3, #0]
 8008866:	2b4e      	cmp	r3, #78	; 0x4e
 8008868:	d864      	bhi.n	8008934 <_scanf_float+0x11c>
 800886a:	2b40      	cmp	r3, #64	; 0x40
 800886c:	d83c      	bhi.n	80088e8 <_scanf_float+0xd0>
 800886e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8008872:	b2c8      	uxtb	r0, r1
 8008874:	280e      	cmp	r0, #14
 8008876:	d93a      	bls.n	80088ee <_scanf_float+0xd6>
 8008878:	f1b9 0f00 	cmp.w	r9, #0
 800887c:	d003      	beq.n	8008886 <_scanf_float+0x6e>
 800887e:	6823      	ldr	r3, [r4, #0]
 8008880:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008884:	6023      	str	r3, [r4, #0]
 8008886:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800888a:	f1ba 0f01 	cmp.w	sl, #1
 800888e:	f200 8113 	bhi.w	8008ab8 <_scanf_float+0x2a0>
 8008892:	455e      	cmp	r6, fp
 8008894:	f200 8105 	bhi.w	8008aa2 <_scanf_float+0x28a>
 8008898:	2501      	movs	r5, #1
 800889a:	4628      	mov	r0, r5
 800889c:	b007      	add	sp, #28
 800889e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088a2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80088a6:	2a0d      	cmp	r2, #13
 80088a8:	d8e6      	bhi.n	8008878 <_scanf_float+0x60>
 80088aa:	a101      	add	r1, pc, #4	; (adr r1, 80088b0 <_scanf_float+0x98>)
 80088ac:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80088b0:	080089ef 	.word	0x080089ef
 80088b4:	08008879 	.word	0x08008879
 80088b8:	08008879 	.word	0x08008879
 80088bc:	08008879 	.word	0x08008879
 80088c0:	08008a4f 	.word	0x08008a4f
 80088c4:	08008a27 	.word	0x08008a27
 80088c8:	08008879 	.word	0x08008879
 80088cc:	08008879 	.word	0x08008879
 80088d0:	080089fd 	.word	0x080089fd
 80088d4:	08008879 	.word	0x08008879
 80088d8:	08008879 	.word	0x08008879
 80088dc:	08008879 	.word	0x08008879
 80088e0:	08008879 	.word	0x08008879
 80088e4:	080089b5 	.word	0x080089b5
 80088e8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80088ec:	e7db      	b.n	80088a6 <_scanf_float+0x8e>
 80088ee:	290e      	cmp	r1, #14
 80088f0:	d8c2      	bhi.n	8008878 <_scanf_float+0x60>
 80088f2:	a001      	add	r0, pc, #4	; (adr r0, 80088f8 <_scanf_float+0xe0>)
 80088f4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80088f8:	080089a7 	.word	0x080089a7
 80088fc:	08008879 	.word	0x08008879
 8008900:	080089a7 	.word	0x080089a7
 8008904:	08008a3b 	.word	0x08008a3b
 8008908:	08008879 	.word	0x08008879
 800890c:	08008955 	.word	0x08008955
 8008910:	08008991 	.word	0x08008991
 8008914:	08008991 	.word	0x08008991
 8008918:	08008991 	.word	0x08008991
 800891c:	08008991 	.word	0x08008991
 8008920:	08008991 	.word	0x08008991
 8008924:	08008991 	.word	0x08008991
 8008928:	08008991 	.word	0x08008991
 800892c:	08008991 	.word	0x08008991
 8008930:	08008991 	.word	0x08008991
 8008934:	2b6e      	cmp	r3, #110	; 0x6e
 8008936:	d809      	bhi.n	800894c <_scanf_float+0x134>
 8008938:	2b60      	cmp	r3, #96	; 0x60
 800893a:	d8b2      	bhi.n	80088a2 <_scanf_float+0x8a>
 800893c:	2b54      	cmp	r3, #84	; 0x54
 800893e:	d077      	beq.n	8008a30 <_scanf_float+0x218>
 8008940:	2b59      	cmp	r3, #89	; 0x59
 8008942:	d199      	bne.n	8008878 <_scanf_float+0x60>
 8008944:	2d07      	cmp	r5, #7
 8008946:	d197      	bne.n	8008878 <_scanf_float+0x60>
 8008948:	2508      	movs	r5, #8
 800894a:	e029      	b.n	80089a0 <_scanf_float+0x188>
 800894c:	2b74      	cmp	r3, #116	; 0x74
 800894e:	d06f      	beq.n	8008a30 <_scanf_float+0x218>
 8008950:	2b79      	cmp	r3, #121	; 0x79
 8008952:	e7f6      	b.n	8008942 <_scanf_float+0x12a>
 8008954:	6821      	ldr	r1, [r4, #0]
 8008956:	05c8      	lsls	r0, r1, #23
 8008958:	d51a      	bpl.n	8008990 <_scanf_float+0x178>
 800895a:	9b02      	ldr	r3, [sp, #8]
 800895c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008960:	6021      	str	r1, [r4, #0]
 8008962:	f109 0901 	add.w	r9, r9, #1
 8008966:	b11b      	cbz	r3, 8008970 <_scanf_float+0x158>
 8008968:	3b01      	subs	r3, #1
 800896a:	3201      	adds	r2, #1
 800896c:	9302      	str	r3, [sp, #8]
 800896e:	60a2      	str	r2, [r4, #8]
 8008970:	68a3      	ldr	r3, [r4, #8]
 8008972:	3b01      	subs	r3, #1
 8008974:	60a3      	str	r3, [r4, #8]
 8008976:	6923      	ldr	r3, [r4, #16]
 8008978:	3301      	adds	r3, #1
 800897a:	6123      	str	r3, [r4, #16]
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	3b01      	subs	r3, #1
 8008980:	2b00      	cmp	r3, #0
 8008982:	607b      	str	r3, [r7, #4]
 8008984:	f340 8084 	ble.w	8008a90 <_scanf_float+0x278>
 8008988:	683b      	ldr	r3, [r7, #0]
 800898a:	3301      	adds	r3, #1
 800898c:	603b      	str	r3, [r7, #0]
 800898e:	e766      	b.n	800885e <_scanf_float+0x46>
 8008990:	eb1a 0f05 	cmn.w	sl, r5
 8008994:	f47f af70 	bne.w	8008878 <_scanf_float+0x60>
 8008998:	6822      	ldr	r2, [r4, #0]
 800899a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800899e:	6022      	str	r2, [r4, #0]
 80089a0:	f806 3b01 	strb.w	r3, [r6], #1
 80089a4:	e7e4      	b.n	8008970 <_scanf_float+0x158>
 80089a6:	6822      	ldr	r2, [r4, #0]
 80089a8:	0610      	lsls	r0, r2, #24
 80089aa:	f57f af65 	bpl.w	8008878 <_scanf_float+0x60>
 80089ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80089b2:	e7f4      	b.n	800899e <_scanf_float+0x186>
 80089b4:	f1ba 0f00 	cmp.w	sl, #0
 80089b8:	d10e      	bne.n	80089d8 <_scanf_float+0x1c0>
 80089ba:	f1b9 0f00 	cmp.w	r9, #0
 80089be:	d10e      	bne.n	80089de <_scanf_float+0x1c6>
 80089c0:	6822      	ldr	r2, [r4, #0]
 80089c2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80089c6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80089ca:	d108      	bne.n	80089de <_scanf_float+0x1c6>
 80089cc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80089d0:	6022      	str	r2, [r4, #0]
 80089d2:	f04f 0a01 	mov.w	sl, #1
 80089d6:	e7e3      	b.n	80089a0 <_scanf_float+0x188>
 80089d8:	f1ba 0f02 	cmp.w	sl, #2
 80089dc:	d055      	beq.n	8008a8a <_scanf_float+0x272>
 80089de:	2d01      	cmp	r5, #1
 80089e0:	d002      	beq.n	80089e8 <_scanf_float+0x1d0>
 80089e2:	2d04      	cmp	r5, #4
 80089e4:	f47f af48 	bne.w	8008878 <_scanf_float+0x60>
 80089e8:	3501      	adds	r5, #1
 80089ea:	b2ed      	uxtb	r5, r5
 80089ec:	e7d8      	b.n	80089a0 <_scanf_float+0x188>
 80089ee:	f1ba 0f01 	cmp.w	sl, #1
 80089f2:	f47f af41 	bne.w	8008878 <_scanf_float+0x60>
 80089f6:	f04f 0a02 	mov.w	sl, #2
 80089fa:	e7d1      	b.n	80089a0 <_scanf_float+0x188>
 80089fc:	b97d      	cbnz	r5, 8008a1e <_scanf_float+0x206>
 80089fe:	f1b9 0f00 	cmp.w	r9, #0
 8008a02:	f47f af3c 	bne.w	800887e <_scanf_float+0x66>
 8008a06:	6822      	ldr	r2, [r4, #0]
 8008a08:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008a0c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008a10:	f47f af39 	bne.w	8008886 <_scanf_float+0x6e>
 8008a14:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008a18:	6022      	str	r2, [r4, #0]
 8008a1a:	2501      	movs	r5, #1
 8008a1c:	e7c0      	b.n	80089a0 <_scanf_float+0x188>
 8008a1e:	2d03      	cmp	r5, #3
 8008a20:	d0e2      	beq.n	80089e8 <_scanf_float+0x1d0>
 8008a22:	2d05      	cmp	r5, #5
 8008a24:	e7de      	b.n	80089e4 <_scanf_float+0x1cc>
 8008a26:	2d02      	cmp	r5, #2
 8008a28:	f47f af26 	bne.w	8008878 <_scanf_float+0x60>
 8008a2c:	2503      	movs	r5, #3
 8008a2e:	e7b7      	b.n	80089a0 <_scanf_float+0x188>
 8008a30:	2d06      	cmp	r5, #6
 8008a32:	f47f af21 	bne.w	8008878 <_scanf_float+0x60>
 8008a36:	2507      	movs	r5, #7
 8008a38:	e7b2      	b.n	80089a0 <_scanf_float+0x188>
 8008a3a:	6822      	ldr	r2, [r4, #0]
 8008a3c:	0591      	lsls	r1, r2, #22
 8008a3e:	f57f af1b 	bpl.w	8008878 <_scanf_float+0x60>
 8008a42:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008a46:	6022      	str	r2, [r4, #0]
 8008a48:	f8cd 9004 	str.w	r9, [sp, #4]
 8008a4c:	e7a8      	b.n	80089a0 <_scanf_float+0x188>
 8008a4e:	6822      	ldr	r2, [r4, #0]
 8008a50:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008a54:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008a58:	d006      	beq.n	8008a68 <_scanf_float+0x250>
 8008a5a:	0550      	lsls	r0, r2, #21
 8008a5c:	f57f af0c 	bpl.w	8008878 <_scanf_float+0x60>
 8008a60:	f1b9 0f00 	cmp.w	r9, #0
 8008a64:	f43f af0f 	beq.w	8008886 <_scanf_float+0x6e>
 8008a68:	0591      	lsls	r1, r2, #22
 8008a6a:	bf58      	it	pl
 8008a6c:	9901      	ldrpl	r1, [sp, #4]
 8008a6e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008a72:	bf58      	it	pl
 8008a74:	eba9 0101 	subpl.w	r1, r9, r1
 8008a78:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8008a7c:	bf58      	it	pl
 8008a7e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008a82:	6022      	str	r2, [r4, #0]
 8008a84:	f04f 0900 	mov.w	r9, #0
 8008a88:	e78a      	b.n	80089a0 <_scanf_float+0x188>
 8008a8a:	f04f 0a03 	mov.w	sl, #3
 8008a8e:	e787      	b.n	80089a0 <_scanf_float+0x188>
 8008a90:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008a94:	4639      	mov	r1, r7
 8008a96:	4640      	mov	r0, r8
 8008a98:	4798      	blx	r3
 8008a9a:	2800      	cmp	r0, #0
 8008a9c:	f43f aedf 	beq.w	800885e <_scanf_float+0x46>
 8008aa0:	e6ea      	b.n	8008878 <_scanf_float+0x60>
 8008aa2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008aa6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008aaa:	463a      	mov	r2, r7
 8008aac:	4640      	mov	r0, r8
 8008aae:	4798      	blx	r3
 8008ab0:	6923      	ldr	r3, [r4, #16]
 8008ab2:	3b01      	subs	r3, #1
 8008ab4:	6123      	str	r3, [r4, #16]
 8008ab6:	e6ec      	b.n	8008892 <_scanf_float+0x7a>
 8008ab8:	1e6b      	subs	r3, r5, #1
 8008aba:	2b06      	cmp	r3, #6
 8008abc:	d825      	bhi.n	8008b0a <_scanf_float+0x2f2>
 8008abe:	2d02      	cmp	r5, #2
 8008ac0:	d836      	bhi.n	8008b30 <_scanf_float+0x318>
 8008ac2:	455e      	cmp	r6, fp
 8008ac4:	f67f aee8 	bls.w	8008898 <_scanf_float+0x80>
 8008ac8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008acc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008ad0:	463a      	mov	r2, r7
 8008ad2:	4640      	mov	r0, r8
 8008ad4:	4798      	blx	r3
 8008ad6:	6923      	ldr	r3, [r4, #16]
 8008ad8:	3b01      	subs	r3, #1
 8008ada:	6123      	str	r3, [r4, #16]
 8008adc:	e7f1      	b.n	8008ac2 <_scanf_float+0x2aa>
 8008ade:	9802      	ldr	r0, [sp, #8]
 8008ae0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008ae4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008ae8:	9002      	str	r0, [sp, #8]
 8008aea:	463a      	mov	r2, r7
 8008aec:	4640      	mov	r0, r8
 8008aee:	4798      	blx	r3
 8008af0:	6923      	ldr	r3, [r4, #16]
 8008af2:	3b01      	subs	r3, #1
 8008af4:	6123      	str	r3, [r4, #16]
 8008af6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8008afa:	fa5f fa8a 	uxtb.w	sl, sl
 8008afe:	f1ba 0f02 	cmp.w	sl, #2
 8008b02:	d1ec      	bne.n	8008ade <_scanf_float+0x2c6>
 8008b04:	3d03      	subs	r5, #3
 8008b06:	b2ed      	uxtb	r5, r5
 8008b08:	1b76      	subs	r6, r6, r5
 8008b0a:	6823      	ldr	r3, [r4, #0]
 8008b0c:	05da      	lsls	r2, r3, #23
 8008b0e:	d52f      	bpl.n	8008b70 <_scanf_float+0x358>
 8008b10:	055b      	lsls	r3, r3, #21
 8008b12:	d510      	bpl.n	8008b36 <_scanf_float+0x31e>
 8008b14:	455e      	cmp	r6, fp
 8008b16:	f67f aebf 	bls.w	8008898 <_scanf_float+0x80>
 8008b1a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008b1e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008b22:	463a      	mov	r2, r7
 8008b24:	4640      	mov	r0, r8
 8008b26:	4798      	blx	r3
 8008b28:	6923      	ldr	r3, [r4, #16]
 8008b2a:	3b01      	subs	r3, #1
 8008b2c:	6123      	str	r3, [r4, #16]
 8008b2e:	e7f1      	b.n	8008b14 <_scanf_float+0x2fc>
 8008b30:	46aa      	mov	sl, r5
 8008b32:	9602      	str	r6, [sp, #8]
 8008b34:	e7df      	b.n	8008af6 <_scanf_float+0x2de>
 8008b36:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008b3a:	6923      	ldr	r3, [r4, #16]
 8008b3c:	2965      	cmp	r1, #101	; 0x65
 8008b3e:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8008b42:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 8008b46:	6123      	str	r3, [r4, #16]
 8008b48:	d00c      	beq.n	8008b64 <_scanf_float+0x34c>
 8008b4a:	2945      	cmp	r1, #69	; 0x45
 8008b4c:	d00a      	beq.n	8008b64 <_scanf_float+0x34c>
 8008b4e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008b52:	463a      	mov	r2, r7
 8008b54:	4640      	mov	r0, r8
 8008b56:	4798      	blx	r3
 8008b58:	6923      	ldr	r3, [r4, #16]
 8008b5a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008b5e:	3b01      	subs	r3, #1
 8008b60:	1eb5      	subs	r5, r6, #2
 8008b62:	6123      	str	r3, [r4, #16]
 8008b64:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008b68:	463a      	mov	r2, r7
 8008b6a:	4640      	mov	r0, r8
 8008b6c:	4798      	blx	r3
 8008b6e:	462e      	mov	r6, r5
 8008b70:	6825      	ldr	r5, [r4, #0]
 8008b72:	f015 0510 	ands.w	r5, r5, #16
 8008b76:	d158      	bne.n	8008c2a <_scanf_float+0x412>
 8008b78:	7035      	strb	r5, [r6, #0]
 8008b7a:	6823      	ldr	r3, [r4, #0]
 8008b7c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008b80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b84:	d11c      	bne.n	8008bc0 <_scanf_float+0x3a8>
 8008b86:	9b01      	ldr	r3, [sp, #4]
 8008b88:	454b      	cmp	r3, r9
 8008b8a:	eba3 0209 	sub.w	r2, r3, r9
 8008b8e:	d124      	bne.n	8008bda <_scanf_float+0x3c2>
 8008b90:	2200      	movs	r2, #0
 8008b92:	4659      	mov	r1, fp
 8008b94:	4640      	mov	r0, r8
 8008b96:	f002 fc3f 	bl	800b418 <_strtod_r>
 8008b9a:	9b03      	ldr	r3, [sp, #12]
 8008b9c:	6821      	ldr	r1, [r4, #0]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	f011 0f02 	tst.w	r1, #2
 8008ba4:	ec57 6b10 	vmov	r6, r7, d0
 8008ba8:	f103 0204 	add.w	r2, r3, #4
 8008bac:	d020      	beq.n	8008bf0 <_scanf_float+0x3d8>
 8008bae:	9903      	ldr	r1, [sp, #12]
 8008bb0:	600a      	str	r2, [r1, #0]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	e9c3 6700 	strd	r6, r7, [r3]
 8008bb8:	68e3      	ldr	r3, [r4, #12]
 8008bba:	3301      	adds	r3, #1
 8008bbc:	60e3      	str	r3, [r4, #12]
 8008bbe:	e66c      	b.n	800889a <_scanf_float+0x82>
 8008bc0:	9b04      	ldr	r3, [sp, #16]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d0e4      	beq.n	8008b90 <_scanf_float+0x378>
 8008bc6:	9905      	ldr	r1, [sp, #20]
 8008bc8:	230a      	movs	r3, #10
 8008bca:	462a      	mov	r2, r5
 8008bcc:	3101      	adds	r1, #1
 8008bce:	4640      	mov	r0, r8
 8008bd0:	f002 fcaa 	bl	800b528 <_strtol_r>
 8008bd4:	9b04      	ldr	r3, [sp, #16]
 8008bd6:	9e05      	ldr	r6, [sp, #20]
 8008bd8:	1ac2      	subs	r2, r0, r3
 8008bda:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8008bde:	429e      	cmp	r6, r3
 8008be0:	bf28      	it	cs
 8008be2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8008be6:	4912      	ldr	r1, [pc, #72]	; (8008c30 <_scanf_float+0x418>)
 8008be8:	4630      	mov	r0, r6
 8008bea:	f000 f8e7 	bl	8008dbc <siprintf>
 8008bee:	e7cf      	b.n	8008b90 <_scanf_float+0x378>
 8008bf0:	f011 0f04 	tst.w	r1, #4
 8008bf4:	9903      	ldr	r1, [sp, #12]
 8008bf6:	600a      	str	r2, [r1, #0]
 8008bf8:	d1db      	bne.n	8008bb2 <_scanf_float+0x39a>
 8008bfa:	f8d3 8000 	ldr.w	r8, [r3]
 8008bfe:	ee10 2a10 	vmov	r2, s0
 8008c02:	ee10 0a10 	vmov	r0, s0
 8008c06:	463b      	mov	r3, r7
 8008c08:	4639      	mov	r1, r7
 8008c0a:	f7f7 ff97 	bl	8000b3c <__aeabi_dcmpun>
 8008c0e:	b128      	cbz	r0, 8008c1c <_scanf_float+0x404>
 8008c10:	4808      	ldr	r0, [pc, #32]	; (8008c34 <_scanf_float+0x41c>)
 8008c12:	f000 f9c5 	bl	8008fa0 <nanf>
 8008c16:	ed88 0a00 	vstr	s0, [r8]
 8008c1a:	e7cd      	b.n	8008bb8 <_scanf_float+0x3a0>
 8008c1c:	4630      	mov	r0, r6
 8008c1e:	4639      	mov	r1, r7
 8008c20:	f7f7 ffea 	bl	8000bf8 <__aeabi_d2f>
 8008c24:	f8c8 0000 	str.w	r0, [r8]
 8008c28:	e7c6      	b.n	8008bb8 <_scanf_float+0x3a0>
 8008c2a:	2500      	movs	r5, #0
 8008c2c:	e635      	b.n	800889a <_scanf_float+0x82>
 8008c2e:	bf00      	nop
 8008c30:	0800c85c 	.word	0x0800c85c
 8008c34:	0800cbed 	.word	0x0800cbed

08008c38 <std>:
 8008c38:	2300      	movs	r3, #0
 8008c3a:	b510      	push	{r4, lr}
 8008c3c:	4604      	mov	r4, r0
 8008c3e:	e9c0 3300 	strd	r3, r3, [r0]
 8008c42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008c46:	6083      	str	r3, [r0, #8]
 8008c48:	8181      	strh	r1, [r0, #12]
 8008c4a:	6643      	str	r3, [r0, #100]	; 0x64
 8008c4c:	81c2      	strh	r2, [r0, #14]
 8008c4e:	6183      	str	r3, [r0, #24]
 8008c50:	4619      	mov	r1, r3
 8008c52:	2208      	movs	r2, #8
 8008c54:	305c      	adds	r0, #92	; 0x5c
 8008c56:	f000 f914 	bl	8008e82 <memset>
 8008c5a:	4b0d      	ldr	r3, [pc, #52]	; (8008c90 <std+0x58>)
 8008c5c:	6263      	str	r3, [r4, #36]	; 0x24
 8008c5e:	4b0d      	ldr	r3, [pc, #52]	; (8008c94 <std+0x5c>)
 8008c60:	62a3      	str	r3, [r4, #40]	; 0x28
 8008c62:	4b0d      	ldr	r3, [pc, #52]	; (8008c98 <std+0x60>)
 8008c64:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008c66:	4b0d      	ldr	r3, [pc, #52]	; (8008c9c <std+0x64>)
 8008c68:	6323      	str	r3, [r4, #48]	; 0x30
 8008c6a:	4b0d      	ldr	r3, [pc, #52]	; (8008ca0 <std+0x68>)
 8008c6c:	6224      	str	r4, [r4, #32]
 8008c6e:	429c      	cmp	r4, r3
 8008c70:	d006      	beq.n	8008c80 <std+0x48>
 8008c72:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8008c76:	4294      	cmp	r4, r2
 8008c78:	d002      	beq.n	8008c80 <std+0x48>
 8008c7a:	33d0      	adds	r3, #208	; 0xd0
 8008c7c:	429c      	cmp	r4, r3
 8008c7e:	d105      	bne.n	8008c8c <std+0x54>
 8008c80:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008c84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c88:	f000 b978 	b.w	8008f7c <__retarget_lock_init_recursive>
 8008c8c:	bd10      	pop	{r4, pc}
 8008c8e:	bf00      	nop
 8008c90:	08008dfd 	.word	0x08008dfd
 8008c94:	08008e1f 	.word	0x08008e1f
 8008c98:	08008e57 	.word	0x08008e57
 8008c9c:	08008e7b 	.word	0x08008e7b
 8008ca0:	20004c38 	.word	0x20004c38

08008ca4 <stdio_exit_handler>:
 8008ca4:	4a02      	ldr	r2, [pc, #8]	; (8008cb0 <stdio_exit_handler+0xc>)
 8008ca6:	4903      	ldr	r1, [pc, #12]	; (8008cb4 <stdio_exit_handler+0x10>)
 8008ca8:	4803      	ldr	r0, [pc, #12]	; (8008cb8 <stdio_exit_handler+0x14>)
 8008caa:	f000 b869 	b.w	8008d80 <_fwalk_sglue>
 8008cae:	bf00      	nop
 8008cb0:	20000010 	.word	0x20000010
 8008cb4:	0800b8e9 	.word	0x0800b8e9
 8008cb8:	2000001c 	.word	0x2000001c

08008cbc <cleanup_stdio>:
 8008cbc:	6841      	ldr	r1, [r0, #4]
 8008cbe:	4b0c      	ldr	r3, [pc, #48]	; (8008cf0 <cleanup_stdio+0x34>)
 8008cc0:	4299      	cmp	r1, r3
 8008cc2:	b510      	push	{r4, lr}
 8008cc4:	4604      	mov	r4, r0
 8008cc6:	d001      	beq.n	8008ccc <cleanup_stdio+0x10>
 8008cc8:	f002 fe0e 	bl	800b8e8 <_fflush_r>
 8008ccc:	68a1      	ldr	r1, [r4, #8]
 8008cce:	4b09      	ldr	r3, [pc, #36]	; (8008cf4 <cleanup_stdio+0x38>)
 8008cd0:	4299      	cmp	r1, r3
 8008cd2:	d002      	beq.n	8008cda <cleanup_stdio+0x1e>
 8008cd4:	4620      	mov	r0, r4
 8008cd6:	f002 fe07 	bl	800b8e8 <_fflush_r>
 8008cda:	68e1      	ldr	r1, [r4, #12]
 8008cdc:	4b06      	ldr	r3, [pc, #24]	; (8008cf8 <cleanup_stdio+0x3c>)
 8008cde:	4299      	cmp	r1, r3
 8008ce0:	d004      	beq.n	8008cec <cleanup_stdio+0x30>
 8008ce2:	4620      	mov	r0, r4
 8008ce4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ce8:	f002 bdfe 	b.w	800b8e8 <_fflush_r>
 8008cec:	bd10      	pop	{r4, pc}
 8008cee:	bf00      	nop
 8008cf0:	20004c38 	.word	0x20004c38
 8008cf4:	20004ca0 	.word	0x20004ca0
 8008cf8:	20004d08 	.word	0x20004d08

08008cfc <global_stdio_init.part.0>:
 8008cfc:	b510      	push	{r4, lr}
 8008cfe:	4b0b      	ldr	r3, [pc, #44]	; (8008d2c <global_stdio_init.part.0+0x30>)
 8008d00:	4c0b      	ldr	r4, [pc, #44]	; (8008d30 <global_stdio_init.part.0+0x34>)
 8008d02:	4a0c      	ldr	r2, [pc, #48]	; (8008d34 <global_stdio_init.part.0+0x38>)
 8008d04:	601a      	str	r2, [r3, #0]
 8008d06:	4620      	mov	r0, r4
 8008d08:	2200      	movs	r2, #0
 8008d0a:	2104      	movs	r1, #4
 8008d0c:	f7ff ff94 	bl	8008c38 <std>
 8008d10:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008d14:	2201      	movs	r2, #1
 8008d16:	2109      	movs	r1, #9
 8008d18:	f7ff ff8e 	bl	8008c38 <std>
 8008d1c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008d20:	2202      	movs	r2, #2
 8008d22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d26:	2112      	movs	r1, #18
 8008d28:	f7ff bf86 	b.w	8008c38 <std>
 8008d2c:	20004d70 	.word	0x20004d70
 8008d30:	20004c38 	.word	0x20004c38
 8008d34:	08008ca5 	.word	0x08008ca5

08008d38 <__sfp_lock_acquire>:
 8008d38:	4801      	ldr	r0, [pc, #4]	; (8008d40 <__sfp_lock_acquire+0x8>)
 8008d3a:	f000 b920 	b.w	8008f7e <__retarget_lock_acquire_recursive>
 8008d3e:	bf00      	nop
 8008d40:	20004d79 	.word	0x20004d79

08008d44 <__sfp_lock_release>:
 8008d44:	4801      	ldr	r0, [pc, #4]	; (8008d4c <__sfp_lock_release+0x8>)
 8008d46:	f000 b91b 	b.w	8008f80 <__retarget_lock_release_recursive>
 8008d4a:	bf00      	nop
 8008d4c:	20004d79 	.word	0x20004d79

08008d50 <__sinit>:
 8008d50:	b510      	push	{r4, lr}
 8008d52:	4604      	mov	r4, r0
 8008d54:	f7ff fff0 	bl	8008d38 <__sfp_lock_acquire>
 8008d58:	6a23      	ldr	r3, [r4, #32]
 8008d5a:	b11b      	cbz	r3, 8008d64 <__sinit+0x14>
 8008d5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d60:	f7ff bff0 	b.w	8008d44 <__sfp_lock_release>
 8008d64:	4b04      	ldr	r3, [pc, #16]	; (8008d78 <__sinit+0x28>)
 8008d66:	6223      	str	r3, [r4, #32]
 8008d68:	4b04      	ldr	r3, [pc, #16]	; (8008d7c <__sinit+0x2c>)
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d1f5      	bne.n	8008d5c <__sinit+0xc>
 8008d70:	f7ff ffc4 	bl	8008cfc <global_stdio_init.part.0>
 8008d74:	e7f2      	b.n	8008d5c <__sinit+0xc>
 8008d76:	bf00      	nop
 8008d78:	08008cbd 	.word	0x08008cbd
 8008d7c:	20004d70 	.word	0x20004d70

08008d80 <_fwalk_sglue>:
 8008d80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d84:	4607      	mov	r7, r0
 8008d86:	4688      	mov	r8, r1
 8008d88:	4614      	mov	r4, r2
 8008d8a:	2600      	movs	r6, #0
 8008d8c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008d90:	f1b9 0901 	subs.w	r9, r9, #1
 8008d94:	d505      	bpl.n	8008da2 <_fwalk_sglue+0x22>
 8008d96:	6824      	ldr	r4, [r4, #0]
 8008d98:	2c00      	cmp	r4, #0
 8008d9a:	d1f7      	bne.n	8008d8c <_fwalk_sglue+0xc>
 8008d9c:	4630      	mov	r0, r6
 8008d9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008da2:	89ab      	ldrh	r3, [r5, #12]
 8008da4:	2b01      	cmp	r3, #1
 8008da6:	d907      	bls.n	8008db8 <_fwalk_sglue+0x38>
 8008da8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008dac:	3301      	adds	r3, #1
 8008dae:	d003      	beq.n	8008db8 <_fwalk_sglue+0x38>
 8008db0:	4629      	mov	r1, r5
 8008db2:	4638      	mov	r0, r7
 8008db4:	47c0      	blx	r8
 8008db6:	4306      	orrs	r6, r0
 8008db8:	3568      	adds	r5, #104	; 0x68
 8008dba:	e7e9      	b.n	8008d90 <_fwalk_sglue+0x10>

08008dbc <siprintf>:
 8008dbc:	b40e      	push	{r1, r2, r3}
 8008dbe:	b500      	push	{lr}
 8008dc0:	b09c      	sub	sp, #112	; 0x70
 8008dc2:	ab1d      	add	r3, sp, #116	; 0x74
 8008dc4:	9002      	str	r0, [sp, #8]
 8008dc6:	9006      	str	r0, [sp, #24]
 8008dc8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008dcc:	4809      	ldr	r0, [pc, #36]	; (8008df4 <siprintf+0x38>)
 8008dce:	9107      	str	r1, [sp, #28]
 8008dd0:	9104      	str	r1, [sp, #16]
 8008dd2:	4909      	ldr	r1, [pc, #36]	; (8008df8 <siprintf+0x3c>)
 8008dd4:	f853 2b04 	ldr.w	r2, [r3], #4
 8008dd8:	9105      	str	r1, [sp, #20]
 8008dda:	6800      	ldr	r0, [r0, #0]
 8008ddc:	9301      	str	r3, [sp, #4]
 8008dde:	a902      	add	r1, sp, #8
 8008de0:	f002 fbfe 	bl	800b5e0 <_svfiprintf_r>
 8008de4:	9b02      	ldr	r3, [sp, #8]
 8008de6:	2200      	movs	r2, #0
 8008de8:	701a      	strb	r2, [r3, #0]
 8008dea:	b01c      	add	sp, #112	; 0x70
 8008dec:	f85d eb04 	ldr.w	lr, [sp], #4
 8008df0:	b003      	add	sp, #12
 8008df2:	4770      	bx	lr
 8008df4:	20000068 	.word	0x20000068
 8008df8:	ffff0208 	.word	0xffff0208

08008dfc <__sread>:
 8008dfc:	b510      	push	{r4, lr}
 8008dfe:	460c      	mov	r4, r1
 8008e00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e04:	f000 f86c 	bl	8008ee0 <_read_r>
 8008e08:	2800      	cmp	r0, #0
 8008e0a:	bfab      	itete	ge
 8008e0c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008e0e:	89a3      	ldrhlt	r3, [r4, #12]
 8008e10:	181b      	addge	r3, r3, r0
 8008e12:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008e16:	bfac      	ite	ge
 8008e18:	6563      	strge	r3, [r4, #84]	; 0x54
 8008e1a:	81a3      	strhlt	r3, [r4, #12]
 8008e1c:	bd10      	pop	{r4, pc}

08008e1e <__swrite>:
 8008e1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e22:	461f      	mov	r7, r3
 8008e24:	898b      	ldrh	r3, [r1, #12]
 8008e26:	05db      	lsls	r3, r3, #23
 8008e28:	4605      	mov	r5, r0
 8008e2a:	460c      	mov	r4, r1
 8008e2c:	4616      	mov	r6, r2
 8008e2e:	d505      	bpl.n	8008e3c <__swrite+0x1e>
 8008e30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e34:	2302      	movs	r3, #2
 8008e36:	2200      	movs	r2, #0
 8008e38:	f000 f840 	bl	8008ebc <_lseek_r>
 8008e3c:	89a3      	ldrh	r3, [r4, #12]
 8008e3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e42:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008e46:	81a3      	strh	r3, [r4, #12]
 8008e48:	4632      	mov	r2, r6
 8008e4a:	463b      	mov	r3, r7
 8008e4c:	4628      	mov	r0, r5
 8008e4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e52:	f000 b857 	b.w	8008f04 <_write_r>

08008e56 <__sseek>:
 8008e56:	b510      	push	{r4, lr}
 8008e58:	460c      	mov	r4, r1
 8008e5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e5e:	f000 f82d 	bl	8008ebc <_lseek_r>
 8008e62:	1c43      	adds	r3, r0, #1
 8008e64:	89a3      	ldrh	r3, [r4, #12]
 8008e66:	bf15      	itete	ne
 8008e68:	6560      	strne	r0, [r4, #84]	; 0x54
 8008e6a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008e6e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008e72:	81a3      	strheq	r3, [r4, #12]
 8008e74:	bf18      	it	ne
 8008e76:	81a3      	strhne	r3, [r4, #12]
 8008e78:	bd10      	pop	{r4, pc}

08008e7a <__sclose>:
 8008e7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e7e:	f000 b80d 	b.w	8008e9c <_close_r>

08008e82 <memset>:
 8008e82:	4402      	add	r2, r0
 8008e84:	4603      	mov	r3, r0
 8008e86:	4293      	cmp	r3, r2
 8008e88:	d100      	bne.n	8008e8c <memset+0xa>
 8008e8a:	4770      	bx	lr
 8008e8c:	f803 1b01 	strb.w	r1, [r3], #1
 8008e90:	e7f9      	b.n	8008e86 <memset+0x4>
	...

08008e94 <_localeconv_r>:
 8008e94:	4800      	ldr	r0, [pc, #0]	; (8008e98 <_localeconv_r+0x4>)
 8008e96:	4770      	bx	lr
 8008e98:	2000015c 	.word	0x2000015c

08008e9c <_close_r>:
 8008e9c:	b538      	push	{r3, r4, r5, lr}
 8008e9e:	4d06      	ldr	r5, [pc, #24]	; (8008eb8 <_close_r+0x1c>)
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	4604      	mov	r4, r0
 8008ea4:	4608      	mov	r0, r1
 8008ea6:	602b      	str	r3, [r5, #0]
 8008ea8:	f7f8 fd5f 	bl	800196a <_close>
 8008eac:	1c43      	adds	r3, r0, #1
 8008eae:	d102      	bne.n	8008eb6 <_close_r+0x1a>
 8008eb0:	682b      	ldr	r3, [r5, #0]
 8008eb2:	b103      	cbz	r3, 8008eb6 <_close_r+0x1a>
 8008eb4:	6023      	str	r3, [r4, #0]
 8008eb6:	bd38      	pop	{r3, r4, r5, pc}
 8008eb8:	20004d74 	.word	0x20004d74

08008ebc <_lseek_r>:
 8008ebc:	b538      	push	{r3, r4, r5, lr}
 8008ebe:	4d07      	ldr	r5, [pc, #28]	; (8008edc <_lseek_r+0x20>)
 8008ec0:	4604      	mov	r4, r0
 8008ec2:	4608      	mov	r0, r1
 8008ec4:	4611      	mov	r1, r2
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	602a      	str	r2, [r5, #0]
 8008eca:	461a      	mov	r2, r3
 8008ecc:	f7f8 fd74 	bl	80019b8 <_lseek>
 8008ed0:	1c43      	adds	r3, r0, #1
 8008ed2:	d102      	bne.n	8008eda <_lseek_r+0x1e>
 8008ed4:	682b      	ldr	r3, [r5, #0]
 8008ed6:	b103      	cbz	r3, 8008eda <_lseek_r+0x1e>
 8008ed8:	6023      	str	r3, [r4, #0]
 8008eda:	bd38      	pop	{r3, r4, r5, pc}
 8008edc:	20004d74 	.word	0x20004d74

08008ee0 <_read_r>:
 8008ee0:	b538      	push	{r3, r4, r5, lr}
 8008ee2:	4d07      	ldr	r5, [pc, #28]	; (8008f00 <_read_r+0x20>)
 8008ee4:	4604      	mov	r4, r0
 8008ee6:	4608      	mov	r0, r1
 8008ee8:	4611      	mov	r1, r2
 8008eea:	2200      	movs	r2, #0
 8008eec:	602a      	str	r2, [r5, #0]
 8008eee:	461a      	mov	r2, r3
 8008ef0:	f7f8 fd02 	bl	80018f8 <_read>
 8008ef4:	1c43      	adds	r3, r0, #1
 8008ef6:	d102      	bne.n	8008efe <_read_r+0x1e>
 8008ef8:	682b      	ldr	r3, [r5, #0]
 8008efa:	b103      	cbz	r3, 8008efe <_read_r+0x1e>
 8008efc:	6023      	str	r3, [r4, #0]
 8008efe:	bd38      	pop	{r3, r4, r5, pc}
 8008f00:	20004d74 	.word	0x20004d74

08008f04 <_write_r>:
 8008f04:	b538      	push	{r3, r4, r5, lr}
 8008f06:	4d07      	ldr	r5, [pc, #28]	; (8008f24 <_write_r+0x20>)
 8008f08:	4604      	mov	r4, r0
 8008f0a:	4608      	mov	r0, r1
 8008f0c:	4611      	mov	r1, r2
 8008f0e:	2200      	movs	r2, #0
 8008f10:	602a      	str	r2, [r5, #0]
 8008f12:	461a      	mov	r2, r3
 8008f14:	f7f8 fd0d 	bl	8001932 <_write>
 8008f18:	1c43      	adds	r3, r0, #1
 8008f1a:	d102      	bne.n	8008f22 <_write_r+0x1e>
 8008f1c:	682b      	ldr	r3, [r5, #0]
 8008f1e:	b103      	cbz	r3, 8008f22 <_write_r+0x1e>
 8008f20:	6023      	str	r3, [r4, #0]
 8008f22:	bd38      	pop	{r3, r4, r5, pc}
 8008f24:	20004d74 	.word	0x20004d74

08008f28 <__errno>:
 8008f28:	4b01      	ldr	r3, [pc, #4]	; (8008f30 <__errno+0x8>)
 8008f2a:	6818      	ldr	r0, [r3, #0]
 8008f2c:	4770      	bx	lr
 8008f2e:	bf00      	nop
 8008f30:	20000068 	.word	0x20000068

08008f34 <__libc_init_array>:
 8008f34:	b570      	push	{r4, r5, r6, lr}
 8008f36:	4d0d      	ldr	r5, [pc, #52]	; (8008f6c <__libc_init_array+0x38>)
 8008f38:	4c0d      	ldr	r4, [pc, #52]	; (8008f70 <__libc_init_array+0x3c>)
 8008f3a:	1b64      	subs	r4, r4, r5
 8008f3c:	10a4      	asrs	r4, r4, #2
 8008f3e:	2600      	movs	r6, #0
 8008f40:	42a6      	cmp	r6, r4
 8008f42:	d109      	bne.n	8008f58 <__libc_init_array+0x24>
 8008f44:	4d0b      	ldr	r5, [pc, #44]	; (8008f74 <__libc_init_array+0x40>)
 8008f46:	4c0c      	ldr	r4, [pc, #48]	; (8008f78 <__libc_init_array+0x44>)
 8008f48:	f003 fbd6 	bl	800c6f8 <_init>
 8008f4c:	1b64      	subs	r4, r4, r5
 8008f4e:	10a4      	asrs	r4, r4, #2
 8008f50:	2600      	movs	r6, #0
 8008f52:	42a6      	cmp	r6, r4
 8008f54:	d105      	bne.n	8008f62 <__libc_init_array+0x2e>
 8008f56:	bd70      	pop	{r4, r5, r6, pc}
 8008f58:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f5c:	4798      	blx	r3
 8008f5e:	3601      	adds	r6, #1
 8008f60:	e7ee      	b.n	8008f40 <__libc_init_array+0xc>
 8008f62:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f66:	4798      	blx	r3
 8008f68:	3601      	adds	r6, #1
 8008f6a:	e7f2      	b.n	8008f52 <__libc_init_array+0x1e>
 8008f6c:	0800cc58 	.word	0x0800cc58
 8008f70:	0800cc58 	.word	0x0800cc58
 8008f74:	0800cc58 	.word	0x0800cc58
 8008f78:	0800cc5c 	.word	0x0800cc5c

08008f7c <__retarget_lock_init_recursive>:
 8008f7c:	4770      	bx	lr

08008f7e <__retarget_lock_acquire_recursive>:
 8008f7e:	4770      	bx	lr

08008f80 <__retarget_lock_release_recursive>:
 8008f80:	4770      	bx	lr

08008f82 <memcpy>:
 8008f82:	440a      	add	r2, r1
 8008f84:	4291      	cmp	r1, r2
 8008f86:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008f8a:	d100      	bne.n	8008f8e <memcpy+0xc>
 8008f8c:	4770      	bx	lr
 8008f8e:	b510      	push	{r4, lr}
 8008f90:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f94:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008f98:	4291      	cmp	r1, r2
 8008f9a:	d1f9      	bne.n	8008f90 <memcpy+0xe>
 8008f9c:	bd10      	pop	{r4, pc}
	...

08008fa0 <nanf>:
 8008fa0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008fa8 <nanf+0x8>
 8008fa4:	4770      	bx	lr
 8008fa6:	bf00      	nop
 8008fa8:	7fc00000 	.word	0x7fc00000

08008fac <quorem>:
 8008fac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fb0:	6903      	ldr	r3, [r0, #16]
 8008fb2:	690c      	ldr	r4, [r1, #16]
 8008fb4:	42a3      	cmp	r3, r4
 8008fb6:	4607      	mov	r7, r0
 8008fb8:	db7e      	blt.n	80090b8 <quorem+0x10c>
 8008fba:	3c01      	subs	r4, #1
 8008fbc:	f101 0814 	add.w	r8, r1, #20
 8008fc0:	f100 0514 	add.w	r5, r0, #20
 8008fc4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008fc8:	9301      	str	r3, [sp, #4]
 8008fca:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008fce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008fd2:	3301      	adds	r3, #1
 8008fd4:	429a      	cmp	r2, r3
 8008fd6:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008fda:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008fde:	fbb2 f6f3 	udiv	r6, r2, r3
 8008fe2:	d331      	bcc.n	8009048 <quorem+0x9c>
 8008fe4:	f04f 0e00 	mov.w	lr, #0
 8008fe8:	4640      	mov	r0, r8
 8008fea:	46ac      	mov	ip, r5
 8008fec:	46f2      	mov	sl, lr
 8008fee:	f850 2b04 	ldr.w	r2, [r0], #4
 8008ff2:	b293      	uxth	r3, r2
 8008ff4:	fb06 e303 	mla	r3, r6, r3, lr
 8008ff8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008ffc:	0c1a      	lsrs	r2, r3, #16
 8008ffe:	b29b      	uxth	r3, r3
 8009000:	ebaa 0303 	sub.w	r3, sl, r3
 8009004:	f8dc a000 	ldr.w	sl, [ip]
 8009008:	fa13 f38a 	uxtah	r3, r3, sl
 800900c:	fb06 220e 	mla	r2, r6, lr, r2
 8009010:	9300      	str	r3, [sp, #0]
 8009012:	9b00      	ldr	r3, [sp, #0]
 8009014:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009018:	b292      	uxth	r2, r2
 800901a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800901e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009022:	f8bd 3000 	ldrh.w	r3, [sp]
 8009026:	4581      	cmp	r9, r0
 8009028:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800902c:	f84c 3b04 	str.w	r3, [ip], #4
 8009030:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009034:	d2db      	bcs.n	8008fee <quorem+0x42>
 8009036:	f855 300b 	ldr.w	r3, [r5, fp]
 800903a:	b92b      	cbnz	r3, 8009048 <quorem+0x9c>
 800903c:	9b01      	ldr	r3, [sp, #4]
 800903e:	3b04      	subs	r3, #4
 8009040:	429d      	cmp	r5, r3
 8009042:	461a      	mov	r2, r3
 8009044:	d32c      	bcc.n	80090a0 <quorem+0xf4>
 8009046:	613c      	str	r4, [r7, #16]
 8009048:	4638      	mov	r0, r7
 800904a:	f001 f9f1 	bl	800a430 <__mcmp>
 800904e:	2800      	cmp	r0, #0
 8009050:	db22      	blt.n	8009098 <quorem+0xec>
 8009052:	3601      	adds	r6, #1
 8009054:	4629      	mov	r1, r5
 8009056:	2000      	movs	r0, #0
 8009058:	f858 2b04 	ldr.w	r2, [r8], #4
 800905c:	f8d1 c000 	ldr.w	ip, [r1]
 8009060:	b293      	uxth	r3, r2
 8009062:	1ac3      	subs	r3, r0, r3
 8009064:	0c12      	lsrs	r2, r2, #16
 8009066:	fa13 f38c 	uxtah	r3, r3, ip
 800906a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800906e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009072:	b29b      	uxth	r3, r3
 8009074:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009078:	45c1      	cmp	r9, r8
 800907a:	f841 3b04 	str.w	r3, [r1], #4
 800907e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009082:	d2e9      	bcs.n	8009058 <quorem+0xac>
 8009084:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009088:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800908c:	b922      	cbnz	r2, 8009098 <quorem+0xec>
 800908e:	3b04      	subs	r3, #4
 8009090:	429d      	cmp	r5, r3
 8009092:	461a      	mov	r2, r3
 8009094:	d30a      	bcc.n	80090ac <quorem+0x100>
 8009096:	613c      	str	r4, [r7, #16]
 8009098:	4630      	mov	r0, r6
 800909a:	b003      	add	sp, #12
 800909c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090a0:	6812      	ldr	r2, [r2, #0]
 80090a2:	3b04      	subs	r3, #4
 80090a4:	2a00      	cmp	r2, #0
 80090a6:	d1ce      	bne.n	8009046 <quorem+0x9a>
 80090a8:	3c01      	subs	r4, #1
 80090aa:	e7c9      	b.n	8009040 <quorem+0x94>
 80090ac:	6812      	ldr	r2, [r2, #0]
 80090ae:	3b04      	subs	r3, #4
 80090b0:	2a00      	cmp	r2, #0
 80090b2:	d1f0      	bne.n	8009096 <quorem+0xea>
 80090b4:	3c01      	subs	r4, #1
 80090b6:	e7eb      	b.n	8009090 <quorem+0xe4>
 80090b8:	2000      	movs	r0, #0
 80090ba:	e7ee      	b.n	800909a <quorem+0xee>
 80090bc:	0000      	movs	r0, r0
	...

080090c0 <_dtoa_r>:
 80090c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090c4:	ed2d 8b04 	vpush	{d8-d9}
 80090c8:	69c5      	ldr	r5, [r0, #28]
 80090ca:	b093      	sub	sp, #76	; 0x4c
 80090cc:	ed8d 0b02 	vstr	d0, [sp, #8]
 80090d0:	ec57 6b10 	vmov	r6, r7, d0
 80090d4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80090d8:	9107      	str	r1, [sp, #28]
 80090da:	4604      	mov	r4, r0
 80090dc:	920a      	str	r2, [sp, #40]	; 0x28
 80090de:	930d      	str	r3, [sp, #52]	; 0x34
 80090e0:	b975      	cbnz	r5, 8009100 <_dtoa_r+0x40>
 80090e2:	2010      	movs	r0, #16
 80090e4:	f000 fe2a 	bl	8009d3c <malloc>
 80090e8:	4602      	mov	r2, r0
 80090ea:	61e0      	str	r0, [r4, #28]
 80090ec:	b920      	cbnz	r0, 80090f8 <_dtoa_r+0x38>
 80090ee:	4bae      	ldr	r3, [pc, #696]	; (80093a8 <_dtoa_r+0x2e8>)
 80090f0:	21ef      	movs	r1, #239	; 0xef
 80090f2:	48ae      	ldr	r0, [pc, #696]	; (80093ac <_dtoa_r+0x2ec>)
 80090f4:	f002 fc64 	bl	800b9c0 <__assert_func>
 80090f8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80090fc:	6005      	str	r5, [r0, #0]
 80090fe:	60c5      	str	r5, [r0, #12]
 8009100:	69e3      	ldr	r3, [r4, #28]
 8009102:	6819      	ldr	r1, [r3, #0]
 8009104:	b151      	cbz	r1, 800911c <_dtoa_r+0x5c>
 8009106:	685a      	ldr	r2, [r3, #4]
 8009108:	604a      	str	r2, [r1, #4]
 800910a:	2301      	movs	r3, #1
 800910c:	4093      	lsls	r3, r2
 800910e:	608b      	str	r3, [r1, #8]
 8009110:	4620      	mov	r0, r4
 8009112:	f000 ff07 	bl	8009f24 <_Bfree>
 8009116:	69e3      	ldr	r3, [r4, #28]
 8009118:	2200      	movs	r2, #0
 800911a:	601a      	str	r2, [r3, #0]
 800911c:	1e3b      	subs	r3, r7, #0
 800911e:	bfbb      	ittet	lt
 8009120:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009124:	9303      	strlt	r3, [sp, #12]
 8009126:	2300      	movge	r3, #0
 8009128:	2201      	movlt	r2, #1
 800912a:	bfac      	ite	ge
 800912c:	f8c8 3000 	strge.w	r3, [r8]
 8009130:	f8c8 2000 	strlt.w	r2, [r8]
 8009134:	4b9e      	ldr	r3, [pc, #632]	; (80093b0 <_dtoa_r+0x2f0>)
 8009136:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800913a:	ea33 0308 	bics.w	r3, r3, r8
 800913e:	d11b      	bne.n	8009178 <_dtoa_r+0xb8>
 8009140:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009142:	f242 730f 	movw	r3, #9999	; 0x270f
 8009146:	6013      	str	r3, [r2, #0]
 8009148:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800914c:	4333      	orrs	r3, r6
 800914e:	f000 8593 	beq.w	8009c78 <_dtoa_r+0xbb8>
 8009152:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009154:	b963      	cbnz	r3, 8009170 <_dtoa_r+0xb0>
 8009156:	4b97      	ldr	r3, [pc, #604]	; (80093b4 <_dtoa_r+0x2f4>)
 8009158:	e027      	b.n	80091aa <_dtoa_r+0xea>
 800915a:	4b97      	ldr	r3, [pc, #604]	; (80093b8 <_dtoa_r+0x2f8>)
 800915c:	9300      	str	r3, [sp, #0]
 800915e:	3308      	adds	r3, #8
 8009160:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009162:	6013      	str	r3, [r2, #0]
 8009164:	9800      	ldr	r0, [sp, #0]
 8009166:	b013      	add	sp, #76	; 0x4c
 8009168:	ecbd 8b04 	vpop	{d8-d9}
 800916c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009170:	4b90      	ldr	r3, [pc, #576]	; (80093b4 <_dtoa_r+0x2f4>)
 8009172:	9300      	str	r3, [sp, #0]
 8009174:	3303      	adds	r3, #3
 8009176:	e7f3      	b.n	8009160 <_dtoa_r+0xa0>
 8009178:	ed9d 7b02 	vldr	d7, [sp, #8]
 800917c:	2200      	movs	r2, #0
 800917e:	ec51 0b17 	vmov	r0, r1, d7
 8009182:	eeb0 8a47 	vmov.f32	s16, s14
 8009186:	eef0 8a67 	vmov.f32	s17, s15
 800918a:	2300      	movs	r3, #0
 800918c:	f7f7 fca4 	bl	8000ad8 <__aeabi_dcmpeq>
 8009190:	4681      	mov	r9, r0
 8009192:	b160      	cbz	r0, 80091ae <_dtoa_r+0xee>
 8009194:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009196:	2301      	movs	r3, #1
 8009198:	6013      	str	r3, [r2, #0]
 800919a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800919c:	2b00      	cmp	r3, #0
 800919e:	f000 8568 	beq.w	8009c72 <_dtoa_r+0xbb2>
 80091a2:	4b86      	ldr	r3, [pc, #536]	; (80093bc <_dtoa_r+0x2fc>)
 80091a4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80091a6:	6013      	str	r3, [r2, #0]
 80091a8:	3b01      	subs	r3, #1
 80091aa:	9300      	str	r3, [sp, #0]
 80091ac:	e7da      	b.n	8009164 <_dtoa_r+0xa4>
 80091ae:	aa10      	add	r2, sp, #64	; 0x40
 80091b0:	a911      	add	r1, sp, #68	; 0x44
 80091b2:	4620      	mov	r0, r4
 80091b4:	eeb0 0a48 	vmov.f32	s0, s16
 80091b8:	eef0 0a68 	vmov.f32	s1, s17
 80091bc:	f001 fa4e 	bl	800a65c <__d2b>
 80091c0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80091c4:	4682      	mov	sl, r0
 80091c6:	2d00      	cmp	r5, #0
 80091c8:	d07f      	beq.n	80092ca <_dtoa_r+0x20a>
 80091ca:	ee18 3a90 	vmov	r3, s17
 80091ce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80091d2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80091d6:	ec51 0b18 	vmov	r0, r1, d8
 80091da:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80091de:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80091e2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80091e6:	4619      	mov	r1, r3
 80091e8:	2200      	movs	r2, #0
 80091ea:	4b75      	ldr	r3, [pc, #468]	; (80093c0 <_dtoa_r+0x300>)
 80091ec:	f7f7 f854 	bl	8000298 <__aeabi_dsub>
 80091f0:	a367      	add	r3, pc, #412	; (adr r3, 8009390 <_dtoa_r+0x2d0>)
 80091f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091f6:	f7f7 fa07 	bl	8000608 <__aeabi_dmul>
 80091fa:	a367      	add	r3, pc, #412	; (adr r3, 8009398 <_dtoa_r+0x2d8>)
 80091fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009200:	f7f7 f84c 	bl	800029c <__adddf3>
 8009204:	4606      	mov	r6, r0
 8009206:	4628      	mov	r0, r5
 8009208:	460f      	mov	r7, r1
 800920a:	f7f7 f993 	bl	8000534 <__aeabi_i2d>
 800920e:	a364      	add	r3, pc, #400	; (adr r3, 80093a0 <_dtoa_r+0x2e0>)
 8009210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009214:	f7f7 f9f8 	bl	8000608 <__aeabi_dmul>
 8009218:	4602      	mov	r2, r0
 800921a:	460b      	mov	r3, r1
 800921c:	4630      	mov	r0, r6
 800921e:	4639      	mov	r1, r7
 8009220:	f7f7 f83c 	bl	800029c <__adddf3>
 8009224:	4606      	mov	r6, r0
 8009226:	460f      	mov	r7, r1
 8009228:	f7f7 fc9e 	bl	8000b68 <__aeabi_d2iz>
 800922c:	2200      	movs	r2, #0
 800922e:	4683      	mov	fp, r0
 8009230:	2300      	movs	r3, #0
 8009232:	4630      	mov	r0, r6
 8009234:	4639      	mov	r1, r7
 8009236:	f7f7 fc59 	bl	8000aec <__aeabi_dcmplt>
 800923a:	b148      	cbz	r0, 8009250 <_dtoa_r+0x190>
 800923c:	4658      	mov	r0, fp
 800923e:	f7f7 f979 	bl	8000534 <__aeabi_i2d>
 8009242:	4632      	mov	r2, r6
 8009244:	463b      	mov	r3, r7
 8009246:	f7f7 fc47 	bl	8000ad8 <__aeabi_dcmpeq>
 800924a:	b908      	cbnz	r0, 8009250 <_dtoa_r+0x190>
 800924c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8009250:	f1bb 0f16 	cmp.w	fp, #22
 8009254:	d857      	bhi.n	8009306 <_dtoa_r+0x246>
 8009256:	4b5b      	ldr	r3, [pc, #364]	; (80093c4 <_dtoa_r+0x304>)
 8009258:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800925c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009260:	ec51 0b18 	vmov	r0, r1, d8
 8009264:	f7f7 fc42 	bl	8000aec <__aeabi_dcmplt>
 8009268:	2800      	cmp	r0, #0
 800926a:	d04e      	beq.n	800930a <_dtoa_r+0x24a>
 800926c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8009270:	2300      	movs	r3, #0
 8009272:	930c      	str	r3, [sp, #48]	; 0x30
 8009274:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009276:	1b5b      	subs	r3, r3, r5
 8009278:	1e5a      	subs	r2, r3, #1
 800927a:	bf45      	ittet	mi
 800927c:	f1c3 0301 	rsbmi	r3, r3, #1
 8009280:	9305      	strmi	r3, [sp, #20]
 8009282:	2300      	movpl	r3, #0
 8009284:	2300      	movmi	r3, #0
 8009286:	9206      	str	r2, [sp, #24]
 8009288:	bf54      	ite	pl
 800928a:	9305      	strpl	r3, [sp, #20]
 800928c:	9306      	strmi	r3, [sp, #24]
 800928e:	f1bb 0f00 	cmp.w	fp, #0
 8009292:	db3c      	blt.n	800930e <_dtoa_r+0x24e>
 8009294:	9b06      	ldr	r3, [sp, #24]
 8009296:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800929a:	445b      	add	r3, fp
 800929c:	9306      	str	r3, [sp, #24]
 800929e:	2300      	movs	r3, #0
 80092a0:	9308      	str	r3, [sp, #32]
 80092a2:	9b07      	ldr	r3, [sp, #28]
 80092a4:	2b09      	cmp	r3, #9
 80092a6:	d868      	bhi.n	800937a <_dtoa_r+0x2ba>
 80092a8:	2b05      	cmp	r3, #5
 80092aa:	bfc4      	itt	gt
 80092ac:	3b04      	subgt	r3, #4
 80092ae:	9307      	strgt	r3, [sp, #28]
 80092b0:	9b07      	ldr	r3, [sp, #28]
 80092b2:	f1a3 0302 	sub.w	r3, r3, #2
 80092b6:	bfcc      	ite	gt
 80092b8:	2500      	movgt	r5, #0
 80092ba:	2501      	movle	r5, #1
 80092bc:	2b03      	cmp	r3, #3
 80092be:	f200 8085 	bhi.w	80093cc <_dtoa_r+0x30c>
 80092c2:	e8df f003 	tbb	[pc, r3]
 80092c6:	3b2e      	.short	0x3b2e
 80092c8:	5839      	.short	0x5839
 80092ca:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80092ce:	441d      	add	r5, r3
 80092d0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80092d4:	2b20      	cmp	r3, #32
 80092d6:	bfc1      	itttt	gt
 80092d8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80092dc:	fa08 f803 	lslgt.w	r8, r8, r3
 80092e0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80092e4:	fa26 f303 	lsrgt.w	r3, r6, r3
 80092e8:	bfd6      	itet	le
 80092ea:	f1c3 0320 	rsble	r3, r3, #32
 80092ee:	ea48 0003 	orrgt.w	r0, r8, r3
 80092f2:	fa06 f003 	lslle.w	r0, r6, r3
 80092f6:	f7f7 f90d 	bl	8000514 <__aeabi_ui2d>
 80092fa:	2201      	movs	r2, #1
 80092fc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8009300:	3d01      	subs	r5, #1
 8009302:	920e      	str	r2, [sp, #56]	; 0x38
 8009304:	e76f      	b.n	80091e6 <_dtoa_r+0x126>
 8009306:	2301      	movs	r3, #1
 8009308:	e7b3      	b.n	8009272 <_dtoa_r+0x1b2>
 800930a:	900c      	str	r0, [sp, #48]	; 0x30
 800930c:	e7b2      	b.n	8009274 <_dtoa_r+0x1b4>
 800930e:	9b05      	ldr	r3, [sp, #20]
 8009310:	eba3 030b 	sub.w	r3, r3, fp
 8009314:	9305      	str	r3, [sp, #20]
 8009316:	f1cb 0300 	rsb	r3, fp, #0
 800931a:	9308      	str	r3, [sp, #32]
 800931c:	2300      	movs	r3, #0
 800931e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009320:	e7bf      	b.n	80092a2 <_dtoa_r+0x1e2>
 8009322:	2300      	movs	r3, #0
 8009324:	9309      	str	r3, [sp, #36]	; 0x24
 8009326:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009328:	2b00      	cmp	r3, #0
 800932a:	dc52      	bgt.n	80093d2 <_dtoa_r+0x312>
 800932c:	2301      	movs	r3, #1
 800932e:	9301      	str	r3, [sp, #4]
 8009330:	9304      	str	r3, [sp, #16]
 8009332:	461a      	mov	r2, r3
 8009334:	920a      	str	r2, [sp, #40]	; 0x28
 8009336:	e00b      	b.n	8009350 <_dtoa_r+0x290>
 8009338:	2301      	movs	r3, #1
 800933a:	e7f3      	b.n	8009324 <_dtoa_r+0x264>
 800933c:	2300      	movs	r3, #0
 800933e:	9309      	str	r3, [sp, #36]	; 0x24
 8009340:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009342:	445b      	add	r3, fp
 8009344:	9301      	str	r3, [sp, #4]
 8009346:	3301      	adds	r3, #1
 8009348:	2b01      	cmp	r3, #1
 800934a:	9304      	str	r3, [sp, #16]
 800934c:	bfb8      	it	lt
 800934e:	2301      	movlt	r3, #1
 8009350:	69e0      	ldr	r0, [r4, #28]
 8009352:	2100      	movs	r1, #0
 8009354:	2204      	movs	r2, #4
 8009356:	f102 0614 	add.w	r6, r2, #20
 800935a:	429e      	cmp	r6, r3
 800935c:	d93d      	bls.n	80093da <_dtoa_r+0x31a>
 800935e:	6041      	str	r1, [r0, #4]
 8009360:	4620      	mov	r0, r4
 8009362:	f000 fd9f 	bl	8009ea4 <_Balloc>
 8009366:	9000      	str	r0, [sp, #0]
 8009368:	2800      	cmp	r0, #0
 800936a:	d139      	bne.n	80093e0 <_dtoa_r+0x320>
 800936c:	4b16      	ldr	r3, [pc, #88]	; (80093c8 <_dtoa_r+0x308>)
 800936e:	4602      	mov	r2, r0
 8009370:	f240 11af 	movw	r1, #431	; 0x1af
 8009374:	e6bd      	b.n	80090f2 <_dtoa_r+0x32>
 8009376:	2301      	movs	r3, #1
 8009378:	e7e1      	b.n	800933e <_dtoa_r+0x27e>
 800937a:	2501      	movs	r5, #1
 800937c:	2300      	movs	r3, #0
 800937e:	9307      	str	r3, [sp, #28]
 8009380:	9509      	str	r5, [sp, #36]	; 0x24
 8009382:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009386:	9301      	str	r3, [sp, #4]
 8009388:	9304      	str	r3, [sp, #16]
 800938a:	2200      	movs	r2, #0
 800938c:	2312      	movs	r3, #18
 800938e:	e7d1      	b.n	8009334 <_dtoa_r+0x274>
 8009390:	636f4361 	.word	0x636f4361
 8009394:	3fd287a7 	.word	0x3fd287a7
 8009398:	8b60c8b3 	.word	0x8b60c8b3
 800939c:	3fc68a28 	.word	0x3fc68a28
 80093a0:	509f79fb 	.word	0x509f79fb
 80093a4:	3fd34413 	.word	0x3fd34413
 80093a8:	0800c86e 	.word	0x0800c86e
 80093ac:	0800c885 	.word	0x0800c885
 80093b0:	7ff00000 	.word	0x7ff00000
 80093b4:	0800c86a 	.word	0x0800c86a
 80093b8:	0800c861 	.word	0x0800c861
 80093bc:	0800c839 	.word	0x0800c839
 80093c0:	3ff80000 	.word	0x3ff80000
 80093c4:	0800c970 	.word	0x0800c970
 80093c8:	0800c8dd 	.word	0x0800c8dd
 80093cc:	2301      	movs	r3, #1
 80093ce:	9309      	str	r3, [sp, #36]	; 0x24
 80093d0:	e7d7      	b.n	8009382 <_dtoa_r+0x2c2>
 80093d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093d4:	9301      	str	r3, [sp, #4]
 80093d6:	9304      	str	r3, [sp, #16]
 80093d8:	e7ba      	b.n	8009350 <_dtoa_r+0x290>
 80093da:	3101      	adds	r1, #1
 80093dc:	0052      	lsls	r2, r2, #1
 80093de:	e7ba      	b.n	8009356 <_dtoa_r+0x296>
 80093e0:	69e3      	ldr	r3, [r4, #28]
 80093e2:	9a00      	ldr	r2, [sp, #0]
 80093e4:	601a      	str	r2, [r3, #0]
 80093e6:	9b04      	ldr	r3, [sp, #16]
 80093e8:	2b0e      	cmp	r3, #14
 80093ea:	f200 80a8 	bhi.w	800953e <_dtoa_r+0x47e>
 80093ee:	2d00      	cmp	r5, #0
 80093f0:	f000 80a5 	beq.w	800953e <_dtoa_r+0x47e>
 80093f4:	f1bb 0f00 	cmp.w	fp, #0
 80093f8:	dd38      	ble.n	800946c <_dtoa_r+0x3ac>
 80093fa:	4bc0      	ldr	r3, [pc, #768]	; (80096fc <_dtoa_r+0x63c>)
 80093fc:	f00b 020f 	and.w	r2, fp, #15
 8009400:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009404:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8009408:	e9d3 6700 	ldrd	r6, r7, [r3]
 800940c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8009410:	d019      	beq.n	8009446 <_dtoa_r+0x386>
 8009412:	4bbb      	ldr	r3, [pc, #748]	; (8009700 <_dtoa_r+0x640>)
 8009414:	ec51 0b18 	vmov	r0, r1, d8
 8009418:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800941c:	f7f7 fa1e 	bl	800085c <__aeabi_ddiv>
 8009420:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009424:	f008 080f 	and.w	r8, r8, #15
 8009428:	2503      	movs	r5, #3
 800942a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8009700 <_dtoa_r+0x640>
 800942e:	f1b8 0f00 	cmp.w	r8, #0
 8009432:	d10a      	bne.n	800944a <_dtoa_r+0x38a>
 8009434:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009438:	4632      	mov	r2, r6
 800943a:	463b      	mov	r3, r7
 800943c:	f7f7 fa0e 	bl	800085c <__aeabi_ddiv>
 8009440:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009444:	e02b      	b.n	800949e <_dtoa_r+0x3de>
 8009446:	2502      	movs	r5, #2
 8009448:	e7ef      	b.n	800942a <_dtoa_r+0x36a>
 800944a:	f018 0f01 	tst.w	r8, #1
 800944e:	d008      	beq.n	8009462 <_dtoa_r+0x3a2>
 8009450:	4630      	mov	r0, r6
 8009452:	4639      	mov	r1, r7
 8009454:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009458:	f7f7 f8d6 	bl	8000608 <__aeabi_dmul>
 800945c:	3501      	adds	r5, #1
 800945e:	4606      	mov	r6, r0
 8009460:	460f      	mov	r7, r1
 8009462:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009466:	f109 0908 	add.w	r9, r9, #8
 800946a:	e7e0      	b.n	800942e <_dtoa_r+0x36e>
 800946c:	f000 809f 	beq.w	80095ae <_dtoa_r+0x4ee>
 8009470:	f1cb 0600 	rsb	r6, fp, #0
 8009474:	4ba1      	ldr	r3, [pc, #644]	; (80096fc <_dtoa_r+0x63c>)
 8009476:	4fa2      	ldr	r7, [pc, #648]	; (8009700 <_dtoa_r+0x640>)
 8009478:	f006 020f 	and.w	r2, r6, #15
 800947c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009484:	ec51 0b18 	vmov	r0, r1, d8
 8009488:	f7f7 f8be 	bl	8000608 <__aeabi_dmul>
 800948c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009490:	1136      	asrs	r6, r6, #4
 8009492:	2300      	movs	r3, #0
 8009494:	2502      	movs	r5, #2
 8009496:	2e00      	cmp	r6, #0
 8009498:	d17e      	bne.n	8009598 <_dtoa_r+0x4d8>
 800949a:	2b00      	cmp	r3, #0
 800949c:	d1d0      	bne.n	8009440 <_dtoa_r+0x380>
 800949e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80094a0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	f000 8084 	beq.w	80095b2 <_dtoa_r+0x4f2>
 80094aa:	4b96      	ldr	r3, [pc, #600]	; (8009704 <_dtoa_r+0x644>)
 80094ac:	2200      	movs	r2, #0
 80094ae:	4640      	mov	r0, r8
 80094b0:	4649      	mov	r1, r9
 80094b2:	f7f7 fb1b 	bl	8000aec <__aeabi_dcmplt>
 80094b6:	2800      	cmp	r0, #0
 80094b8:	d07b      	beq.n	80095b2 <_dtoa_r+0x4f2>
 80094ba:	9b04      	ldr	r3, [sp, #16]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d078      	beq.n	80095b2 <_dtoa_r+0x4f2>
 80094c0:	9b01      	ldr	r3, [sp, #4]
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	dd39      	ble.n	800953a <_dtoa_r+0x47a>
 80094c6:	4b90      	ldr	r3, [pc, #576]	; (8009708 <_dtoa_r+0x648>)
 80094c8:	2200      	movs	r2, #0
 80094ca:	4640      	mov	r0, r8
 80094cc:	4649      	mov	r1, r9
 80094ce:	f7f7 f89b 	bl	8000608 <__aeabi_dmul>
 80094d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80094d6:	9e01      	ldr	r6, [sp, #4]
 80094d8:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 80094dc:	3501      	adds	r5, #1
 80094de:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80094e2:	4628      	mov	r0, r5
 80094e4:	f7f7 f826 	bl	8000534 <__aeabi_i2d>
 80094e8:	4642      	mov	r2, r8
 80094ea:	464b      	mov	r3, r9
 80094ec:	f7f7 f88c 	bl	8000608 <__aeabi_dmul>
 80094f0:	4b86      	ldr	r3, [pc, #536]	; (800970c <_dtoa_r+0x64c>)
 80094f2:	2200      	movs	r2, #0
 80094f4:	f7f6 fed2 	bl	800029c <__adddf3>
 80094f8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80094fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009500:	9303      	str	r3, [sp, #12]
 8009502:	2e00      	cmp	r6, #0
 8009504:	d158      	bne.n	80095b8 <_dtoa_r+0x4f8>
 8009506:	4b82      	ldr	r3, [pc, #520]	; (8009710 <_dtoa_r+0x650>)
 8009508:	2200      	movs	r2, #0
 800950a:	4640      	mov	r0, r8
 800950c:	4649      	mov	r1, r9
 800950e:	f7f6 fec3 	bl	8000298 <__aeabi_dsub>
 8009512:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009516:	4680      	mov	r8, r0
 8009518:	4689      	mov	r9, r1
 800951a:	f7f7 fb05 	bl	8000b28 <__aeabi_dcmpgt>
 800951e:	2800      	cmp	r0, #0
 8009520:	f040 8296 	bne.w	8009a50 <_dtoa_r+0x990>
 8009524:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8009528:	4640      	mov	r0, r8
 800952a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800952e:	4649      	mov	r1, r9
 8009530:	f7f7 fadc 	bl	8000aec <__aeabi_dcmplt>
 8009534:	2800      	cmp	r0, #0
 8009536:	f040 8289 	bne.w	8009a4c <_dtoa_r+0x98c>
 800953a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800953e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009540:	2b00      	cmp	r3, #0
 8009542:	f2c0 814e 	blt.w	80097e2 <_dtoa_r+0x722>
 8009546:	f1bb 0f0e 	cmp.w	fp, #14
 800954a:	f300 814a 	bgt.w	80097e2 <_dtoa_r+0x722>
 800954e:	4b6b      	ldr	r3, [pc, #428]	; (80096fc <_dtoa_r+0x63c>)
 8009550:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009554:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009558:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800955a:	2b00      	cmp	r3, #0
 800955c:	f280 80dc 	bge.w	8009718 <_dtoa_r+0x658>
 8009560:	9b04      	ldr	r3, [sp, #16]
 8009562:	2b00      	cmp	r3, #0
 8009564:	f300 80d8 	bgt.w	8009718 <_dtoa_r+0x658>
 8009568:	f040 826f 	bne.w	8009a4a <_dtoa_r+0x98a>
 800956c:	4b68      	ldr	r3, [pc, #416]	; (8009710 <_dtoa_r+0x650>)
 800956e:	2200      	movs	r2, #0
 8009570:	4640      	mov	r0, r8
 8009572:	4649      	mov	r1, r9
 8009574:	f7f7 f848 	bl	8000608 <__aeabi_dmul>
 8009578:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800957c:	f7f7 faca 	bl	8000b14 <__aeabi_dcmpge>
 8009580:	9e04      	ldr	r6, [sp, #16]
 8009582:	4637      	mov	r7, r6
 8009584:	2800      	cmp	r0, #0
 8009586:	f040 8245 	bne.w	8009a14 <_dtoa_r+0x954>
 800958a:	9d00      	ldr	r5, [sp, #0]
 800958c:	2331      	movs	r3, #49	; 0x31
 800958e:	f805 3b01 	strb.w	r3, [r5], #1
 8009592:	f10b 0b01 	add.w	fp, fp, #1
 8009596:	e241      	b.n	8009a1c <_dtoa_r+0x95c>
 8009598:	07f2      	lsls	r2, r6, #31
 800959a:	d505      	bpl.n	80095a8 <_dtoa_r+0x4e8>
 800959c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80095a0:	f7f7 f832 	bl	8000608 <__aeabi_dmul>
 80095a4:	3501      	adds	r5, #1
 80095a6:	2301      	movs	r3, #1
 80095a8:	1076      	asrs	r6, r6, #1
 80095aa:	3708      	adds	r7, #8
 80095ac:	e773      	b.n	8009496 <_dtoa_r+0x3d6>
 80095ae:	2502      	movs	r5, #2
 80095b0:	e775      	b.n	800949e <_dtoa_r+0x3de>
 80095b2:	9e04      	ldr	r6, [sp, #16]
 80095b4:	465f      	mov	r7, fp
 80095b6:	e792      	b.n	80094de <_dtoa_r+0x41e>
 80095b8:	9900      	ldr	r1, [sp, #0]
 80095ba:	4b50      	ldr	r3, [pc, #320]	; (80096fc <_dtoa_r+0x63c>)
 80095bc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80095c0:	4431      	add	r1, r6
 80095c2:	9102      	str	r1, [sp, #8]
 80095c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80095c6:	eeb0 9a47 	vmov.f32	s18, s14
 80095ca:	eef0 9a67 	vmov.f32	s19, s15
 80095ce:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80095d2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80095d6:	2900      	cmp	r1, #0
 80095d8:	d044      	beq.n	8009664 <_dtoa_r+0x5a4>
 80095da:	494e      	ldr	r1, [pc, #312]	; (8009714 <_dtoa_r+0x654>)
 80095dc:	2000      	movs	r0, #0
 80095de:	f7f7 f93d 	bl	800085c <__aeabi_ddiv>
 80095e2:	ec53 2b19 	vmov	r2, r3, d9
 80095e6:	f7f6 fe57 	bl	8000298 <__aeabi_dsub>
 80095ea:	9d00      	ldr	r5, [sp, #0]
 80095ec:	ec41 0b19 	vmov	d9, r0, r1
 80095f0:	4649      	mov	r1, r9
 80095f2:	4640      	mov	r0, r8
 80095f4:	f7f7 fab8 	bl	8000b68 <__aeabi_d2iz>
 80095f8:	4606      	mov	r6, r0
 80095fa:	f7f6 ff9b 	bl	8000534 <__aeabi_i2d>
 80095fe:	4602      	mov	r2, r0
 8009600:	460b      	mov	r3, r1
 8009602:	4640      	mov	r0, r8
 8009604:	4649      	mov	r1, r9
 8009606:	f7f6 fe47 	bl	8000298 <__aeabi_dsub>
 800960a:	3630      	adds	r6, #48	; 0x30
 800960c:	f805 6b01 	strb.w	r6, [r5], #1
 8009610:	ec53 2b19 	vmov	r2, r3, d9
 8009614:	4680      	mov	r8, r0
 8009616:	4689      	mov	r9, r1
 8009618:	f7f7 fa68 	bl	8000aec <__aeabi_dcmplt>
 800961c:	2800      	cmp	r0, #0
 800961e:	d164      	bne.n	80096ea <_dtoa_r+0x62a>
 8009620:	4642      	mov	r2, r8
 8009622:	464b      	mov	r3, r9
 8009624:	4937      	ldr	r1, [pc, #220]	; (8009704 <_dtoa_r+0x644>)
 8009626:	2000      	movs	r0, #0
 8009628:	f7f6 fe36 	bl	8000298 <__aeabi_dsub>
 800962c:	ec53 2b19 	vmov	r2, r3, d9
 8009630:	f7f7 fa5c 	bl	8000aec <__aeabi_dcmplt>
 8009634:	2800      	cmp	r0, #0
 8009636:	f040 80b6 	bne.w	80097a6 <_dtoa_r+0x6e6>
 800963a:	9b02      	ldr	r3, [sp, #8]
 800963c:	429d      	cmp	r5, r3
 800963e:	f43f af7c 	beq.w	800953a <_dtoa_r+0x47a>
 8009642:	4b31      	ldr	r3, [pc, #196]	; (8009708 <_dtoa_r+0x648>)
 8009644:	ec51 0b19 	vmov	r0, r1, d9
 8009648:	2200      	movs	r2, #0
 800964a:	f7f6 ffdd 	bl	8000608 <__aeabi_dmul>
 800964e:	4b2e      	ldr	r3, [pc, #184]	; (8009708 <_dtoa_r+0x648>)
 8009650:	ec41 0b19 	vmov	d9, r0, r1
 8009654:	2200      	movs	r2, #0
 8009656:	4640      	mov	r0, r8
 8009658:	4649      	mov	r1, r9
 800965a:	f7f6 ffd5 	bl	8000608 <__aeabi_dmul>
 800965e:	4680      	mov	r8, r0
 8009660:	4689      	mov	r9, r1
 8009662:	e7c5      	b.n	80095f0 <_dtoa_r+0x530>
 8009664:	ec51 0b17 	vmov	r0, r1, d7
 8009668:	f7f6 ffce 	bl	8000608 <__aeabi_dmul>
 800966c:	9b02      	ldr	r3, [sp, #8]
 800966e:	9d00      	ldr	r5, [sp, #0]
 8009670:	930f      	str	r3, [sp, #60]	; 0x3c
 8009672:	ec41 0b19 	vmov	d9, r0, r1
 8009676:	4649      	mov	r1, r9
 8009678:	4640      	mov	r0, r8
 800967a:	f7f7 fa75 	bl	8000b68 <__aeabi_d2iz>
 800967e:	4606      	mov	r6, r0
 8009680:	f7f6 ff58 	bl	8000534 <__aeabi_i2d>
 8009684:	3630      	adds	r6, #48	; 0x30
 8009686:	4602      	mov	r2, r0
 8009688:	460b      	mov	r3, r1
 800968a:	4640      	mov	r0, r8
 800968c:	4649      	mov	r1, r9
 800968e:	f7f6 fe03 	bl	8000298 <__aeabi_dsub>
 8009692:	f805 6b01 	strb.w	r6, [r5], #1
 8009696:	9b02      	ldr	r3, [sp, #8]
 8009698:	429d      	cmp	r5, r3
 800969a:	4680      	mov	r8, r0
 800969c:	4689      	mov	r9, r1
 800969e:	f04f 0200 	mov.w	r2, #0
 80096a2:	d124      	bne.n	80096ee <_dtoa_r+0x62e>
 80096a4:	4b1b      	ldr	r3, [pc, #108]	; (8009714 <_dtoa_r+0x654>)
 80096a6:	ec51 0b19 	vmov	r0, r1, d9
 80096aa:	f7f6 fdf7 	bl	800029c <__adddf3>
 80096ae:	4602      	mov	r2, r0
 80096b0:	460b      	mov	r3, r1
 80096b2:	4640      	mov	r0, r8
 80096b4:	4649      	mov	r1, r9
 80096b6:	f7f7 fa37 	bl	8000b28 <__aeabi_dcmpgt>
 80096ba:	2800      	cmp	r0, #0
 80096bc:	d173      	bne.n	80097a6 <_dtoa_r+0x6e6>
 80096be:	ec53 2b19 	vmov	r2, r3, d9
 80096c2:	4914      	ldr	r1, [pc, #80]	; (8009714 <_dtoa_r+0x654>)
 80096c4:	2000      	movs	r0, #0
 80096c6:	f7f6 fde7 	bl	8000298 <__aeabi_dsub>
 80096ca:	4602      	mov	r2, r0
 80096cc:	460b      	mov	r3, r1
 80096ce:	4640      	mov	r0, r8
 80096d0:	4649      	mov	r1, r9
 80096d2:	f7f7 fa0b 	bl	8000aec <__aeabi_dcmplt>
 80096d6:	2800      	cmp	r0, #0
 80096d8:	f43f af2f 	beq.w	800953a <_dtoa_r+0x47a>
 80096dc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80096de:	1e6b      	subs	r3, r5, #1
 80096e0:	930f      	str	r3, [sp, #60]	; 0x3c
 80096e2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80096e6:	2b30      	cmp	r3, #48	; 0x30
 80096e8:	d0f8      	beq.n	80096dc <_dtoa_r+0x61c>
 80096ea:	46bb      	mov	fp, r7
 80096ec:	e04a      	b.n	8009784 <_dtoa_r+0x6c4>
 80096ee:	4b06      	ldr	r3, [pc, #24]	; (8009708 <_dtoa_r+0x648>)
 80096f0:	f7f6 ff8a 	bl	8000608 <__aeabi_dmul>
 80096f4:	4680      	mov	r8, r0
 80096f6:	4689      	mov	r9, r1
 80096f8:	e7bd      	b.n	8009676 <_dtoa_r+0x5b6>
 80096fa:	bf00      	nop
 80096fc:	0800c970 	.word	0x0800c970
 8009700:	0800c948 	.word	0x0800c948
 8009704:	3ff00000 	.word	0x3ff00000
 8009708:	40240000 	.word	0x40240000
 800970c:	401c0000 	.word	0x401c0000
 8009710:	40140000 	.word	0x40140000
 8009714:	3fe00000 	.word	0x3fe00000
 8009718:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800971c:	9d00      	ldr	r5, [sp, #0]
 800971e:	4642      	mov	r2, r8
 8009720:	464b      	mov	r3, r9
 8009722:	4630      	mov	r0, r6
 8009724:	4639      	mov	r1, r7
 8009726:	f7f7 f899 	bl	800085c <__aeabi_ddiv>
 800972a:	f7f7 fa1d 	bl	8000b68 <__aeabi_d2iz>
 800972e:	9001      	str	r0, [sp, #4]
 8009730:	f7f6 ff00 	bl	8000534 <__aeabi_i2d>
 8009734:	4642      	mov	r2, r8
 8009736:	464b      	mov	r3, r9
 8009738:	f7f6 ff66 	bl	8000608 <__aeabi_dmul>
 800973c:	4602      	mov	r2, r0
 800973e:	460b      	mov	r3, r1
 8009740:	4630      	mov	r0, r6
 8009742:	4639      	mov	r1, r7
 8009744:	f7f6 fda8 	bl	8000298 <__aeabi_dsub>
 8009748:	9e01      	ldr	r6, [sp, #4]
 800974a:	9f04      	ldr	r7, [sp, #16]
 800974c:	3630      	adds	r6, #48	; 0x30
 800974e:	f805 6b01 	strb.w	r6, [r5], #1
 8009752:	9e00      	ldr	r6, [sp, #0]
 8009754:	1bae      	subs	r6, r5, r6
 8009756:	42b7      	cmp	r7, r6
 8009758:	4602      	mov	r2, r0
 800975a:	460b      	mov	r3, r1
 800975c:	d134      	bne.n	80097c8 <_dtoa_r+0x708>
 800975e:	f7f6 fd9d 	bl	800029c <__adddf3>
 8009762:	4642      	mov	r2, r8
 8009764:	464b      	mov	r3, r9
 8009766:	4606      	mov	r6, r0
 8009768:	460f      	mov	r7, r1
 800976a:	f7f7 f9dd 	bl	8000b28 <__aeabi_dcmpgt>
 800976e:	b9c8      	cbnz	r0, 80097a4 <_dtoa_r+0x6e4>
 8009770:	4642      	mov	r2, r8
 8009772:	464b      	mov	r3, r9
 8009774:	4630      	mov	r0, r6
 8009776:	4639      	mov	r1, r7
 8009778:	f7f7 f9ae 	bl	8000ad8 <__aeabi_dcmpeq>
 800977c:	b110      	cbz	r0, 8009784 <_dtoa_r+0x6c4>
 800977e:	9b01      	ldr	r3, [sp, #4]
 8009780:	07db      	lsls	r3, r3, #31
 8009782:	d40f      	bmi.n	80097a4 <_dtoa_r+0x6e4>
 8009784:	4651      	mov	r1, sl
 8009786:	4620      	mov	r0, r4
 8009788:	f000 fbcc 	bl	8009f24 <_Bfree>
 800978c:	2300      	movs	r3, #0
 800978e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009790:	702b      	strb	r3, [r5, #0]
 8009792:	f10b 0301 	add.w	r3, fp, #1
 8009796:	6013      	str	r3, [r2, #0]
 8009798:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800979a:	2b00      	cmp	r3, #0
 800979c:	f43f ace2 	beq.w	8009164 <_dtoa_r+0xa4>
 80097a0:	601d      	str	r5, [r3, #0]
 80097a2:	e4df      	b.n	8009164 <_dtoa_r+0xa4>
 80097a4:	465f      	mov	r7, fp
 80097a6:	462b      	mov	r3, r5
 80097a8:	461d      	mov	r5, r3
 80097aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80097ae:	2a39      	cmp	r2, #57	; 0x39
 80097b0:	d106      	bne.n	80097c0 <_dtoa_r+0x700>
 80097b2:	9a00      	ldr	r2, [sp, #0]
 80097b4:	429a      	cmp	r2, r3
 80097b6:	d1f7      	bne.n	80097a8 <_dtoa_r+0x6e8>
 80097b8:	9900      	ldr	r1, [sp, #0]
 80097ba:	2230      	movs	r2, #48	; 0x30
 80097bc:	3701      	adds	r7, #1
 80097be:	700a      	strb	r2, [r1, #0]
 80097c0:	781a      	ldrb	r2, [r3, #0]
 80097c2:	3201      	adds	r2, #1
 80097c4:	701a      	strb	r2, [r3, #0]
 80097c6:	e790      	b.n	80096ea <_dtoa_r+0x62a>
 80097c8:	4ba3      	ldr	r3, [pc, #652]	; (8009a58 <_dtoa_r+0x998>)
 80097ca:	2200      	movs	r2, #0
 80097cc:	f7f6 ff1c 	bl	8000608 <__aeabi_dmul>
 80097d0:	2200      	movs	r2, #0
 80097d2:	2300      	movs	r3, #0
 80097d4:	4606      	mov	r6, r0
 80097d6:	460f      	mov	r7, r1
 80097d8:	f7f7 f97e 	bl	8000ad8 <__aeabi_dcmpeq>
 80097dc:	2800      	cmp	r0, #0
 80097de:	d09e      	beq.n	800971e <_dtoa_r+0x65e>
 80097e0:	e7d0      	b.n	8009784 <_dtoa_r+0x6c4>
 80097e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80097e4:	2a00      	cmp	r2, #0
 80097e6:	f000 80ca 	beq.w	800997e <_dtoa_r+0x8be>
 80097ea:	9a07      	ldr	r2, [sp, #28]
 80097ec:	2a01      	cmp	r2, #1
 80097ee:	f300 80ad 	bgt.w	800994c <_dtoa_r+0x88c>
 80097f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80097f4:	2a00      	cmp	r2, #0
 80097f6:	f000 80a5 	beq.w	8009944 <_dtoa_r+0x884>
 80097fa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80097fe:	9e08      	ldr	r6, [sp, #32]
 8009800:	9d05      	ldr	r5, [sp, #20]
 8009802:	9a05      	ldr	r2, [sp, #20]
 8009804:	441a      	add	r2, r3
 8009806:	9205      	str	r2, [sp, #20]
 8009808:	9a06      	ldr	r2, [sp, #24]
 800980a:	2101      	movs	r1, #1
 800980c:	441a      	add	r2, r3
 800980e:	4620      	mov	r0, r4
 8009810:	9206      	str	r2, [sp, #24]
 8009812:	f000 fc87 	bl	800a124 <__i2b>
 8009816:	4607      	mov	r7, r0
 8009818:	b165      	cbz	r5, 8009834 <_dtoa_r+0x774>
 800981a:	9b06      	ldr	r3, [sp, #24]
 800981c:	2b00      	cmp	r3, #0
 800981e:	dd09      	ble.n	8009834 <_dtoa_r+0x774>
 8009820:	42ab      	cmp	r3, r5
 8009822:	9a05      	ldr	r2, [sp, #20]
 8009824:	bfa8      	it	ge
 8009826:	462b      	movge	r3, r5
 8009828:	1ad2      	subs	r2, r2, r3
 800982a:	9205      	str	r2, [sp, #20]
 800982c:	9a06      	ldr	r2, [sp, #24]
 800982e:	1aed      	subs	r5, r5, r3
 8009830:	1ad3      	subs	r3, r2, r3
 8009832:	9306      	str	r3, [sp, #24]
 8009834:	9b08      	ldr	r3, [sp, #32]
 8009836:	b1f3      	cbz	r3, 8009876 <_dtoa_r+0x7b6>
 8009838:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800983a:	2b00      	cmp	r3, #0
 800983c:	f000 80a3 	beq.w	8009986 <_dtoa_r+0x8c6>
 8009840:	2e00      	cmp	r6, #0
 8009842:	dd10      	ble.n	8009866 <_dtoa_r+0x7a6>
 8009844:	4639      	mov	r1, r7
 8009846:	4632      	mov	r2, r6
 8009848:	4620      	mov	r0, r4
 800984a:	f000 fd2b 	bl	800a2a4 <__pow5mult>
 800984e:	4652      	mov	r2, sl
 8009850:	4601      	mov	r1, r0
 8009852:	4607      	mov	r7, r0
 8009854:	4620      	mov	r0, r4
 8009856:	f000 fc7b 	bl	800a150 <__multiply>
 800985a:	4651      	mov	r1, sl
 800985c:	4680      	mov	r8, r0
 800985e:	4620      	mov	r0, r4
 8009860:	f000 fb60 	bl	8009f24 <_Bfree>
 8009864:	46c2      	mov	sl, r8
 8009866:	9b08      	ldr	r3, [sp, #32]
 8009868:	1b9a      	subs	r2, r3, r6
 800986a:	d004      	beq.n	8009876 <_dtoa_r+0x7b6>
 800986c:	4651      	mov	r1, sl
 800986e:	4620      	mov	r0, r4
 8009870:	f000 fd18 	bl	800a2a4 <__pow5mult>
 8009874:	4682      	mov	sl, r0
 8009876:	2101      	movs	r1, #1
 8009878:	4620      	mov	r0, r4
 800987a:	f000 fc53 	bl	800a124 <__i2b>
 800987e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009880:	2b00      	cmp	r3, #0
 8009882:	4606      	mov	r6, r0
 8009884:	f340 8081 	ble.w	800998a <_dtoa_r+0x8ca>
 8009888:	461a      	mov	r2, r3
 800988a:	4601      	mov	r1, r0
 800988c:	4620      	mov	r0, r4
 800988e:	f000 fd09 	bl	800a2a4 <__pow5mult>
 8009892:	9b07      	ldr	r3, [sp, #28]
 8009894:	2b01      	cmp	r3, #1
 8009896:	4606      	mov	r6, r0
 8009898:	dd7a      	ble.n	8009990 <_dtoa_r+0x8d0>
 800989a:	f04f 0800 	mov.w	r8, #0
 800989e:	6933      	ldr	r3, [r6, #16]
 80098a0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80098a4:	6918      	ldr	r0, [r3, #16]
 80098a6:	f000 fbef 	bl	800a088 <__hi0bits>
 80098aa:	f1c0 0020 	rsb	r0, r0, #32
 80098ae:	9b06      	ldr	r3, [sp, #24]
 80098b0:	4418      	add	r0, r3
 80098b2:	f010 001f 	ands.w	r0, r0, #31
 80098b6:	f000 8094 	beq.w	80099e2 <_dtoa_r+0x922>
 80098ba:	f1c0 0320 	rsb	r3, r0, #32
 80098be:	2b04      	cmp	r3, #4
 80098c0:	f340 8085 	ble.w	80099ce <_dtoa_r+0x90e>
 80098c4:	9b05      	ldr	r3, [sp, #20]
 80098c6:	f1c0 001c 	rsb	r0, r0, #28
 80098ca:	4403      	add	r3, r0
 80098cc:	9305      	str	r3, [sp, #20]
 80098ce:	9b06      	ldr	r3, [sp, #24]
 80098d0:	4403      	add	r3, r0
 80098d2:	4405      	add	r5, r0
 80098d4:	9306      	str	r3, [sp, #24]
 80098d6:	9b05      	ldr	r3, [sp, #20]
 80098d8:	2b00      	cmp	r3, #0
 80098da:	dd05      	ble.n	80098e8 <_dtoa_r+0x828>
 80098dc:	4651      	mov	r1, sl
 80098de:	461a      	mov	r2, r3
 80098e0:	4620      	mov	r0, r4
 80098e2:	f000 fd39 	bl	800a358 <__lshift>
 80098e6:	4682      	mov	sl, r0
 80098e8:	9b06      	ldr	r3, [sp, #24]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	dd05      	ble.n	80098fa <_dtoa_r+0x83a>
 80098ee:	4631      	mov	r1, r6
 80098f0:	461a      	mov	r2, r3
 80098f2:	4620      	mov	r0, r4
 80098f4:	f000 fd30 	bl	800a358 <__lshift>
 80098f8:	4606      	mov	r6, r0
 80098fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d072      	beq.n	80099e6 <_dtoa_r+0x926>
 8009900:	4631      	mov	r1, r6
 8009902:	4650      	mov	r0, sl
 8009904:	f000 fd94 	bl	800a430 <__mcmp>
 8009908:	2800      	cmp	r0, #0
 800990a:	da6c      	bge.n	80099e6 <_dtoa_r+0x926>
 800990c:	2300      	movs	r3, #0
 800990e:	4651      	mov	r1, sl
 8009910:	220a      	movs	r2, #10
 8009912:	4620      	mov	r0, r4
 8009914:	f000 fb28 	bl	8009f68 <__multadd>
 8009918:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800991a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800991e:	4682      	mov	sl, r0
 8009920:	2b00      	cmp	r3, #0
 8009922:	f000 81b0 	beq.w	8009c86 <_dtoa_r+0xbc6>
 8009926:	2300      	movs	r3, #0
 8009928:	4639      	mov	r1, r7
 800992a:	220a      	movs	r2, #10
 800992c:	4620      	mov	r0, r4
 800992e:	f000 fb1b 	bl	8009f68 <__multadd>
 8009932:	9b01      	ldr	r3, [sp, #4]
 8009934:	2b00      	cmp	r3, #0
 8009936:	4607      	mov	r7, r0
 8009938:	f300 8096 	bgt.w	8009a68 <_dtoa_r+0x9a8>
 800993c:	9b07      	ldr	r3, [sp, #28]
 800993e:	2b02      	cmp	r3, #2
 8009940:	dc59      	bgt.n	80099f6 <_dtoa_r+0x936>
 8009942:	e091      	b.n	8009a68 <_dtoa_r+0x9a8>
 8009944:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009946:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800994a:	e758      	b.n	80097fe <_dtoa_r+0x73e>
 800994c:	9b04      	ldr	r3, [sp, #16]
 800994e:	1e5e      	subs	r6, r3, #1
 8009950:	9b08      	ldr	r3, [sp, #32]
 8009952:	42b3      	cmp	r3, r6
 8009954:	bfbf      	itttt	lt
 8009956:	9b08      	ldrlt	r3, [sp, #32]
 8009958:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800995a:	9608      	strlt	r6, [sp, #32]
 800995c:	1af3      	sublt	r3, r6, r3
 800995e:	bfb4      	ite	lt
 8009960:	18d2      	addlt	r2, r2, r3
 8009962:	1b9e      	subge	r6, r3, r6
 8009964:	9b04      	ldr	r3, [sp, #16]
 8009966:	bfbc      	itt	lt
 8009968:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800996a:	2600      	movlt	r6, #0
 800996c:	2b00      	cmp	r3, #0
 800996e:	bfb7      	itett	lt
 8009970:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8009974:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8009978:	1a9d      	sublt	r5, r3, r2
 800997a:	2300      	movlt	r3, #0
 800997c:	e741      	b.n	8009802 <_dtoa_r+0x742>
 800997e:	9e08      	ldr	r6, [sp, #32]
 8009980:	9d05      	ldr	r5, [sp, #20]
 8009982:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009984:	e748      	b.n	8009818 <_dtoa_r+0x758>
 8009986:	9a08      	ldr	r2, [sp, #32]
 8009988:	e770      	b.n	800986c <_dtoa_r+0x7ac>
 800998a:	9b07      	ldr	r3, [sp, #28]
 800998c:	2b01      	cmp	r3, #1
 800998e:	dc19      	bgt.n	80099c4 <_dtoa_r+0x904>
 8009990:	9b02      	ldr	r3, [sp, #8]
 8009992:	b9bb      	cbnz	r3, 80099c4 <_dtoa_r+0x904>
 8009994:	9b03      	ldr	r3, [sp, #12]
 8009996:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800999a:	b99b      	cbnz	r3, 80099c4 <_dtoa_r+0x904>
 800999c:	9b03      	ldr	r3, [sp, #12]
 800999e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80099a2:	0d1b      	lsrs	r3, r3, #20
 80099a4:	051b      	lsls	r3, r3, #20
 80099a6:	b183      	cbz	r3, 80099ca <_dtoa_r+0x90a>
 80099a8:	9b05      	ldr	r3, [sp, #20]
 80099aa:	3301      	adds	r3, #1
 80099ac:	9305      	str	r3, [sp, #20]
 80099ae:	9b06      	ldr	r3, [sp, #24]
 80099b0:	3301      	adds	r3, #1
 80099b2:	9306      	str	r3, [sp, #24]
 80099b4:	f04f 0801 	mov.w	r8, #1
 80099b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	f47f af6f 	bne.w	800989e <_dtoa_r+0x7de>
 80099c0:	2001      	movs	r0, #1
 80099c2:	e774      	b.n	80098ae <_dtoa_r+0x7ee>
 80099c4:	f04f 0800 	mov.w	r8, #0
 80099c8:	e7f6      	b.n	80099b8 <_dtoa_r+0x8f8>
 80099ca:	4698      	mov	r8, r3
 80099cc:	e7f4      	b.n	80099b8 <_dtoa_r+0x8f8>
 80099ce:	d082      	beq.n	80098d6 <_dtoa_r+0x816>
 80099d0:	9a05      	ldr	r2, [sp, #20]
 80099d2:	331c      	adds	r3, #28
 80099d4:	441a      	add	r2, r3
 80099d6:	9205      	str	r2, [sp, #20]
 80099d8:	9a06      	ldr	r2, [sp, #24]
 80099da:	441a      	add	r2, r3
 80099dc:	441d      	add	r5, r3
 80099de:	9206      	str	r2, [sp, #24]
 80099e0:	e779      	b.n	80098d6 <_dtoa_r+0x816>
 80099e2:	4603      	mov	r3, r0
 80099e4:	e7f4      	b.n	80099d0 <_dtoa_r+0x910>
 80099e6:	9b04      	ldr	r3, [sp, #16]
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	dc37      	bgt.n	8009a5c <_dtoa_r+0x99c>
 80099ec:	9b07      	ldr	r3, [sp, #28]
 80099ee:	2b02      	cmp	r3, #2
 80099f0:	dd34      	ble.n	8009a5c <_dtoa_r+0x99c>
 80099f2:	9b04      	ldr	r3, [sp, #16]
 80099f4:	9301      	str	r3, [sp, #4]
 80099f6:	9b01      	ldr	r3, [sp, #4]
 80099f8:	b963      	cbnz	r3, 8009a14 <_dtoa_r+0x954>
 80099fa:	4631      	mov	r1, r6
 80099fc:	2205      	movs	r2, #5
 80099fe:	4620      	mov	r0, r4
 8009a00:	f000 fab2 	bl	8009f68 <__multadd>
 8009a04:	4601      	mov	r1, r0
 8009a06:	4606      	mov	r6, r0
 8009a08:	4650      	mov	r0, sl
 8009a0a:	f000 fd11 	bl	800a430 <__mcmp>
 8009a0e:	2800      	cmp	r0, #0
 8009a10:	f73f adbb 	bgt.w	800958a <_dtoa_r+0x4ca>
 8009a14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a16:	9d00      	ldr	r5, [sp, #0]
 8009a18:	ea6f 0b03 	mvn.w	fp, r3
 8009a1c:	f04f 0800 	mov.w	r8, #0
 8009a20:	4631      	mov	r1, r6
 8009a22:	4620      	mov	r0, r4
 8009a24:	f000 fa7e 	bl	8009f24 <_Bfree>
 8009a28:	2f00      	cmp	r7, #0
 8009a2a:	f43f aeab 	beq.w	8009784 <_dtoa_r+0x6c4>
 8009a2e:	f1b8 0f00 	cmp.w	r8, #0
 8009a32:	d005      	beq.n	8009a40 <_dtoa_r+0x980>
 8009a34:	45b8      	cmp	r8, r7
 8009a36:	d003      	beq.n	8009a40 <_dtoa_r+0x980>
 8009a38:	4641      	mov	r1, r8
 8009a3a:	4620      	mov	r0, r4
 8009a3c:	f000 fa72 	bl	8009f24 <_Bfree>
 8009a40:	4639      	mov	r1, r7
 8009a42:	4620      	mov	r0, r4
 8009a44:	f000 fa6e 	bl	8009f24 <_Bfree>
 8009a48:	e69c      	b.n	8009784 <_dtoa_r+0x6c4>
 8009a4a:	2600      	movs	r6, #0
 8009a4c:	4637      	mov	r7, r6
 8009a4e:	e7e1      	b.n	8009a14 <_dtoa_r+0x954>
 8009a50:	46bb      	mov	fp, r7
 8009a52:	4637      	mov	r7, r6
 8009a54:	e599      	b.n	800958a <_dtoa_r+0x4ca>
 8009a56:	bf00      	nop
 8009a58:	40240000 	.word	0x40240000
 8009a5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	f000 80c8 	beq.w	8009bf4 <_dtoa_r+0xb34>
 8009a64:	9b04      	ldr	r3, [sp, #16]
 8009a66:	9301      	str	r3, [sp, #4]
 8009a68:	2d00      	cmp	r5, #0
 8009a6a:	dd05      	ble.n	8009a78 <_dtoa_r+0x9b8>
 8009a6c:	4639      	mov	r1, r7
 8009a6e:	462a      	mov	r2, r5
 8009a70:	4620      	mov	r0, r4
 8009a72:	f000 fc71 	bl	800a358 <__lshift>
 8009a76:	4607      	mov	r7, r0
 8009a78:	f1b8 0f00 	cmp.w	r8, #0
 8009a7c:	d05b      	beq.n	8009b36 <_dtoa_r+0xa76>
 8009a7e:	6879      	ldr	r1, [r7, #4]
 8009a80:	4620      	mov	r0, r4
 8009a82:	f000 fa0f 	bl	8009ea4 <_Balloc>
 8009a86:	4605      	mov	r5, r0
 8009a88:	b928      	cbnz	r0, 8009a96 <_dtoa_r+0x9d6>
 8009a8a:	4b83      	ldr	r3, [pc, #524]	; (8009c98 <_dtoa_r+0xbd8>)
 8009a8c:	4602      	mov	r2, r0
 8009a8e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8009a92:	f7ff bb2e 	b.w	80090f2 <_dtoa_r+0x32>
 8009a96:	693a      	ldr	r2, [r7, #16]
 8009a98:	3202      	adds	r2, #2
 8009a9a:	0092      	lsls	r2, r2, #2
 8009a9c:	f107 010c 	add.w	r1, r7, #12
 8009aa0:	300c      	adds	r0, #12
 8009aa2:	f7ff fa6e 	bl	8008f82 <memcpy>
 8009aa6:	2201      	movs	r2, #1
 8009aa8:	4629      	mov	r1, r5
 8009aaa:	4620      	mov	r0, r4
 8009aac:	f000 fc54 	bl	800a358 <__lshift>
 8009ab0:	9b00      	ldr	r3, [sp, #0]
 8009ab2:	3301      	adds	r3, #1
 8009ab4:	9304      	str	r3, [sp, #16]
 8009ab6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009aba:	4413      	add	r3, r2
 8009abc:	9308      	str	r3, [sp, #32]
 8009abe:	9b02      	ldr	r3, [sp, #8]
 8009ac0:	f003 0301 	and.w	r3, r3, #1
 8009ac4:	46b8      	mov	r8, r7
 8009ac6:	9306      	str	r3, [sp, #24]
 8009ac8:	4607      	mov	r7, r0
 8009aca:	9b04      	ldr	r3, [sp, #16]
 8009acc:	4631      	mov	r1, r6
 8009ace:	3b01      	subs	r3, #1
 8009ad0:	4650      	mov	r0, sl
 8009ad2:	9301      	str	r3, [sp, #4]
 8009ad4:	f7ff fa6a 	bl	8008fac <quorem>
 8009ad8:	4641      	mov	r1, r8
 8009ada:	9002      	str	r0, [sp, #8]
 8009adc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009ae0:	4650      	mov	r0, sl
 8009ae2:	f000 fca5 	bl	800a430 <__mcmp>
 8009ae6:	463a      	mov	r2, r7
 8009ae8:	9005      	str	r0, [sp, #20]
 8009aea:	4631      	mov	r1, r6
 8009aec:	4620      	mov	r0, r4
 8009aee:	f000 fcbb 	bl	800a468 <__mdiff>
 8009af2:	68c2      	ldr	r2, [r0, #12]
 8009af4:	4605      	mov	r5, r0
 8009af6:	bb02      	cbnz	r2, 8009b3a <_dtoa_r+0xa7a>
 8009af8:	4601      	mov	r1, r0
 8009afa:	4650      	mov	r0, sl
 8009afc:	f000 fc98 	bl	800a430 <__mcmp>
 8009b00:	4602      	mov	r2, r0
 8009b02:	4629      	mov	r1, r5
 8009b04:	4620      	mov	r0, r4
 8009b06:	9209      	str	r2, [sp, #36]	; 0x24
 8009b08:	f000 fa0c 	bl	8009f24 <_Bfree>
 8009b0c:	9b07      	ldr	r3, [sp, #28]
 8009b0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009b10:	9d04      	ldr	r5, [sp, #16]
 8009b12:	ea43 0102 	orr.w	r1, r3, r2
 8009b16:	9b06      	ldr	r3, [sp, #24]
 8009b18:	4319      	orrs	r1, r3
 8009b1a:	d110      	bne.n	8009b3e <_dtoa_r+0xa7e>
 8009b1c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009b20:	d029      	beq.n	8009b76 <_dtoa_r+0xab6>
 8009b22:	9b05      	ldr	r3, [sp, #20]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	dd02      	ble.n	8009b2e <_dtoa_r+0xa6e>
 8009b28:	9b02      	ldr	r3, [sp, #8]
 8009b2a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8009b2e:	9b01      	ldr	r3, [sp, #4]
 8009b30:	f883 9000 	strb.w	r9, [r3]
 8009b34:	e774      	b.n	8009a20 <_dtoa_r+0x960>
 8009b36:	4638      	mov	r0, r7
 8009b38:	e7ba      	b.n	8009ab0 <_dtoa_r+0x9f0>
 8009b3a:	2201      	movs	r2, #1
 8009b3c:	e7e1      	b.n	8009b02 <_dtoa_r+0xa42>
 8009b3e:	9b05      	ldr	r3, [sp, #20]
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	db04      	blt.n	8009b4e <_dtoa_r+0xa8e>
 8009b44:	9907      	ldr	r1, [sp, #28]
 8009b46:	430b      	orrs	r3, r1
 8009b48:	9906      	ldr	r1, [sp, #24]
 8009b4a:	430b      	orrs	r3, r1
 8009b4c:	d120      	bne.n	8009b90 <_dtoa_r+0xad0>
 8009b4e:	2a00      	cmp	r2, #0
 8009b50:	dded      	ble.n	8009b2e <_dtoa_r+0xa6e>
 8009b52:	4651      	mov	r1, sl
 8009b54:	2201      	movs	r2, #1
 8009b56:	4620      	mov	r0, r4
 8009b58:	f000 fbfe 	bl	800a358 <__lshift>
 8009b5c:	4631      	mov	r1, r6
 8009b5e:	4682      	mov	sl, r0
 8009b60:	f000 fc66 	bl	800a430 <__mcmp>
 8009b64:	2800      	cmp	r0, #0
 8009b66:	dc03      	bgt.n	8009b70 <_dtoa_r+0xab0>
 8009b68:	d1e1      	bne.n	8009b2e <_dtoa_r+0xa6e>
 8009b6a:	f019 0f01 	tst.w	r9, #1
 8009b6e:	d0de      	beq.n	8009b2e <_dtoa_r+0xa6e>
 8009b70:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009b74:	d1d8      	bne.n	8009b28 <_dtoa_r+0xa68>
 8009b76:	9a01      	ldr	r2, [sp, #4]
 8009b78:	2339      	movs	r3, #57	; 0x39
 8009b7a:	7013      	strb	r3, [r2, #0]
 8009b7c:	462b      	mov	r3, r5
 8009b7e:	461d      	mov	r5, r3
 8009b80:	3b01      	subs	r3, #1
 8009b82:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009b86:	2a39      	cmp	r2, #57	; 0x39
 8009b88:	d06c      	beq.n	8009c64 <_dtoa_r+0xba4>
 8009b8a:	3201      	adds	r2, #1
 8009b8c:	701a      	strb	r2, [r3, #0]
 8009b8e:	e747      	b.n	8009a20 <_dtoa_r+0x960>
 8009b90:	2a00      	cmp	r2, #0
 8009b92:	dd07      	ble.n	8009ba4 <_dtoa_r+0xae4>
 8009b94:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009b98:	d0ed      	beq.n	8009b76 <_dtoa_r+0xab6>
 8009b9a:	9a01      	ldr	r2, [sp, #4]
 8009b9c:	f109 0301 	add.w	r3, r9, #1
 8009ba0:	7013      	strb	r3, [r2, #0]
 8009ba2:	e73d      	b.n	8009a20 <_dtoa_r+0x960>
 8009ba4:	9b04      	ldr	r3, [sp, #16]
 8009ba6:	9a08      	ldr	r2, [sp, #32]
 8009ba8:	f803 9c01 	strb.w	r9, [r3, #-1]
 8009bac:	4293      	cmp	r3, r2
 8009bae:	d043      	beq.n	8009c38 <_dtoa_r+0xb78>
 8009bb0:	4651      	mov	r1, sl
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	220a      	movs	r2, #10
 8009bb6:	4620      	mov	r0, r4
 8009bb8:	f000 f9d6 	bl	8009f68 <__multadd>
 8009bbc:	45b8      	cmp	r8, r7
 8009bbe:	4682      	mov	sl, r0
 8009bc0:	f04f 0300 	mov.w	r3, #0
 8009bc4:	f04f 020a 	mov.w	r2, #10
 8009bc8:	4641      	mov	r1, r8
 8009bca:	4620      	mov	r0, r4
 8009bcc:	d107      	bne.n	8009bde <_dtoa_r+0xb1e>
 8009bce:	f000 f9cb 	bl	8009f68 <__multadd>
 8009bd2:	4680      	mov	r8, r0
 8009bd4:	4607      	mov	r7, r0
 8009bd6:	9b04      	ldr	r3, [sp, #16]
 8009bd8:	3301      	adds	r3, #1
 8009bda:	9304      	str	r3, [sp, #16]
 8009bdc:	e775      	b.n	8009aca <_dtoa_r+0xa0a>
 8009bde:	f000 f9c3 	bl	8009f68 <__multadd>
 8009be2:	4639      	mov	r1, r7
 8009be4:	4680      	mov	r8, r0
 8009be6:	2300      	movs	r3, #0
 8009be8:	220a      	movs	r2, #10
 8009bea:	4620      	mov	r0, r4
 8009bec:	f000 f9bc 	bl	8009f68 <__multadd>
 8009bf0:	4607      	mov	r7, r0
 8009bf2:	e7f0      	b.n	8009bd6 <_dtoa_r+0xb16>
 8009bf4:	9b04      	ldr	r3, [sp, #16]
 8009bf6:	9301      	str	r3, [sp, #4]
 8009bf8:	9d00      	ldr	r5, [sp, #0]
 8009bfa:	4631      	mov	r1, r6
 8009bfc:	4650      	mov	r0, sl
 8009bfe:	f7ff f9d5 	bl	8008fac <quorem>
 8009c02:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009c06:	9b00      	ldr	r3, [sp, #0]
 8009c08:	f805 9b01 	strb.w	r9, [r5], #1
 8009c0c:	1aea      	subs	r2, r5, r3
 8009c0e:	9b01      	ldr	r3, [sp, #4]
 8009c10:	4293      	cmp	r3, r2
 8009c12:	dd07      	ble.n	8009c24 <_dtoa_r+0xb64>
 8009c14:	4651      	mov	r1, sl
 8009c16:	2300      	movs	r3, #0
 8009c18:	220a      	movs	r2, #10
 8009c1a:	4620      	mov	r0, r4
 8009c1c:	f000 f9a4 	bl	8009f68 <__multadd>
 8009c20:	4682      	mov	sl, r0
 8009c22:	e7ea      	b.n	8009bfa <_dtoa_r+0xb3a>
 8009c24:	9b01      	ldr	r3, [sp, #4]
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	bfc8      	it	gt
 8009c2a:	461d      	movgt	r5, r3
 8009c2c:	9b00      	ldr	r3, [sp, #0]
 8009c2e:	bfd8      	it	le
 8009c30:	2501      	movle	r5, #1
 8009c32:	441d      	add	r5, r3
 8009c34:	f04f 0800 	mov.w	r8, #0
 8009c38:	4651      	mov	r1, sl
 8009c3a:	2201      	movs	r2, #1
 8009c3c:	4620      	mov	r0, r4
 8009c3e:	f000 fb8b 	bl	800a358 <__lshift>
 8009c42:	4631      	mov	r1, r6
 8009c44:	4682      	mov	sl, r0
 8009c46:	f000 fbf3 	bl	800a430 <__mcmp>
 8009c4a:	2800      	cmp	r0, #0
 8009c4c:	dc96      	bgt.n	8009b7c <_dtoa_r+0xabc>
 8009c4e:	d102      	bne.n	8009c56 <_dtoa_r+0xb96>
 8009c50:	f019 0f01 	tst.w	r9, #1
 8009c54:	d192      	bne.n	8009b7c <_dtoa_r+0xabc>
 8009c56:	462b      	mov	r3, r5
 8009c58:	461d      	mov	r5, r3
 8009c5a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009c5e:	2a30      	cmp	r2, #48	; 0x30
 8009c60:	d0fa      	beq.n	8009c58 <_dtoa_r+0xb98>
 8009c62:	e6dd      	b.n	8009a20 <_dtoa_r+0x960>
 8009c64:	9a00      	ldr	r2, [sp, #0]
 8009c66:	429a      	cmp	r2, r3
 8009c68:	d189      	bne.n	8009b7e <_dtoa_r+0xabe>
 8009c6a:	f10b 0b01 	add.w	fp, fp, #1
 8009c6e:	2331      	movs	r3, #49	; 0x31
 8009c70:	e796      	b.n	8009ba0 <_dtoa_r+0xae0>
 8009c72:	4b0a      	ldr	r3, [pc, #40]	; (8009c9c <_dtoa_r+0xbdc>)
 8009c74:	f7ff ba99 	b.w	80091aa <_dtoa_r+0xea>
 8009c78:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	f47f aa6d 	bne.w	800915a <_dtoa_r+0x9a>
 8009c80:	4b07      	ldr	r3, [pc, #28]	; (8009ca0 <_dtoa_r+0xbe0>)
 8009c82:	f7ff ba92 	b.w	80091aa <_dtoa_r+0xea>
 8009c86:	9b01      	ldr	r3, [sp, #4]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	dcb5      	bgt.n	8009bf8 <_dtoa_r+0xb38>
 8009c8c:	9b07      	ldr	r3, [sp, #28]
 8009c8e:	2b02      	cmp	r3, #2
 8009c90:	f73f aeb1 	bgt.w	80099f6 <_dtoa_r+0x936>
 8009c94:	e7b0      	b.n	8009bf8 <_dtoa_r+0xb38>
 8009c96:	bf00      	nop
 8009c98:	0800c8dd 	.word	0x0800c8dd
 8009c9c:	0800c838 	.word	0x0800c838
 8009ca0:	0800c861 	.word	0x0800c861

08009ca4 <_free_r>:
 8009ca4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009ca6:	2900      	cmp	r1, #0
 8009ca8:	d044      	beq.n	8009d34 <_free_r+0x90>
 8009caa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009cae:	9001      	str	r0, [sp, #4]
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	f1a1 0404 	sub.w	r4, r1, #4
 8009cb6:	bfb8      	it	lt
 8009cb8:	18e4      	addlt	r4, r4, r3
 8009cba:	f000 f8e7 	bl	8009e8c <__malloc_lock>
 8009cbe:	4a1e      	ldr	r2, [pc, #120]	; (8009d38 <_free_r+0x94>)
 8009cc0:	9801      	ldr	r0, [sp, #4]
 8009cc2:	6813      	ldr	r3, [r2, #0]
 8009cc4:	b933      	cbnz	r3, 8009cd4 <_free_r+0x30>
 8009cc6:	6063      	str	r3, [r4, #4]
 8009cc8:	6014      	str	r4, [r2, #0]
 8009cca:	b003      	add	sp, #12
 8009ccc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009cd0:	f000 b8e2 	b.w	8009e98 <__malloc_unlock>
 8009cd4:	42a3      	cmp	r3, r4
 8009cd6:	d908      	bls.n	8009cea <_free_r+0x46>
 8009cd8:	6825      	ldr	r5, [r4, #0]
 8009cda:	1961      	adds	r1, r4, r5
 8009cdc:	428b      	cmp	r3, r1
 8009cde:	bf01      	itttt	eq
 8009ce0:	6819      	ldreq	r1, [r3, #0]
 8009ce2:	685b      	ldreq	r3, [r3, #4]
 8009ce4:	1949      	addeq	r1, r1, r5
 8009ce6:	6021      	streq	r1, [r4, #0]
 8009ce8:	e7ed      	b.n	8009cc6 <_free_r+0x22>
 8009cea:	461a      	mov	r2, r3
 8009cec:	685b      	ldr	r3, [r3, #4]
 8009cee:	b10b      	cbz	r3, 8009cf4 <_free_r+0x50>
 8009cf0:	42a3      	cmp	r3, r4
 8009cf2:	d9fa      	bls.n	8009cea <_free_r+0x46>
 8009cf4:	6811      	ldr	r1, [r2, #0]
 8009cf6:	1855      	adds	r5, r2, r1
 8009cf8:	42a5      	cmp	r5, r4
 8009cfa:	d10b      	bne.n	8009d14 <_free_r+0x70>
 8009cfc:	6824      	ldr	r4, [r4, #0]
 8009cfe:	4421      	add	r1, r4
 8009d00:	1854      	adds	r4, r2, r1
 8009d02:	42a3      	cmp	r3, r4
 8009d04:	6011      	str	r1, [r2, #0]
 8009d06:	d1e0      	bne.n	8009cca <_free_r+0x26>
 8009d08:	681c      	ldr	r4, [r3, #0]
 8009d0a:	685b      	ldr	r3, [r3, #4]
 8009d0c:	6053      	str	r3, [r2, #4]
 8009d0e:	440c      	add	r4, r1
 8009d10:	6014      	str	r4, [r2, #0]
 8009d12:	e7da      	b.n	8009cca <_free_r+0x26>
 8009d14:	d902      	bls.n	8009d1c <_free_r+0x78>
 8009d16:	230c      	movs	r3, #12
 8009d18:	6003      	str	r3, [r0, #0]
 8009d1a:	e7d6      	b.n	8009cca <_free_r+0x26>
 8009d1c:	6825      	ldr	r5, [r4, #0]
 8009d1e:	1961      	adds	r1, r4, r5
 8009d20:	428b      	cmp	r3, r1
 8009d22:	bf04      	itt	eq
 8009d24:	6819      	ldreq	r1, [r3, #0]
 8009d26:	685b      	ldreq	r3, [r3, #4]
 8009d28:	6063      	str	r3, [r4, #4]
 8009d2a:	bf04      	itt	eq
 8009d2c:	1949      	addeq	r1, r1, r5
 8009d2e:	6021      	streq	r1, [r4, #0]
 8009d30:	6054      	str	r4, [r2, #4]
 8009d32:	e7ca      	b.n	8009cca <_free_r+0x26>
 8009d34:	b003      	add	sp, #12
 8009d36:	bd30      	pop	{r4, r5, pc}
 8009d38:	20004d7c 	.word	0x20004d7c

08009d3c <malloc>:
 8009d3c:	4b02      	ldr	r3, [pc, #8]	; (8009d48 <malloc+0xc>)
 8009d3e:	4601      	mov	r1, r0
 8009d40:	6818      	ldr	r0, [r3, #0]
 8009d42:	f000 b823 	b.w	8009d8c <_malloc_r>
 8009d46:	bf00      	nop
 8009d48:	20000068 	.word	0x20000068

08009d4c <sbrk_aligned>:
 8009d4c:	b570      	push	{r4, r5, r6, lr}
 8009d4e:	4e0e      	ldr	r6, [pc, #56]	; (8009d88 <sbrk_aligned+0x3c>)
 8009d50:	460c      	mov	r4, r1
 8009d52:	6831      	ldr	r1, [r6, #0]
 8009d54:	4605      	mov	r5, r0
 8009d56:	b911      	cbnz	r1, 8009d5e <sbrk_aligned+0x12>
 8009d58:	f001 fe1a 	bl	800b990 <_sbrk_r>
 8009d5c:	6030      	str	r0, [r6, #0]
 8009d5e:	4621      	mov	r1, r4
 8009d60:	4628      	mov	r0, r5
 8009d62:	f001 fe15 	bl	800b990 <_sbrk_r>
 8009d66:	1c43      	adds	r3, r0, #1
 8009d68:	d00a      	beq.n	8009d80 <sbrk_aligned+0x34>
 8009d6a:	1cc4      	adds	r4, r0, #3
 8009d6c:	f024 0403 	bic.w	r4, r4, #3
 8009d70:	42a0      	cmp	r0, r4
 8009d72:	d007      	beq.n	8009d84 <sbrk_aligned+0x38>
 8009d74:	1a21      	subs	r1, r4, r0
 8009d76:	4628      	mov	r0, r5
 8009d78:	f001 fe0a 	bl	800b990 <_sbrk_r>
 8009d7c:	3001      	adds	r0, #1
 8009d7e:	d101      	bne.n	8009d84 <sbrk_aligned+0x38>
 8009d80:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8009d84:	4620      	mov	r0, r4
 8009d86:	bd70      	pop	{r4, r5, r6, pc}
 8009d88:	20004d80 	.word	0x20004d80

08009d8c <_malloc_r>:
 8009d8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d90:	1ccd      	adds	r5, r1, #3
 8009d92:	f025 0503 	bic.w	r5, r5, #3
 8009d96:	3508      	adds	r5, #8
 8009d98:	2d0c      	cmp	r5, #12
 8009d9a:	bf38      	it	cc
 8009d9c:	250c      	movcc	r5, #12
 8009d9e:	2d00      	cmp	r5, #0
 8009da0:	4607      	mov	r7, r0
 8009da2:	db01      	blt.n	8009da8 <_malloc_r+0x1c>
 8009da4:	42a9      	cmp	r1, r5
 8009da6:	d905      	bls.n	8009db4 <_malloc_r+0x28>
 8009da8:	230c      	movs	r3, #12
 8009daa:	603b      	str	r3, [r7, #0]
 8009dac:	2600      	movs	r6, #0
 8009dae:	4630      	mov	r0, r6
 8009db0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009db4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009e88 <_malloc_r+0xfc>
 8009db8:	f000 f868 	bl	8009e8c <__malloc_lock>
 8009dbc:	f8d8 3000 	ldr.w	r3, [r8]
 8009dc0:	461c      	mov	r4, r3
 8009dc2:	bb5c      	cbnz	r4, 8009e1c <_malloc_r+0x90>
 8009dc4:	4629      	mov	r1, r5
 8009dc6:	4638      	mov	r0, r7
 8009dc8:	f7ff ffc0 	bl	8009d4c <sbrk_aligned>
 8009dcc:	1c43      	adds	r3, r0, #1
 8009dce:	4604      	mov	r4, r0
 8009dd0:	d155      	bne.n	8009e7e <_malloc_r+0xf2>
 8009dd2:	f8d8 4000 	ldr.w	r4, [r8]
 8009dd6:	4626      	mov	r6, r4
 8009dd8:	2e00      	cmp	r6, #0
 8009dda:	d145      	bne.n	8009e68 <_malloc_r+0xdc>
 8009ddc:	2c00      	cmp	r4, #0
 8009dde:	d048      	beq.n	8009e72 <_malloc_r+0xe6>
 8009de0:	6823      	ldr	r3, [r4, #0]
 8009de2:	4631      	mov	r1, r6
 8009de4:	4638      	mov	r0, r7
 8009de6:	eb04 0903 	add.w	r9, r4, r3
 8009dea:	f001 fdd1 	bl	800b990 <_sbrk_r>
 8009dee:	4581      	cmp	r9, r0
 8009df0:	d13f      	bne.n	8009e72 <_malloc_r+0xe6>
 8009df2:	6821      	ldr	r1, [r4, #0]
 8009df4:	1a6d      	subs	r5, r5, r1
 8009df6:	4629      	mov	r1, r5
 8009df8:	4638      	mov	r0, r7
 8009dfa:	f7ff ffa7 	bl	8009d4c <sbrk_aligned>
 8009dfe:	3001      	adds	r0, #1
 8009e00:	d037      	beq.n	8009e72 <_malloc_r+0xe6>
 8009e02:	6823      	ldr	r3, [r4, #0]
 8009e04:	442b      	add	r3, r5
 8009e06:	6023      	str	r3, [r4, #0]
 8009e08:	f8d8 3000 	ldr.w	r3, [r8]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d038      	beq.n	8009e82 <_malloc_r+0xf6>
 8009e10:	685a      	ldr	r2, [r3, #4]
 8009e12:	42a2      	cmp	r2, r4
 8009e14:	d12b      	bne.n	8009e6e <_malloc_r+0xe2>
 8009e16:	2200      	movs	r2, #0
 8009e18:	605a      	str	r2, [r3, #4]
 8009e1a:	e00f      	b.n	8009e3c <_malloc_r+0xb0>
 8009e1c:	6822      	ldr	r2, [r4, #0]
 8009e1e:	1b52      	subs	r2, r2, r5
 8009e20:	d41f      	bmi.n	8009e62 <_malloc_r+0xd6>
 8009e22:	2a0b      	cmp	r2, #11
 8009e24:	d917      	bls.n	8009e56 <_malloc_r+0xca>
 8009e26:	1961      	adds	r1, r4, r5
 8009e28:	42a3      	cmp	r3, r4
 8009e2a:	6025      	str	r5, [r4, #0]
 8009e2c:	bf18      	it	ne
 8009e2e:	6059      	strne	r1, [r3, #4]
 8009e30:	6863      	ldr	r3, [r4, #4]
 8009e32:	bf08      	it	eq
 8009e34:	f8c8 1000 	streq.w	r1, [r8]
 8009e38:	5162      	str	r2, [r4, r5]
 8009e3a:	604b      	str	r3, [r1, #4]
 8009e3c:	4638      	mov	r0, r7
 8009e3e:	f104 060b 	add.w	r6, r4, #11
 8009e42:	f000 f829 	bl	8009e98 <__malloc_unlock>
 8009e46:	f026 0607 	bic.w	r6, r6, #7
 8009e4a:	1d23      	adds	r3, r4, #4
 8009e4c:	1af2      	subs	r2, r6, r3
 8009e4e:	d0ae      	beq.n	8009dae <_malloc_r+0x22>
 8009e50:	1b9b      	subs	r3, r3, r6
 8009e52:	50a3      	str	r3, [r4, r2]
 8009e54:	e7ab      	b.n	8009dae <_malloc_r+0x22>
 8009e56:	42a3      	cmp	r3, r4
 8009e58:	6862      	ldr	r2, [r4, #4]
 8009e5a:	d1dd      	bne.n	8009e18 <_malloc_r+0x8c>
 8009e5c:	f8c8 2000 	str.w	r2, [r8]
 8009e60:	e7ec      	b.n	8009e3c <_malloc_r+0xb0>
 8009e62:	4623      	mov	r3, r4
 8009e64:	6864      	ldr	r4, [r4, #4]
 8009e66:	e7ac      	b.n	8009dc2 <_malloc_r+0x36>
 8009e68:	4634      	mov	r4, r6
 8009e6a:	6876      	ldr	r6, [r6, #4]
 8009e6c:	e7b4      	b.n	8009dd8 <_malloc_r+0x4c>
 8009e6e:	4613      	mov	r3, r2
 8009e70:	e7cc      	b.n	8009e0c <_malloc_r+0x80>
 8009e72:	230c      	movs	r3, #12
 8009e74:	603b      	str	r3, [r7, #0]
 8009e76:	4638      	mov	r0, r7
 8009e78:	f000 f80e 	bl	8009e98 <__malloc_unlock>
 8009e7c:	e797      	b.n	8009dae <_malloc_r+0x22>
 8009e7e:	6025      	str	r5, [r4, #0]
 8009e80:	e7dc      	b.n	8009e3c <_malloc_r+0xb0>
 8009e82:	605b      	str	r3, [r3, #4]
 8009e84:	deff      	udf	#255	; 0xff
 8009e86:	bf00      	nop
 8009e88:	20004d7c 	.word	0x20004d7c

08009e8c <__malloc_lock>:
 8009e8c:	4801      	ldr	r0, [pc, #4]	; (8009e94 <__malloc_lock+0x8>)
 8009e8e:	f7ff b876 	b.w	8008f7e <__retarget_lock_acquire_recursive>
 8009e92:	bf00      	nop
 8009e94:	20004d78 	.word	0x20004d78

08009e98 <__malloc_unlock>:
 8009e98:	4801      	ldr	r0, [pc, #4]	; (8009ea0 <__malloc_unlock+0x8>)
 8009e9a:	f7ff b871 	b.w	8008f80 <__retarget_lock_release_recursive>
 8009e9e:	bf00      	nop
 8009ea0:	20004d78 	.word	0x20004d78

08009ea4 <_Balloc>:
 8009ea4:	b570      	push	{r4, r5, r6, lr}
 8009ea6:	69c6      	ldr	r6, [r0, #28]
 8009ea8:	4604      	mov	r4, r0
 8009eaa:	460d      	mov	r5, r1
 8009eac:	b976      	cbnz	r6, 8009ecc <_Balloc+0x28>
 8009eae:	2010      	movs	r0, #16
 8009eb0:	f7ff ff44 	bl	8009d3c <malloc>
 8009eb4:	4602      	mov	r2, r0
 8009eb6:	61e0      	str	r0, [r4, #28]
 8009eb8:	b920      	cbnz	r0, 8009ec4 <_Balloc+0x20>
 8009eba:	4b18      	ldr	r3, [pc, #96]	; (8009f1c <_Balloc+0x78>)
 8009ebc:	4818      	ldr	r0, [pc, #96]	; (8009f20 <_Balloc+0x7c>)
 8009ebe:	216b      	movs	r1, #107	; 0x6b
 8009ec0:	f001 fd7e 	bl	800b9c0 <__assert_func>
 8009ec4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009ec8:	6006      	str	r6, [r0, #0]
 8009eca:	60c6      	str	r6, [r0, #12]
 8009ecc:	69e6      	ldr	r6, [r4, #28]
 8009ece:	68f3      	ldr	r3, [r6, #12]
 8009ed0:	b183      	cbz	r3, 8009ef4 <_Balloc+0x50>
 8009ed2:	69e3      	ldr	r3, [r4, #28]
 8009ed4:	68db      	ldr	r3, [r3, #12]
 8009ed6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009eda:	b9b8      	cbnz	r0, 8009f0c <_Balloc+0x68>
 8009edc:	2101      	movs	r1, #1
 8009ede:	fa01 f605 	lsl.w	r6, r1, r5
 8009ee2:	1d72      	adds	r2, r6, #5
 8009ee4:	0092      	lsls	r2, r2, #2
 8009ee6:	4620      	mov	r0, r4
 8009ee8:	f001 fd88 	bl	800b9fc <_calloc_r>
 8009eec:	b160      	cbz	r0, 8009f08 <_Balloc+0x64>
 8009eee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009ef2:	e00e      	b.n	8009f12 <_Balloc+0x6e>
 8009ef4:	2221      	movs	r2, #33	; 0x21
 8009ef6:	2104      	movs	r1, #4
 8009ef8:	4620      	mov	r0, r4
 8009efa:	f001 fd7f 	bl	800b9fc <_calloc_r>
 8009efe:	69e3      	ldr	r3, [r4, #28]
 8009f00:	60f0      	str	r0, [r6, #12]
 8009f02:	68db      	ldr	r3, [r3, #12]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d1e4      	bne.n	8009ed2 <_Balloc+0x2e>
 8009f08:	2000      	movs	r0, #0
 8009f0a:	bd70      	pop	{r4, r5, r6, pc}
 8009f0c:	6802      	ldr	r2, [r0, #0]
 8009f0e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009f12:	2300      	movs	r3, #0
 8009f14:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009f18:	e7f7      	b.n	8009f0a <_Balloc+0x66>
 8009f1a:	bf00      	nop
 8009f1c:	0800c86e 	.word	0x0800c86e
 8009f20:	0800c8ee 	.word	0x0800c8ee

08009f24 <_Bfree>:
 8009f24:	b570      	push	{r4, r5, r6, lr}
 8009f26:	69c6      	ldr	r6, [r0, #28]
 8009f28:	4605      	mov	r5, r0
 8009f2a:	460c      	mov	r4, r1
 8009f2c:	b976      	cbnz	r6, 8009f4c <_Bfree+0x28>
 8009f2e:	2010      	movs	r0, #16
 8009f30:	f7ff ff04 	bl	8009d3c <malloc>
 8009f34:	4602      	mov	r2, r0
 8009f36:	61e8      	str	r0, [r5, #28]
 8009f38:	b920      	cbnz	r0, 8009f44 <_Bfree+0x20>
 8009f3a:	4b09      	ldr	r3, [pc, #36]	; (8009f60 <_Bfree+0x3c>)
 8009f3c:	4809      	ldr	r0, [pc, #36]	; (8009f64 <_Bfree+0x40>)
 8009f3e:	218f      	movs	r1, #143	; 0x8f
 8009f40:	f001 fd3e 	bl	800b9c0 <__assert_func>
 8009f44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009f48:	6006      	str	r6, [r0, #0]
 8009f4a:	60c6      	str	r6, [r0, #12]
 8009f4c:	b13c      	cbz	r4, 8009f5e <_Bfree+0x3a>
 8009f4e:	69eb      	ldr	r3, [r5, #28]
 8009f50:	6862      	ldr	r2, [r4, #4]
 8009f52:	68db      	ldr	r3, [r3, #12]
 8009f54:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009f58:	6021      	str	r1, [r4, #0]
 8009f5a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009f5e:	bd70      	pop	{r4, r5, r6, pc}
 8009f60:	0800c86e 	.word	0x0800c86e
 8009f64:	0800c8ee 	.word	0x0800c8ee

08009f68 <__multadd>:
 8009f68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f6c:	690d      	ldr	r5, [r1, #16]
 8009f6e:	4607      	mov	r7, r0
 8009f70:	460c      	mov	r4, r1
 8009f72:	461e      	mov	r6, r3
 8009f74:	f101 0c14 	add.w	ip, r1, #20
 8009f78:	2000      	movs	r0, #0
 8009f7a:	f8dc 3000 	ldr.w	r3, [ip]
 8009f7e:	b299      	uxth	r1, r3
 8009f80:	fb02 6101 	mla	r1, r2, r1, r6
 8009f84:	0c1e      	lsrs	r6, r3, #16
 8009f86:	0c0b      	lsrs	r3, r1, #16
 8009f88:	fb02 3306 	mla	r3, r2, r6, r3
 8009f8c:	b289      	uxth	r1, r1
 8009f8e:	3001      	adds	r0, #1
 8009f90:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009f94:	4285      	cmp	r5, r0
 8009f96:	f84c 1b04 	str.w	r1, [ip], #4
 8009f9a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009f9e:	dcec      	bgt.n	8009f7a <__multadd+0x12>
 8009fa0:	b30e      	cbz	r6, 8009fe6 <__multadd+0x7e>
 8009fa2:	68a3      	ldr	r3, [r4, #8]
 8009fa4:	42ab      	cmp	r3, r5
 8009fa6:	dc19      	bgt.n	8009fdc <__multadd+0x74>
 8009fa8:	6861      	ldr	r1, [r4, #4]
 8009faa:	4638      	mov	r0, r7
 8009fac:	3101      	adds	r1, #1
 8009fae:	f7ff ff79 	bl	8009ea4 <_Balloc>
 8009fb2:	4680      	mov	r8, r0
 8009fb4:	b928      	cbnz	r0, 8009fc2 <__multadd+0x5a>
 8009fb6:	4602      	mov	r2, r0
 8009fb8:	4b0c      	ldr	r3, [pc, #48]	; (8009fec <__multadd+0x84>)
 8009fba:	480d      	ldr	r0, [pc, #52]	; (8009ff0 <__multadd+0x88>)
 8009fbc:	21ba      	movs	r1, #186	; 0xba
 8009fbe:	f001 fcff 	bl	800b9c0 <__assert_func>
 8009fc2:	6922      	ldr	r2, [r4, #16]
 8009fc4:	3202      	adds	r2, #2
 8009fc6:	f104 010c 	add.w	r1, r4, #12
 8009fca:	0092      	lsls	r2, r2, #2
 8009fcc:	300c      	adds	r0, #12
 8009fce:	f7fe ffd8 	bl	8008f82 <memcpy>
 8009fd2:	4621      	mov	r1, r4
 8009fd4:	4638      	mov	r0, r7
 8009fd6:	f7ff ffa5 	bl	8009f24 <_Bfree>
 8009fda:	4644      	mov	r4, r8
 8009fdc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009fe0:	3501      	adds	r5, #1
 8009fe2:	615e      	str	r6, [r3, #20]
 8009fe4:	6125      	str	r5, [r4, #16]
 8009fe6:	4620      	mov	r0, r4
 8009fe8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009fec:	0800c8dd 	.word	0x0800c8dd
 8009ff0:	0800c8ee 	.word	0x0800c8ee

08009ff4 <__s2b>:
 8009ff4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ff8:	460c      	mov	r4, r1
 8009ffa:	4615      	mov	r5, r2
 8009ffc:	461f      	mov	r7, r3
 8009ffe:	2209      	movs	r2, #9
 800a000:	3308      	adds	r3, #8
 800a002:	4606      	mov	r6, r0
 800a004:	fb93 f3f2 	sdiv	r3, r3, r2
 800a008:	2100      	movs	r1, #0
 800a00a:	2201      	movs	r2, #1
 800a00c:	429a      	cmp	r2, r3
 800a00e:	db09      	blt.n	800a024 <__s2b+0x30>
 800a010:	4630      	mov	r0, r6
 800a012:	f7ff ff47 	bl	8009ea4 <_Balloc>
 800a016:	b940      	cbnz	r0, 800a02a <__s2b+0x36>
 800a018:	4602      	mov	r2, r0
 800a01a:	4b19      	ldr	r3, [pc, #100]	; (800a080 <__s2b+0x8c>)
 800a01c:	4819      	ldr	r0, [pc, #100]	; (800a084 <__s2b+0x90>)
 800a01e:	21d3      	movs	r1, #211	; 0xd3
 800a020:	f001 fcce 	bl	800b9c0 <__assert_func>
 800a024:	0052      	lsls	r2, r2, #1
 800a026:	3101      	adds	r1, #1
 800a028:	e7f0      	b.n	800a00c <__s2b+0x18>
 800a02a:	9b08      	ldr	r3, [sp, #32]
 800a02c:	6143      	str	r3, [r0, #20]
 800a02e:	2d09      	cmp	r5, #9
 800a030:	f04f 0301 	mov.w	r3, #1
 800a034:	6103      	str	r3, [r0, #16]
 800a036:	dd16      	ble.n	800a066 <__s2b+0x72>
 800a038:	f104 0909 	add.w	r9, r4, #9
 800a03c:	46c8      	mov	r8, r9
 800a03e:	442c      	add	r4, r5
 800a040:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a044:	4601      	mov	r1, r0
 800a046:	3b30      	subs	r3, #48	; 0x30
 800a048:	220a      	movs	r2, #10
 800a04a:	4630      	mov	r0, r6
 800a04c:	f7ff ff8c 	bl	8009f68 <__multadd>
 800a050:	45a0      	cmp	r8, r4
 800a052:	d1f5      	bne.n	800a040 <__s2b+0x4c>
 800a054:	f1a5 0408 	sub.w	r4, r5, #8
 800a058:	444c      	add	r4, r9
 800a05a:	1b2d      	subs	r5, r5, r4
 800a05c:	1963      	adds	r3, r4, r5
 800a05e:	42bb      	cmp	r3, r7
 800a060:	db04      	blt.n	800a06c <__s2b+0x78>
 800a062:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a066:	340a      	adds	r4, #10
 800a068:	2509      	movs	r5, #9
 800a06a:	e7f6      	b.n	800a05a <__s2b+0x66>
 800a06c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a070:	4601      	mov	r1, r0
 800a072:	3b30      	subs	r3, #48	; 0x30
 800a074:	220a      	movs	r2, #10
 800a076:	4630      	mov	r0, r6
 800a078:	f7ff ff76 	bl	8009f68 <__multadd>
 800a07c:	e7ee      	b.n	800a05c <__s2b+0x68>
 800a07e:	bf00      	nop
 800a080:	0800c8dd 	.word	0x0800c8dd
 800a084:	0800c8ee 	.word	0x0800c8ee

0800a088 <__hi0bits>:
 800a088:	0c03      	lsrs	r3, r0, #16
 800a08a:	041b      	lsls	r3, r3, #16
 800a08c:	b9d3      	cbnz	r3, 800a0c4 <__hi0bits+0x3c>
 800a08e:	0400      	lsls	r0, r0, #16
 800a090:	2310      	movs	r3, #16
 800a092:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a096:	bf04      	itt	eq
 800a098:	0200      	lsleq	r0, r0, #8
 800a09a:	3308      	addeq	r3, #8
 800a09c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a0a0:	bf04      	itt	eq
 800a0a2:	0100      	lsleq	r0, r0, #4
 800a0a4:	3304      	addeq	r3, #4
 800a0a6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a0aa:	bf04      	itt	eq
 800a0ac:	0080      	lsleq	r0, r0, #2
 800a0ae:	3302      	addeq	r3, #2
 800a0b0:	2800      	cmp	r0, #0
 800a0b2:	db05      	blt.n	800a0c0 <__hi0bits+0x38>
 800a0b4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a0b8:	f103 0301 	add.w	r3, r3, #1
 800a0bc:	bf08      	it	eq
 800a0be:	2320      	moveq	r3, #32
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	4770      	bx	lr
 800a0c4:	2300      	movs	r3, #0
 800a0c6:	e7e4      	b.n	800a092 <__hi0bits+0xa>

0800a0c8 <__lo0bits>:
 800a0c8:	6803      	ldr	r3, [r0, #0]
 800a0ca:	f013 0207 	ands.w	r2, r3, #7
 800a0ce:	d00c      	beq.n	800a0ea <__lo0bits+0x22>
 800a0d0:	07d9      	lsls	r1, r3, #31
 800a0d2:	d422      	bmi.n	800a11a <__lo0bits+0x52>
 800a0d4:	079a      	lsls	r2, r3, #30
 800a0d6:	bf49      	itett	mi
 800a0d8:	085b      	lsrmi	r3, r3, #1
 800a0da:	089b      	lsrpl	r3, r3, #2
 800a0dc:	6003      	strmi	r3, [r0, #0]
 800a0de:	2201      	movmi	r2, #1
 800a0e0:	bf5c      	itt	pl
 800a0e2:	6003      	strpl	r3, [r0, #0]
 800a0e4:	2202      	movpl	r2, #2
 800a0e6:	4610      	mov	r0, r2
 800a0e8:	4770      	bx	lr
 800a0ea:	b299      	uxth	r1, r3
 800a0ec:	b909      	cbnz	r1, 800a0f2 <__lo0bits+0x2a>
 800a0ee:	0c1b      	lsrs	r3, r3, #16
 800a0f0:	2210      	movs	r2, #16
 800a0f2:	b2d9      	uxtb	r1, r3
 800a0f4:	b909      	cbnz	r1, 800a0fa <__lo0bits+0x32>
 800a0f6:	3208      	adds	r2, #8
 800a0f8:	0a1b      	lsrs	r3, r3, #8
 800a0fa:	0719      	lsls	r1, r3, #28
 800a0fc:	bf04      	itt	eq
 800a0fe:	091b      	lsreq	r3, r3, #4
 800a100:	3204      	addeq	r2, #4
 800a102:	0799      	lsls	r1, r3, #30
 800a104:	bf04      	itt	eq
 800a106:	089b      	lsreq	r3, r3, #2
 800a108:	3202      	addeq	r2, #2
 800a10a:	07d9      	lsls	r1, r3, #31
 800a10c:	d403      	bmi.n	800a116 <__lo0bits+0x4e>
 800a10e:	085b      	lsrs	r3, r3, #1
 800a110:	f102 0201 	add.w	r2, r2, #1
 800a114:	d003      	beq.n	800a11e <__lo0bits+0x56>
 800a116:	6003      	str	r3, [r0, #0]
 800a118:	e7e5      	b.n	800a0e6 <__lo0bits+0x1e>
 800a11a:	2200      	movs	r2, #0
 800a11c:	e7e3      	b.n	800a0e6 <__lo0bits+0x1e>
 800a11e:	2220      	movs	r2, #32
 800a120:	e7e1      	b.n	800a0e6 <__lo0bits+0x1e>
	...

0800a124 <__i2b>:
 800a124:	b510      	push	{r4, lr}
 800a126:	460c      	mov	r4, r1
 800a128:	2101      	movs	r1, #1
 800a12a:	f7ff febb 	bl	8009ea4 <_Balloc>
 800a12e:	4602      	mov	r2, r0
 800a130:	b928      	cbnz	r0, 800a13e <__i2b+0x1a>
 800a132:	4b05      	ldr	r3, [pc, #20]	; (800a148 <__i2b+0x24>)
 800a134:	4805      	ldr	r0, [pc, #20]	; (800a14c <__i2b+0x28>)
 800a136:	f240 1145 	movw	r1, #325	; 0x145
 800a13a:	f001 fc41 	bl	800b9c0 <__assert_func>
 800a13e:	2301      	movs	r3, #1
 800a140:	6144      	str	r4, [r0, #20]
 800a142:	6103      	str	r3, [r0, #16]
 800a144:	bd10      	pop	{r4, pc}
 800a146:	bf00      	nop
 800a148:	0800c8dd 	.word	0x0800c8dd
 800a14c:	0800c8ee 	.word	0x0800c8ee

0800a150 <__multiply>:
 800a150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a154:	4691      	mov	r9, r2
 800a156:	690a      	ldr	r2, [r1, #16]
 800a158:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a15c:	429a      	cmp	r2, r3
 800a15e:	bfb8      	it	lt
 800a160:	460b      	movlt	r3, r1
 800a162:	460c      	mov	r4, r1
 800a164:	bfbc      	itt	lt
 800a166:	464c      	movlt	r4, r9
 800a168:	4699      	movlt	r9, r3
 800a16a:	6927      	ldr	r7, [r4, #16]
 800a16c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a170:	68a3      	ldr	r3, [r4, #8]
 800a172:	6861      	ldr	r1, [r4, #4]
 800a174:	eb07 060a 	add.w	r6, r7, sl
 800a178:	42b3      	cmp	r3, r6
 800a17a:	b085      	sub	sp, #20
 800a17c:	bfb8      	it	lt
 800a17e:	3101      	addlt	r1, #1
 800a180:	f7ff fe90 	bl	8009ea4 <_Balloc>
 800a184:	b930      	cbnz	r0, 800a194 <__multiply+0x44>
 800a186:	4602      	mov	r2, r0
 800a188:	4b44      	ldr	r3, [pc, #272]	; (800a29c <__multiply+0x14c>)
 800a18a:	4845      	ldr	r0, [pc, #276]	; (800a2a0 <__multiply+0x150>)
 800a18c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800a190:	f001 fc16 	bl	800b9c0 <__assert_func>
 800a194:	f100 0514 	add.w	r5, r0, #20
 800a198:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a19c:	462b      	mov	r3, r5
 800a19e:	2200      	movs	r2, #0
 800a1a0:	4543      	cmp	r3, r8
 800a1a2:	d321      	bcc.n	800a1e8 <__multiply+0x98>
 800a1a4:	f104 0314 	add.w	r3, r4, #20
 800a1a8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a1ac:	f109 0314 	add.w	r3, r9, #20
 800a1b0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a1b4:	9202      	str	r2, [sp, #8]
 800a1b6:	1b3a      	subs	r2, r7, r4
 800a1b8:	3a15      	subs	r2, #21
 800a1ba:	f022 0203 	bic.w	r2, r2, #3
 800a1be:	3204      	adds	r2, #4
 800a1c0:	f104 0115 	add.w	r1, r4, #21
 800a1c4:	428f      	cmp	r7, r1
 800a1c6:	bf38      	it	cc
 800a1c8:	2204      	movcc	r2, #4
 800a1ca:	9201      	str	r2, [sp, #4]
 800a1cc:	9a02      	ldr	r2, [sp, #8]
 800a1ce:	9303      	str	r3, [sp, #12]
 800a1d0:	429a      	cmp	r2, r3
 800a1d2:	d80c      	bhi.n	800a1ee <__multiply+0x9e>
 800a1d4:	2e00      	cmp	r6, #0
 800a1d6:	dd03      	ble.n	800a1e0 <__multiply+0x90>
 800a1d8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d05b      	beq.n	800a298 <__multiply+0x148>
 800a1e0:	6106      	str	r6, [r0, #16]
 800a1e2:	b005      	add	sp, #20
 800a1e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1e8:	f843 2b04 	str.w	r2, [r3], #4
 800a1ec:	e7d8      	b.n	800a1a0 <__multiply+0x50>
 800a1ee:	f8b3 a000 	ldrh.w	sl, [r3]
 800a1f2:	f1ba 0f00 	cmp.w	sl, #0
 800a1f6:	d024      	beq.n	800a242 <__multiply+0xf2>
 800a1f8:	f104 0e14 	add.w	lr, r4, #20
 800a1fc:	46a9      	mov	r9, r5
 800a1fe:	f04f 0c00 	mov.w	ip, #0
 800a202:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a206:	f8d9 1000 	ldr.w	r1, [r9]
 800a20a:	fa1f fb82 	uxth.w	fp, r2
 800a20e:	b289      	uxth	r1, r1
 800a210:	fb0a 110b 	mla	r1, sl, fp, r1
 800a214:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a218:	f8d9 2000 	ldr.w	r2, [r9]
 800a21c:	4461      	add	r1, ip
 800a21e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a222:	fb0a c20b 	mla	r2, sl, fp, ip
 800a226:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a22a:	b289      	uxth	r1, r1
 800a22c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a230:	4577      	cmp	r7, lr
 800a232:	f849 1b04 	str.w	r1, [r9], #4
 800a236:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a23a:	d8e2      	bhi.n	800a202 <__multiply+0xb2>
 800a23c:	9a01      	ldr	r2, [sp, #4]
 800a23e:	f845 c002 	str.w	ip, [r5, r2]
 800a242:	9a03      	ldr	r2, [sp, #12]
 800a244:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a248:	3304      	adds	r3, #4
 800a24a:	f1b9 0f00 	cmp.w	r9, #0
 800a24e:	d021      	beq.n	800a294 <__multiply+0x144>
 800a250:	6829      	ldr	r1, [r5, #0]
 800a252:	f104 0c14 	add.w	ip, r4, #20
 800a256:	46ae      	mov	lr, r5
 800a258:	f04f 0a00 	mov.w	sl, #0
 800a25c:	f8bc b000 	ldrh.w	fp, [ip]
 800a260:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a264:	fb09 220b 	mla	r2, r9, fp, r2
 800a268:	4452      	add	r2, sl
 800a26a:	b289      	uxth	r1, r1
 800a26c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a270:	f84e 1b04 	str.w	r1, [lr], #4
 800a274:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a278:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a27c:	f8be 1000 	ldrh.w	r1, [lr]
 800a280:	fb09 110a 	mla	r1, r9, sl, r1
 800a284:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800a288:	4567      	cmp	r7, ip
 800a28a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a28e:	d8e5      	bhi.n	800a25c <__multiply+0x10c>
 800a290:	9a01      	ldr	r2, [sp, #4]
 800a292:	50a9      	str	r1, [r5, r2]
 800a294:	3504      	adds	r5, #4
 800a296:	e799      	b.n	800a1cc <__multiply+0x7c>
 800a298:	3e01      	subs	r6, #1
 800a29a:	e79b      	b.n	800a1d4 <__multiply+0x84>
 800a29c:	0800c8dd 	.word	0x0800c8dd
 800a2a0:	0800c8ee 	.word	0x0800c8ee

0800a2a4 <__pow5mult>:
 800a2a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a2a8:	4615      	mov	r5, r2
 800a2aa:	f012 0203 	ands.w	r2, r2, #3
 800a2ae:	4606      	mov	r6, r0
 800a2b0:	460f      	mov	r7, r1
 800a2b2:	d007      	beq.n	800a2c4 <__pow5mult+0x20>
 800a2b4:	4c25      	ldr	r4, [pc, #148]	; (800a34c <__pow5mult+0xa8>)
 800a2b6:	3a01      	subs	r2, #1
 800a2b8:	2300      	movs	r3, #0
 800a2ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a2be:	f7ff fe53 	bl	8009f68 <__multadd>
 800a2c2:	4607      	mov	r7, r0
 800a2c4:	10ad      	asrs	r5, r5, #2
 800a2c6:	d03d      	beq.n	800a344 <__pow5mult+0xa0>
 800a2c8:	69f4      	ldr	r4, [r6, #28]
 800a2ca:	b97c      	cbnz	r4, 800a2ec <__pow5mult+0x48>
 800a2cc:	2010      	movs	r0, #16
 800a2ce:	f7ff fd35 	bl	8009d3c <malloc>
 800a2d2:	4602      	mov	r2, r0
 800a2d4:	61f0      	str	r0, [r6, #28]
 800a2d6:	b928      	cbnz	r0, 800a2e4 <__pow5mult+0x40>
 800a2d8:	4b1d      	ldr	r3, [pc, #116]	; (800a350 <__pow5mult+0xac>)
 800a2da:	481e      	ldr	r0, [pc, #120]	; (800a354 <__pow5mult+0xb0>)
 800a2dc:	f240 11b3 	movw	r1, #435	; 0x1b3
 800a2e0:	f001 fb6e 	bl	800b9c0 <__assert_func>
 800a2e4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a2e8:	6004      	str	r4, [r0, #0]
 800a2ea:	60c4      	str	r4, [r0, #12]
 800a2ec:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800a2f0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a2f4:	b94c      	cbnz	r4, 800a30a <__pow5mult+0x66>
 800a2f6:	f240 2171 	movw	r1, #625	; 0x271
 800a2fa:	4630      	mov	r0, r6
 800a2fc:	f7ff ff12 	bl	800a124 <__i2b>
 800a300:	2300      	movs	r3, #0
 800a302:	f8c8 0008 	str.w	r0, [r8, #8]
 800a306:	4604      	mov	r4, r0
 800a308:	6003      	str	r3, [r0, #0]
 800a30a:	f04f 0900 	mov.w	r9, #0
 800a30e:	07eb      	lsls	r3, r5, #31
 800a310:	d50a      	bpl.n	800a328 <__pow5mult+0x84>
 800a312:	4639      	mov	r1, r7
 800a314:	4622      	mov	r2, r4
 800a316:	4630      	mov	r0, r6
 800a318:	f7ff ff1a 	bl	800a150 <__multiply>
 800a31c:	4639      	mov	r1, r7
 800a31e:	4680      	mov	r8, r0
 800a320:	4630      	mov	r0, r6
 800a322:	f7ff fdff 	bl	8009f24 <_Bfree>
 800a326:	4647      	mov	r7, r8
 800a328:	106d      	asrs	r5, r5, #1
 800a32a:	d00b      	beq.n	800a344 <__pow5mult+0xa0>
 800a32c:	6820      	ldr	r0, [r4, #0]
 800a32e:	b938      	cbnz	r0, 800a340 <__pow5mult+0x9c>
 800a330:	4622      	mov	r2, r4
 800a332:	4621      	mov	r1, r4
 800a334:	4630      	mov	r0, r6
 800a336:	f7ff ff0b 	bl	800a150 <__multiply>
 800a33a:	6020      	str	r0, [r4, #0]
 800a33c:	f8c0 9000 	str.w	r9, [r0]
 800a340:	4604      	mov	r4, r0
 800a342:	e7e4      	b.n	800a30e <__pow5mult+0x6a>
 800a344:	4638      	mov	r0, r7
 800a346:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a34a:	bf00      	nop
 800a34c:	0800ca38 	.word	0x0800ca38
 800a350:	0800c86e 	.word	0x0800c86e
 800a354:	0800c8ee 	.word	0x0800c8ee

0800a358 <__lshift>:
 800a358:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a35c:	460c      	mov	r4, r1
 800a35e:	6849      	ldr	r1, [r1, #4]
 800a360:	6923      	ldr	r3, [r4, #16]
 800a362:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a366:	68a3      	ldr	r3, [r4, #8]
 800a368:	4607      	mov	r7, r0
 800a36a:	4691      	mov	r9, r2
 800a36c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a370:	f108 0601 	add.w	r6, r8, #1
 800a374:	42b3      	cmp	r3, r6
 800a376:	db0b      	blt.n	800a390 <__lshift+0x38>
 800a378:	4638      	mov	r0, r7
 800a37a:	f7ff fd93 	bl	8009ea4 <_Balloc>
 800a37e:	4605      	mov	r5, r0
 800a380:	b948      	cbnz	r0, 800a396 <__lshift+0x3e>
 800a382:	4602      	mov	r2, r0
 800a384:	4b28      	ldr	r3, [pc, #160]	; (800a428 <__lshift+0xd0>)
 800a386:	4829      	ldr	r0, [pc, #164]	; (800a42c <__lshift+0xd4>)
 800a388:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800a38c:	f001 fb18 	bl	800b9c0 <__assert_func>
 800a390:	3101      	adds	r1, #1
 800a392:	005b      	lsls	r3, r3, #1
 800a394:	e7ee      	b.n	800a374 <__lshift+0x1c>
 800a396:	2300      	movs	r3, #0
 800a398:	f100 0114 	add.w	r1, r0, #20
 800a39c:	f100 0210 	add.w	r2, r0, #16
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	4553      	cmp	r3, sl
 800a3a4:	db33      	blt.n	800a40e <__lshift+0xb6>
 800a3a6:	6920      	ldr	r0, [r4, #16]
 800a3a8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a3ac:	f104 0314 	add.w	r3, r4, #20
 800a3b0:	f019 091f 	ands.w	r9, r9, #31
 800a3b4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a3b8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a3bc:	d02b      	beq.n	800a416 <__lshift+0xbe>
 800a3be:	f1c9 0e20 	rsb	lr, r9, #32
 800a3c2:	468a      	mov	sl, r1
 800a3c4:	2200      	movs	r2, #0
 800a3c6:	6818      	ldr	r0, [r3, #0]
 800a3c8:	fa00 f009 	lsl.w	r0, r0, r9
 800a3cc:	4310      	orrs	r0, r2
 800a3ce:	f84a 0b04 	str.w	r0, [sl], #4
 800a3d2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3d6:	459c      	cmp	ip, r3
 800a3d8:	fa22 f20e 	lsr.w	r2, r2, lr
 800a3dc:	d8f3      	bhi.n	800a3c6 <__lshift+0x6e>
 800a3de:	ebac 0304 	sub.w	r3, ip, r4
 800a3e2:	3b15      	subs	r3, #21
 800a3e4:	f023 0303 	bic.w	r3, r3, #3
 800a3e8:	3304      	adds	r3, #4
 800a3ea:	f104 0015 	add.w	r0, r4, #21
 800a3ee:	4584      	cmp	ip, r0
 800a3f0:	bf38      	it	cc
 800a3f2:	2304      	movcc	r3, #4
 800a3f4:	50ca      	str	r2, [r1, r3]
 800a3f6:	b10a      	cbz	r2, 800a3fc <__lshift+0xa4>
 800a3f8:	f108 0602 	add.w	r6, r8, #2
 800a3fc:	3e01      	subs	r6, #1
 800a3fe:	4638      	mov	r0, r7
 800a400:	612e      	str	r6, [r5, #16]
 800a402:	4621      	mov	r1, r4
 800a404:	f7ff fd8e 	bl	8009f24 <_Bfree>
 800a408:	4628      	mov	r0, r5
 800a40a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a40e:	f842 0f04 	str.w	r0, [r2, #4]!
 800a412:	3301      	adds	r3, #1
 800a414:	e7c5      	b.n	800a3a2 <__lshift+0x4a>
 800a416:	3904      	subs	r1, #4
 800a418:	f853 2b04 	ldr.w	r2, [r3], #4
 800a41c:	f841 2f04 	str.w	r2, [r1, #4]!
 800a420:	459c      	cmp	ip, r3
 800a422:	d8f9      	bhi.n	800a418 <__lshift+0xc0>
 800a424:	e7ea      	b.n	800a3fc <__lshift+0xa4>
 800a426:	bf00      	nop
 800a428:	0800c8dd 	.word	0x0800c8dd
 800a42c:	0800c8ee 	.word	0x0800c8ee

0800a430 <__mcmp>:
 800a430:	b530      	push	{r4, r5, lr}
 800a432:	6902      	ldr	r2, [r0, #16]
 800a434:	690c      	ldr	r4, [r1, #16]
 800a436:	1b12      	subs	r2, r2, r4
 800a438:	d10e      	bne.n	800a458 <__mcmp+0x28>
 800a43a:	f100 0314 	add.w	r3, r0, #20
 800a43e:	3114      	adds	r1, #20
 800a440:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a444:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a448:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a44c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a450:	42a5      	cmp	r5, r4
 800a452:	d003      	beq.n	800a45c <__mcmp+0x2c>
 800a454:	d305      	bcc.n	800a462 <__mcmp+0x32>
 800a456:	2201      	movs	r2, #1
 800a458:	4610      	mov	r0, r2
 800a45a:	bd30      	pop	{r4, r5, pc}
 800a45c:	4283      	cmp	r3, r0
 800a45e:	d3f3      	bcc.n	800a448 <__mcmp+0x18>
 800a460:	e7fa      	b.n	800a458 <__mcmp+0x28>
 800a462:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a466:	e7f7      	b.n	800a458 <__mcmp+0x28>

0800a468 <__mdiff>:
 800a468:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a46c:	460c      	mov	r4, r1
 800a46e:	4606      	mov	r6, r0
 800a470:	4611      	mov	r1, r2
 800a472:	4620      	mov	r0, r4
 800a474:	4690      	mov	r8, r2
 800a476:	f7ff ffdb 	bl	800a430 <__mcmp>
 800a47a:	1e05      	subs	r5, r0, #0
 800a47c:	d110      	bne.n	800a4a0 <__mdiff+0x38>
 800a47e:	4629      	mov	r1, r5
 800a480:	4630      	mov	r0, r6
 800a482:	f7ff fd0f 	bl	8009ea4 <_Balloc>
 800a486:	b930      	cbnz	r0, 800a496 <__mdiff+0x2e>
 800a488:	4b3a      	ldr	r3, [pc, #232]	; (800a574 <__mdiff+0x10c>)
 800a48a:	4602      	mov	r2, r0
 800a48c:	f240 2137 	movw	r1, #567	; 0x237
 800a490:	4839      	ldr	r0, [pc, #228]	; (800a578 <__mdiff+0x110>)
 800a492:	f001 fa95 	bl	800b9c0 <__assert_func>
 800a496:	2301      	movs	r3, #1
 800a498:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a49c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4a0:	bfa4      	itt	ge
 800a4a2:	4643      	movge	r3, r8
 800a4a4:	46a0      	movge	r8, r4
 800a4a6:	4630      	mov	r0, r6
 800a4a8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a4ac:	bfa6      	itte	ge
 800a4ae:	461c      	movge	r4, r3
 800a4b0:	2500      	movge	r5, #0
 800a4b2:	2501      	movlt	r5, #1
 800a4b4:	f7ff fcf6 	bl	8009ea4 <_Balloc>
 800a4b8:	b920      	cbnz	r0, 800a4c4 <__mdiff+0x5c>
 800a4ba:	4b2e      	ldr	r3, [pc, #184]	; (800a574 <__mdiff+0x10c>)
 800a4bc:	4602      	mov	r2, r0
 800a4be:	f240 2145 	movw	r1, #581	; 0x245
 800a4c2:	e7e5      	b.n	800a490 <__mdiff+0x28>
 800a4c4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a4c8:	6926      	ldr	r6, [r4, #16]
 800a4ca:	60c5      	str	r5, [r0, #12]
 800a4cc:	f104 0914 	add.w	r9, r4, #20
 800a4d0:	f108 0514 	add.w	r5, r8, #20
 800a4d4:	f100 0e14 	add.w	lr, r0, #20
 800a4d8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a4dc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a4e0:	f108 0210 	add.w	r2, r8, #16
 800a4e4:	46f2      	mov	sl, lr
 800a4e6:	2100      	movs	r1, #0
 800a4e8:	f859 3b04 	ldr.w	r3, [r9], #4
 800a4ec:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a4f0:	fa11 f88b 	uxtah	r8, r1, fp
 800a4f4:	b299      	uxth	r1, r3
 800a4f6:	0c1b      	lsrs	r3, r3, #16
 800a4f8:	eba8 0801 	sub.w	r8, r8, r1
 800a4fc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a500:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a504:	fa1f f888 	uxth.w	r8, r8
 800a508:	1419      	asrs	r1, r3, #16
 800a50a:	454e      	cmp	r6, r9
 800a50c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a510:	f84a 3b04 	str.w	r3, [sl], #4
 800a514:	d8e8      	bhi.n	800a4e8 <__mdiff+0x80>
 800a516:	1b33      	subs	r3, r6, r4
 800a518:	3b15      	subs	r3, #21
 800a51a:	f023 0303 	bic.w	r3, r3, #3
 800a51e:	3304      	adds	r3, #4
 800a520:	3415      	adds	r4, #21
 800a522:	42a6      	cmp	r6, r4
 800a524:	bf38      	it	cc
 800a526:	2304      	movcc	r3, #4
 800a528:	441d      	add	r5, r3
 800a52a:	4473      	add	r3, lr
 800a52c:	469e      	mov	lr, r3
 800a52e:	462e      	mov	r6, r5
 800a530:	4566      	cmp	r6, ip
 800a532:	d30e      	bcc.n	800a552 <__mdiff+0xea>
 800a534:	f10c 0203 	add.w	r2, ip, #3
 800a538:	1b52      	subs	r2, r2, r5
 800a53a:	f022 0203 	bic.w	r2, r2, #3
 800a53e:	3d03      	subs	r5, #3
 800a540:	45ac      	cmp	ip, r5
 800a542:	bf38      	it	cc
 800a544:	2200      	movcc	r2, #0
 800a546:	4413      	add	r3, r2
 800a548:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800a54c:	b17a      	cbz	r2, 800a56e <__mdiff+0x106>
 800a54e:	6107      	str	r7, [r0, #16]
 800a550:	e7a4      	b.n	800a49c <__mdiff+0x34>
 800a552:	f856 8b04 	ldr.w	r8, [r6], #4
 800a556:	fa11 f288 	uxtah	r2, r1, r8
 800a55a:	1414      	asrs	r4, r2, #16
 800a55c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a560:	b292      	uxth	r2, r2
 800a562:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a566:	f84e 2b04 	str.w	r2, [lr], #4
 800a56a:	1421      	asrs	r1, r4, #16
 800a56c:	e7e0      	b.n	800a530 <__mdiff+0xc8>
 800a56e:	3f01      	subs	r7, #1
 800a570:	e7ea      	b.n	800a548 <__mdiff+0xe0>
 800a572:	bf00      	nop
 800a574:	0800c8dd 	.word	0x0800c8dd
 800a578:	0800c8ee 	.word	0x0800c8ee

0800a57c <__ulp>:
 800a57c:	b082      	sub	sp, #8
 800a57e:	ed8d 0b00 	vstr	d0, [sp]
 800a582:	9a01      	ldr	r2, [sp, #4]
 800a584:	4b0f      	ldr	r3, [pc, #60]	; (800a5c4 <__ulp+0x48>)
 800a586:	4013      	ands	r3, r2
 800a588:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	dc08      	bgt.n	800a5a2 <__ulp+0x26>
 800a590:	425b      	negs	r3, r3
 800a592:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800a596:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a59a:	da04      	bge.n	800a5a6 <__ulp+0x2a>
 800a59c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800a5a0:	4113      	asrs	r3, r2
 800a5a2:	2200      	movs	r2, #0
 800a5a4:	e008      	b.n	800a5b8 <__ulp+0x3c>
 800a5a6:	f1a2 0314 	sub.w	r3, r2, #20
 800a5aa:	2b1e      	cmp	r3, #30
 800a5ac:	bfda      	itte	le
 800a5ae:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800a5b2:	40da      	lsrle	r2, r3
 800a5b4:	2201      	movgt	r2, #1
 800a5b6:	2300      	movs	r3, #0
 800a5b8:	4619      	mov	r1, r3
 800a5ba:	4610      	mov	r0, r2
 800a5bc:	ec41 0b10 	vmov	d0, r0, r1
 800a5c0:	b002      	add	sp, #8
 800a5c2:	4770      	bx	lr
 800a5c4:	7ff00000 	.word	0x7ff00000

0800a5c8 <__b2d>:
 800a5c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5cc:	6906      	ldr	r6, [r0, #16]
 800a5ce:	f100 0814 	add.w	r8, r0, #20
 800a5d2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a5d6:	1f37      	subs	r7, r6, #4
 800a5d8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a5dc:	4610      	mov	r0, r2
 800a5de:	f7ff fd53 	bl	800a088 <__hi0bits>
 800a5e2:	f1c0 0320 	rsb	r3, r0, #32
 800a5e6:	280a      	cmp	r0, #10
 800a5e8:	600b      	str	r3, [r1, #0]
 800a5ea:	491b      	ldr	r1, [pc, #108]	; (800a658 <__b2d+0x90>)
 800a5ec:	dc15      	bgt.n	800a61a <__b2d+0x52>
 800a5ee:	f1c0 0c0b 	rsb	ip, r0, #11
 800a5f2:	fa22 f30c 	lsr.w	r3, r2, ip
 800a5f6:	45b8      	cmp	r8, r7
 800a5f8:	ea43 0501 	orr.w	r5, r3, r1
 800a5fc:	bf34      	ite	cc
 800a5fe:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a602:	2300      	movcs	r3, #0
 800a604:	3015      	adds	r0, #21
 800a606:	fa02 f000 	lsl.w	r0, r2, r0
 800a60a:	fa23 f30c 	lsr.w	r3, r3, ip
 800a60e:	4303      	orrs	r3, r0
 800a610:	461c      	mov	r4, r3
 800a612:	ec45 4b10 	vmov	d0, r4, r5
 800a616:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a61a:	45b8      	cmp	r8, r7
 800a61c:	bf3a      	itte	cc
 800a61e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a622:	f1a6 0708 	subcc.w	r7, r6, #8
 800a626:	2300      	movcs	r3, #0
 800a628:	380b      	subs	r0, #11
 800a62a:	d012      	beq.n	800a652 <__b2d+0x8a>
 800a62c:	f1c0 0120 	rsb	r1, r0, #32
 800a630:	fa23 f401 	lsr.w	r4, r3, r1
 800a634:	4082      	lsls	r2, r0
 800a636:	4322      	orrs	r2, r4
 800a638:	4547      	cmp	r7, r8
 800a63a:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800a63e:	bf8c      	ite	hi
 800a640:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a644:	2200      	movls	r2, #0
 800a646:	4083      	lsls	r3, r0
 800a648:	40ca      	lsrs	r2, r1
 800a64a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800a64e:	4313      	orrs	r3, r2
 800a650:	e7de      	b.n	800a610 <__b2d+0x48>
 800a652:	ea42 0501 	orr.w	r5, r2, r1
 800a656:	e7db      	b.n	800a610 <__b2d+0x48>
 800a658:	3ff00000 	.word	0x3ff00000

0800a65c <__d2b>:
 800a65c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a660:	460f      	mov	r7, r1
 800a662:	2101      	movs	r1, #1
 800a664:	ec59 8b10 	vmov	r8, r9, d0
 800a668:	4616      	mov	r6, r2
 800a66a:	f7ff fc1b 	bl	8009ea4 <_Balloc>
 800a66e:	4604      	mov	r4, r0
 800a670:	b930      	cbnz	r0, 800a680 <__d2b+0x24>
 800a672:	4602      	mov	r2, r0
 800a674:	4b24      	ldr	r3, [pc, #144]	; (800a708 <__d2b+0xac>)
 800a676:	4825      	ldr	r0, [pc, #148]	; (800a70c <__d2b+0xb0>)
 800a678:	f240 310f 	movw	r1, #783	; 0x30f
 800a67c:	f001 f9a0 	bl	800b9c0 <__assert_func>
 800a680:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a684:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a688:	bb2d      	cbnz	r5, 800a6d6 <__d2b+0x7a>
 800a68a:	9301      	str	r3, [sp, #4]
 800a68c:	f1b8 0300 	subs.w	r3, r8, #0
 800a690:	d026      	beq.n	800a6e0 <__d2b+0x84>
 800a692:	4668      	mov	r0, sp
 800a694:	9300      	str	r3, [sp, #0]
 800a696:	f7ff fd17 	bl	800a0c8 <__lo0bits>
 800a69a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a69e:	b1e8      	cbz	r0, 800a6dc <__d2b+0x80>
 800a6a0:	f1c0 0320 	rsb	r3, r0, #32
 800a6a4:	fa02 f303 	lsl.w	r3, r2, r3
 800a6a8:	430b      	orrs	r3, r1
 800a6aa:	40c2      	lsrs	r2, r0
 800a6ac:	6163      	str	r3, [r4, #20]
 800a6ae:	9201      	str	r2, [sp, #4]
 800a6b0:	9b01      	ldr	r3, [sp, #4]
 800a6b2:	61a3      	str	r3, [r4, #24]
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	bf14      	ite	ne
 800a6b8:	2202      	movne	r2, #2
 800a6ba:	2201      	moveq	r2, #1
 800a6bc:	6122      	str	r2, [r4, #16]
 800a6be:	b1bd      	cbz	r5, 800a6f0 <__d2b+0x94>
 800a6c0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a6c4:	4405      	add	r5, r0
 800a6c6:	603d      	str	r5, [r7, #0]
 800a6c8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a6cc:	6030      	str	r0, [r6, #0]
 800a6ce:	4620      	mov	r0, r4
 800a6d0:	b003      	add	sp, #12
 800a6d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a6d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a6da:	e7d6      	b.n	800a68a <__d2b+0x2e>
 800a6dc:	6161      	str	r1, [r4, #20]
 800a6de:	e7e7      	b.n	800a6b0 <__d2b+0x54>
 800a6e0:	a801      	add	r0, sp, #4
 800a6e2:	f7ff fcf1 	bl	800a0c8 <__lo0bits>
 800a6e6:	9b01      	ldr	r3, [sp, #4]
 800a6e8:	6163      	str	r3, [r4, #20]
 800a6ea:	3020      	adds	r0, #32
 800a6ec:	2201      	movs	r2, #1
 800a6ee:	e7e5      	b.n	800a6bc <__d2b+0x60>
 800a6f0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a6f4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a6f8:	6038      	str	r0, [r7, #0]
 800a6fa:	6918      	ldr	r0, [r3, #16]
 800a6fc:	f7ff fcc4 	bl	800a088 <__hi0bits>
 800a700:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a704:	e7e2      	b.n	800a6cc <__d2b+0x70>
 800a706:	bf00      	nop
 800a708:	0800c8dd 	.word	0x0800c8dd
 800a70c:	0800c8ee 	.word	0x0800c8ee

0800a710 <__ratio>:
 800a710:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a714:	4688      	mov	r8, r1
 800a716:	4669      	mov	r1, sp
 800a718:	4681      	mov	r9, r0
 800a71a:	f7ff ff55 	bl	800a5c8 <__b2d>
 800a71e:	a901      	add	r1, sp, #4
 800a720:	4640      	mov	r0, r8
 800a722:	ec55 4b10 	vmov	r4, r5, d0
 800a726:	f7ff ff4f 	bl	800a5c8 <__b2d>
 800a72a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a72e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a732:	eba3 0c02 	sub.w	ip, r3, r2
 800a736:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a73a:	1a9b      	subs	r3, r3, r2
 800a73c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a740:	ec51 0b10 	vmov	r0, r1, d0
 800a744:	2b00      	cmp	r3, #0
 800a746:	bfd6      	itet	le
 800a748:	460a      	movle	r2, r1
 800a74a:	462a      	movgt	r2, r5
 800a74c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a750:	468b      	mov	fp, r1
 800a752:	462f      	mov	r7, r5
 800a754:	bfd4      	ite	le
 800a756:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800a75a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a75e:	4620      	mov	r0, r4
 800a760:	ee10 2a10 	vmov	r2, s0
 800a764:	465b      	mov	r3, fp
 800a766:	4639      	mov	r1, r7
 800a768:	f7f6 f878 	bl	800085c <__aeabi_ddiv>
 800a76c:	ec41 0b10 	vmov	d0, r0, r1
 800a770:	b003      	add	sp, #12
 800a772:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a776 <__copybits>:
 800a776:	3901      	subs	r1, #1
 800a778:	b570      	push	{r4, r5, r6, lr}
 800a77a:	1149      	asrs	r1, r1, #5
 800a77c:	6914      	ldr	r4, [r2, #16]
 800a77e:	3101      	adds	r1, #1
 800a780:	f102 0314 	add.w	r3, r2, #20
 800a784:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a788:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a78c:	1f05      	subs	r5, r0, #4
 800a78e:	42a3      	cmp	r3, r4
 800a790:	d30c      	bcc.n	800a7ac <__copybits+0x36>
 800a792:	1aa3      	subs	r3, r4, r2
 800a794:	3b11      	subs	r3, #17
 800a796:	f023 0303 	bic.w	r3, r3, #3
 800a79a:	3211      	adds	r2, #17
 800a79c:	42a2      	cmp	r2, r4
 800a79e:	bf88      	it	hi
 800a7a0:	2300      	movhi	r3, #0
 800a7a2:	4418      	add	r0, r3
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	4288      	cmp	r0, r1
 800a7a8:	d305      	bcc.n	800a7b6 <__copybits+0x40>
 800a7aa:	bd70      	pop	{r4, r5, r6, pc}
 800a7ac:	f853 6b04 	ldr.w	r6, [r3], #4
 800a7b0:	f845 6f04 	str.w	r6, [r5, #4]!
 800a7b4:	e7eb      	b.n	800a78e <__copybits+0x18>
 800a7b6:	f840 3b04 	str.w	r3, [r0], #4
 800a7ba:	e7f4      	b.n	800a7a6 <__copybits+0x30>

0800a7bc <__any_on>:
 800a7bc:	f100 0214 	add.w	r2, r0, #20
 800a7c0:	6900      	ldr	r0, [r0, #16]
 800a7c2:	114b      	asrs	r3, r1, #5
 800a7c4:	4298      	cmp	r0, r3
 800a7c6:	b510      	push	{r4, lr}
 800a7c8:	db11      	blt.n	800a7ee <__any_on+0x32>
 800a7ca:	dd0a      	ble.n	800a7e2 <__any_on+0x26>
 800a7cc:	f011 011f 	ands.w	r1, r1, #31
 800a7d0:	d007      	beq.n	800a7e2 <__any_on+0x26>
 800a7d2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a7d6:	fa24 f001 	lsr.w	r0, r4, r1
 800a7da:	fa00 f101 	lsl.w	r1, r0, r1
 800a7de:	428c      	cmp	r4, r1
 800a7e0:	d10b      	bne.n	800a7fa <__any_on+0x3e>
 800a7e2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a7e6:	4293      	cmp	r3, r2
 800a7e8:	d803      	bhi.n	800a7f2 <__any_on+0x36>
 800a7ea:	2000      	movs	r0, #0
 800a7ec:	bd10      	pop	{r4, pc}
 800a7ee:	4603      	mov	r3, r0
 800a7f0:	e7f7      	b.n	800a7e2 <__any_on+0x26>
 800a7f2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a7f6:	2900      	cmp	r1, #0
 800a7f8:	d0f5      	beq.n	800a7e6 <__any_on+0x2a>
 800a7fa:	2001      	movs	r0, #1
 800a7fc:	e7f6      	b.n	800a7ec <__any_on+0x30>

0800a7fe <sulp>:
 800a7fe:	b570      	push	{r4, r5, r6, lr}
 800a800:	4604      	mov	r4, r0
 800a802:	460d      	mov	r5, r1
 800a804:	ec45 4b10 	vmov	d0, r4, r5
 800a808:	4616      	mov	r6, r2
 800a80a:	f7ff feb7 	bl	800a57c <__ulp>
 800a80e:	ec51 0b10 	vmov	r0, r1, d0
 800a812:	b17e      	cbz	r6, 800a834 <sulp+0x36>
 800a814:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a818:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	dd09      	ble.n	800a834 <sulp+0x36>
 800a820:	051b      	lsls	r3, r3, #20
 800a822:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800a826:	2400      	movs	r4, #0
 800a828:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800a82c:	4622      	mov	r2, r4
 800a82e:	462b      	mov	r3, r5
 800a830:	f7f5 feea 	bl	8000608 <__aeabi_dmul>
 800a834:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a838 <_strtod_l>:
 800a838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a83c:	ed2d 8b02 	vpush	{d8}
 800a840:	b09b      	sub	sp, #108	; 0x6c
 800a842:	4604      	mov	r4, r0
 800a844:	9213      	str	r2, [sp, #76]	; 0x4c
 800a846:	2200      	movs	r2, #0
 800a848:	9216      	str	r2, [sp, #88]	; 0x58
 800a84a:	460d      	mov	r5, r1
 800a84c:	f04f 0800 	mov.w	r8, #0
 800a850:	f04f 0900 	mov.w	r9, #0
 800a854:	460a      	mov	r2, r1
 800a856:	9215      	str	r2, [sp, #84]	; 0x54
 800a858:	7811      	ldrb	r1, [r2, #0]
 800a85a:	292b      	cmp	r1, #43	; 0x2b
 800a85c:	d04c      	beq.n	800a8f8 <_strtod_l+0xc0>
 800a85e:	d83a      	bhi.n	800a8d6 <_strtod_l+0x9e>
 800a860:	290d      	cmp	r1, #13
 800a862:	d834      	bhi.n	800a8ce <_strtod_l+0x96>
 800a864:	2908      	cmp	r1, #8
 800a866:	d834      	bhi.n	800a8d2 <_strtod_l+0x9a>
 800a868:	2900      	cmp	r1, #0
 800a86a:	d03d      	beq.n	800a8e8 <_strtod_l+0xb0>
 800a86c:	2200      	movs	r2, #0
 800a86e:	920a      	str	r2, [sp, #40]	; 0x28
 800a870:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800a872:	7832      	ldrb	r2, [r6, #0]
 800a874:	2a30      	cmp	r2, #48	; 0x30
 800a876:	f040 80b4 	bne.w	800a9e2 <_strtod_l+0x1aa>
 800a87a:	7872      	ldrb	r2, [r6, #1]
 800a87c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800a880:	2a58      	cmp	r2, #88	; 0x58
 800a882:	d170      	bne.n	800a966 <_strtod_l+0x12e>
 800a884:	9302      	str	r3, [sp, #8]
 800a886:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a888:	9301      	str	r3, [sp, #4]
 800a88a:	ab16      	add	r3, sp, #88	; 0x58
 800a88c:	9300      	str	r3, [sp, #0]
 800a88e:	4a8e      	ldr	r2, [pc, #568]	; (800aac8 <_strtod_l+0x290>)
 800a890:	ab17      	add	r3, sp, #92	; 0x5c
 800a892:	a915      	add	r1, sp, #84	; 0x54
 800a894:	4620      	mov	r0, r4
 800a896:	f001 f92f 	bl	800baf8 <__gethex>
 800a89a:	f010 070f 	ands.w	r7, r0, #15
 800a89e:	4605      	mov	r5, r0
 800a8a0:	d005      	beq.n	800a8ae <_strtod_l+0x76>
 800a8a2:	2f06      	cmp	r7, #6
 800a8a4:	d12a      	bne.n	800a8fc <_strtod_l+0xc4>
 800a8a6:	3601      	adds	r6, #1
 800a8a8:	2300      	movs	r3, #0
 800a8aa:	9615      	str	r6, [sp, #84]	; 0x54
 800a8ac:	930a      	str	r3, [sp, #40]	; 0x28
 800a8ae:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	f040 857f 	bne.w	800b3b4 <_strtod_l+0xb7c>
 800a8b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8b8:	b1db      	cbz	r3, 800a8f2 <_strtod_l+0xba>
 800a8ba:	4642      	mov	r2, r8
 800a8bc:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a8c0:	ec43 2b10 	vmov	d0, r2, r3
 800a8c4:	b01b      	add	sp, #108	; 0x6c
 800a8c6:	ecbd 8b02 	vpop	{d8}
 800a8ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8ce:	2920      	cmp	r1, #32
 800a8d0:	d1cc      	bne.n	800a86c <_strtod_l+0x34>
 800a8d2:	3201      	adds	r2, #1
 800a8d4:	e7bf      	b.n	800a856 <_strtod_l+0x1e>
 800a8d6:	292d      	cmp	r1, #45	; 0x2d
 800a8d8:	d1c8      	bne.n	800a86c <_strtod_l+0x34>
 800a8da:	2101      	movs	r1, #1
 800a8dc:	910a      	str	r1, [sp, #40]	; 0x28
 800a8de:	1c51      	adds	r1, r2, #1
 800a8e0:	9115      	str	r1, [sp, #84]	; 0x54
 800a8e2:	7852      	ldrb	r2, [r2, #1]
 800a8e4:	2a00      	cmp	r2, #0
 800a8e6:	d1c3      	bne.n	800a870 <_strtod_l+0x38>
 800a8e8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a8ea:	9515      	str	r5, [sp, #84]	; 0x54
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	f040 855f 	bne.w	800b3b0 <_strtod_l+0xb78>
 800a8f2:	4642      	mov	r2, r8
 800a8f4:	464b      	mov	r3, r9
 800a8f6:	e7e3      	b.n	800a8c0 <_strtod_l+0x88>
 800a8f8:	2100      	movs	r1, #0
 800a8fa:	e7ef      	b.n	800a8dc <_strtod_l+0xa4>
 800a8fc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a8fe:	b13a      	cbz	r2, 800a910 <_strtod_l+0xd8>
 800a900:	2135      	movs	r1, #53	; 0x35
 800a902:	a818      	add	r0, sp, #96	; 0x60
 800a904:	f7ff ff37 	bl	800a776 <__copybits>
 800a908:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a90a:	4620      	mov	r0, r4
 800a90c:	f7ff fb0a 	bl	8009f24 <_Bfree>
 800a910:	3f01      	subs	r7, #1
 800a912:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a914:	2f04      	cmp	r7, #4
 800a916:	d806      	bhi.n	800a926 <_strtod_l+0xee>
 800a918:	e8df f007 	tbb	[pc, r7]
 800a91c:	201d0314 	.word	0x201d0314
 800a920:	14          	.byte	0x14
 800a921:	00          	.byte	0x00
 800a922:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800a926:	05e9      	lsls	r1, r5, #23
 800a928:	bf48      	it	mi
 800a92a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800a92e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a932:	0d1b      	lsrs	r3, r3, #20
 800a934:	051b      	lsls	r3, r3, #20
 800a936:	2b00      	cmp	r3, #0
 800a938:	d1b9      	bne.n	800a8ae <_strtod_l+0x76>
 800a93a:	f7fe faf5 	bl	8008f28 <__errno>
 800a93e:	2322      	movs	r3, #34	; 0x22
 800a940:	6003      	str	r3, [r0, #0]
 800a942:	e7b4      	b.n	800a8ae <_strtod_l+0x76>
 800a944:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800a948:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a94c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a950:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800a954:	e7e7      	b.n	800a926 <_strtod_l+0xee>
 800a956:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800aad0 <_strtod_l+0x298>
 800a95a:	e7e4      	b.n	800a926 <_strtod_l+0xee>
 800a95c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800a960:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800a964:	e7df      	b.n	800a926 <_strtod_l+0xee>
 800a966:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a968:	1c5a      	adds	r2, r3, #1
 800a96a:	9215      	str	r2, [sp, #84]	; 0x54
 800a96c:	785b      	ldrb	r3, [r3, #1]
 800a96e:	2b30      	cmp	r3, #48	; 0x30
 800a970:	d0f9      	beq.n	800a966 <_strtod_l+0x12e>
 800a972:	2b00      	cmp	r3, #0
 800a974:	d09b      	beq.n	800a8ae <_strtod_l+0x76>
 800a976:	2301      	movs	r3, #1
 800a978:	f04f 0a00 	mov.w	sl, #0
 800a97c:	9304      	str	r3, [sp, #16]
 800a97e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a980:	930b      	str	r3, [sp, #44]	; 0x2c
 800a982:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800a986:	46d3      	mov	fp, sl
 800a988:	220a      	movs	r2, #10
 800a98a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800a98c:	7806      	ldrb	r6, [r0, #0]
 800a98e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800a992:	b2d9      	uxtb	r1, r3
 800a994:	2909      	cmp	r1, #9
 800a996:	d926      	bls.n	800a9e6 <_strtod_l+0x1ae>
 800a998:	494c      	ldr	r1, [pc, #304]	; (800aacc <_strtod_l+0x294>)
 800a99a:	2201      	movs	r2, #1
 800a99c:	f000 ffe6 	bl	800b96c <strncmp>
 800a9a0:	2800      	cmp	r0, #0
 800a9a2:	d030      	beq.n	800aa06 <_strtod_l+0x1ce>
 800a9a4:	2000      	movs	r0, #0
 800a9a6:	4632      	mov	r2, r6
 800a9a8:	9005      	str	r0, [sp, #20]
 800a9aa:	465e      	mov	r6, fp
 800a9ac:	4603      	mov	r3, r0
 800a9ae:	2a65      	cmp	r2, #101	; 0x65
 800a9b0:	d001      	beq.n	800a9b6 <_strtod_l+0x17e>
 800a9b2:	2a45      	cmp	r2, #69	; 0x45
 800a9b4:	d113      	bne.n	800a9de <_strtod_l+0x1a6>
 800a9b6:	b91e      	cbnz	r6, 800a9c0 <_strtod_l+0x188>
 800a9b8:	9a04      	ldr	r2, [sp, #16]
 800a9ba:	4302      	orrs	r2, r0
 800a9bc:	d094      	beq.n	800a8e8 <_strtod_l+0xb0>
 800a9be:	2600      	movs	r6, #0
 800a9c0:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800a9c2:	1c6a      	adds	r2, r5, #1
 800a9c4:	9215      	str	r2, [sp, #84]	; 0x54
 800a9c6:	786a      	ldrb	r2, [r5, #1]
 800a9c8:	2a2b      	cmp	r2, #43	; 0x2b
 800a9ca:	d074      	beq.n	800aab6 <_strtod_l+0x27e>
 800a9cc:	2a2d      	cmp	r2, #45	; 0x2d
 800a9ce:	d078      	beq.n	800aac2 <_strtod_l+0x28a>
 800a9d0:	f04f 0c00 	mov.w	ip, #0
 800a9d4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800a9d8:	2909      	cmp	r1, #9
 800a9da:	d97f      	bls.n	800aadc <_strtod_l+0x2a4>
 800a9dc:	9515      	str	r5, [sp, #84]	; 0x54
 800a9de:	2700      	movs	r7, #0
 800a9e0:	e09e      	b.n	800ab20 <_strtod_l+0x2e8>
 800a9e2:	2300      	movs	r3, #0
 800a9e4:	e7c8      	b.n	800a978 <_strtod_l+0x140>
 800a9e6:	f1bb 0f08 	cmp.w	fp, #8
 800a9ea:	bfd8      	it	le
 800a9ec:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800a9ee:	f100 0001 	add.w	r0, r0, #1
 800a9f2:	bfda      	itte	le
 800a9f4:	fb02 3301 	mlale	r3, r2, r1, r3
 800a9f8:	9309      	strle	r3, [sp, #36]	; 0x24
 800a9fa:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800a9fe:	f10b 0b01 	add.w	fp, fp, #1
 800aa02:	9015      	str	r0, [sp, #84]	; 0x54
 800aa04:	e7c1      	b.n	800a98a <_strtod_l+0x152>
 800aa06:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aa08:	1c5a      	adds	r2, r3, #1
 800aa0a:	9215      	str	r2, [sp, #84]	; 0x54
 800aa0c:	785a      	ldrb	r2, [r3, #1]
 800aa0e:	f1bb 0f00 	cmp.w	fp, #0
 800aa12:	d037      	beq.n	800aa84 <_strtod_l+0x24c>
 800aa14:	9005      	str	r0, [sp, #20]
 800aa16:	465e      	mov	r6, fp
 800aa18:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800aa1c:	2b09      	cmp	r3, #9
 800aa1e:	d912      	bls.n	800aa46 <_strtod_l+0x20e>
 800aa20:	2301      	movs	r3, #1
 800aa22:	e7c4      	b.n	800a9ae <_strtod_l+0x176>
 800aa24:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aa26:	1c5a      	adds	r2, r3, #1
 800aa28:	9215      	str	r2, [sp, #84]	; 0x54
 800aa2a:	785a      	ldrb	r2, [r3, #1]
 800aa2c:	3001      	adds	r0, #1
 800aa2e:	2a30      	cmp	r2, #48	; 0x30
 800aa30:	d0f8      	beq.n	800aa24 <_strtod_l+0x1ec>
 800aa32:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800aa36:	2b08      	cmp	r3, #8
 800aa38:	f200 84c1 	bhi.w	800b3be <_strtod_l+0xb86>
 800aa3c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aa3e:	9005      	str	r0, [sp, #20]
 800aa40:	2000      	movs	r0, #0
 800aa42:	930b      	str	r3, [sp, #44]	; 0x2c
 800aa44:	4606      	mov	r6, r0
 800aa46:	3a30      	subs	r2, #48	; 0x30
 800aa48:	f100 0301 	add.w	r3, r0, #1
 800aa4c:	d014      	beq.n	800aa78 <_strtod_l+0x240>
 800aa4e:	9905      	ldr	r1, [sp, #20]
 800aa50:	4419      	add	r1, r3
 800aa52:	9105      	str	r1, [sp, #20]
 800aa54:	4633      	mov	r3, r6
 800aa56:	eb00 0c06 	add.w	ip, r0, r6
 800aa5a:	210a      	movs	r1, #10
 800aa5c:	4563      	cmp	r3, ip
 800aa5e:	d113      	bne.n	800aa88 <_strtod_l+0x250>
 800aa60:	1833      	adds	r3, r6, r0
 800aa62:	2b08      	cmp	r3, #8
 800aa64:	f106 0601 	add.w	r6, r6, #1
 800aa68:	4406      	add	r6, r0
 800aa6a:	dc1a      	bgt.n	800aaa2 <_strtod_l+0x26a>
 800aa6c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800aa6e:	230a      	movs	r3, #10
 800aa70:	fb03 2301 	mla	r3, r3, r1, r2
 800aa74:	9309      	str	r3, [sp, #36]	; 0x24
 800aa76:	2300      	movs	r3, #0
 800aa78:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800aa7a:	1c51      	adds	r1, r2, #1
 800aa7c:	9115      	str	r1, [sp, #84]	; 0x54
 800aa7e:	7852      	ldrb	r2, [r2, #1]
 800aa80:	4618      	mov	r0, r3
 800aa82:	e7c9      	b.n	800aa18 <_strtod_l+0x1e0>
 800aa84:	4658      	mov	r0, fp
 800aa86:	e7d2      	b.n	800aa2e <_strtod_l+0x1f6>
 800aa88:	2b08      	cmp	r3, #8
 800aa8a:	f103 0301 	add.w	r3, r3, #1
 800aa8e:	dc03      	bgt.n	800aa98 <_strtod_l+0x260>
 800aa90:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800aa92:	434f      	muls	r7, r1
 800aa94:	9709      	str	r7, [sp, #36]	; 0x24
 800aa96:	e7e1      	b.n	800aa5c <_strtod_l+0x224>
 800aa98:	2b10      	cmp	r3, #16
 800aa9a:	bfd8      	it	le
 800aa9c:	fb01 fa0a 	mulle.w	sl, r1, sl
 800aaa0:	e7dc      	b.n	800aa5c <_strtod_l+0x224>
 800aaa2:	2e10      	cmp	r6, #16
 800aaa4:	bfdc      	itt	le
 800aaa6:	230a      	movle	r3, #10
 800aaa8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800aaac:	e7e3      	b.n	800aa76 <_strtod_l+0x23e>
 800aaae:	2300      	movs	r3, #0
 800aab0:	9305      	str	r3, [sp, #20]
 800aab2:	2301      	movs	r3, #1
 800aab4:	e780      	b.n	800a9b8 <_strtod_l+0x180>
 800aab6:	f04f 0c00 	mov.w	ip, #0
 800aaba:	1caa      	adds	r2, r5, #2
 800aabc:	9215      	str	r2, [sp, #84]	; 0x54
 800aabe:	78aa      	ldrb	r2, [r5, #2]
 800aac0:	e788      	b.n	800a9d4 <_strtod_l+0x19c>
 800aac2:	f04f 0c01 	mov.w	ip, #1
 800aac6:	e7f8      	b.n	800aaba <_strtod_l+0x282>
 800aac8:	0800ca48 	.word	0x0800ca48
 800aacc:	0800ca44 	.word	0x0800ca44
 800aad0:	7ff00000 	.word	0x7ff00000
 800aad4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800aad6:	1c51      	adds	r1, r2, #1
 800aad8:	9115      	str	r1, [sp, #84]	; 0x54
 800aada:	7852      	ldrb	r2, [r2, #1]
 800aadc:	2a30      	cmp	r2, #48	; 0x30
 800aade:	d0f9      	beq.n	800aad4 <_strtod_l+0x29c>
 800aae0:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800aae4:	2908      	cmp	r1, #8
 800aae6:	f63f af7a 	bhi.w	800a9de <_strtod_l+0x1a6>
 800aaea:	3a30      	subs	r2, #48	; 0x30
 800aaec:	9208      	str	r2, [sp, #32]
 800aaee:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800aaf0:	920c      	str	r2, [sp, #48]	; 0x30
 800aaf2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800aaf4:	1c57      	adds	r7, r2, #1
 800aaf6:	9715      	str	r7, [sp, #84]	; 0x54
 800aaf8:	7852      	ldrb	r2, [r2, #1]
 800aafa:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800aafe:	f1be 0f09 	cmp.w	lr, #9
 800ab02:	d938      	bls.n	800ab76 <_strtod_l+0x33e>
 800ab04:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ab06:	1a7f      	subs	r7, r7, r1
 800ab08:	2f08      	cmp	r7, #8
 800ab0a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800ab0e:	dc03      	bgt.n	800ab18 <_strtod_l+0x2e0>
 800ab10:	9908      	ldr	r1, [sp, #32]
 800ab12:	428f      	cmp	r7, r1
 800ab14:	bfa8      	it	ge
 800ab16:	460f      	movge	r7, r1
 800ab18:	f1bc 0f00 	cmp.w	ip, #0
 800ab1c:	d000      	beq.n	800ab20 <_strtod_l+0x2e8>
 800ab1e:	427f      	negs	r7, r7
 800ab20:	2e00      	cmp	r6, #0
 800ab22:	d14f      	bne.n	800abc4 <_strtod_l+0x38c>
 800ab24:	9904      	ldr	r1, [sp, #16]
 800ab26:	4301      	orrs	r1, r0
 800ab28:	f47f aec1 	bne.w	800a8ae <_strtod_l+0x76>
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	f47f aedb 	bne.w	800a8e8 <_strtod_l+0xb0>
 800ab32:	2a69      	cmp	r2, #105	; 0x69
 800ab34:	d029      	beq.n	800ab8a <_strtod_l+0x352>
 800ab36:	dc26      	bgt.n	800ab86 <_strtod_l+0x34e>
 800ab38:	2a49      	cmp	r2, #73	; 0x49
 800ab3a:	d026      	beq.n	800ab8a <_strtod_l+0x352>
 800ab3c:	2a4e      	cmp	r2, #78	; 0x4e
 800ab3e:	f47f aed3 	bne.w	800a8e8 <_strtod_l+0xb0>
 800ab42:	499b      	ldr	r1, [pc, #620]	; (800adb0 <_strtod_l+0x578>)
 800ab44:	a815      	add	r0, sp, #84	; 0x54
 800ab46:	f001 fa17 	bl	800bf78 <__match>
 800ab4a:	2800      	cmp	r0, #0
 800ab4c:	f43f aecc 	beq.w	800a8e8 <_strtod_l+0xb0>
 800ab50:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ab52:	781b      	ldrb	r3, [r3, #0]
 800ab54:	2b28      	cmp	r3, #40	; 0x28
 800ab56:	d12f      	bne.n	800abb8 <_strtod_l+0x380>
 800ab58:	4996      	ldr	r1, [pc, #600]	; (800adb4 <_strtod_l+0x57c>)
 800ab5a:	aa18      	add	r2, sp, #96	; 0x60
 800ab5c:	a815      	add	r0, sp, #84	; 0x54
 800ab5e:	f001 fa1f 	bl	800bfa0 <__hexnan>
 800ab62:	2805      	cmp	r0, #5
 800ab64:	d128      	bne.n	800abb8 <_strtod_l+0x380>
 800ab66:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ab68:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800ab6c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800ab70:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800ab74:	e69b      	b.n	800a8ae <_strtod_l+0x76>
 800ab76:	9f08      	ldr	r7, [sp, #32]
 800ab78:	210a      	movs	r1, #10
 800ab7a:	fb01 2107 	mla	r1, r1, r7, r2
 800ab7e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800ab82:	9208      	str	r2, [sp, #32]
 800ab84:	e7b5      	b.n	800aaf2 <_strtod_l+0x2ba>
 800ab86:	2a6e      	cmp	r2, #110	; 0x6e
 800ab88:	e7d9      	b.n	800ab3e <_strtod_l+0x306>
 800ab8a:	498b      	ldr	r1, [pc, #556]	; (800adb8 <_strtod_l+0x580>)
 800ab8c:	a815      	add	r0, sp, #84	; 0x54
 800ab8e:	f001 f9f3 	bl	800bf78 <__match>
 800ab92:	2800      	cmp	r0, #0
 800ab94:	f43f aea8 	beq.w	800a8e8 <_strtod_l+0xb0>
 800ab98:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ab9a:	4988      	ldr	r1, [pc, #544]	; (800adbc <_strtod_l+0x584>)
 800ab9c:	3b01      	subs	r3, #1
 800ab9e:	a815      	add	r0, sp, #84	; 0x54
 800aba0:	9315      	str	r3, [sp, #84]	; 0x54
 800aba2:	f001 f9e9 	bl	800bf78 <__match>
 800aba6:	b910      	cbnz	r0, 800abae <_strtod_l+0x376>
 800aba8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800abaa:	3301      	adds	r3, #1
 800abac:	9315      	str	r3, [sp, #84]	; 0x54
 800abae:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800adcc <_strtod_l+0x594>
 800abb2:	f04f 0800 	mov.w	r8, #0
 800abb6:	e67a      	b.n	800a8ae <_strtod_l+0x76>
 800abb8:	4881      	ldr	r0, [pc, #516]	; (800adc0 <_strtod_l+0x588>)
 800abba:	f000 fef9 	bl	800b9b0 <nan>
 800abbe:	ec59 8b10 	vmov	r8, r9, d0
 800abc2:	e674      	b.n	800a8ae <_strtod_l+0x76>
 800abc4:	9b05      	ldr	r3, [sp, #20]
 800abc6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800abc8:	1afb      	subs	r3, r7, r3
 800abca:	f1bb 0f00 	cmp.w	fp, #0
 800abce:	bf08      	it	eq
 800abd0:	46b3      	moveq	fp, r6
 800abd2:	2e10      	cmp	r6, #16
 800abd4:	9308      	str	r3, [sp, #32]
 800abd6:	4635      	mov	r5, r6
 800abd8:	bfa8      	it	ge
 800abda:	2510      	movge	r5, #16
 800abdc:	f7f5 fc9a 	bl	8000514 <__aeabi_ui2d>
 800abe0:	2e09      	cmp	r6, #9
 800abe2:	4680      	mov	r8, r0
 800abe4:	4689      	mov	r9, r1
 800abe6:	dd13      	ble.n	800ac10 <_strtod_l+0x3d8>
 800abe8:	4b76      	ldr	r3, [pc, #472]	; (800adc4 <_strtod_l+0x58c>)
 800abea:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800abee:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800abf2:	f7f5 fd09 	bl	8000608 <__aeabi_dmul>
 800abf6:	4680      	mov	r8, r0
 800abf8:	4650      	mov	r0, sl
 800abfa:	4689      	mov	r9, r1
 800abfc:	f7f5 fc8a 	bl	8000514 <__aeabi_ui2d>
 800ac00:	4602      	mov	r2, r0
 800ac02:	460b      	mov	r3, r1
 800ac04:	4640      	mov	r0, r8
 800ac06:	4649      	mov	r1, r9
 800ac08:	f7f5 fb48 	bl	800029c <__adddf3>
 800ac0c:	4680      	mov	r8, r0
 800ac0e:	4689      	mov	r9, r1
 800ac10:	2e0f      	cmp	r6, #15
 800ac12:	dc38      	bgt.n	800ac86 <_strtod_l+0x44e>
 800ac14:	9b08      	ldr	r3, [sp, #32]
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	f43f ae49 	beq.w	800a8ae <_strtod_l+0x76>
 800ac1c:	dd24      	ble.n	800ac68 <_strtod_l+0x430>
 800ac1e:	2b16      	cmp	r3, #22
 800ac20:	dc0b      	bgt.n	800ac3a <_strtod_l+0x402>
 800ac22:	4968      	ldr	r1, [pc, #416]	; (800adc4 <_strtod_l+0x58c>)
 800ac24:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ac28:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac2c:	4642      	mov	r2, r8
 800ac2e:	464b      	mov	r3, r9
 800ac30:	f7f5 fcea 	bl	8000608 <__aeabi_dmul>
 800ac34:	4680      	mov	r8, r0
 800ac36:	4689      	mov	r9, r1
 800ac38:	e639      	b.n	800a8ae <_strtod_l+0x76>
 800ac3a:	9a08      	ldr	r2, [sp, #32]
 800ac3c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800ac40:	4293      	cmp	r3, r2
 800ac42:	db20      	blt.n	800ac86 <_strtod_l+0x44e>
 800ac44:	4c5f      	ldr	r4, [pc, #380]	; (800adc4 <_strtod_l+0x58c>)
 800ac46:	f1c6 060f 	rsb	r6, r6, #15
 800ac4a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800ac4e:	4642      	mov	r2, r8
 800ac50:	464b      	mov	r3, r9
 800ac52:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac56:	f7f5 fcd7 	bl	8000608 <__aeabi_dmul>
 800ac5a:	9b08      	ldr	r3, [sp, #32]
 800ac5c:	1b9e      	subs	r6, r3, r6
 800ac5e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800ac62:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ac66:	e7e3      	b.n	800ac30 <_strtod_l+0x3f8>
 800ac68:	9b08      	ldr	r3, [sp, #32]
 800ac6a:	3316      	adds	r3, #22
 800ac6c:	db0b      	blt.n	800ac86 <_strtod_l+0x44e>
 800ac6e:	9b05      	ldr	r3, [sp, #20]
 800ac70:	1bdf      	subs	r7, r3, r7
 800ac72:	4b54      	ldr	r3, [pc, #336]	; (800adc4 <_strtod_l+0x58c>)
 800ac74:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800ac78:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac7c:	4640      	mov	r0, r8
 800ac7e:	4649      	mov	r1, r9
 800ac80:	f7f5 fdec 	bl	800085c <__aeabi_ddiv>
 800ac84:	e7d6      	b.n	800ac34 <_strtod_l+0x3fc>
 800ac86:	9b08      	ldr	r3, [sp, #32]
 800ac88:	1b75      	subs	r5, r6, r5
 800ac8a:	441d      	add	r5, r3
 800ac8c:	2d00      	cmp	r5, #0
 800ac8e:	dd70      	ble.n	800ad72 <_strtod_l+0x53a>
 800ac90:	f015 030f 	ands.w	r3, r5, #15
 800ac94:	d00a      	beq.n	800acac <_strtod_l+0x474>
 800ac96:	494b      	ldr	r1, [pc, #300]	; (800adc4 <_strtod_l+0x58c>)
 800ac98:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ac9c:	4642      	mov	r2, r8
 800ac9e:	464b      	mov	r3, r9
 800aca0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aca4:	f7f5 fcb0 	bl	8000608 <__aeabi_dmul>
 800aca8:	4680      	mov	r8, r0
 800acaa:	4689      	mov	r9, r1
 800acac:	f035 050f 	bics.w	r5, r5, #15
 800acb0:	d04d      	beq.n	800ad4e <_strtod_l+0x516>
 800acb2:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800acb6:	dd22      	ble.n	800acfe <_strtod_l+0x4c6>
 800acb8:	2500      	movs	r5, #0
 800acba:	46ab      	mov	fp, r5
 800acbc:	9509      	str	r5, [sp, #36]	; 0x24
 800acbe:	9505      	str	r5, [sp, #20]
 800acc0:	2322      	movs	r3, #34	; 0x22
 800acc2:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800adcc <_strtod_l+0x594>
 800acc6:	6023      	str	r3, [r4, #0]
 800acc8:	f04f 0800 	mov.w	r8, #0
 800accc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800acce:	2b00      	cmp	r3, #0
 800acd0:	f43f aded 	beq.w	800a8ae <_strtod_l+0x76>
 800acd4:	9916      	ldr	r1, [sp, #88]	; 0x58
 800acd6:	4620      	mov	r0, r4
 800acd8:	f7ff f924 	bl	8009f24 <_Bfree>
 800acdc:	9905      	ldr	r1, [sp, #20]
 800acde:	4620      	mov	r0, r4
 800ace0:	f7ff f920 	bl	8009f24 <_Bfree>
 800ace4:	4659      	mov	r1, fp
 800ace6:	4620      	mov	r0, r4
 800ace8:	f7ff f91c 	bl	8009f24 <_Bfree>
 800acec:	9909      	ldr	r1, [sp, #36]	; 0x24
 800acee:	4620      	mov	r0, r4
 800acf0:	f7ff f918 	bl	8009f24 <_Bfree>
 800acf4:	4629      	mov	r1, r5
 800acf6:	4620      	mov	r0, r4
 800acf8:	f7ff f914 	bl	8009f24 <_Bfree>
 800acfc:	e5d7      	b.n	800a8ae <_strtod_l+0x76>
 800acfe:	4b32      	ldr	r3, [pc, #200]	; (800adc8 <_strtod_l+0x590>)
 800ad00:	9304      	str	r3, [sp, #16]
 800ad02:	2300      	movs	r3, #0
 800ad04:	112d      	asrs	r5, r5, #4
 800ad06:	4640      	mov	r0, r8
 800ad08:	4649      	mov	r1, r9
 800ad0a:	469a      	mov	sl, r3
 800ad0c:	2d01      	cmp	r5, #1
 800ad0e:	dc21      	bgt.n	800ad54 <_strtod_l+0x51c>
 800ad10:	b10b      	cbz	r3, 800ad16 <_strtod_l+0x4de>
 800ad12:	4680      	mov	r8, r0
 800ad14:	4689      	mov	r9, r1
 800ad16:	492c      	ldr	r1, [pc, #176]	; (800adc8 <_strtod_l+0x590>)
 800ad18:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800ad1c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800ad20:	4642      	mov	r2, r8
 800ad22:	464b      	mov	r3, r9
 800ad24:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ad28:	f7f5 fc6e 	bl	8000608 <__aeabi_dmul>
 800ad2c:	4b27      	ldr	r3, [pc, #156]	; (800adcc <_strtod_l+0x594>)
 800ad2e:	460a      	mov	r2, r1
 800ad30:	400b      	ands	r3, r1
 800ad32:	4927      	ldr	r1, [pc, #156]	; (800add0 <_strtod_l+0x598>)
 800ad34:	428b      	cmp	r3, r1
 800ad36:	4680      	mov	r8, r0
 800ad38:	d8be      	bhi.n	800acb8 <_strtod_l+0x480>
 800ad3a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800ad3e:	428b      	cmp	r3, r1
 800ad40:	bf86      	itte	hi
 800ad42:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800add4 <_strtod_l+0x59c>
 800ad46:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
 800ad4a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800ad4e:	2300      	movs	r3, #0
 800ad50:	9304      	str	r3, [sp, #16]
 800ad52:	e07b      	b.n	800ae4c <_strtod_l+0x614>
 800ad54:	07ea      	lsls	r2, r5, #31
 800ad56:	d505      	bpl.n	800ad64 <_strtod_l+0x52c>
 800ad58:	9b04      	ldr	r3, [sp, #16]
 800ad5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad5e:	f7f5 fc53 	bl	8000608 <__aeabi_dmul>
 800ad62:	2301      	movs	r3, #1
 800ad64:	9a04      	ldr	r2, [sp, #16]
 800ad66:	3208      	adds	r2, #8
 800ad68:	f10a 0a01 	add.w	sl, sl, #1
 800ad6c:	106d      	asrs	r5, r5, #1
 800ad6e:	9204      	str	r2, [sp, #16]
 800ad70:	e7cc      	b.n	800ad0c <_strtod_l+0x4d4>
 800ad72:	d0ec      	beq.n	800ad4e <_strtod_l+0x516>
 800ad74:	426d      	negs	r5, r5
 800ad76:	f015 020f 	ands.w	r2, r5, #15
 800ad7a:	d00a      	beq.n	800ad92 <_strtod_l+0x55a>
 800ad7c:	4b11      	ldr	r3, [pc, #68]	; (800adc4 <_strtod_l+0x58c>)
 800ad7e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ad82:	4640      	mov	r0, r8
 800ad84:	4649      	mov	r1, r9
 800ad86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad8a:	f7f5 fd67 	bl	800085c <__aeabi_ddiv>
 800ad8e:	4680      	mov	r8, r0
 800ad90:	4689      	mov	r9, r1
 800ad92:	112d      	asrs	r5, r5, #4
 800ad94:	d0db      	beq.n	800ad4e <_strtod_l+0x516>
 800ad96:	2d1f      	cmp	r5, #31
 800ad98:	dd1e      	ble.n	800add8 <_strtod_l+0x5a0>
 800ad9a:	2500      	movs	r5, #0
 800ad9c:	46ab      	mov	fp, r5
 800ad9e:	9509      	str	r5, [sp, #36]	; 0x24
 800ada0:	9505      	str	r5, [sp, #20]
 800ada2:	2322      	movs	r3, #34	; 0x22
 800ada4:	f04f 0800 	mov.w	r8, #0
 800ada8:	f04f 0900 	mov.w	r9, #0
 800adac:	6023      	str	r3, [r4, #0]
 800adae:	e78d      	b.n	800accc <_strtod_l+0x494>
 800adb0:	0800c835 	.word	0x0800c835
 800adb4:	0800ca5c 	.word	0x0800ca5c
 800adb8:	0800c82d 	.word	0x0800c82d
 800adbc:	0800c864 	.word	0x0800c864
 800adc0:	0800cbed 	.word	0x0800cbed
 800adc4:	0800c970 	.word	0x0800c970
 800adc8:	0800c948 	.word	0x0800c948
 800adcc:	7ff00000 	.word	0x7ff00000
 800add0:	7ca00000 	.word	0x7ca00000
 800add4:	7fefffff 	.word	0x7fefffff
 800add8:	f015 0310 	ands.w	r3, r5, #16
 800addc:	bf18      	it	ne
 800adde:	236a      	movne	r3, #106	; 0x6a
 800ade0:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800b184 <_strtod_l+0x94c>
 800ade4:	9304      	str	r3, [sp, #16]
 800ade6:	4640      	mov	r0, r8
 800ade8:	4649      	mov	r1, r9
 800adea:	2300      	movs	r3, #0
 800adec:	07ea      	lsls	r2, r5, #31
 800adee:	d504      	bpl.n	800adfa <_strtod_l+0x5c2>
 800adf0:	e9da 2300 	ldrd	r2, r3, [sl]
 800adf4:	f7f5 fc08 	bl	8000608 <__aeabi_dmul>
 800adf8:	2301      	movs	r3, #1
 800adfa:	106d      	asrs	r5, r5, #1
 800adfc:	f10a 0a08 	add.w	sl, sl, #8
 800ae00:	d1f4      	bne.n	800adec <_strtod_l+0x5b4>
 800ae02:	b10b      	cbz	r3, 800ae08 <_strtod_l+0x5d0>
 800ae04:	4680      	mov	r8, r0
 800ae06:	4689      	mov	r9, r1
 800ae08:	9b04      	ldr	r3, [sp, #16]
 800ae0a:	b1bb      	cbz	r3, 800ae3c <_strtod_l+0x604>
 800ae0c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800ae10:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	4649      	mov	r1, r9
 800ae18:	dd10      	ble.n	800ae3c <_strtod_l+0x604>
 800ae1a:	2b1f      	cmp	r3, #31
 800ae1c:	f340 811e 	ble.w	800b05c <_strtod_l+0x824>
 800ae20:	2b34      	cmp	r3, #52	; 0x34
 800ae22:	bfde      	ittt	le
 800ae24:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 800ae28:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800ae2c:	4093      	lslle	r3, r2
 800ae2e:	f04f 0800 	mov.w	r8, #0
 800ae32:	bfcc      	ite	gt
 800ae34:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800ae38:	ea03 0901 	andle.w	r9, r3, r1
 800ae3c:	2200      	movs	r2, #0
 800ae3e:	2300      	movs	r3, #0
 800ae40:	4640      	mov	r0, r8
 800ae42:	4649      	mov	r1, r9
 800ae44:	f7f5 fe48 	bl	8000ad8 <__aeabi_dcmpeq>
 800ae48:	2800      	cmp	r0, #0
 800ae4a:	d1a6      	bne.n	800ad9a <_strtod_l+0x562>
 800ae4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae4e:	9300      	str	r3, [sp, #0]
 800ae50:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ae52:	4633      	mov	r3, r6
 800ae54:	465a      	mov	r2, fp
 800ae56:	4620      	mov	r0, r4
 800ae58:	f7ff f8cc 	bl	8009ff4 <__s2b>
 800ae5c:	9009      	str	r0, [sp, #36]	; 0x24
 800ae5e:	2800      	cmp	r0, #0
 800ae60:	f43f af2a 	beq.w	800acb8 <_strtod_l+0x480>
 800ae64:	9a08      	ldr	r2, [sp, #32]
 800ae66:	9b05      	ldr	r3, [sp, #20]
 800ae68:	2a00      	cmp	r2, #0
 800ae6a:	eba3 0307 	sub.w	r3, r3, r7
 800ae6e:	bfa8      	it	ge
 800ae70:	2300      	movge	r3, #0
 800ae72:	930c      	str	r3, [sp, #48]	; 0x30
 800ae74:	2500      	movs	r5, #0
 800ae76:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ae7a:	9312      	str	r3, [sp, #72]	; 0x48
 800ae7c:	46ab      	mov	fp, r5
 800ae7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae80:	4620      	mov	r0, r4
 800ae82:	6859      	ldr	r1, [r3, #4]
 800ae84:	f7ff f80e 	bl	8009ea4 <_Balloc>
 800ae88:	9005      	str	r0, [sp, #20]
 800ae8a:	2800      	cmp	r0, #0
 800ae8c:	f43f af18 	beq.w	800acc0 <_strtod_l+0x488>
 800ae90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae92:	691a      	ldr	r2, [r3, #16]
 800ae94:	3202      	adds	r2, #2
 800ae96:	f103 010c 	add.w	r1, r3, #12
 800ae9a:	0092      	lsls	r2, r2, #2
 800ae9c:	300c      	adds	r0, #12
 800ae9e:	f7fe f870 	bl	8008f82 <memcpy>
 800aea2:	ec49 8b10 	vmov	d0, r8, r9
 800aea6:	aa18      	add	r2, sp, #96	; 0x60
 800aea8:	a917      	add	r1, sp, #92	; 0x5c
 800aeaa:	4620      	mov	r0, r4
 800aeac:	f7ff fbd6 	bl	800a65c <__d2b>
 800aeb0:	ec49 8b18 	vmov	d8, r8, r9
 800aeb4:	9016      	str	r0, [sp, #88]	; 0x58
 800aeb6:	2800      	cmp	r0, #0
 800aeb8:	f43f af02 	beq.w	800acc0 <_strtod_l+0x488>
 800aebc:	2101      	movs	r1, #1
 800aebe:	4620      	mov	r0, r4
 800aec0:	f7ff f930 	bl	800a124 <__i2b>
 800aec4:	4683      	mov	fp, r0
 800aec6:	2800      	cmp	r0, #0
 800aec8:	f43f aefa 	beq.w	800acc0 <_strtod_l+0x488>
 800aecc:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800aece:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800aed0:	2e00      	cmp	r6, #0
 800aed2:	bfab      	itete	ge
 800aed4:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800aed6:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800aed8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800aeda:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800aede:	bfac      	ite	ge
 800aee0:	eb06 0a03 	addge.w	sl, r6, r3
 800aee4:	1b9f      	sublt	r7, r3, r6
 800aee6:	9b04      	ldr	r3, [sp, #16]
 800aee8:	1af6      	subs	r6, r6, r3
 800aeea:	4416      	add	r6, r2
 800aeec:	4ba0      	ldr	r3, [pc, #640]	; (800b170 <_strtod_l+0x938>)
 800aeee:	3e01      	subs	r6, #1
 800aef0:	429e      	cmp	r6, r3
 800aef2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800aef6:	f280 80c4 	bge.w	800b082 <_strtod_l+0x84a>
 800aefa:	1b9b      	subs	r3, r3, r6
 800aefc:	2b1f      	cmp	r3, #31
 800aefe:	eba2 0203 	sub.w	r2, r2, r3
 800af02:	f04f 0101 	mov.w	r1, #1
 800af06:	f300 80b0 	bgt.w	800b06a <_strtod_l+0x832>
 800af0a:	fa01 f303 	lsl.w	r3, r1, r3
 800af0e:	930e      	str	r3, [sp, #56]	; 0x38
 800af10:	2300      	movs	r3, #0
 800af12:	930d      	str	r3, [sp, #52]	; 0x34
 800af14:	eb0a 0602 	add.w	r6, sl, r2
 800af18:	9b04      	ldr	r3, [sp, #16]
 800af1a:	45b2      	cmp	sl, r6
 800af1c:	4417      	add	r7, r2
 800af1e:	441f      	add	r7, r3
 800af20:	4653      	mov	r3, sl
 800af22:	bfa8      	it	ge
 800af24:	4633      	movge	r3, r6
 800af26:	42bb      	cmp	r3, r7
 800af28:	bfa8      	it	ge
 800af2a:	463b      	movge	r3, r7
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	bfc2      	ittt	gt
 800af30:	1af6      	subgt	r6, r6, r3
 800af32:	1aff      	subgt	r7, r7, r3
 800af34:	ebaa 0a03 	subgt.w	sl, sl, r3
 800af38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	dd17      	ble.n	800af6e <_strtod_l+0x736>
 800af3e:	4659      	mov	r1, fp
 800af40:	461a      	mov	r2, r3
 800af42:	4620      	mov	r0, r4
 800af44:	f7ff f9ae 	bl	800a2a4 <__pow5mult>
 800af48:	4683      	mov	fp, r0
 800af4a:	2800      	cmp	r0, #0
 800af4c:	f43f aeb8 	beq.w	800acc0 <_strtod_l+0x488>
 800af50:	4601      	mov	r1, r0
 800af52:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800af54:	4620      	mov	r0, r4
 800af56:	f7ff f8fb 	bl	800a150 <__multiply>
 800af5a:	900b      	str	r0, [sp, #44]	; 0x2c
 800af5c:	2800      	cmp	r0, #0
 800af5e:	f43f aeaf 	beq.w	800acc0 <_strtod_l+0x488>
 800af62:	9916      	ldr	r1, [sp, #88]	; 0x58
 800af64:	4620      	mov	r0, r4
 800af66:	f7fe ffdd 	bl	8009f24 <_Bfree>
 800af6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800af6c:	9316      	str	r3, [sp, #88]	; 0x58
 800af6e:	2e00      	cmp	r6, #0
 800af70:	f300 808c 	bgt.w	800b08c <_strtod_l+0x854>
 800af74:	9b08      	ldr	r3, [sp, #32]
 800af76:	2b00      	cmp	r3, #0
 800af78:	dd08      	ble.n	800af8c <_strtod_l+0x754>
 800af7a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800af7c:	9905      	ldr	r1, [sp, #20]
 800af7e:	4620      	mov	r0, r4
 800af80:	f7ff f990 	bl	800a2a4 <__pow5mult>
 800af84:	9005      	str	r0, [sp, #20]
 800af86:	2800      	cmp	r0, #0
 800af88:	f43f ae9a 	beq.w	800acc0 <_strtod_l+0x488>
 800af8c:	2f00      	cmp	r7, #0
 800af8e:	dd08      	ble.n	800afa2 <_strtod_l+0x76a>
 800af90:	9905      	ldr	r1, [sp, #20]
 800af92:	463a      	mov	r2, r7
 800af94:	4620      	mov	r0, r4
 800af96:	f7ff f9df 	bl	800a358 <__lshift>
 800af9a:	9005      	str	r0, [sp, #20]
 800af9c:	2800      	cmp	r0, #0
 800af9e:	f43f ae8f 	beq.w	800acc0 <_strtod_l+0x488>
 800afa2:	f1ba 0f00 	cmp.w	sl, #0
 800afa6:	dd08      	ble.n	800afba <_strtod_l+0x782>
 800afa8:	4659      	mov	r1, fp
 800afaa:	4652      	mov	r2, sl
 800afac:	4620      	mov	r0, r4
 800afae:	f7ff f9d3 	bl	800a358 <__lshift>
 800afb2:	4683      	mov	fp, r0
 800afb4:	2800      	cmp	r0, #0
 800afb6:	f43f ae83 	beq.w	800acc0 <_strtod_l+0x488>
 800afba:	9a05      	ldr	r2, [sp, #20]
 800afbc:	9916      	ldr	r1, [sp, #88]	; 0x58
 800afbe:	4620      	mov	r0, r4
 800afc0:	f7ff fa52 	bl	800a468 <__mdiff>
 800afc4:	4605      	mov	r5, r0
 800afc6:	2800      	cmp	r0, #0
 800afc8:	f43f ae7a 	beq.w	800acc0 <_strtod_l+0x488>
 800afcc:	68c3      	ldr	r3, [r0, #12]
 800afce:	930b      	str	r3, [sp, #44]	; 0x2c
 800afd0:	2300      	movs	r3, #0
 800afd2:	60c3      	str	r3, [r0, #12]
 800afd4:	4659      	mov	r1, fp
 800afd6:	f7ff fa2b 	bl	800a430 <__mcmp>
 800afda:	2800      	cmp	r0, #0
 800afdc:	da60      	bge.n	800b0a0 <_strtod_l+0x868>
 800afde:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800afe0:	ea53 0308 	orrs.w	r3, r3, r8
 800afe4:	f040 8084 	bne.w	800b0f0 <_strtod_l+0x8b8>
 800afe8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800afec:	2b00      	cmp	r3, #0
 800afee:	d17f      	bne.n	800b0f0 <_strtod_l+0x8b8>
 800aff0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800aff4:	0d1b      	lsrs	r3, r3, #20
 800aff6:	051b      	lsls	r3, r3, #20
 800aff8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800affc:	d978      	bls.n	800b0f0 <_strtod_l+0x8b8>
 800affe:	696b      	ldr	r3, [r5, #20]
 800b000:	b913      	cbnz	r3, 800b008 <_strtod_l+0x7d0>
 800b002:	692b      	ldr	r3, [r5, #16]
 800b004:	2b01      	cmp	r3, #1
 800b006:	dd73      	ble.n	800b0f0 <_strtod_l+0x8b8>
 800b008:	4629      	mov	r1, r5
 800b00a:	2201      	movs	r2, #1
 800b00c:	4620      	mov	r0, r4
 800b00e:	f7ff f9a3 	bl	800a358 <__lshift>
 800b012:	4659      	mov	r1, fp
 800b014:	4605      	mov	r5, r0
 800b016:	f7ff fa0b 	bl	800a430 <__mcmp>
 800b01a:	2800      	cmp	r0, #0
 800b01c:	dd68      	ble.n	800b0f0 <_strtod_l+0x8b8>
 800b01e:	9904      	ldr	r1, [sp, #16]
 800b020:	4a54      	ldr	r2, [pc, #336]	; (800b174 <_strtod_l+0x93c>)
 800b022:	464b      	mov	r3, r9
 800b024:	2900      	cmp	r1, #0
 800b026:	f000 8084 	beq.w	800b132 <_strtod_l+0x8fa>
 800b02a:	ea02 0109 	and.w	r1, r2, r9
 800b02e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800b032:	dc7e      	bgt.n	800b132 <_strtod_l+0x8fa>
 800b034:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800b038:	f77f aeb3 	ble.w	800ada2 <_strtod_l+0x56a>
 800b03c:	4b4e      	ldr	r3, [pc, #312]	; (800b178 <_strtod_l+0x940>)
 800b03e:	4640      	mov	r0, r8
 800b040:	4649      	mov	r1, r9
 800b042:	2200      	movs	r2, #0
 800b044:	f7f5 fae0 	bl	8000608 <__aeabi_dmul>
 800b048:	4b4a      	ldr	r3, [pc, #296]	; (800b174 <_strtod_l+0x93c>)
 800b04a:	400b      	ands	r3, r1
 800b04c:	4680      	mov	r8, r0
 800b04e:	4689      	mov	r9, r1
 800b050:	2b00      	cmp	r3, #0
 800b052:	f47f ae3f 	bne.w	800acd4 <_strtod_l+0x49c>
 800b056:	2322      	movs	r3, #34	; 0x22
 800b058:	6023      	str	r3, [r4, #0]
 800b05a:	e63b      	b.n	800acd4 <_strtod_l+0x49c>
 800b05c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b060:	fa02 f303 	lsl.w	r3, r2, r3
 800b064:	ea03 0808 	and.w	r8, r3, r8
 800b068:	e6e8      	b.n	800ae3c <_strtod_l+0x604>
 800b06a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800b06e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800b072:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800b076:	36e2      	adds	r6, #226	; 0xe2
 800b078:	fa01 f306 	lsl.w	r3, r1, r6
 800b07c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800b080:	e748      	b.n	800af14 <_strtod_l+0x6dc>
 800b082:	2100      	movs	r1, #0
 800b084:	2301      	movs	r3, #1
 800b086:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800b08a:	e743      	b.n	800af14 <_strtod_l+0x6dc>
 800b08c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b08e:	4632      	mov	r2, r6
 800b090:	4620      	mov	r0, r4
 800b092:	f7ff f961 	bl	800a358 <__lshift>
 800b096:	9016      	str	r0, [sp, #88]	; 0x58
 800b098:	2800      	cmp	r0, #0
 800b09a:	f47f af6b 	bne.w	800af74 <_strtod_l+0x73c>
 800b09e:	e60f      	b.n	800acc0 <_strtod_l+0x488>
 800b0a0:	46ca      	mov	sl, r9
 800b0a2:	d171      	bne.n	800b188 <_strtod_l+0x950>
 800b0a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b0a6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b0aa:	b352      	cbz	r2, 800b102 <_strtod_l+0x8ca>
 800b0ac:	4a33      	ldr	r2, [pc, #204]	; (800b17c <_strtod_l+0x944>)
 800b0ae:	4293      	cmp	r3, r2
 800b0b0:	d12a      	bne.n	800b108 <_strtod_l+0x8d0>
 800b0b2:	9b04      	ldr	r3, [sp, #16]
 800b0b4:	4641      	mov	r1, r8
 800b0b6:	b1fb      	cbz	r3, 800b0f8 <_strtod_l+0x8c0>
 800b0b8:	4b2e      	ldr	r3, [pc, #184]	; (800b174 <_strtod_l+0x93c>)
 800b0ba:	ea09 0303 	and.w	r3, r9, r3
 800b0be:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b0c2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b0c6:	d81a      	bhi.n	800b0fe <_strtod_l+0x8c6>
 800b0c8:	0d1b      	lsrs	r3, r3, #20
 800b0ca:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b0ce:	fa02 f303 	lsl.w	r3, r2, r3
 800b0d2:	4299      	cmp	r1, r3
 800b0d4:	d118      	bne.n	800b108 <_strtod_l+0x8d0>
 800b0d6:	4b2a      	ldr	r3, [pc, #168]	; (800b180 <_strtod_l+0x948>)
 800b0d8:	459a      	cmp	sl, r3
 800b0da:	d102      	bne.n	800b0e2 <_strtod_l+0x8aa>
 800b0dc:	3101      	adds	r1, #1
 800b0de:	f43f adef 	beq.w	800acc0 <_strtod_l+0x488>
 800b0e2:	4b24      	ldr	r3, [pc, #144]	; (800b174 <_strtod_l+0x93c>)
 800b0e4:	ea0a 0303 	and.w	r3, sl, r3
 800b0e8:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800b0ec:	f04f 0800 	mov.w	r8, #0
 800b0f0:	9b04      	ldr	r3, [sp, #16]
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d1a2      	bne.n	800b03c <_strtod_l+0x804>
 800b0f6:	e5ed      	b.n	800acd4 <_strtod_l+0x49c>
 800b0f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b0fc:	e7e9      	b.n	800b0d2 <_strtod_l+0x89a>
 800b0fe:	4613      	mov	r3, r2
 800b100:	e7e7      	b.n	800b0d2 <_strtod_l+0x89a>
 800b102:	ea53 0308 	orrs.w	r3, r3, r8
 800b106:	d08a      	beq.n	800b01e <_strtod_l+0x7e6>
 800b108:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b10a:	b1e3      	cbz	r3, 800b146 <_strtod_l+0x90e>
 800b10c:	ea13 0f0a 	tst.w	r3, sl
 800b110:	d0ee      	beq.n	800b0f0 <_strtod_l+0x8b8>
 800b112:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b114:	9a04      	ldr	r2, [sp, #16]
 800b116:	4640      	mov	r0, r8
 800b118:	4649      	mov	r1, r9
 800b11a:	b1c3      	cbz	r3, 800b14e <_strtod_l+0x916>
 800b11c:	f7ff fb6f 	bl	800a7fe <sulp>
 800b120:	4602      	mov	r2, r0
 800b122:	460b      	mov	r3, r1
 800b124:	ec51 0b18 	vmov	r0, r1, d8
 800b128:	f7f5 f8b8 	bl	800029c <__adddf3>
 800b12c:	4680      	mov	r8, r0
 800b12e:	4689      	mov	r9, r1
 800b130:	e7de      	b.n	800b0f0 <_strtod_l+0x8b8>
 800b132:	4013      	ands	r3, r2
 800b134:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800b138:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800b13c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800b140:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800b144:	e7d4      	b.n	800b0f0 <_strtod_l+0x8b8>
 800b146:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b148:	ea13 0f08 	tst.w	r3, r8
 800b14c:	e7e0      	b.n	800b110 <_strtod_l+0x8d8>
 800b14e:	f7ff fb56 	bl	800a7fe <sulp>
 800b152:	4602      	mov	r2, r0
 800b154:	460b      	mov	r3, r1
 800b156:	ec51 0b18 	vmov	r0, r1, d8
 800b15a:	f7f5 f89d 	bl	8000298 <__aeabi_dsub>
 800b15e:	2200      	movs	r2, #0
 800b160:	2300      	movs	r3, #0
 800b162:	4680      	mov	r8, r0
 800b164:	4689      	mov	r9, r1
 800b166:	f7f5 fcb7 	bl	8000ad8 <__aeabi_dcmpeq>
 800b16a:	2800      	cmp	r0, #0
 800b16c:	d0c0      	beq.n	800b0f0 <_strtod_l+0x8b8>
 800b16e:	e618      	b.n	800ada2 <_strtod_l+0x56a>
 800b170:	fffffc02 	.word	0xfffffc02
 800b174:	7ff00000 	.word	0x7ff00000
 800b178:	39500000 	.word	0x39500000
 800b17c:	000fffff 	.word	0x000fffff
 800b180:	7fefffff 	.word	0x7fefffff
 800b184:	0800ca70 	.word	0x0800ca70
 800b188:	4659      	mov	r1, fp
 800b18a:	4628      	mov	r0, r5
 800b18c:	f7ff fac0 	bl	800a710 <__ratio>
 800b190:	ec57 6b10 	vmov	r6, r7, d0
 800b194:	ee10 0a10 	vmov	r0, s0
 800b198:	2200      	movs	r2, #0
 800b19a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b19e:	4639      	mov	r1, r7
 800b1a0:	f7f5 fcae 	bl	8000b00 <__aeabi_dcmple>
 800b1a4:	2800      	cmp	r0, #0
 800b1a6:	d071      	beq.n	800b28c <_strtod_l+0xa54>
 800b1a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d17c      	bne.n	800b2a8 <_strtod_l+0xa70>
 800b1ae:	f1b8 0f00 	cmp.w	r8, #0
 800b1b2:	d15a      	bne.n	800b26a <_strtod_l+0xa32>
 800b1b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d15d      	bne.n	800b278 <_strtod_l+0xa40>
 800b1bc:	4b90      	ldr	r3, [pc, #576]	; (800b400 <_strtod_l+0xbc8>)
 800b1be:	2200      	movs	r2, #0
 800b1c0:	4630      	mov	r0, r6
 800b1c2:	4639      	mov	r1, r7
 800b1c4:	f7f5 fc92 	bl	8000aec <__aeabi_dcmplt>
 800b1c8:	2800      	cmp	r0, #0
 800b1ca:	d15c      	bne.n	800b286 <_strtod_l+0xa4e>
 800b1cc:	4630      	mov	r0, r6
 800b1ce:	4639      	mov	r1, r7
 800b1d0:	4b8c      	ldr	r3, [pc, #560]	; (800b404 <_strtod_l+0xbcc>)
 800b1d2:	2200      	movs	r2, #0
 800b1d4:	f7f5 fa18 	bl	8000608 <__aeabi_dmul>
 800b1d8:	4606      	mov	r6, r0
 800b1da:	460f      	mov	r7, r1
 800b1dc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800b1e0:	9606      	str	r6, [sp, #24]
 800b1e2:	9307      	str	r3, [sp, #28]
 800b1e4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b1e8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800b1ec:	4b86      	ldr	r3, [pc, #536]	; (800b408 <_strtod_l+0xbd0>)
 800b1ee:	ea0a 0303 	and.w	r3, sl, r3
 800b1f2:	930d      	str	r3, [sp, #52]	; 0x34
 800b1f4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b1f6:	4b85      	ldr	r3, [pc, #532]	; (800b40c <_strtod_l+0xbd4>)
 800b1f8:	429a      	cmp	r2, r3
 800b1fa:	f040 8090 	bne.w	800b31e <_strtod_l+0xae6>
 800b1fe:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800b202:	ec49 8b10 	vmov	d0, r8, r9
 800b206:	f7ff f9b9 	bl	800a57c <__ulp>
 800b20a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b20e:	ec51 0b10 	vmov	r0, r1, d0
 800b212:	f7f5 f9f9 	bl	8000608 <__aeabi_dmul>
 800b216:	4642      	mov	r2, r8
 800b218:	464b      	mov	r3, r9
 800b21a:	f7f5 f83f 	bl	800029c <__adddf3>
 800b21e:	460b      	mov	r3, r1
 800b220:	4979      	ldr	r1, [pc, #484]	; (800b408 <_strtod_l+0xbd0>)
 800b222:	4a7b      	ldr	r2, [pc, #492]	; (800b410 <_strtod_l+0xbd8>)
 800b224:	4019      	ands	r1, r3
 800b226:	4291      	cmp	r1, r2
 800b228:	4680      	mov	r8, r0
 800b22a:	d944      	bls.n	800b2b6 <_strtod_l+0xa7e>
 800b22c:	ee18 2a90 	vmov	r2, s17
 800b230:	4b78      	ldr	r3, [pc, #480]	; (800b414 <_strtod_l+0xbdc>)
 800b232:	429a      	cmp	r2, r3
 800b234:	d104      	bne.n	800b240 <_strtod_l+0xa08>
 800b236:	ee18 3a10 	vmov	r3, s16
 800b23a:	3301      	adds	r3, #1
 800b23c:	f43f ad40 	beq.w	800acc0 <_strtod_l+0x488>
 800b240:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800b414 <_strtod_l+0xbdc>
 800b244:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800b248:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b24a:	4620      	mov	r0, r4
 800b24c:	f7fe fe6a 	bl	8009f24 <_Bfree>
 800b250:	9905      	ldr	r1, [sp, #20]
 800b252:	4620      	mov	r0, r4
 800b254:	f7fe fe66 	bl	8009f24 <_Bfree>
 800b258:	4659      	mov	r1, fp
 800b25a:	4620      	mov	r0, r4
 800b25c:	f7fe fe62 	bl	8009f24 <_Bfree>
 800b260:	4629      	mov	r1, r5
 800b262:	4620      	mov	r0, r4
 800b264:	f7fe fe5e 	bl	8009f24 <_Bfree>
 800b268:	e609      	b.n	800ae7e <_strtod_l+0x646>
 800b26a:	f1b8 0f01 	cmp.w	r8, #1
 800b26e:	d103      	bne.n	800b278 <_strtod_l+0xa40>
 800b270:	f1b9 0f00 	cmp.w	r9, #0
 800b274:	f43f ad95 	beq.w	800ada2 <_strtod_l+0x56a>
 800b278:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800b3d0 <_strtod_l+0xb98>
 800b27c:	4f60      	ldr	r7, [pc, #384]	; (800b400 <_strtod_l+0xbc8>)
 800b27e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b282:	2600      	movs	r6, #0
 800b284:	e7ae      	b.n	800b1e4 <_strtod_l+0x9ac>
 800b286:	4f5f      	ldr	r7, [pc, #380]	; (800b404 <_strtod_l+0xbcc>)
 800b288:	2600      	movs	r6, #0
 800b28a:	e7a7      	b.n	800b1dc <_strtod_l+0x9a4>
 800b28c:	4b5d      	ldr	r3, [pc, #372]	; (800b404 <_strtod_l+0xbcc>)
 800b28e:	4630      	mov	r0, r6
 800b290:	4639      	mov	r1, r7
 800b292:	2200      	movs	r2, #0
 800b294:	f7f5 f9b8 	bl	8000608 <__aeabi_dmul>
 800b298:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b29a:	4606      	mov	r6, r0
 800b29c:	460f      	mov	r7, r1
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d09c      	beq.n	800b1dc <_strtod_l+0x9a4>
 800b2a2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b2a6:	e79d      	b.n	800b1e4 <_strtod_l+0x9ac>
 800b2a8:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800b3d8 <_strtod_l+0xba0>
 800b2ac:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b2b0:	ec57 6b17 	vmov	r6, r7, d7
 800b2b4:	e796      	b.n	800b1e4 <_strtod_l+0x9ac>
 800b2b6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800b2ba:	9b04      	ldr	r3, [sp, #16]
 800b2bc:	46ca      	mov	sl, r9
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d1c2      	bne.n	800b248 <_strtod_l+0xa10>
 800b2c2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b2c6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b2c8:	0d1b      	lsrs	r3, r3, #20
 800b2ca:	051b      	lsls	r3, r3, #20
 800b2cc:	429a      	cmp	r2, r3
 800b2ce:	d1bb      	bne.n	800b248 <_strtod_l+0xa10>
 800b2d0:	4630      	mov	r0, r6
 800b2d2:	4639      	mov	r1, r7
 800b2d4:	f7f5 fcf8 	bl	8000cc8 <__aeabi_d2lz>
 800b2d8:	f7f5 f968 	bl	80005ac <__aeabi_l2d>
 800b2dc:	4602      	mov	r2, r0
 800b2de:	460b      	mov	r3, r1
 800b2e0:	4630      	mov	r0, r6
 800b2e2:	4639      	mov	r1, r7
 800b2e4:	f7f4 ffd8 	bl	8000298 <__aeabi_dsub>
 800b2e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b2ea:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b2ee:	ea43 0308 	orr.w	r3, r3, r8
 800b2f2:	4313      	orrs	r3, r2
 800b2f4:	4606      	mov	r6, r0
 800b2f6:	460f      	mov	r7, r1
 800b2f8:	d054      	beq.n	800b3a4 <_strtod_l+0xb6c>
 800b2fa:	a339      	add	r3, pc, #228	; (adr r3, 800b3e0 <_strtod_l+0xba8>)
 800b2fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b300:	f7f5 fbf4 	bl	8000aec <__aeabi_dcmplt>
 800b304:	2800      	cmp	r0, #0
 800b306:	f47f ace5 	bne.w	800acd4 <_strtod_l+0x49c>
 800b30a:	a337      	add	r3, pc, #220	; (adr r3, 800b3e8 <_strtod_l+0xbb0>)
 800b30c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b310:	4630      	mov	r0, r6
 800b312:	4639      	mov	r1, r7
 800b314:	f7f5 fc08 	bl	8000b28 <__aeabi_dcmpgt>
 800b318:	2800      	cmp	r0, #0
 800b31a:	d095      	beq.n	800b248 <_strtod_l+0xa10>
 800b31c:	e4da      	b.n	800acd4 <_strtod_l+0x49c>
 800b31e:	9b04      	ldr	r3, [sp, #16]
 800b320:	b333      	cbz	r3, 800b370 <_strtod_l+0xb38>
 800b322:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b324:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b328:	d822      	bhi.n	800b370 <_strtod_l+0xb38>
 800b32a:	a331      	add	r3, pc, #196	; (adr r3, 800b3f0 <_strtod_l+0xbb8>)
 800b32c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b330:	4630      	mov	r0, r6
 800b332:	4639      	mov	r1, r7
 800b334:	f7f5 fbe4 	bl	8000b00 <__aeabi_dcmple>
 800b338:	b1a0      	cbz	r0, 800b364 <_strtod_l+0xb2c>
 800b33a:	4639      	mov	r1, r7
 800b33c:	4630      	mov	r0, r6
 800b33e:	f7f5 fc3b 	bl	8000bb8 <__aeabi_d2uiz>
 800b342:	2801      	cmp	r0, #1
 800b344:	bf38      	it	cc
 800b346:	2001      	movcc	r0, #1
 800b348:	f7f5 f8e4 	bl	8000514 <__aeabi_ui2d>
 800b34c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b34e:	4606      	mov	r6, r0
 800b350:	460f      	mov	r7, r1
 800b352:	bb23      	cbnz	r3, 800b39e <_strtod_l+0xb66>
 800b354:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b358:	9010      	str	r0, [sp, #64]	; 0x40
 800b35a:	9311      	str	r3, [sp, #68]	; 0x44
 800b35c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b360:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800b364:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b366:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b368:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800b36c:	1a9b      	subs	r3, r3, r2
 800b36e:	930f      	str	r3, [sp, #60]	; 0x3c
 800b370:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b374:	eeb0 0a48 	vmov.f32	s0, s16
 800b378:	eef0 0a68 	vmov.f32	s1, s17
 800b37c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800b380:	f7ff f8fc 	bl	800a57c <__ulp>
 800b384:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b388:	ec53 2b10 	vmov	r2, r3, d0
 800b38c:	f7f5 f93c 	bl	8000608 <__aeabi_dmul>
 800b390:	ec53 2b18 	vmov	r2, r3, d8
 800b394:	f7f4 ff82 	bl	800029c <__adddf3>
 800b398:	4680      	mov	r8, r0
 800b39a:	4689      	mov	r9, r1
 800b39c:	e78d      	b.n	800b2ba <_strtod_l+0xa82>
 800b39e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800b3a2:	e7db      	b.n	800b35c <_strtod_l+0xb24>
 800b3a4:	a314      	add	r3, pc, #80	; (adr r3, 800b3f8 <_strtod_l+0xbc0>)
 800b3a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3aa:	f7f5 fb9f 	bl	8000aec <__aeabi_dcmplt>
 800b3ae:	e7b3      	b.n	800b318 <_strtod_l+0xae0>
 800b3b0:	2300      	movs	r3, #0
 800b3b2:	930a      	str	r3, [sp, #40]	; 0x28
 800b3b4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b3b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b3b8:	6013      	str	r3, [r2, #0]
 800b3ba:	f7ff ba7c 	b.w	800a8b6 <_strtod_l+0x7e>
 800b3be:	2a65      	cmp	r2, #101	; 0x65
 800b3c0:	f43f ab75 	beq.w	800aaae <_strtod_l+0x276>
 800b3c4:	2a45      	cmp	r2, #69	; 0x45
 800b3c6:	f43f ab72 	beq.w	800aaae <_strtod_l+0x276>
 800b3ca:	2301      	movs	r3, #1
 800b3cc:	f7ff bbaa 	b.w	800ab24 <_strtod_l+0x2ec>
 800b3d0:	00000000 	.word	0x00000000
 800b3d4:	bff00000 	.word	0xbff00000
 800b3d8:	00000000 	.word	0x00000000
 800b3dc:	3ff00000 	.word	0x3ff00000
 800b3e0:	94a03595 	.word	0x94a03595
 800b3e4:	3fdfffff 	.word	0x3fdfffff
 800b3e8:	35afe535 	.word	0x35afe535
 800b3ec:	3fe00000 	.word	0x3fe00000
 800b3f0:	ffc00000 	.word	0xffc00000
 800b3f4:	41dfffff 	.word	0x41dfffff
 800b3f8:	94a03595 	.word	0x94a03595
 800b3fc:	3fcfffff 	.word	0x3fcfffff
 800b400:	3ff00000 	.word	0x3ff00000
 800b404:	3fe00000 	.word	0x3fe00000
 800b408:	7ff00000 	.word	0x7ff00000
 800b40c:	7fe00000 	.word	0x7fe00000
 800b410:	7c9fffff 	.word	0x7c9fffff
 800b414:	7fefffff 	.word	0x7fefffff

0800b418 <_strtod_r>:
 800b418:	4b01      	ldr	r3, [pc, #4]	; (800b420 <_strtod_r+0x8>)
 800b41a:	f7ff ba0d 	b.w	800a838 <_strtod_l>
 800b41e:	bf00      	nop
 800b420:	2000006c 	.word	0x2000006c

0800b424 <_strtol_l.constprop.0>:
 800b424:	2b01      	cmp	r3, #1
 800b426:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b42a:	d001      	beq.n	800b430 <_strtol_l.constprop.0+0xc>
 800b42c:	2b24      	cmp	r3, #36	; 0x24
 800b42e:	d906      	bls.n	800b43e <_strtol_l.constprop.0+0x1a>
 800b430:	f7fd fd7a 	bl	8008f28 <__errno>
 800b434:	2316      	movs	r3, #22
 800b436:	6003      	str	r3, [r0, #0]
 800b438:	2000      	movs	r0, #0
 800b43a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b43e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800b524 <_strtol_l.constprop.0+0x100>
 800b442:	460d      	mov	r5, r1
 800b444:	462e      	mov	r6, r5
 800b446:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b44a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800b44e:	f017 0708 	ands.w	r7, r7, #8
 800b452:	d1f7      	bne.n	800b444 <_strtol_l.constprop.0+0x20>
 800b454:	2c2d      	cmp	r4, #45	; 0x2d
 800b456:	d132      	bne.n	800b4be <_strtol_l.constprop.0+0x9a>
 800b458:	782c      	ldrb	r4, [r5, #0]
 800b45a:	2701      	movs	r7, #1
 800b45c:	1cb5      	adds	r5, r6, #2
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d05b      	beq.n	800b51a <_strtol_l.constprop.0+0xf6>
 800b462:	2b10      	cmp	r3, #16
 800b464:	d109      	bne.n	800b47a <_strtol_l.constprop.0+0x56>
 800b466:	2c30      	cmp	r4, #48	; 0x30
 800b468:	d107      	bne.n	800b47a <_strtol_l.constprop.0+0x56>
 800b46a:	782c      	ldrb	r4, [r5, #0]
 800b46c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800b470:	2c58      	cmp	r4, #88	; 0x58
 800b472:	d14d      	bne.n	800b510 <_strtol_l.constprop.0+0xec>
 800b474:	786c      	ldrb	r4, [r5, #1]
 800b476:	2310      	movs	r3, #16
 800b478:	3502      	adds	r5, #2
 800b47a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800b47e:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800b482:	f04f 0e00 	mov.w	lr, #0
 800b486:	fbb8 f9f3 	udiv	r9, r8, r3
 800b48a:	4676      	mov	r6, lr
 800b48c:	fb03 8a19 	mls	sl, r3, r9, r8
 800b490:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800b494:	f1bc 0f09 	cmp.w	ip, #9
 800b498:	d816      	bhi.n	800b4c8 <_strtol_l.constprop.0+0xa4>
 800b49a:	4664      	mov	r4, ip
 800b49c:	42a3      	cmp	r3, r4
 800b49e:	dd24      	ble.n	800b4ea <_strtol_l.constprop.0+0xc6>
 800b4a0:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 800b4a4:	d008      	beq.n	800b4b8 <_strtol_l.constprop.0+0x94>
 800b4a6:	45b1      	cmp	r9, r6
 800b4a8:	d31c      	bcc.n	800b4e4 <_strtol_l.constprop.0+0xc0>
 800b4aa:	d101      	bne.n	800b4b0 <_strtol_l.constprop.0+0x8c>
 800b4ac:	45a2      	cmp	sl, r4
 800b4ae:	db19      	blt.n	800b4e4 <_strtol_l.constprop.0+0xc0>
 800b4b0:	fb06 4603 	mla	r6, r6, r3, r4
 800b4b4:	f04f 0e01 	mov.w	lr, #1
 800b4b8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b4bc:	e7e8      	b.n	800b490 <_strtol_l.constprop.0+0x6c>
 800b4be:	2c2b      	cmp	r4, #43	; 0x2b
 800b4c0:	bf04      	itt	eq
 800b4c2:	782c      	ldrbeq	r4, [r5, #0]
 800b4c4:	1cb5      	addeq	r5, r6, #2
 800b4c6:	e7ca      	b.n	800b45e <_strtol_l.constprop.0+0x3a>
 800b4c8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800b4cc:	f1bc 0f19 	cmp.w	ip, #25
 800b4d0:	d801      	bhi.n	800b4d6 <_strtol_l.constprop.0+0xb2>
 800b4d2:	3c37      	subs	r4, #55	; 0x37
 800b4d4:	e7e2      	b.n	800b49c <_strtol_l.constprop.0+0x78>
 800b4d6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800b4da:	f1bc 0f19 	cmp.w	ip, #25
 800b4de:	d804      	bhi.n	800b4ea <_strtol_l.constprop.0+0xc6>
 800b4e0:	3c57      	subs	r4, #87	; 0x57
 800b4e2:	e7db      	b.n	800b49c <_strtol_l.constprop.0+0x78>
 800b4e4:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 800b4e8:	e7e6      	b.n	800b4b8 <_strtol_l.constprop.0+0x94>
 800b4ea:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 800b4ee:	d105      	bne.n	800b4fc <_strtol_l.constprop.0+0xd8>
 800b4f0:	2322      	movs	r3, #34	; 0x22
 800b4f2:	6003      	str	r3, [r0, #0]
 800b4f4:	4646      	mov	r6, r8
 800b4f6:	b942      	cbnz	r2, 800b50a <_strtol_l.constprop.0+0xe6>
 800b4f8:	4630      	mov	r0, r6
 800b4fa:	e79e      	b.n	800b43a <_strtol_l.constprop.0+0x16>
 800b4fc:	b107      	cbz	r7, 800b500 <_strtol_l.constprop.0+0xdc>
 800b4fe:	4276      	negs	r6, r6
 800b500:	2a00      	cmp	r2, #0
 800b502:	d0f9      	beq.n	800b4f8 <_strtol_l.constprop.0+0xd4>
 800b504:	f1be 0f00 	cmp.w	lr, #0
 800b508:	d000      	beq.n	800b50c <_strtol_l.constprop.0+0xe8>
 800b50a:	1e69      	subs	r1, r5, #1
 800b50c:	6011      	str	r1, [r2, #0]
 800b50e:	e7f3      	b.n	800b4f8 <_strtol_l.constprop.0+0xd4>
 800b510:	2430      	movs	r4, #48	; 0x30
 800b512:	2b00      	cmp	r3, #0
 800b514:	d1b1      	bne.n	800b47a <_strtol_l.constprop.0+0x56>
 800b516:	2308      	movs	r3, #8
 800b518:	e7af      	b.n	800b47a <_strtol_l.constprop.0+0x56>
 800b51a:	2c30      	cmp	r4, #48	; 0x30
 800b51c:	d0a5      	beq.n	800b46a <_strtol_l.constprop.0+0x46>
 800b51e:	230a      	movs	r3, #10
 800b520:	e7ab      	b.n	800b47a <_strtol_l.constprop.0+0x56>
 800b522:	bf00      	nop
 800b524:	0800ca99 	.word	0x0800ca99

0800b528 <_strtol_r>:
 800b528:	f7ff bf7c 	b.w	800b424 <_strtol_l.constprop.0>

0800b52c <__ssputs_r>:
 800b52c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b530:	688e      	ldr	r6, [r1, #8]
 800b532:	461f      	mov	r7, r3
 800b534:	42be      	cmp	r6, r7
 800b536:	680b      	ldr	r3, [r1, #0]
 800b538:	4682      	mov	sl, r0
 800b53a:	460c      	mov	r4, r1
 800b53c:	4690      	mov	r8, r2
 800b53e:	d82c      	bhi.n	800b59a <__ssputs_r+0x6e>
 800b540:	898a      	ldrh	r2, [r1, #12]
 800b542:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b546:	d026      	beq.n	800b596 <__ssputs_r+0x6a>
 800b548:	6965      	ldr	r5, [r4, #20]
 800b54a:	6909      	ldr	r1, [r1, #16]
 800b54c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b550:	eba3 0901 	sub.w	r9, r3, r1
 800b554:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b558:	1c7b      	adds	r3, r7, #1
 800b55a:	444b      	add	r3, r9
 800b55c:	106d      	asrs	r5, r5, #1
 800b55e:	429d      	cmp	r5, r3
 800b560:	bf38      	it	cc
 800b562:	461d      	movcc	r5, r3
 800b564:	0553      	lsls	r3, r2, #21
 800b566:	d527      	bpl.n	800b5b8 <__ssputs_r+0x8c>
 800b568:	4629      	mov	r1, r5
 800b56a:	f7fe fc0f 	bl	8009d8c <_malloc_r>
 800b56e:	4606      	mov	r6, r0
 800b570:	b360      	cbz	r0, 800b5cc <__ssputs_r+0xa0>
 800b572:	6921      	ldr	r1, [r4, #16]
 800b574:	464a      	mov	r2, r9
 800b576:	f7fd fd04 	bl	8008f82 <memcpy>
 800b57a:	89a3      	ldrh	r3, [r4, #12]
 800b57c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b580:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b584:	81a3      	strh	r3, [r4, #12]
 800b586:	6126      	str	r6, [r4, #16]
 800b588:	6165      	str	r5, [r4, #20]
 800b58a:	444e      	add	r6, r9
 800b58c:	eba5 0509 	sub.w	r5, r5, r9
 800b590:	6026      	str	r6, [r4, #0]
 800b592:	60a5      	str	r5, [r4, #8]
 800b594:	463e      	mov	r6, r7
 800b596:	42be      	cmp	r6, r7
 800b598:	d900      	bls.n	800b59c <__ssputs_r+0x70>
 800b59a:	463e      	mov	r6, r7
 800b59c:	6820      	ldr	r0, [r4, #0]
 800b59e:	4632      	mov	r2, r6
 800b5a0:	4641      	mov	r1, r8
 800b5a2:	f000 f9c9 	bl	800b938 <memmove>
 800b5a6:	68a3      	ldr	r3, [r4, #8]
 800b5a8:	1b9b      	subs	r3, r3, r6
 800b5aa:	60a3      	str	r3, [r4, #8]
 800b5ac:	6823      	ldr	r3, [r4, #0]
 800b5ae:	4433      	add	r3, r6
 800b5b0:	6023      	str	r3, [r4, #0]
 800b5b2:	2000      	movs	r0, #0
 800b5b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5b8:	462a      	mov	r2, r5
 800b5ba:	f000 fd9e 	bl	800c0fa <_realloc_r>
 800b5be:	4606      	mov	r6, r0
 800b5c0:	2800      	cmp	r0, #0
 800b5c2:	d1e0      	bne.n	800b586 <__ssputs_r+0x5a>
 800b5c4:	6921      	ldr	r1, [r4, #16]
 800b5c6:	4650      	mov	r0, sl
 800b5c8:	f7fe fb6c 	bl	8009ca4 <_free_r>
 800b5cc:	230c      	movs	r3, #12
 800b5ce:	f8ca 3000 	str.w	r3, [sl]
 800b5d2:	89a3      	ldrh	r3, [r4, #12]
 800b5d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b5d8:	81a3      	strh	r3, [r4, #12]
 800b5da:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b5de:	e7e9      	b.n	800b5b4 <__ssputs_r+0x88>

0800b5e0 <_svfiprintf_r>:
 800b5e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5e4:	4698      	mov	r8, r3
 800b5e6:	898b      	ldrh	r3, [r1, #12]
 800b5e8:	061b      	lsls	r3, r3, #24
 800b5ea:	b09d      	sub	sp, #116	; 0x74
 800b5ec:	4607      	mov	r7, r0
 800b5ee:	460d      	mov	r5, r1
 800b5f0:	4614      	mov	r4, r2
 800b5f2:	d50e      	bpl.n	800b612 <_svfiprintf_r+0x32>
 800b5f4:	690b      	ldr	r3, [r1, #16]
 800b5f6:	b963      	cbnz	r3, 800b612 <_svfiprintf_r+0x32>
 800b5f8:	2140      	movs	r1, #64	; 0x40
 800b5fa:	f7fe fbc7 	bl	8009d8c <_malloc_r>
 800b5fe:	6028      	str	r0, [r5, #0]
 800b600:	6128      	str	r0, [r5, #16]
 800b602:	b920      	cbnz	r0, 800b60e <_svfiprintf_r+0x2e>
 800b604:	230c      	movs	r3, #12
 800b606:	603b      	str	r3, [r7, #0]
 800b608:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b60c:	e0d0      	b.n	800b7b0 <_svfiprintf_r+0x1d0>
 800b60e:	2340      	movs	r3, #64	; 0x40
 800b610:	616b      	str	r3, [r5, #20]
 800b612:	2300      	movs	r3, #0
 800b614:	9309      	str	r3, [sp, #36]	; 0x24
 800b616:	2320      	movs	r3, #32
 800b618:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b61c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b620:	2330      	movs	r3, #48	; 0x30
 800b622:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b7c8 <_svfiprintf_r+0x1e8>
 800b626:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b62a:	f04f 0901 	mov.w	r9, #1
 800b62e:	4623      	mov	r3, r4
 800b630:	469a      	mov	sl, r3
 800b632:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b636:	b10a      	cbz	r2, 800b63c <_svfiprintf_r+0x5c>
 800b638:	2a25      	cmp	r2, #37	; 0x25
 800b63a:	d1f9      	bne.n	800b630 <_svfiprintf_r+0x50>
 800b63c:	ebba 0b04 	subs.w	fp, sl, r4
 800b640:	d00b      	beq.n	800b65a <_svfiprintf_r+0x7a>
 800b642:	465b      	mov	r3, fp
 800b644:	4622      	mov	r2, r4
 800b646:	4629      	mov	r1, r5
 800b648:	4638      	mov	r0, r7
 800b64a:	f7ff ff6f 	bl	800b52c <__ssputs_r>
 800b64e:	3001      	adds	r0, #1
 800b650:	f000 80a9 	beq.w	800b7a6 <_svfiprintf_r+0x1c6>
 800b654:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b656:	445a      	add	r2, fp
 800b658:	9209      	str	r2, [sp, #36]	; 0x24
 800b65a:	f89a 3000 	ldrb.w	r3, [sl]
 800b65e:	2b00      	cmp	r3, #0
 800b660:	f000 80a1 	beq.w	800b7a6 <_svfiprintf_r+0x1c6>
 800b664:	2300      	movs	r3, #0
 800b666:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b66a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b66e:	f10a 0a01 	add.w	sl, sl, #1
 800b672:	9304      	str	r3, [sp, #16]
 800b674:	9307      	str	r3, [sp, #28]
 800b676:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b67a:	931a      	str	r3, [sp, #104]	; 0x68
 800b67c:	4654      	mov	r4, sl
 800b67e:	2205      	movs	r2, #5
 800b680:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b684:	4850      	ldr	r0, [pc, #320]	; (800b7c8 <_svfiprintf_r+0x1e8>)
 800b686:	f7f4 fdab 	bl	80001e0 <memchr>
 800b68a:	9a04      	ldr	r2, [sp, #16]
 800b68c:	b9d8      	cbnz	r0, 800b6c6 <_svfiprintf_r+0xe6>
 800b68e:	06d0      	lsls	r0, r2, #27
 800b690:	bf44      	itt	mi
 800b692:	2320      	movmi	r3, #32
 800b694:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b698:	0711      	lsls	r1, r2, #28
 800b69a:	bf44      	itt	mi
 800b69c:	232b      	movmi	r3, #43	; 0x2b
 800b69e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b6a2:	f89a 3000 	ldrb.w	r3, [sl]
 800b6a6:	2b2a      	cmp	r3, #42	; 0x2a
 800b6a8:	d015      	beq.n	800b6d6 <_svfiprintf_r+0xf6>
 800b6aa:	9a07      	ldr	r2, [sp, #28]
 800b6ac:	4654      	mov	r4, sl
 800b6ae:	2000      	movs	r0, #0
 800b6b0:	f04f 0c0a 	mov.w	ip, #10
 800b6b4:	4621      	mov	r1, r4
 800b6b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b6ba:	3b30      	subs	r3, #48	; 0x30
 800b6bc:	2b09      	cmp	r3, #9
 800b6be:	d94d      	bls.n	800b75c <_svfiprintf_r+0x17c>
 800b6c0:	b1b0      	cbz	r0, 800b6f0 <_svfiprintf_r+0x110>
 800b6c2:	9207      	str	r2, [sp, #28]
 800b6c4:	e014      	b.n	800b6f0 <_svfiprintf_r+0x110>
 800b6c6:	eba0 0308 	sub.w	r3, r0, r8
 800b6ca:	fa09 f303 	lsl.w	r3, r9, r3
 800b6ce:	4313      	orrs	r3, r2
 800b6d0:	9304      	str	r3, [sp, #16]
 800b6d2:	46a2      	mov	sl, r4
 800b6d4:	e7d2      	b.n	800b67c <_svfiprintf_r+0x9c>
 800b6d6:	9b03      	ldr	r3, [sp, #12]
 800b6d8:	1d19      	adds	r1, r3, #4
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	9103      	str	r1, [sp, #12]
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	bfbb      	ittet	lt
 800b6e2:	425b      	neglt	r3, r3
 800b6e4:	f042 0202 	orrlt.w	r2, r2, #2
 800b6e8:	9307      	strge	r3, [sp, #28]
 800b6ea:	9307      	strlt	r3, [sp, #28]
 800b6ec:	bfb8      	it	lt
 800b6ee:	9204      	strlt	r2, [sp, #16]
 800b6f0:	7823      	ldrb	r3, [r4, #0]
 800b6f2:	2b2e      	cmp	r3, #46	; 0x2e
 800b6f4:	d10c      	bne.n	800b710 <_svfiprintf_r+0x130>
 800b6f6:	7863      	ldrb	r3, [r4, #1]
 800b6f8:	2b2a      	cmp	r3, #42	; 0x2a
 800b6fa:	d134      	bne.n	800b766 <_svfiprintf_r+0x186>
 800b6fc:	9b03      	ldr	r3, [sp, #12]
 800b6fe:	1d1a      	adds	r2, r3, #4
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	9203      	str	r2, [sp, #12]
 800b704:	2b00      	cmp	r3, #0
 800b706:	bfb8      	it	lt
 800b708:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b70c:	3402      	adds	r4, #2
 800b70e:	9305      	str	r3, [sp, #20]
 800b710:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800b7d8 <_svfiprintf_r+0x1f8>
 800b714:	7821      	ldrb	r1, [r4, #0]
 800b716:	2203      	movs	r2, #3
 800b718:	4650      	mov	r0, sl
 800b71a:	f7f4 fd61 	bl	80001e0 <memchr>
 800b71e:	b138      	cbz	r0, 800b730 <_svfiprintf_r+0x150>
 800b720:	9b04      	ldr	r3, [sp, #16]
 800b722:	eba0 000a 	sub.w	r0, r0, sl
 800b726:	2240      	movs	r2, #64	; 0x40
 800b728:	4082      	lsls	r2, r0
 800b72a:	4313      	orrs	r3, r2
 800b72c:	3401      	adds	r4, #1
 800b72e:	9304      	str	r3, [sp, #16]
 800b730:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b734:	4825      	ldr	r0, [pc, #148]	; (800b7cc <_svfiprintf_r+0x1ec>)
 800b736:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b73a:	2206      	movs	r2, #6
 800b73c:	f7f4 fd50 	bl	80001e0 <memchr>
 800b740:	2800      	cmp	r0, #0
 800b742:	d038      	beq.n	800b7b6 <_svfiprintf_r+0x1d6>
 800b744:	4b22      	ldr	r3, [pc, #136]	; (800b7d0 <_svfiprintf_r+0x1f0>)
 800b746:	bb1b      	cbnz	r3, 800b790 <_svfiprintf_r+0x1b0>
 800b748:	9b03      	ldr	r3, [sp, #12]
 800b74a:	3307      	adds	r3, #7
 800b74c:	f023 0307 	bic.w	r3, r3, #7
 800b750:	3308      	adds	r3, #8
 800b752:	9303      	str	r3, [sp, #12]
 800b754:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b756:	4433      	add	r3, r6
 800b758:	9309      	str	r3, [sp, #36]	; 0x24
 800b75a:	e768      	b.n	800b62e <_svfiprintf_r+0x4e>
 800b75c:	fb0c 3202 	mla	r2, ip, r2, r3
 800b760:	460c      	mov	r4, r1
 800b762:	2001      	movs	r0, #1
 800b764:	e7a6      	b.n	800b6b4 <_svfiprintf_r+0xd4>
 800b766:	2300      	movs	r3, #0
 800b768:	3401      	adds	r4, #1
 800b76a:	9305      	str	r3, [sp, #20]
 800b76c:	4619      	mov	r1, r3
 800b76e:	f04f 0c0a 	mov.w	ip, #10
 800b772:	4620      	mov	r0, r4
 800b774:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b778:	3a30      	subs	r2, #48	; 0x30
 800b77a:	2a09      	cmp	r2, #9
 800b77c:	d903      	bls.n	800b786 <_svfiprintf_r+0x1a6>
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d0c6      	beq.n	800b710 <_svfiprintf_r+0x130>
 800b782:	9105      	str	r1, [sp, #20]
 800b784:	e7c4      	b.n	800b710 <_svfiprintf_r+0x130>
 800b786:	fb0c 2101 	mla	r1, ip, r1, r2
 800b78a:	4604      	mov	r4, r0
 800b78c:	2301      	movs	r3, #1
 800b78e:	e7f0      	b.n	800b772 <_svfiprintf_r+0x192>
 800b790:	ab03      	add	r3, sp, #12
 800b792:	9300      	str	r3, [sp, #0]
 800b794:	462a      	mov	r2, r5
 800b796:	4b0f      	ldr	r3, [pc, #60]	; (800b7d4 <_svfiprintf_r+0x1f4>)
 800b798:	a904      	add	r1, sp, #16
 800b79a:	4638      	mov	r0, r7
 800b79c:	f7fc fc76 	bl	800808c <_printf_float>
 800b7a0:	1c42      	adds	r2, r0, #1
 800b7a2:	4606      	mov	r6, r0
 800b7a4:	d1d6      	bne.n	800b754 <_svfiprintf_r+0x174>
 800b7a6:	89ab      	ldrh	r3, [r5, #12]
 800b7a8:	065b      	lsls	r3, r3, #25
 800b7aa:	f53f af2d 	bmi.w	800b608 <_svfiprintf_r+0x28>
 800b7ae:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b7b0:	b01d      	add	sp, #116	; 0x74
 800b7b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7b6:	ab03      	add	r3, sp, #12
 800b7b8:	9300      	str	r3, [sp, #0]
 800b7ba:	462a      	mov	r2, r5
 800b7bc:	4b05      	ldr	r3, [pc, #20]	; (800b7d4 <_svfiprintf_r+0x1f4>)
 800b7be:	a904      	add	r1, sp, #16
 800b7c0:	4638      	mov	r0, r7
 800b7c2:	f7fc ff07 	bl	80085d4 <_printf_i>
 800b7c6:	e7eb      	b.n	800b7a0 <_svfiprintf_r+0x1c0>
 800b7c8:	0800cb99 	.word	0x0800cb99
 800b7cc:	0800cba3 	.word	0x0800cba3
 800b7d0:	0800808d 	.word	0x0800808d
 800b7d4:	0800b52d 	.word	0x0800b52d
 800b7d8:	0800cb9f 	.word	0x0800cb9f

0800b7dc <__sflush_r>:
 800b7dc:	898a      	ldrh	r2, [r1, #12]
 800b7de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7e2:	4605      	mov	r5, r0
 800b7e4:	0710      	lsls	r0, r2, #28
 800b7e6:	460c      	mov	r4, r1
 800b7e8:	d458      	bmi.n	800b89c <__sflush_r+0xc0>
 800b7ea:	684b      	ldr	r3, [r1, #4]
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	dc05      	bgt.n	800b7fc <__sflush_r+0x20>
 800b7f0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	dc02      	bgt.n	800b7fc <__sflush_r+0x20>
 800b7f6:	2000      	movs	r0, #0
 800b7f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b7fe:	2e00      	cmp	r6, #0
 800b800:	d0f9      	beq.n	800b7f6 <__sflush_r+0x1a>
 800b802:	2300      	movs	r3, #0
 800b804:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b808:	682f      	ldr	r7, [r5, #0]
 800b80a:	6a21      	ldr	r1, [r4, #32]
 800b80c:	602b      	str	r3, [r5, #0]
 800b80e:	d032      	beq.n	800b876 <__sflush_r+0x9a>
 800b810:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b812:	89a3      	ldrh	r3, [r4, #12]
 800b814:	075a      	lsls	r2, r3, #29
 800b816:	d505      	bpl.n	800b824 <__sflush_r+0x48>
 800b818:	6863      	ldr	r3, [r4, #4]
 800b81a:	1ac0      	subs	r0, r0, r3
 800b81c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b81e:	b10b      	cbz	r3, 800b824 <__sflush_r+0x48>
 800b820:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b822:	1ac0      	subs	r0, r0, r3
 800b824:	2300      	movs	r3, #0
 800b826:	4602      	mov	r2, r0
 800b828:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b82a:	6a21      	ldr	r1, [r4, #32]
 800b82c:	4628      	mov	r0, r5
 800b82e:	47b0      	blx	r6
 800b830:	1c43      	adds	r3, r0, #1
 800b832:	89a3      	ldrh	r3, [r4, #12]
 800b834:	d106      	bne.n	800b844 <__sflush_r+0x68>
 800b836:	6829      	ldr	r1, [r5, #0]
 800b838:	291d      	cmp	r1, #29
 800b83a:	d82b      	bhi.n	800b894 <__sflush_r+0xb8>
 800b83c:	4a29      	ldr	r2, [pc, #164]	; (800b8e4 <__sflush_r+0x108>)
 800b83e:	410a      	asrs	r2, r1
 800b840:	07d6      	lsls	r6, r2, #31
 800b842:	d427      	bmi.n	800b894 <__sflush_r+0xb8>
 800b844:	2200      	movs	r2, #0
 800b846:	6062      	str	r2, [r4, #4]
 800b848:	04d9      	lsls	r1, r3, #19
 800b84a:	6922      	ldr	r2, [r4, #16]
 800b84c:	6022      	str	r2, [r4, #0]
 800b84e:	d504      	bpl.n	800b85a <__sflush_r+0x7e>
 800b850:	1c42      	adds	r2, r0, #1
 800b852:	d101      	bne.n	800b858 <__sflush_r+0x7c>
 800b854:	682b      	ldr	r3, [r5, #0]
 800b856:	b903      	cbnz	r3, 800b85a <__sflush_r+0x7e>
 800b858:	6560      	str	r0, [r4, #84]	; 0x54
 800b85a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b85c:	602f      	str	r7, [r5, #0]
 800b85e:	2900      	cmp	r1, #0
 800b860:	d0c9      	beq.n	800b7f6 <__sflush_r+0x1a>
 800b862:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b866:	4299      	cmp	r1, r3
 800b868:	d002      	beq.n	800b870 <__sflush_r+0x94>
 800b86a:	4628      	mov	r0, r5
 800b86c:	f7fe fa1a 	bl	8009ca4 <_free_r>
 800b870:	2000      	movs	r0, #0
 800b872:	6360      	str	r0, [r4, #52]	; 0x34
 800b874:	e7c0      	b.n	800b7f8 <__sflush_r+0x1c>
 800b876:	2301      	movs	r3, #1
 800b878:	4628      	mov	r0, r5
 800b87a:	47b0      	blx	r6
 800b87c:	1c41      	adds	r1, r0, #1
 800b87e:	d1c8      	bne.n	800b812 <__sflush_r+0x36>
 800b880:	682b      	ldr	r3, [r5, #0]
 800b882:	2b00      	cmp	r3, #0
 800b884:	d0c5      	beq.n	800b812 <__sflush_r+0x36>
 800b886:	2b1d      	cmp	r3, #29
 800b888:	d001      	beq.n	800b88e <__sflush_r+0xb2>
 800b88a:	2b16      	cmp	r3, #22
 800b88c:	d101      	bne.n	800b892 <__sflush_r+0xb6>
 800b88e:	602f      	str	r7, [r5, #0]
 800b890:	e7b1      	b.n	800b7f6 <__sflush_r+0x1a>
 800b892:	89a3      	ldrh	r3, [r4, #12]
 800b894:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b898:	81a3      	strh	r3, [r4, #12]
 800b89a:	e7ad      	b.n	800b7f8 <__sflush_r+0x1c>
 800b89c:	690f      	ldr	r7, [r1, #16]
 800b89e:	2f00      	cmp	r7, #0
 800b8a0:	d0a9      	beq.n	800b7f6 <__sflush_r+0x1a>
 800b8a2:	0793      	lsls	r3, r2, #30
 800b8a4:	680e      	ldr	r6, [r1, #0]
 800b8a6:	bf08      	it	eq
 800b8a8:	694b      	ldreq	r3, [r1, #20]
 800b8aa:	600f      	str	r7, [r1, #0]
 800b8ac:	bf18      	it	ne
 800b8ae:	2300      	movne	r3, #0
 800b8b0:	eba6 0807 	sub.w	r8, r6, r7
 800b8b4:	608b      	str	r3, [r1, #8]
 800b8b6:	f1b8 0f00 	cmp.w	r8, #0
 800b8ba:	dd9c      	ble.n	800b7f6 <__sflush_r+0x1a>
 800b8bc:	6a21      	ldr	r1, [r4, #32]
 800b8be:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b8c0:	4643      	mov	r3, r8
 800b8c2:	463a      	mov	r2, r7
 800b8c4:	4628      	mov	r0, r5
 800b8c6:	47b0      	blx	r6
 800b8c8:	2800      	cmp	r0, #0
 800b8ca:	dc06      	bgt.n	800b8da <__sflush_r+0xfe>
 800b8cc:	89a3      	ldrh	r3, [r4, #12]
 800b8ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b8d2:	81a3      	strh	r3, [r4, #12]
 800b8d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b8d8:	e78e      	b.n	800b7f8 <__sflush_r+0x1c>
 800b8da:	4407      	add	r7, r0
 800b8dc:	eba8 0800 	sub.w	r8, r8, r0
 800b8e0:	e7e9      	b.n	800b8b6 <__sflush_r+0xda>
 800b8e2:	bf00      	nop
 800b8e4:	dfbffffe 	.word	0xdfbffffe

0800b8e8 <_fflush_r>:
 800b8e8:	b538      	push	{r3, r4, r5, lr}
 800b8ea:	690b      	ldr	r3, [r1, #16]
 800b8ec:	4605      	mov	r5, r0
 800b8ee:	460c      	mov	r4, r1
 800b8f0:	b913      	cbnz	r3, 800b8f8 <_fflush_r+0x10>
 800b8f2:	2500      	movs	r5, #0
 800b8f4:	4628      	mov	r0, r5
 800b8f6:	bd38      	pop	{r3, r4, r5, pc}
 800b8f8:	b118      	cbz	r0, 800b902 <_fflush_r+0x1a>
 800b8fa:	6a03      	ldr	r3, [r0, #32]
 800b8fc:	b90b      	cbnz	r3, 800b902 <_fflush_r+0x1a>
 800b8fe:	f7fd fa27 	bl	8008d50 <__sinit>
 800b902:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b906:	2b00      	cmp	r3, #0
 800b908:	d0f3      	beq.n	800b8f2 <_fflush_r+0xa>
 800b90a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b90c:	07d0      	lsls	r0, r2, #31
 800b90e:	d404      	bmi.n	800b91a <_fflush_r+0x32>
 800b910:	0599      	lsls	r1, r3, #22
 800b912:	d402      	bmi.n	800b91a <_fflush_r+0x32>
 800b914:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b916:	f7fd fb32 	bl	8008f7e <__retarget_lock_acquire_recursive>
 800b91a:	4628      	mov	r0, r5
 800b91c:	4621      	mov	r1, r4
 800b91e:	f7ff ff5d 	bl	800b7dc <__sflush_r>
 800b922:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b924:	07da      	lsls	r2, r3, #31
 800b926:	4605      	mov	r5, r0
 800b928:	d4e4      	bmi.n	800b8f4 <_fflush_r+0xc>
 800b92a:	89a3      	ldrh	r3, [r4, #12]
 800b92c:	059b      	lsls	r3, r3, #22
 800b92e:	d4e1      	bmi.n	800b8f4 <_fflush_r+0xc>
 800b930:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b932:	f7fd fb25 	bl	8008f80 <__retarget_lock_release_recursive>
 800b936:	e7dd      	b.n	800b8f4 <_fflush_r+0xc>

0800b938 <memmove>:
 800b938:	4288      	cmp	r0, r1
 800b93a:	b510      	push	{r4, lr}
 800b93c:	eb01 0402 	add.w	r4, r1, r2
 800b940:	d902      	bls.n	800b948 <memmove+0x10>
 800b942:	4284      	cmp	r4, r0
 800b944:	4623      	mov	r3, r4
 800b946:	d807      	bhi.n	800b958 <memmove+0x20>
 800b948:	1e43      	subs	r3, r0, #1
 800b94a:	42a1      	cmp	r1, r4
 800b94c:	d008      	beq.n	800b960 <memmove+0x28>
 800b94e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b952:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b956:	e7f8      	b.n	800b94a <memmove+0x12>
 800b958:	4402      	add	r2, r0
 800b95a:	4601      	mov	r1, r0
 800b95c:	428a      	cmp	r2, r1
 800b95e:	d100      	bne.n	800b962 <memmove+0x2a>
 800b960:	bd10      	pop	{r4, pc}
 800b962:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b966:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b96a:	e7f7      	b.n	800b95c <memmove+0x24>

0800b96c <strncmp>:
 800b96c:	b510      	push	{r4, lr}
 800b96e:	b16a      	cbz	r2, 800b98c <strncmp+0x20>
 800b970:	3901      	subs	r1, #1
 800b972:	1884      	adds	r4, r0, r2
 800b974:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b978:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b97c:	429a      	cmp	r2, r3
 800b97e:	d103      	bne.n	800b988 <strncmp+0x1c>
 800b980:	42a0      	cmp	r0, r4
 800b982:	d001      	beq.n	800b988 <strncmp+0x1c>
 800b984:	2a00      	cmp	r2, #0
 800b986:	d1f5      	bne.n	800b974 <strncmp+0x8>
 800b988:	1ad0      	subs	r0, r2, r3
 800b98a:	bd10      	pop	{r4, pc}
 800b98c:	4610      	mov	r0, r2
 800b98e:	e7fc      	b.n	800b98a <strncmp+0x1e>

0800b990 <_sbrk_r>:
 800b990:	b538      	push	{r3, r4, r5, lr}
 800b992:	4d06      	ldr	r5, [pc, #24]	; (800b9ac <_sbrk_r+0x1c>)
 800b994:	2300      	movs	r3, #0
 800b996:	4604      	mov	r4, r0
 800b998:	4608      	mov	r0, r1
 800b99a:	602b      	str	r3, [r5, #0]
 800b99c:	f7f6 f81a 	bl	80019d4 <_sbrk>
 800b9a0:	1c43      	adds	r3, r0, #1
 800b9a2:	d102      	bne.n	800b9aa <_sbrk_r+0x1a>
 800b9a4:	682b      	ldr	r3, [r5, #0]
 800b9a6:	b103      	cbz	r3, 800b9aa <_sbrk_r+0x1a>
 800b9a8:	6023      	str	r3, [r4, #0]
 800b9aa:	bd38      	pop	{r3, r4, r5, pc}
 800b9ac:	20004d74 	.word	0x20004d74

0800b9b0 <nan>:
 800b9b0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b9b8 <nan+0x8>
 800b9b4:	4770      	bx	lr
 800b9b6:	bf00      	nop
 800b9b8:	00000000 	.word	0x00000000
 800b9bc:	7ff80000 	.word	0x7ff80000

0800b9c0 <__assert_func>:
 800b9c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b9c2:	4614      	mov	r4, r2
 800b9c4:	461a      	mov	r2, r3
 800b9c6:	4b09      	ldr	r3, [pc, #36]	; (800b9ec <__assert_func+0x2c>)
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	4605      	mov	r5, r0
 800b9cc:	68d8      	ldr	r0, [r3, #12]
 800b9ce:	b14c      	cbz	r4, 800b9e4 <__assert_func+0x24>
 800b9d0:	4b07      	ldr	r3, [pc, #28]	; (800b9f0 <__assert_func+0x30>)
 800b9d2:	9100      	str	r1, [sp, #0]
 800b9d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b9d8:	4906      	ldr	r1, [pc, #24]	; (800b9f4 <__assert_func+0x34>)
 800b9da:	462b      	mov	r3, r5
 800b9dc:	f000 fbca 	bl	800c174 <fiprintf>
 800b9e0:	f000 fbda 	bl	800c198 <abort>
 800b9e4:	4b04      	ldr	r3, [pc, #16]	; (800b9f8 <__assert_func+0x38>)
 800b9e6:	461c      	mov	r4, r3
 800b9e8:	e7f3      	b.n	800b9d2 <__assert_func+0x12>
 800b9ea:	bf00      	nop
 800b9ec:	20000068 	.word	0x20000068
 800b9f0:	0800cbb2 	.word	0x0800cbb2
 800b9f4:	0800cbbf 	.word	0x0800cbbf
 800b9f8:	0800cbed 	.word	0x0800cbed

0800b9fc <_calloc_r>:
 800b9fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b9fe:	fba1 2402 	umull	r2, r4, r1, r2
 800ba02:	b94c      	cbnz	r4, 800ba18 <_calloc_r+0x1c>
 800ba04:	4611      	mov	r1, r2
 800ba06:	9201      	str	r2, [sp, #4]
 800ba08:	f7fe f9c0 	bl	8009d8c <_malloc_r>
 800ba0c:	9a01      	ldr	r2, [sp, #4]
 800ba0e:	4605      	mov	r5, r0
 800ba10:	b930      	cbnz	r0, 800ba20 <_calloc_r+0x24>
 800ba12:	4628      	mov	r0, r5
 800ba14:	b003      	add	sp, #12
 800ba16:	bd30      	pop	{r4, r5, pc}
 800ba18:	220c      	movs	r2, #12
 800ba1a:	6002      	str	r2, [r0, #0]
 800ba1c:	2500      	movs	r5, #0
 800ba1e:	e7f8      	b.n	800ba12 <_calloc_r+0x16>
 800ba20:	4621      	mov	r1, r4
 800ba22:	f7fd fa2e 	bl	8008e82 <memset>
 800ba26:	e7f4      	b.n	800ba12 <_calloc_r+0x16>

0800ba28 <rshift>:
 800ba28:	6903      	ldr	r3, [r0, #16]
 800ba2a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ba2e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ba32:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ba36:	f100 0414 	add.w	r4, r0, #20
 800ba3a:	dd45      	ble.n	800bac8 <rshift+0xa0>
 800ba3c:	f011 011f 	ands.w	r1, r1, #31
 800ba40:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ba44:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ba48:	d10c      	bne.n	800ba64 <rshift+0x3c>
 800ba4a:	f100 0710 	add.w	r7, r0, #16
 800ba4e:	4629      	mov	r1, r5
 800ba50:	42b1      	cmp	r1, r6
 800ba52:	d334      	bcc.n	800babe <rshift+0x96>
 800ba54:	1a9b      	subs	r3, r3, r2
 800ba56:	009b      	lsls	r3, r3, #2
 800ba58:	1eea      	subs	r2, r5, #3
 800ba5a:	4296      	cmp	r6, r2
 800ba5c:	bf38      	it	cc
 800ba5e:	2300      	movcc	r3, #0
 800ba60:	4423      	add	r3, r4
 800ba62:	e015      	b.n	800ba90 <rshift+0x68>
 800ba64:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ba68:	f1c1 0820 	rsb	r8, r1, #32
 800ba6c:	40cf      	lsrs	r7, r1
 800ba6e:	f105 0e04 	add.w	lr, r5, #4
 800ba72:	46a1      	mov	r9, r4
 800ba74:	4576      	cmp	r6, lr
 800ba76:	46f4      	mov	ip, lr
 800ba78:	d815      	bhi.n	800baa6 <rshift+0x7e>
 800ba7a:	1a9a      	subs	r2, r3, r2
 800ba7c:	0092      	lsls	r2, r2, #2
 800ba7e:	3a04      	subs	r2, #4
 800ba80:	3501      	adds	r5, #1
 800ba82:	42ae      	cmp	r6, r5
 800ba84:	bf38      	it	cc
 800ba86:	2200      	movcc	r2, #0
 800ba88:	18a3      	adds	r3, r4, r2
 800ba8a:	50a7      	str	r7, [r4, r2]
 800ba8c:	b107      	cbz	r7, 800ba90 <rshift+0x68>
 800ba8e:	3304      	adds	r3, #4
 800ba90:	1b1a      	subs	r2, r3, r4
 800ba92:	42a3      	cmp	r3, r4
 800ba94:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ba98:	bf08      	it	eq
 800ba9a:	2300      	moveq	r3, #0
 800ba9c:	6102      	str	r2, [r0, #16]
 800ba9e:	bf08      	it	eq
 800baa0:	6143      	streq	r3, [r0, #20]
 800baa2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800baa6:	f8dc c000 	ldr.w	ip, [ip]
 800baaa:	fa0c fc08 	lsl.w	ip, ip, r8
 800baae:	ea4c 0707 	orr.w	r7, ip, r7
 800bab2:	f849 7b04 	str.w	r7, [r9], #4
 800bab6:	f85e 7b04 	ldr.w	r7, [lr], #4
 800baba:	40cf      	lsrs	r7, r1
 800babc:	e7da      	b.n	800ba74 <rshift+0x4c>
 800babe:	f851 cb04 	ldr.w	ip, [r1], #4
 800bac2:	f847 cf04 	str.w	ip, [r7, #4]!
 800bac6:	e7c3      	b.n	800ba50 <rshift+0x28>
 800bac8:	4623      	mov	r3, r4
 800baca:	e7e1      	b.n	800ba90 <rshift+0x68>

0800bacc <__hexdig_fun>:
 800bacc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800bad0:	2b09      	cmp	r3, #9
 800bad2:	d802      	bhi.n	800bada <__hexdig_fun+0xe>
 800bad4:	3820      	subs	r0, #32
 800bad6:	b2c0      	uxtb	r0, r0
 800bad8:	4770      	bx	lr
 800bada:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800bade:	2b05      	cmp	r3, #5
 800bae0:	d801      	bhi.n	800bae6 <__hexdig_fun+0x1a>
 800bae2:	3847      	subs	r0, #71	; 0x47
 800bae4:	e7f7      	b.n	800bad6 <__hexdig_fun+0xa>
 800bae6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800baea:	2b05      	cmp	r3, #5
 800baec:	d801      	bhi.n	800baf2 <__hexdig_fun+0x26>
 800baee:	3827      	subs	r0, #39	; 0x27
 800baf0:	e7f1      	b.n	800bad6 <__hexdig_fun+0xa>
 800baf2:	2000      	movs	r0, #0
 800baf4:	4770      	bx	lr
	...

0800baf8 <__gethex>:
 800baf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bafc:	4617      	mov	r7, r2
 800bafe:	680a      	ldr	r2, [r1, #0]
 800bb00:	b085      	sub	sp, #20
 800bb02:	f102 0b02 	add.w	fp, r2, #2
 800bb06:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800bb0a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800bb0e:	4681      	mov	r9, r0
 800bb10:	468a      	mov	sl, r1
 800bb12:	9302      	str	r3, [sp, #8]
 800bb14:	32fe      	adds	r2, #254	; 0xfe
 800bb16:	eb02 030b 	add.w	r3, r2, fp
 800bb1a:	46d8      	mov	r8, fp
 800bb1c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800bb20:	9301      	str	r3, [sp, #4]
 800bb22:	2830      	cmp	r0, #48	; 0x30
 800bb24:	d0f7      	beq.n	800bb16 <__gethex+0x1e>
 800bb26:	f7ff ffd1 	bl	800bacc <__hexdig_fun>
 800bb2a:	4604      	mov	r4, r0
 800bb2c:	2800      	cmp	r0, #0
 800bb2e:	d138      	bne.n	800bba2 <__gethex+0xaa>
 800bb30:	49a7      	ldr	r1, [pc, #668]	; (800bdd0 <__gethex+0x2d8>)
 800bb32:	2201      	movs	r2, #1
 800bb34:	4640      	mov	r0, r8
 800bb36:	f7ff ff19 	bl	800b96c <strncmp>
 800bb3a:	4606      	mov	r6, r0
 800bb3c:	2800      	cmp	r0, #0
 800bb3e:	d169      	bne.n	800bc14 <__gethex+0x11c>
 800bb40:	f898 0001 	ldrb.w	r0, [r8, #1]
 800bb44:	465d      	mov	r5, fp
 800bb46:	f7ff ffc1 	bl	800bacc <__hexdig_fun>
 800bb4a:	2800      	cmp	r0, #0
 800bb4c:	d064      	beq.n	800bc18 <__gethex+0x120>
 800bb4e:	465a      	mov	r2, fp
 800bb50:	7810      	ldrb	r0, [r2, #0]
 800bb52:	2830      	cmp	r0, #48	; 0x30
 800bb54:	4690      	mov	r8, r2
 800bb56:	f102 0201 	add.w	r2, r2, #1
 800bb5a:	d0f9      	beq.n	800bb50 <__gethex+0x58>
 800bb5c:	f7ff ffb6 	bl	800bacc <__hexdig_fun>
 800bb60:	2301      	movs	r3, #1
 800bb62:	fab0 f480 	clz	r4, r0
 800bb66:	0964      	lsrs	r4, r4, #5
 800bb68:	465e      	mov	r6, fp
 800bb6a:	9301      	str	r3, [sp, #4]
 800bb6c:	4642      	mov	r2, r8
 800bb6e:	4615      	mov	r5, r2
 800bb70:	3201      	adds	r2, #1
 800bb72:	7828      	ldrb	r0, [r5, #0]
 800bb74:	f7ff ffaa 	bl	800bacc <__hexdig_fun>
 800bb78:	2800      	cmp	r0, #0
 800bb7a:	d1f8      	bne.n	800bb6e <__gethex+0x76>
 800bb7c:	4994      	ldr	r1, [pc, #592]	; (800bdd0 <__gethex+0x2d8>)
 800bb7e:	2201      	movs	r2, #1
 800bb80:	4628      	mov	r0, r5
 800bb82:	f7ff fef3 	bl	800b96c <strncmp>
 800bb86:	b978      	cbnz	r0, 800bba8 <__gethex+0xb0>
 800bb88:	b946      	cbnz	r6, 800bb9c <__gethex+0xa4>
 800bb8a:	1c6e      	adds	r6, r5, #1
 800bb8c:	4632      	mov	r2, r6
 800bb8e:	4615      	mov	r5, r2
 800bb90:	3201      	adds	r2, #1
 800bb92:	7828      	ldrb	r0, [r5, #0]
 800bb94:	f7ff ff9a 	bl	800bacc <__hexdig_fun>
 800bb98:	2800      	cmp	r0, #0
 800bb9a:	d1f8      	bne.n	800bb8e <__gethex+0x96>
 800bb9c:	1b73      	subs	r3, r6, r5
 800bb9e:	009e      	lsls	r6, r3, #2
 800bba0:	e004      	b.n	800bbac <__gethex+0xb4>
 800bba2:	2400      	movs	r4, #0
 800bba4:	4626      	mov	r6, r4
 800bba6:	e7e1      	b.n	800bb6c <__gethex+0x74>
 800bba8:	2e00      	cmp	r6, #0
 800bbaa:	d1f7      	bne.n	800bb9c <__gethex+0xa4>
 800bbac:	782b      	ldrb	r3, [r5, #0]
 800bbae:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bbb2:	2b50      	cmp	r3, #80	; 0x50
 800bbb4:	d13d      	bne.n	800bc32 <__gethex+0x13a>
 800bbb6:	786b      	ldrb	r3, [r5, #1]
 800bbb8:	2b2b      	cmp	r3, #43	; 0x2b
 800bbba:	d02f      	beq.n	800bc1c <__gethex+0x124>
 800bbbc:	2b2d      	cmp	r3, #45	; 0x2d
 800bbbe:	d031      	beq.n	800bc24 <__gethex+0x12c>
 800bbc0:	1c69      	adds	r1, r5, #1
 800bbc2:	f04f 0b00 	mov.w	fp, #0
 800bbc6:	7808      	ldrb	r0, [r1, #0]
 800bbc8:	f7ff ff80 	bl	800bacc <__hexdig_fun>
 800bbcc:	1e42      	subs	r2, r0, #1
 800bbce:	b2d2      	uxtb	r2, r2
 800bbd0:	2a18      	cmp	r2, #24
 800bbd2:	d82e      	bhi.n	800bc32 <__gethex+0x13a>
 800bbd4:	f1a0 0210 	sub.w	r2, r0, #16
 800bbd8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bbdc:	f7ff ff76 	bl	800bacc <__hexdig_fun>
 800bbe0:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800bbe4:	fa5f fc8c 	uxtb.w	ip, ip
 800bbe8:	f1bc 0f18 	cmp.w	ip, #24
 800bbec:	d91d      	bls.n	800bc2a <__gethex+0x132>
 800bbee:	f1bb 0f00 	cmp.w	fp, #0
 800bbf2:	d000      	beq.n	800bbf6 <__gethex+0xfe>
 800bbf4:	4252      	negs	r2, r2
 800bbf6:	4416      	add	r6, r2
 800bbf8:	f8ca 1000 	str.w	r1, [sl]
 800bbfc:	b1dc      	cbz	r4, 800bc36 <__gethex+0x13e>
 800bbfe:	9b01      	ldr	r3, [sp, #4]
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	bf14      	ite	ne
 800bc04:	f04f 0800 	movne.w	r8, #0
 800bc08:	f04f 0806 	moveq.w	r8, #6
 800bc0c:	4640      	mov	r0, r8
 800bc0e:	b005      	add	sp, #20
 800bc10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc14:	4645      	mov	r5, r8
 800bc16:	4626      	mov	r6, r4
 800bc18:	2401      	movs	r4, #1
 800bc1a:	e7c7      	b.n	800bbac <__gethex+0xb4>
 800bc1c:	f04f 0b00 	mov.w	fp, #0
 800bc20:	1ca9      	adds	r1, r5, #2
 800bc22:	e7d0      	b.n	800bbc6 <__gethex+0xce>
 800bc24:	f04f 0b01 	mov.w	fp, #1
 800bc28:	e7fa      	b.n	800bc20 <__gethex+0x128>
 800bc2a:	230a      	movs	r3, #10
 800bc2c:	fb03 0002 	mla	r0, r3, r2, r0
 800bc30:	e7d0      	b.n	800bbd4 <__gethex+0xdc>
 800bc32:	4629      	mov	r1, r5
 800bc34:	e7e0      	b.n	800bbf8 <__gethex+0x100>
 800bc36:	eba5 0308 	sub.w	r3, r5, r8
 800bc3a:	3b01      	subs	r3, #1
 800bc3c:	4621      	mov	r1, r4
 800bc3e:	2b07      	cmp	r3, #7
 800bc40:	dc0a      	bgt.n	800bc58 <__gethex+0x160>
 800bc42:	4648      	mov	r0, r9
 800bc44:	f7fe f92e 	bl	8009ea4 <_Balloc>
 800bc48:	4604      	mov	r4, r0
 800bc4a:	b940      	cbnz	r0, 800bc5e <__gethex+0x166>
 800bc4c:	4b61      	ldr	r3, [pc, #388]	; (800bdd4 <__gethex+0x2dc>)
 800bc4e:	4602      	mov	r2, r0
 800bc50:	21e4      	movs	r1, #228	; 0xe4
 800bc52:	4861      	ldr	r0, [pc, #388]	; (800bdd8 <__gethex+0x2e0>)
 800bc54:	f7ff feb4 	bl	800b9c0 <__assert_func>
 800bc58:	3101      	adds	r1, #1
 800bc5a:	105b      	asrs	r3, r3, #1
 800bc5c:	e7ef      	b.n	800bc3e <__gethex+0x146>
 800bc5e:	f100 0a14 	add.w	sl, r0, #20
 800bc62:	2300      	movs	r3, #0
 800bc64:	495a      	ldr	r1, [pc, #360]	; (800bdd0 <__gethex+0x2d8>)
 800bc66:	f8cd a004 	str.w	sl, [sp, #4]
 800bc6a:	469b      	mov	fp, r3
 800bc6c:	45a8      	cmp	r8, r5
 800bc6e:	d342      	bcc.n	800bcf6 <__gethex+0x1fe>
 800bc70:	9801      	ldr	r0, [sp, #4]
 800bc72:	f840 bb04 	str.w	fp, [r0], #4
 800bc76:	eba0 000a 	sub.w	r0, r0, sl
 800bc7a:	1080      	asrs	r0, r0, #2
 800bc7c:	6120      	str	r0, [r4, #16]
 800bc7e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800bc82:	4658      	mov	r0, fp
 800bc84:	f7fe fa00 	bl	800a088 <__hi0bits>
 800bc88:	683d      	ldr	r5, [r7, #0]
 800bc8a:	eba8 0000 	sub.w	r0, r8, r0
 800bc8e:	42a8      	cmp	r0, r5
 800bc90:	dd59      	ble.n	800bd46 <__gethex+0x24e>
 800bc92:	eba0 0805 	sub.w	r8, r0, r5
 800bc96:	4641      	mov	r1, r8
 800bc98:	4620      	mov	r0, r4
 800bc9a:	f7fe fd8f 	bl	800a7bc <__any_on>
 800bc9e:	4683      	mov	fp, r0
 800bca0:	b1b8      	cbz	r0, 800bcd2 <__gethex+0x1da>
 800bca2:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 800bca6:	1159      	asrs	r1, r3, #5
 800bca8:	f003 021f 	and.w	r2, r3, #31
 800bcac:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800bcb0:	f04f 0b01 	mov.w	fp, #1
 800bcb4:	fa0b f202 	lsl.w	r2, fp, r2
 800bcb8:	420a      	tst	r2, r1
 800bcba:	d00a      	beq.n	800bcd2 <__gethex+0x1da>
 800bcbc:	455b      	cmp	r3, fp
 800bcbe:	dd06      	ble.n	800bcce <__gethex+0x1d6>
 800bcc0:	f1a8 0102 	sub.w	r1, r8, #2
 800bcc4:	4620      	mov	r0, r4
 800bcc6:	f7fe fd79 	bl	800a7bc <__any_on>
 800bcca:	2800      	cmp	r0, #0
 800bccc:	d138      	bne.n	800bd40 <__gethex+0x248>
 800bcce:	f04f 0b02 	mov.w	fp, #2
 800bcd2:	4641      	mov	r1, r8
 800bcd4:	4620      	mov	r0, r4
 800bcd6:	f7ff fea7 	bl	800ba28 <rshift>
 800bcda:	4446      	add	r6, r8
 800bcdc:	68bb      	ldr	r3, [r7, #8]
 800bcde:	42b3      	cmp	r3, r6
 800bce0:	da41      	bge.n	800bd66 <__gethex+0x26e>
 800bce2:	4621      	mov	r1, r4
 800bce4:	4648      	mov	r0, r9
 800bce6:	f7fe f91d 	bl	8009f24 <_Bfree>
 800bcea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bcec:	2300      	movs	r3, #0
 800bcee:	6013      	str	r3, [r2, #0]
 800bcf0:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800bcf4:	e78a      	b.n	800bc0c <__gethex+0x114>
 800bcf6:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800bcfa:	2a2e      	cmp	r2, #46	; 0x2e
 800bcfc:	d014      	beq.n	800bd28 <__gethex+0x230>
 800bcfe:	2b20      	cmp	r3, #32
 800bd00:	d106      	bne.n	800bd10 <__gethex+0x218>
 800bd02:	9b01      	ldr	r3, [sp, #4]
 800bd04:	f843 bb04 	str.w	fp, [r3], #4
 800bd08:	f04f 0b00 	mov.w	fp, #0
 800bd0c:	9301      	str	r3, [sp, #4]
 800bd0e:	465b      	mov	r3, fp
 800bd10:	7828      	ldrb	r0, [r5, #0]
 800bd12:	9303      	str	r3, [sp, #12]
 800bd14:	f7ff feda 	bl	800bacc <__hexdig_fun>
 800bd18:	9b03      	ldr	r3, [sp, #12]
 800bd1a:	f000 000f 	and.w	r0, r0, #15
 800bd1e:	4098      	lsls	r0, r3
 800bd20:	ea4b 0b00 	orr.w	fp, fp, r0
 800bd24:	3304      	adds	r3, #4
 800bd26:	e7a1      	b.n	800bc6c <__gethex+0x174>
 800bd28:	45a8      	cmp	r8, r5
 800bd2a:	d8e8      	bhi.n	800bcfe <__gethex+0x206>
 800bd2c:	2201      	movs	r2, #1
 800bd2e:	4628      	mov	r0, r5
 800bd30:	9303      	str	r3, [sp, #12]
 800bd32:	f7ff fe1b 	bl	800b96c <strncmp>
 800bd36:	4926      	ldr	r1, [pc, #152]	; (800bdd0 <__gethex+0x2d8>)
 800bd38:	9b03      	ldr	r3, [sp, #12]
 800bd3a:	2800      	cmp	r0, #0
 800bd3c:	d1df      	bne.n	800bcfe <__gethex+0x206>
 800bd3e:	e795      	b.n	800bc6c <__gethex+0x174>
 800bd40:	f04f 0b03 	mov.w	fp, #3
 800bd44:	e7c5      	b.n	800bcd2 <__gethex+0x1da>
 800bd46:	da0b      	bge.n	800bd60 <__gethex+0x268>
 800bd48:	eba5 0800 	sub.w	r8, r5, r0
 800bd4c:	4621      	mov	r1, r4
 800bd4e:	4642      	mov	r2, r8
 800bd50:	4648      	mov	r0, r9
 800bd52:	f7fe fb01 	bl	800a358 <__lshift>
 800bd56:	eba6 0608 	sub.w	r6, r6, r8
 800bd5a:	4604      	mov	r4, r0
 800bd5c:	f100 0a14 	add.w	sl, r0, #20
 800bd60:	f04f 0b00 	mov.w	fp, #0
 800bd64:	e7ba      	b.n	800bcdc <__gethex+0x1e4>
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	42b3      	cmp	r3, r6
 800bd6a:	dd73      	ble.n	800be54 <__gethex+0x35c>
 800bd6c:	1b9e      	subs	r6, r3, r6
 800bd6e:	42b5      	cmp	r5, r6
 800bd70:	dc34      	bgt.n	800bddc <__gethex+0x2e4>
 800bd72:	68fb      	ldr	r3, [r7, #12]
 800bd74:	2b02      	cmp	r3, #2
 800bd76:	d023      	beq.n	800bdc0 <__gethex+0x2c8>
 800bd78:	2b03      	cmp	r3, #3
 800bd7a:	d025      	beq.n	800bdc8 <__gethex+0x2d0>
 800bd7c:	2b01      	cmp	r3, #1
 800bd7e:	d115      	bne.n	800bdac <__gethex+0x2b4>
 800bd80:	42b5      	cmp	r5, r6
 800bd82:	d113      	bne.n	800bdac <__gethex+0x2b4>
 800bd84:	2d01      	cmp	r5, #1
 800bd86:	d10b      	bne.n	800bda0 <__gethex+0x2a8>
 800bd88:	9a02      	ldr	r2, [sp, #8]
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	6013      	str	r3, [r2, #0]
 800bd8e:	2301      	movs	r3, #1
 800bd90:	6123      	str	r3, [r4, #16]
 800bd92:	f8ca 3000 	str.w	r3, [sl]
 800bd96:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bd98:	f04f 0862 	mov.w	r8, #98	; 0x62
 800bd9c:	601c      	str	r4, [r3, #0]
 800bd9e:	e735      	b.n	800bc0c <__gethex+0x114>
 800bda0:	1e69      	subs	r1, r5, #1
 800bda2:	4620      	mov	r0, r4
 800bda4:	f7fe fd0a 	bl	800a7bc <__any_on>
 800bda8:	2800      	cmp	r0, #0
 800bdaa:	d1ed      	bne.n	800bd88 <__gethex+0x290>
 800bdac:	4621      	mov	r1, r4
 800bdae:	4648      	mov	r0, r9
 800bdb0:	f7fe f8b8 	bl	8009f24 <_Bfree>
 800bdb4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bdb6:	2300      	movs	r3, #0
 800bdb8:	6013      	str	r3, [r2, #0]
 800bdba:	f04f 0850 	mov.w	r8, #80	; 0x50
 800bdbe:	e725      	b.n	800bc0c <__gethex+0x114>
 800bdc0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d1f2      	bne.n	800bdac <__gethex+0x2b4>
 800bdc6:	e7df      	b.n	800bd88 <__gethex+0x290>
 800bdc8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d1dc      	bne.n	800bd88 <__gethex+0x290>
 800bdce:	e7ed      	b.n	800bdac <__gethex+0x2b4>
 800bdd0:	0800ca44 	.word	0x0800ca44
 800bdd4:	0800c8dd 	.word	0x0800c8dd
 800bdd8:	0800cbee 	.word	0x0800cbee
 800bddc:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 800bde0:	f1bb 0f00 	cmp.w	fp, #0
 800bde4:	d133      	bne.n	800be4e <__gethex+0x356>
 800bde6:	f1b8 0f00 	cmp.w	r8, #0
 800bdea:	d004      	beq.n	800bdf6 <__gethex+0x2fe>
 800bdec:	4641      	mov	r1, r8
 800bdee:	4620      	mov	r0, r4
 800bdf0:	f7fe fce4 	bl	800a7bc <__any_on>
 800bdf4:	4683      	mov	fp, r0
 800bdf6:	ea4f 1268 	mov.w	r2, r8, asr #5
 800bdfa:	2301      	movs	r3, #1
 800bdfc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800be00:	f008 081f 	and.w	r8, r8, #31
 800be04:	fa03 f308 	lsl.w	r3, r3, r8
 800be08:	4213      	tst	r3, r2
 800be0a:	4631      	mov	r1, r6
 800be0c:	4620      	mov	r0, r4
 800be0e:	bf18      	it	ne
 800be10:	f04b 0b02 	orrne.w	fp, fp, #2
 800be14:	1bad      	subs	r5, r5, r6
 800be16:	f7ff fe07 	bl	800ba28 <rshift>
 800be1a:	687e      	ldr	r6, [r7, #4]
 800be1c:	f04f 0802 	mov.w	r8, #2
 800be20:	f1bb 0f00 	cmp.w	fp, #0
 800be24:	d04a      	beq.n	800bebc <__gethex+0x3c4>
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	2b02      	cmp	r3, #2
 800be2a:	d016      	beq.n	800be5a <__gethex+0x362>
 800be2c:	2b03      	cmp	r3, #3
 800be2e:	d018      	beq.n	800be62 <__gethex+0x36a>
 800be30:	2b01      	cmp	r3, #1
 800be32:	d109      	bne.n	800be48 <__gethex+0x350>
 800be34:	f01b 0f02 	tst.w	fp, #2
 800be38:	d006      	beq.n	800be48 <__gethex+0x350>
 800be3a:	f8da 3000 	ldr.w	r3, [sl]
 800be3e:	ea4b 0b03 	orr.w	fp, fp, r3
 800be42:	f01b 0f01 	tst.w	fp, #1
 800be46:	d10f      	bne.n	800be68 <__gethex+0x370>
 800be48:	f048 0810 	orr.w	r8, r8, #16
 800be4c:	e036      	b.n	800bebc <__gethex+0x3c4>
 800be4e:	f04f 0b01 	mov.w	fp, #1
 800be52:	e7d0      	b.n	800bdf6 <__gethex+0x2fe>
 800be54:	f04f 0801 	mov.w	r8, #1
 800be58:	e7e2      	b.n	800be20 <__gethex+0x328>
 800be5a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800be5c:	f1c3 0301 	rsb	r3, r3, #1
 800be60:	930f      	str	r3, [sp, #60]	; 0x3c
 800be62:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800be64:	2b00      	cmp	r3, #0
 800be66:	d0ef      	beq.n	800be48 <__gethex+0x350>
 800be68:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800be6c:	f104 0214 	add.w	r2, r4, #20
 800be70:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800be74:	9301      	str	r3, [sp, #4]
 800be76:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800be7a:	2300      	movs	r3, #0
 800be7c:	4694      	mov	ip, r2
 800be7e:	f852 1b04 	ldr.w	r1, [r2], #4
 800be82:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
 800be86:	d01e      	beq.n	800bec6 <__gethex+0x3ce>
 800be88:	3101      	adds	r1, #1
 800be8a:	f8cc 1000 	str.w	r1, [ip]
 800be8e:	f1b8 0f02 	cmp.w	r8, #2
 800be92:	f104 0214 	add.w	r2, r4, #20
 800be96:	d13d      	bne.n	800bf14 <__gethex+0x41c>
 800be98:	683b      	ldr	r3, [r7, #0]
 800be9a:	3b01      	subs	r3, #1
 800be9c:	42ab      	cmp	r3, r5
 800be9e:	d10b      	bne.n	800beb8 <__gethex+0x3c0>
 800bea0:	1169      	asrs	r1, r5, #5
 800bea2:	2301      	movs	r3, #1
 800bea4:	f005 051f 	and.w	r5, r5, #31
 800bea8:	fa03 f505 	lsl.w	r5, r3, r5
 800beac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800beb0:	421d      	tst	r5, r3
 800beb2:	bf18      	it	ne
 800beb4:	f04f 0801 	movne.w	r8, #1
 800beb8:	f048 0820 	orr.w	r8, r8, #32
 800bebc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bebe:	601c      	str	r4, [r3, #0]
 800bec0:	9b02      	ldr	r3, [sp, #8]
 800bec2:	601e      	str	r6, [r3, #0]
 800bec4:	e6a2      	b.n	800bc0c <__gethex+0x114>
 800bec6:	4290      	cmp	r0, r2
 800bec8:	f842 3c04 	str.w	r3, [r2, #-4]
 800becc:	d8d6      	bhi.n	800be7c <__gethex+0x384>
 800bece:	68a2      	ldr	r2, [r4, #8]
 800bed0:	4593      	cmp	fp, r2
 800bed2:	db17      	blt.n	800bf04 <__gethex+0x40c>
 800bed4:	6861      	ldr	r1, [r4, #4]
 800bed6:	4648      	mov	r0, r9
 800bed8:	3101      	adds	r1, #1
 800beda:	f7fd ffe3 	bl	8009ea4 <_Balloc>
 800bede:	4682      	mov	sl, r0
 800bee0:	b918      	cbnz	r0, 800beea <__gethex+0x3f2>
 800bee2:	4b1b      	ldr	r3, [pc, #108]	; (800bf50 <__gethex+0x458>)
 800bee4:	4602      	mov	r2, r0
 800bee6:	2184      	movs	r1, #132	; 0x84
 800bee8:	e6b3      	b.n	800bc52 <__gethex+0x15a>
 800beea:	6922      	ldr	r2, [r4, #16]
 800beec:	3202      	adds	r2, #2
 800beee:	f104 010c 	add.w	r1, r4, #12
 800bef2:	0092      	lsls	r2, r2, #2
 800bef4:	300c      	adds	r0, #12
 800bef6:	f7fd f844 	bl	8008f82 <memcpy>
 800befa:	4621      	mov	r1, r4
 800befc:	4648      	mov	r0, r9
 800befe:	f7fe f811 	bl	8009f24 <_Bfree>
 800bf02:	4654      	mov	r4, sl
 800bf04:	6922      	ldr	r2, [r4, #16]
 800bf06:	1c51      	adds	r1, r2, #1
 800bf08:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800bf0c:	6121      	str	r1, [r4, #16]
 800bf0e:	2101      	movs	r1, #1
 800bf10:	6151      	str	r1, [r2, #20]
 800bf12:	e7bc      	b.n	800be8e <__gethex+0x396>
 800bf14:	6921      	ldr	r1, [r4, #16]
 800bf16:	4559      	cmp	r1, fp
 800bf18:	dd0b      	ble.n	800bf32 <__gethex+0x43a>
 800bf1a:	2101      	movs	r1, #1
 800bf1c:	4620      	mov	r0, r4
 800bf1e:	f7ff fd83 	bl	800ba28 <rshift>
 800bf22:	68bb      	ldr	r3, [r7, #8]
 800bf24:	3601      	adds	r6, #1
 800bf26:	42b3      	cmp	r3, r6
 800bf28:	f6ff aedb 	blt.w	800bce2 <__gethex+0x1ea>
 800bf2c:	f04f 0801 	mov.w	r8, #1
 800bf30:	e7c2      	b.n	800beb8 <__gethex+0x3c0>
 800bf32:	f015 051f 	ands.w	r5, r5, #31
 800bf36:	d0f9      	beq.n	800bf2c <__gethex+0x434>
 800bf38:	9b01      	ldr	r3, [sp, #4]
 800bf3a:	441a      	add	r2, r3
 800bf3c:	f1c5 0520 	rsb	r5, r5, #32
 800bf40:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800bf44:	f7fe f8a0 	bl	800a088 <__hi0bits>
 800bf48:	42a8      	cmp	r0, r5
 800bf4a:	dbe6      	blt.n	800bf1a <__gethex+0x422>
 800bf4c:	e7ee      	b.n	800bf2c <__gethex+0x434>
 800bf4e:	bf00      	nop
 800bf50:	0800c8dd 	.word	0x0800c8dd

0800bf54 <L_shift>:
 800bf54:	f1c2 0208 	rsb	r2, r2, #8
 800bf58:	0092      	lsls	r2, r2, #2
 800bf5a:	b570      	push	{r4, r5, r6, lr}
 800bf5c:	f1c2 0620 	rsb	r6, r2, #32
 800bf60:	6843      	ldr	r3, [r0, #4]
 800bf62:	6804      	ldr	r4, [r0, #0]
 800bf64:	fa03 f506 	lsl.w	r5, r3, r6
 800bf68:	432c      	orrs	r4, r5
 800bf6a:	40d3      	lsrs	r3, r2
 800bf6c:	6004      	str	r4, [r0, #0]
 800bf6e:	f840 3f04 	str.w	r3, [r0, #4]!
 800bf72:	4288      	cmp	r0, r1
 800bf74:	d3f4      	bcc.n	800bf60 <L_shift+0xc>
 800bf76:	bd70      	pop	{r4, r5, r6, pc}

0800bf78 <__match>:
 800bf78:	b530      	push	{r4, r5, lr}
 800bf7a:	6803      	ldr	r3, [r0, #0]
 800bf7c:	3301      	adds	r3, #1
 800bf7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bf82:	b914      	cbnz	r4, 800bf8a <__match+0x12>
 800bf84:	6003      	str	r3, [r0, #0]
 800bf86:	2001      	movs	r0, #1
 800bf88:	bd30      	pop	{r4, r5, pc}
 800bf8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf8e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800bf92:	2d19      	cmp	r5, #25
 800bf94:	bf98      	it	ls
 800bf96:	3220      	addls	r2, #32
 800bf98:	42a2      	cmp	r2, r4
 800bf9a:	d0f0      	beq.n	800bf7e <__match+0x6>
 800bf9c:	2000      	movs	r0, #0
 800bf9e:	e7f3      	b.n	800bf88 <__match+0x10>

0800bfa0 <__hexnan>:
 800bfa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfa4:	680b      	ldr	r3, [r1, #0]
 800bfa6:	6801      	ldr	r1, [r0, #0]
 800bfa8:	115e      	asrs	r6, r3, #5
 800bfaa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bfae:	f013 031f 	ands.w	r3, r3, #31
 800bfb2:	b087      	sub	sp, #28
 800bfb4:	bf18      	it	ne
 800bfb6:	3604      	addne	r6, #4
 800bfb8:	2500      	movs	r5, #0
 800bfba:	1f37      	subs	r7, r6, #4
 800bfbc:	4682      	mov	sl, r0
 800bfbe:	4690      	mov	r8, r2
 800bfc0:	9301      	str	r3, [sp, #4]
 800bfc2:	f846 5c04 	str.w	r5, [r6, #-4]
 800bfc6:	46b9      	mov	r9, r7
 800bfc8:	463c      	mov	r4, r7
 800bfca:	9502      	str	r5, [sp, #8]
 800bfcc:	46ab      	mov	fp, r5
 800bfce:	784a      	ldrb	r2, [r1, #1]
 800bfd0:	1c4b      	adds	r3, r1, #1
 800bfd2:	9303      	str	r3, [sp, #12]
 800bfd4:	b342      	cbz	r2, 800c028 <__hexnan+0x88>
 800bfd6:	4610      	mov	r0, r2
 800bfd8:	9105      	str	r1, [sp, #20]
 800bfda:	9204      	str	r2, [sp, #16]
 800bfdc:	f7ff fd76 	bl	800bacc <__hexdig_fun>
 800bfe0:	2800      	cmp	r0, #0
 800bfe2:	d14f      	bne.n	800c084 <__hexnan+0xe4>
 800bfe4:	9a04      	ldr	r2, [sp, #16]
 800bfe6:	9905      	ldr	r1, [sp, #20]
 800bfe8:	2a20      	cmp	r2, #32
 800bfea:	d818      	bhi.n	800c01e <__hexnan+0x7e>
 800bfec:	9b02      	ldr	r3, [sp, #8]
 800bfee:	459b      	cmp	fp, r3
 800bff0:	dd13      	ble.n	800c01a <__hexnan+0x7a>
 800bff2:	454c      	cmp	r4, r9
 800bff4:	d206      	bcs.n	800c004 <__hexnan+0x64>
 800bff6:	2d07      	cmp	r5, #7
 800bff8:	dc04      	bgt.n	800c004 <__hexnan+0x64>
 800bffa:	462a      	mov	r2, r5
 800bffc:	4649      	mov	r1, r9
 800bffe:	4620      	mov	r0, r4
 800c000:	f7ff ffa8 	bl	800bf54 <L_shift>
 800c004:	4544      	cmp	r4, r8
 800c006:	d950      	bls.n	800c0aa <__hexnan+0x10a>
 800c008:	2300      	movs	r3, #0
 800c00a:	f1a4 0904 	sub.w	r9, r4, #4
 800c00e:	f844 3c04 	str.w	r3, [r4, #-4]
 800c012:	f8cd b008 	str.w	fp, [sp, #8]
 800c016:	464c      	mov	r4, r9
 800c018:	461d      	mov	r5, r3
 800c01a:	9903      	ldr	r1, [sp, #12]
 800c01c:	e7d7      	b.n	800bfce <__hexnan+0x2e>
 800c01e:	2a29      	cmp	r2, #41	; 0x29
 800c020:	d155      	bne.n	800c0ce <__hexnan+0x12e>
 800c022:	3102      	adds	r1, #2
 800c024:	f8ca 1000 	str.w	r1, [sl]
 800c028:	f1bb 0f00 	cmp.w	fp, #0
 800c02c:	d04f      	beq.n	800c0ce <__hexnan+0x12e>
 800c02e:	454c      	cmp	r4, r9
 800c030:	d206      	bcs.n	800c040 <__hexnan+0xa0>
 800c032:	2d07      	cmp	r5, #7
 800c034:	dc04      	bgt.n	800c040 <__hexnan+0xa0>
 800c036:	462a      	mov	r2, r5
 800c038:	4649      	mov	r1, r9
 800c03a:	4620      	mov	r0, r4
 800c03c:	f7ff ff8a 	bl	800bf54 <L_shift>
 800c040:	4544      	cmp	r4, r8
 800c042:	d934      	bls.n	800c0ae <__hexnan+0x10e>
 800c044:	f1a8 0204 	sub.w	r2, r8, #4
 800c048:	4623      	mov	r3, r4
 800c04a:	f853 1b04 	ldr.w	r1, [r3], #4
 800c04e:	f842 1f04 	str.w	r1, [r2, #4]!
 800c052:	429f      	cmp	r7, r3
 800c054:	d2f9      	bcs.n	800c04a <__hexnan+0xaa>
 800c056:	1b3b      	subs	r3, r7, r4
 800c058:	f023 0303 	bic.w	r3, r3, #3
 800c05c:	3304      	adds	r3, #4
 800c05e:	3e03      	subs	r6, #3
 800c060:	3401      	adds	r4, #1
 800c062:	42a6      	cmp	r6, r4
 800c064:	bf38      	it	cc
 800c066:	2304      	movcc	r3, #4
 800c068:	4443      	add	r3, r8
 800c06a:	2200      	movs	r2, #0
 800c06c:	f843 2b04 	str.w	r2, [r3], #4
 800c070:	429f      	cmp	r7, r3
 800c072:	d2fb      	bcs.n	800c06c <__hexnan+0xcc>
 800c074:	683b      	ldr	r3, [r7, #0]
 800c076:	b91b      	cbnz	r3, 800c080 <__hexnan+0xe0>
 800c078:	4547      	cmp	r7, r8
 800c07a:	d126      	bne.n	800c0ca <__hexnan+0x12a>
 800c07c:	2301      	movs	r3, #1
 800c07e:	603b      	str	r3, [r7, #0]
 800c080:	2005      	movs	r0, #5
 800c082:	e025      	b.n	800c0d0 <__hexnan+0x130>
 800c084:	3501      	adds	r5, #1
 800c086:	2d08      	cmp	r5, #8
 800c088:	f10b 0b01 	add.w	fp, fp, #1
 800c08c:	dd06      	ble.n	800c09c <__hexnan+0xfc>
 800c08e:	4544      	cmp	r4, r8
 800c090:	d9c3      	bls.n	800c01a <__hexnan+0x7a>
 800c092:	2300      	movs	r3, #0
 800c094:	f844 3c04 	str.w	r3, [r4, #-4]
 800c098:	2501      	movs	r5, #1
 800c09a:	3c04      	subs	r4, #4
 800c09c:	6822      	ldr	r2, [r4, #0]
 800c09e:	f000 000f 	and.w	r0, r0, #15
 800c0a2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c0a6:	6020      	str	r0, [r4, #0]
 800c0a8:	e7b7      	b.n	800c01a <__hexnan+0x7a>
 800c0aa:	2508      	movs	r5, #8
 800c0ac:	e7b5      	b.n	800c01a <__hexnan+0x7a>
 800c0ae:	9b01      	ldr	r3, [sp, #4]
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d0df      	beq.n	800c074 <__hexnan+0xd4>
 800c0b4:	f1c3 0320 	rsb	r3, r3, #32
 800c0b8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c0bc:	40da      	lsrs	r2, r3
 800c0be:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c0c2:	4013      	ands	r3, r2
 800c0c4:	f846 3c04 	str.w	r3, [r6, #-4]
 800c0c8:	e7d4      	b.n	800c074 <__hexnan+0xd4>
 800c0ca:	3f04      	subs	r7, #4
 800c0cc:	e7d2      	b.n	800c074 <__hexnan+0xd4>
 800c0ce:	2004      	movs	r0, #4
 800c0d0:	b007      	add	sp, #28
 800c0d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c0d6 <__ascii_mbtowc>:
 800c0d6:	b082      	sub	sp, #8
 800c0d8:	b901      	cbnz	r1, 800c0dc <__ascii_mbtowc+0x6>
 800c0da:	a901      	add	r1, sp, #4
 800c0dc:	b142      	cbz	r2, 800c0f0 <__ascii_mbtowc+0x1a>
 800c0de:	b14b      	cbz	r3, 800c0f4 <__ascii_mbtowc+0x1e>
 800c0e0:	7813      	ldrb	r3, [r2, #0]
 800c0e2:	600b      	str	r3, [r1, #0]
 800c0e4:	7812      	ldrb	r2, [r2, #0]
 800c0e6:	1e10      	subs	r0, r2, #0
 800c0e8:	bf18      	it	ne
 800c0ea:	2001      	movne	r0, #1
 800c0ec:	b002      	add	sp, #8
 800c0ee:	4770      	bx	lr
 800c0f0:	4610      	mov	r0, r2
 800c0f2:	e7fb      	b.n	800c0ec <__ascii_mbtowc+0x16>
 800c0f4:	f06f 0001 	mvn.w	r0, #1
 800c0f8:	e7f8      	b.n	800c0ec <__ascii_mbtowc+0x16>

0800c0fa <_realloc_r>:
 800c0fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0fe:	4680      	mov	r8, r0
 800c100:	4614      	mov	r4, r2
 800c102:	460e      	mov	r6, r1
 800c104:	b921      	cbnz	r1, 800c110 <_realloc_r+0x16>
 800c106:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c10a:	4611      	mov	r1, r2
 800c10c:	f7fd be3e 	b.w	8009d8c <_malloc_r>
 800c110:	b92a      	cbnz	r2, 800c11e <_realloc_r+0x24>
 800c112:	f7fd fdc7 	bl	8009ca4 <_free_r>
 800c116:	4625      	mov	r5, r4
 800c118:	4628      	mov	r0, r5
 800c11a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c11e:	f000 f842 	bl	800c1a6 <_malloc_usable_size_r>
 800c122:	4284      	cmp	r4, r0
 800c124:	4607      	mov	r7, r0
 800c126:	d802      	bhi.n	800c12e <_realloc_r+0x34>
 800c128:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c12c:	d812      	bhi.n	800c154 <_realloc_r+0x5a>
 800c12e:	4621      	mov	r1, r4
 800c130:	4640      	mov	r0, r8
 800c132:	f7fd fe2b 	bl	8009d8c <_malloc_r>
 800c136:	4605      	mov	r5, r0
 800c138:	2800      	cmp	r0, #0
 800c13a:	d0ed      	beq.n	800c118 <_realloc_r+0x1e>
 800c13c:	42bc      	cmp	r4, r7
 800c13e:	4622      	mov	r2, r4
 800c140:	4631      	mov	r1, r6
 800c142:	bf28      	it	cs
 800c144:	463a      	movcs	r2, r7
 800c146:	f7fc ff1c 	bl	8008f82 <memcpy>
 800c14a:	4631      	mov	r1, r6
 800c14c:	4640      	mov	r0, r8
 800c14e:	f7fd fda9 	bl	8009ca4 <_free_r>
 800c152:	e7e1      	b.n	800c118 <_realloc_r+0x1e>
 800c154:	4635      	mov	r5, r6
 800c156:	e7df      	b.n	800c118 <_realloc_r+0x1e>

0800c158 <__ascii_wctomb>:
 800c158:	b149      	cbz	r1, 800c16e <__ascii_wctomb+0x16>
 800c15a:	2aff      	cmp	r2, #255	; 0xff
 800c15c:	bf85      	ittet	hi
 800c15e:	238a      	movhi	r3, #138	; 0x8a
 800c160:	6003      	strhi	r3, [r0, #0]
 800c162:	700a      	strbls	r2, [r1, #0]
 800c164:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800c168:	bf98      	it	ls
 800c16a:	2001      	movls	r0, #1
 800c16c:	4770      	bx	lr
 800c16e:	4608      	mov	r0, r1
 800c170:	4770      	bx	lr
	...

0800c174 <fiprintf>:
 800c174:	b40e      	push	{r1, r2, r3}
 800c176:	b503      	push	{r0, r1, lr}
 800c178:	4601      	mov	r1, r0
 800c17a:	ab03      	add	r3, sp, #12
 800c17c:	4805      	ldr	r0, [pc, #20]	; (800c194 <fiprintf+0x20>)
 800c17e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c182:	6800      	ldr	r0, [r0, #0]
 800c184:	9301      	str	r3, [sp, #4]
 800c186:	f000 f83f 	bl	800c208 <_vfiprintf_r>
 800c18a:	b002      	add	sp, #8
 800c18c:	f85d eb04 	ldr.w	lr, [sp], #4
 800c190:	b003      	add	sp, #12
 800c192:	4770      	bx	lr
 800c194:	20000068 	.word	0x20000068

0800c198 <abort>:
 800c198:	b508      	push	{r3, lr}
 800c19a:	2006      	movs	r0, #6
 800c19c:	f000 fa0c 	bl	800c5b8 <raise>
 800c1a0:	2001      	movs	r0, #1
 800c1a2:	f7f5 fb9f 	bl	80018e4 <_exit>

0800c1a6 <_malloc_usable_size_r>:
 800c1a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c1aa:	1f18      	subs	r0, r3, #4
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	bfbc      	itt	lt
 800c1b0:	580b      	ldrlt	r3, [r1, r0]
 800c1b2:	18c0      	addlt	r0, r0, r3
 800c1b4:	4770      	bx	lr

0800c1b6 <__sfputc_r>:
 800c1b6:	6893      	ldr	r3, [r2, #8]
 800c1b8:	3b01      	subs	r3, #1
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	b410      	push	{r4}
 800c1be:	6093      	str	r3, [r2, #8]
 800c1c0:	da08      	bge.n	800c1d4 <__sfputc_r+0x1e>
 800c1c2:	6994      	ldr	r4, [r2, #24]
 800c1c4:	42a3      	cmp	r3, r4
 800c1c6:	db01      	blt.n	800c1cc <__sfputc_r+0x16>
 800c1c8:	290a      	cmp	r1, #10
 800c1ca:	d103      	bne.n	800c1d4 <__sfputc_r+0x1e>
 800c1cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c1d0:	f000 b934 	b.w	800c43c <__swbuf_r>
 800c1d4:	6813      	ldr	r3, [r2, #0]
 800c1d6:	1c58      	adds	r0, r3, #1
 800c1d8:	6010      	str	r0, [r2, #0]
 800c1da:	7019      	strb	r1, [r3, #0]
 800c1dc:	4608      	mov	r0, r1
 800c1de:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c1e2:	4770      	bx	lr

0800c1e4 <__sfputs_r>:
 800c1e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1e6:	4606      	mov	r6, r0
 800c1e8:	460f      	mov	r7, r1
 800c1ea:	4614      	mov	r4, r2
 800c1ec:	18d5      	adds	r5, r2, r3
 800c1ee:	42ac      	cmp	r4, r5
 800c1f0:	d101      	bne.n	800c1f6 <__sfputs_r+0x12>
 800c1f2:	2000      	movs	r0, #0
 800c1f4:	e007      	b.n	800c206 <__sfputs_r+0x22>
 800c1f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c1fa:	463a      	mov	r2, r7
 800c1fc:	4630      	mov	r0, r6
 800c1fe:	f7ff ffda 	bl	800c1b6 <__sfputc_r>
 800c202:	1c43      	adds	r3, r0, #1
 800c204:	d1f3      	bne.n	800c1ee <__sfputs_r+0xa>
 800c206:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c208 <_vfiprintf_r>:
 800c208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c20c:	460d      	mov	r5, r1
 800c20e:	b09d      	sub	sp, #116	; 0x74
 800c210:	4614      	mov	r4, r2
 800c212:	4698      	mov	r8, r3
 800c214:	4606      	mov	r6, r0
 800c216:	b118      	cbz	r0, 800c220 <_vfiprintf_r+0x18>
 800c218:	6a03      	ldr	r3, [r0, #32]
 800c21a:	b90b      	cbnz	r3, 800c220 <_vfiprintf_r+0x18>
 800c21c:	f7fc fd98 	bl	8008d50 <__sinit>
 800c220:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c222:	07d9      	lsls	r1, r3, #31
 800c224:	d405      	bmi.n	800c232 <_vfiprintf_r+0x2a>
 800c226:	89ab      	ldrh	r3, [r5, #12]
 800c228:	059a      	lsls	r2, r3, #22
 800c22a:	d402      	bmi.n	800c232 <_vfiprintf_r+0x2a>
 800c22c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c22e:	f7fc fea6 	bl	8008f7e <__retarget_lock_acquire_recursive>
 800c232:	89ab      	ldrh	r3, [r5, #12]
 800c234:	071b      	lsls	r3, r3, #28
 800c236:	d501      	bpl.n	800c23c <_vfiprintf_r+0x34>
 800c238:	692b      	ldr	r3, [r5, #16]
 800c23a:	b99b      	cbnz	r3, 800c264 <_vfiprintf_r+0x5c>
 800c23c:	4629      	mov	r1, r5
 800c23e:	4630      	mov	r0, r6
 800c240:	f000 f93a 	bl	800c4b8 <__swsetup_r>
 800c244:	b170      	cbz	r0, 800c264 <_vfiprintf_r+0x5c>
 800c246:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c248:	07dc      	lsls	r4, r3, #31
 800c24a:	d504      	bpl.n	800c256 <_vfiprintf_r+0x4e>
 800c24c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c250:	b01d      	add	sp, #116	; 0x74
 800c252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c256:	89ab      	ldrh	r3, [r5, #12]
 800c258:	0598      	lsls	r0, r3, #22
 800c25a:	d4f7      	bmi.n	800c24c <_vfiprintf_r+0x44>
 800c25c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c25e:	f7fc fe8f 	bl	8008f80 <__retarget_lock_release_recursive>
 800c262:	e7f3      	b.n	800c24c <_vfiprintf_r+0x44>
 800c264:	2300      	movs	r3, #0
 800c266:	9309      	str	r3, [sp, #36]	; 0x24
 800c268:	2320      	movs	r3, #32
 800c26a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c26e:	f8cd 800c 	str.w	r8, [sp, #12]
 800c272:	2330      	movs	r3, #48	; 0x30
 800c274:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800c428 <_vfiprintf_r+0x220>
 800c278:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c27c:	f04f 0901 	mov.w	r9, #1
 800c280:	4623      	mov	r3, r4
 800c282:	469a      	mov	sl, r3
 800c284:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c288:	b10a      	cbz	r2, 800c28e <_vfiprintf_r+0x86>
 800c28a:	2a25      	cmp	r2, #37	; 0x25
 800c28c:	d1f9      	bne.n	800c282 <_vfiprintf_r+0x7a>
 800c28e:	ebba 0b04 	subs.w	fp, sl, r4
 800c292:	d00b      	beq.n	800c2ac <_vfiprintf_r+0xa4>
 800c294:	465b      	mov	r3, fp
 800c296:	4622      	mov	r2, r4
 800c298:	4629      	mov	r1, r5
 800c29a:	4630      	mov	r0, r6
 800c29c:	f7ff ffa2 	bl	800c1e4 <__sfputs_r>
 800c2a0:	3001      	adds	r0, #1
 800c2a2:	f000 80a9 	beq.w	800c3f8 <_vfiprintf_r+0x1f0>
 800c2a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c2a8:	445a      	add	r2, fp
 800c2aa:	9209      	str	r2, [sp, #36]	; 0x24
 800c2ac:	f89a 3000 	ldrb.w	r3, [sl]
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	f000 80a1 	beq.w	800c3f8 <_vfiprintf_r+0x1f0>
 800c2b6:	2300      	movs	r3, #0
 800c2b8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c2bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c2c0:	f10a 0a01 	add.w	sl, sl, #1
 800c2c4:	9304      	str	r3, [sp, #16]
 800c2c6:	9307      	str	r3, [sp, #28]
 800c2c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c2cc:	931a      	str	r3, [sp, #104]	; 0x68
 800c2ce:	4654      	mov	r4, sl
 800c2d0:	2205      	movs	r2, #5
 800c2d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c2d6:	4854      	ldr	r0, [pc, #336]	; (800c428 <_vfiprintf_r+0x220>)
 800c2d8:	f7f3 ff82 	bl	80001e0 <memchr>
 800c2dc:	9a04      	ldr	r2, [sp, #16]
 800c2de:	b9d8      	cbnz	r0, 800c318 <_vfiprintf_r+0x110>
 800c2e0:	06d1      	lsls	r1, r2, #27
 800c2e2:	bf44      	itt	mi
 800c2e4:	2320      	movmi	r3, #32
 800c2e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c2ea:	0713      	lsls	r3, r2, #28
 800c2ec:	bf44      	itt	mi
 800c2ee:	232b      	movmi	r3, #43	; 0x2b
 800c2f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c2f4:	f89a 3000 	ldrb.w	r3, [sl]
 800c2f8:	2b2a      	cmp	r3, #42	; 0x2a
 800c2fa:	d015      	beq.n	800c328 <_vfiprintf_r+0x120>
 800c2fc:	9a07      	ldr	r2, [sp, #28]
 800c2fe:	4654      	mov	r4, sl
 800c300:	2000      	movs	r0, #0
 800c302:	f04f 0c0a 	mov.w	ip, #10
 800c306:	4621      	mov	r1, r4
 800c308:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c30c:	3b30      	subs	r3, #48	; 0x30
 800c30e:	2b09      	cmp	r3, #9
 800c310:	d94d      	bls.n	800c3ae <_vfiprintf_r+0x1a6>
 800c312:	b1b0      	cbz	r0, 800c342 <_vfiprintf_r+0x13a>
 800c314:	9207      	str	r2, [sp, #28]
 800c316:	e014      	b.n	800c342 <_vfiprintf_r+0x13a>
 800c318:	eba0 0308 	sub.w	r3, r0, r8
 800c31c:	fa09 f303 	lsl.w	r3, r9, r3
 800c320:	4313      	orrs	r3, r2
 800c322:	9304      	str	r3, [sp, #16]
 800c324:	46a2      	mov	sl, r4
 800c326:	e7d2      	b.n	800c2ce <_vfiprintf_r+0xc6>
 800c328:	9b03      	ldr	r3, [sp, #12]
 800c32a:	1d19      	adds	r1, r3, #4
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	9103      	str	r1, [sp, #12]
 800c330:	2b00      	cmp	r3, #0
 800c332:	bfbb      	ittet	lt
 800c334:	425b      	neglt	r3, r3
 800c336:	f042 0202 	orrlt.w	r2, r2, #2
 800c33a:	9307      	strge	r3, [sp, #28]
 800c33c:	9307      	strlt	r3, [sp, #28]
 800c33e:	bfb8      	it	lt
 800c340:	9204      	strlt	r2, [sp, #16]
 800c342:	7823      	ldrb	r3, [r4, #0]
 800c344:	2b2e      	cmp	r3, #46	; 0x2e
 800c346:	d10c      	bne.n	800c362 <_vfiprintf_r+0x15a>
 800c348:	7863      	ldrb	r3, [r4, #1]
 800c34a:	2b2a      	cmp	r3, #42	; 0x2a
 800c34c:	d134      	bne.n	800c3b8 <_vfiprintf_r+0x1b0>
 800c34e:	9b03      	ldr	r3, [sp, #12]
 800c350:	1d1a      	adds	r2, r3, #4
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	9203      	str	r2, [sp, #12]
 800c356:	2b00      	cmp	r3, #0
 800c358:	bfb8      	it	lt
 800c35a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800c35e:	3402      	adds	r4, #2
 800c360:	9305      	str	r3, [sp, #20]
 800c362:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800c438 <_vfiprintf_r+0x230>
 800c366:	7821      	ldrb	r1, [r4, #0]
 800c368:	2203      	movs	r2, #3
 800c36a:	4650      	mov	r0, sl
 800c36c:	f7f3 ff38 	bl	80001e0 <memchr>
 800c370:	b138      	cbz	r0, 800c382 <_vfiprintf_r+0x17a>
 800c372:	9b04      	ldr	r3, [sp, #16]
 800c374:	eba0 000a 	sub.w	r0, r0, sl
 800c378:	2240      	movs	r2, #64	; 0x40
 800c37a:	4082      	lsls	r2, r0
 800c37c:	4313      	orrs	r3, r2
 800c37e:	3401      	adds	r4, #1
 800c380:	9304      	str	r3, [sp, #16]
 800c382:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c386:	4829      	ldr	r0, [pc, #164]	; (800c42c <_vfiprintf_r+0x224>)
 800c388:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c38c:	2206      	movs	r2, #6
 800c38e:	f7f3 ff27 	bl	80001e0 <memchr>
 800c392:	2800      	cmp	r0, #0
 800c394:	d03f      	beq.n	800c416 <_vfiprintf_r+0x20e>
 800c396:	4b26      	ldr	r3, [pc, #152]	; (800c430 <_vfiprintf_r+0x228>)
 800c398:	bb1b      	cbnz	r3, 800c3e2 <_vfiprintf_r+0x1da>
 800c39a:	9b03      	ldr	r3, [sp, #12]
 800c39c:	3307      	adds	r3, #7
 800c39e:	f023 0307 	bic.w	r3, r3, #7
 800c3a2:	3308      	adds	r3, #8
 800c3a4:	9303      	str	r3, [sp, #12]
 800c3a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c3a8:	443b      	add	r3, r7
 800c3aa:	9309      	str	r3, [sp, #36]	; 0x24
 800c3ac:	e768      	b.n	800c280 <_vfiprintf_r+0x78>
 800c3ae:	fb0c 3202 	mla	r2, ip, r2, r3
 800c3b2:	460c      	mov	r4, r1
 800c3b4:	2001      	movs	r0, #1
 800c3b6:	e7a6      	b.n	800c306 <_vfiprintf_r+0xfe>
 800c3b8:	2300      	movs	r3, #0
 800c3ba:	3401      	adds	r4, #1
 800c3bc:	9305      	str	r3, [sp, #20]
 800c3be:	4619      	mov	r1, r3
 800c3c0:	f04f 0c0a 	mov.w	ip, #10
 800c3c4:	4620      	mov	r0, r4
 800c3c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c3ca:	3a30      	subs	r2, #48	; 0x30
 800c3cc:	2a09      	cmp	r2, #9
 800c3ce:	d903      	bls.n	800c3d8 <_vfiprintf_r+0x1d0>
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	d0c6      	beq.n	800c362 <_vfiprintf_r+0x15a>
 800c3d4:	9105      	str	r1, [sp, #20]
 800c3d6:	e7c4      	b.n	800c362 <_vfiprintf_r+0x15a>
 800c3d8:	fb0c 2101 	mla	r1, ip, r1, r2
 800c3dc:	4604      	mov	r4, r0
 800c3de:	2301      	movs	r3, #1
 800c3e0:	e7f0      	b.n	800c3c4 <_vfiprintf_r+0x1bc>
 800c3e2:	ab03      	add	r3, sp, #12
 800c3e4:	9300      	str	r3, [sp, #0]
 800c3e6:	462a      	mov	r2, r5
 800c3e8:	4b12      	ldr	r3, [pc, #72]	; (800c434 <_vfiprintf_r+0x22c>)
 800c3ea:	a904      	add	r1, sp, #16
 800c3ec:	4630      	mov	r0, r6
 800c3ee:	f7fb fe4d 	bl	800808c <_printf_float>
 800c3f2:	4607      	mov	r7, r0
 800c3f4:	1c78      	adds	r0, r7, #1
 800c3f6:	d1d6      	bne.n	800c3a6 <_vfiprintf_r+0x19e>
 800c3f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c3fa:	07d9      	lsls	r1, r3, #31
 800c3fc:	d405      	bmi.n	800c40a <_vfiprintf_r+0x202>
 800c3fe:	89ab      	ldrh	r3, [r5, #12]
 800c400:	059a      	lsls	r2, r3, #22
 800c402:	d402      	bmi.n	800c40a <_vfiprintf_r+0x202>
 800c404:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c406:	f7fc fdbb 	bl	8008f80 <__retarget_lock_release_recursive>
 800c40a:	89ab      	ldrh	r3, [r5, #12]
 800c40c:	065b      	lsls	r3, r3, #25
 800c40e:	f53f af1d 	bmi.w	800c24c <_vfiprintf_r+0x44>
 800c412:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c414:	e71c      	b.n	800c250 <_vfiprintf_r+0x48>
 800c416:	ab03      	add	r3, sp, #12
 800c418:	9300      	str	r3, [sp, #0]
 800c41a:	462a      	mov	r2, r5
 800c41c:	4b05      	ldr	r3, [pc, #20]	; (800c434 <_vfiprintf_r+0x22c>)
 800c41e:	a904      	add	r1, sp, #16
 800c420:	4630      	mov	r0, r6
 800c422:	f7fc f8d7 	bl	80085d4 <_printf_i>
 800c426:	e7e4      	b.n	800c3f2 <_vfiprintf_r+0x1ea>
 800c428:	0800cb99 	.word	0x0800cb99
 800c42c:	0800cba3 	.word	0x0800cba3
 800c430:	0800808d 	.word	0x0800808d
 800c434:	0800c1e5 	.word	0x0800c1e5
 800c438:	0800cb9f 	.word	0x0800cb9f

0800c43c <__swbuf_r>:
 800c43c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c43e:	460e      	mov	r6, r1
 800c440:	4614      	mov	r4, r2
 800c442:	4605      	mov	r5, r0
 800c444:	b118      	cbz	r0, 800c44e <__swbuf_r+0x12>
 800c446:	6a03      	ldr	r3, [r0, #32]
 800c448:	b90b      	cbnz	r3, 800c44e <__swbuf_r+0x12>
 800c44a:	f7fc fc81 	bl	8008d50 <__sinit>
 800c44e:	69a3      	ldr	r3, [r4, #24]
 800c450:	60a3      	str	r3, [r4, #8]
 800c452:	89a3      	ldrh	r3, [r4, #12]
 800c454:	071a      	lsls	r2, r3, #28
 800c456:	d525      	bpl.n	800c4a4 <__swbuf_r+0x68>
 800c458:	6923      	ldr	r3, [r4, #16]
 800c45a:	b31b      	cbz	r3, 800c4a4 <__swbuf_r+0x68>
 800c45c:	6823      	ldr	r3, [r4, #0]
 800c45e:	6922      	ldr	r2, [r4, #16]
 800c460:	1a98      	subs	r0, r3, r2
 800c462:	6963      	ldr	r3, [r4, #20]
 800c464:	b2f6      	uxtb	r6, r6
 800c466:	4283      	cmp	r3, r0
 800c468:	4637      	mov	r7, r6
 800c46a:	dc04      	bgt.n	800c476 <__swbuf_r+0x3a>
 800c46c:	4621      	mov	r1, r4
 800c46e:	4628      	mov	r0, r5
 800c470:	f7ff fa3a 	bl	800b8e8 <_fflush_r>
 800c474:	b9e0      	cbnz	r0, 800c4b0 <__swbuf_r+0x74>
 800c476:	68a3      	ldr	r3, [r4, #8]
 800c478:	3b01      	subs	r3, #1
 800c47a:	60a3      	str	r3, [r4, #8]
 800c47c:	6823      	ldr	r3, [r4, #0]
 800c47e:	1c5a      	adds	r2, r3, #1
 800c480:	6022      	str	r2, [r4, #0]
 800c482:	701e      	strb	r6, [r3, #0]
 800c484:	6962      	ldr	r2, [r4, #20]
 800c486:	1c43      	adds	r3, r0, #1
 800c488:	429a      	cmp	r2, r3
 800c48a:	d004      	beq.n	800c496 <__swbuf_r+0x5a>
 800c48c:	89a3      	ldrh	r3, [r4, #12]
 800c48e:	07db      	lsls	r3, r3, #31
 800c490:	d506      	bpl.n	800c4a0 <__swbuf_r+0x64>
 800c492:	2e0a      	cmp	r6, #10
 800c494:	d104      	bne.n	800c4a0 <__swbuf_r+0x64>
 800c496:	4621      	mov	r1, r4
 800c498:	4628      	mov	r0, r5
 800c49a:	f7ff fa25 	bl	800b8e8 <_fflush_r>
 800c49e:	b938      	cbnz	r0, 800c4b0 <__swbuf_r+0x74>
 800c4a0:	4638      	mov	r0, r7
 800c4a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c4a4:	4621      	mov	r1, r4
 800c4a6:	4628      	mov	r0, r5
 800c4a8:	f000 f806 	bl	800c4b8 <__swsetup_r>
 800c4ac:	2800      	cmp	r0, #0
 800c4ae:	d0d5      	beq.n	800c45c <__swbuf_r+0x20>
 800c4b0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800c4b4:	e7f4      	b.n	800c4a0 <__swbuf_r+0x64>
	...

0800c4b8 <__swsetup_r>:
 800c4b8:	b538      	push	{r3, r4, r5, lr}
 800c4ba:	4b2a      	ldr	r3, [pc, #168]	; (800c564 <__swsetup_r+0xac>)
 800c4bc:	4605      	mov	r5, r0
 800c4be:	6818      	ldr	r0, [r3, #0]
 800c4c0:	460c      	mov	r4, r1
 800c4c2:	b118      	cbz	r0, 800c4cc <__swsetup_r+0x14>
 800c4c4:	6a03      	ldr	r3, [r0, #32]
 800c4c6:	b90b      	cbnz	r3, 800c4cc <__swsetup_r+0x14>
 800c4c8:	f7fc fc42 	bl	8008d50 <__sinit>
 800c4cc:	89a3      	ldrh	r3, [r4, #12]
 800c4ce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c4d2:	0718      	lsls	r0, r3, #28
 800c4d4:	d422      	bmi.n	800c51c <__swsetup_r+0x64>
 800c4d6:	06d9      	lsls	r1, r3, #27
 800c4d8:	d407      	bmi.n	800c4ea <__swsetup_r+0x32>
 800c4da:	2309      	movs	r3, #9
 800c4dc:	602b      	str	r3, [r5, #0]
 800c4de:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c4e2:	81a3      	strh	r3, [r4, #12]
 800c4e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c4e8:	e034      	b.n	800c554 <__swsetup_r+0x9c>
 800c4ea:	0758      	lsls	r0, r3, #29
 800c4ec:	d512      	bpl.n	800c514 <__swsetup_r+0x5c>
 800c4ee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c4f0:	b141      	cbz	r1, 800c504 <__swsetup_r+0x4c>
 800c4f2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c4f6:	4299      	cmp	r1, r3
 800c4f8:	d002      	beq.n	800c500 <__swsetup_r+0x48>
 800c4fa:	4628      	mov	r0, r5
 800c4fc:	f7fd fbd2 	bl	8009ca4 <_free_r>
 800c500:	2300      	movs	r3, #0
 800c502:	6363      	str	r3, [r4, #52]	; 0x34
 800c504:	89a3      	ldrh	r3, [r4, #12]
 800c506:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c50a:	81a3      	strh	r3, [r4, #12]
 800c50c:	2300      	movs	r3, #0
 800c50e:	6063      	str	r3, [r4, #4]
 800c510:	6923      	ldr	r3, [r4, #16]
 800c512:	6023      	str	r3, [r4, #0]
 800c514:	89a3      	ldrh	r3, [r4, #12]
 800c516:	f043 0308 	orr.w	r3, r3, #8
 800c51a:	81a3      	strh	r3, [r4, #12]
 800c51c:	6923      	ldr	r3, [r4, #16]
 800c51e:	b94b      	cbnz	r3, 800c534 <__swsetup_r+0x7c>
 800c520:	89a3      	ldrh	r3, [r4, #12]
 800c522:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c526:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c52a:	d003      	beq.n	800c534 <__swsetup_r+0x7c>
 800c52c:	4621      	mov	r1, r4
 800c52e:	4628      	mov	r0, r5
 800c530:	f000 f884 	bl	800c63c <__smakebuf_r>
 800c534:	89a0      	ldrh	r0, [r4, #12]
 800c536:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c53a:	f010 0301 	ands.w	r3, r0, #1
 800c53e:	d00a      	beq.n	800c556 <__swsetup_r+0x9e>
 800c540:	2300      	movs	r3, #0
 800c542:	60a3      	str	r3, [r4, #8]
 800c544:	6963      	ldr	r3, [r4, #20]
 800c546:	425b      	negs	r3, r3
 800c548:	61a3      	str	r3, [r4, #24]
 800c54a:	6923      	ldr	r3, [r4, #16]
 800c54c:	b943      	cbnz	r3, 800c560 <__swsetup_r+0xa8>
 800c54e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c552:	d1c4      	bne.n	800c4de <__swsetup_r+0x26>
 800c554:	bd38      	pop	{r3, r4, r5, pc}
 800c556:	0781      	lsls	r1, r0, #30
 800c558:	bf58      	it	pl
 800c55a:	6963      	ldrpl	r3, [r4, #20]
 800c55c:	60a3      	str	r3, [r4, #8]
 800c55e:	e7f4      	b.n	800c54a <__swsetup_r+0x92>
 800c560:	2000      	movs	r0, #0
 800c562:	e7f7      	b.n	800c554 <__swsetup_r+0x9c>
 800c564:	20000068 	.word	0x20000068

0800c568 <_raise_r>:
 800c568:	291f      	cmp	r1, #31
 800c56a:	b538      	push	{r3, r4, r5, lr}
 800c56c:	4604      	mov	r4, r0
 800c56e:	460d      	mov	r5, r1
 800c570:	d904      	bls.n	800c57c <_raise_r+0x14>
 800c572:	2316      	movs	r3, #22
 800c574:	6003      	str	r3, [r0, #0]
 800c576:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c57a:	bd38      	pop	{r3, r4, r5, pc}
 800c57c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c57e:	b112      	cbz	r2, 800c586 <_raise_r+0x1e>
 800c580:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c584:	b94b      	cbnz	r3, 800c59a <_raise_r+0x32>
 800c586:	4620      	mov	r0, r4
 800c588:	f000 f830 	bl	800c5ec <_getpid_r>
 800c58c:	462a      	mov	r2, r5
 800c58e:	4601      	mov	r1, r0
 800c590:	4620      	mov	r0, r4
 800c592:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c596:	f000 b817 	b.w	800c5c8 <_kill_r>
 800c59a:	2b01      	cmp	r3, #1
 800c59c:	d00a      	beq.n	800c5b4 <_raise_r+0x4c>
 800c59e:	1c59      	adds	r1, r3, #1
 800c5a0:	d103      	bne.n	800c5aa <_raise_r+0x42>
 800c5a2:	2316      	movs	r3, #22
 800c5a4:	6003      	str	r3, [r0, #0]
 800c5a6:	2001      	movs	r0, #1
 800c5a8:	e7e7      	b.n	800c57a <_raise_r+0x12>
 800c5aa:	2400      	movs	r4, #0
 800c5ac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c5b0:	4628      	mov	r0, r5
 800c5b2:	4798      	blx	r3
 800c5b4:	2000      	movs	r0, #0
 800c5b6:	e7e0      	b.n	800c57a <_raise_r+0x12>

0800c5b8 <raise>:
 800c5b8:	4b02      	ldr	r3, [pc, #8]	; (800c5c4 <raise+0xc>)
 800c5ba:	4601      	mov	r1, r0
 800c5bc:	6818      	ldr	r0, [r3, #0]
 800c5be:	f7ff bfd3 	b.w	800c568 <_raise_r>
 800c5c2:	bf00      	nop
 800c5c4:	20000068 	.word	0x20000068

0800c5c8 <_kill_r>:
 800c5c8:	b538      	push	{r3, r4, r5, lr}
 800c5ca:	4d07      	ldr	r5, [pc, #28]	; (800c5e8 <_kill_r+0x20>)
 800c5cc:	2300      	movs	r3, #0
 800c5ce:	4604      	mov	r4, r0
 800c5d0:	4608      	mov	r0, r1
 800c5d2:	4611      	mov	r1, r2
 800c5d4:	602b      	str	r3, [r5, #0]
 800c5d6:	f7f5 f975 	bl	80018c4 <_kill>
 800c5da:	1c43      	adds	r3, r0, #1
 800c5dc:	d102      	bne.n	800c5e4 <_kill_r+0x1c>
 800c5de:	682b      	ldr	r3, [r5, #0]
 800c5e0:	b103      	cbz	r3, 800c5e4 <_kill_r+0x1c>
 800c5e2:	6023      	str	r3, [r4, #0]
 800c5e4:	bd38      	pop	{r3, r4, r5, pc}
 800c5e6:	bf00      	nop
 800c5e8:	20004d74 	.word	0x20004d74

0800c5ec <_getpid_r>:
 800c5ec:	f7f5 b962 	b.w	80018b4 <_getpid>

0800c5f0 <__swhatbuf_r>:
 800c5f0:	b570      	push	{r4, r5, r6, lr}
 800c5f2:	460c      	mov	r4, r1
 800c5f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c5f8:	2900      	cmp	r1, #0
 800c5fa:	b096      	sub	sp, #88	; 0x58
 800c5fc:	4615      	mov	r5, r2
 800c5fe:	461e      	mov	r6, r3
 800c600:	da0d      	bge.n	800c61e <__swhatbuf_r+0x2e>
 800c602:	89a3      	ldrh	r3, [r4, #12]
 800c604:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c608:	f04f 0100 	mov.w	r1, #0
 800c60c:	bf0c      	ite	eq
 800c60e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c612:	2340      	movne	r3, #64	; 0x40
 800c614:	2000      	movs	r0, #0
 800c616:	6031      	str	r1, [r6, #0]
 800c618:	602b      	str	r3, [r5, #0]
 800c61a:	b016      	add	sp, #88	; 0x58
 800c61c:	bd70      	pop	{r4, r5, r6, pc}
 800c61e:	466a      	mov	r2, sp
 800c620:	f000 f848 	bl	800c6b4 <_fstat_r>
 800c624:	2800      	cmp	r0, #0
 800c626:	dbec      	blt.n	800c602 <__swhatbuf_r+0x12>
 800c628:	9901      	ldr	r1, [sp, #4]
 800c62a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c62e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c632:	4259      	negs	r1, r3
 800c634:	4159      	adcs	r1, r3
 800c636:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c63a:	e7eb      	b.n	800c614 <__swhatbuf_r+0x24>

0800c63c <__smakebuf_r>:
 800c63c:	898b      	ldrh	r3, [r1, #12]
 800c63e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c640:	079d      	lsls	r5, r3, #30
 800c642:	4606      	mov	r6, r0
 800c644:	460c      	mov	r4, r1
 800c646:	d507      	bpl.n	800c658 <__smakebuf_r+0x1c>
 800c648:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c64c:	6023      	str	r3, [r4, #0]
 800c64e:	6123      	str	r3, [r4, #16]
 800c650:	2301      	movs	r3, #1
 800c652:	6163      	str	r3, [r4, #20]
 800c654:	b002      	add	sp, #8
 800c656:	bd70      	pop	{r4, r5, r6, pc}
 800c658:	ab01      	add	r3, sp, #4
 800c65a:	466a      	mov	r2, sp
 800c65c:	f7ff ffc8 	bl	800c5f0 <__swhatbuf_r>
 800c660:	9900      	ldr	r1, [sp, #0]
 800c662:	4605      	mov	r5, r0
 800c664:	4630      	mov	r0, r6
 800c666:	f7fd fb91 	bl	8009d8c <_malloc_r>
 800c66a:	b948      	cbnz	r0, 800c680 <__smakebuf_r+0x44>
 800c66c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c670:	059a      	lsls	r2, r3, #22
 800c672:	d4ef      	bmi.n	800c654 <__smakebuf_r+0x18>
 800c674:	f023 0303 	bic.w	r3, r3, #3
 800c678:	f043 0302 	orr.w	r3, r3, #2
 800c67c:	81a3      	strh	r3, [r4, #12]
 800c67e:	e7e3      	b.n	800c648 <__smakebuf_r+0xc>
 800c680:	89a3      	ldrh	r3, [r4, #12]
 800c682:	6020      	str	r0, [r4, #0]
 800c684:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c688:	81a3      	strh	r3, [r4, #12]
 800c68a:	9b00      	ldr	r3, [sp, #0]
 800c68c:	6163      	str	r3, [r4, #20]
 800c68e:	9b01      	ldr	r3, [sp, #4]
 800c690:	6120      	str	r0, [r4, #16]
 800c692:	b15b      	cbz	r3, 800c6ac <__smakebuf_r+0x70>
 800c694:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c698:	4630      	mov	r0, r6
 800c69a:	f000 f81d 	bl	800c6d8 <_isatty_r>
 800c69e:	b128      	cbz	r0, 800c6ac <__smakebuf_r+0x70>
 800c6a0:	89a3      	ldrh	r3, [r4, #12]
 800c6a2:	f023 0303 	bic.w	r3, r3, #3
 800c6a6:	f043 0301 	orr.w	r3, r3, #1
 800c6aa:	81a3      	strh	r3, [r4, #12]
 800c6ac:	89a3      	ldrh	r3, [r4, #12]
 800c6ae:	431d      	orrs	r5, r3
 800c6b0:	81a5      	strh	r5, [r4, #12]
 800c6b2:	e7cf      	b.n	800c654 <__smakebuf_r+0x18>

0800c6b4 <_fstat_r>:
 800c6b4:	b538      	push	{r3, r4, r5, lr}
 800c6b6:	4d07      	ldr	r5, [pc, #28]	; (800c6d4 <_fstat_r+0x20>)
 800c6b8:	2300      	movs	r3, #0
 800c6ba:	4604      	mov	r4, r0
 800c6bc:	4608      	mov	r0, r1
 800c6be:	4611      	mov	r1, r2
 800c6c0:	602b      	str	r3, [r5, #0]
 800c6c2:	f7f5 f95e 	bl	8001982 <_fstat>
 800c6c6:	1c43      	adds	r3, r0, #1
 800c6c8:	d102      	bne.n	800c6d0 <_fstat_r+0x1c>
 800c6ca:	682b      	ldr	r3, [r5, #0]
 800c6cc:	b103      	cbz	r3, 800c6d0 <_fstat_r+0x1c>
 800c6ce:	6023      	str	r3, [r4, #0]
 800c6d0:	bd38      	pop	{r3, r4, r5, pc}
 800c6d2:	bf00      	nop
 800c6d4:	20004d74 	.word	0x20004d74

0800c6d8 <_isatty_r>:
 800c6d8:	b538      	push	{r3, r4, r5, lr}
 800c6da:	4d06      	ldr	r5, [pc, #24]	; (800c6f4 <_isatty_r+0x1c>)
 800c6dc:	2300      	movs	r3, #0
 800c6de:	4604      	mov	r4, r0
 800c6e0:	4608      	mov	r0, r1
 800c6e2:	602b      	str	r3, [r5, #0]
 800c6e4:	f7f5 f95d 	bl	80019a2 <_isatty>
 800c6e8:	1c43      	adds	r3, r0, #1
 800c6ea:	d102      	bne.n	800c6f2 <_isatty_r+0x1a>
 800c6ec:	682b      	ldr	r3, [r5, #0]
 800c6ee:	b103      	cbz	r3, 800c6f2 <_isatty_r+0x1a>
 800c6f0:	6023      	str	r3, [r4, #0]
 800c6f2:	bd38      	pop	{r3, r4, r5, pc}
 800c6f4:	20004d74 	.word	0x20004d74

0800c6f8 <_init>:
 800c6f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6fa:	bf00      	nop
 800c6fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c6fe:	bc08      	pop	{r3}
 800c700:	469e      	mov	lr, r3
 800c702:	4770      	bx	lr

0800c704 <_fini>:
 800c704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c706:	bf00      	nop
 800c708:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c70a:	bc08      	pop	{r3}
 800c70c:	469e      	mov	lr, r3
 800c70e:	4770      	bx	lr
