
---------- Begin Simulation Statistics ----------
final_tick                                14010015500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 236574                       # Simulator instruction rate (inst/s)
host_mem_usage                                4482000                       # Number of bytes of host memory used
host_op_rate                                   414964                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    59.98                       # Real time elapsed on the host
host_tick_rate                              233591286                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14188883                       # Number of instructions simulated
sim_ops                                      24888139                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014010                       # Number of seconds simulated
sim_ticks                                 14010015500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     90                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.802003                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2872222                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157447                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2419                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003171                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1720                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        5092896                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.356888                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2443209                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          206                       # TLB misses on write requests
system.cpu0.numCycles                        28020031                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22927135                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               83                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              278                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             49                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              49                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    278                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           31                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    4188883                       # Number of instructions committed
system.cpu1.committedOps                      7960208                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              6.689102                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2049714                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1033594                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        13835                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     576495                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          495                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       13341764                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.149497                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1939607                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          603                       # TLB misses on write requests
system.cpu1.numCycles                        28019865                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass             152783      1.92%      1.92% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                6239622     78.39%     80.30% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   200      0.00%     80.31% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                  55801      0.70%     81.01% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                 8019      0.10%     81.11% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     81.11% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                 2096      0.03%     81.14% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     81.14% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     81.14% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     81.14% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     81.14% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     81.14% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  8192      0.10%     81.24% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     81.24% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                 26443      0.33%     81.57% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                   294      0.00%     81.57% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 21364      0.27%     81.84% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                19340      0.24%     82.09% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     82.09% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     82.09% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                2362      0.03%     82.11% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     82.11% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     82.11% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     82.11% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd              124      0.00%     82.12% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     82.12% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     82.12% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt             2066      0.03%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult              82      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::MemRead                826113     10.38%     92.52% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               519708      6.53%     99.05% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            44962      0.56%     99.62% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           30637      0.38%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 7960208                       # Class of committed instruction
system.cpu1.tickCycles                       14678101                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   83                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        66030                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        133085                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       797470                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          178                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1595005                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            178                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              44106                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        25423                       # Transaction distribution
system.membus.trans_dist::CleanEvict            40607                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22949                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22949                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         44106                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       200140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       200140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 200140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5918592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      5918592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5918592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             67055                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   67055    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               67055                       # Request fanout histogram
system.membus.reqLayer4.occupancy           251650500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          359733500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14010015500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429337                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429337                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429337                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429337                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13825                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13825                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13825                       # number of overall misses
system.cpu0.icache.overall_misses::total        13825                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    339877500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    339877500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    339877500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    339877500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2443162                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2443162                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2443162                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2443162                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005659                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005659                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005659                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005659                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 24584.267631                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24584.267631                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 24584.267631                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24584.267631                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13809                       # number of writebacks
system.cpu0.icache.writebacks::total            13809                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13825                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13825                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13825                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13825                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    326052500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    326052500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    326052500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    326052500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005659                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005659                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005659                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005659                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23584.267631                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23584.267631                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23584.267631                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23584.267631                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13809                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429337                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429337                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13825                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13825                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    339877500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    339877500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2443162                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2443162                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005659                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005659                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 24584.267631                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24584.267631                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13825                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13825                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    326052500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    326052500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005659                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005659                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23584.267631                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23584.267631                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14010015500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999032                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2443162                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13825                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           176.720579                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999032                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19559121                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19559121                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14010015500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14010015500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14010015500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14010015500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14010015500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14010015500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861425                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861425                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5861844                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5861844                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226512                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226512                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       233484                       # number of overall misses
system.cpu0.dcache.overall_misses::total       233484                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4082068991                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4082068991                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4082068991                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4082068991                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087937                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087937                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095328                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095328                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037207                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037207                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.038305                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038305                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 18021.424874                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 18021.424874                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 17483.292178                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 17483.292178                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         3953                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    64.803279                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        60751                       # number of writebacks
system.cpu0.dcache.writebacks::total            60751                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         8883                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8883                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         8883                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8883                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217629                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217629                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221372                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221372                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   3623701500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3623701500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   3923242000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3923242000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035748                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035748                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036318                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036318                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16650.820892                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16650.820892                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17722.394883                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17722.394883                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221356                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983170                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983170                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       163078                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       163078                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2427597500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2427597500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146248                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146248                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039331                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039331                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 14886.112780                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14886.112780                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          453                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          453                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162625                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162625                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2242558000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2242558000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039222                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039222                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13789.749424                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13789.749424                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878255                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878255                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63434                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63434                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1654471491                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1654471491                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032669                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032669                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 26081.777769                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26081.777769                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8430                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8430                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        55004                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        55004                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1381143500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1381143500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028328                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028328                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25109.873827                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25109.873827                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          419                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          419                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         6972                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         6972                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.943309                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.943309                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    299540500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    299540500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 80026.850120                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 80026.850120                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14010015500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.998948                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6083216                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221372                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.479609                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.998948                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48983996                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48983996                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14010015500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14010015500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14010015500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1588283                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1588283                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1588283                       # number of overall hits
system.cpu1.icache.overall_hits::total        1588283                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       351166                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        351166                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       351166                       # number of overall misses
system.cpu1.icache.overall_misses::total       351166                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   5553415500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   5553415500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   5553415500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   5553415500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1939449                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1939449                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1939449                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1939449                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.181065                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.181065                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.181065                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.181065                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 15814.217493                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15814.217493                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 15814.217493                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15814.217493                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       351149                       # number of writebacks
system.cpu1.icache.writebacks::total           351149                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       351166                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       351166                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       351166                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       351166                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   5202250500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   5202250500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   5202250500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   5202250500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.181065                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.181065                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.181065                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.181065                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 14814.220340                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14814.220340                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 14814.220340                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14814.220340                       # average overall mshr miss latency
system.cpu1.icache.replacements                351149                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1588283                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1588283                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       351166                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       351166                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   5553415500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   5553415500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1939449                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1939449                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.181065                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.181065                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 15814.217493                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15814.217493                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       351166                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       351166                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   5202250500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   5202250500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.181065                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.181065                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 14814.220340                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14814.220340                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14010015500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998996                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1939448                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           351165                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             5.522897                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998996                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15866757                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15866757                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14010015500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14010015500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14010015500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14010015500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14010015500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14010015500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1289794                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1289794                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1290711                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1290711                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       257838                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        257838                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       258971                       # number of overall misses
system.cpu1.dcache.overall_misses::total       258971                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   6915741000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6915741000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   6915741000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6915741000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1547632                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1547632                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1549682                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1549682                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166602                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166602                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.167112                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.167112                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 26822.039420                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26822.039420                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 26704.692803                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26704.692803                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     2.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        96339                       # number of writebacks
system.cpu1.dcache.writebacks::total            96339                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        47702                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        47702                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        47702                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        47702                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       210136                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       210136                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       211172                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       211172                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   5152287500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5152287500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   5199539000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5199539000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.135779                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.135779                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.136268                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.136268                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 24518.823524                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24518.823524                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 24622.293675                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24622.293675                       # average overall mshr miss latency
system.cpu1.dcache.replacements                211156                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       839542                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         839542                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       157834                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       157834                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   3642912000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3642912000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       997376                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       997376                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.158249                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.158249                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 23080.654358                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 23080.654358                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         4995                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         4995                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       152839                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       152839                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   3384329500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3384329500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.153241                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.153241                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 22143.101564                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22143.101564                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       450252                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        450252                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       100004                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       100004                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   3272829000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   3272829000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       550256                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       550256                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.181741                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.181741                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 32726.980921                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32726.980921                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        42707                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        42707                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        57297                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        57297                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1767958000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1767958000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.104128                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.104128                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 30856.030857                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 30856.030857                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          917                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          917                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         1133                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1133                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         2050                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2050                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.552683                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.552683                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         1036                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1036                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data     47251500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     47251500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.505366                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.505366                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 45609.555985                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 45609.555985                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14010015500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999060                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1501883                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           211172                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.112131                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999060                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999941                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         12608628                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        12608628                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14010015500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14010015500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14010015500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11580                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              206090                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              337995                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              174815                       # number of demand (read+write) hits
system.l2.demand_hits::total                   730480                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11580                       # number of overall hits
system.l2.overall_hits::.cpu0.data             206090                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             337995                       # number of overall hits
system.l2.overall_hits::.cpu1.data             174815                       # number of overall hits
system.l2.overall_hits::total                  730480                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2245                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             15282                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             13171                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             36357                       # number of demand (read+write) misses
system.l2.demand_misses::total                  67055                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2245                       # number of overall misses
system.l2.overall_misses::.cpu0.data            15282                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            13171                       # number of overall misses
system.l2.overall_misses::.cpu1.data            36357                       # number of overall misses
system.l2.overall_misses::total                 67055                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    178640000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1273026500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1076819500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   3010135000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5538621000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    178640000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1273026500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1076819500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   3010135000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5538621000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13825                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221372                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          351166                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          211172                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               797535                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13825                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221372                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         351166                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         211172                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              797535                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.162387                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.069033                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.037506                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.172168                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.084078                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.162387                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.069033                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.037506                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.172168                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.084078                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79572.383073                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83302.349169                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81756.852175                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 82793.822373                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82598.180598                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79572.383073                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83302.349169                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81756.852175                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 82793.822373                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82598.180598                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               25423                       # number of writebacks
system.l2.writebacks::total                     25423                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2245                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        15282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13171                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        36357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             67055                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2245                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        15282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13171                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        36357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67055                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    156190000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1120206500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    945119500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   2646565000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4868081000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    156190000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1120206500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    945119500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   2646565000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4868081000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.162387                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.069033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.037506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.172168                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.084078                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.162387                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.069033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.037506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.172168                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.084078                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69572.383073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 73302.349169                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71757.611419                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 72793.822373                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72598.329729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69572.383073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 73302.349169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71757.611419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 72793.822373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72598.329729                       # average overall mshr miss latency
system.l2.replacements                          66198                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       157090                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           157090                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       157090                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       157090                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       364958                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           364958                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       364958                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       364958                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           10                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            10                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            47403                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            41980                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 89383                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           7601                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          15348                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               22949                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    652879000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1224212500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1877091500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55004                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        57328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            112332                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.138190                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.267723                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.204296                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85893.829759                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 79763.649987                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81794.043313                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         7601                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        15348                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          22949                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    576869000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1070732500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1647601500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.138190                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.267723                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.204296                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 75893.829759                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 69763.649987                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71794.043313                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11580                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        337995                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             349575                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2245                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        13171                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            15416                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    178640000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1076819500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1255459500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13825                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       351166                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         364991                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.162387                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.037506                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.042237                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79572.383073                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81756.852175                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81438.732486                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2245                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13171                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        15416                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    156190000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    945119500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1101309500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.162387                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.037506                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.042237                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69572.383073                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71757.611419                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71439.381162                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       158687                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       132835                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            291522                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         7681                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        21009                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           28690                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    620147500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   1785922500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2406070000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166368                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       153844                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        320212                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.046169                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.136560                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.089597                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 80737.859654                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85007.496787                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83864.412687                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         7681                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        21009                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        28690                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    543337500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   1575832500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2119170000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.046169                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.136560                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.089597                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 70737.859654                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 75007.496787                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73864.412687                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14010015500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.410550                       # Cycle average of tags in use
system.l2.tags.total_refs                     1594993                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     67222                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     23.727247                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.629669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       81.273555                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      408.622494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      165.021124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      358.863708                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.079369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.399045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.161153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.350453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998448                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          179                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          449                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          273                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           90                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12827254                       # Number of tag accesses
system.l2.tags.data_accesses                 12827254                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14010015500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        143680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        978048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        842944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2326848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4291520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       143680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       842944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        986624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1627072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1627072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          15282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13171                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          36357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               67055                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        25423                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              25423                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         10255520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         69810629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         60167242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        166084613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             306318005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     10255520                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     60167242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         70422763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      116136345                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            116136345                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      116136345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        10255520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        69810629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        60167242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       166084613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            422454351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     24982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2245.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     15136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13171.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     35439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000502608750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1519                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1519                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              158281                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              23483                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       67055                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      25423                       # Number of write requests accepted
system.mem_ctrls.readBursts                     67055                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    25423                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1064                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   441                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1778                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    882074000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  329955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2119405250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13366.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32116.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    41891                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   21239                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 67055                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                25423                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   57428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27808                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.291139                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.719795                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   266.074623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14607     52.53%     52.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6996     25.16%     77.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1722      6.19%     83.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          957      3.44%     87.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          838      3.01%     90.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          394      1.42%     91.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          261      0.94%     92.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          218      0.78%     93.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1815      6.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27808                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1519                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.410797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.344277                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     56.914572                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1002     65.96%     65.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           240     15.80%     81.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            97      6.39%     88.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           75      4.94%     93.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           44      2.90%     95.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           28      1.84%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           10      0.66%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            7      0.46%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            5      0.33%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.13%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.13%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.13%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.07%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1519                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1519                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.427913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.406884                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.855062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1198     78.87%     78.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               24      1.58%     80.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              270     17.77%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               24      1.58%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.13%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1519                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4223424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   68096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1597056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4291520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1627072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       301.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       113.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    306.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    116.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14009928000                       # Total gap between requests
system.mem_ctrls.avgGap                     151494.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       143680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       968704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       842944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2268096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1597056                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 10255520.416804676875                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 69143677.963810965419                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 60167242.498768113554                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 161891041.448169708252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 113993878.165231153369                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2245                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        15282                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13171                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        36357                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        25423                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     64133000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    493019250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    404686250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1157566750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 333604353500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28567.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32261.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30725.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     31838.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13122147.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             99553020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             52894710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           239225700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           65495340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1105737360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5492543940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        754546080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7809996150                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        557.458066                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1910773750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    467740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11631501750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             99046080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             52636650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           231950040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           64764540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1105737360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5474758800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        769523040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7798416510                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        556.631540                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1949626250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    467740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11592649250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14010015500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            685202                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       182513                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       364958                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          316197                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           112332                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          112332                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        364991                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       320212                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        41459                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1053480                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       633500                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2392539                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1768576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     18055872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     44948096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     19680704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               84453248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           66198                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1627072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           863733                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000207                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014394                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 863554     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    179      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             863733                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1319550500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         316948119                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         526851292                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332237640                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20760953                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14010015500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
