#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Mar 22 10:54:46 2018
# Process ID: 15435
# Current directory: /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram
# Command line: vivado
# Log file: /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado.log
# Journal file: /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4 -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
add_files -norecurse {/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vhd/fsm_write.vhd /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vhd/emiss_recep_rs232_bram.vhd /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vhd/recep_rs232.vhd /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vhd/emiss_rs232.vhd}
import_files -force -norecurse
import_files -fileset constrs_1 -force -norecurse /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vhd/zedb_emiss_recep_rs232_bram.xdc
set_property compxlib.modelsim_compiled_library_dir /softl2/simlib/simlib_modsim10_5_vivado17 [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_bd_design "bram_16x8"
update_compile_order -fileset sources_1
generate_target all [get_files  /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/bram_16x8.bd]
export_ip_user_files -of_objects [get_files /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/bram_16x8.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/bram_16x8.bd]
export_simulation -of_objects [get_files /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/bram_16x8.bd] -directory /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.ip_user_files/sim_scripts -ip_user_files_dir /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.ip_user_files -ipstatic_source_dir /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/softl2/simlib/simlib_modsim10_5_vivado17} {questa=/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.cache/compile_simlib/questa} {ies=/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.cache/compile_simlib/ies} {vcs=/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.cache/compile_simlib/vcs} {riviera=/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
delete_bd_objs [get_bd_cells blk_mem_gen_0]
generate_target all [get_files  /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/bram_16x8.bd]
export_ip_user_files -of_objects [get_files /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/bram_16x8.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/bram_16x8.bd]
export_simulation -of_objects [get_files /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/bram_16x8.bd] -directory /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.ip_user_files/sim_scripts -ip_user_files_dir /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.ip_user_files -ipstatic_source_dir /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/softl2/simlib/simlib_modsim10_5_vivado17} {questa=/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.cache/compile_simlib/questa} {ies=/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.cache/compile_simlib/ies} {vcs=/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.cache/compile_simlib/vcs} {riviera=/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
open_bd_design {/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/bram_16x8.bd}
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name bram_16x8
set_property -dict [list CONFIG.Component_Name {bram_16x8} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {8} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vhd/ram_16x8.coe} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips bram_16x8]
generate_target {instantiation_template} [get_files /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/ip/bram_16x8/bram_16x8.xci]
generate_target all [get_files  /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/ip/bram_16x8/bram_16x8.xci]
catch { config_ip_cache -export [get_ips -all bram_16x8] }
export_ip_user_files -of_objects [get_files /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/ip/bram_16x8/bram_16x8.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/ip/bram_16x8/bram_16x8.xci]
launch_runs  bram_16x8_synth_1
export_simulation -of_objects [get_files /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/ip/bram_16x8/bram_16x8.xci] -directory /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.ip_user_files/sim_scripts -ip_user_files_dir /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.ip_user_files -ipstatic_source_dir /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/softl2/simlib/simlib_modsim10_5_vivado17} {questa=/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.cache/compile_simlib/questa} {ies=/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.cache/compile_simlib/ies} {vcs=/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.cache/compile_simlib/vcs} {riviera=/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/bram_16x8.bd] -no_script -reset -force -quiet
remove_files  /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/bram_16x8.bd
file delete -force /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8
open_bd_design {/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.srcs/sources_1/bd/bram_16x8/bram_16x8.bd}
launch_runs impl_1 -to_step write_bitstream
import_files -force -norecurse {/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vhd/fsm_write.vhd /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vhd/emiss_recep_rs232_bram.vhd /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vhd/recep_rs232.vhd /cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vhd/emiss_rs232.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/cime-fmr/rollandl-fmr/xilinx/zedboard/emiss_recep_rs232_bram/vivado_2017_4/project_1.runs/impl_1/emiss_recep_rs232_bram.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
