
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 17.0.0 -fPIC -O3)

-- Running command `read_verilog -sv build/day11.v; hierarchy -top day11; proc; opt -fast; memory; opt -fast; techmap; opt -fast; stat -json' --

1. Executing Verilog-2005 frontend: build/day11.v
Parsing SystemVerilog input from `build/day11.v' to AST representation.
verilog frontend filename build/day11.v
Generating RTLIL representation for module `\day11'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \day11

2.2. Analyzing design hierarchy..
Top module:  \day11
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$build/day11.v:223$49 in module day11.
Marked 1 switch rules as full_case in process $proc$build/day11.v:205$44 in module day11.
Marked 1 switch rules as full_case in process $proc$build/day11.v:194$39 in module day11.
Marked 1 switch rules as full_case in process $proc$build/day11.v:177$32 in module day11.
Marked 1 switch rules as full_case in process $proc$build/day11.v:165$27 in module day11.
Marked 1 switch rules as full_case in process $proc$build/day11.v:153$22 in module day11.
Marked 1 switch rules as full_case in process $proc$build/day11.v:137$15 in module day11.
Marked 1 switch rules as full_case in process $proc$build/day11.v:125$10 in module day11.
Marked 1 switch rules as full_case in process $proc$build/day11.v:113$5 in module day11.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 9 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~9 debug messages>

3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\day11.$proc$build/day11.v:223$49'.
     1/1: $0\_33[0:0]
Creating decoders for process `\day11.$proc$build/day11.v:205$44'.
     1/1: $0\_109[63:0]
Creating decoders for process `\day11.$proc$build/day11.v:194$39'.
     1/1: $0\_30[2:0]
Creating decoders for process `\day11.$proc$build/day11.v:177$32'.
     1/1: $0\_86[63:0]
Creating decoders for process `\day11.$proc$build/day11.v:165$27'.
     1/1: $0\_77[63:0]
Creating decoders for process `\day11.$proc$build/day11.v:153$22'.
     1/1: $0\_68[63:0]
Creating decoders for process `\day11.$proc$build/day11.v:137$15'.
     1/1: $0\_59[63:0]
Creating decoders for process `\day11.$proc$build/day11.v:125$10'.
     1/1: $0\_50[63:0]
Creating decoders for process `\day11.$proc$build/day11.v:113$5'.
     1/1: $0\_41[63:0]

3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\day11.\_33' using process `\day11.$proc$build/day11.v:223$49'.
  created $dff cell `$procdff$78' with positive edge clock.
Creating register for signal `\day11.\_109' using process `\day11.$proc$build/day11.v:205$44'.
  created $dff cell `$procdff$79' with positive edge clock.
Creating register for signal `\day11.\_30' using process `\day11.$proc$build/day11.v:194$39'.
  created $dff cell `$procdff$80' with positive edge clock.
Creating register for signal `\day11.\_86' using process `\day11.$proc$build/day11.v:177$32'.
  created $dff cell `$procdff$81' with positive edge clock.
Creating register for signal `\day11.\_77' using process `\day11.$proc$build/day11.v:165$27'.
  created $dff cell `$procdff$82' with positive edge clock.
Creating register for signal `\day11.\_68' using process `\day11.$proc$build/day11.v:153$22'.
  created $dff cell `$procdff$83' with positive edge clock.
Creating register for signal `\day11.\_59' using process `\day11.$proc$build/day11.v:137$15'.
  created $dff cell `$procdff$84' with positive edge clock.
Creating register for signal `\day11.\_50' using process `\day11.$proc$build/day11.v:125$10'.
  created $dff cell `$procdff$85' with positive edge clock.
Creating register for signal `\day11.\_41' using process `\day11.$proc$build/day11.v:113$5'.
  created $dff cell `$procdff$86' with positive edge clock.

3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\day11.$proc$build/day11.v:223$49'.
Removing empty process `day11.$proc$build/day11.v:223$49'.
Found and cleaned up 1 empty switch in `\day11.$proc$build/day11.v:205$44'.
Removing empty process `day11.$proc$build/day11.v:205$44'.
Found and cleaned up 1 empty switch in `\day11.$proc$build/day11.v:194$39'.
Removing empty process `day11.$proc$build/day11.v:194$39'.
Found and cleaned up 1 empty switch in `\day11.$proc$build/day11.v:177$32'.
Removing empty process `day11.$proc$build/day11.v:177$32'.
Found and cleaned up 1 empty switch in `\day11.$proc$build/day11.v:165$27'.
Removing empty process `day11.$proc$build/day11.v:165$27'.
Found and cleaned up 1 empty switch in `\day11.$proc$build/day11.v:153$22'.
Removing empty process `day11.$proc$build/day11.v:153$22'.
Found and cleaned up 1 empty switch in `\day11.$proc$build/day11.v:137$15'.
Removing empty process `day11.$proc$build/day11.v:137$15'.
Found and cleaned up 1 empty switch in `\day11.$proc$build/day11.v:125$10'.
Removing empty process `day11.$proc$build/day11.v:125$10'.
Found and cleaned up 1 empty switch in `\day11.$proc$build/day11.v:113$5'.
Removing empty process `day11.$proc$build/day11.v:113$5'.
Cleaned up 9 empty switches.

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module day11.
<suppressed ~1 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module day11.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day11'.
Removed a total of 0 cells.

4.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$78 ($dff) from module day11 (D = \_114, Q = \_33, rval = 1'0).
Adding SRST signal on $procdff$79 ($dff) from module day11 (D = \_110, Q = \_109, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$80 ($dff) from module day11 (D = \_101, Q = \_30, rval = 3'000).
Adding SRST signal on $procdff$81 ($dff) from module day11 (D = \_87, Q = \_86, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$82 ($dff) from module day11 (D = \_78, Q = \_77, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$83 ($dff) from module day11 (D = \_69, Q = \_68, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$84 ($dff) from module day11 (D = \_60, Q = \_59, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$85 ($dff) from module day11 (D = \_51, Q = \_50, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$86 ($dff) from module day11 (D = \_42, Q = \_41, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).

4.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day11..
Removed 18 unused cells and 82 unused wires.
<suppressed ~33 debug messages>

4.5. Rerunning OPT passes. (Removed registers in this run.)

4.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module day11.

4.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day11'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

4.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:337:slice$99 ($sdff) from module day11 (D = \count, Q = \_77).
Adding EN signal on $auto$ff.cc:337:slice$96 ($sdff) from module day11 (D = \count, Q = \_86).
Adding EN signal on $auto$ff.cc:337:slice$93 ($sdff) from module day11 (D = \_100, Q = \_30).
Adding EN signal on $auto$ff.cc:337:slice$90 ($sdff) from module day11 (D = \count, Q = \_109).
Adding EN signal on $auto$ff.cc:337:slice$87 ($sdff) from module day11 (D = 1'1, Q = \_33).
Adding EN signal on $auto$ff.cc:337:slice$111 ($sdff) from module day11 (D = \count, Q = \_41).
Adding EN signal on $auto$ff.cc:337:slice$108 ($sdff) from module day11 (D = \count, Q = \_50).
Adding EN signal on $auto$ff.cc:337:slice$105 ($sdff) from module day11 (D = \count, Q = \_59).
Adding EN signal on $auto$ff.cc:337:slice$102 ($sdff) from module day11 (D = \count, Q = \_68).

4.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day11..
Removed 9 unused cells and 21 unused wires.
<suppressed ~23 debug messages>

4.10. Rerunning OPT passes. (Removed registers in this run.)

4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module day11.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day11'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day11..

4.15. Finished fast OPT passes.

5. Executing MEMORY pass.

5.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

5.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

5.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

5.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

5.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day11..

5.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

5.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

5.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day11..

5.10. Executing MEMORY_COLLECT pass (generating $mem cells).

5.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

6. Executing OPT pass (performing simple optimizations).

6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module day11.

6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day11'.
Removed a total of 0 cells.

6.3. Executing OPT_DFF pass (perform DFF optimizations).

6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day11..

6.5. Finished fast OPT passes.

7. Executing TECHMAP pass (map to technology primitives).

7.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

7.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Running "alumacc" on wrapper $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=64:B_SIGNED=0:B_WIDTH=64:Y_WIDTH=128:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=64:B_SIGNED=0:B_WIDTH=64:Y_WIDTH=128:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=64:B_SIGNED=0:B_WIDTH=64:Y_WIDTH=128:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=64:B_SIGNED=0:B_WIDTH=64:Y_WIDTH=64:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=64:B_SIGNED=0:B_WIDTH=64:Y_WIDTH=64:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=64:B_SIGNED=0:B_WIDTH=64:Y_WIDTH=64:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=3:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=3:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=3:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $not.
Using extmapper maccmap for cells of type $macc_v2.
  add \_59 * \_50 (64x64 bits, unsigned)
  add \_94 [63:0] * \_41 (64x64 bits, unsigned)
  add \_86 * \_77 (64x64 bits, unsigned)
  add \_90 [63:0] * \_68 (64x64 bits, unsigned)
Using template $paramod$039520c137afc9cd69dd56c3fb11a4e1fbe5f664\_90_alu for cells of type $alu.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000010000000 for cells of type $fa.
Using template $paramod$7e7bdf4b0adff8e15b2cb24084cd1b911e7a73b3\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000001000000 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000001000000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000010000000 for cells of type $lcu.
No more expansions possible.
<suppressed ~5347 debug messages>

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module day11.
<suppressed ~96525 debug messages>

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\day11'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

8.3. Executing OPT_DFF pass (perform DFF optimizations).

8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \day11..
Removed 52671 unused cells and 3892 unused wires.
<suppressed ~52672 debug messages>

8.5. Finished fast OPT passes.
{
   "creator": "Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 17.0.0 -fPIC -O3)",
   "invocation": "stat -json ",
   "modules": {
      "\\day11": {
         "num_wires":         2643,
         "num_wire_bits":     193917,
         "num_pub_wires":     63,
         "num_pub_wire_bits": 1662,
         "num_ports":         11,
         "num_port_bits":     202,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         50201,
         "num_submodules":       0,
         "num_cells_by_type": {
            "$_AND_": 25091,
            "$_NOT_": 11,
            "$_OR_": 7890,
            "$_SDFFE_PP0P_": 452,
            "$_XOR_": 16757
         }
      }
   },
      "design": {
         "num_wires":         2643,
         "num_wire_bits":     193917,
         "num_pub_wires":     63,
         "num_pub_wire_bits": 1662,
         "num_ports":         11,
         "num_port_bits":     202,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         50201,
         "num_submodules":       0,
         "num_cells_by_type": {
            "$_AND_": 25091,
            "$_NOT_": 11,
            "$_OR_": 7890,
            "$_SDFFE_PP0P_": 452,
            "$_XOR_": 16757
         }
      }
}

End of script. Logfile hash: 3edef8b581, CPU: user 3.99s system 0.10s, MEM: 426.45 MB peak
Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 17.0.0 -fPIC -O3)
Time spent: 36% 12x opt_expr (1 sec), 20% 10x opt_clean (0 sec), ...
