<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Embedded-System-Library (LPC17xx): Src/MCU/LPC17xx/Sys/system_LPC17xx.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Embedded-System-Library (LPC17xx)
   &#160;<span id="projectnumber">2.00</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('system___l_p_c17xx_8cpp_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">system_LPC17xx.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * @file:    system_LPC17xx.c</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * @purpose: CMSIS Cortex-M3 Device Peripheral Access Layer Source File</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *           for the NXP LPC17xx Device Series </span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * @version: V1.5</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * @date:    11th January 2010</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *----------------------------------------------------------------------------</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * Copyright (C) 2008 ARM Limited. All rights reserved.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * ARM Limited (ARM) is supplying this software for use with Cortex-M3 </span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * processor based microcontrollers.  This file can be freely distributed </span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * within development tools that are supporting such ARM based processors. </span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED &quot;AS IS&quot;.  NO WARRANTIES, WHETHER EXPRESS, IMPLIED</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">//-------- &lt;&lt;&lt; Use Configuration Wizard in Context Menu &gt;&gt;&gt; ------------------</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/*--------------------- Clock Configuration ----------------------------------</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">// &lt;e&gt; Clock Configuration</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">//   &lt;h&gt; System Controls and Status Register (SCS)</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">//     &lt;o1.4&gt;    OSCRANGE: Main Oscillator Range Select</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">//                     &lt;0=&gt;  1 MHz to 20 MHz</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">//                     &lt;1=&gt; 15 MHz to 24 MHz</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">//     &lt;e1.5&gt;       OSCEN: Main Oscillator Enable</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">//     &lt;/e&gt;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">//   &lt;/h&gt;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">//   &lt;h&gt; Clock Source Select Register (CLKSRCSEL)</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//     &lt;o2.0..1&gt;   CLKSRC: PLL Clock Source Selection</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">//                     &lt;0=&gt; Internal RC oscillator</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">//                     &lt;1=&gt; Main oscillator</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//                     &lt;2=&gt; RTC oscillator</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//   &lt;/h&gt;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">//   &lt;e3&gt; PLL0 Configuration (Main PLL)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">//     &lt;h&gt; PLL0 Configuration Register (PLL0CFG)</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">//                     &lt;i&gt; F_cco0 = (2 * M * F_in) / N</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">//                     &lt;i&gt; F_in must be in the range of 32 kHz to 50 MHz</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">//                     &lt;i&gt; F_cco0 must be in the range of 275 MHz to 550 MHz</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">//       &lt;o4.0..14&gt;  MSEL: PLL Multiplier Selection</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">//                     &lt;6-32768&gt;&lt;#-1&gt;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">//                     &lt;i&gt; M Value</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">//       &lt;o4.16..23&gt; NSEL: PLL Divider Selection</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">//                     &lt;1-256&gt;&lt;#-1&gt;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">//                     &lt;i&gt; N Value</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">//     &lt;/h&gt;</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">//   &lt;/e&gt;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">//   &lt;e5&gt; PLL1 Configuration (USB PLL)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">//     &lt;h&gt; PLL1 Configuration Register (PLL1CFG)</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">//                     &lt;i&gt; F_usb = M * F_osc or F_usb = F_cco1 / (2 * P)</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">//                     &lt;i&gt; F_cco1 = F_osc * M * 2 * P</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">//                     &lt;i&gt; F_cco1 must be in the range of 156 MHz to 320 MHz</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">//       &lt;o6.0..4&gt;   MSEL: PLL Multiplier Selection</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">//                     &lt;1-32&gt;&lt;#-1&gt;</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">//                     &lt;i&gt; M Value (for USB maximum value is 4)</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">//       &lt;o6.5..6&gt;   PSEL: PLL Divider Selection</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">//                     &lt;0=&gt; 1</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">//                     &lt;1=&gt; 2</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">//                     &lt;2=&gt; 4</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">//                     &lt;3=&gt; 8</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">//                     &lt;i&gt; P Value</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">//     &lt;/h&gt;</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">//   &lt;/e&gt;</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">//   &lt;h&gt; CPU Clock Configuration Register (CCLKCFG)</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">//     &lt;o7.0..7&gt;  CCLKSEL: Divide Value for CPU Clock from PLL0</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">//                     &lt;1-256&gt;&lt;#-1&gt;</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">//   &lt;/h&gt;</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">//   &lt;h&gt; USB Clock Configuration Register (USBCLKCFG)</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">//     &lt;o8.0..3&gt;   USBSEL: Divide Value for USB Clock from PLL0</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">//                     &lt;0-15&gt;</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">//                     &lt;i&gt; Divide is USBSEL + 1</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">//   &lt;/h&gt;</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">//   &lt;h&gt; Peripheral Clock Selection Register 0 (PCLKSEL0)</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">//     &lt;o9.0..1&gt;    PCLK_WDT: Peripheral Clock Selection for WDT</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">//     &lt;o9.2..3&gt;    PCLK_TIMER0: Peripheral Clock Selection for TIMER0</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">//     &lt;o9.4..5&gt;    PCLK_TIMER1: Peripheral Clock Selection for TIMER1</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">//     &lt;o9.6..7&gt;    PCLK_UART0: Peripheral Clock Selection for UART0</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">//     &lt;o9.8..9&gt;    PCLK_UART1: Peripheral Clock Selection for UART1</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">//     &lt;o9.12..13&gt;  PCLK_PWM1: Peripheral Clock Selection for PWM1</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">//     &lt;o9.14..15&gt;  PCLK_I2C0: Peripheral Clock Selection for I2C0</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">//     &lt;o9.16..17&gt;  PCLK_SPI: Peripheral Clock Selection for SPI</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">//     &lt;o9.20..21&gt;  PCLK_SSP1: Peripheral Clock Selection for SSP1</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">//     &lt;o9.22..23&gt;  PCLK_DAC: Peripheral Clock Selection for DAC</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">//     &lt;o9.24..25&gt;  PCLK_ADC: Peripheral Clock Selection for ADC</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">//     &lt;o9.26..27&gt;  PCLK_CAN1: Peripheral Clock Selection for CAN1</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 6</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">//     &lt;o9.28..29&gt;  PCLK_CAN2: Peripheral Clock Selection for CAN2</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 6</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">//     &lt;o9.30..31&gt;  PCLK_ACF: Peripheral Clock Selection for ACF</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 6</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">//   &lt;/h&gt;</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">//   &lt;h&gt; Peripheral Clock Selection Register 1 (PCLKSEL1)</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">//     &lt;o10.0..1&gt;   PCLK_QEI: Peripheral Clock Selection for the Quadrature Encoder Interface</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">//     &lt;o10.2..3&gt;   PCLK_GPIO: Peripheral Clock Selection for GPIOs</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">//     &lt;o10.4..5&gt;   PCLK_PCB: Peripheral Clock Selection for the Pin Connect Block</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">//     &lt;o10.6..7&gt;   PCLK_I2C1: Peripheral Clock Selection for I2C1</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">//     &lt;o10.10..11&gt; PCLK_SSP0: Peripheral Clock Selection for SSP0</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">//     &lt;o10.12..13&gt; PCLK_TIMER2: Peripheral Clock Selection for TIMER2</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">//     &lt;o10.14..15&gt; PCLK_TIMER3: Peripheral Clock Selection for TIMER3</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">//     &lt;o10.16..17&gt; PCLK_UART2: Peripheral Clock Selection for UART2</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">//     &lt;o10.18..19&gt; PCLK_UART3: Peripheral Clock Selection for UART3</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">//     &lt;o10.20..21&gt; PCLK_I2C2: Peripheral Clock Selection for I2C2</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">//     &lt;o10.22..23&gt; PCLK_I2S: Peripheral Clock Selection for I2S</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">//     &lt;o10.26..27&gt; PCLK_RIT: Peripheral Clock Selection for the Repetitive Interrupt Timer</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">//     &lt;o10.28..29&gt; PCLK_SYSCON: Peripheral Clock Selection for the System Control Block</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">//     &lt;o10.30..31&gt; PCLK_MC: Peripheral Clock Selection for the Motor Control PWM</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">//                     &lt;0=&gt; Pclk = Cclk / 4</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">//                     &lt;1=&gt; Pclk = Cclk</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">//                     &lt;2=&gt; Pclk = Cclk / 2</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">//                     &lt;3=&gt; Pclk = Hclk / 8</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">//   &lt;/h&gt;</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">//   &lt;h&gt; Power Control for Peripherals Register (PCONP)</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">//     &lt;o11.1&gt;      PCTIM0: Timer/Counter 0 power/clock enable</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">//     &lt;o11.2&gt;      PCTIM1: Timer/Counter 1 power/clock enable</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">//     &lt;o11.3&gt;      PCUART0: UART 0 power/clock enable</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">//     &lt;o11.4&gt;      PCUART1: UART 1 power/clock enable</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">//     &lt;o11.6&gt;      PCPWM1: PWM 1 power/clock enable</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">//     &lt;o11.7&gt;      PCI2C0: I2C interface 0 power/clock enable</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">//     &lt;o11.8&gt;      PCSPI: SPI interface power/clock enable</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">//     &lt;o11.9&gt;      PCRTC: RTC power/clock enable</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">//     &lt;o11.10&gt;     PCSSP1: SSP interface 1 power/clock enable</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">//     &lt;o11.12&gt;     PCAD: A/D converter power/clock enable</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">//     &lt;o11.13&gt;     PCCAN1: CAN controller 1 power/clock enable</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">//     &lt;o11.14&gt;     PCCAN2: CAN controller 2 power/clock enable</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">//     &lt;o11.15&gt;     PCGPIO: GPIOs power/clock enable</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">//     &lt;o11.16&gt;     PCRIT: Repetitive interrupt timer power/clock enable</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">//     &lt;o11.17&gt;     PCMC: Motor control PWM power/clock enable</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">//     &lt;o11.18&gt;     PCQEI: Quadrature encoder interface power/clock enable</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">//     &lt;o11.19&gt;     PCI2C1: I2C interface 1 power/clock enable</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">//     &lt;o11.21&gt;     PCSSP0: SSP interface 0 power/clock enable</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">//     &lt;o11.22&gt;     PCTIM2: Timer 2 power/clock enable</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">//     &lt;o11.23&gt;     PCTIM3: Timer 3 power/clock enable</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">//     &lt;o11.24&gt;     PCUART2: UART 2 power/clock enable</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">//     &lt;o11.25&gt;     PCUART3: UART 3 power/clock enable</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">//     &lt;o11.26&gt;     PCI2C2: I2C interface 2 power/clock enable</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">//     &lt;o11.27&gt;     PCI2S: I2S interface power/clock enable</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">//     &lt;o11.29&gt;     PCGPDMA: GP DMA function power/clock enable</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">//     &lt;o11.30&gt;     PCENET: Ethernet block power/clock enable</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">//     &lt;o11.31&gt;     PCUSB: USB interface power/clock enable</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">//   &lt;/h&gt;</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">//   &lt;h&gt; Clock Output Configuration Register (CLKOUTCFG)</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">//     &lt;o12.0..3&gt;   CLKOUTSEL: Selects clock source for CLKOUT</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">//                     &lt;0=&gt; CPU clock</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">//                     &lt;1=&gt; Main oscillator</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">//                     &lt;2=&gt; Internal RC oscillator</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">//                     &lt;3=&gt; USB clock</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">//                     &lt;4=&gt; RTC oscillator</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">//     &lt;o12.4..7&gt;   CLKOUTDIV: Selects clock divider for CLKOUT</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">//                     &lt;1-16&gt;&lt;#-1&gt;</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">//     &lt;o12.8&gt;      CLKOUT_EN: CLKOUT enable control</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">//   &lt;/h&gt;</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">// &lt;/e&gt;</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define CLOCK_SETUP           1</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define SCS_Val               0x00000020</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define CLKSRCSEL_Val         0x00000001</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define PLL0_SETUP            1</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define PLL0CFG_Val           0x00050063</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define PLL1_SETUP            1</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define PLL1CFG_Val           0x00000023</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define CCLKCFG_Val           0x00000003</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define USBCLKCFG_Val         0x00000000</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define PCLKSEL0_Val          0x00000000</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define PCLKSEL1_Val          0x00000000</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define PCONP_Val             0x042887DE</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define CLKOUTCFG_Val         0x00000000</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">/*--------------------- Flash Accelerator Configuration ----------------------</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">// &lt;e&gt; Flash Accelerator Configuration</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">//   &lt;o1.12..15&gt; FLASHTIM: Flash Access Time</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">//               &lt;0=&gt; 1 CPU clock (for CPU clock up to 20 MHz)</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">//               &lt;1=&gt; 2 CPU clocks (for CPU clock up to 40 MHz)</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">//               &lt;2=&gt; 3 CPU clocks (for CPU clock up to 60 MHz)</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">//               &lt;3=&gt; 4 CPU clocks (for CPU clock up to 80 MHz)</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">//               &lt;4=&gt; 5 CPU clocks (for CPU clock up to 100 MHz)</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">//               &lt;5=&gt; 6 CPU clocks (for any CPU clock)</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">// &lt;/e&gt;</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define FLASH_SETUP           1</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define FLASHCFG_Val          0x00004000</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">//-------- &lt;&lt;&lt; end of configuration section &gt;&gt;&gt; ------------------------------</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/*----------------------------------------------------------------------------</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">  Check the register settings</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"> *----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define CHECK_RANGE(val, min, max)                ((val &lt; min) || (val &gt; max))</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define CHECK_RSVD(val, mask)                     (val &amp; mask)</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">/* Clock Configuration -------------------------------------------------------*/</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#if (CHECK_RSVD((SCS_Val),       ~0x00000030))</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">   #error &quot;SCS: Invalid values of reserved bits!&quot;</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#if (CHECK_RANGE((CLKSRCSEL_Val), 0, 2))</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">   #error &quot;CLKSRCSEL: Value out of range!&quot;</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#if (CHECK_RSVD((PLL0CFG_Val),   ~0x00FF7FFF))</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">   #error &quot;PLL0CFG: Invalid values of reserved bits!&quot;</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#if (CHECK_RSVD((PLL1CFG_Val),   ~0x0000007F))</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">   #error &quot;PLL1CFG: Invalid values of reserved bits!&quot;</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#if (PLL0_SETUP)            </span><span class="comment">/* if PLL0 is used */</span><span class="preprocessor"></span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">  #if (CCLKCFG_Val &lt; 2)     </span><span class="comment">/* CCLKSEL must be greater then 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">    #error &quot;CCLKCFG: CCLKSEL must be greater then 1 if PLL0 is used!&quot;</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#if ((CCLKCFG_Val != 0) &amp;&amp; (((CCLKCFG_Val - 1) % 2)))</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">   #error &quot;CCLKCFG: CCLKSEL field does not contain only odd values or 0!&quot;</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#if (CHECK_RSVD((USBCLKCFG_Val), ~0x0000000F))</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">   #error &quot;USBCLKCFG: Invalid values of reserved bits!&quot;</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#if (CHECK_RSVD((PCLKSEL0_Val),   0x000C0C00))</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">   #error &quot;PCLKSEL0: Invalid values of reserved bits!&quot;</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#if (CHECK_RSVD((PCLKSEL1_Val),   0x03000300))</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">   #error &quot;PCLKSEL1: Invalid values of reserved bits!&quot;</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#if (CHECK_RSVD((PCONP_Val),      0x10100821))</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">   #error &quot;PCONP: Invalid values of reserved bits!&quot;</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#if (CHECK_RSVD((CLKOUTCFG_Val), ~0x000001FF))</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">   #error &quot;CLKOUTCFG: Invalid values of reserved bits!&quot;</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">/* Flash Accelerator Configuration -------------------------------------------*/</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#if (CHECK_RSVD((FLASHCFG_Val), ~0x0000F000))</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">   #error &quot;FLASHCFG: Invalid values of reserved bits!&quot;</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">/*----------------------------------------------------------------------------</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">  DEFINES</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment"> *----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    </div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">/*----------------------------------------------------------------------------</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">  Define clocks</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment"> *----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define XTAL        (12000000UL)        </span><span class="comment">/* Oscillator frequency               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define OSC_CLK     (      XTAL)        </span><span class="comment">/* Main oscillator frequency          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define RTC_CLK     (   32000UL)        </span><span class="comment">/* RTC oscillator frequency           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define IRC_OSC     ( 4000000UL)        </span><span class="comment">/* Internal RC oscillator frequency   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">/*----------------------------------------------------------------------------</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">  Clock Variable definitions</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment"> *----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;uint32_t SystemFrequency = IRC_OSC; </div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___l_p_c17xx___system.html#ga93f514700ccf00d08dbdcff7f1224eb2">  399</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___l_p_c17xx___system.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a> (<span class="keywordtype">void</span>)</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;{</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#if (CLOCK_SETUP)                       </span><span class="comment">/* Clock Setup                        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  LPC_SC-&gt;SCS       = SCS_Val;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="keywordflow">if</span> (SCS_Val &amp; (1 &lt;&lt; 5)) {             <span class="comment">/* If Main Oscillator is enabled      */</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <span class="keywordflow">while</span> ((LPC_SC-&gt;SCS &amp; (1&lt;&lt;6)) == 0);<span class="comment">/* Wait for Oscillator to be ready    */</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  }</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  LPC_SC-&gt;CCLKCFG   = CCLKCFG_Val;      <span class="comment">/* Setup Clock Divider                */</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  LPC_SC-&gt;PCLKSEL0  = PCLKSEL0_Val;     <span class="comment">/* Peripheral Clock Selection         */</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  LPC_SC-&gt;PCLKSEL1  = PCLKSEL1_Val;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  LPC_SC-&gt;CLKSRCSEL = CLKSRCSEL_Val;    <span class="comment">/* Select Clock Source for PLL0       */</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#if (PLL0_SETUP)</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  LPC_SC-&gt;PLL0CFG   = PLL0CFG_Val;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  LPC_SC-&gt;PLL0CON   = 0x01;             <span class="comment">/* PLL0 Enable                        */</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  LPC_SC-&gt;PLL0FEED  = 0xAA;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  LPC_SC-&gt;PLL0FEED  = 0x55;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="keywordflow">while</span> (!(LPC_SC-&gt;PLL0STAT &amp; (1&lt;&lt;26)));<span class="comment">/* Wait for PLOCK0                    */</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  LPC_SC-&gt;PLL0CON   = 0x03;             <span class="comment">/* PLL0 Enable &amp; Connect              */</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  LPC_SC-&gt;PLL0FEED  = 0xAA;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  LPC_SC-&gt;PLL0FEED  = 0x55;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#if (PLL1_SETUP)</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  LPC_SC-&gt;PLL1CFG   = PLL1CFG_Val;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  LPC_SC-&gt;PLL1CON   = 0x01;             <span class="comment">/* PLL1 Enable                        */</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  LPC_SC-&gt;PLL1FEED  = 0xAA;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  LPC_SC-&gt;PLL1FEED  = 0x55;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <span class="keywordflow">while</span> (!(LPC_SC-&gt;PLL1STAT &amp; (1&lt;&lt;10)));<span class="comment">/* Wait for PLOCK1                    */</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  LPC_SC-&gt;PLL1CON   = 0x03;             <span class="comment">/* PLL1 Enable &amp; Connect              */</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  LPC_SC-&gt;PLL1FEED  = 0xAA;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  LPC_SC-&gt;PLL1FEED  = 0x55;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  LPC_SC-&gt;USBCLKCFG = USBCLKCFG_Val;    <span class="comment">/* Setup USB Clock Divider            */</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  LPC_SC-&gt;PCONP     = PCONP_Val;        <span class="comment">/* Power Control for Peripherals      */</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  LPC_SC-&gt;CLKOUTCFG = CLKOUTCFG_Val;    <span class="comment">/* Clock Output Configuration         */</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <span class="comment">/* Determine clock frequency according to clock register values             */</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <span class="keywordflow">if</span> (((LPC_SC-&gt;PLL0STAT &gt;&gt; 24)&amp;3)==3) {<span class="comment">/* If PLL0 enabled and connected      */</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    <span class="keywordflow">switch</span> (LPC_SC-&gt;CLKSRCSEL &amp; 0x03) {</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;      <span class="keywordflow">case</span> 0:                           <span class="comment">/* Internal RC oscillator =&gt; PLL0     */</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;      <span class="keywordflow">case</span> 3:                           <span class="comment">/* Reserved, default to Internal RC   */</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;        SystemFrequency = (IRC_OSC * </div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;                          ((2 * ((LPC_SC-&gt;PLL0STAT &amp; 0x7FFF) + 1)))  /</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;                          (((LPC_SC-&gt;PLL0STAT &gt;&gt; 16) &amp; 0xFF) + 1)    /</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;                          ((LPC_SC-&gt;CCLKCFG &amp; 0xFF)+ 1));</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;      <span class="keywordflow">case</span> 1:                           <span class="comment">/* Main oscillator =&gt; PLL0            */</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        SystemFrequency = (OSC_CLK * </div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;                          ((2 * ((LPC_SC-&gt;PLL0STAT &amp; 0x7FFF) + 1)))  /</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;                          (((LPC_SC-&gt;PLL0STAT &gt;&gt; 16) &amp; 0xFF) + 1)    /</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;                          ((LPC_SC-&gt;CCLKCFG &amp; 0xFF)+ 1));</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;      <span class="keywordflow">case</span> 2:                           <span class="comment">/* RTC oscillator =&gt; PLL0             */</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        SystemFrequency = (RTC_CLK * </div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;                          ((2 * ((LPC_SC-&gt;PLL0STAT &amp; 0x7FFF) + 1)))  /</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;                          (((LPC_SC-&gt;PLL0STAT &gt;&gt; 16) &amp; 0xFF) + 1)    /</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;                          ((LPC_SC-&gt;CCLKCFG &amp; 0xFF)+ 1));</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    }</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    <span class="keywordflow">switch</span> (LPC_SC-&gt;CLKSRCSEL &amp; 0x03) {</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;      <span class="keywordflow">case</span> 0:                           <span class="comment">/* Internal RC oscillator =&gt; PLL0     */</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;      <span class="keywordflow">case</span> 3:                           <span class="comment">/* Reserved, default to Internal RC   */</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;        SystemFrequency = IRC_OSC / ((LPC_SC-&gt;CCLKCFG &amp; 0xFF)+ 1);</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;      <span class="keywordflow">case</span> 1:                           <span class="comment">/* Main oscillator =&gt; PLL0            */</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;        SystemFrequency = OSC_CLK / ((LPC_SC-&gt;CCLKCFG &amp; 0xFF)+ 1);</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;      <span class="keywordflow">case</span> 2:                           <span class="comment">/* RTC oscillator =&gt; PLL0             */</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;        SystemFrequency = RTC_CLK / ((LPC_SC-&gt;CCLKCFG &amp; 0xFF)+ 1);</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    }</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  }</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#if (FLASH_SETUP == 1)                  </span><span class="comment">/* Flash Accelerator Setup            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  LPC_SC-&gt;FLASHCFG  = (LPC_SC-&gt;FLASHCFG &amp; ~0x0000F000) | FLASHCFG_Val;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;}</div><div class="ttc" id="group___l_p_c17xx___system_html_ga93f514700ccf00d08dbdcff7f1224eb2"><div class="ttname"><a href="group___l_p_c17xx___system.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a></div><div class="ttdeci">void SystemInit(void)</div><div class="ttdoc">Setup the microcontroller system. Initialize the System and update the SystemFrequency variable...</div><div class="ttdef"><b>Definition:</b> <a href="system___l_p_c17xx_8cpp_source.html#l00399">system_LPC17xx.cpp:399</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_413f4e031a85da0d68269c6fd2f76e1c.html">Src</a></li><li class="navelem"><a class="el" href="dir_9c07b6f6cc004f3a3b80dfa585542b38.html">MCU</a></li><li class="navelem"><a class="el" href="dir_80cd481ee16186e16e8c29b5be05252c.html">LPC17xx</a></li><li class="navelem"><a class="el" href="dir_4739f214bf52f09813e2e1568a3a69cd.html">Sys</a></li><li class="navelem"><b>system_LPC17xx.cpp</b></li>
    <li class="footer">Generated on Tue Mar 31 2020 16:02:45 for Embedded-System-Library (LPC17xx) by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
