[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   3952       tick       3182380       1460453       1410499       3182380 
      2   3952       tick       4655683       2250955       2227642       4655683 
      3   3952       tick       4625308       2234884       2215958       4625308 
      4   3952       tick       4641667       2242931       2220142       4641667 
      5   3952       tick       4626371       2235990       2218049       4626371 
      6   3952       tick       4632669       2239633       2222598       4632669 
      7   3952       tick       4633378       2240001       2221259       4633378 
      8   3952       tick       4629595       2238512       2220642       4629595 
      9   3952       tick       4634039       2240299       2223630       4634039 
     10   3952       tick       4631805       2237472       2221726       4631805 
     11   3952       tick       4638653       2242001       2225612       4638653 
     12   3952       tick       4620241       2234096       2214433       4620241 
     13   3952       tick       4649314       2246882       2200054       4649314 
     14   3952       tick       4637021       2241075       2200371       4637021 
     15   3952       tick       4640376       2242716       2210963       4640376 
     16   3952       tick       4622816       2235158       2211577       4622816 
     17   3952       tick       4642239       2244167       2219770       4642239 
     18   3952       tick       4624396       2235608       2212517       4624396 
     19   3952       tick       4455270       2154046       2135947       4455270 
     20   3952       exit             0             0             0             0 
