// Seed: 3611511998
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_15;
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    output supply1 id_0
);
  id_2(
      id_3, id_3, 1'b0
  ); id_4(
      id_3, id_3
  );
  uwire id_5, id_6 = 1'b0;
  tri0  id_7;
  assign (highz1, strong0) id_3 = id_7;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7,
      id_3,
      id_6,
      id_3,
      id_6,
      id_5,
      id_3,
      id_6,
      id_3,
      id_3,
      id_7,
      id_7
  );
endmodule
