

================================================================
== Vivado HLS Report for 'xFresize60'
================================================================
* Date:           Fri Jan 31 22:07:08 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        moments
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.400|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  491301|  497838|  491301|  497838|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+--------+--------+--------+--------+---------+
        |                                |                      |     Latency     |     Interval    | Pipeline|
        |            Instance            |        Module        |   min  |   max  |   min  |   max  |   Type  |
        +--------------------------------+----------------------+--------+--------+--------+--------+---------+
        |grp_xFResizeAreaDownScal_fu_60  |xFResizeAreaDownScal  |  491300|  497837|  491300|  497837|   none  |
        +--------------------------------+----------------------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "%call_ret = call fastcc { i32, i32, i32, i32 } @xFResizeAreaDownScal(i24* %p_in_mat_V_V, i24* %p_out_mat_V_V)" [./include/imgproc/xf_resize.hpp:56]   --->   Operation 3 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_out_mat_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_in_mat_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/2] (0.00ns)   --->   "%call_ret = call fastcc { i32, i32, i32, i32 } @xFResizeAreaDownScal(i24* %p_in_mat_V_V, i24* %p_out_mat_V_V)" [./include/imgproc/xf_resize.hpp:56]   --->   Operation 6 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%xc_out_ret = extractvalue { i32, i32, i32, i32 } %call_ret, 0" [./include/imgproc/xf_resize.hpp:56]   --->   Operation 7 'extractvalue' 'xc_out_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %xc_out, i32 %xc_out_ret)" [./include/imgproc/xf_resize.hpp:56]   --->   Operation 8 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%yc_out_ret = extractvalue { i32, i32, i32, i32 } %call_ret, 1" [./include/imgproc/xf_resize.hpp:56]   --->   Operation 9 'extractvalue' 'yc_out_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %yc_out, i32 %yc_out_ret)" [./include/imgproc/xf_resize.hpp:56]   --->   Operation 10 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%anglexcomp_ret = extractvalue { i32, i32, i32, i32 } %call_ret, 2" [./include/imgproc/xf_resize.hpp:56]   --->   Operation 11 'extractvalue' 'anglexcomp_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %anglexcomp, i32 %anglexcomp_ret)" [./include/imgproc/xf_resize.hpp:56]   --->   Operation 12 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%angleycomp_ret = extractvalue { i32, i32, i32, i32 } %call_ret, 3" [./include/imgproc/xf_resize.hpp:56]   --->   Operation 13 'extractvalue' 'angleycomp_ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %angleycomp, i32 %angleycomp_ret)" [./include/imgproc/xf_resize.hpp:56]   --->   Operation 14 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "ret void" [./include/imgproc/xf_resize.hpp:60]   --->   Operation 15 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_in_mat_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_out_mat_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xc_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ yc_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ anglexcomp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ angleycomp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ xf_division_lut]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ic]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4     (specinterface) [ 000]
StgValue_5     (specinterface) [ 000]
call_ret       (call         ) [ 000]
xc_out_ret     (extractvalue ) [ 000]
StgValue_8     (write        ) [ 000]
yc_out_ret     (extractvalue ) [ 000]
StgValue_10    (write        ) [ 000]
anglexcomp_ret (extractvalue ) [ 000]
StgValue_12    (write        ) [ 000]
angleycomp_ret (extractvalue ) [ 000]
StgValue_14    (write        ) [ 000]
StgValue_15    (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_in_mat_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_in_mat_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_out_mat_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out_mat_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="xc_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xc_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="yc_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yc_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="anglexcomp">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="anglexcomp"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="angleycomp">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="angleycomp"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="xf_division_lut">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xf_division_lut"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ic">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ic"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFResizeAreaDownScal"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="StgValue_8_write_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="0" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="0" index="2" bw="32" slack="0"/>
<pin id="36" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_8/2 "/>
</bind>
</comp>

<comp id="39" class="1004" name="StgValue_10_write_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="0" slack="0"/>
<pin id="41" dir="0" index="1" bw="32" slack="0"/>
<pin id="42" dir="0" index="2" bw="32" slack="0"/>
<pin id="43" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_10/2 "/>
</bind>
</comp>

<comp id="46" class="1004" name="StgValue_12_write_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="0" index="2" bw="32" slack="0"/>
<pin id="50" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_12/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="StgValue_14_write_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="0" slack="0"/>
<pin id="55" dir="0" index="1" bw="32" slack="0"/>
<pin id="56" dir="0" index="2" bw="32" slack="0"/>
<pin id="57" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_14/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_xFResizeAreaDownScal_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="128" slack="0"/>
<pin id="62" dir="0" index="1" bw="24" slack="0"/>
<pin id="63" dir="0" index="2" bw="24" slack="0"/>
<pin id="64" dir="0" index="3" bw="16" slack="0"/>
<pin id="65" dir="0" index="4" bw="32" slack="0"/>
<pin id="66" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="xc_out_ret_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="128" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="xc_out_ret/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="yc_out_ret_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="128" slack="0"/>
<pin id="79" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="yc_out_ret/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="anglexcomp_ret_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="128" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="anglexcomp_ret/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="angleycomp_ret_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="128" slack="0"/>
<pin id="89" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="angleycomp_ret/2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="30" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="4" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="44"><net_src comp="30" pin="0"/><net_sink comp="39" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="39" pin=1"/></net>

<net id="51"><net_src comp="30" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="30" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="60" pin=3"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="60" pin=4"/></net>

<net id="75"><net_src comp="60" pin="5"/><net_sink comp="72" pin=0"/></net>

<net id="76"><net_src comp="72" pin="1"/><net_sink comp="32" pin=2"/></net>

<net id="80"><net_src comp="60" pin="5"/><net_sink comp="77" pin=0"/></net>

<net id="81"><net_src comp="77" pin="1"/><net_sink comp="39" pin=2"/></net>

<net id="85"><net_src comp="60" pin="5"/><net_sink comp="82" pin=0"/></net>

<net id="86"><net_src comp="82" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="90"><net_src comp="60" pin="5"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="53" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out_mat_V_V | {1 2 }
	Port: xc_out | {2 }
	Port: yc_out | {2 }
	Port: anglexcomp | {2 }
	Port: angleycomp | {2 }
	Port: ic | {1 2 }
 - Input state : 
	Port: xFresize60 : p_in_mat_V_V | {1 2 }
	Port: xFresize60 : xf_division_lut | {1 2 }
	Port: xFresize60 : ic | {1 2 }
  - Chain level:
	State 1
	State 2
		xc_out_ret : 1
		StgValue_8 : 2
		yc_out_ret : 1
		StgValue_10 : 2
		anglexcomp_ret : 1
		StgValue_12 : 2
		angleycomp_ret : 1
		StgValue_14 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_xFResizeAreaDownScal_fu_60 |    29   |   118   | 229.287 |  13552  |  12855  |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |     StgValue_8_write_fu_32     |    0    |    0    |    0    |    0    |    0    |
|   write  |     StgValue_10_write_fu_39    |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_12_write_fu_46    |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_14_write_fu_53    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |        xc_out_ret_fu_72        |    0    |    0    |    0    |    0    |    0    |
|extractvalue|        yc_out_ret_fu_77        |    0    |    0    |    0    |    0    |    0    |
|          |      anglexcomp_ret_fu_82      |    0    |    0    |    0    |    0    |    0    |
|          |      angleycomp_ret_fu_87      |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                |    29   |   118   | 229.287 |  13552  |  12855  |
|----------|--------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   29   |   118  |   229  |  13552 |  12855 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   29   |   118  |   229  |  13552 |  12855 |
+-----------+--------+--------+--------+--------+--------+
