

================================================================
== Synthesis Summary Report of 'compress'
================================================================
+ General Information: 
    * Date:           Sun Mar 17 18:43:23 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        compress
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------+--------+-------+---------+---------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |      Modules      |  Issue |       | Latency | Latency | Iteration|         | Trip |          |         |    |           |           |     |
    |      & Loops      |  Type  | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF    |    LUT    | URAM|
    +-------------------+--------+-------+---------+---------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |+ compress         |  Timing|  -0.30|      261|  783.783|         -|      262|     -|        no|  24 (8%)|   -|  8517 (3%)|  9359 (7%)|    -|
    | + round_function  |       -|   0.10|       31|   93.093|         -|       31|     -|        no|        -|   -|  3004 (1%)|  4287 (3%)|    -|
    |  + rotate_right   |       -|   0.45|        1|    3.003|         -|        1|     -|        no|        -|   -|   40 (~0%)|  261 (~0%)|    -|
    |  + rotate_right   |       -|   0.45|        1|    3.003|         -|        1|     -|        no|        -|   -|   40 (~0%)|  261 (~0%)|    -|
    |  + rotate_right   |       -|   0.45|        1|    3.003|         -|        1|     -|        no|        -|   -|   40 (~0%)|  261 (~0%)|    -|
    |  + rotate_right   |       -|   0.45|        1|    3.003|         -|        1|     -|        no|        -|   -|   40 (~0%)|  261 (~0%)|    -|
    +-------------------+--------+-------+---------+---------+----------+---------+------+----------+---------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_data0 | 32 -> 64   | 64            | 0       | slave  | 1        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_data1 | 32 -> 64   | 64            | 0       | slave  | 1        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_data2 | 32 -> 64   | 64            | 0       | slave  | 1        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+------------+------------+---------------+--------+----------+
| Interface  | Data Width | Address Width | Offset | Register |
+------------+------------+---------------+--------+----------+
| s_axi_ctrl | 32         | 7             | 16     | 1        |
+------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+------------+------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface  | Register         | Offset | Width | Access | Description                      | Bit Fields                                                           |
+------------+------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_ctrl | CTRL             | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_ctrl | GIER             | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_ctrl | IP_IER           | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_ctrl | IP_ISR           | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_ctrl | chaining_value_1 | 0x10   | 32    | W      | Data signal of chaining_value    |                                                                      |
| s_axi_ctrl | chaining_value_2 | 0x14   | 32    | W      | Data signal of chaining_value    |                                                                      |
| s_axi_ctrl | block_words_1    | 0x1c   | 32    | W      | Data signal of block_words       |                                                                      |
| s_axi_ctrl | block_words_2    | 0x20   | 32    | W      | Data signal of block_words       |                                                                      |
| s_axi_ctrl | counter_1        | 0x28   | 32    | W      | Data signal of counter           |                                                                      |
| s_axi_ctrl | counter_2        | 0x2c   | 32    | W      | Data signal of counter           |                                                                      |
| s_axi_ctrl | block_len        | 0x34   | 32    | W      | Data signal of block_len         |                                                                      |
| s_axi_ctrl | flags            | 0x3c   | 32    | W      | Data signal of flags             |                                                                      |
| s_axi_ctrl | out_r_1          | 0x44   | 32    | W      | Data signal of out_r             |                                                                      |
| s_axi_ctrl | out_r_2          | 0x48   | 32    | W      | Data signal of out_r             |                                                                      |
+------------+------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------+-----------+------------------------+
| Argument       | Direction | Datatype               |
+----------------+-----------+------------------------+
| chaining_value | in        | unsigned int const *   |
| block_words    | in        | unsigned int const *   |
| counter        | in        | long long unsigned int |
| block_len      | in        | unsigned int           |
| flags          | in        | unsigned int           |
| out            | out       | unsigned int*          |
+----------------+-----------+------------------------+

* SW-to-HW Mapping
+----------------+--------------+-----------+----------+--------------------------------------------+
| Argument       | HW Interface | HW Type   | HW Usage | HW Info                                    |
+----------------+--------------+-----------+----------+--------------------------------------------+
| chaining_value | m_axi_data0  | interface |          |                                            |
| chaining_value | s_axi_ctrl   | register  | offset   | name=chaining_value_1 offset=0x10 range=32 |
| chaining_value | s_axi_ctrl   | register  | offset   | name=chaining_value_2 offset=0x14 range=32 |
| block_words    | m_axi_data1  | interface |          |                                            |
| block_words    | s_axi_ctrl   | register  | offset   | name=block_words_1 offset=0x1c range=32    |
| block_words    | s_axi_ctrl   | register  | offset   | name=block_words_2 offset=0x20 range=32    |
| counter        | s_axi_ctrl   | register  |          | name=counter_1 offset=0x28 range=32        |
| counter        | s_axi_ctrl   | register  |          | name=counter_2 offset=0x2c range=32        |
| block_len      | s_axi_ctrl   | register  |          | name=block_len offset=0x34 range=32        |
| flags          | s_axi_ctrl   | register  |          | name=flags offset=0x3c range=32            |
| out            | m_axi_data2  | interface |          |                                            |
| out            | s_axi_ctrl   | interface | offset   |                                            |
+----------------+--------------+-----------+----------+--------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+
| HW Interface | Direction | Length | Width |
+--------------+-----------+--------+-------+
| m_axi_data0  | read      | 4      | 64    |
| m_axi_data1  | read      | 8      | 64    |
| m_axi_data2  | write     | 8      | 64    |
+--------------+-----------+--------+-------+

* All M_AXI Variable Accesses
+--------------+----------------+---------------------------------------------+-----------+--------------+--------+------------+------------------------------------------------------------------------------------+
| HW Interface | Variable       | Access Location                             | Direction | Burst Status | Length | Resolution | Problem                                                                            |
+--------------+----------------+---------------------------------------------+-----------+--------------+--------+------------+------------------------------------------------------------------------------------+
| m_axi_data0  | chaining_value | C:/hls_projects/compress/compress.cpp:77:7  | read      | Widen Fail   |        | 214-307    | Could not widen since type i64 size is greater than or equal to alignment 8(bytes) |
| m_axi_data0  | chaining_value | C:/hls_projects/compress/compress.cpp:77:7  | read      | Widened      | 4      |            |                                                                                    |
| m_axi_data0  | chaining_value | C:/hls_projects/compress/compress.cpp:77:7  | read      | Inferred     | 8      |            |                                                                                    |
| m_axi_data0  | chaining_value | C:/hls_projects/compress/compress.cpp:78:7  | read      | Widened      | 4      |            |                                                                                    |
| m_axi_data0  | chaining_value | C:/hls_projects/compress/compress.cpp:78:7  | read      | Inferred     | 8      |            |                                                                                    |
| m_axi_data0  | chaining_value | C:/hls_projects/compress/compress.cpp:79:7  | read      | Widened      | 4      |            |                                                                                    |
| m_axi_data0  | chaining_value | C:/hls_projects/compress/compress.cpp:79:7  | read      | Inferred     | 8      |            |                                                                                    |
| m_axi_data0  | chaining_value | C:/hls_projects/compress/compress.cpp:80:7  | read      | Widened      | 4      |            |                                                                                    |
| m_axi_data0  | chaining_value | C:/hls_projects/compress/compress.cpp:80:7  | read      | Inferred     | 8      |            |                                                                                    |
| m_axi_data0  | chaining_value | C:/hls_projects/compress/compress.cpp:81:7  | read      | Widened      | 4      |            |                                                                                    |
| m_axi_data0  | chaining_value | C:/hls_projects/compress/compress.cpp:81:7  | read      | Inferred     | 8      |            |                                                                                    |
| m_axi_data0  | chaining_value | C:/hls_projects/compress/compress.cpp:82:7  | read      | Widened      | 4      |            |                                                                                    |
| m_axi_data0  | chaining_value | C:/hls_projects/compress/compress.cpp:82:7  | read      | Inferred     | 8      |            |                                                                                    |
| m_axi_data0  | chaining_value | C:/hls_projects/compress/compress.cpp:83:7  | read      | Widened      | 4      |            |                                                                                    |
| m_axi_data0  | chaining_value | C:/hls_projects/compress/compress.cpp:83:7  | read      | Inferred     | 8      |            |                                                                                    |
| m_axi_data0  | chaining_value | C:/hls_projects/compress/compress.cpp:84:7  | read      | Widened      | 4      |            |                                                                                    |
| m_axi_data0  | chaining_value | C:/hls_projects/compress/compress.cpp:84:7  | read      | Inferred     | 8      |            |                                                                                    |
| m_axi_data1  | block_words    | C:/hls_projects/compress/compress.cpp:98:13 | read      | Widen Fail   |        | 214-307    | Could not widen since type i64 size is greater than or equal to alignment 8(bytes) |
| m_axi_data1  | block_words    | C:/hls_projects/compress/compress.cpp:98:13 | read      | Widened      | 8      |            |                                                                                    |
| m_axi_data1  | block_words    | C:/hls_projects/compress/compress.cpp:98:13 | read      | Inferred     | 16     |            |                                                                                    |
| m_axi_data2  | out            | C:/hls_projects/compress/compress.cpp:124:9 | write     | Widened      | 8      |            |                                                                                    |
| m_axi_data2  | out            | C:/hls_projects/compress/compress.cpp:124:9 | write     | Inferred     | 16     |            |                                                                                    |
| m_axi_data2  | out            | C:/hls_projects/compress/compress.cpp:126:1 | write     | Widen Fail   |        | 214-307    | Could not widen since type i64 size is greater than or equal to alignment 8(bytes) |
+--------------+----------------+---------------------------------------------+-----------+--------------+--------+------------+------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                       | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+--------------------------------------------+-----+--------+------------+-----+--------+---------+
| + compress                                 | 0   |        |            |     |        |         |
|  + round_function                          | 0   |        |            |     |        |         |
|    add_ln30_2_fu_414_p2                    |     |        | add_ln30_2 | add | fabric | 0       |
|    add_ln30_5_fu_526_p2                    |     |        | add_ln30_5 | add | fabric | 0       |
|    add_ln31_2_fu_420_p2                    |     |        | add_ln31_2 | add | fabric | 0       |
|    add_ln31_5_fu_531_p2                    |     |        | add_ln31_5 | add | fabric | 0       |
|    add_ln32_2_fu_426_p2                    |     |        | add_ln32_2 | add | fabric | 0       |
|    add_ln32_5_fu_536_p2                    |     |        | add_ln32_5 | add | fabric | 0       |
|    add_ln33_2_fu_432_p2                    |     |        | add_ln33_2 | add | fabric | 0       |
|    add_ln33_5_fu_541_p2                    |     |        | add_ln33_5 | add | fabric | 0       |
|    add_ln36_2_fu_638_p2                    |     |        | add_ln36_2 | add | fabric | 0       |
|    add_ln36_5_fu_750_p2                    |     |        | add_ln36_5 | add | fabric | 0       |
|    add_ln37_2_fu_643_p2                    |     |        | add_ln37_2 | add | fabric | 0       |
|    add_ln37_5_fu_755_p2                    |     |        | add_ln37_5 | add | fabric | 0       |
|    add_ln38_2_fu_648_p2                    |     |        | add_ln38_2 | add | fabric | 0       |
|    add_ln38_5_fu_760_p2                    |     |        | add_ln38_5 | add | fabric | 0       |
|    add_ln39_2_fu_653_p2                    |     |        | add_ln39_2 | add | fabric | 0       |
|    add_ln39_5_fu_765_p2                    |     |        | add_ln39_5 | add | fabric | 0       |
|   + rotate_right (grp_rotate_right_fu_270) | 0   |        |            |     |        |         |
|     sub_ln12_fu_26_p2                      |     |        | sub_ln12   | sub | fabric | 0       |
|   + rotate_right (grp_rotate_right_fu_277) | 0   |        |            |     |        |         |
|     sub_ln12_fu_26_p2                      |     |        | sub_ln12   | sub | fabric | 0       |
|   + rotate_right (grp_rotate_right_fu_284) | 0   |        |            |     |        |         |
|     sub_ln12_fu_26_p2                      |     |        | sub_ln12   | sub | fabric | 0       |
|   + rotate_right (grp_rotate_right_fu_291) | 0   |        |            |     |        |         |
|     sub_ln12_fu_26_p2                      |     |        | sub_ln12   | sub | fabric | 0       |
+--------------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+-----------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name            | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                 |           |           |      |      |        |          |      |         | Banks            |
+-----------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + compress      |           |           | 24   | 0    |        |          |      |         |                  |
|   ctrl_s_axi_U  | interface | s_axilite |      |      |        |          |      |         |                  |
|   data0_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   data1_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   data2_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
+-----------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-----------------------------------------------------+---------------------------------------------+
| Type            | Options                                             | Location                                    |
+-----------------+-----------------------------------------------------+---------------------------------------------+
| array_partition | dim=1 type=complete variable=m                      | compress.cpp:27 in round_function, m        |
| array_partition | dim=1 type=complete variable=state                  | compress.cpp:28 in round_function, state    |
| unroll          | factor=16                                           | compress.cpp:45 in permute                  |
| unroll          | factor=16                                           | compress.cpp:49 in permute                  |
| interface       | m_axi port=chaining_value offset=slave bundle=data0 | compress.cpp:60 in compress, chaining_value |
| interface       | s_axilite register port=chaining_value bundle=ctrl  | compress.cpp:61 in compress, chaining_value |
| interface       | m_axi port=block_words offset=slave bundle=data1    | compress.cpp:63 in compress, block_words    |
| interface       | s_axilite register port=block_words bundle=ctrl     | compress.cpp:64 in compress, block_words    |
| interface       | s_axilite register port=counter bundle=ctrl         | compress.cpp:66 in compress, counter        |
| interface       | s_axilite register port=block_len bundle=ctrl       | compress.cpp:68 in compress, block_len      |
| interface       | s_axilite register port=flags bundle=ctrl           | compress.cpp:70 in compress, flags          |
| interface       | m_axi port=out offset=slave bundle=data2            | compress.cpp:72 in compress, out            |
| interface       | s_axilite register port=out bundle=ctrl             | compress.cpp:73 in compress, out            |
| interface       | s_axilite register port=return bundle=ctrl          | compress.cpp:75 in compress, return         |
| unroll          | factor=16                                           | compress.cpp:97 in compress                 |
| unroll          |                                                     | compress.cpp:116 in compress                |
| unroll          | factor=16                                           | compress.cpp:123 in compress                |
+-----------------+-----------------------------------------------------+---------------------------------------------+


