\hypertarget{struct_l_l_w_u___type}{}\section{L\+L\+W\+U\+\_\+\+Type Struct Reference}
\label{struct_l_l_w_u___type}\index{LLWU\_Type@{LLWU\_Type}}


{\ttfamily \#include $<$K32\+L2\+B31\+A.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_l_l_w_u___type_aa97f1aae59ce6efd1a22b9ca279058f0}{P\+E1}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_l_l_w_u___type_a995e13620d64851a128d6d2e03b6713e}{P\+E2}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_l_l_w_u___type_ae66b179d39862bb7d0f8ba9b4c2c58a8}{P\+E3}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_l_l_w_u___type_a7c081e6d23713bc4eec0ab17965a8dff}{P\+E4}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_l_l_w_u___type_aaafdc4eddd9d9e84f3175cf74e29f1b0}{ME}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_l_l_w_u___type_a07810538c8d6aba73ee3dd0c573256c7}{F1}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_l_l_w_u___type_a8390d51184687794c312ac5148cc9e2b}{F2}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{struct_l_l_w_u___type_a9830952a98862ed103ad0cff61b77bb5}{F3}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_l_l_w_u___type_afbd6f1eb8283eca63c4ea3c3d657f149}{F\+I\+L\+T1}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_l_l_w_u___type_a5704aaa9940312ccd60ee44f31932094}{F\+I\+L\+T2}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
L\+L\+WU -\/ Register Layout Typedef 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_l_l_w_u___type_a07810538c8d6aba73ee3dd0c573256c7}\label{struct_l_l_w_u___type_a07810538c8d6aba73ee3dd0c573256c7}} 
\index{LLWU\_Type@{LLWU\_Type}!F1@{F1}}
\index{F1@{F1}!LLWU\_Type@{LLWU\_Type}}
\subsubsection{\texorpdfstring{F1}{F1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F1}

L\+L\+WU Flag 1 register, offset\+: 0x5 \mbox{\Hypertarget{struct_l_l_w_u___type_a8390d51184687794c312ac5148cc9e2b}\label{struct_l_l_w_u___type_a8390d51184687794c312ac5148cc9e2b}} 
\index{LLWU\_Type@{LLWU\_Type}!F2@{F2}}
\index{F2@{F2}!LLWU\_Type@{LLWU\_Type}}
\subsubsection{\texorpdfstring{F2}{F2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F2}

L\+L\+WU Flag 2 register, offset\+: 0x6 \mbox{\Hypertarget{struct_l_l_w_u___type_a9830952a98862ed103ad0cff61b77bb5}\label{struct_l_l_w_u___type_a9830952a98862ed103ad0cff61b77bb5}} 
\index{LLWU\_Type@{LLWU\_Type}!F3@{F3}}
\index{F3@{F3}!LLWU\_Type@{LLWU\_Type}}
\subsubsection{\texorpdfstring{F3}{F3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t F3}

L\+L\+WU Flag 3 register, offset\+: 0x7 \mbox{\Hypertarget{struct_l_l_w_u___type_afbd6f1eb8283eca63c4ea3c3d657f149}\label{struct_l_l_w_u___type_afbd6f1eb8283eca63c4ea3c3d657f149}} 
\index{LLWU\_Type@{LLWU\_Type}!FILT1@{FILT1}}
\index{FILT1@{FILT1}!LLWU\_Type@{LLWU\_Type}}
\subsubsection{\texorpdfstring{FILT1}{FILT1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F\+I\+L\+T1}

L\+L\+WU Pin Filter 1 register, offset\+: 0x8 \mbox{\Hypertarget{struct_l_l_w_u___type_a5704aaa9940312ccd60ee44f31932094}\label{struct_l_l_w_u___type_a5704aaa9940312ccd60ee44f31932094}} 
\index{LLWU\_Type@{LLWU\_Type}!FILT2@{FILT2}}
\index{FILT2@{FILT2}!LLWU\_Type@{LLWU\_Type}}
\subsubsection{\texorpdfstring{FILT2}{FILT2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t F\+I\+L\+T2}

L\+L\+WU Pin Filter 2 register, offset\+: 0x9 \mbox{\Hypertarget{struct_l_l_w_u___type_aaafdc4eddd9d9e84f3175cf74e29f1b0}\label{struct_l_l_w_u___type_aaafdc4eddd9d9e84f3175cf74e29f1b0}} 
\index{LLWU\_Type@{LLWU\_Type}!ME@{ME}}
\index{ME@{ME}!LLWU\_Type@{LLWU\_Type}}
\subsubsection{\texorpdfstring{ME}{ME}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t ME}

L\+L\+WU Module Enable register, offset\+: 0x4 \mbox{\Hypertarget{struct_l_l_w_u___type_aa97f1aae59ce6efd1a22b9ca279058f0}\label{struct_l_l_w_u___type_aa97f1aae59ce6efd1a22b9ca279058f0}} 
\index{LLWU\_Type@{LLWU\_Type}!PE1@{PE1}}
\index{PE1@{PE1}!LLWU\_Type@{LLWU\_Type}}
\subsubsection{\texorpdfstring{PE1}{PE1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t P\+E1}

L\+L\+WU Pin Enable 1 register, offset\+: 0x0 \mbox{\Hypertarget{struct_l_l_w_u___type_a995e13620d64851a128d6d2e03b6713e}\label{struct_l_l_w_u___type_a995e13620d64851a128d6d2e03b6713e}} 
\index{LLWU\_Type@{LLWU\_Type}!PE2@{PE2}}
\index{PE2@{PE2}!LLWU\_Type@{LLWU\_Type}}
\subsubsection{\texorpdfstring{PE2}{PE2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t P\+E2}

L\+L\+WU Pin Enable 2 register, offset\+: 0x1 \mbox{\Hypertarget{struct_l_l_w_u___type_ae66b179d39862bb7d0f8ba9b4c2c58a8}\label{struct_l_l_w_u___type_ae66b179d39862bb7d0f8ba9b4c2c58a8}} 
\index{LLWU\_Type@{LLWU\_Type}!PE3@{PE3}}
\index{PE3@{PE3}!LLWU\_Type@{LLWU\_Type}}
\subsubsection{\texorpdfstring{PE3}{PE3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t P\+E3}

L\+L\+WU Pin Enable 3 register, offset\+: 0x2 \mbox{\Hypertarget{struct_l_l_w_u___type_a7c081e6d23713bc4eec0ab17965a8dff}\label{struct_l_l_w_u___type_a7c081e6d23713bc4eec0ab17965a8dff}} 
\index{LLWU\_Type@{LLWU\_Type}!PE4@{PE4}}
\index{PE4@{PE4}!LLWU\_Type@{LLWU\_Type}}
\subsubsection{\texorpdfstring{PE4}{PE4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t P\+E4}

L\+L\+WU Pin Enable 4 register, offset\+: 0x3 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
device/\mbox{\hyperlink{_k32_l2_b31_a_8h}{K32\+L2\+B31\+A.\+h}}\end{DoxyCompactItemize}
