// Seed: 2812637958
module module_0 (
    output id_1,
    input logic id_2,
    input id_3,
    input id_4,
    output id_5,
    input id_6,
    input id_7,
    output id_8,
    output id_9,
    output id_10,
    output logic id_11,
    output id_12,
    input id_13,
    input id_14,
    output logic id_15,
    inout id_16,
    output id_17,
    input id_18,
    output id_19,
    input logic id_20,
    input id_21,
    output id_22
);
  logic id_23, id_24, id_25;
  logic id_26;
  always #1 begin
    if (id_9 && 1) begin
      id_3 <= id_8;
    end else begin
      id_17 <= 1 & 1;
    end
  end
endmodule
