

================================================================
== Vivado HLS Report for 'AXI_DMA_MASTER'
================================================================
* Date:           Mon Jan  6 15:37:40 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR_10
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    12.592|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        |- Loop 2  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    302|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|       0|   6252|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    243|
|Register         |        -|      -|     586|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     586|   6797|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |     12|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+---+------+
    |          Instance         |        Module        | BRAM_18K| DSP48E| FF|  LUT |
    +---------------------------+----------------------+---------+-------+---+------+
    |cifar_10_mul_32s_bkb_U213  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|
    |cifar_10_mul_32s_bkb_U214  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|
    |cifar_10_mul_32s_bkb_U215  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|
    |cifar_10_mul_32s_bkb_U216  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|
    |cifar_10_mul_32s_bkb_U217  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|
    |cifar_10_mul_32s_bkb_U218  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|
    +---------------------------+----------------------+---------+-------+---+------+
    |Total                      |                      |        0|      0|  0|  6252|
    +---------------------------+----------------------+---------+-------+---+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |i_18_fu_176_p2                        |     +    |      0|  0|  39|          32|           1|
    |i_2_fu_146_p2                         |     +    |      0|  0|  39|          32|           1|
    |tmp_132_fu_166_p2                     |     +    |      0|  0|  39|          32|           2|
    |tmp_133_fu_136_p2                     |     +    |      0|  0|  39|          32|           2|
    |ap_block_pp0_stage0_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage0_iter1     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state15_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state21_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state21_pp1_stage0_iter1     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state22_io                   |    and   |      0|  0|   2|           1|           1|
    |out_stream_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_stream_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |out_stream_V_last_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |out_stream_V_last_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_171_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_fu_141_p2                    |   icmp   |      0|  0|  18|          32|          32|
    |out_stream_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |out_stream_V_last_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |tmp_last_1_fu_152_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_last_fu_182_p2                    |   icmp   |      0|  0|  18|          32|          32|
    |tmp_s_fu_112_p2                       |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_pp0_stage0_11001             |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001             |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                       |    or    |      0|  0|   2|           1|           1|
    |ap_block_state16                      |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1               |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1               |    xor   |      0|  0|   2|           2|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 302|         314|         159|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  93|         19|    1|         19|
    |ap_done                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2         |   9|          2|    1|          2|
    |i1_reg_80                       |   9|          2|   32|         64|
    |i_reg_91                        |   9|          2|   32|         64|
    |in_stream_V_V_blk_n             |   9|          2|    1|          2|
    |out_stream_TDATA_blk_n          |   9|          2|    1|          2|
    |out_stream_V_data_V_1_data_out  |   9|          2|   32|         64|
    |out_stream_V_data_V_1_state     |  15|          3|    2|          6|
    |out_stream_V_last_1_data_in     |  21|          4|    1|          4|
    |out_stream_V_last_1_data_out    |   9|          2|    1|          2|
    |out_stream_V_last_1_state       |  15|          3|    2|          6|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 243|         51|  110|        243|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |KER_bound_reg_231                |  32|   0|   32|          0|
    |KER_size_0_reg_216               |  32|   0|   32|          0|
    |KER_size_1_reg_226               |  32|   0|   32|          0|
    |OFM_bound_reg_261                |  32|   0|   32|          0|
    |OFM_size_0_reg_221               |  32|   0|   32|          0|
    |OFM_size_1_reg_256               |  32|   0|   32|          0|
    |ap_CS_fsm                        |  18|   0|   18|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |exitcond1_reg_272                |   1|   0|    1|          0|
    |exitcond1_reg_272_pp1_iter1_reg  |   1|   0|    1|          0|
    |exitcond_reg_242                 |   1|   0|    1|          0|
    |exitcond_reg_242_pp0_iter1_reg   |   1|   0|    1|          0|
    |i1_reg_80                        |  32|   0|   32|          0|
    |i_reg_91                         |  32|   0|   32|          0|
    |out_stream_V_data_V_1_payload_A  |  32|   0|   32|          0|
    |out_stream_V_data_V_1_payload_B  |  32|   0|   32|          0|
    |out_stream_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |out_stream_V_data_V_1_state      |   2|   0|    2|          0|
    |out_stream_V_last_1_payload_A    |   1|   0|    1|          0|
    |out_stream_V_last_1_payload_B    |   1|   0|    1|          0|
    |out_stream_V_last_1_sel_rd       |   1|   0|    1|          0|
    |out_stream_V_last_1_sel_wr       |   1|   0|    1|          0|
    |out_stream_V_last_1_state        |   2|   0|    2|          0|
    |reg_102                          |  32|   0|   32|          0|
    |reg_107                          |  32|   0|   32|          0|
    |tmp_132_reg_267                  |  32|   0|   32|          0|
    |tmp_133_reg_237                  |  32|   0|   32|          0|
    |tmp_V_358_reg_191                |  32|   0|   32|          0|
    |tmp_V_359_reg_198                |  32|   0|   32|          0|
    |tmp_V_362_reg_204                |  32|   0|   32|          0|
    |tmp_last_1_reg_251               |   1|   0|    1|          0|
    |tmp_last_reg_281                 |   1|   0|    1|          0|
    |tmp_s_reg_187                    |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 586|   0|  586|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_done                | out |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_continue            |  in |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|in_stream_V_V_dout     |  in |   32|   ap_fifo  |    in_stream_V_V    |    pointer   |
|in_stream_V_V_empty_n  |  in |    1|   ap_fifo  |    in_stream_V_V    |    pointer   |
|in_stream_V_V_read     | out |    1|   ap_fifo  |    in_stream_V_V    |    pointer   |
|out_stream_TDATA       | out |   32|    axis    | out_stream_V_data_V |    pointer   |
|out_stream_TREADY      |  in |    1|    axis    | out_stream_V_data_V |    pointer   |
|out_stream_TVALID      | out |    1|    axis    |  out_stream_V_last  |    pointer   |
|out_stream_TLAST       | out |    1|    axis    |  out_stream_V_last  |    pointer   |
+-----------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 13 14 15 }
  Pipeline-1 : II = 1, D = 3, States = { 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (!tmp_s)
	17  / (tmp_s)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	16  / (exitcond)
	14  / (!exitcond)
14 --> 
	15  / true
15 --> 
	13  / true
16 --> 
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	16  / (exitcond1)
	21  / (!exitcond1)
21 --> 
	22  / true
22 --> 
	20  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.10>
ST_1 : Operation 23 [1/1] (3.63ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_V_V)" [./../hw_library/axi_dma_master.h:10]   --->   Operation 23 'read' 'tmp_V' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V, i1 false)" [./../hw_library/axi_dma_master.h:13]   --->   Operation 24 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 25 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %tmp_V, 0" [./../hw_library/axi_dma_master.h:50]   --->   Operation 25 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 26 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V, i1 false)" [./../hw_library/axi_dma_master.h:13]   --->   Operation 26 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 27 [1/1] (3.63ns)   --->   "%tmp_V_357 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_V_V)" [./../hw_library/axi_dma_master.h:15]   --->   Operation 27 'read' 'tmp_V_357' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 28 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_357, i1 false)" [./../hw_library/axi_dma_master.h:18]   --->   Operation 28 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 29 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_357, i1 false)" [./../hw_library/axi_dma_master.h:18]   --->   Operation 29 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 30 [1/1] (3.63ns)   --->   "%tmp_V_358 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_V_V)" [./../hw_library/axi_dma_master.h:20]   --->   Operation 30 'read' 'tmp_V_358' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 31 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_358, i1 false)" [./../hw_library/axi_dma_master.h:23]   --->   Operation 31 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 32 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_358, i1 false)" [./../hw_library/axi_dma_master.h:23]   --->   Operation 32 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 33 [1/1] (3.63ns)   --->   "%tmp_V_359 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_V_V)" [./../hw_library/axi_dma_master.h:25]   --->   Operation 33 'read' 'tmp_V_359' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 34 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_359, i1 false)" [./../hw_library/axi_dma_master.h:28]   --->   Operation 34 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 35 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_359, i1 false)" [./../hw_library/axi_dma_master.h:28]   --->   Operation 35 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 36 [1/1] (3.63ns)   --->   "%tmp_V_360 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_V_V)" [./../hw_library/axi_dma_master.h:30]   --->   Operation 36 'read' 'tmp_V_360' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 37 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_360, i1 false)" [./../hw_library/axi_dma_master.h:33]   --->   Operation 37 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 3.63>
ST_6 : Operation 38 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_360, i1 false)" [./../hw_library/axi_dma_master.h:33]   --->   Operation 38 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 39 [1/1] (3.63ns)   --->   "%tmp_V_361 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_V_V)" [./../hw_library/axi_dma_master.h:35]   --->   Operation 39 'read' 'tmp_V_361' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 40 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_361, i1 false)" [./../hw_library/axi_dma_master.h:38]   --->   Operation 40 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 3.63>
ST_7 : Operation 41 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_361, i1 false)" [./../hw_library/axi_dma_master.h:38]   --->   Operation 41 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 42 [1/1] (3.63ns)   --->   "%tmp_V_362 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_V_V)" [./../hw_library/axi_dma_master.h:40]   --->   Operation 42 'read' 'tmp_V_362' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 43 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_362, i1 false)" [./../hw_library/axi_dma_master.h:43]   --->   Operation 43 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 3.63>
ST_8 : Operation 44 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_362, i1 false)" [./../hw_library/axi_dma_master.h:43]   --->   Operation 44 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 45 [1/1] (3.63ns)   --->   "%tmp_V_363 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_V_V)" [./../hw_library/axi_dma_master.h:45]   --->   Operation 45 'read' 'tmp_V_363' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 46 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_363, i1 false)" [./../hw_library/axi_dma_master.h:48]   --->   Operation 46 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 12.5>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str211, i32 0, i32 0, [1 x i8]* @p_str212, [1 x i8]* @p_str213, [1 x i8]* @p_str214, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str215, [1 x i8]* @p_str216)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V_data_V, i1* %out_stream_V_last, [5 x i8]* @p_str10, i32 1, i32 1, [5 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_363, i1 false)" [./../hw_library/axi_dma_master.h:48]   --->   Operation 49 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %1, label %5" [./../hw_library/axi_dma_master.h:50]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %tmp_V_361, %tmp_V_358" [./../hw_library/axi_dma_master.h:67]   --->   Operation 51 'mul' 'KER_size_0' <Predicate = (!tmp_s)> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 52 [1/1] (12.5ns)   --->   "%OFM_size_0 = mul i32 %tmp_V_362, %tmp_V_361" [./../hw_library/axi_dma_master.h:51]   --->   Operation 52 'mul' 'OFM_size_0' <Predicate = (tmp_s)> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 12.5>
ST_10 : Operation 53 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %tmp_V_358, %KER_size_0" [./../hw_library/axi_dma_master.h:68]   --->   Operation 53 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_size_0, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/axi_dma_master.h:70]   --->   Operation 54 'specfucore' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 12.5>
ST_11 : Operation 55 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %tmp_V_359, %KER_size_1" [./../hw_library/axi_dma_master.h:69]   --->   Operation 55 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_size_1, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/axi_dma_master.h:71]   --->   Operation 56 'specfucore' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.55>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_102 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [./../hw_library/axi_dma_master.h:66]   --->   Operation 57 'specregionbegin' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_bound, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/axi_dma_master.h:72]   --->   Operation 58 'specfucore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (2.55ns)   --->   "%tmp_133 = add i32 %KER_bound, -1" [./../hw_library/axi_dma_master.h:77]   --->   Operation 59 'add' 'tmp_133' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 60 [1/1] (1.76ns)   --->   "br label %6" [./../hw_library/axi_dma_master.h:74]   --->   Operation 60 'br' <Predicate = true> <Delay = 1.76>

State 13 <SV = 12> <Delay = 3.45>
ST_13 : Operation 61 [1/1] (0.00ns)   --->   "%i1 = phi i32 [ 0, %5 ], [ %i_2, %7 ]"   --->   Operation 61 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 62 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i32 %i1, %KER_bound" [./../hw_library/axi_dma_master.h:74]   --->   Operation 62 'icmp' 'exitcond' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 63 [1/1] (2.55ns)   --->   "%i_2 = add i32 %i1, 1" [./../hw_library/axi_dma_master.h:74]   --->   Operation 63 'add' 'i_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %8, label %7" [./../hw_library/axi_dma_master.h:74]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 65 [1/1] (2.47ns)   --->   "%tmp_last_1 = icmp eq i32 %i1, %tmp_133" [./../hw_library/axi_dma_master.h:77]   --->   Operation 65 'icmp' 'tmp_last_1' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.63>
ST_14 : Operation 66 [1/1] (3.63ns)   --->   "%tmp_V_365 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_V_V)" [./../hw_library/axi_dma_master.h:76]   --->   Operation 66 'read' 'tmp_V_365' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_14 : Operation 67 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_365, i1 %tmp_last_1)" [./../hw_library/axi_dma_master.h:79]   --->   Operation 67 'write' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_104 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [./../hw_library/axi_dma_master.h:74]   --->   Operation 68 'specregionbegin' 'tmp_104' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/axi_dma_master.h:75]   --->   Operation 69 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 70 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_365, i1 %tmp_last_1)" [./../hw_library/axi_dma_master.h:79]   --->   Operation 70 'write' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 71 [1/1] (0.00ns)   --->   "%empty_172 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_104)" [./../hw_library/axi_dma_master.h:80]   --->   Operation 71 'specregionend' 'empty_172' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 72 [1/1] (0.00ns)   --->   "br label %6" [./../hw_library/axi_dma_master.h:74]   --->   Operation 72 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 16 <SV = 13> <Delay = 0.00>
ST_16 : Operation 73 [1/1] (0.00ns)   --->   "%empty_173 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_102)" [./../hw_library/axi_dma_master.h:81]   --->   Operation 73 'specregionend' 'empty_173' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_16 : Operation 74 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 74 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_16 : Operation 75 [1/1] (0.00ns)   --->   "%empty_171 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)" [./../hw_library/axi_dma_master.h:65]   --->   Operation 75 'specregionend' 'empty_171' <Predicate = (tmp_s)> <Delay = 0.00>
ST_16 : Operation 76 [1/1] (0.00ns)   --->   "br label %9" [./../hw_library/axi_dma_master.h:65]   --->   Operation 76 'br' <Predicate = (tmp_s)> <Delay = 0.00>
ST_16 : Operation 77 [1/1] (0.00ns)   --->   "ret void" [./../hw_library/axi_dma_master.h:85]   --->   Operation 77 'ret' <Predicate = true> <Delay = 0.00>

State 17 <SV = 9> <Delay = 12.5>
ST_17 : Operation 78 [1/1] (12.5ns)   --->   "%OFM_size_1 = mul i32 %tmp_V_362, %OFM_size_0" [./../hw_library/axi_dma_master.h:52]   --->   Operation 78 'mul' 'OFM_size_1' <Predicate = true> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %OFM_size_0, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/axi_dma_master.h:54]   --->   Operation 79 'specfucore' <Predicate = true> <Delay = 0.00>

State 18 <SV = 10> <Delay = 12.5>
ST_18 : Operation 80 [1/1] (12.5ns)   --->   "%OFM_bound = mul i32 %tmp_V_357, %OFM_size_1" [./../hw_library/axi_dma_master.h:53]   --->   Operation 80 'mul' 'OFM_bound' <Predicate = true> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %OFM_size_1, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/axi_dma_master.h:55]   --->   Operation 81 'specfucore' <Predicate = true> <Delay = 0.00>

State 19 <SV = 11> <Delay = 2.55>
ST_19 : Operation 82 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [./../hw_library/axi_dma_master.h:50]   --->   Operation 82 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %OFM_bound, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/axi_dma_master.h:56]   --->   Operation 83 'specfucore' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 84 [1/1] (2.55ns)   --->   "%tmp_132 = add i32 %OFM_bound, -1" [./../hw_library/axi_dma_master.h:61]   --->   Operation 84 'add' 'tmp_132' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 85 [1/1] (1.76ns)   --->   "br label %2" [./../hw_library/axi_dma_master.h:58]   --->   Operation 85 'br' <Predicate = true> <Delay = 1.76>

State 20 <SV = 12> <Delay = 3.45>
ST_20 : Operation 86 [1/1] (0.00ns)   --->   "%i = phi i32 [ 0, %1 ], [ %i_18, %3 ]"   --->   Operation 86 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 87 [1/1] (2.47ns)   --->   "%exitcond1 = icmp eq i32 %i, %OFM_bound" [./../hw_library/axi_dma_master.h:58]   --->   Operation 87 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 88 [1/1] (2.55ns)   --->   "%i_18 = add i32 %i, 1" [./../hw_library/axi_dma_master.h:58]   --->   Operation 88 'add' 'i_18' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %4, label %3" [./../hw_library/axi_dma_master.h:58]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 90 [1/1] (2.47ns)   --->   "%tmp_last = icmp eq i32 %i, %tmp_132" [./../hw_library/axi_dma_master.h:61]   --->   Operation 90 'icmp' 'tmp_last' <Predicate = (!exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 13> <Delay = 3.63>
ST_21 : Operation 91 [1/1] (3.63ns)   --->   "%tmp_V_364 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_V_V)" [./../hw_library/axi_dma_master.h:60]   --->   Operation 91 'read' 'tmp_V_364' <Predicate = (!exitcond1)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_21 : Operation 92 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_364, i1 %tmp_last)" [./../hw_library/axi_dma_master.h:63]   --->   Operation 92 'write' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 22 <SV = 14> <Delay = 0.00>
ST_22 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_103 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [./../hw_library/axi_dma_master.h:58]   --->   Operation 93 'specregionbegin' 'tmp_103' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_22 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/axi_dma_master.h:59]   --->   Operation 94 'specpipeline' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_22 : Operation 95 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_stream_V_data_V, i1* %out_stream_V_last, i32 %tmp_V_364, i1 %tmp_last)" [./../hw_library/axi_dma_master.h:63]   --->   Operation 95 'write' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_22 : Operation 96 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_103)" [./../hw_library/axi_dma_master.h:64]   --->   Operation 96 'specregionend' 'empty' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_22 : Operation 97 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/axi_dma_master.h:58]   --->   Operation 97 'br' <Predicate = (!exitcond1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_V       (read           ) [ 00100000000000000000000]
tmp_s       (icmp           ) [ 00111111111111111111111]
StgValue_26 (write          ) [ 00000000000000000000000]
tmp_V_357   (read           ) [ 00011111110000000110000]
StgValue_29 (write          ) [ 00000000000000000000000]
tmp_V_358   (read           ) [ 00001111111000000000000]
StgValue_32 (write          ) [ 00000000000000000000000]
tmp_V_359   (read           ) [ 00000111111100000000000]
StgValue_35 (write          ) [ 00000000000000000000000]
tmp_V_360   (read           ) [ 00000010000000000000000]
StgValue_38 (write          ) [ 00000000000000000000000]
tmp_V_361   (read           ) [ 00000001110000000000000]
StgValue_41 (write          ) [ 00000000000000000000000]
tmp_V_362   (read           ) [ 00000000110000000100000]
StgValue_44 (write          ) [ 00000000000000000000000]
tmp_V_363   (read           ) [ 00000000010000000000000]
StgValue_47 (specinterface  ) [ 00000000000000000000000]
StgValue_48 (specinterface  ) [ 00000000000000000000000]
StgValue_49 (write          ) [ 00000000000000000000000]
StgValue_50 (br             ) [ 00000000000000000000000]
KER_size_0  (mul            ) [ 00000000001000000000000]
OFM_size_0  (mul            ) [ 00000000000000000100000]
KER_size_1  (mul            ) [ 00000000000100000000000]
StgValue_54 (specfucore     ) [ 00000000000000000000000]
KER_bound   (mul            ) [ 00000000000011110000000]
StgValue_56 (specfucore     ) [ 00000000000000000000000]
tmp_102     (specregionbegin) [ 00000000000001111000000]
StgValue_58 (specfucore     ) [ 00000000000000000000000]
tmp_133     (add            ) [ 00000000000001110000000]
StgValue_60 (br             ) [ 00000000000011110000000]
i1          (phi            ) [ 00000000000001000000000]
exitcond    (icmp           ) [ 00000000000001110000000]
i_2         (add            ) [ 00000000000011110000000]
StgValue_64 (br             ) [ 00000000000000000000000]
tmp_last_1  (icmp           ) [ 00000000000001110000000]
tmp_V_365   (read           ) [ 00000000000001010000000]
tmp_104     (specregionbegin) [ 00000000000000000000000]
StgValue_69 (specpipeline   ) [ 00000000000000000000000]
StgValue_70 (write          ) [ 00000000000000000000000]
empty_172   (specregionend  ) [ 00000000000000000000000]
StgValue_72 (br             ) [ 00000000000011110000000]
empty_173   (specregionend  ) [ 00000000000000000000000]
StgValue_74 (br             ) [ 00000000000000000000000]
empty_171   (specregionend  ) [ 00000000000000000000000]
StgValue_76 (br             ) [ 00000000000000000000000]
StgValue_77 (ret            ) [ 00000000000000000000000]
OFM_size_1  (mul            ) [ 00000000000000000010000]
StgValue_79 (specfucore     ) [ 00000000000000000000000]
OFM_bound   (mul            ) [ 00000000000000000001111]
StgValue_81 (specfucore     ) [ 00000000000000000000000]
tmp         (specregionbegin) [ 00000000000000001000111]
StgValue_83 (specfucore     ) [ 00000000000000000000000]
tmp_132     (add            ) [ 00000000000000000000111]
StgValue_85 (br             ) [ 00000000000000000001111]
i           (phi            ) [ 00000000000000000000100]
exitcond1   (icmp           ) [ 00000000000000000000111]
i_18        (add            ) [ 00000000000000000001111]
StgValue_89 (br             ) [ 00000000000000000000000]
tmp_last    (icmp           ) [ 00000000000000000000111]
tmp_V_364   (read           ) [ 00000000000000000000101]
tmp_103     (specregionbegin) [ 00000000000000000000000]
StgValue_94 (specpipeline   ) [ 00000000000000000000000]
StgValue_95 (write          ) [ 00000000000000000000000]
empty       (specregionend  ) [ 00000000000000000000000]
StgValue_97 (br             ) [ 00000000000000000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_stream_V_last">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_last"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str211"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str212"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str213"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str214"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str215"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str216"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="grp_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/1 tmp_V_357/2 tmp_V_358/3 tmp_V_359/4 tmp_V_360/5 tmp_V_361/6 tmp_V_362/7 tmp_V_363/8 tmp_V_365/14 tmp_V_364/21 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="0" index="3" bw="32" slack="0"/>
<pin id="73" dir="0" index="4" bw="1" slack="0"/>
<pin id="74" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_24/1 StgValue_28/2 StgValue_31/3 StgValue_34/4 StgValue_37/5 StgValue_40/6 StgValue_43/7 StgValue_46/8 StgValue_67/14 StgValue_92/21 "/>
</bind>
</comp>

<comp id="80" class="1005" name="i1_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="1"/>
<pin id="82" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="84" class="1004" name="i1_phi_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="1"/>
<pin id="86" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/13 "/>
</bind>
</comp>

<comp id="91" class="1005" name="i_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="1"/>
<pin id="93" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="i_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="32" slack="0"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/20 "/>
</bind>
</comp>

<comp id="102" class="1005" name="reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="1"/>
<pin id="104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V tmp_V_357 tmp_V_365 tmp_V_364 "/>
</bind>
</comp>

<comp id="107" class="1005" name="reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="1"/>
<pin id="109" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_360 tmp_V_361 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_s_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="KER_size_0_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="3"/>
<pin id="120" dir="0" index="1" bw="32" slack="6"/>
<pin id="121" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_0/9 "/>
</bind>
</comp>

<comp id="123" class="1004" name="OFM_size_0_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="2"/>
<pin id="125" dir="0" index="1" bw="32" slack="3"/>
<pin id="126" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="OFM_size_0/9 "/>
</bind>
</comp>

<comp id="128" class="1004" name="KER_size_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="7"/>
<pin id="130" dir="0" index="1" bw="32" slack="1"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_1/10 "/>
</bind>
</comp>

<comp id="132" class="1004" name="KER_bound_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="7"/>
<pin id="134" dir="0" index="1" bw="32" slack="1"/>
<pin id="135" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_bound/11 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_133_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_133/12 "/>
</bind>
</comp>

<comp id="141" class="1004" name="exitcond_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="2"/>
<pin id="144" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/13 "/>
</bind>
</comp>

<comp id="146" class="1004" name="i_2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/13 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_last_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="1"/>
<pin id="155" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_1/13 "/>
</bind>
</comp>

<comp id="157" class="1004" name="OFM_size_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="3"/>
<pin id="159" dir="0" index="1" bw="32" slack="1"/>
<pin id="160" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="OFM_size_1/17 "/>
</bind>
</comp>

<comp id="161" class="1004" name="OFM_bound_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="9"/>
<pin id="163" dir="0" index="1" bw="32" slack="1"/>
<pin id="164" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="OFM_bound/18 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_132_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_132/19 "/>
</bind>
</comp>

<comp id="171" class="1004" name="exitcond1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="2"/>
<pin id="174" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/20 "/>
</bind>
</comp>

<comp id="176" class="1004" name="i_18_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_18/20 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_last_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="1"/>
<pin id="185" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last/20 "/>
</bind>
</comp>

<comp id="187" class="1005" name="tmp_s_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="8"/>
<pin id="189" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="191" class="1005" name="tmp_V_358_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_358 "/>
</bind>
</comp>

<comp id="198" class="1005" name="tmp_V_359_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_359 "/>
</bind>
</comp>

<comp id="204" class="1005" name="tmp_V_362_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_362 "/>
</bind>
</comp>

<comp id="211" class="1005" name="tmp_V_363_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_363 "/>
</bind>
</comp>

<comp id="216" class="1005" name="KER_size_0_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_0 "/>
</bind>
</comp>

<comp id="221" class="1005" name="OFM_size_0_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OFM_size_0 "/>
</bind>
</comp>

<comp id="226" class="1005" name="KER_size_1_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_1 "/>
</bind>
</comp>

<comp id="231" class="1005" name="KER_bound_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_bound "/>
</bind>
</comp>

<comp id="237" class="1005" name="tmp_133_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_133 "/>
</bind>
</comp>

<comp id="242" class="1005" name="exitcond_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="246" class="1005" name="i_2_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="251" class="1005" name="tmp_last_1_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_1 "/>
</bind>
</comp>

<comp id="256" class="1005" name="OFM_size_1_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OFM_size_1 "/>
</bind>
</comp>

<comp id="261" class="1005" name="OFM_bound_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OFM_bound "/>
</bind>
</comp>

<comp id="267" class="1005" name="tmp_132_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_132 "/>
</bind>
</comp>

<comp id="272" class="1005" name="exitcond1_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="276" class="1005" name="i_18_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_18 "/>
</bind>
</comp>

<comp id="281" class="1005" name="tmp_last_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="78"><net_src comp="62" pin="2"/><net_sink comp="68" pin=3"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="68" pin=4"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="80" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="62" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="68" pin=3"/></net>

<net id="110"><net_src comp="62" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="68" pin=3"/></net>

<net id="116"><net_src comp="62" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="107" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="107" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="140"><net_src comp="46" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="84" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="84" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="36" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="84" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="165"><net_src comp="102" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="46" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="95" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="95" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="36" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="95" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="112" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="62" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="68" pin=3"/></net>

<net id="196"><net_src comp="191" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="197"><net_src comp="191" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="201"><net_src comp="62" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="68" pin=3"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="207"><net_src comp="62" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="68" pin=3"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="210"><net_src comp="204" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="214"><net_src comp="62" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="68" pin=3"/></net>

<net id="219"><net_src comp="118" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="224"><net_src comp="123" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="229"><net_src comp="128" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="234"><net_src comp="132" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="240"><net_src comp="136" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="245"><net_src comp="141" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="146" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="254"><net_src comp="152" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="68" pin=4"/></net>

<net id="259"><net_src comp="157" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="264"><net_src comp="161" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="270"><net_src comp="166" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="275"><net_src comp="171" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="176" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="284"><net_src comp="182" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="68" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_data_V | {2 3 4 5 6 7 8 9 15 22 }
	Port: out_stream_V_last | {2 3 4 5 6 7 8 9 15 22 }
 - Input state : 
	Port: AXI_DMA_MASTER : in_stream_V_V | {1 2 3 4 5 6 7 8 14 21 }
	Port: AXI_DMA_MASTER : out_stream_V_data_V | {}
	Port: AXI_DMA_MASTER : out_stream_V_last | {}
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		exitcond : 1
		i_2 : 1
		StgValue_64 : 2
		tmp_last_1 : 1
	State 14
	State 15
		empty_172 : 1
	State 16
	State 17
	State 18
	State 19
	State 20
		exitcond1 : 1
		i_18 : 1
		StgValue_89 : 2
		tmp_last : 1
	State 21
	State 22
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|          | KER_size_0_fu_118 |    0    |    0    |   1042  |
|          | OFM_size_0_fu_123 |    0    |    0    |   1042  |
|    mul   | KER_size_1_fu_128 |    0    |    0    |   1042  |
|          |  KER_bound_fu_132 |    0    |    0    |   1042  |
|          | OFM_size_1_fu_157 |    0    |    0    |   1042  |
|          |  OFM_bound_fu_161 |    0    |    0    |   1042  |
|----------|-------------------|---------|---------|---------|
|          |   tmp_133_fu_136  |    0    |    0    |    39   |
|    add   |     i_2_fu_146    |    0    |    0    |    39   |
|          |   tmp_132_fu_166  |    0    |    0    |    39   |
|          |    i_18_fu_176    |    0    |    0    |    39   |
|----------|-------------------|---------|---------|---------|
|          |    tmp_s_fu_112   |    0    |    0    |    18   |
|          |  exitcond_fu_141  |    0    |    0    |    18   |
|   icmp   | tmp_last_1_fu_152 |    0    |    0    |    18   |
|          |  exitcond1_fu_171 |    0    |    0    |    18   |
|          |  tmp_last_fu_182  |    0    |    0    |    18   |
|----------|-------------------|---------|---------|---------|
|   read   |   grp_read_fu_62  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   write  |  grp_write_fu_68  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    0    |    0    |   6498  |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| KER_bound_reg_231|   32   |
|KER_size_0_reg_216|   32   |
|KER_size_1_reg_226|   32   |
| OFM_bound_reg_261|   32   |
|OFM_size_0_reg_221|   32   |
|OFM_size_1_reg_256|   32   |
| exitcond1_reg_272|    1   |
| exitcond_reg_242 |    1   |
|     i1_reg_80    |   32   |
|   i_18_reg_276   |   32   |
|    i_2_reg_246   |   32   |
|     i_reg_91     |   32   |
|      reg_102     |   32   |
|      reg_107     |   32   |
|  tmp_132_reg_267 |   32   |
|  tmp_133_reg_237 |   32   |
| tmp_V_358_reg_191|   32   |
| tmp_V_359_reg_198|   32   |
| tmp_V_362_reg_204|   32   |
| tmp_V_363_reg_211|   32   |
|tmp_last_1_reg_251|    1   |
| tmp_last_reg_281 |    1   |
|   tmp_s_reg_187  |    1   |
+------------------+--------+
|       Total      |   581  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_68 |  p3  |   7  |  32  |   224  ||    38   |
| grp_write_fu_68 |  p4  |   3  |   1  |    3   ||    15   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   227  || 3.79145 ||    53   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |  6498  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   53   |
|  Register |    -   |    -   |   581  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   581  |  6551  |
+-----------+--------+--------+--------+--------+
