# Reading C:/altera/14.0/modelsim_ase/tcl/vsim/pref.tcl 
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_reg_de1soc_test
# ** Warning: ./file_reg_de1soc_test.v(47): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# ** Warning: ./file_reg_de1soc_test.v(48): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# -- Compiling module div_clock
# 
# Top level modules:
# 	file_reg_de1soc_test
# 	div_clock
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module HexEncoder
# 
# Top level modules:
# 	HexEncoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_register
# -- Compiling module file_register_low
# 
# Top level modules:
# 	file_register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register_32bit
# 
# Top level modules:
# 	register_32bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5bit
# 
# Top level modules:
# 	decoder_5bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1
# 
# Top level modules:
# 	mux_2to1
# vsim -lib work -voptargs=\"+acc\" -t 1ps file_reg_de1soc_testbench 
# ** Error: (vsim-3170) Could not find 'C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/work.file_reg_de1soc_testbench'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab.do PAUSED at line 19
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_reg_de1soc_test
# ** Warning: ./file_reg_de1soc_test.v(47): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# ** Warning: ./file_reg_de1soc_test.v(48): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# -- Compiling module div_clock
# 
# Top level modules:
# 	file_reg_de1soc_test
# 	div_clock
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module HexEncoder
# 
# Top level modules:
# 	HexEncoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_register
# -- Compiling module file_register_low
# 
# Top level modules:
# 	file_register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register_32bit
# 
# Top level modules:
# 	register_32bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5bit
# 
# Top level modules:
# 	decoder_5bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1
# 
# Top level modules:
# 	mux_2to1
# vsim -lib work -voptargs=\"+acc\" -t 1ps file_reg_de1soc_testbench 
# ** Error: (vsim-3170) Could not find 'C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/work.file_reg_de1soc_testbench'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab.do PAUSED at line 19
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_reg_de1soc_test
# ** Warning: ./file_reg_de1soc_test.v(47): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# ** Warning: ./file_reg_de1soc_test.v(48): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# -- Compiling module file_reg_de1soc_testbench
# -- Compiling module div_clock
# 
# Top level modules:
# 	file_reg_de1soc_testbench
# 	div_clock
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module HexEncoder
# 
# Top level modules:
# 	HexEncoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_register
# -- Compiling module file_register_low
# 
# Top level modules:
# 	file_register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register_32bit
# 
# Top level modules:
# 	register_32bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5bit
# 
# Top level modules:
# 	decoder_5bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1
# 
# Top level modules:
# 	mux_2to1
# vsim -lib work -voptargs=\"+acc\" -t 1ps file_reg_de1soc_testbench 
# Loading work.file_reg_de1soc_testbench
# Loading work.file_reg_de1soc_test
# Loading work.file_register
# Loading work.file_register_low
# Loading work.decoder_5bit
# Loading work.HexEncoder
# Loading work.mux_2to1
# Loading work.register_32bit
# Loading work.d_flipflop
# ** Error: (vsim-3053) ./file_reg_de1soc_test.v(184): Illegal output or inout port connection for "port 'LEDR'".
# 
#         Region: /file_reg_de1soc_testbench/dut
# ** Error: (vsim-3053) ./file_reg_de1soc_test.v(184): Illegal output or inout port connection for "port 'HEX5'".
# 
#         Region: /file_reg_de1soc_testbench/dut
# ** Error: (vsim-3053) ./file_reg_de1soc_test.v(184): Illegal output or inout port connection for "port 'HEX4'".
# 
#         Region: /file_reg_de1soc_testbench/dut
# ** Error: (vsim-3053) ./file_reg_de1soc_test.v(184): Illegal output or inout port connection for "port 'HEX3'".
# 
#         Region: /file_reg_de1soc_testbench/dut
# ** Error: (vsim-3053) ./file_reg_de1soc_test.v(184): Illegal output or inout port connection for "port 'HEX2'".
# 
#         Region: /file_reg_de1soc_testbench/dut
# ** Error: (vsim-3053) ./file_reg_de1soc_test.v(184): Illegal output or inout port connection for "port 'HEX1'".
# 
#         Region: /file_reg_de1soc_testbench/dut
# ** Error: (vsim-3053) ./file_reg_de1soc_test.v(184): Illegal output or inout port connection for "port 'HEX0'".
# 
#         Region: /file_reg_de1soc_testbench/dut
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab.do PAUSED at line 19
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_reg_de1soc_test
# ** Warning: ./file_reg_de1soc_test.v(47): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# ** Warning: ./file_reg_de1soc_test.v(48): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# -- Compiling module file_reg_de1soc_testbench
# -- Compiling module div_clock
# 
# Top level modules:
# 	file_reg_de1soc_testbench
# 	div_clock
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module HexEncoder
# 
# Top level modules:
# 	HexEncoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_register
# -- Compiling module file_register_low
# 
# Top level modules:
# 	file_register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register_32bit
# 
# Top level modules:
# 	register_32bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5bit
# 
# Top level modules:
# 	decoder_5bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1
# 
# Top level modules:
# 	mux_2to1
# vsim -lib work -voptargs=\"+acc\" -t 1ps file_reg_de1soc_testbench 
# Loading work.file_reg_de1soc_testbench
# Loading work.file_reg_de1soc_test
# Loading work.file_register
# Loading work.file_register_low
# Loading work.decoder_5bit
# Loading work.HexEncoder
# Loading work.mux_2to1
# Loading work.register_32bit
# Loading work.d_flipflop
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/rst'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 3
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/we'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 4
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/re'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 5
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/sw_data'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 6
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/clocks'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 7
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/data_bus'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 8
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/read_data'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 9
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/rw_state'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 10
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/address'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 11
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/write_data'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 12
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/sys_clk'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 13
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/hexIn'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 14
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/i'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 15
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/j'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 16
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/hex_value'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/hold'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/CLOCK_50'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 19
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 218
# Simulation Breakpoint: Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 218
# MACRO ./runlab.do PAUSED at line 32
add wave -position end  sim:/file_reg_de1soc_testbench/clk
add wave -position end  sim:/file_reg_de1soc_testbench/dut/#ASSIGN#30/rw_state
add wave -position end  sim:/file_reg_de1soc_testbench/dut/#ASSIGN#30/address
add wave -position end  sim:/file_reg_de1soc_testbench/dut/#ASSIGN#30/write_data
add wave -position end  sim:/file_reg_de1soc_testbench/dut/#ASSIGN#30/WRITE_ENABLE
add wave -position end  sim:/file_reg_de1soc_testbench/dut/#ASSIGN#30/READ_ENABLE
add wave -position end  sim:/file_reg_de1soc_testbench/dut/#ASSIGN#30/i
add wave -position end  sim:/file_reg_de1soc_testbench/dut/#ASSIGN#30/j
add wave -position end  sim:/file_reg_de1soc_testbench/dut/#ASSIGN#30/hex_value
add wave -position end  sim:/file_reg_de1soc_testbench/dut/#ASSIGN#30/hold
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/wave.do
run -all
restart -f
#  Trace back: cursorlock: Cursor "2" out of range 0 to 1.
#     while executing
# "$cursor_widget cursorlock $cnum"
#     (procedure "Wave::AutoScanCursor" line 16)
#     invoked from within
# "Wave::AutoScanCursor .main_pane.wave.interior.cs.body.pw.wf.grid.cursor,wave.data"
#     (command bound to event) 
#    <2: ::tkerror {cursorlock: Cursor "2" out of range 0 to 1.} 
#    <1: ::bgerror {cursorlock: Cursor "2" out of range 0 to 1.} 
#  Trace back: cursorlock: Cursor "2" out of range 0 to 1.
#     while executing
# "$cursor_widget cursorlock $cnum"
#     (procedure "Wave::AutoScanCursor" line 16)
#     invoked from within
# "Wave::AutoScanCursor .main_pane.wave.interior.cs.body.pw.wf.grid.cursor,wave.data"
#     (command bound to event) 
#    <2: ::tkerror {cursorlock: Cursor "2" out of range 0 to 1.} 
#    <1: ::bgerror {cursorlock: Cursor "2" out of range 0 to 1.} 
run
run
run
run
run
run
run
run
run ALL
# Invalid time value: ALL
run -ALL
# Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 218
restart -f
run -all
# Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 218
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_reg_de1soc_test
# ** Warning: ./file_reg_de1soc_test.v(47): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# ** Warning: ./file_reg_de1soc_test.v(48): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# -- Compiling module file_reg_de1soc_testbench
# -- Compiling module div_clock
# 
# Top level modules:
# 	file_reg_de1soc_testbench
# 	div_clock
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module HexEncoder
# 
# Top level modules:
# 	HexEncoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_register
# -- Compiling module file_register_low
# 
# Top level modules:
# 	file_register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register_32bit
# 
# Top level modules:
# 	register_32bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5bit
# 
# Top level modules:
# 	decoder_5bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1
# 
# Top level modules:
# 	mux_2to1
# vsim -lib work -voptargs=\"+acc\" -t 1ps file_reg_de1soc_testbench 
# Loading work.file_reg_de1soc_testbench
# Loading work.file_reg_de1soc_test
# Loading work.file_register
# Loading work.file_register_low
# Loading work.decoder_5bit
# Loading work.HexEncoder
# Loading work.mux_2to1
# Loading work.register_32bit
# Loading work.d_flipflop
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/rst'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 3
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/we'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 4
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/re'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 5
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/sw_data'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 6
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/clocks'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 7
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/data_bus'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 8
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/read_data'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 9
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/rw_state'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 10
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/address'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 11
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/write_data'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 12
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/sys_clk'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 13
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/hexIn'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 14
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/i'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 15
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/j'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 16
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/hex_value'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/hold'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/CLOCK_50'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 19
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 218
# Simulation Breakpoint: Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 218
# MACRO ./runlab.do PAUSED at line 32
add wave -position end  sim:/file_reg_de1soc_testbench/dut/#ASSIGN#30/rw_state
add wave -position end  sim:/file_reg_de1soc_testbench/dut/#ASSIGN#30/address
add wave -position end  sim:/file_reg_de1soc_testbench/dut/#ASSIGN#30/write_data
add wave -position end  sim:/file_reg_de1soc_testbench/dut/#ASSIGN#30/WRITE_ENABLE
add wave -position end  sim:/file_reg_de1soc_testbench/dut/#ASSIGN#30/READ_ENABLE
add wave -position end  sim:/file_reg_de1soc_testbench/dut/#ASSIGN#30/i
add wave -position end  sim:/file_reg_de1soc_testbench/dut/#ASSIGN#30/j
add wave -position end  sim:/file_reg_de1soc_testbench/dut/#ASSIGN#30/hex_value
add wave -position end  sim:/file_reg_de1soc_testbench/dut/#ASSIGN#30/hold
add wave -position end  sim:/file_reg_de1soc_testbench/dut/#ASSIGN#31/rw_state
add wave -position end  sim:/file_reg_de1soc_testbench/dut/#ASSIGN#31/address
add wave -position end  sim:/file_reg_de1soc_testbench/dut/#ASSIGN#31/write_data
add wave -position end  sim:/file_reg_de1soc_testbench/dut/#ASSIGN#31/WRITE_ENABLE
add wave -position end  sim:/file_reg_de1soc_testbench/dut/#ASSIGN#31/READ_ENABLE
add wave -position end  sim:/file_reg_de1soc_testbench/dut/#ASSIGN#31/i
add wave -position end  sim:/file_reg_de1soc_testbench/dut/#ASSIGN#31/j
add wave -position end  sim:/file_reg_de1soc_testbench/dut/#ASSIGN#31/hex_value
add wave -position end  sim:/file_reg_de1soc_testbench/dut/#ASSIGN#31/hold
add wave -position end  sim:/file_reg_de1soc_testbench/dut/CLOCK_50
add wave -position end  sim:/file_reg_de1soc_testbench/dut/KEY
add wave -position end  sim:/file_reg_de1soc_testbench/dut/SW
add wave -position end  sim:/file_reg_de1soc_testbench/dut/LEDR
add wave -position end  sim:/file_reg_de1soc_testbench/dut/HEX5
add wave -position end  sim:/file_reg_de1soc_testbench/dut/HEX4
add wave -position end  sim:/file_reg_de1soc_testbench/dut/HEX3
add wave -position end  sim:/file_reg_de1soc_testbench/dut/HEX2
add wave -position end  sim:/file_reg_de1soc_testbench/dut/HEX1
add wave -position end  sim:/file_reg_de1soc_testbench/dut/HEX0
add wave -position end  sim:/file_reg_de1soc_testbench/dut/rst
add wave -position end  sim:/file_reg_de1soc_testbench/dut/we
add wave -position end  sim:/file_reg_de1soc_testbench/dut/re
add wave -position end  sim:/file_reg_de1soc_testbench/dut/sw_data
add wave -position end  sim:/file_reg_de1soc_testbench/dut/clocks
add wave -position end  sim:/file_reg_de1soc_testbench/dut/data_bus
add wave -position end  sim:/file_reg_de1soc_testbench/dut/read_data
add wave -position end  sim:/file_reg_de1soc_testbench/dut/rw_state
add wave -position end  sim:/file_reg_de1soc_testbench/dut/address
add wave -position end  sim:/file_reg_de1soc_testbench/dut/write_data
add wave -position end  sim:/file_reg_de1soc_testbench/dut/sys_clk
add wave -position end  sim:/file_reg_de1soc_testbench/dut/hexIn
add wave -position end  sim:/file_reg_de1soc_testbench/dut/i
add wave -position end  sim:/file_reg_de1soc_testbench/dut/j
add wave -position end  sim:/file_reg_de1soc_testbench/dut/hex_value
add wave -position end  sim:/file_reg_de1soc_testbench/dut/hold
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/wave.do
run -all
restart -f
run -all
# Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 218
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_reg_de1soc_test
# ** Warning: ./file_reg_de1soc_test.v(47): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# ** Warning: ./file_reg_de1soc_test.v(48): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# ** Warning: ./file_reg_de1soc_test.v(49): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# -- Compiling module file_reg_de1soc_testbench
# -- Compiling module div_clock
# 
# Top level modules:
# 	file_reg_de1soc_testbench
# 	div_clock
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module HexEncoder
# 
# Top level modules:
# 	HexEncoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_register
# -- Compiling module file_register_low
# 
# Top level modules:
# 	file_register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register_32bit
# 
# Top level modules:
# 	register_32bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5bit
# 
# Top level modules:
# 	decoder_5bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1
# 
# Top level modules:
# 	mux_2to1
# vsim -lib work -voptargs=\"+acc\" -t 1ps file_reg_de1soc_testbench 
# Loading work.file_reg_de1soc_testbench
# Loading work.file_reg_de1soc_test
# Loading work.file_register
# Loading work.file_register_low
# Loading work.decoder_5bit
# Loading work.HexEncoder
# Loading work.mux_2to1
# Loading work.register_32bit
# Loading work.d_flipflop
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/rst'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 3
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/we'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 4
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/re'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 5
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/sw_data'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 6
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/clocks'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 7
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/data_bus'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 8
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/read_data'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 9
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/rw_state'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 10
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/address'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 11
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/write_data'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 12
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/sys_clk'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 13
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/hexIn'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 14
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/i'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 15
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/j'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 16
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/hex_value'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/hold'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_test/CLOCK_50'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 19
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 220
# Simulation Breakpoint: Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 220
# MACRO ./runlab.do PAUSED at line 32
add wave -position end  sim:/file_reg_de1soc_testbench/dut/CLOCK_50
add wave -position end  sim:/file_reg_de1soc_testbench/dut/KEY
add wave -position end  sim:/file_reg_de1soc_testbench/dut/SW
add wave -position end  sim:/file_reg_de1soc_testbench/dut/LEDR
add wave -position end  sim:/file_reg_de1soc_testbench/dut/HEX5
add wave -position end  sim:/file_reg_de1soc_testbench/dut/HEX4
add wave -position end  sim:/file_reg_de1soc_testbench/dut/HEX3
add wave -position end  sim:/file_reg_de1soc_testbench/dut/HEX2
add wave -position end  sim:/file_reg_de1soc_testbench/dut/HEX1
add wave -position end  sim:/file_reg_de1soc_testbench/dut/HEX0
add wave -position end  sim:/file_reg_de1soc_testbench/dut/rst
add wave -position end  sim:/file_reg_de1soc_testbench/dut/we
add wave -position end  sim:/file_reg_de1soc_testbench/dut/re
add wave -position end  sim:/file_reg_de1soc_testbench/dut/sw_data
add wave -position end  sim:/file_reg_de1soc_testbench/dut/clocks
add wave -position end  sim:/file_reg_de1soc_testbench/dut/data_bus
add wave -position end  sim:/file_reg_de1soc_testbench/dut/read_data
add wave -position end  sim:/file_reg_de1soc_testbench/dut/rw_state
add wave -position end  sim:/file_reg_de1soc_testbench/dut/address
add wave -position end  sim:/file_reg_de1soc_testbench/dut/write_data
add wave -position end  sim:/file_reg_de1soc_testbench/dut/sys_clk
add wave -position end  sim:/file_reg_de1soc_testbench/dut/hexIn
add wave -position end  sim:/file_reg_de1soc_testbench/dut/i
add wave -position end  sim:/file_reg_de1soc_testbench/dut/j
add wave -position end  sim:/file_reg_de1soc_testbench/dut/hex_value
add wave -position end  sim:/file_reg_de1soc_testbench/dut/hold
run -all
restart -f
run -all
# Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 220
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_test_wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/EE469/EE469/Lab2/Verilog/DaveMakesModules/file_register/file_reg_test_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_reg_de1soc_test
# ** Warning: ./file_reg_de1soc_test.v(47): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# ** Warning: ./file_reg_de1soc_test.v(48): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# ** Warning: ./file_reg_de1soc_test.v(49): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# -- Compiling module file_reg_de1soc_testbench
# -- Compiling module div_clock
# 
# Top level modules:
# 	file_reg_de1soc_testbench
# 	div_clock
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module HexEncoder
# 
# Top level modules:
# 	HexEncoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_register
# -- Compiling module file_register_low
# 
# Top level modules:
# 	file_register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register_32bit
# 
# Top level modules:
# 	register_32bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5bit
# 
# Top level modules:
# 	decoder_5bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1
# 
# Top level modules:
# 	mux_2to1
# vsim -lib work -voptargs=\"+acc\" -t 1ps file_reg_de1soc_testbench 
# Loading work.file_reg_de1soc_testbench
# Loading work.file_reg_de1soc_test
# Loading work.file_register
# Loading work.file_register_low
# Loading work.decoder_5bit
# Loading work.HexEncoder
# Loading work.mux_2to1
# Loading work.register_32bit
# Loading work.d_flipflop
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 220
# Simulation Breakpoint: Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 220
# MACRO ./runlab.do PAUSED at line 32
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_reg_de1soc_test
# ** Warning: ./file_reg_de1soc_test.v(47): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# ** Warning: ./file_reg_de1soc_test.v(48): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# ** Warning: ./file_reg_de1soc_test.v(49): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# -- Compiling module file_reg_de1soc_testbench
# -- Compiling module div_clock
# 
# Top level modules:
# 	file_reg_de1soc_testbench
# 	div_clock
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module HexEncoder
# 
# Top level modules:
# 	HexEncoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_register
# -- Compiling module file_register_low
# 
# Top level modules:
# 	file_register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register_32bit
# 
# Top level modules:
# 	register_32bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5bit
# 
# Top level modules:
# 	decoder_5bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1
# 
# Top level modules:
# 	mux_2to1
# vsim -lib work -voptargs=\"+acc\" -t 1ps file_reg_de1soc_testbench 
# Loading work.file_reg_de1soc_testbench
# Loading work.file_reg_de1soc_test
# Loading work.file_register
# Loading work.file_register_low
# Loading work.decoder_5bit
# Loading work.HexEncoder
# Loading work.mux_2to1
# Loading work.register_32bit
# Loading work.d_flipflop
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 223
# Simulation Breakpoint: Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 223
# MACRO ./runlab.do PAUSED at line 32
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_reg_de1soc_test
# ** Warning: ./file_reg_de1soc_test.v(47): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# ** Warning: ./file_reg_de1soc_test.v(48): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# ** Warning: ./file_reg_de1soc_test.v(49): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# -- Compiling module file_reg_de1soc_testbench
# -- Compiling module div_clock
# 
# Top level modules:
# 	file_reg_de1soc_testbench
# 	div_clock
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module HexEncoder
# 
# Top level modules:
# 	HexEncoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_register
# -- Compiling module file_register_low
# 
# Top level modules:
# 	file_register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register_32bit
# 
# Top level modules:
# 	register_32bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5bit
# 
# Top level modules:
# 	decoder_5bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1
# 
# Top level modules:
# 	mux_2to1
# vsim -lib work -voptargs=\"+acc\" -t 1ps file_reg_de1soc_testbench 
# Loading work.file_reg_de1soc_testbench
# Loading work.file_reg_de1soc_test
# Loading work.file_register
# Loading work.file_register_low
# Loading work.decoder_5bit
# Loading work.HexEncoder
# Loading work.mux_2to1
# Loading work.register_32bit
# Loading work.d_flipflop
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 239
# Simulation Breakpoint: Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 239
# MACRO ./runlab.do PAUSED at line 32
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_reg_de1soc_test
# ** Warning: ./file_reg_de1soc_test.v(47): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# ** Warning: ./file_reg_de1soc_test.v(48): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# ** Warning: ./file_reg_de1soc_test.v(49): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# -- Compiling module file_reg_de1soc_testbench
# -- Compiling module div_clock
# 
# Top level modules:
# 	file_reg_de1soc_testbench
# 	div_clock
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module HexEncoder
# 
# Top level modules:
# 	HexEncoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_register
# -- Compiling module file_register_low
# 
# Top level modules:
# 	file_register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register_32bit
# 
# Top level modules:
# 	register_32bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5bit
# 
# Top level modules:
# 	decoder_5bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1
# 
# Top level modules:
# 	mux_2to1
# vsim -lib work -voptargs=\"+acc\" -t 1ps file_reg_de1soc_testbench 
# Loading work.file_reg_de1soc_testbench
# Loading work.file_reg_de1soc_test
# Loading work.file_register
# Loading work.file_register_low
# Loading work.decoder_5bit
# Loading work.HexEncoder
# Loading work.mux_2to1
# Loading work.register_32bit
# Loading work.d_flipflop
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_testbench/dut/sw_data'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 16
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 239
# Simulation Breakpoint: Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 239
# MACRO ./runlab.do PAUSED at line 32
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_reg_de1soc_test
# ** Warning: ./file_reg_de1soc_test.v(47): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# ** Warning: ./file_reg_de1soc_test.v(48): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# ** Warning: ./file_reg_de1soc_test.v(49): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# -- Compiling module file_reg_de1soc_testbench
# -- Compiling module div_clock
# 
# Top level modules:
# 	file_reg_de1soc_testbench
# 	div_clock
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module HexEncoder
# 
# Top level modules:
# 	HexEncoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_register
# -- Compiling module file_register_low
# 
# Top level modules:
# 	file_register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register_32bit
# 
# Top level modules:
# 	register_32bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5bit
# 
# Top level modules:
# 	decoder_5bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1
# 
# Top level modules:
# 	mux_2to1
# vsim -lib work -voptargs=\"+acc\" -t 1ps file_reg_de1soc_testbench 
# Loading work.file_reg_de1soc_testbench
# Loading work.file_reg_de1soc_test
# Loading work.file_register
# Loading work.file_register_low
# Loading work.decoder_5bit
# Loading work.HexEncoder
# Loading work.mux_2to1
# Loading work.register_32bit
# Loading work.d_flipflop
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_testbench/dut/sw_data'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 16
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 239
# Simulation Breakpoint: Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 239
# MACRO ./runlab.do PAUSED at line 32
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_reg_de1soc_test
# ** Warning: ./file_reg_de1soc_test.v(47): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# ** Warning: ./file_reg_de1soc_test.v(48): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# ** Warning: ./file_reg_de1soc_test.v(49): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# -- Compiling module file_reg_de1soc_testbench
# -- Compiling module div_clock
# 
# Top level modules:
# 	file_reg_de1soc_testbench
# 	div_clock
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module HexEncoder
# 
# Top level modules:
# 	HexEncoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_register
# -- Compiling module file_register_low
# 
# Top level modules:
# 	file_register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register_32bit
# 
# Top level modules:
# 	register_32bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5bit
# 
# Top level modules:
# 	decoder_5bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1
# 
# Top level modules:
# 	mux_2to1
# vsim -lib work -voptargs=\"+acc\" -t 1ps file_reg_de1soc_testbench 
# Loading work.file_reg_de1soc_testbench
# Loading work.file_reg_de1soc_test
# Loading work.file_register
# Loading work.file_register_low
# Loading work.decoder_5bit
# Loading work.HexEncoder
# Loading work.mux_2to1
# Loading work.register_32bit
# Loading work.d_flipflop
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_testbench/dut/sw_data'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 16
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 239
# Simulation Breakpoint: Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 239
# MACRO ./runlab.do PAUSED at line 32
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_reg_de1soc_test
# ** Warning: ./file_reg_de1soc_test.v(47): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# ** Warning: ./file_reg_de1soc_test.v(48): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# ** Warning: ./file_reg_de1soc_test.v(49): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# -- Compiling module file_reg_de1soc_testbench
# -- Compiling module div_clock
# 
# Top level modules:
# 	file_reg_de1soc_testbench
# 	div_clock
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module HexEncoder
# 
# Top level modules:
# 	HexEncoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_register
# -- Compiling module file_register_low
# 
# Top level modules:
# 	file_register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register_32bit
# 
# Top level modules:
# 	register_32bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5bit
# 
# Top level modules:
# 	decoder_5bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1
# 
# Top level modules:
# 	mux_2to1
# vsim -lib work -voptargs=\"+acc\" -t 1ps file_reg_de1soc_testbench 
# Loading work.file_reg_de1soc_testbench
# Loading work.file_reg_de1soc_test
# Loading work.file_register
# Loading work.file_register_low
# Loading work.decoder_5bit
# Loading work.HexEncoder
# Loading work.mux_2to1
# Loading work.register_32bit
# Loading work.d_flipflop
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_testbench/dut/sw_data'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 16
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 238
# Simulation Breakpoint: Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 238
# MACRO ./runlab.do PAUSED at line 32
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_reg_de1soc_test
# -- Compiling module file_reg_de1soc_testbench
# -- Compiling module div_clock
# 
# Top level modules:
# 	file_reg_de1soc_testbench
# 	div_clock
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module HexEncoder
# 
# Top level modules:
# 	HexEncoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_register
# -- Compiling module file_register_low
# 
# Top level modules:
# 	file_register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register_32bit
# 
# Top level modules:
# 	register_32bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5bit
# 
# Top level modules:
# 	decoder_5bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1
# 
# Top level modules:
# 	mux_2to1
# vsim -lib work -voptargs=\"+acc\" -t 1ps file_reg_de1soc_testbench 
# Loading work.file_reg_de1soc_testbench
# Loading work.file_reg_de1soc_test
# Loading work.file_register
# Loading work.file_register_low
# Loading work.decoder_5bit
# Loading work.HexEncoder
# Loading work.mux_2to1
# Loading work.register_32bit
# Loading work.d_flipflop
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_testbench/dut/sw_data'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 16
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 236
# Simulation Breakpoint: Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 236
# MACRO ./runlab.do PAUSED at line 32
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_reg_de1soc_test
# -- Compiling module file_reg_de1soc_testbench
# -- Compiling module div_clock
# 
# Top level modules:
# 	file_reg_de1soc_testbench
# 	div_clock
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module HexEncoder
# 
# Top level modules:
# 	HexEncoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_register
# -- Compiling module file_register_low
# 
# Top level modules:
# 	file_register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register_32bit
# 
# Top level modules:
# 	register_32bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5bit
# 
# Top level modules:
# 	decoder_5bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1
# 
# Top level modules:
# 	mux_2to1
# vsim -lib work -voptargs=\"+acc\" -t 1ps file_reg_de1soc_testbench 
# Loading work.file_reg_de1soc_testbench
# Loading work.file_reg_de1soc_test
# Loading work.file_register
# Loading work.file_register_low
# Loading work.decoder_5bit
# Loading work.HexEncoder
# Loading work.mux_2to1
# Loading work.register_32bit
# Loading work.d_flipflop
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_testbench/dut/sw_data'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 16
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 242
# Simulation Breakpoint: Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 242
# MACRO ./runlab.do PAUSED at line 32
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_reg_de1soc_test
# -- Compiling module file_reg_de1soc_testbench
# -- Compiling module div_clock
# 
# Top level modules:
# 	file_reg_de1soc_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module HexEncoder
# 
# Top level modules:
# 	HexEncoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_register
# -- Compiling module file_register_low
# 
# Top level modules:
# 	file_register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register_32bit
# 
# Top level modules:
# 	register_32bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5bit
# 
# Top level modules:
# 	decoder_5bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1
# 
# Top level modules:
# 	mux_2to1
# vsim -lib work -voptargs=\"+acc\" -t 1ps file_reg_de1soc_testbench 
# Loading work.file_reg_de1soc_testbench
# Loading work.file_reg_de1soc_test
# Loading work.div_clock
# Loading work.file_register
# Loading work.file_register_low
# Loading work.decoder_5bit
# Loading work.HexEncoder
# Loading work.mux_2to1
# Loading work.register_32bit
# Loading work.d_flipflop
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_testbench/dut/sw_data'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 16
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 242
# Simulation Breakpoint: Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 242
# MACRO ./runlab.do PAUSED at line 32
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_reg_de1soc_test
# -- Compiling module file_reg_de1soc_testbench
# -- Compiling module div_clock
# 
# Top level modules:
# 	file_reg_de1soc_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module HexEncoder
# 
# Top level modules:
# 	HexEncoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_register
# -- Compiling module file_register_low
# 
# Top level modules:
# 	file_register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register_32bit
# 
# Top level modules:
# 	register_32bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5bit
# 
# Top level modules:
# 	decoder_5bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1
# 
# Top level modules:
# 	mux_2to1
# vsim -lib work -voptargs=\"+acc\" -t 1ps file_reg_de1soc_testbench 
# Loading work.file_reg_de1soc_testbench
# Loading work.file_reg_de1soc_test
# Loading work.div_clock
# Loading work.file_register
# Loading work.file_register_low
# Loading work.decoder_5bit
# Loading work.HexEncoder
# Loading work.mux_2to1
# Loading work.register_32bit
# Loading work.d_flipflop
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_testbench/dut/sw_data'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 16
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 247
# Simulation Breakpoint: Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 247
# MACRO ./runlab.do PAUSED at line 32
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_reg_de1soc_test
# -- Compiling module file_reg_de1soc_testbench
# -- Compiling module div_clock
# 
# Top level modules:
# 	file_reg_de1soc_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module HexEncoder
# 
# Top level modules:
# 	HexEncoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_register
# -- Compiling module file_register_low
# 
# Top level modules:
# 	file_register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register_32bit
# 
# Top level modules:
# 	register_32bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5bit
# 
# Top level modules:
# 	decoder_5bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1
# 
# Top level modules:
# 	mux_2to1
# vsim -lib work -voptargs=\"+acc\" -t 1ps file_reg_de1soc_testbench 
# Loading work.file_reg_de1soc_testbench
# Loading work.file_reg_de1soc_test
# Loading work.div_clock
# Loading work.file_register
# Loading work.file_register_low
# Loading work.decoder_5bit
# Loading work.HexEncoder
# Loading work.mux_2to1
# Loading work.register_32bit
# Loading work.d_flipflop
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_testbench/dut/sw_data'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 16
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 248
# Simulation Breakpoint: Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 248
# MACRO ./runlab.do PAUSED at line 32
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_reg_de1soc_test
# -- Compiling module file_reg_de1soc_testbench
# -- Compiling module div_clock
# 
# Top level modules:
# 	file_reg_de1soc_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module HexEncoder
# 
# Top level modules:
# 	HexEncoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_register
# -- Compiling module file_register_low
# 
# Top level modules:
# 	file_register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register_32bit
# 
# Top level modules:
# 	register_32bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5bit
# 
# Top level modules:
# 	decoder_5bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1
# 
# Top level modules:
# 	mux_2to1
# vsim -lib work -voptargs=\"+acc\" -t 1ps file_reg_de1soc_testbench 
# Loading work.file_reg_de1soc_testbench
# Loading work.file_reg_de1soc_test
# Loading work.div_clock
# Loading work.file_register
# Loading work.file_register_low
# Loading work.decoder_5bit
# Loading work.HexEncoder
# Loading work.mux_2to1
# Loading work.register_32bit
# Loading work.d_flipflop
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_testbench/dut/sw_data'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 16
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 244
# Simulation Breakpoint: Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 244
# MACRO ./runlab.do PAUSED at line 32
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_reg_de1soc_test
# -- Compiling module file_reg_de1soc_testbench
# -- Compiling module div_clock
# 
# Top level modules:
# 	file_reg_de1soc_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module HexEncoder
# 
# Top level modules:
# 	HexEncoder
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module file_register
# -- Compiling module file_register_low
# 
# Top level modules:
# 	file_register
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module register_32bit
# 
# Top level modules:
# 	register_32bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_5bit
# 
# Top level modules:
# 	decoder_5bit
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1
# 
# Top level modules:
# 	mux_2to1
# vsim -lib work -voptargs=\"+acc\" -t 1ps file_reg_de1soc_testbench 
# Loading work.file_reg_de1soc_testbench
# Loading work.file_reg_de1soc_test
# Loading work.div_clock
# Loading work.file_register
# Loading work.file_register_low
# Loading work.decoder_5bit
# Loading work.HexEncoder
# Loading work.mux_2to1
# Loading work.register_32bit
# Loading work.d_flipflop
# ** Error: (vish-4014) No objects found matching '/file_reg_de1soc_testbench/dut/sw_data'.
# Executing ONERROR command at macro ./file_reg_test_wave.do line 16
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 244
# Simulation Breakpoint: Break in Module file_reg_de1soc_testbench at ./file_reg_de1soc_test.v line 244
# MACRO ./runlab.do PAUSED at line 32
