Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/Lab 1/Task2/alu_testbench_isim_beh.exe -prj E:/Lab 1/Task2/alu_testbench_beh.prj work.alu_testbench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "E:/Lab 1/Task2/mux21.vhd" into library work
Parsing VHDL file "E:/Lab 1/Task2/../Task1/mux.vhd" into library work
Parsing VHDL file "E:/Lab 1/Task2/one_bit_alu.vhd" into library work
Parsing VHDL file "E:/Lab 1/Task2/alu_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package vcomponents
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture or2_v of entity OR2 [or2_default]
Compiling architecture behavioral of entity mux21 [mux21_default]
Compiling architecture xor3_v of entity XOR3 [xor3_default]
Compiling architecture or3_v of entity OR3 [or3_default]
Compiling architecture and3_v of entity AND3 [and3_default]
Compiling architecture or4_v of entity OR4 [or4_default]
Compiling architecture behavioral of entity mux [mux_default]
Compiling architecture behavioral of entity one_bit_alu [one_bit_alu_default]
Compiling architecture behavior of entity alu_testbench
Time Resolution for simulation is 1ps.
Compiled 24 VHDL Units
Built simulation executable E:/Lab 1/Task2/alu_testbench_isim_beh.exe
Fuse Memory Usage: 45232 KB
Fuse CPU Usage: 562 ms
