Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Jan 28 11:35:24 2023
| Host         : DESKTOP-SQGSJV7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ebaz4205_wrapper_timing_summary_routed.rpt -pb ebaz4205_wrapper_timing_summary_routed.pb -rpx ebaz4205_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ebaz4205_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                1           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       164         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  2           
TIMING-18  Warning           Missing input or output delay                                     2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (164)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (383)
5. checking no_input_delay (7)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (164)
--------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: ENET0_GMII_RX_CLK_0 (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ENET0_GMII_TX_CLK_0 (HIGH)

 There are 152 register/latch pins with no clock driven by root clock pin: ebaz4205_i/DivideBy2N_50M/inst/clk_track_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (383)
--------------------------------------------------
 There are 383 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.621        0.000                      0                 6193        0.032        0.000                      0                 6193        2.500        0.000                       0                  2677  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                               ------------       ----------      --------------
clk_fpga_0                          {0.000 5.000}      10.000          100.000         
clk_fpga_3                          {0.000 20.000}     40.000          25.000          
ebaz4205_i/clk_8M_66M/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out66M_ebaz4205_clk_wiz_0_0   {0.000 7.500}      15.000          66.667          
  clkfbout_ebaz4205_clk_wiz_0_0     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                2.621        0.000                      0                 6192        0.032        0.000                      0                 6192        2.500        0.000                       0                  2670  
clk_fpga_3                                                                                                                                                                           37.845        0.000                       0                     1  
ebaz4205_i/clk_8M_66M/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out66M_ebaz4205_clk_wiz_0_0                                                                                                                                                    12.845        0.000                       0                     2  
  clkfbout_ebaz4205_clk_wiz_0_0                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               7.529        0.000                      0                    1        0.738        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.842ns  (logic 1.417ns (20.712%)  route 5.425ns (79.288%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.682     2.990    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y48          FDRE                                         r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.419     3.409 r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=11, routed)          1.394     4.803    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr[8]
    SLICE_X9Y38          LUT5 (Prop_lut5_I0_O)        0.299     5.102 r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5/O
                         net (fo=3, routed)           0.612     5.713    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I0_O)        0.124     5.837 f  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_4/O
                         net (fo=15, routed)          0.796     6.634    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.758 f  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.780     7.538    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3_n_0
    SLICE_X9Y34          LUT2 (Prop_lut2_I1_O)        0.119     7.657 r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_2/O
                         net (fo=3, routed)           0.474     8.131    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[5][0]
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.332     8.463 r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[17][31]_i_1/O
                         net (fo=32, routed)          1.369     9.832    ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][31]_0[0]
    SLICE_X22Y34         FDRE                                         r  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.489    12.681    ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X22Y34         FDRE                                         r  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][19]/C
                         clock pessimism              0.130    12.811    
                         clock uncertainty           -0.154    12.657    
    SLICE_X22Y34         FDRE (Setup_fdre_C_CE)      -0.205    12.452    ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][19]
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.842ns  (logic 1.417ns (20.712%)  route 5.425ns (79.288%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.682     2.990    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y48          FDRE                                         r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.419     3.409 r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=11, routed)          1.394     4.803    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr[8]
    SLICE_X9Y38          LUT5 (Prop_lut5_I0_O)        0.299     5.102 r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5/O
                         net (fo=3, routed)           0.612     5.713    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I0_O)        0.124     5.837 f  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_4/O
                         net (fo=15, routed)          0.796     6.634    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.758 f  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.780     7.538    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3_n_0
    SLICE_X9Y34          LUT2 (Prop_lut2_I1_O)        0.119     7.657 r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_2/O
                         net (fo=3, routed)           0.474     8.131    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[5][0]
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.332     8.463 r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[17][31]_i_1/O
                         net (fo=32, routed)          1.369     9.832    ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][31]_0[0]
    SLICE_X22Y34         FDRE                                         r  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.489    12.681    ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X22Y34         FDRE                                         r  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][21]/C
                         clock pessimism              0.130    12.811    
                         clock uncertainty           -0.154    12.657    
    SLICE_X22Y34         FDRE (Setup_fdre_C_CE)      -0.205    12.452    ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][21]
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.668ns  (required time - arrival time)
  Source:                 ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 1.410ns (20.744%)  route 5.387ns (79.256%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.682     2.990    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y48          FDRE                                         r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.419     3.409 r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=11, routed)          1.394     4.803    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr[8]
    SLICE_X9Y38          LUT5 (Prop_lut5_I0_O)        0.299     5.102 r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5/O
                         net (fo=3, routed)           0.612     5.713    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I0_O)        0.124     5.837 f  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_4/O
                         net (fo=15, routed)          0.796     6.634    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.758 f  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.776     7.534    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.118     7.652 f  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[1][31]_i_2/O
                         net (fo=11, routed)          0.573     8.225    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[1][31]_i_2_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I5_O)        0.326     8.551 r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[12][31]_i_1/O
                         net (fo=32, routed)          1.237     9.787    ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][31]_0[0]
    SLICE_X23Y38         FDRE                                         r  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.492    12.684    ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X23Y38         FDRE                                         r  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][24]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X23Y38         FDRE (Setup_fdre_C_CE)      -0.205    12.455    ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][24]
  -------------------------------------------------------------------
                         required time                         12.455    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                  2.668    

Slack (MET) :             2.668ns  (required time - arrival time)
  Source:                 ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 1.410ns (20.744%)  route 5.387ns (79.256%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.682     2.990    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y48          FDRE                                         r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.419     3.409 r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=11, routed)          1.394     4.803    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr[8]
    SLICE_X9Y38          LUT5 (Prop_lut5_I0_O)        0.299     5.102 r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5/O
                         net (fo=3, routed)           0.612     5.713    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I0_O)        0.124     5.837 f  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_4/O
                         net (fo=15, routed)          0.796     6.634    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.758 f  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.776     7.534    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.118     7.652 f  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[1][31]_i_2/O
                         net (fo=11, routed)          0.573     8.225    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[1][31]_i_2_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I5_O)        0.326     8.551 r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[12][31]_i_1/O
                         net (fo=32, routed)          1.237     9.787    ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][31]_0[0]
    SLICE_X23Y38         FDRE                                         r  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.492    12.684    ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X23Y38         FDRE                                         r  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][29]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X23Y38         FDRE (Setup_fdre_C_CE)      -0.205    12.455    ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][29]
  -------------------------------------------------------------------
                         required time                         12.455    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                  2.668    

Slack (MET) :             2.668ns  (required time - arrival time)
  Source:                 ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 1.410ns (20.744%)  route 5.387ns (79.256%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.682     2.990    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y48          FDRE                                         r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.419     3.409 r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=11, routed)          1.394     4.803    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr[8]
    SLICE_X9Y38          LUT5 (Prop_lut5_I0_O)        0.299     5.102 r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5/O
                         net (fo=3, routed)           0.612     5.713    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I0_O)        0.124     5.837 f  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_4/O
                         net (fo=15, routed)          0.796     6.634    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.758 f  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.776     7.534    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.118     7.652 f  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[1][31]_i_2/O
                         net (fo=11, routed)          0.573     8.225    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[1][31]_i_2_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I5_O)        0.326     8.551 r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[12][31]_i_1/O
                         net (fo=32, routed)          1.237     9.787    ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][31]_0[0]
    SLICE_X23Y38         FDRE                                         r  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.492    12.684    ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X23Y38         FDRE                                         r  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][31]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X23Y38         FDRE (Setup_fdre_C_CE)      -0.205    12.455    ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[12][31]
  -------------------------------------------------------------------
                         required time                         12.455    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                  2.668    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 1.436ns (21.467%)  route 5.253ns (78.533%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.682     2.990    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y48          FDRE                                         r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.419     3.409 r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=11, routed)          1.394     4.803    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr[8]
    SLICE_X9Y38          LUT5 (Prop_lut5_I0_O)        0.299     5.102 r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5/O
                         net (fo=3, routed)           0.612     5.713    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I0_O)        0.124     5.837 f  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_4/O
                         net (fo=15, routed)          0.796     6.634    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.758 f  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.725     7.483    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X9Y36          LUT4 (Prop_lut4_I0_O)        0.150     7.633 f  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_2/O
                         net (fo=3, routed)           0.566     8.199    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_2_n_0
    SLICE_X9Y35          LUT5 (Prop_lut5_I2_O)        0.320     8.519 r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[23][31]_i_1/O
                         net (fo=32, routed)          1.161     9.679    ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][31]_0[0]
    SLICE_X21Y31         FDRE                                         r  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.489    12.681    ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X21Y31         FDRE                                         r  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][4]/C
                         clock pessimism              0.230    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X21Y31         FDRE (Setup_fdre_C_CE)      -0.407    12.351    ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][4]
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 1.436ns (21.467%)  route 5.253ns (78.533%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.682     2.990    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y48          FDRE                                         r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.419     3.409 r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=11, routed)          1.394     4.803    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr[8]
    SLICE_X9Y38          LUT5 (Prop_lut5_I0_O)        0.299     5.102 r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5/O
                         net (fo=3, routed)           0.612     5.713    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I0_O)        0.124     5.837 f  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_4/O
                         net (fo=15, routed)          0.796     6.634    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.758 f  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.725     7.483    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X9Y36          LUT4 (Prop_lut4_I0_O)        0.150     7.633 f  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_2/O
                         net (fo=3, routed)           0.566     8.199    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_2_n_0
    SLICE_X9Y35          LUT5 (Prop_lut5_I2_O)        0.320     8.519 r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[23][31]_i_1/O
                         net (fo=32, routed)          1.161     9.679    ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][31]_0[0]
    SLICE_X21Y31         FDRE                                         r  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.489    12.681    ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X21Y31         FDRE                                         r  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][6]/C
                         clock pessimism              0.230    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X21Y31         FDRE (Setup_fdre_C_CE)      -0.407    12.351    ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][6]
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 1.436ns (21.467%)  route 5.253ns (78.533%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.682     2.990    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y48          FDRE                                         r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.419     3.409 r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=11, routed)          1.394     4.803    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr[8]
    SLICE_X9Y38          LUT5 (Prop_lut5_I0_O)        0.299     5.102 r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5/O
                         net (fo=3, routed)           0.612     5.713    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I0_O)        0.124     5.837 f  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_4/O
                         net (fo=15, routed)          0.796     6.634    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.758 f  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.725     7.483    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X9Y36          LUT4 (Prop_lut4_I0_O)        0.150     7.633 f  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_2/O
                         net (fo=3, routed)           0.566     8.199    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_2_n_0
    SLICE_X9Y35          LUT5 (Prop_lut5_I2_O)        0.320     8.519 r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[23][31]_i_1/O
                         net (fo=32, routed)          1.161     9.679    ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][31]_0[0]
    SLICE_X21Y31         FDRE                                         r  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.489    12.681    ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X21Y31         FDRE                                         r  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][7]/C
                         clock pessimism              0.230    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X21Y31         FDRE (Setup_fdre_C_CE)      -0.407    12.351    ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][7]
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[10][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.866ns  (logic 1.410ns (20.536%)  route 5.456ns (79.464%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.682     2.990    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y48          FDRE                                         r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.419     3.409 r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=11, routed)          1.394     4.803    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr[8]
    SLICE_X9Y38          LUT5 (Prop_lut5_I0_O)        0.299     5.102 r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5/O
                         net (fo=3, routed)           0.612     5.713    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I0_O)        0.124     5.837 f  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_4/O
                         net (fo=15, routed)          0.796     6.634    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.758 f  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.776     7.534    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.118     7.652 f  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[1][31]_i_2/O
                         net (fo=11, routed)          0.576     8.228    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[1][31]_i_2_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I0_O)        0.326     8.554 r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[10][31]_i_1/O
                         net (fo=32, routed)          1.302     9.856    ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[10][31]_0[0]
    SLICE_X21Y29         FDRE                                         r  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[10][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.488    12.680    ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X21Y29         FDRE                                         r  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[10][1]/C
                         clock pessimism              0.230    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X21Y29         FDRE (Setup_fdre_C_CE)      -0.205    12.552    ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[10][1]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[10][4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.866ns  (logic 1.410ns (20.536%)  route 5.456ns (79.464%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.682     2.990    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y48          FDRE                                         r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.419     3.409 r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=11, routed)          1.394     4.803    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr[8]
    SLICE_X9Y38          LUT5 (Prop_lut5_I0_O)        0.299     5.102 r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5/O
                         net (fo=3, routed)           0.612     5.713    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I0_O)        0.124     5.837 f  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_4/O
                         net (fo=15, routed)          0.796     6.634    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.758 f  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.776     7.534    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.118     7.652 f  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[1][31]_i_2/O
                         net (fo=11, routed)          0.576     8.228    ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[1][31]_i_2_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I0_O)        0.326     8.554 r  ebaz4205_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[10][31]_i_1/O
                         net (fo=32, routed)          1.302     9.856    ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[10][31]_0[0]
    SLICE_X21Y29         FDSE                                         r  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[10][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.488    12.680    ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X21Y29         FDSE                                         r  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[10][4]/C
                         clock pessimism              0.230    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X21Y29         FDSE (Setup_fdse_C_CE)      -0.205    12.552    ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[10][4]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  2.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.024%)  route 0.220ns (60.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.586     0.927    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.220     1.288    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[25]
    SLICE_X4Y53          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.852     1.222    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y53          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X4Y53          FDRE (Hold_fdre_C_D)         0.063     1.256    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.566     0.907    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y44         FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.100     1.148    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X12Y43         SRLC32E                                      r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.834     1.204    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y43         SRLC32E                                      r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.281     0.923    
    SLICE_X12Y43         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.236%)  route 0.218ns (60.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.584     0.925    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.218     1.284    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.893     1.263    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     1.234    ebaz4205_i/PS/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.442%)  route 0.232ns (52.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.584     0.925    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[27]/Q
                         net (fo=1, routed)           0.232     1.320    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[27]
    SLICE_X0Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.365 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[27]_i_1__0/O
                         net (fo=1, routed)           0.000     1.365    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[27]_i_1__0_n_0
    SLICE_X0Y50          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.851     1.221    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[27]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.120     1.312    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.057%)  route 0.192ns (59.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.582     0.923    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.192     1.242    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.893     1.263    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.054     1.180    ebaz4205_i/PS/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.891%)  route 0.210ns (56.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.584     0.925    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y51          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.210     1.298    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.893     1.263    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.234    ebaz4205_i/PS/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.029%)  route 0.192ns (59.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.584     0.925    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.192     1.244    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.893     1.263    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                     -0.054     1.180    ebaz4205_i/PS/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.983%)  route 0.240ns (63.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.582     0.923    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.240     1.304    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.893     1.263    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.234    ebaz4205_i/PS/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.148ns (38.012%)  route 0.241ns (61.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.565     0.906    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y50          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.148     1.054 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/Q
                         net (fo=1, routed)           0.241     1.295    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[22]
    SLICE_X5Y48          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.854     1.224    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y48          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.019     1.214    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (42.009%)  route 0.257ns (57.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.586     0.927    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X3Y47          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[17]/Q
                         net (fo=1, routed)           0.257     1.324    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[17]
    SLICE_X3Y51          LUT4 (Prop_lut4_I0_O)        0.045     1.369 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[18]_i_2/O
                         net (fo=1, routed)           0.000     1.369    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[18]_i_2_n_0
    SLICE_X3Y51          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.853     1.223    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y51          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[18]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.091     1.285    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y0  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     BUFG/I           n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C           n/a            1.000         10.000      9.000      SLICE_X23Y46     ebaz4205_i/DivideBy2N_50M/inst/clk_track_reg/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X27Y47     ebaz4205_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X25Y46     ebaz4205_i/PS/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X25Y46     ebaz4205_i/PS/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X25Y46     ebaz4205_i/PS/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X23Y48     ebaz4205_i/PS/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X23Y48     ebaz4205_i/PS/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X23Y48     ebaz4205_i/PS/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.499         5.000       2.500      MMCME2_ADV_X0Y0  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.499         5.000       2.500      MMCME2_ADV_X0Y0  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.980         5.000       4.020      SLICE_X24Y47     ebaz4205_i/PS/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.980         5.000       4.020      SLICE_X24Y47     ebaz4205_i/PS/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X10Y40     ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X10Y40     ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X4Y40      ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X4Y40      ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X4Y41      ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X4Y41      ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.499         5.000       2.501      MMCME2_ADV_X0Y0  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK  n/a            2.499         5.000       2.501      MMCME2_ADV_X0Y0  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.980         5.000       4.020      SLICE_X24Y47     ebaz4205_i/PS/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.980         5.000       4.020      SLICE_X24Y47     ebaz4205_i/PS/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X10Y40     ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X10Y40     ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X4Y40      ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X4Y40      ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X4Y41      ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.980         5.000       4.020      SLICE_X4Y41      ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[3] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  ebaz4205_i/clk_8M_66M/inst/clk_in1
  To Clock:  ebaz4205_i/clk_8M_66M/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ebaz4205_i/clk_8M_66M/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ebaz4205_i/clk_8M_66M/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out66M_ebaz4205_clk_wiz_0_0
  To Clock:  clk_out66M_ebaz4205_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out66M_ebaz4205_clk_wiz_0_0
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         15.000      12.845     BUFGCTRL_X0Y2    ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.000      13.751     MMCME2_ADV_X0Y0  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.000      198.360    MMCME2_ADV_X0Y0  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ebaz4205_clk_wiz_0_0
  To Clock:  clkfbout_ebaz4205_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ebaz4205_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  ebaz4205_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.738ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.529ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DivideBy2N_50M/inst/clk_track_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.575ns (35.069%)  route 1.065ns (64.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.674     2.982    ebaz4205_i/PS/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y47         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  ebaz4205_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          0.674     4.112    ebaz4205_i/DivideBy2N_50M/inst/resetn
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.119     4.231 f  ebaz4205_i/DivideBy2N_50M/inst/clk_track_i_2/O
                         net (fo=1, routed)           0.391     4.622    ebaz4205_i/DivideBy2N_50M/inst/clk_track_i_2_n_0
    SLICE_X23Y46         FDCE                                         f  ebaz4205_i/DivideBy2N_50M/inst/clk_track_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        1.495    12.687    ebaz4205_i/DivideBy2N_50M/inst/clk
    SLICE_X23Y46         FDCE                                         r  ebaz4205_i/DivideBy2N_50M/inst/clk_track_reg/C
                         clock pessimism              0.230    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X23Y46         FDCE (Recov_fdce_C_CLR)     -0.613    12.151    ebaz4205_i/DivideBy2N_50M/inst/clk_track_reg
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                          -4.622    
  -------------------------------------------------------------------
                         slack                                  7.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/DivideBy2N_50M/inst/clk_track_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.190ns (31.166%)  route 0.420ns (68.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.564     0.905    ebaz4205_i/PS/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X27Y47         FDRE                                         r  ebaz4205_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  ebaz4205_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          0.297     1.342    ebaz4205_i/DivideBy2N_50M/inst/resetn
    SLICE_X23Y46         LUT1 (Prop_lut1_I0_O)        0.049     1.391 f  ebaz4205_i/DivideBy2N_50M/inst/clk_track_i_2/O
                         net (fo=1, routed)           0.123     1.514    ebaz4205_i/DivideBy2N_50M/inst/clk_track_i_2_n_0
    SLICE_X23Y46         FDCE                                         f  ebaz4205_i/DivideBy2N_50M/inst/clk_track_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2671, routed)        0.828     1.198    ebaz4205_i/DivideBy2N_50M/inst/clk
    SLICE_X23Y46         FDCE                                         r  ebaz4205_i/DivideBy2N_50M/inst/clk_track_reg/C
                         clock pessimism             -0.262     0.936    
    SLICE_X23Y46         FDCE (Remov_fdce_C_CLR)     -0.159     0.777    ebaz4205_i/DivideBy2N_50M/inst/clk_track_reg
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.738    





