{
    "nl": "/workspaces/tt25a_openram_testchip/runs/wokwi/51-openroad-fillinsertion/tt_um_openram_top.nl.v",
    "pnl": "/workspaces/tt25a_openram_testchip/runs/wokwi/51-openroad-fillinsertion/tt_um_openram_top.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/workspaces/tt25a_openram_testchip/runs/wokwi/52-odb-cellfrequencytables/tt_um_openram_top.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/workspaces/tt25a_openram_testchip/runs/wokwi/52-odb-cellfrequencytables/tt_um_openram_top.odb",
    "sdc": "/workspaces/tt25a_openram_testchip/runs/wokwi/51-openroad-fillinsertion/tt_um_openram_top.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/nom_tt_025C_1v80/tt_um_openram_top__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/nom_ss_100C_1v60/tt_um_openram_top__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/nom_ff_n40C_1v95/tt_um_openram_top__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/min_tt_025C_1v80/tt_um_openram_top__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/min_ss_100C_1v60/tt_um_openram_top__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/min_ff_n40C_1v95/tt_um_openram_top__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/max_tt_025C_1v80/tt_um_openram_top__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/max_ss_100C_1v60/tt_um_openram_top__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/max_ff_n40C_1v95/tt_um_openram_top__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/workspaces/tt25a_openram_testchip/runs/wokwi/53-openroad-rcx/nom/tt_um_openram_top.nom.spef",
        "min_*": "/workspaces/tt25a_openram_testchip/runs/wokwi/53-openroad-rcx/min/tt_um_openram_top.min.spef",
        "max_*": "/workspaces/tt25a_openram_testchip/runs/wokwi/53-openroad-rcx/max/tt_um_openram_top.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/nom_tt_025C_1v80/tt_um_openram_top__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/nom_ss_100C_1v60/tt_um_openram_top__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/nom_ff_n40C_1v95/tt_um_openram_top__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/min_tt_025C_1v80/tt_um_openram_top__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/min_ss_100C_1v60/tt_um_openram_top__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/min_ff_n40C_1v95/tt_um_openram_top__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/max_tt_025C_1v80/tt_um_openram_top__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/max_ss_100C_1v60/tt_um_openram_top__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/max_ff_n40C_1v95/tt_um_openram_top__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": "/workspaces/tt25a_openram_testchip/runs/wokwi/56-magic-streamout/tt_um_openram_top.mag",
    "gds": "/workspaces/tt25a_openram_testchip/runs/wokwi/56-magic-streamout/tt_um_openram_top.gds",
    "mag_gds": "/workspaces/tt25a_openram_testchip/runs/wokwi/56-magic-streamout/tt_um_openram_top.magic.gds",
    "klayout_gds": null,
    "json_h": "/workspaces/tt25a_openram_testchip/runs/wokwi/05-yosys-jsonheader/tt_um_openram_top.h.json",
    "vh": "/workspaces/tt25a_openram_testchip/runs/wokwi/28-odb-writeverilogheader/tt_um_openram_top.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 4,
        "design__inferred_latch__count": 0,
        "design__instance__count": 853,
        "design__instance__area": 61048,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 6,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 1.582082632012316e-06,
        "power__switching__total": 6.772680194444547e-07,
        "power__leakage__total": 1.0440440512127225e-08,
        "power__total": 2.269791139042354e-06,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.28960534790005193,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.29182757036899043,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3105894518373581,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 9997.47891081345,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.310589,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 9998.397461,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 6,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.3151642647175887,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.31559714068713257,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8760914464085894,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 9995.031460501761,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.876091,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 9996.847656,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 6,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.278781922104752,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2820085633724757,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.10464779339281835,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 9998.244705374002,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.104648,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 9998.910156,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 6,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.27432307202272316,
        "clock__skew__worst_setup": 0.27662042883697807,
        "timing__hold__ws": 0.10047207794565213,
        "timing__setup__ws": 9995.005085154664,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.100472,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 9996.839844,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 334.88 225.76",
        "design__core__bbox": "2.76 2.72 332.12 223.04",
        "design__io": 45,
        "design__die__area": 75602.5,
        "design__core__area": 72564.6,
        "design__instance__count__stdcell": 852,
        "design__instance__area__stdcell": 8987.37,
        "design__instance__count__macros": 1,
        "design__instance__area__macros": 52060.6,
        "design__instance__utilization": 0.841292,
        "design__instance__utilization__stdcell": 0.438324,
        "design__instance__count__class:macro": 1,
        "design__instance__count__class:buffer": 2,
        "design__instance__count__class:sequential_cell": 144,
        "design__instance__count__class:multi_input_combinational_cell": 272,
        "flow__warnings__count": 204,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 922,
        "design__instance__count__class:tap_cell": 200,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count": 0,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 27146.2,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 168,
        "design__instance__count__class:clock_buffer": 21,
        "design__instance__count__class:clock_inverter": 11,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 113,
        "antenna__violating__nets": 4,
        "antenna__violating__pins": 4,
        "route__antenna_violation__count": 4,
        "antenna_diodes_count": 34,
        "design__instance__count__class:antenna_cell": 34,
        "route__net": 656,
        "route__net__special": 4,
        "route__drc_errors__iter:1": 314,
        "route__wirelength__iter:1": 30515,
        "route__drc_errors__iter:2": 64,
        "route__wirelength__iter:2": 30165,
        "route__drc_errors__iter:3": 48,
        "route__wirelength__iter:3": 30083,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 30069,
        "route__drc_errors": 0,
        "route__wirelength": 30069,
        "route__vias": 4672,
        "route__vias__singlecut": 4672,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 6,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 578.53,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 84,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 4,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 84,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 4,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 84,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 4,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 6,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.28368783125586544,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2851501337985316,
        "timing__hold__ws__corner:min_tt_025C_1v80": 0.3046179505970724,
        "timing__setup__ws__corner:min_tt_025C_1v80": 9997.506195655274,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.304618,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 9998.405273,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 84,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 4,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 6,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.3063381024445002,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.30661166140550467,
        "timing__hold__ws__corner:min_ss_100C_1v60": 0.8642754534456272,
        "timing__setup__ws__corner:min_ss_100C_1v60": 9995.087849174866,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.864275,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 9996.865234,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 84,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 4,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 6,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.27432307202272316,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.27662042883697807,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10047207794565213,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 9998.28199465783,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.100472,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 9998.916016,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 84,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 4,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 6,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.29536909865097905,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.298596517074842,
        "timing__hold__ws__corner:max_tt_025C_1v80": 0.32027242875393336,
        "timing__setup__ws__corner:max_tt_025C_1v80": 9997.43889304544,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.320272,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 9998.393555,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 84,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 4,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 6,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.3223011670997832,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.3239711091095023,
        "timing__hold__ws__corner:max_ss_100C_1v60": 0.8920899826905123,
        "timing__setup__ws__corner:max_ss_100C_1v60": 9995.005085154664,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.89209,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 9996.839844,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 84,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 4,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 6,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.28405598122124315,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2883434406189982,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11112533430203995,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 9998.220149016359,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.111125,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 9998.907227,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 84,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 4,
        "timing__unannotated_net__count": 84,
        "timing__unannotated_net_filtered__count": 4,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.8,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.8,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.59648e-06,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 1.63316e-06,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 4.35804e-07,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 1.63316e-06,
        "design_powergrid__voltage__worst": 1.63316e-06,
        "design_powergrid__voltage__worst__net:VPWR": 1.8,
        "design_powergrid__drop__worst": 1.63316e-06,
        "design_powergrid__drop__worst__net:VPWR": 1.59648e-06,
        "design_powergrid__voltage__worst__net:VGND": 1.63316e-06,
        "design_powergrid__drop__worst__net:VGND": 1.63316e-06,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 3.81e-07,
        "ir__drop__worst": 1.6e-06
    }
}