// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "03/03/2020 18:41:19"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ns/ 1 ps

module lab6_toplevel (
	S,
	Clk,
	Reset,
	Run,
	\Continue ,
	LED,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	CE,
	UB,
	LB,
	OE,
	WE,
	ADDR,
	Data);
input 	[15:0] S;
input 	Clk;
input 	Reset;
input 	Run;
input 	\Continue ;
output 	[11:0] LED;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
output 	CE;
output 	UB;
output 	LB;
output 	OE;
output 	WE;
output 	[19:0] ADDR;
output 	[15:0] Data;

// Design Ports Information
// LED[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CE	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UB	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LB	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OE	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WE	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[0]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[2]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[3]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[4]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[5]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[6]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[7]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[8]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[9]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[10]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[11]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[12]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[13]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[14]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[15]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Continue	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("lab6_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \Data[0]~output_o ;
wire \Data[1]~output_o ;
wire \Data[2]~output_o ;
wire \Data[3]~output_o ;
wire \Data[4]~output_o ;
wire \Data[5]~output_o ;
wire \Data[6]~output_o ;
wire \Data[7]~output_o ;
wire \Data[8]~output_o ;
wire \Data[9]~output_o ;
wire \Data[10]~output_o ;
wire \Data[11]~output_o ;
wire \Data[12]~output_o ;
wire \Data[13]~output_o ;
wire \Data[14]~output_o ;
wire \Data[15]~output_o ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \LED[8]~output_o ;
wire \LED[9]~output_o ;
wire \LED[10]~output_o ;
wire \LED[11]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[6]~output_o ;
wire \CE~output_o ;
wire \UB~output_o ;
wire \LB~output_o ;
wire \OE~output_o ;
wire \WE~output_o ;
wire \ADDR[0]~output_o ;
wire \ADDR[1]~output_o ;
wire \ADDR[2]~output_o ;
wire \ADDR[3]~output_o ;
wire \ADDR[4]~output_o ;
wire \ADDR[5]~output_o ;
wire \ADDR[6]~output_o ;
wire \ADDR[7]~output_o ;
wire \ADDR[8]~output_o ;
wire \ADDR[9]~output_o ;
wire \ADDR[10]~output_o ;
wire \ADDR[11]~output_o ;
wire \ADDR[12]~output_o ;
wire \ADDR[13]~output_o ;
wire \ADDR[14]~output_o ;
wire \ADDR[15]~output_o ;
wire \ADDR[16]~output_o ;
wire \ADDR[17]~output_o ;
wire \ADDR[18]~output_o ;
wire \ADDR[19]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Reset~input_o ;
wire \my_slc|state_controller|State~31_combout ;
wire \my_slc|state_controller|State.S_33_2~q ;
wire \my_slc|state_controller|State~46_combout ;
wire \my_slc|state_controller|State.S_35~q ;
wire \my_slc|state_controller|State~48_combout ;
wire \my_slc|state_controller|State.S_32~q ;
wire \my_slc|MARR|out[9]~0_combout ;
wire \my_slc|state_controller|Decoder0~4_combout ;
wire \my_slc|state_controller|State~41_combout ;
wire \my_slc|state_controller|State.S_01_1~q ;
wire \my_slc|state_controller|Decoder0~5_combout ;
wire \my_slc|state_controller|State~42_combout ;
wire \my_slc|state_controller|State.S_05~q ;
wire \my_slc|state_controller|WideOr29~0_combout ;
wire \my_slc|state_controller|Decoder0~7_combout ;
wire \my_slc|state_controller|State~45_combout ;
wire \my_slc|state_controller|State.S_04_1~q ;
wire \my_slc|state_controller|WideOr27~combout ;
wire \my_slc|regf|DR_in[2]~2_combout ;
wire \my_slc|regf|Decoder7~7_combout ;
wire \my_slc|regf|R3|out[12]~0_combout ;
wire \my_slc|regf|Decoder7~4_combout ;
wire \my_slc|regf|R2|out[15]~0_combout ;
wire \my_slc|IRR|out~0_combout ;
wire \my_slc|IRR|out[10]~1_combout ;
wire \my_slc|regf|Decoder7~5_combout ;
wire \my_slc|regf|R1|out[15]~0_combout ;
wire \my_slc|regf|Mux15~2_combout ;
wire \my_slc|regf|R3|out[0]~feeder_combout ;
wire \my_slc|regf|Mux15~3_combout ;
wire \my_slc|regf|R6|out[0]~feeder_combout ;
wire \my_slc|regf|Decoder7~1_combout ;
wire \my_slc|regf|R6|out[11]~0_combout ;
wire \my_slc|regf|Mux15~0_combout ;
wire \my_slc|regf|Decoder7~0_combout ;
wire \my_slc|regf|R5|out[13]~0_combout ;
wire \my_slc|regf|Decoder7~3_combout ;
wire \my_slc|regf|R7|out[12]~0_combout ;
wire \my_slc|regf|Mux15~1_combout ;
wire \my_slc|Add1~0_combout ;
wire \my_slc|Add1~2_combout ;
wire \my_slc|Add1~3_combout ;
wire \my_slc|MARR|out[9]~1_combout ;
wire \my_slc|state_controller|State~36_combout ;
wire \my_slc|state_controller|State.S_04_2~q ;
wire \my_slc|state_controller|Decoder0~0_combout ;
wire \my_slc|state_controller|State~37_combout ;
wire \my_slc|state_controller|State.S_00~q ;
wire \my_slc|state_controller|ADDR2MUX[0]~0_combout ;
wire \my_slc|PCR|out[3]~0_combout ;
wire \my_slc|ADDR1_out[0]~0_combout ;
wire \my_slc|ADDR1_out[0]~1_combout ;
wire \my_slc|ADDR_out[0]~0_combout ;
wire \my_slc|regf|Mux15~4_combout ;
wire \my_slc|state_controller|State~44_combout ;
wire \my_slc|state_controller|State.S_07_2~q ;
wire \my_slc|state_controller|WideOr25~combout ;
wire \my_slc|regf|R6|out[3]~feeder_combout ;
wire \my_slc|SR2_muxo[3]~17_combout ;
wire \my_slc|SR2_muxo[3]~18_combout ;
wire \my_slc|state_controller|WideOr25~0_combout ;
wire \my_slc|d0|data[12]~7_combout ;
wire \my_slc|d0|data[12]~8_combout ;
wire \my_slc|state_controller|State~34_combout ;
wire \my_slc|state_controller|State.S_07_3~q ;
wire \my_slc|state_controller|State~35_combout ;
wire \my_slc|state_controller|State.S_07_4~q ;
wire \my_slc|MDRR|out~38_combout ;
wire \my_slc|MARR|out[2]~feeder_combout ;
wire \my_slc|MARR|out[9]~2_combout ;
wire \my_slc|MARR|out[0]~feeder_combout ;
wire \my_slc|MARR|out[1]~feeder_combout ;
wire \my_slc|memory_subsystem|Equal0~0_combout ;
wire \my_slc|MARR|out[12]~feeder_combout ;
wire \my_slc|MARR|out[14]~feeder_combout ;
wire \my_slc|MARR|out[13]~feeder_combout ;
wire \my_slc|memory_subsystem|Equal0~3_combout ;
wire \my_slc|MARR|out[10]~feeder_combout ;
wire \my_slc|MARR|out[9]~feeder_combout ;
wire \my_slc|MARR|out[8]~feeder_combout ;
wire \my_slc|memory_subsystem|Equal0~2_combout ;
wire \my_slc|MARR|out[4]~feeder_combout ;
wire \my_slc|MARR|out[5]~feeder_combout ;
wire \my_slc|regf|R5|out[6]~feeder_combout ;
wire \my_slc|regf|R6|out[6]~feeder_combout ;
wire \my_slc|regf|Mux9~0_combout ;
wire \my_slc|regf|Mux9~1_combout ;
wire \my_slc|regf|Mux9~2_combout ;
wire \my_slc|regf|Mux9~3_combout ;
wire \my_slc|regf|Mux9~4_combout ;
wire \my_slc|Add1~21 ;
wire \my_slc|Add1~24_combout ;
wire \my_slc|Add1~26_combout ;
wire \my_slc|Add1~27_combout ;
wire \my_slc|ADDR1_out[6]~9_combout ;
wire \my_slc|Mux9~0_combout ;
wire \my_slc|Add1~1 ;
wire \my_slc|Add1~4_combout ;
wire \my_slc|Add1~6_combout ;
wire \my_slc|Add1~7_combout ;
wire \my_slc|Add1~5 ;
wire \my_slc|Add1~8_combout ;
wire \my_slc|ADDR_out[0]~1 ;
wire \my_slc|ADDR_out[1]~3 ;
wire \my_slc|ADDR_out[2]~4_combout ;
wire \my_slc|Add1~10_combout ;
wire \my_slc|Add1~11_combout ;
wire \my_slc|ADDR1_out[2]~4_combout ;
wire \my_slc|regf|Mux13~2_combout ;
wire \my_slc|regf|Mux13~3_combout ;
wire \my_slc|regf|R6|out[2]~feeder_combout ;
wire \my_slc|regf|Mux13~0_combout ;
wire \my_slc|regf|Mux13~1_combout ;
wire \my_slc|ADDR1_out[2]~5_combout ;
wire \my_slc|ADDR_out[2]~5 ;
wire \my_slc|ADDR_out[3]~7 ;
wire \my_slc|ADDR_out[4]~9 ;
wire \my_slc|ADDR_out[5]~11 ;
wire \my_slc|ADDR_out[6]~12_combout ;
wire \my_slc|SR2_muxo[6]~35_combout ;
wire \my_slc|SR2_muxo[6]~36_combout ;
wire \my_slc|SR2_muxo[6]~37_combout ;
wire \my_slc|SR2_muxo[6]~38_combout ;
wire \my_slc|SR2_muxo[6]~39_combout ;
wire \my_slc|SR2_muxo[6]~40_combout ;
wire \my_slc|SR2_muxo[5]~31_combout ;
wire \my_slc|SR2_muxo[5]~32_combout ;
wire \my_slc|regf|R6|out[5]~feeder_combout ;
wire \my_slc|SR2_muxo[5]~29_combout ;
wire \my_slc|SR2_muxo[5]~30_combout ;
wire \my_slc|SR2_muxo[5]~33_combout ;
wire \my_slc|SR2_muxo[5]~34_combout ;
wire \my_slc|regf|Mux10~2_combout ;
wire \my_slc|regf|Mux10~3_combout ;
wire \my_slc|regf|Mux10~0_combout ;
wire \my_slc|regf|Mux10~1_combout ;
wire \my_slc|regf|Mux10~4_combout ;
wire \my_slc|regf|R3|out[4]~feeder_combout ;
wire \my_slc|regf|R2|out[4]~feeder_combout ;
wire \my_slc|SR2_muxo[4]~25_combout ;
wire \my_slc|SR2_muxo[4]~26_combout ;
wire \my_slc|regf|R6|out[4]~feeder_combout ;
wire \my_slc|SR2_muxo[4]~23_combout ;
wire \my_slc|SR2_muxo[4]~24_combout ;
wire \my_slc|SR2_muxo[4]~27_combout ;
wire \my_slc|SR2_muxo[4]~28_combout ;
wire \my_slc|regf|Mux11~0_combout ;
wire \my_slc|regf|Mux11~1_combout ;
wire \my_slc|regf|Mux11~2_combout ;
wire \my_slc|regf|Mux11~3_combout ;
wire \my_slc|regf|Mux11~4_combout ;
wire \my_slc|regf|Mux13~4_combout ;
wire \my_slc|SR2_muxo[2]~12_combout ;
wire \my_slc|SR2_muxo[2]~13_combout ;
wire \my_slc|SR2_muxo[2]~14_combout ;
wire \my_slc|SR2_muxo[2]~15_combout ;
wire \my_slc|SR2_muxo[2]~16_combout ;
wire \my_slc|SR2_muxo[1]~8_combout ;
wire \my_slc|SR2_muxo[1]~9_combout ;
wire \my_slc|regf|R6|out[1]~feeder_combout ;
wire \my_slc|SR2_muxo[1]~6_combout ;
wire \my_slc|SR2_muxo[1]~7_combout ;
wire \my_slc|SR2_muxo[1]~10_combout ;
wire \my_slc|SR2_muxo[1]~11_combout ;
wire \my_slc|regf|Mux14~0_combout ;
wire \my_slc|regf|Mux14~1_combout ;
wire \my_slc|regf|Mux14~4_combout ;
wire \my_slc|alu|Add0~1 ;
wire \my_slc|alu|Add0~3 ;
wire \my_slc|alu|Add0~5 ;
wire \my_slc|alu|Add0~7 ;
wire \my_slc|alu|Add0~9 ;
wire \my_slc|alu|Add0~11 ;
wire \my_slc|alu|Add0~12_combout ;
wire \my_slc|d0|data[0]~13_combout ;
wire \my_slc|d0|data[6]~31_combout ;
wire \my_slc|d0|data[6]~32_combout ;
wire \my_slc|d0|data[6]~33_combout ;
wire \S[6]~input_o ;
wire \Data[6]~input_o ;
wire \my_slc|MDRR|out~39_combout ;
wire \my_slc|MDRR|out~18_combout ;
wire \my_slc|MDRR|out~19_combout ;
wire \my_slc|MDRR|out[0]~6_combout ;
wire \my_slc|MDRR|out[0]~7_combout ;
wire \my_slc|d0|data[12]~9_combout ;
wire \my_slc|d0|data[6]~34_combout ;
wire \my_slc|IRR|out~7_combout ;
wire \my_slc|MARR|out[6]~feeder_combout ;
wire \my_slc|memory_subsystem|Equal0~1_combout ;
wire \my_slc|memory_subsystem|Equal0~4_combout ;
wire \Data[2]~input_o ;
wire \S[2]~input_o ;
wire \my_slc|MDRR|out~10_combout ;
wire \my_slc|MDRR|out~11_combout ;
wire \my_slc|d0|data[2]~18_combout ;
wire \my_slc|alu|Add0~4_combout ;
wire \my_slc|d0|data[2]~16_combout ;
wire \my_slc|d0|data[2]~68_combout ;
wire \my_slc|d0|data[2]~17_combout ;
wire \my_slc|IRR|out~3_combout ;
wire \my_slc|SR2_muxo[3]~19_combout ;
wire \my_slc|SR2_muxo[3]~20_combout ;
wire \my_slc|SR2_muxo[3]~21_combout ;
wire \my_slc|SR2_muxo[3]~22_combout ;
wire \my_slc|d0|data[3]~20_combout ;
wire \my_slc|alu|Add0~6_combout ;
wire \my_slc|d0|data[3]~21_combout ;
wire \Data[3]~input_o ;
wire \S[3]~input_o ;
wire \my_slc|MDRR|out~12_combout ;
wire \my_slc|MDRR|out~13_combout ;
wire \my_slc|d0|data[3]~19_combout ;
wire \my_slc|d0|data[3]~22_combout ;
wire \my_slc|IRR|out~4_combout ;
wire \my_slc|regf|Mux12~0_combout ;
wire \my_slc|regf|Mux12~1_combout ;
wire \my_slc|regf|Mux12~2_combout ;
wire \my_slc|regf|Mux12~3_combout ;
wire \my_slc|regf|Mux12~4_combout ;
wire \my_slc|ADDR1_out[3]~6_combout ;
wire \my_slc|ADDR_out[3]~6_combout ;
wire \my_slc|Add1~9 ;
wire \my_slc|Add1~12_combout ;
wire \my_slc|Add1~14_combout ;
wire \my_slc|Add1~15_combout ;
wire \my_slc|Add1~13 ;
wire \my_slc|Add1~16_combout ;
wire \my_slc|Add1~18_combout ;
wire \my_slc|Add1~19_combout ;
wire \my_slc|Add1~17 ;
wire \my_slc|Add1~20_combout ;
wire \my_slc|Add1~22_combout ;
wire \my_slc|Add1~23_combout ;
wire \my_slc|ADDR1_out[5]~8_combout ;
wire \my_slc|ADDR_out[5]~10_combout ;
wire \S[5]~input_o ;
wire \Data[5]~input_o ;
wire \my_slc|MDRR|out~16_combout ;
wire \my_slc|MDRR|out~17_combout ;
wire \my_slc|d0|data[5]~30_combout ;
wire \my_slc|d0|data[5]~27_combout ;
wire \my_slc|alu|Add0~10_combout ;
wire \my_slc|d0|data[5]~28_combout ;
wire \my_slc|d0|data[5]~29_combout ;
wire \my_slc|IRR|out~6_combout ;
wire \my_slc|state_controller|SR2MUX~0_combout ;
wire \my_slc|SR2_muxo[0]~0_combout ;
wire \my_slc|SR2_muxo[0]~1_combout ;
wire \my_slc|SR2_muxo[0]~2_combout ;
wire \my_slc|SR2_muxo[0]~3_combout ;
wire \my_slc|SR2_muxo[0]~4_combout ;
wire \my_slc|SR2_muxo[0]~5_combout ;
wire \my_slc|alu|Add0~0_combout ;
wire \my_slc|d0|data[0]~4_combout ;
wire \my_slc|d0|data[0]~5_combout ;
wire \my_slc|d0|data[0]~6_combout ;
wire \my_slc|d0|data[0]~10_combout ;
wire \my_slc|Equal2~3_combout ;
wire \my_slc|nzp|P_out~0_combout ;
wire \my_slc|Equal2~0_combout ;
wire \my_slc|Equal2~1_combout ;
wire \my_slc|Equal2~2_combout ;
wire \my_slc|nzp|P_out~1_combout ;
wire \my_slc|nzp|Z_out~0_combout ;
wire \my_slc|nzp|P_out~q ;
wire \my_slc|ben|BEN~0_combout ;
wire \my_slc|nzp|N_out~0_combout ;
wire \my_slc|nzp|N_out~q ;
wire \my_slc|nzp|Z_out~1_combout ;
wire \my_slc|nzp|Z_out~2_combout ;
wire \my_slc|nzp|Z_out~3_combout ;
wire \my_slc|nzp|Z_out~q ;
wire \my_slc|ben|BEN~1_combout ;
wire \my_slc|ben|BEN~2_combout ;
wire \my_slc|ben|BEN~q ;
wire \my_slc|state_controller|Selector24~0_combout ;
wire \my_slc|ADDR1_out[4]~7_combout ;
wire \my_slc|ADDR_out[4]~8_combout ;
wire \my_slc|alu|Add0~8_combout ;
wire \my_slc|d0|data[4]~23_combout ;
wire \my_slc|d0|data[4]~24_combout ;
wire \my_slc|d0|data[4]~25_combout ;
wire \Data[4]~input_o ;
wire \S[4]~input_o ;
wire \my_slc|MDRR|out~14_combout ;
wire \my_slc|MDRR|out~15_combout ;
wire \my_slc|d0|data[4]~26_combout ;
wire \my_slc|IRR|out~5_combout ;
wire \my_slc|regf|R6|out[7]~feeder_combout ;
wire \my_slc|SR2_muxo[7]~41_combout ;
wire \my_slc|SR2_muxo[7]~42_combout ;
wire \my_slc|SR2_muxo[7]~43_combout ;
wire \my_slc|SR2_muxo[7]~44_combout ;
wire \my_slc|SR2_muxo[7]~45_combout ;
wire \my_slc|SR2_muxo[7]~46_combout ;
wire \my_slc|regf|Mux8~2_combout ;
wire \my_slc|regf|Mux8~3_combout ;
wire \my_slc|regf|Mux8~0_combout ;
wire \my_slc|regf|Mux8~1_combout ;
wire \my_slc|regf|Mux8~4_combout ;
wire \my_slc|alu|Add0~13 ;
wire \my_slc|alu|Add0~14_combout ;
wire \my_slc|d0|data[7]~35_combout ;
wire \my_slc|d0|data[7]~36_combout ;
wire \my_slc|d0|data[7]~37_combout ;
wire \my_slc|Add1~25 ;
wire \my_slc|Add1~28_combout ;
wire \my_slc|Add1~30_combout ;
wire \my_slc|Add1~31_combout ;
wire \my_slc|ADDR1_out[7]~10_combout ;
wire \my_slc|Mux8~0_combout ;
wire \my_slc|ADDR_out[6]~13 ;
wire \my_slc|ADDR_out[7]~14_combout ;
wire \S[7]~input_o ;
wire \Data[7]~input_o ;
wire \my_slc|MDRR|out~20_combout ;
wire \my_slc|MDRR|out~21_combout ;
wire \my_slc|d0|data[7]~38_combout ;
wire \my_slc|IRR|out~8_combout ;
wire \my_slc|regf|SR1_in[1]~1_combout ;
wire \my_slc|regf|Mux4~2_combout ;
wire \my_slc|regf|Mux4~3_combout ;
wire \my_slc|regf|Mux4~0_combout ;
wire \my_slc|regf|Mux4~1_combout ;
wire \my_slc|regf|Mux4~4_combout ;
wire \my_slc|SR2_muxo[11]~65_combout ;
wire \my_slc|SR2_muxo[11]~66_combout ;
wire \my_slc|SR2_muxo[11]~67_combout ;
wire \my_slc|SR2_muxo[11]~68_combout ;
wire \my_slc|SR2_muxo[11]~69_combout ;
wire \my_slc|d0|data[11]~51_combout ;
wire \my_slc|d0|data[11]~52_combout ;
wire \my_slc|SR2_muxo[11]~70_combout ;
wire \my_slc|SR2_muxo[10]~61_combout ;
wire \my_slc|SR2_muxo[10]~62_combout ;
wire \my_slc|regf|R6|out[10]~feeder_combout ;
wire \my_slc|SR2_muxo[10]~59_combout ;
wire \my_slc|SR2_muxo[10]~60_combout ;
wire \my_slc|SR2_muxo[10]~63_combout ;
wire \my_slc|SR2_muxo[10]~64_combout ;
wire \my_slc|regf|Mux5~2_combout ;
wire \my_slc|regf|Mux5~3_combout ;
wire \my_slc|regf|Mux5~0_combout ;
wire \my_slc|regf|Mux5~1_combout ;
wire \my_slc|regf|Mux5~4_combout ;
wire \my_slc|SR2_muxo[9]~55_combout ;
wire \my_slc|SR2_muxo[9]~56_combout ;
wire \my_slc|regf|R6|out[9]~feeder_combout ;
wire \my_slc|SR2_muxo[9]~53_combout ;
wire \my_slc|SR2_muxo[9]~54_combout ;
wire \my_slc|SR2_muxo[9]~57_combout ;
wire \my_slc|SR2_muxo[9]~58_combout ;
wire \my_slc|regf|R6|out[8]~feeder_combout ;
wire \my_slc|SR2_muxo[8]~47_combout ;
wire \my_slc|SR2_muxo[8]~48_combout ;
wire \my_slc|SR2_muxo[8]~49_combout ;
wire \my_slc|SR2_muxo[8]~50_combout ;
wire \my_slc|SR2_muxo[8]~51_combout ;
wire \my_slc|SR2_muxo[8]~52_combout ;
wire \my_slc|regf|Mux7~0_combout ;
wire \my_slc|regf|Mux7~1_combout ;
wire \my_slc|regf|Mux7~2_combout ;
wire \my_slc|regf|Mux7~3_combout ;
wire \my_slc|regf|Mux7~4_combout ;
wire \my_slc|alu|Add0~15 ;
wire \my_slc|alu|Add0~17 ;
wire \my_slc|alu|Add0~19 ;
wire \my_slc|alu|Add0~21 ;
wire \my_slc|alu|Add0~22_combout ;
wire \my_slc|d0|data[11]~53_combout ;
wire \S[11]~input_o ;
wire \Data[11]~input_o ;
wire \my_slc|MDRR|out~28_combout ;
wire \my_slc|MDRR|out~29_combout ;
wire \my_slc|Mux6~0_combout ;
wire \my_slc|Mux6~1_combout ;
wire \my_slc|ADDR1_out[9]~12_combout ;
wire \my_slc|Mux7~0_combout ;
wire \my_slc|ADDR_out[7]~15 ;
wire \my_slc|ADDR_out[8]~16_combout ;
wire \my_slc|Add1~29 ;
wire \my_slc|Add1~32_combout ;
wire \my_slc|Add1~34_combout ;
wire \my_slc|Add1~35_combout ;
wire \my_slc|ADDR1_out[8]~11_combout ;
wire \my_slc|ADDR_out[8]~17 ;
wire \my_slc|ADDR_out[9]~18_combout ;
wire \my_slc|Add1~33 ;
wire \my_slc|Add1~36_combout ;
wire \my_slc|Add1~38_combout ;
wire \my_slc|Add1~39_combout ;
wire \my_slc|Add1~37 ;
wire \my_slc|Add1~40_combout ;
wire \my_slc|Add1~42_combout ;
wire \my_slc|Add1~43_combout ;
wire \my_slc|Add1~41 ;
wire \my_slc|Add1~44_combout ;
wire \my_slc|ADDR1_out[11]~14_combout ;
wire \my_slc|ADDR1_out[10]~13_combout ;
wire \my_slc|ADDR_out[9]~19 ;
wire \my_slc|ADDR_out[10]~21 ;
wire \my_slc|ADDR_out[11]~22_combout ;
wire \my_slc|Add1~46_combout ;
wire \my_slc|Add1~47_combout ;
wire \my_slc|d0|data[11]~54_combout ;
wire \my_slc|IRR|out~12_combout ;
wire \my_slc|regf|SR1_in[2]~2_combout ;
wire \my_slc|regf|Mux2~0_combout ;
wire \my_slc|regf|Mux2~1_combout ;
wire \my_slc|regf|Mux2~2_combout ;
wire \my_slc|regf|Mux2~3_combout ;
wire \my_slc|regf|Mux2~4_combout ;
wire \my_slc|regf|Mux3~2_combout ;
wire \my_slc|regf|Mux3~3_combout ;
wire \my_slc|regf|Mux3~0_combout ;
wire \my_slc|regf|Mux3~1_combout ;
wire \my_slc|regf|Mux3~4_combout ;
wire \my_slc|ADDR1_out[12]~15_combout ;
wire \my_slc|ADDR_out[11]~23 ;
wire \my_slc|ADDR_out[12]~24_combout ;
wire \my_slc|Add1~45 ;
wire \my_slc|Add1~48_combout ;
wire \my_slc|Add1~50_combout ;
wire \my_slc|Add1~51_combout ;
wire \my_slc|Add1~49 ;
wire \my_slc|Add1~52_combout ;
wire \my_slc|Add1~54_combout ;
wire \my_slc|Add1~55_combout ;
wire \my_slc|ADDR1_out[13]~16_combout ;
wire \my_slc|ADDR_out[12]~25 ;
wire \my_slc|ADDR_out[13]~26_combout ;
wire \my_slc|SR2_muxo[13]~79_combout ;
wire \my_slc|SR2_muxo[13]~80_combout ;
wire \my_slc|SR2_muxo[13]~77_combout ;
wire \my_slc|SR2_muxo[13]~78_combout ;
wire \my_slc|SR2_muxo[13]~81_combout ;
wire \my_slc|SR2_muxo[13]~82_combout ;
wire \my_slc|d0|data[13]~58_combout ;
wire \my_slc|alu|Add0~23 ;
wire \my_slc|alu|Add0~25 ;
wire \my_slc|alu|Add0~26_combout ;
wire \my_slc|d0|data[13]~59_combout ;
wire \S[13]~input_o ;
wire \Data[13]~input_o ;
wire \my_slc|MDRR|out~32_combout ;
wire \my_slc|MDRR|out~33_combout ;
wire \my_slc|d0|data[13]~60_combout ;
wire \my_slc|MARR|out~4_combout ;
wire \my_slc|state_controller|Decoder0~6_combout ;
wire \my_slc|state_controller|State~43_combout ;
wire \my_slc|state_controller|State.S_09~q ;
wire \my_slc|state_controller|WideOr28~0_combout ;
wire \my_slc|regf|SR1_in[0]~0_combout ;
wire \my_slc|regf|Mux6~0_combout ;
wire \my_slc|regf|Mux6~1_combout ;
wire \my_slc|regf|Mux6~2_combout ;
wire \my_slc|regf|Mux6~3_combout ;
wire \my_slc|regf|Mux6~4_combout ;
wire \my_slc|d0|data[9]~44_combout ;
wire \my_slc|alu|Add0~18_combout ;
wire \my_slc|d0|data[9]~43_combout ;
wire \my_slc|d0|data[9]~45_combout ;
wire \S[9]~input_o ;
wire \Data[9]~input_o ;
wire \my_slc|MDRR|out~24_combout ;
wire \my_slc|MDRR|out~25_combout ;
wire \my_slc|d0|data[9]~46_combout ;
wire \my_slc|IRR|out~10_combout ;
wire \my_slc|regf|DR_in[0]~0_combout ;
wire \my_slc|regf|Decoder7~6_combout ;
wire \my_slc|regf|R0|out[4]~0_combout ;
wire \my_slc|regf|Mux14~2_combout ;
wire \my_slc|regf|Mux14~3_combout ;
wire \my_slc|ADDR1_out[1]~2_combout ;
wire \my_slc|ADDR1_out[1]~3_combout ;
wire \my_slc|ADDR_out[1]~2_combout ;
wire \my_slc|alu|Add0~2_combout ;
wire \my_slc|d0|data[1]~12_combout ;
wire \my_slc|d0|data[1]~11_combout ;
wire \my_slc|d0|data[1]~14_combout ;
wire \Data[1]~input_o ;
wire \S[1]~input_o ;
wire \my_slc|MDRR|out~8_combout ;
wire \my_slc|MDRR|out~9_combout ;
wire \my_slc|d0|data[1]~15_combout ;
wire \my_slc|IRR|out~2_combout ;
wire \my_slc|SR2_muxo[12]~73_combout ;
wire \my_slc|SR2_muxo[12]~74_combout ;
wire \my_slc|SR2_muxo[12]~71_combout ;
wire \my_slc|SR2_muxo[12]~72_combout ;
wire \my_slc|SR2_muxo[12]~75_combout ;
wire \my_slc|SR2_muxo[12]~76_combout ;
wire \my_slc|d0|data[12]~55_combout ;
wire \my_slc|alu|Add0~24_combout ;
wire \my_slc|d0|data[12]~56_combout ;
wire \Data[12]~input_o ;
wire \S[12]~input_o ;
wire \my_slc|MDRR|out~30_combout ;
wire \my_slc|MDRR|out~31_combout ;
wire \my_slc|d0|data[12]~57_combout ;
wire \my_slc|MARR|out~3_combout ;
wire \my_slc|state_controller|Decoder0~3_combout ;
wire \my_slc|state_controller|State~40_combout ;
wire \my_slc|state_controller|State.S_12~q ;
wire \my_slc|state_controller|WideOr24~0_combout ;
wire \my_slc|d0|data[8]~40_combout ;
wire \my_slc|alu|Add0~16_combout ;
wire \my_slc|d0|data[8]~41_combout ;
wire \S[8]~input_o ;
wire \Data[8]~input_o ;
wire \my_slc|MDRR|out~22_combout ;
wire \my_slc|MDRR|out~23_combout ;
wire \my_slc|d0|data[8]~39_combout ;
wire \my_slc|d0|data[8]~42_combout ;
wire \my_slc|IRR|out~9_combout ;
wire \my_slc|Mux0~0_combout ;
wire \my_slc|Mux0~1_combout ;
wire \my_slc|ADDR_out[10]~20_combout ;
wire \my_slc|alu|Add0~20_combout ;
wire \my_slc|d0|data[10]~47_combout ;
wire \my_slc|d0|data[10]~48_combout ;
wire \my_slc|d0|data[10]~49_combout ;
wire \Data[10]~input_o ;
wire \S[10]~input_o ;
wire \my_slc|MDRR|out~26_combout ;
wire \my_slc|MDRR|out~27_combout ;
wire \my_slc|d0|data[10]~50_combout ;
wire \my_slc|IRR|out~11_combout ;
wire \my_slc|regf|DR_in[1]~1_combout ;
wire \my_slc|regf|Decoder7~2_combout ;
wire \my_slc|regf|R4|out[3]~0_combout ;
wire \my_slc|regf|Mux1~0_combout ;
wire \my_slc|regf|Mux1~1_combout ;
wire \my_slc|regf|Mux1~2_combout ;
wire \my_slc|regf|Mux1~3_combout ;
wire \my_slc|regf|Mux1~4_combout ;
wire \my_slc|SR2_muxo[14]~83_combout ;
wire \my_slc|SR2_muxo[14]~84_combout ;
wire \my_slc|SR2_muxo[14]~85_combout ;
wire \my_slc|SR2_muxo[14]~86_combout ;
wire \my_slc|SR2_muxo[14]~87_combout ;
wire \my_slc|SR2_muxo[14]~88_combout ;
wire \my_slc|alu|Add0~27 ;
wire \my_slc|alu|Add0~28_combout ;
wire \my_slc|d0|data[14]~61_combout ;
wire \my_slc|d0|data[14]~62_combout ;
wire \my_slc|Add1~53 ;
wire \my_slc|Add1~56_combout ;
wire \my_slc|Add1~58_combout ;
wire \my_slc|Add1~59_combout ;
wire \my_slc|ADDR1_out[14]~17_combout ;
wire \my_slc|ADDR_out[13]~27 ;
wire \my_slc|ADDR_out[14]~28_combout ;
wire \S[14]~input_o ;
wire \Data[14]~input_o ;
wire \my_slc|MDRR|out~34_combout ;
wire \my_slc|MDRR|out~35_combout ;
wire \my_slc|d0|data[14]~63_combout ;
wire \my_slc|MARR|out~5_combout ;
wire \my_slc|state_controller|Decoder0~2_combout ;
wire \my_slc|state_controller|State~39_combout ;
wire \my_slc|state_controller|State.S_07_1~q ;
wire \my_slc|d0|data[12]~67_combout ;
wire \my_slc|regf|Mux0~2_combout ;
wire \my_slc|regf|Mux0~3_combout ;
wire \my_slc|regf|Mux0~0_combout ;
wire \my_slc|regf|Mux0~1_combout ;
wire \my_slc|regf|Mux0~4_combout ;
wire \my_slc|SR2_muxo[15]~89_combout ;
wire \my_slc|SR2_muxo[15]~90_combout ;
wire \my_slc|SR2_muxo[15]~91_combout ;
wire \my_slc|SR2_muxo[15]~92_combout ;
wire \my_slc|SR2_muxo[15]~93_combout ;
wire \my_slc|SR2_muxo[15]~94_combout ;
wire \my_slc|alu|Add0~29 ;
wire \my_slc|alu|Add0~30_combout ;
wire \my_slc|d0|data[15]~64_combout ;
wire \my_slc|d0|data[15]~65_combout ;
wire \my_slc|Add1~57 ;
wire \my_slc|Add1~60_combout ;
wire \my_slc|Add1~62_combout ;
wire \my_slc|Add1~63_combout ;
wire \my_slc|ADDR1_out[15]~18_combout ;
wire \my_slc|ADDR_out[14]~29 ;
wire \my_slc|ADDR_out[15]~30_combout ;
wire \S[15]~input_o ;
wire \Data[15]~input_o ;
wire \my_slc|MDRR|out~36_combout ;
wire \my_slc|MDRR|out~37_combout ;
wire \my_slc|d0|data[15]~66_combout ;
wire \my_slc|MARR|out~6_combout ;
wire \my_slc|state_controller|Decoder0~1_combout ;
wire \my_slc|state_controller|State~38_combout ;
wire \my_slc|state_controller|State.S_06_1~q ;
wire \my_slc|state_controller|State~32_combout ;
wire \my_slc|state_controller|State.S_06_2~q ;
wire \my_slc|state_controller|State~33_combout ;
wire \my_slc|state_controller|State.S_06_3~q ;
wire \my_slc|state_controller|State~47_combout ;
wire \my_slc|state_controller|State.S_06_4~q ;
wire \my_slc|state_controller|WideOr0~0_combout ;
wire \my_slc|state_controller|Decoder0~8_combout ;
wire \Continue~input_o ;
wire \my_slc|state_controller|Selector0~0_combout ;
wire \my_slc|state_controller|State.PauseIR1~q ;
wire \my_slc|state_controller|State~49_combout ;
wire \my_slc|state_controller|State.PauseIR2~q ;
wire \my_slc|state_controller|Selector2~0_combout ;
wire \Run~input_o ;
wire \my_slc|state_controller|State~50_combout ;
wire \my_slc|state_controller|State.Halted~q ;
wire \my_slc|state_controller|Selector2~1_combout ;
wire \my_slc|state_controller|Selector2~2_combout ;
wire \my_slc|state_controller|Selector2~3_combout ;
wire \my_slc|state_controller|State.S_18~q ;
wire \my_slc|state_controller|State~30_combout ;
wire \my_slc|state_controller|State.S_33_1~q ;
wire \my_slc|state_controller|WideOr21~combout ;
wire \Data[0]~input_o ;
wire \S[0]~input_o ;
wire \my_slc|MDRR|out~4_combout ;
wire \my_slc|MDRR|out~5_combout ;
wire \my_slc|tr0|Data_write_buffer[0]~feeder_combout ;
wire \my_slc|state_controller|Mem_WE~0_combout ;
wire \my_slc|tr0|Data_write_buffer[1]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[2]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[3]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[5]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[6]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[7]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[8]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[9]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[12]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[13]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[14]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[15]~feeder_combout ;
wire \my_slc|memory_subsystem|hex_data~4_combout ;
wire \my_slc|memory_subsystem|hex_data[8]~18_combout ;
wire \my_slc|memory_subsystem|hex_data~2_combout ;
wire \my_slc|memory_subsystem|hex_data~3_combout ;
wire \my_slc|memory_subsystem|hex_data~5_combout ;
wire \my_slc|hex_driver0|WideOr6~0_combout ;
wire \my_slc|hex_driver0|WideOr5~0_combout ;
wire \my_slc|hex_driver0|WideOr4~0_combout ;
wire \my_slc|hex_driver0|WideOr3~0_combout ;
wire \my_slc|hex_driver0|WideOr2~0_combout ;
wire \my_slc|hex_driver0|WideOr1~0_combout ;
wire \my_slc|hex_driver0|WideOr0~0_combout ;
wire \my_slc|memory_subsystem|hex_data~8_combout ;
wire \my_slc|memory_subsystem|hex_data~7_combout ;
wire \my_slc|memory_subsystem|hex_data~9_combout ;
wire \my_slc|memory_subsystem|hex_data~6_combout ;
wire \my_slc|hex_driver1|WideOr6~0_combout ;
wire \my_slc|hex_driver1|WideOr5~0_combout ;
wire \my_slc|hex_driver1|WideOr4~0_combout ;
wire \my_slc|hex_driver1|WideOr3~0_combout ;
wire \my_slc|hex_driver1|WideOr2~0_combout ;
wire \my_slc|hex_driver1|WideOr1~0_combout ;
wire \my_slc|hex_driver1|WideOr0~0_combout ;
wire \my_slc|memory_subsystem|hex_data~11_combout ;
wire \my_slc|memory_subsystem|hex_data~12_combout ;
wire \my_slc|memory_subsystem|hex_data~13_combout ;
wire \my_slc|memory_subsystem|hex_data~10_combout ;
wire \my_slc|hex_driver2|WideOr6~0_combout ;
wire \my_slc|hex_driver2|WideOr5~0_combout ;
wire \my_slc|hex_driver2|WideOr4~0_combout ;
wire \my_slc|hex_driver2|WideOr3~0_combout ;
wire \my_slc|hex_driver2|WideOr2~0_combout ;
wire \my_slc|hex_driver2|WideOr1~0_combout ;
wire \my_slc|hex_driver2|WideOr0~0_combout ;
wire \my_slc|memory_subsystem|hex_data~17_combout ;
wire \my_slc|memory_subsystem|hex_data~16_combout ;
wire \my_slc|memory_subsystem|hex_data~15_combout ;
wire \my_slc|memory_subsystem|hex_data~14_combout ;
wire \my_slc|hex_driver3|WideOr6~0_combout ;
wire \my_slc|hex_driver3|WideOr5~0_combout ;
wire \my_slc|hex_driver3|WideOr4~0_combout ;
wire \my_slc|hex_driver3|WideOr3~0_combout ;
wire \my_slc|hex_driver3|WideOr2~0_combout ;
wire \my_slc|hex_driver3|WideOr1~0_combout ;
wire \my_slc|hex_driver3|WideOr0~0_combout ;
wire \my_slc|hex_driver4|WideOr6~0_combout ;
wire \my_slc|hex_driver4|WideOr5~0_combout ;
wire \my_slc|hex_driver4|WideOr4~0_combout ;
wire \my_slc|hex_driver4|WideOr3~0_combout ;
wire \my_slc|hex_driver4|WideOr2~0_combout ;
wire \my_slc|hex_driver4|WideOr1~0_combout ;
wire \my_slc|hex_driver4|WideOr0~0_combout ;
wire \my_slc|hex_driver5|WideOr6~0_combout ;
wire \my_slc|hex_driver5|WideOr5~0_combout ;
wire \my_slc|hex_driver5|WideOr4~0_combout ;
wire \my_slc|hex_driver5|WideOr3~0_combout ;
wire \my_slc|hex_driver5|WideOr2~0_combout ;
wire \my_slc|hex_driver5|WideOr1~0_combout ;
wire \my_slc|hex_driver5|WideOr0~0_combout ;
wire \my_slc|hex_driver6|WideOr6~0_combout ;
wire \my_slc|hex_driver6|WideOr5~0_combout ;
wire \my_slc|hex_driver6|WideOr4~0_combout ;
wire \my_slc|hex_driver6|WideOr3~0_combout ;
wire \my_slc|hex_driver6|WideOr2~0_combout ;
wire \my_slc|hex_driver6|WideOr1~0_combout ;
wire \my_slc|hex_driver6|WideOr0~0_combout ;
wire \my_slc|hex_driver7|WideOr6~0_combout ;
wire \my_slc|hex_driver7|WideOr5~0_combout ;
wire \my_slc|hex_driver7|WideOr4~0_combout ;
wire \my_slc|hex_driver7|WideOr3~0_combout ;
wire \my_slc|hex_driver7|WideOr2~0_combout ;
wire \my_slc|hex_driver7|WideOr1~0_combout ;
wire \my_slc|hex_driver7|WideOr0~0_combout ;
wire [15:0] \my_slc|memory_subsystem|hex_data ;
wire [15:0] \my_slc|regf|R3|out ;
wire [15:0] \my_slc|PCR|out ;
wire [15:0] \my_slc|regf|R7|out ;
wire [15:0] \my_slc|IRR|out ;
wire [15:0] \my_slc|regf|R5|out ;
wire [15:0] \my_slc|MARR|out ;
wire [15:0] \my_slc|regf|R6|out ;
wire [15:0] \my_slc|regf|R4|out ;
wire [15:0] \my_slc|regf|R2|out ;
wire [15:0] \my_slc|regf|R1|out ;
wire [15:0] \my_slc|regf|R0|out ;
wire [15:0] \my_slc|MDRR|out ;
wire [15:0] \my_slc|d0|data ;
wire [15:0] \my_slc|tr0|Data_read_buffer ;
wire [15:0] \my_slc|tr0|Data_write_buffer ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \Data[0]~output (
	.i(\my_slc|tr0|Data_write_buffer [0]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[0]~output .bus_hold = "false";
defparam \Data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \Data[1]~output (
	.i(\my_slc|tr0|Data_write_buffer [1]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[1]~output .bus_hold = "false";
defparam \Data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \Data[2]~output (
	.i(\my_slc|tr0|Data_write_buffer [2]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[2]~output .bus_hold = "false";
defparam \Data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \Data[3]~output (
	.i(\my_slc|tr0|Data_write_buffer [3]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[3]~output .bus_hold = "false";
defparam \Data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \Data[4]~output (
	.i(\my_slc|tr0|Data_write_buffer [4]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[4]~output .bus_hold = "false";
defparam \Data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \Data[5]~output (
	.i(\my_slc|tr0|Data_write_buffer [5]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[5]~output .bus_hold = "false";
defparam \Data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \Data[6]~output (
	.i(\my_slc|tr0|Data_write_buffer [6]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[6]~output .bus_hold = "false";
defparam \Data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \Data[7]~output (
	.i(\my_slc|tr0|Data_write_buffer [7]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[7]~output .bus_hold = "false";
defparam \Data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \Data[8]~output (
	.i(\my_slc|tr0|Data_write_buffer [8]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[8]~output .bus_hold = "false";
defparam \Data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \Data[9]~output (
	.i(\my_slc|tr0|Data_write_buffer [9]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[9]~output .bus_hold = "false";
defparam \Data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \Data[10]~output (
	.i(\my_slc|tr0|Data_write_buffer [10]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[10]~output .bus_hold = "false";
defparam \Data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \Data[11]~output (
	.i(\my_slc|tr0|Data_write_buffer [11]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[11]~output .bus_hold = "false";
defparam \Data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \Data[12]~output (
	.i(\my_slc|tr0|Data_write_buffer [12]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[12]~output .bus_hold = "false";
defparam \Data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \Data[13]~output (
	.i(\my_slc|tr0|Data_write_buffer [13]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[13]~output .bus_hold = "false";
defparam \Data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \Data[14]~output (
	.i(\my_slc|tr0|Data_write_buffer [14]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[14]~output .bus_hold = "false";
defparam \Data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \Data[15]~output (
	.i(\my_slc|tr0|Data_write_buffer [15]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[15]~output .bus_hold = "false";
defparam \Data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LED[0]~output (
	.i(\my_slc|IRR|out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LED[1]~output (
	.i(\my_slc|IRR|out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LED[2]~output (
	.i(\my_slc|IRR|out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LED[3]~output (
	.i(\my_slc|IRR|out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LED[4]~output (
	.i(\my_slc|IRR|out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LED[5]~output (
	.i(\my_slc|IRR|out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LED[6]~output (
	.i(\my_slc|IRR|out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LED[7]~output (
	.i(\my_slc|IRR|out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LED[8]~output (
	.i(\my_slc|IRR|out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LED[9]~output (
	.i(\my_slc|IRR|out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LED[10]~output (
	.i(\my_slc|IRR|out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[10]~output .bus_hold = "false";
defparam \LED[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LED[11]~output (
	.i(\my_slc|IRR|out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[11]~output .bus_hold = "false";
defparam \LED[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\my_slc|hex_driver0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\my_slc|hex_driver0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\my_slc|hex_driver0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\my_slc|hex_driver0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\my_slc|hex_driver0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\my_slc|hex_driver0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\my_slc|hex_driver0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\my_slc|hex_driver1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\my_slc|hex_driver1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\my_slc|hex_driver1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\my_slc|hex_driver1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\my_slc|hex_driver1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\my_slc|hex_driver1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\my_slc|hex_driver1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\my_slc|hex_driver2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\my_slc|hex_driver2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\my_slc|hex_driver2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\my_slc|hex_driver2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\my_slc|hex_driver2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\my_slc|hex_driver2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(!\my_slc|hex_driver2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\my_slc|hex_driver3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\my_slc|hex_driver3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\my_slc|hex_driver3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\my_slc|hex_driver3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\my_slc|hex_driver3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\my_slc|hex_driver3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(!\my_slc|hex_driver3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(\my_slc|hex_driver4|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(\my_slc|hex_driver4|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(\my_slc|hex_driver4|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(\my_slc|hex_driver4|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(\my_slc|hex_driver4|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(\my_slc|hex_driver4|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(!\my_slc|hex_driver4|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(\my_slc|hex_driver5|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(\my_slc|hex_driver5|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(\my_slc|hex_driver5|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(\my_slc|hex_driver5|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(\my_slc|hex_driver5|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(\my_slc|hex_driver5|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(!\my_slc|hex_driver5|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(\my_slc|hex_driver6|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(\my_slc|hex_driver6|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(\my_slc|hex_driver6|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(\my_slc|hex_driver6|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(\my_slc|hex_driver6|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(\my_slc|hex_driver6|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(!\my_slc|hex_driver6|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(\my_slc|hex_driver7|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(\my_slc|hex_driver7|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(\my_slc|hex_driver7|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(\my_slc|hex_driver7|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(\my_slc|hex_driver7|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(\my_slc|hex_driver7|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(!\my_slc|hex_driver7|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \CE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CE~output_o ),
	.obar());
// synopsys translate_off
defparam \CE~output .bus_hold = "false";
defparam \CE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \UB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\UB~output_o ),
	.obar());
// synopsys translate_off
defparam \UB~output .bus_hold = "false";
defparam \UB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \LB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LB~output_o ),
	.obar());
// synopsys translate_off
defparam \LB~output .bus_hold = "false";
defparam \LB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \OE~output (
	.i(!\my_slc|state_controller|WideOr21~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OE~output_o ),
	.obar());
// synopsys translate_off
defparam \OE~output .bus_hold = "false";
defparam \OE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \WE~output (
	.i(!\my_slc|state_controller|Mem_WE~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WE~output_o ),
	.obar());
// synopsys translate_off
defparam \WE~output .bus_hold = "false";
defparam \WE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \ADDR[0]~output (
	.i(\my_slc|MARR|out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[0]~output .bus_hold = "false";
defparam \ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \ADDR[1]~output (
	.i(\my_slc|MARR|out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[1]~output .bus_hold = "false";
defparam \ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \ADDR[2]~output (
	.i(\my_slc|MARR|out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[2]~output .bus_hold = "false";
defparam \ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \ADDR[3]~output (
	.i(\my_slc|MARR|out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[3]~output .bus_hold = "false";
defparam \ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \ADDR[4]~output (
	.i(\my_slc|MARR|out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[4]~output .bus_hold = "false";
defparam \ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \ADDR[5]~output (
	.i(\my_slc|MARR|out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[5]~output .bus_hold = "false";
defparam \ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \ADDR[6]~output (
	.i(\my_slc|MARR|out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[6]~output .bus_hold = "false";
defparam \ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \ADDR[7]~output (
	.i(\my_slc|MARR|out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[7]~output .bus_hold = "false";
defparam \ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \ADDR[8]~output (
	.i(\my_slc|MARR|out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[8]~output .bus_hold = "false";
defparam \ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \ADDR[9]~output (
	.i(\my_slc|MARR|out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[9]~output .bus_hold = "false";
defparam \ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \ADDR[10]~output (
	.i(\my_slc|MARR|out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[10]~output .bus_hold = "false";
defparam \ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \ADDR[11]~output (
	.i(\my_slc|MARR|out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[11]~output .bus_hold = "false";
defparam \ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \ADDR[12]~output (
	.i(\my_slc|MARR|out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[12]~output .bus_hold = "false";
defparam \ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \ADDR[13]~output (
	.i(\my_slc|MARR|out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[13]~output .bus_hold = "false";
defparam \ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \ADDR[14]~output (
	.i(\my_slc|MARR|out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[14]~output .bus_hold = "false";
defparam \ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \ADDR[15]~output (
	.i(\my_slc|MARR|out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[15]~output .bus_hold = "false";
defparam \ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \ADDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[16]~output .bus_hold = "false";
defparam \ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \ADDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[17]~output .bus_hold = "false";
defparam \ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \ADDR[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[18]~output .bus_hold = "false";
defparam \ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \ADDR[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[19]~output .bus_hold = "false";
defparam \ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N8
cycloneive_lcell_comb \my_slc|state_controller|State~31 (
// Equation(s):
// \my_slc|state_controller|State~31_combout  = (\my_slc|state_controller|State.S_33_1~q  & \Reset~input_o )

	.dataa(\my_slc|state_controller|State.S_33_1~q ),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~31 .lut_mask = 16'hA0A0;
defparam \my_slc|state_controller|State~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y17_N9
dffeas \my_slc|state_controller|State.S_33_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_33_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_33_2 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_33_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N24
cycloneive_lcell_comb \my_slc|state_controller|State~46 (
// Equation(s):
// \my_slc|state_controller|State~46_combout  = (\my_slc|state_controller|State.S_33_2~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_33_2~q ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~46 .lut_mask = 16'hC0C0;
defparam \my_slc|state_controller|State~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y17_N25
dffeas \my_slc|state_controller|State.S_35 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_35~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_35 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N4
cycloneive_lcell_comb \my_slc|state_controller|State~48 (
// Equation(s):
// \my_slc|state_controller|State~48_combout  = (\Reset~input_o  & \my_slc|state_controller|State.S_35~q )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\my_slc|state_controller|State.S_35~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~48 .lut_mask = 16'hC0C0;
defparam \my_slc|state_controller|State~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y17_N5
dffeas \my_slc|state_controller|State.S_32 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_32 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N30
cycloneive_lcell_comb \my_slc|MARR|out[9]~0 (
// Equation(s):
// \my_slc|MARR|out[9]~0_combout  = (!\my_slc|state_controller|State.S_07_1~q  & !\my_slc|state_controller|State.S_06_1~q )

	.dataa(\my_slc|state_controller|State.S_07_1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_06_1~q ),
	.cin(gnd),
	.combout(\my_slc|MARR|out[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MARR|out[9]~0 .lut_mask = 16'h0055;
defparam \my_slc|MARR|out[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N2
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~4 (
// Equation(s):
// \my_slc|state_controller|Decoder0~4_combout  = (!\my_slc|IRR|out [15] & (!\my_slc|IRR|out [14] & (\my_slc|IRR|out [12] & !\my_slc|IRR|out [13])))

	.dataa(\my_slc|IRR|out [15]),
	.datab(\my_slc|IRR|out [14]),
	.datac(\my_slc|IRR|out [12]),
	.datad(\my_slc|IRR|out [13]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~4 .lut_mask = 16'h0010;
defparam \my_slc|state_controller|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N0
cycloneive_lcell_comb \my_slc|state_controller|State~41 (
// Equation(s):
// \my_slc|state_controller|State~41_combout  = (\my_slc|state_controller|State.S_32~q  & (\my_slc|state_controller|Decoder0~4_combout  & \Reset~input_o ))

	.dataa(\my_slc|state_controller|State.S_32~q ),
	.datab(\my_slc|state_controller|Decoder0~4_combout ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~41 .lut_mask = 16'h8080;
defparam \my_slc|state_controller|State~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N1
dffeas \my_slc|state_controller|State.S_01_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_01_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_01_1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_01_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N12
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~5 (
// Equation(s):
// \my_slc|state_controller|Decoder0~5_combout  = (!\my_slc|IRR|out [15] & (\my_slc|IRR|out [14] & (\my_slc|IRR|out [12] & !\my_slc|IRR|out [13])))

	.dataa(\my_slc|IRR|out [15]),
	.datab(\my_slc|IRR|out [14]),
	.datac(\my_slc|IRR|out [12]),
	.datad(\my_slc|IRR|out [13]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~5 .lut_mask = 16'h0040;
defparam \my_slc|state_controller|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N0
cycloneive_lcell_comb \my_slc|state_controller|State~42 (
// Equation(s):
// \my_slc|state_controller|State~42_combout  = (\my_slc|state_controller|State.S_32~q  & (\Reset~input_o  & \my_slc|state_controller|Decoder0~5_combout ))

	.dataa(\my_slc|state_controller|State.S_32~q ),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|state_controller|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~42 .lut_mask = 16'h8800;
defparam \my_slc|state_controller|State~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N1
dffeas \my_slc|state_controller|State.S_05 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_05~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_05 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_05 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N12
cycloneive_lcell_comb \my_slc|state_controller|WideOr29~0 (
// Equation(s):
// \my_slc|state_controller|WideOr29~0_combout  = (!\my_slc|state_controller|State.S_09~q  & (!\my_slc|state_controller|State.S_01_1~q  & !\my_slc|state_controller|State.S_05~q ))

	.dataa(\my_slc|state_controller|State.S_09~q ),
	.datab(\my_slc|state_controller|State.S_01_1~q ),
	.datac(\my_slc|state_controller|State.S_05~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr29~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr29~0 .lut_mask = 16'h0101;
defparam \my_slc|state_controller|WideOr29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N24
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~7 (
// Equation(s):
// \my_slc|state_controller|Decoder0~7_combout  = (!\my_slc|IRR|out [15] & (\my_slc|IRR|out [14] & (!\my_slc|IRR|out [12] & !\my_slc|IRR|out [13])))

	.dataa(\my_slc|IRR|out [15]),
	.datab(\my_slc|IRR|out [14]),
	.datac(\my_slc|IRR|out [12]),
	.datad(\my_slc|IRR|out [13]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~7 .lut_mask = 16'h0004;
defparam \my_slc|state_controller|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N4
cycloneive_lcell_comb \my_slc|state_controller|State~45 (
// Equation(s):
// \my_slc|state_controller|State~45_combout  = (\my_slc|state_controller|Decoder0~7_combout  & (\my_slc|state_controller|State.S_32~q  & \Reset~input_o ))

	.dataa(gnd),
	.datab(\my_slc|state_controller|Decoder0~7_combout ),
	.datac(\my_slc|state_controller|State.S_32~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~45 .lut_mask = 16'hC000;
defparam \my_slc|state_controller|State~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N5
dffeas \my_slc|state_controller|State.S_04_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_04_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_04_1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_04_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N28
cycloneive_lcell_comb \my_slc|state_controller|WideOr27 (
// Equation(s):
// \my_slc|state_controller|WideOr27~combout  = (\my_slc|state_controller|State.S_06_4~q ) # ((\my_slc|state_controller|State.S_04_1~q ) # (!\my_slc|state_controller|WideOr29~0_combout ))

	.dataa(\my_slc|state_controller|State.S_06_4~q ),
	.datab(\my_slc|state_controller|WideOr29~0_combout ),
	.datac(\my_slc|state_controller|State.S_04_1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr27~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr27 .lut_mask = 16'hFBFB;
defparam \my_slc|state_controller|WideOr27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N28
cycloneive_lcell_comb \my_slc|regf|DR_in[2]~2 (
// Equation(s):
// \my_slc|regf|DR_in[2]~2_combout  = (\my_slc|IRR|out [11]) # ((\my_slc|state_controller|WideOr29~0_combout  & !\my_slc|state_controller|State.S_06_4~q ))

	.dataa(gnd),
	.datab(\my_slc|state_controller|WideOr29~0_combout ),
	.datac(\my_slc|IRR|out [11]),
	.datad(\my_slc|state_controller|State.S_06_4~q ),
	.cin(gnd),
	.combout(\my_slc|regf|DR_in[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|DR_in[2]~2 .lut_mask = 16'hF0FC;
defparam \my_slc|regf|DR_in[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N26
cycloneive_lcell_comb \my_slc|regf|Decoder7~7 (
// Equation(s):
// \my_slc|regf|Decoder7~7_combout  = (\my_slc|regf|DR_in[1]~1_combout  & (\my_slc|regf|DR_in[0]~0_combout  & (\my_slc|state_controller|WideOr27~combout  & !\my_slc|regf|DR_in[2]~2_combout )))

	.dataa(\my_slc|regf|DR_in[1]~1_combout ),
	.datab(\my_slc|regf|DR_in[0]~0_combout ),
	.datac(\my_slc|state_controller|WideOr27~combout ),
	.datad(\my_slc|regf|DR_in[2]~2_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Decoder7~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Decoder7~7 .lut_mask = 16'h0080;
defparam \my_slc|regf|Decoder7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N28
cycloneive_lcell_comb \my_slc|regf|R3|out[12]~0 (
// Equation(s):
// \my_slc|regf|R3|out[12]~0_combout  = (\my_slc|regf|Decoder7~7_combout ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\my_slc|regf|Decoder7~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|regf|R3|out[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|R3|out[12]~0 .lut_mask = 16'hF3F3;
defparam \my_slc|regf|R3|out[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y20_N29
dffeas \my_slc|regf|R3|out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|IRR|out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|regf|R3|out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R3|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R3|out[11] .is_wysiwyg = "true";
defparam \my_slc|regf|R3|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N16
cycloneive_lcell_comb \my_slc|regf|Decoder7~4 (
// Equation(s):
// \my_slc|regf|Decoder7~4_combout  = (\my_slc|regf|DR_in[1]~1_combout  & (!\my_slc|regf|DR_in[0]~0_combout  & (\my_slc|state_controller|WideOr27~combout  & !\my_slc|regf|DR_in[2]~2_combout )))

	.dataa(\my_slc|regf|DR_in[1]~1_combout ),
	.datab(\my_slc|regf|DR_in[0]~0_combout ),
	.datac(\my_slc|state_controller|WideOr27~combout ),
	.datad(\my_slc|regf|DR_in[2]~2_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Decoder7~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Decoder7~4 .lut_mask = 16'h0020;
defparam \my_slc|regf|Decoder7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N18
cycloneive_lcell_comb \my_slc|regf|R2|out[15]~0 (
// Equation(s):
// \my_slc|regf|R2|out[15]~0_combout  = (\my_slc|regf|Decoder7~4_combout ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|regf|Decoder7~4_combout ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|regf|R2|out[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|R2|out[15]~0 .lut_mask = 16'hCFCF;
defparam \my_slc|regf|R2|out[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y20_N23
dffeas \my_slc|regf|R2|out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R2|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R2|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R2|out[11] .is_wysiwyg = "true";
defparam \my_slc|regf|R2|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N6
cycloneive_lcell_comb \my_slc|IRR|out~0 (
// Equation(s):
// \my_slc|IRR|out~0_combout  = (\my_slc|d0|data [0] & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|d0|data [0]),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|IRR|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|IRR|out~0 .lut_mask = 16'hCC00;
defparam \my_slc|IRR|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N30
cycloneive_lcell_comb \my_slc|IRR|out[10]~1 (
// Equation(s):
// \my_slc|IRR|out[10]~1_combout  = (\my_slc|state_controller|State.S_35~q ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_35~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|IRR|out[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|IRR|out[10]~1 .lut_mask = 16'hF0FF;
defparam \my_slc|IRR|out[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y22_N17
dffeas \my_slc|IRR|out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|IRR|out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|IRR|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|IRR|out[0] .is_wysiwyg = "true";
defparam \my_slc|IRR|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y20_N7
dffeas \my_slc|regf|R2|out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R2|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R2|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R2|out[0] .is_wysiwyg = "true";
defparam \my_slc|regf|R2|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y20_N11
dffeas \my_slc|regf|R0|out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R0|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R0|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R0|out[0] .is_wysiwyg = "true";
defparam \my_slc|regf|R0|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N20
cycloneive_lcell_comb \my_slc|regf|Decoder7~5 (
// Equation(s):
// \my_slc|regf|Decoder7~5_combout  = (!\my_slc|regf|DR_in[1]~1_combout  & (\my_slc|regf|DR_in[0]~0_combout  & (\my_slc|state_controller|WideOr27~combout  & !\my_slc|regf|DR_in[2]~2_combout )))

	.dataa(\my_slc|regf|DR_in[1]~1_combout ),
	.datab(\my_slc|regf|DR_in[0]~0_combout ),
	.datac(\my_slc|state_controller|WideOr27~combout ),
	.datad(\my_slc|regf|DR_in[2]~2_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Decoder7~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Decoder7~5 .lut_mask = 16'h0040;
defparam \my_slc|regf|Decoder7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N10
cycloneive_lcell_comb \my_slc|regf|R1|out[15]~0 (
// Equation(s):
// \my_slc|regf|R1|out[15]~0_combout  = (\my_slc|regf|Decoder7~5_combout ) # (!\Reset~input_o )

	.dataa(\my_slc|regf|Decoder7~5_combout ),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|regf|R1|out[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|R1|out[15]~0 .lut_mask = 16'hBBBB;
defparam \my_slc|regf|R1|out[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y20_N25
dffeas \my_slc|regf|R1|out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R1|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R1|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R1|out[0] .is_wysiwyg = "true";
defparam \my_slc|regf|R1|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N24
cycloneive_lcell_comb \my_slc|regf|Mux15~2 (
// Equation(s):
// \my_slc|regf|Mux15~2_combout  = (\my_slc|regf|SR1_in[0]~0_combout  & (((\my_slc|regf|R1|out [0]) # (\my_slc|regf|SR1_in[1]~1_combout )))) # (!\my_slc|regf|SR1_in[0]~0_combout  & (\my_slc|regf|R0|out [0] & ((!\my_slc|regf|SR1_in[1]~1_combout ))))

	.dataa(\my_slc|regf|R0|out [0]),
	.datab(\my_slc|regf|SR1_in[0]~0_combout ),
	.datac(\my_slc|regf|R1|out [0]),
	.datad(\my_slc|regf|SR1_in[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux15~2 .lut_mask = 16'hCCE2;
defparam \my_slc|regf|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N16
cycloneive_lcell_comb \my_slc|regf|R3|out[0]~feeder (
// Equation(s):
// \my_slc|regf|R3|out[0]~feeder_combout  = \my_slc|IRR|out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|IRR|out~0_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|R3|out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|R3|out[0]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|regf|R3|out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y18_N17
dffeas \my_slc|regf|R3|out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|regf|R3|out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|regf|R3|out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R3|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R3|out[0] .is_wysiwyg = "true";
defparam \my_slc|regf|R3|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N8
cycloneive_lcell_comb \my_slc|regf|Mux15~3 (
// Equation(s):
// \my_slc|regf|Mux15~3_combout  = (\my_slc|regf|SR1_in[1]~1_combout  & ((\my_slc|regf|Mux15~2_combout  & ((\my_slc|regf|R3|out [0]))) # (!\my_slc|regf|Mux15~2_combout  & (\my_slc|regf|R2|out [0])))) # (!\my_slc|regf|SR1_in[1]~1_combout  & 
// (((\my_slc|regf|Mux15~2_combout ))))

	.dataa(\my_slc|regf|R2|out [0]),
	.datab(\my_slc|regf|SR1_in[1]~1_combout ),
	.datac(\my_slc|regf|Mux15~2_combout ),
	.datad(\my_slc|regf|R3|out [0]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux15~3 .lut_mask = 16'hF838;
defparam \my_slc|regf|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y22_N21
dffeas \my_slc|regf|R4|out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R4|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R4|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R4|out[0] .is_wysiwyg = "true";
defparam \my_slc|regf|R4|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N24
cycloneive_lcell_comb \my_slc|regf|R6|out[0]~feeder (
// Equation(s):
// \my_slc|regf|R6|out[0]~feeder_combout  = \my_slc|IRR|out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|IRR|out~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|regf|R6|out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|R6|out[0]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|regf|R6|out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N12
cycloneive_lcell_comb \my_slc|regf|Decoder7~1 (
// Equation(s):
// \my_slc|regf|Decoder7~1_combout  = (\my_slc|regf|DR_in[1]~1_combout  & (!\my_slc|regf|DR_in[0]~0_combout  & (\my_slc|state_controller|WideOr27~combout  & \my_slc|regf|DR_in[2]~2_combout )))

	.dataa(\my_slc|regf|DR_in[1]~1_combout ),
	.datab(\my_slc|regf|DR_in[0]~0_combout ),
	.datac(\my_slc|state_controller|WideOr27~combout ),
	.datad(\my_slc|regf|DR_in[2]~2_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Decoder7~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Decoder7~1 .lut_mask = 16'h2000;
defparam \my_slc|regf|Decoder7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N14
cycloneive_lcell_comb \my_slc|regf|R6|out[11]~0 (
// Equation(s):
// \my_slc|regf|R6|out[11]~0_combout  = (\my_slc|regf|Decoder7~1_combout ) # (!\Reset~input_o )

	.dataa(\my_slc|regf|Decoder7~1_combout ),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|regf|R6|out[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|R6|out[11]~0 .lut_mask = 16'hAFAF;
defparam \my_slc|regf|R6|out[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N25
dffeas \my_slc|regf|R6|out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|regf|R6|out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|regf|R6|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R6|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R6|out[0] .is_wysiwyg = "true";
defparam \my_slc|regf|R6|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N10
cycloneive_lcell_comb \my_slc|regf|Mux15~0 (
// Equation(s):
// \my_slc|regf|Mux15~0_combout  = (\my_slc|regf|SR1_in[0]~0_combout  & (((\my_slc|regf|SR1_in[1]~1_combout )))) # (!\my_slc|regf|SR1_in[0]~0_combout  & ((\my_slc|regf|SR1_in[1]~1_combout  & ((\my_slc|regf|R6|out [0]))) # (!\my_slc|regf|SR1_in[1]~1_combout  
// & (\my_slc|regf|R4|out [0]))))

	.dataa(\my_slc|regf|SR1_in[0]~0_combout ),
	.datab(\my_slc|regf|R4|out [0]),
	.datac(\my_slc|regf|SR1_in[1]~1_combout ),
	.datad(\my_slc|regf|R6|out [0]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux15~0 .lut_mask = 16'hF4A4;
defparam \my_slc|regf|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N24
cycloneive_lcell_comb \my_slc|regf|Decoder7~0 (
// Equation(s):
// \my_slc|regf|Decoder7~0_combout  = (!\my_slc|regf|DR_in[1]~1_combout  & (\my_slc|regf|DR_in[0]~0_combout  & (\my_slc|state_controller|WideOr27~combout  & \my_slc|regf|DR_in[2]~2_combout )))

	.dataa(\my_slc|regf|DR_in[1]~1_combout ),
	.datab(\my_slc|regf|DR_in[0]~0_combout ),
	.datac(\my_slc|state_controller|WideOr27~combout ),
	.datad(\my_slc|regf|DR_in[2]~2_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Decoder7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Decoder7~0 .lut_mask = 16'h4000;
defparam \my_slc|regf|Decoder7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N10
cycloneive_lcell_comb \my_slc|regf|R5|out[13]~0 (
// Equation(s):
// \my_slc|regf|R5|out[13]~0_combout  = (\my_slc|regf|Decoder7~0_combout ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|regf|Decoder7~0_combout ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|regf|R5|out[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|R5|out[13]~0 .lut_mask = 16'hCFCF;
defparam \my_slc|regf|R5|out[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y20_N17
dffeas \my_slc|regf|R5|out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R5|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R5|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R5|out[0] .is_wysiwyg = "true";
defparam \my_slc|regf|R5|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N4
cycloneive_lcell_comb \my_slc|regf|Decoder7~3 (
// Equation(s):
// \my_slc|regf|Decoder7~3_combout  = (\my_slc|regf|DR_in[1]~1_combout  & (\my_slc|regf|DR_in[0]~0_combout  & (\my_slc|state_controller|WideOr27~combout  & \my_slc|regf|DR_in[2]~2_combout )))

	.dataa(\my_slc|regf|DR_in[1]~1_combout ),
	.datab(\my_slc|regf|DR_in[0]~0_combout ),
	.datac(\my_slc|state_controller|WideOr27~combout ),
	.datad(\my_slc|regf|DR_in[2]~2_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Decoder7~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Decoder7~3 .lut_mask = 16'h8000;
defparam \my_slc|regf|Decoder7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N22
cycloneive_lcell_comb \my_slc|regf|R7|out[12]~0 (
// Equation(s):
// \my_slc|regf|R7|out[12]~0_combout  = (\my_slc|regf|Decoder7~3_combout ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\my_slc|regf|Decoder7~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|regf|R7|out[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|R7|out[12]~0 .lut_mask = 16'hF3F3;
defparam \my_slc|regf|R7|out[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y20_N19
dffeas \my_slc|regf|R7|out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R7|out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R7|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R7|out[0] .is_wysiwyg = "true";
defparam \my_slc|regf|R7|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N16
cycloneive_lcell_comb \my_slc|regf|Mux15~1 (
// Equation(s):
// \my_slc|regf|Mux15~1_combout  = (\my_slc|regf|Mux15~0_combout  & (((\my_slc|regf|R7|out [0])) # (!\my_slc|regf|SR1_in[0]~0_combout ))) # (!\my_slc|regf|Mux15~0_combout  & (\my_slc|regf|SR1_in[0]~0_combout  & (\my_slc|regf|R5|out [0])))

	.dataa(\my_slc|regf|Mux15~0_combout ),
	.datab(\my_slc|regf|SR1_in[0]~0_combout ),
	.datac(\my_slc|regf|R5|out [0]),
	.datad(\my_slc|regf|R7|out [0]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux15~1 .lut_mask = 16'hEA62;
defparam \my_slc|regf|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N0
cycloneive_lcell_comb \my_slc|Add1~0 (
// Equation(s):
// \my_slc|Add1~0_combout  = \my_slc|PCR|out [0] $ (VCC)
// \my_slc|Add1~1  = CARRY(\my_slc|PCR|out [0])

	.dataa(gnd),
	.datab(\my_slc|PCR|out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_slc|Add1~0_combout ),
	.cout(\my_slc|Add1~1 ));
// synopsys translate_off
defparam \my_slc|Add1~0 .lut_mask = 16'h33CC;
defparam \my_slc|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N10
cycloneive_lcell_comb \my_slc|Add1~2 (
// Equation(s):
// \my_slc|Add1~2_combout  = (!\my_slc|state_controller|State.S_12~q  & ((\my_slc|state_controller|Selector24~0_combout  & (\my_slc|ADDR_out[0]~0_combout )) # (!\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|Add1~0_combout )))))

	.dataa(\my_slc|ADDR_out[0]~0_combout ),
	.datab(\my_slc|state_controller|Selector24~0_combout ),
	.datac(\my_slc|state_controller|State.S_12~q ),
	.datad(\my_slc|Add1~0_combout ),
	.cin(gnd),
	.combout(\my_slc|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~2 .lut_mask = 16'h0B08;
defparam \my_slc|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N24
cycloneive_lcell_comb \my_slc|Add1~3 (
// Equation(s):
// \my_slc|Add1~3_combout  = (\my_slc|Add1~2_combout ) # ((\my_slc|state_controller|State.S_12~q  & \my_slc|d0|data [0]))

	.dataa(\my_slc|state_controller|State.S_12~q ),
	.datab(\my_slc|d0|data [0]),
	.datac(gnd),
	.datad(\my_slc|Add1~2_combout ),
	.cin(gnd),
	.combout(\my_slc|Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~3 .lut_mask = 16'hFF88;
defparam \my_slc|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N24
cycloneive_lcell_comb \my_slc|MARR|out[9]~1 (
// Equation(s):
// \my_slc|MARR|out[9]~1_combout  = (!\my_slc|state_controller|State.S_18~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_18~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|MARR|out[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MARR|out[9]~1 .lut_mask = 16'h3300;
defparam \my_slc|MARR|out[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N8
cycloneive_lcell_comb \my_slc|state_controller|State~36 (
// Equation(s):
// \my_slc|state_controller|State~36_combout  = (\my_slc|state_controller|State.S_04_1~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_04_1~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~36 .lut_mask = 16'hF000;
defparam \my_slc|state_controller|State~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N9
dffeas \my_slc|state_controller|State.S_04_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_04_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_04_2 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_04_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N10
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~0 (
// Equation(s):
// \my_slc|state_controller|Decoder0~0_combout  = (!\my_slc|IRR|out [15] & (!\my_slc|IRR|out [14] & (!\my_slc|IRR|out [12] & !\my_slc|IRR|out [13])))

	.dataa(\my_slc|IRR|out [15]),
	.datab(\my_slc|IRR|out [14]),
	.datac(\my_slc|IRR|out [12]),
	.datad(\my_slc|IRR|out [13]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~0 .lut_mask = 16'h0001;
defparam \my_slc|state_controller|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N10
cycloneive_lcell_comb \my_slc|state_controller|State~37 (
// Equation(s):
// \my_slc|state_controller|State~37_combout  = (\my_slc|state_controller|Decoder0~0_combout  & (\my_slc|state_controller|State.S_32~q  & \Reset~input_o ))

	.dataa(gnd),
	.datab(\my_slc|state_controller|Decoder0~0_combout ),
	.datac(\my_slc|state_controller|State.S_32~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~37 .lut_mask = 16'hC000;
defparam \my_slc|state_controller|State~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N11
dffeas \my_slc|state_controller|State.S_00 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_00 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N20
cycloneive_lcell_comb \my_slc|state_controller|ADDR2MUX[0]~0 (
// Equation(s):
// \my_slc|state_controller|ADDR2MUX[0]~0_combout  = (\my_slc|ben|BEN~q  & \my_slc|state_controller|State.S_00~q )

	.dataa(\my_slc|ben|BEN~q ),
	.datab(\my_slc|state_controller|State.S_00~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|ADDR2MUX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|ADDR2MUX[0]~0 .lut_mask = 16'h8888;
defparam \my_slc|state_controller|ADDR2MUX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N30
cycloneive_lcell_comb \my_slc|PCR|out[3]~0 (
// Equation(s):
// \my_slc|PCR|out[3]~0_combout  = ((\my_slc|state_controller|State.S_12~q ) # ((\my_slc|state_controller|State.S_04_2~q ) # (\my_slc|state_controller|ADDR2MUX[0]~0_combout ))) # (!\my_slc|MARR|out[9]~1_combout )

	.dataa(\my_slc|MARR|out[9]~1_combout ),
	.datab(\my_slc|state_controller|State.S_12~q ),
	.datac(\my_slc|state_controller|State.S_04_2~q ),
	.datad(\my_slc|state_controller|ADDR2MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|PCR|out[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|PCR|out[3]~0 .lut_mask = 16'hFFFD;
defparam \my_slc|PCR|out[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y18_N25
dffeas \my_slc|PCR|out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|Add1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\my_slc|PCR|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|PCR|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|PCR|out[0] .is_wysiwyg = "true";
defparam \my_slc|PCR|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N28
cycloneive_lcell_comb \my_slc|ADDR1_out[0]~0 (
// Equation(s):
// \my_slc|ADDR1_out[0]~0_combout  = (\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|PCR|out [0]))) # (!\my_slc|state_controller|Selector24~0_combout  & (!\my_slc|regf|SR1_in[2]~2_combout ))

	.dataa(\my_slc|regf|SR1_in[2]~2_combout ),
	.datab(gnd),
	.datac(\my_slc|PCR|out [0]),
	.datad(\my_slc|state_controller|Selector24~0_combout ),
	.cin(gnd),
	.combout(\my_slc|ADDR1_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|ADDR1_out[0]~0 .lut_mask = 16'hF055;
defparam \my_slc|ADDR1_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N30
cycloneive_lcell_comb \my_slc|ADDR1_out[0]~1 (
// Equation(s):
// \my_slc|ADDR1_out[0]~1_combout  = (\my_slc|state_controller|Selector24~0_combout  & (((\my_slc|ADDR1_out[0]~0_combout )))) # (!\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|ADDR1_out[0]~0_combout  & (\my_slc|regf|Mux15~3_combout )) # 
// (!\my_slc|ADDR1_out[0]~0_combout  & ((\my_slc|regf|Mux15~1_combout )))))

	.dataa(\my_slc|regf|Mux15~3_combout ),
	.datab(\my_slc|regf|Mux15~1_combout ),
	.datac(\my_slc|state_controller|Selector24~0_combout ),
	.datad(\my_slc|ADDR1_out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|ADDR1_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|ADDR1_out[0]~1 .lut_mask = 16'hFA0C;
defparam \my_slc|ADDR1_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N0
cycloneive_lcell_comb \my_slc|ADDR_out[0]~0 (
// Equation(s):
// \my_slc|ADDR_out[0]~0_combout  = (\my_slc|IRR|out [0] & (\my_slc|ADDR1_out[0]~1_combout  $ (VCC))) # (!\my_slc|IRR|out [0] & (\my_slc|ADDR1_out[0]~1_combout  & VCC))
// \my_slc|ADDR_out[0]~1  = CARRY((\my_slc|IRR|out [0] & \my_slc|ADDR1_out[0]~1_combout ))

	.dataa(\my_slc|IRR|out [0]),
	.datab(\my_slc|ADDR1_out[0]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_slc|ADDR_out[0]~0_combout ),
	.cout(\my_slc|ADDR_out[0]~1 ));
// synopsys translate_off
defparam \my_slc|ADDR_out[0]~0 .lut_mask = 16'h6688;
defparam \my_slc|ADDR_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N24
cycloneive_lcell_comb \my_slc|regf|Mux15~4 (
// Equation(s):
// \my_slc|regf|Mux15~4_combout  = (\my_slc|regf|SR1_in[2]~2_combout  & ((\my_slc|regf|Mux15~1_combout ))) # (!\my_slc|regf|SR1_in[2]~2_combout  & (\my_slc|regf|Mux15~3_combout ))

	.dataa(\my_slc|regf|Mux15~3_combout ),
	.datab(gnd),
	.datac(\my_slc|regf|SR1_in[2]~2_combout ),
	.datad(\my_slc|regf|Mux15~1_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux15~4 .lut_mask = 16'hFA0A;
defparam \my_slc|regf|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N18
cycloneive_lcell_comb \my_slc|state_controller|State~44 (
// Equation(s):
// \my_slc|state_controller|State~44_combout  = (\my_slc|state_controller|State.S_07_1~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_07_1~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~44 .lut_mask = 16'hF000;
defparam \my_slc|state_controller|State~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N19
dffeas \my_slc|state_controller|State.S_07_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_07_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_07_2 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_07_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N8
cycloneive_lcell_comb \my_slc|state_controller|WideOr25 (
// Equation(s):
// \my_slc|state_controller|WideOr25~combout  = (\my_slc|state_controller|State.S_05~q ) # ((\my_slc|state_controller|State.S_12~q ) # (\my_slc|state_controller|State.S_07_2~q ))

	.dataa(\my_slc|state_controller|State.S_05~q ),
	.datab(\my_slc|state_controller|State.S_12~q ),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_07_2~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr25~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr25 .lut_mask = 16'hFFEE;
defparam \my_slc|state_controller|WideOr25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y19_N15
dffeas \my_slc|IRR|out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|IRR|out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|IRR|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|IRR|out[3] .is_wysiwyg = "true";
defparam \my_slc|IRR|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y22_N19
dffeas \my_slc|regf|R7|out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R7|out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R7|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R7|out[3] .is_wysiwyg = "true";
defparam \my_slc|regf|R7|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y22_N17
dffeas \my_slc|regf|R5|out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R5|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R5|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R5|out[3] .is_wysiwyg = "true";
defparam \my_slc|regf|R5|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N0
cycloneive_lcell_comb \my_slc|regf|R6|out[3]~feeder (
// Equation(s):
// \my_slc|regf|R6|out[3]~feeder_combout  = \my_slc|IRR|out~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|IRR|out~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|regf|R6|out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|R6|out[3]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|regf|R6|out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N1
dffeas \my_slc|regf|R6|out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|regf|R6|out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|regf|R6|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R6|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R6|out[3] .is_wysiwyg = "true";
defparam \my_slc|regf|R6|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N18
cycloneive_lcell_comb \my_slc|SR2_muxo[3]~17 (
// Equation(s):
// \my_slc|SR2_muxo[3]~17_combout  = (\my_slc|IRR|out [1] & ((\my_slc|regf|R6|out [3]) # ((\my_slc|IRR|out [0])))) # (!\my_slc|IRR|out [1] & (((\my_slc|regf|R4|out [3] & !\my_slc|IRR|out [0]))))

	.dataa(\my_slc|IRR|out [1]),
	.datab(\my_slc|regf|R6|out [3]),
	.datac(\my_slc|regf|R4|out [3]),
	.datad(\my_slc|IRR|out [0]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[3]~17 .lut_mask = 16'hAAD8;
defparam \my_slc|SR2_muxo[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N16
cycloneive_lcell_comb \my_slc|SR2_muxo[3]~18 (
// Equation(s):
// \my_slc|SR2_muxo[3]~18_combout  = (\my_slc|IRR|out [0] & ((\my_slc|SR2_muxo[3]~17_combout  & (\my_slc|regf|R7|out [3])) # (!\my_slc|SR2_muxo[3]~17_combout  & ((\my_slc|regf|R5|out [3]))))) # (!\my_slc|IRR|out [0] & (((\my_slc|SR2_muxo[3]~17_combout ))))

	.dataa(\my_slc|IRR|out [0]),
	.datab(\my_slc|regf|R7|out [3]),
	.datac(\my_slc|regf|R5|out [3]),
	.datad(\my_slc|SR2_muxo[3]~17_combout ),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[3]~18 .lut_mask = 16'hDDA0;
defparam \my_slc|SR2_muxo[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N22
cycloneive_lcell_comb \my_slc|state_controller|WideOr25~0 (
// Equation(s):
// \my_slc|state_controller|WideOr25~0_combout  = (!\my_slc|state_controller|State.S_07_2~q  & !\my_slc|state_controller|State.S_12~q )

	.dataa(\my_slc|state_controller|State.S_07_2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_12~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr25~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr25~0 .lut_mask = 16'h0055;
defparam \my_slc|state_controller|WideOr25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N16
cycloneive_lcell_comb \my_slc|d0|data[12]~7 (
// Equation(s):
// \my_slc|d0|data[12]~7_combout  = (!\my_slc|state_controller|State.S_35~q  & (!\my_slc|state_controller|State.S_06_4~q  & ((!\my_slc|state_controller|WideOr25~0_combout ) # (!\my_slc|state_controller|WideOr29~0_combout ))))

	.dataa(\my_slc|state_controller|State.S_35~q ),
	.datab(\my_slc|state_controller|WideOr29~0_combout ),
	.datac(\my_slc|state_controller|State.S_06_4~q ),
	.datad(\my_slc|state_controller|WideOr25~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[12]~7 .lut_mask = 16'h0105;
defparam \my_slc|d0|data[12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N2
cycloneive_lcell_comb \my_slc|d0|data[12]~8 (
// Equation(s):
// \my_slc|d0|data[12]~8_combout  = (\my_slc|state_controller|State.S_18~q ) # ((\my_slc|state_controller|State.S_04_1~q ) # (\my_slc|d0|data[12]~7_combout ))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_18~q ),
	.datac(\my_slc|state_controller|State.S_04_1~q ),
	.datad(\my_slc|d0|data[12]~7_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[12]~8 .lut_mask = 16'hFFFC;
defparam \my_slc|d0|data[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N2
cycloneive_lcell_comb \my_slc|state_controller|State~34 (
// Equation(s):
// \my_slc|state_controller|State~34_combout  = (\my_slc|state_controller|State.S_07_2~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_07_2~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~34 .lut_mask = 16'hCC00;
defparam \my_slc|state_controller|State~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N3
dffeas \my_slc|state_controller|State.S_07_3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_07_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_07_3 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_07_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N28
cycloneive_lcell_comb \my_slc|state_controller|State~35 (
// Equation(s):
// \my_slc|state_controller|State~35_combout  = (\my_slc|state_controller|State.S_07_3~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_07_3~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~35 .lut_mask = 16'hCC00;
defparam \my_slc|state_controller|State~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N29
dffeas \my_slc|state_controller|State.S_07_4 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_07_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_07_4 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_07_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N12
cycloneive_lcell_comb \my_slc|MDRR|out~38 (
// Equation(s):
// \my_slc|MDRR|out~38_combout  = (!\my_slc|state_controller|State.S_07_4~q  & (!\my_slc|state_controller|State.S_07_3~q  & \my_slc|state_controller|WideOr21~combout ))

	.dataa(\my_slc|state_controller|State.S_07_4~q ),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_07_3~q ),
	.datad(\my_slc|state_controller|WideOr21~combout ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~38 .lut_mask = 16'h0500;
defparam \my_slc|MDRR|out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N2
cycloneive_lcell_comb \my_slc|MARR|out[2]~feeder (
// Equation(s):
// \my_slc|MARR|out[2]~feeder_combout  = \my_slc|IRR|out~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|IRR|out~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|MARR|out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MARR|out[2]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|MARR|out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N10
cycloneive_lcell_comb \my_slc|MARR|out[9]~2 (
// Equation(s):
// \my_slc|MARR|out[9]~2_combout  = (\my_slc|state_controller|State.S_06_1~q ) # ((\my_slc|state_controller|State.S_18~q ) # ((\my_slc|state_controller|State.S_07_1~q ) # (!\Reset~input_o )))

	.dataa(\my_slc|state_controller|State.S_06_1~q ),
	.datab(\my_slc|state_controller|State.S_18~q ),
	.datac(\my_slc|state_controller|State.S_07_1~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|MARR|out[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MARR|out[9]~2 .lut_mask = 16'hFEFF;
defparam \my_slc|MARR|out[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N3
dffeas \my_slc|MARR|out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MARR|out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MARR|out[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MARR|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MARR|out[2] .is_wysiwyg = "true";
defparam \my_slc|MARR|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N24
cycloneive_lcell_comb \my_slc|MARR|out[0]~feeder (
// Equation(s):
// \my_slc|MARR|out[0]~feeder_combout  = \my_slc|IRR|out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|IRR|out~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|MARR|out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MARR|out[0]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|MARR|out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y18_N25
dffeas \my_slc|MARR|out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MARR|out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MARR|out[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MARR|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MARR|out[0] .is_wysiwyg = "true";
defparam \my_slc|MARR|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N13
dffeas \my_slc|MARR|out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|MARR|out[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MARR|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MARR|out[3] .is_wysiwyg = "true";
defparam \my_slc|MARR|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N16
cycloneive_lcell_comb \my_slc|MARR|out[1]~feeder (
// Equation(s):
// \my_slc|MARR|out[1]~feeder_combout  = \my_slc|IRR|out~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|IRR|out~2_combout ),
	.cin(gnd),
	.combout(\my_slc|MARR|out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MARR|out[1]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|MARR|out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N17
dffeas \my_slc|MARR|out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MARR|out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MARR|out[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MARR|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MARR|out[1] .is_wysiwyg = "true";
defparam \my_slc|MARR|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N12
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~0 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~0_combout  = (\my_slc|MARR|out [2] & (\my_slc|MARR|out [0] & (\my_slc|MARR|out [3] & \my_slc|MARR|out [1])))

	.dataa(\my_slc|MARR|out [2]),
	.datab(\my_slc|MARR|out [0]),
	.datac(\my_slc|MARR|out [3]),
	.datad(\my_slc|MARR|out [1]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~0 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N14
cycloneive_lcell_comb \my_slc|MARR|out[12]~feeder (
// Equation(s):
// \my_slc|MARR|out[12]~feeder_combout  = \my_slc|MARR|out~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|MARR|out~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|MARR|out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MARR|out[12]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|MARR|out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N15
dffeas \my_slc|MARR|out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MARR|out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MARR|out[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MARR|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MARR|out[12] .is_wysiwyg = "true";
defparam \my_slc|MARR|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N18
cycloneive_lcell_comb \my_slc|MARR|out[14]~feeder (
// Equation(s):
// \my_slc|MARR|out[14]~feeder_combout  = \my_slc|MARR|out~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|MARR|out~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|MARR|out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MARR|out[14]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|MARR|out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N19
dffeas \my_slc|MARR|out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MARR|out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MARR|out[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MARR|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MARR|out[14] .is_wysiwyg = "true";
defparam \my_slc|MARR|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N21
dffeas \my_slc|MARR|out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|MARR|out[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MARR|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MARR|out[15] .is_wysiwyg = "true";
defparam \my_slc|MARR|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N0
cycloneive_lcell_comb \my_slc|MARR|out[13]~feeder (
// Equation(s):
// \my_slc|MARR|out[13]~feeder_combout  = \my_slc|MARR|out~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|MARR|out~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|MARR|out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MARR|out[13]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|MARR|out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N1
dffeas \my_slc|MARR|out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MARR|out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MARR|out[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MARR|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MARR|out[13] .is_wysiwyg = "true";
defparam \my_slc|MARR|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N20
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~3 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~3_combout  = (\my_slc|MARR|out [12] & (\my_slc|MARR|out [14] & (\my_slc|MARR|out [15] & \my_slc|MARR|out [13])))

	.dataa(\my_slc|MARR|out [12]),
	.datab(\my_slc|MARR|out [14]),
	.datac(\my_slc|MARR|out [15]),
	.datad(\my_slc|MARR|out [13]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~3 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N10
cycloneive_lcell_comb \my_slc|MARR|out[10]~feeder (
// Equation(s):
// \my_slc|MARR|out[10]~feeder_combout  = \my_slc|IRR|out~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|IRR|out~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|MARR|out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MARR|out[10]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|MARR|out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N11
dffeas \my_slc|MARR|out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MARR|out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MARR|out[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MARR|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MARR|out[10] .is_wysiwyg = "true";
defparam \my_slc|MARR|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N8
cycloneive_lcell_comb \my_slc|MARR|out[9]~feeder (
// Equation(s):
// \my_slc|MARR|out[9]~feeder_combout  = \my_slc|IRR|out~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|IRR|out~10_combout ),
	.cin(gnd),
	.combout(\my_slc|MARR|out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MARR|out[9]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|MARR|out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N9
dffeas \my_slc|MARR|out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MARR|out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MARR|out[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MARR|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MARR|out[9] .is_wysiwyg = "true";
defparam \my_slc|MARR|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N5
dffeas \my_slc|MARR|out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|MARR|out[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MARR|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MARR|out[11] .is_wysiwyg = "true";
defparam \my_slc|MARR|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N6
cycloneive_lcell_comb \my_slc|MARR|out[8]~feeder (
// Equation(s):
// \my_slc|MARR|out[8]~feeder_combout  = \my_slc|IRR|out~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|IRR|out~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|MARR|out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MARR|out[8]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|MARR|out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N7
dffeas \my_slc|MARR|out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MARR|out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MARR|out[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MARR|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MARR|out[8] .is_wysiwyg = "true";
defparam \my_slc|MARR|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N4
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~2 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~2_combout  = (\my_slc|MARR|out [10] & (\my_slc|MARR|out [9] & (\my_slc|MARR|out [11] & \my_slc|MARR|out [8])))

	.dataa(\my_slc|MARR|out [10]),
	.datab(\my_slc|MARR|out [9]),
	.datac(\my_slc|MARR|out [11]),
	.datad(\my_slc|MARR|out [8]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~2 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N22
cycloneive_lcell_comb \my_slc|MARR|out[4]~feeder (
// Equation(s):
// \my_slc|MARR|out[4]~feeder_combout  = \my_slc|IRR|out~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|IRR|out~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|MARR|out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MARR|out[4]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|MARR|out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N23
dffeas \my_slc|MARR|out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MARR|out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MARR|out[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MARR|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MARR|out[4] .is_wysiwyg = "true";
defparam \my_slc|MARR|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N24
cycloneive_lcell_comb \my_slc|MARR|out[5]~feeder (
// Equation(s):
// \my_slc|MARR|out[5]~feeder_combout  = \my_slc|IRR|out~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|IRR|out~6_combout ),
	.cin(gnd),
	.combout(\my_slc|MARR|out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MARR|out[5]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|MARR|out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N25
dffeas \my_slc|MARR|out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MARR|out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MARR|out[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MARR|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MARR|out[5] .is_wysiwyg = "true";
defparam \my_slc|MARR|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y19_N29
dffeas \my_slc|MARR|out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|MARR|out[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MARR|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MARR|out[7] .is_wysiwyg = "true";
defparam \my_slc|MARR|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y22_N27
dffeas \my_slc|regf|R7|out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R7|out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R7|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R7|out[6] .is_wysiwyg = "true";
defparam \my_slc|regf|R7|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N22
cycloneive_lcell_comb \my_slc|regf|R5|out[6]~feeder (
// Equation(s):
// \my_slc|regf|R5|out[6]~feeder_combout  = \my_slc|IRR|out~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|IRR|out~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|regf|R5|out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|R5|out[6]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|regf|R5|out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y22_N23
dffeas \my_slc|regf|R5|out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|regf|R5|out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|regf|R5|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R5|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R5|out[6] .is_wysiwyg = "true";
defparam \my_slc|regf|R5|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N14
cycloneive_lcell_comb \my_slc|regf|R6|out[6]~feeder (
// Equation(s):
// \my_slc|regf|R6|out[6]~feeder_combout  = \my_slc|IRR|out~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|IRR|out~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|regf|R6|out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|R6|out[6]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|regf|R6|out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N15
dffeas \my_slc|regf|R6|out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|regf|R6|out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|regf|R6|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R6|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R6|out[6] .is_wysiwyg = "true";
defparam \my_slc|regf|R6|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y22_N1
dffeas \my_slc|regf|R4|out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R4|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R4|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R4|out[6] .is_wysiwyg = "true";
defparam \my_slc|regf|R4|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N24
cycloneive_lcell_comb \my_slc|regf|Mux9~0 (
// Equation(s):
// \my_slc|regf|Mux9~0_combout  = (\my_slc|regf|SR1_in[0]~0_combout  & (\my_slc|regf|SR1_in[1]~1_combout )) # (!\my_slc|regf|SR1_in[0]~0_combout  & ((\my_slc|regf|SR1_in[1]~1_combout  & (\my_slc|regf|R6|out [6])) # (!\my_slc|regf|SR1_in[1]~1_combout  & 
// ((\my_slc|regf|R4|out [6])))))

	.dataa(\my_slc|regf|SR1_in[0]~0_combout ),
	.datab(\my_slc|regf|SR1_in[1]~1_combout ),
	.datac(\my_slc|regf|R6|out [6]),
	.datad(\my_slc|regf|R4|out [6]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux9~0 .lut_mask = 16'hD9C8;
defparam \my_slc|regf|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N24
cycloneive_lcell_comb \my_slc|regf|Mux9~1 (
// Equation(s):
// \my_slc|regf|Mux9~1_combout  = (\my_slc|regf|SR1_in[0]~0_combout  & ((\my_slc|regf|Mux9~0_combout  & (\my_slc|regf|R7|out [6])) # (!\my_slc|regf|Mux9~0_combout  & ((\my_slc|regf|R5|out [6]))))) # (!\my_slc|regf|SR1_in[0]~0_combout  & 
// (((\my_slc|regf|Mux9~0_combout ))))

	.dataa(\my_slc|regf|R7|out [6]),
	.datab(\my_slc|regf|SR1_in[0]~0_combout ),
	.datac(\my_slc|regf|R5|out [6]),
	.datad(\my_slc|regf|Mux9~0_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux9~1 .lut_mask = 16'hBBC0;
defparam \my_slc|regf|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N19
dffeas \my_slc|regf|R3|out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|IRR|out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|regf|R3|out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R3|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R3|out[6] .is_wysiwyg = "true";
defparam \my_slc|regf|R3|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y21_N25
dffeas \my_slc|regf|R2|out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R2|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R2|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R2|out[6] .is_wysiwyg = "true";
defparam \my_slc|regf|R2|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y21_N29
dffeas \my_slc|regf|R1|out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R1|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R1|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R1|out[6] .is_wysiwyg = "true";
defparam \my_slc|regf|R1|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y21_N23
dffeas \my_slc|regf|R0|out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R0|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R0|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R0|out[6] .is_wysiwyg = "true";
defparam \my_slc|regf|R0|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N28
cycloneive_lcell_comb \my_slc|regf|Mux9~2 (
// Equation(s):
// \my_slc|regf|Mux9~2_combout  = (\my_slc|regf|SR1_in[1]~1_combout  & (\my_slc|regf|SR1_in[0]~0_combout )) # (!\my_slc|regf|SR1_in[1]~1_combout  & ((\my_slc|regf|SR1_in[0]~0_combout  & (\my_slc|regf|R1|out [6])) # (!\my_slc|regf|SR1_in[0]~0_combout  & 
// ((\my_slc|regf|R0|out [6])))))

	.dataa(\my_slc|regf|SR1_in[1]~1_combout ),
	.datab(\my_slc|regf|SR1_in[0]~0_combout ),
	.datac(\my_slc|regf|R1|out [6]),
	.datad(\my_slc|regf|R0|out [6]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux9~2 .lut_mask = 16'hD9C8;
defparam \my_slc|regf|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N8
cycloneive_lcell_comb \my_slc|regf|Mux9~3 (
// Equation(s):
// \my_slc|regf|Mux9~3_combout  = (\my_slc|regf|SR1_in[1]~1_combout  & ((\my_slc|regf|Mux9~2_combout  & (\my_slc|regf|R3|out [6])) # (!\my_slc|regf|Mux9~2_combout  & ((\my_slc|regf|R2|out [6]))))) # (!\my_slc|regf|SR1_in[1]~1_combout  & 
// (((\my_slc|regf|Mux9~2_combout ))))

	.dataa(\my_slc|regf|SR1_in[1]~1_combout ),
	.datab(\my_slc|regf|R3|out [6]),
	.datac(\my_slc|regf|R2|out [6]),
	.datad(\my_slc|regf|Mux9~2_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux9~3 .lut_mask = 16'hDDA0;
defparam \my_slc|regf|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N18
cycloneive_lcell_comb \my_slc|regf|Mux9~4 (
// Equation(s):
// \my_slc|regf|Mux9~4_combout  = (\my_slc|regf|SR1_in[2]~2_combout  & (\my_slc|regf|Mux9~1_combout )) # (!\my_slc|regf|SR1_in[2]~2_combout  & ((\my_slc|regf|Mux9~3_combout )))

	.dataa(gnd),
	.datab(\my_slc|regf|SR1_in[2]~2_combout ),
	.datac(\my_slc|regf|Mux9~1_combout ),
	.datad(\my_slc|regf|Mux9~3_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux9~4 .lut_mask = 16'hF3C0;
defparam \my_slc|regf|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N10
cycloneive_lcell_comb \my_slc|Add1~20 (
// Equation(s):
// \my_slc|Add1~20_combout  = (\my_slc|PCR|out [5] & (!\my_slc|Add1~17 )) # (!\my_slc|PCR|out [5] & ((\my_slc|Add1~17 ) # (GND)))
// \my_slc|Add1~21  = CARRY((!\my_slc|Add1~17 ) # (!\my_slc|PCR|out [5]))

	.dataa(\my_slc|PCR|out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|Add1~17 ),
	.combout(\my_slc|Add1~20_combout ),
	.cout(\my_slc|Add1~21 ));
// synopsys translate_off
defparam \my_slc|Add1~20 .lut_mask = 16'h5A5F;
defparam \my_slc|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N12
cycloneive_lcell_comb \my_slc|Add1~24 (
// Equation(s):
// \my_slc|Add1~24_combout  = (\my_slc|PCR|out [6] & (\my_slc|Add1~21  $ (GND))) # (!\my_slc|PCR|out [6] & (!\my_slc|Add1~21  & VCC))
// \my_slc|Add1~25  = CARRY((\my_slc|PCR|out [6] & !\my_slc|Add1~21 ))

	.dataa(gnd),
	.datab(\my_slc|PCR|out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|Add1~21 ),
	.combout(\my_slc|Add1~24_combout ),
	.cout(\my_slc|Add1~25 ));
// synopsys translate_off
defparam \my_slc|Add1~24 .lut_mask = 16'hC30C;
defparam \my_slc|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N14
cycloneive_lcell_comb \my_slc|Add1~26 (
// Equation(s):
// \my_slc|Add1~26_combout  = (!\my_slc|state_controller|State.S_12~q  & ((\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|ADDR_out[6]~12_combout ))) # (!\my_slc|state_controller|Selector24~0_combout  & (\my_slc|Add1~24_combout ))))

	.dataa(\my_slc|state_controller|Selector24~0_combout ),
	.datab(\my_slc|state_controller|State.S_12~q ),
	.datac(\my_slc|Add1~24_combout ),
	.datad(\my_slc|ADDR_out[6]~12_combout ),
	.cin(gnd),
	.combout(\my_slc|Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~26 .lut_mask = 16'h3210;
defparam \my_slc|Add1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N22
cycloneive_lcell_comb \my_slc|Add1~27 (
// Equation(s):
// \my_slc|Add1~27_combout  = (\my_slc|Add1~26_combout ) # ((\my_slc|state_controller|State.S_12~q  & \my_slc|d0|data [6]))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_12~q ),
	.datac(\my_slc|Add1~26_combout ),
	.datad(\my_slc|d0|data [6]),
	.cin(gnd),
	.combout(\my_slc|Add1~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~27 .lut_mask = 16'hFCF0;
defparam \my_slc|Add1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y19_N23
dffeas \my_slc|PCR|out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|Add1~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\my_slc|PCR|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|PCR|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|PCR|out[6] .is_wysiwyg = "true";
defparam \my_slc|PCR|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N16
cycloneive_lcell_comb \my_slc|ADDR1_out[6]~9 (
// Equation(s):
// \my_slc|ADDR1_out[6]~9_combout  = (\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|PCR|out [6]))) # (!\my_slc|state_controller|Selector24~0_combout  & (\my_slc|regf|Mux9~4_combout ))

	.dataa(gnd),
	.datab(\my_slc|state_controller|Selector24~0_combout ),
	.datac(\my_slc|regf|Mux9~4_combout ),
	.datad(\my_slc|PCR|out [6]),
	.cin(gnd),
	.combout(\my_slc|ADDR1_out[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|ADDR1_out[6]~9 .lut_mask = 16'hFC30;
defparam \my_slc|ADDR1_out[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N3
dffeas \my_slc|IRR|out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|IRR|out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|IRR|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|IRR|out[6] .is_wysiwyg = "true";
defparam \my_slc|IRR|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N2
cycloneive_lcell_comb \my_slc|Mux9~0 (
// Equation(s):
// \my_slc|Mux9~0_combout  = (\my_slc|MARR|out[9]~0_combout  & (((\my_slc|IRR|out [6])))) # (!\my_slc|MARR|out[9]~0_combout  & (\my_slc|IRR|out [5] & ((!\my_slc|state_controller|ADDR2MUX[0]~0_combout ))))

	.dataa(\my_slc|MARR|out[9]~0_combout ),
	.datab(\my_slc|IRR|out [5]),
	.datac(\my_slc|IRR|out [6]),
	.datad(\my_slc|state_controller|ADDR2MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Mux9~0 .lut_mask = 16'hA0E4;
defparam \my_slc|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N2
cycloneive_lcell_comb \my_slc|Add1~4 (
// Equation(s):
// \my_slc|Add1~4_combout  = (\my_slc|PCR|out [1] & (!\my_slc|Add1~1 )) # (!\my_slc|PCR|out [1] & ((\my_slc|Add1~1 ) # (GND)))
// \my_slc|Add1~5  = CARRY((!\my_slc|Add1~1 ) # (!\my_slc|PCR|out [1]))

	.dataa(gnd),
	.datab(\my_slc|PCR|out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|Add1~1 ),
	.combout(\my_slc|Add1~4_combout ),
	.cout(\my_slc|Add1~5 ));
// synopsys translate_off
defparam \my_slc|Add1~4 .lut_mask = 16'h3C3F;
defparam \my_slc|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y18_N10
cycloneive_lcell_comb \my_slc|Add1~6 (
// Equation(s):
// \my_slc|Add1~6_combout  = (!\my_slc|state_controller|State.S_12~q  & ((\my_slc|state_controller|Selector24~0_combout  & (\my_slc|ADDR_out[1]~2_combout )) # (!\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|Add1~4_combout )))))

	.dataa(\my_slc|state_controller|Selector24~0_combout ),
	.datab(\my_slc|ADDR_out[1]~2_combout ),
	.datac(\my_slc|state_controller|State.S_12~q ),
	.datad(\my_slc|Add1~4_combout ),
	.cin(gnd),
	.combout(\my_slc|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~6 .lut_mask = 16'h0D08;
defparam \my_slc|Add1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y18_N0
cycloneive_lcell_comb \my_slc|Add1~7 (
// Equation(s):
// \my_slc|Add1~7_combout  = (\my_slc|Add1~6_combout ) # ((\my_slc|d0|data [1] & \my_slc|state_controller|State.S_12~q ))

	.dataa(gnd),
	.datab(\my_slc|d0|data [1]),
	.datac(\my_slc|state_controller|State.S_12~q ),
	.datad(\my_slc|Add1~6_combout ),
	.cin(gnd),
	.combout(\my_slc|Add1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~7 .lut_mask = 16'hFFC0;
defparam \my_slc|Add1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y18_N1
dffeas \my_slc|PCR|out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|Add1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\my_slc|PCR|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|PCR|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|PCR|out[1] .is_wysiwyg = "true";
defparam \my_slc|PCR|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N4
cycloneive_lcell_comb \my_slc|Add1~8 (
// Equation(s):
// \my_slc|Add1~8_combout  = (\my_slc|PCR|out [2] & (\my_slc|Add1~5  $ (GND))) # (!\my_slc|PCR|out [2] & (!\my_slc|Add1~5  & VCC))
// \my_slc|Add1~9  = CARRY((\my_slc|PCR|out [2] & !\my_slc|Add1~5 ))

	.dataa(\my_slc|PCR|out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|Add1~5 ),
	.combout(\my_slc|Add1~8_combout ),
	.cout(\my_slc|Add1~9 ));
// synopsys translate_off
defparam \my_slc|Add1~8 .lut_mask = 16'hA50A;
defparam \my_slc|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N2
cycloneive_lcell_comb \my_slc|ADDR_out[1]~2 (
// Equation(s):
// \my_slc|ADDR_out[1]~2_combout  = (\my_slc|ADDR1_out[1]~3_combout  & ((\my_slc|IRR|out [1] & (\my_slc|ADDR_out[0]~1  & VCC)) # (!\my_slc|IRR|out [1] & (!\my_slc|ADDR_out[0]~1 )))) # (!\my_slc|ADDR1_out[1]~3_combout  & ((\my_slc|IRR|out [1] & 
// (!\my_slc|ADDR_out[0]~1 )) # (!\my_slc|IRR|out [1] & ((\my_slc|ADDR_out[0]~1 ) # (GND)))))
// \my_slc|ADDR_out[1]~3  = CARRY((\my_slc|ADDR1_out[1]~3_combout  & (!\my_slc|IRR|out [1] & !\my_slc|ADDR_out[0]~1 )) # (!\my_slc|ADDR1_out[1]~3_combout  & ((!\my_slc|ADDR_out[0]~1 ) # (!\my_slc|IRR|out [1]))))

	.dataa(\my_slc|ADDR1_out[1]~3_combout ),
	.datab(\my_slc|IRR|out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|ADDR_out[0]~1 ),
	.combout(\my_slc|ADDR_out[1]~2_combout ),
	.cout(\my_slc|ADDR_out[1]~3 ));
// synopsys translate_off
defparam \my_slc|ADDR_out[1]~2 .lut_mask = 16'h9617;
defparam \my_slc|ADDR_out[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N4
cycloneive_lcell_comb \my_slc|ADDR_out[2]~4 (
// Equation(s):
// \my_slc|ADDR_out[2]~4_combout  = ((\my_slc|IRR|out [2] $ (\my_slc|ADDR1_out[2]~5_combout  $ (!\my_slc|ADDR_out[1]~3 )))) # (GND)
// \my_slc|ADDR_out[2]~5  = CARRY((\my_slc|IRR|out [2] & ((\my_slc|ADDR1_out[2]~5_combout ) # (!\my_slc|ADDR_out[1]~3 ))) # (!\my_slc|IRR|out [2] & (\my_slc|ADDR1_out[2]~5_combout  & !\my_slc|ADDR_out[1]~3 )))

	.dataa(\my_slc|IRR|out [2]),
	.datab(\my_slc|ADDR1_out[2]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|ADDR_out[1]~3 ),
	.combout(\my_slc|ADDR_out[2]~4_combout ),
	.cout(\my_slc|ADDR_out[2]~5 ));
// synopsys translate_off
defparam \my_slc|ADDR_out[2]~4 .lut_mask = 16'h698E;
defparam \my_slc|ADDR_out[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y18_N12
cycloneive_lcell_comb \my_slc|Add1~10 (
// Equation(s):
// \my_slc|Add1~10_combout  = (!\my_slc|state_controller|State.S_12~q  & ((\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|ADDR_out[2]~4_combout ))) # (!\my_slc|state_controller|Selector24~0_combout  & (\my_slc|Add1~8_combout ))))

	.dataa(\my_slc|state_controller|Selector24~0_combout ),
	.datab(\my_slc|state_controller|State.S_12~q ),
	.datac(\my_slc|Add1~8_combout ),
	.datad(\my_slc|ADDR_out[2]~4_combout ),
	.cin(gnd),
	.combout(\my_slc|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~10 .lut_mask = 16'h3210;
defparam \my_slc|Add1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y18_N2
cycloneive_lcell_comb \my_slc|Add1~11 (
// Equation(s):
// \my_slc|Add1~11_combout  = (\my_slc|Add1~10_combout ) # ((\my_slc|d0|data [2] & \my_slc|state_controller|State.S_12~q ))

	.dataa(\my_slc|Add1~10_combout ),
	.datab(\my_slc|d0|data [2]),
	.datac(\my_slc|state_controller|State.S_12~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|Add1~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~11 .lut_mask = 16'hEAEA;
defparam \my_slc|Add1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y18_N3
dffeas \my_slc|PCR|out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|Add1~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\my_slc|PCR|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|PCR|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|PCR|out[2] .is_wysiwyg = "true";
defparam \my_slc|PCR|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N0
cycloneive_lcell_comb \my_slc|ADDR1_out[2]~4 (
// Equation(s):
// \my_slc|ADDR1_out[2]~4_combout  = (\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|PCR|out [2]))) # (!\my_slc|state_controller|Selector24~0_combout  & (!\my_slc|regf|SR1_in[2]~2_combout ))

	.dataa(gnd),
	.datab(\my_slc|regf|SR1_in[2]~2_combout ),
	.datac(\my_slc|state_controller|Selector24~0_combout ),
	.datad(\my_slc|PCR|out [2]),
	.cin(gnd),
	.combout(\my_slc|ADDR1_out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|ADDR1_out[2]~4 .lut_mask = 16'hF303;
defparam \my_slc|ADDR1_out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y20_N21
dffeas \my_slc|regf|R0|out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R0|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R0|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R0|out[2] .is_wysiwyg = "true";
defparam \my_slc|regf|R0|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y20_N19
dffeas \my_slc|regf|R1|out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R1|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R1|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R1|out[2] .is_wysiwyg = "true";
defparam \my_slc|regf|R1|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N18
cycloneive_lcell_comb \my_slc|regf|Mux13~2 (
// Equation(s):
// \my_slc|regf|Mux13~2_combout  = (\my_slc|regf|SR1_in[1]~1_combout  & (((\my_slc|regf|SR1_in[0]~0_combout )))) # (!\my_slc|regf|SR1_in[1]~1_combout  & ((\my_slc|regf|SR1_in[0]~0_combout  & ((\my_slc|regf|R1|out [2]))) # (!\my_slc|regf|SR1_in[0]~0_combout  
// & (\my_slc|regf|R0|out [2]))))

	.dataa(\my_slc|regf|SR1_in[1]~1_combout ),
	.datab(\my_slc|regf|R0|out [2]),
	.datac(\my_slc|regf|R1|out [2]),
	.datad(\my_slc|regf|SR1_in[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux13~2 .lut_mask = 16'hFA44;
defparam \my_slc|regf|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y20_N25
dffeas \my_slc|regf|R2|out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R2|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R2|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R2|out[2] .is_wysiwyg = "true";
defparam \my_slc|regf|R2|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y20_N25
dffeas \my_slc|regf|R3|out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|IRR|out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|regf|R3|out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R3|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R3|out[2] .is_wysiwyg = "true";
defparam \my_slc|regf|R3|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N14
cycloneive_lcell_comb \my_slc|regf|Mux13~3 (
// Equation(s):
// \my_slc|regf|Mux13~3_combout  = (\my_slc|regf|Mux13~2_combout  & (((\my_slc|regf|R3|out [2]) # (!\my_slc|regf|SR1_in[1]~1_combout )))) # (!\my_slc|regf|Mux13~2_combout  & (\my_slc|regf|R2|out [2] & (\my_slc|regf|SR1_in[1]~1_combout )))

	.dataa(\my_slc|regf|Mux13~2_combout ),
	.datab(\my_slc|regf|R2|out [2]),
	.datac(\my_slc|regf|SR1_in[1]~1_combout ),
	.datad(\my_slc|regf|R3|out [2]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux13~3 .lut_mask = 16'hEA4A;
defparam \my_slc|regf|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y20_N9
dffeas \my_slc|regf|R5|out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R5|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R5|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R5|out[2] .is_wysiwyg = "true";
defparam \my_slc|regf|R5|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y20_N11
dffeas \my_slc|regf|R7|out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R7|out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R7|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R7|out[2] .is_wysiwyg = "true";
defparam \my_slc|regf|R7|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N4
cycloneive_lcell_comb \my_slc|regf|R6|out[2]~feeder (
// Equation(s):
// \my_slc|regf|R6|out[2]~feeder_combout  = \my_slc|IRR|out~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|IRR|out~3_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|R6|out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|R6|out[2]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|regf|R6|out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N5
dffeas \my_slc|regf|R6|out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|regf|R6|out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|regf|R6|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R6|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R6|out[2] .is_wysiwyg = "true";
defparam \my_slc|regf|R6|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y22_N25
dffeas \my_slc|regf|R4|out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R4|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R4|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R4|out[2] .is_wysiwyg = "true";
defparam \my_slc|regf|R4|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N30
cycloneive_lcell_comb \my_slc|regf|Mux13~0 (
// Equation(s):
// \my_slc|regf|Mux13~0_combout  = (\my_slc|regf|SR1_in[0]~0_combout  & (\my_slc|regf|SR1_in[1]~1_combout )) # (!\my_slc|regf|SR1_in[0]~0_combout  & ((\my_slc|regf|SR1_in[1]~1_combout  & (\my_slc|regf|R6|out [2])) # (!\my_slc|regf|SR1_in[1]~1_combout  & 
// ((\my_slc|regf|R4|out [2])))))

	.dataa(\my_slc|regf|SR1_in[0]~0_combout ),
	.datab(\my_slc|regf|SR1_in[1]~1_combout ),
	.datac(\my_slc|regf|R6|out [2]),
	.datad(\my_slc|regf|R4|out [2]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux13~0 .lut_mask = 16'hD9C8;
defparam \my_slc|regf|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N10
cycloneive_lcell_comb \my_slc|regf|Mux13~1 (
// Equation(s):
// \my_slc|regf|Mux13~1_combout  = (\my_slc|regf|SR1_in[0]~0_combout  & ((\my_slc|regf|Mux13~0_combout  & ((\my_slc|regf|R7|out [2]))) # (!\my_slc|regf|Mux13~0_combout  & (\my_slc|regf|R5|out [2])))) # (!\my_slc|regf|SR1_in[0]~0_combout  & 
// (((\my_slc|regf|Mux13~0_combout ))))

	.dataa(\my_slc|regf|SR1_in[0]~0_combout ),
	.datab(\my_slc|regf|R5|out [2]),
	.datac(\my_slc|regf|R7|out [2]),
	.datad(\my_slc|regf|Mux13~0_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux13~1 .lut_mask = 16'hF588;
defparam \my_slc|regf|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N26
cycloneive_lcell_comb \my_slc|ADDR1_out[2]~5 (
// Equation(s):
// \my_slc|ADDR1_out[2]~5_combout  = (\my_slc|state_controller|Selector24~0_combout  & (\my_slc|ADDR1_out[2]~4_combout )) # (!\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|ADDR1_out[2]~4_combout  & (\my_slc|regf|Mux13~3_combout )) # 
// (!\my_slc|ADDR1_out[2]~4_combout  & ((\my_slc|regf|Mux13~1_combout )))))

	.dataa(\my_slc|state_controller|Selector24~0_combout ),
	.datab(\my_slc|ADDR1_out[2]~4_combout ),
	.datac(\my_slc|regf|Mux13~3_combout ),
	.datad(\my_slc|regf|Mux13~1_combout ),
	.cin(gnd),
	.combout(\my_slc|ADDR1_out[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|ADDR1_out[2]~5 .lut_mask = 16'hD9C8;
defparam \my_slc|ADDR1_out[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N6
cycloneive_lcell_comb \my_slc|ADDR_out[3]~6 (
// Equation(s):
// \my_slc|ADDR_out[3]~6_combout  = (\my_slc|ADDR1_out[3]~6_combout  & ((\my_slc|IRR|out [3] & (\my_slc|ADDR_out[2]~5  & VCC)) # (!\my_slc|IRR|out [3] & (!\my_slc|ADDR_out[2]~5 )))) # (!\my_slc|ADDR1_out[3]~6_combout  & ((\my_slc|IRR|out [3] & 
// (!\my_slc|ADDR_out[2]~5 )) # (!\my_slc|IRR|out [3] & ((\my_slc|ADDR_out[2]~5 ) # (GND)))))
// \my_slc|ADDR_out[3]~7  = CARRY((\my_slc|ADDR1_out[3]~6_combout  & (!\my_slc|IRR|out [3] & !\my_slc|ADDR_out[2]~5 )) # (!\my_slc|ADDR1_out[3]~6_combout  & ((!\my_slc|ADDR_out[2]~5 ) # (!\my_slc|IRR|out [3]))))

	.dataa(\my_slc|ADDR1_out[3]~6_combout ),
	.datab(\my_slc|IRR|out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|ADDR_out[2]~5 ),
	.combout(\my_slc|ADDR_out[3]~6_combout ),
	.cout(\my_slc|ADDR_out[3]~7 ));
// synopsys translate_off
defparam \my_slc|ADDR_out[3]~6 .lut_mask = 16'h9617;
defparam \my_slc|ADDR_out[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N8
cycloneive_lcell_comb \my_slc|ADDR_out[4]~8 (
// Equation(s):
// \my_slc|ADDR_out[4]~8_combout  = ((\my_slc|ADDR1_out[4]~7_combout  $ (\my_slc|IRR|out [4] $ (!\my_slc|ADDR_out[3]~7 )))) # (GND)
// \my_slc|ADDR_out[4]~9  = CARRY((\my_slc|ADDR1_out[4]~7_combout  & ((\my_slc|IRR|out [4]) # (!\my_slc|ADDR_out[3]~7 ))) # (!\my_slc|ADDR1_out[4]~7_combout  & (\my_slc|IRR|out [4] & !\my_slc|ADDR_out[3]~7 )))

	.dataa(\my_slc|ADDR1_out[4]~7_combout ),
	.datab(\my_slc|IRR|out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|ADDR_out[3]~7 ),
	.combout(\my_slc|ADDR_out[4]~8_combout ),
	.cout(\my_slc|ADDR_out[4]~9 ));
// synopsys translate_off
defparam \my_slc|ADDR_out[4]~8 .lut_mask = 16'h698E;
defparam \my_slc|ADDR_out[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N10
cycloneive_lcell_comb \my_slc|ADDR_out[5]~10 (
// Equation(s):
// \my_slc|ADDR_out[5]~10_combout  = (\my_slc|ADDR1_out[5]~8_combout  & ((\my_slc|IRR|out [5] & (\my_slc|ADDR_out[4]~9  & VCC)) # (!\my_slc|IRR|out [5] & (!\my_slc|ADDR_out[4]~9 )))) # (!\my_slc|ADDR1_out[5]~8_combout  & ((\my_slc|IRR|out [5] & 
// (!\my_slc|ADDR_out[4]~9 )) # (!\my_slc|IRR|out [5] & ((\my_slc|ADDR_out[4]~9 ) # (GND)))))
// \my_slc|ADDR_out[5]~11  = CARRY((\my_slc|ADDR1_out[5]~8_combout  & (!\my_slc|IRR|out [5] & !\my_slc|ADDR_out[4]~9 )) # (!\my_slc|ADDR1_out[5]~8_combout  & ((!\my_slc|ADDR_out[4]~9 ) # (!\my_slc|IRR|out [5]))))

	.dataa(\my_slc|ADDR1_out[5]~8_combout ),
	.datab(\my_slc|IRR|out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|ADDR_out[4]~9 ),
	.combout(\my_slc|ADDR_out[5]~10_combout ),
	.cout(\my_slc|ADDR_out[5]~11 ));
// synopsys translate_off
defparam \my_slc|ADDR_out[5]~10 .lut_mask = 16'h9617;
defparam \my_slc|ADDR_out[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N12
cycloneive_lcell_comb \my_slc|ADDR_out[6]~12 (
// Equation(s):
// \my_slc|ADDR_out[6]~12_combout  = ((\my_slc|ADDR1_out[6]~9_combout  $ (\my_slc|Mux9~0_combout  $ (!\my_slc|ADDR_out[5]~11 )))) # (GND)
// \my_slc|ADDR_out[6]~13  = CARRY((\my_slc|ADDR1_out[6]~9_combout  & ((\my_slc|Mux9~0_combout ) # (!\my_slc|ADDR_out[5]~11 ))) # (!\my_slc|ADDR1_out[6]~9_combout  & (\my_slc|Mux9~0_combout  & !\my_slc|ADDR_out[5]~11 )))

	.dataa(\my_slc|ADDR1_out[6]~9_combout ),
	.datab(\my_slc|Mux9~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|ADDR_out[5]~11 ),
	.combout(\my_slc|ADDR_out[6]~12_combout ),
	.cout(\my_slc|ADDR_out[6]~13 ));
// synopsys translate_off
defparam \my_slc|ADDR_out[6]~12 .lut_mask = 16'h698E;
defparam \my_slc|ADDR_out[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N0
cycloneive_lcell_comb \my_slc|SR2_muxo[6]~35 (
// Equation(s):
// \my_slc|SR2_muxo[6]~35_combout  = (\my_slc|IRR|out [1] & ((\my_slc|regf|R6|out [6]) # ((\my_slc|IRR|out [0])))) # (!\my_slc|IRR|out [1] & (((\my_slc|regf|R4|out [6] & !\my_slc|IRR|out [0]))))

	.dataa(\my_slc|regf|R6|out [6]),
	.datab(\my_slc|IRR|out [1]),
	.datac(\my_slc|regf|R4|out [6]),
	.datad(\my_slc|IRR|out [0]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[6]~35 .lut_mask = 16'hCCB8;
defparam \my_slc|SR2_muxo[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N26
cycloneive_lcell_comb \my_slc|SR2_muxo[6]~36 (
// Equation(s):
// \my_slc|SR2_muxo[6]~36_combout  = (\my_slc|SR2_muxo[6]~35_combout  & (((\my_slc|regf|R7|out [6]) # (!\my_slc|IRR|out [0])))) # (!\my_slc|SR2_muxo[6]~35_combout  & (\my_slc|regf|R5|out [6] & ((\my_slc|IRR|out [0]))))

	.dataa(\my_slc|regf|R5|out [6]),
	.datab(\my_slc|SR2_muxo[6]~35_combout ),
	.datac(\my_slc|regf|R7|out [6]),
	.datad(\my_slc|IRR|out [0]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[6]~36 .lut_mask = 16'hE2CC;
defparam \my_slc|SR2_muxo[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N22
cycloneive_lcell_comb \my_slc|SR2_muxo[6]~37 (
// Equation(s):
// \my_slc|SR2_muxo[6]~37_combout  = (\my_slc|IRR|out [1] & (((\my_slc|IRR|out [0])))) # (!\my_slc|IRR|out [1] & ((\my_slc|IRR|out [0] & (\my_slc|regf|R1|out [6])) # (!\my_slc|IRR|out [0] & ((\my_slc|regf|R0|out [6])))))

	.dataa(\my_slc|IRR|out [1]),
	.datab(\my_slc|regf|R1|out [6]),
	.datac(\my_slc|regf|R0|out [6]),
	.datad(\my_slc|IRR|out [0]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[6]~37 .lut_mask = 16'hEE50;
defparam \my_slc|SR2_muxo[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N24
cycloneive_lcell_comb \my_slc|SR2_muxo[6]~38 (
// Equation(s):
// \my_slc|SR2_muxo[6]~38_combout  = (\my_slc|IRR|out [1] & ((\my_slc|SR2_muxo[6]~37_combout  & (\my_slc|regf|R3|out [6])) # (!\my_slc|SR2_muxo[6]~37_combout  & ((\my_slc|regf|R2|out [6]))))) # (!\my_slc|IRR|out [1] & (((\my_slc|SR2_muxo[6]~37_combout ))))

	.dataa(\my_slc|IRR|out [1]),
	.datab(\my_slc|regf|R3|out [6]),
	.datac(\my_slc|regf|R2|out [6]),
	.datad(\my_slc|SR2_muxo[6]~37_combout ),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[6]~38 .lut_mask = 16'hDDA0;
defparam \my_slc|SR2_muxo[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N14
cycloneive_lcell_comb \my_slc|SR2_muxo[6]~39 (
// Equation(s):
// \my_slc|SR2_muxo[6]~39_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|IRR|out [2] & (\my_slc|SR2_muxo[6]~36_combout )) # (!\my_slc|IRR|out [2] & ((\my_slc|SR2_muxo[6]~38_combout )))))

	.dataa(\my_slc|IRR|out [2]),
	.datab(\my_slc|SR2_muxo[6]~36_combout ),
	.datac(\my_slc|SR2_muxo[6]~38_combout ),
	.datad(\my_slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[6]~39 .lut_mask = 16'h00D8;
defparam \my_slc|SR2_muxo[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N18
cycloneive_lcell_comb \my_slc|SR2_muxo[6]~40 (
// Equation(s):
// \my_slc|SR2_muxo[6]~40_combout  = (\my_slc|SR2_muxo[6]~39_combout ) # ((\my_slc|IRR|out [4] & \my_slc|state_controller|SR2MUX~0_combout ))

	.dataa(gnd),
	.datab(\my_slc|IRR|out [4]),
	.datac(\my_slc|SR2_muxo[6]~39_combout ),
	.datad(\my_slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[6]~40 .lut_mask = 16'hFCF0;
defparam \my_slc|SR2_muxo[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y21_N15
dffeas \my_slc|regf|R1|out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R1|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R1|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R1|out[5] .is_wysiwyg = "true";
defparam \my_slc|regf|R1|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y21_N17
dffeas \my_slc|regf|R0|out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R0|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R0|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R0|out[5] .is_wysiwyg = "true";
defparam \my_slc|regf|R0|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N16
cycloneive_lcell_comb \my_slc|SR2_muxo[5]~31 (
// Equation(s):
// \my_slc|SR2_muxo[5]~31_combout  = (\my_slc|IRR|out [1] & (((\my_slc|IRR|out [0])))) # (!\my_slc|IRR|out [1] & ((\my_slc|IRR|out [0] & (\my_slc|regf|R1|out [5])) # (!\my_slc|IRR|out [0] & ((\my_slc|regf|R0|out [5])))))

	.dataa(\my_slc|IRR|out [1]),
	.datab(\my_slc|regf|R1|out [5]),
	.datac(\my_slc|regf|R0|out [5]),
	.datad(\my_slc|IRR|out [0]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[5]~31 .lut_mask = 16'hEE50;
defparam \my_slc|SR2_muxo[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N13
dffeas \my_slc|regf|R2|out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R2|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R2|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R2|out[5] .is_wysiwyg = "true";
defparam \my_slc|regf|R2|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y21_N31
dffeas \my_slc|regf|R3|out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|IRR|out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|regf|R3|out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R3|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R3|out[5] .is_wysiwyg = "true";
defparam \my_slc|regf|R3|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N12
cycloneive_lcell_comb \my_slc|SR2_muxo[5]~32 (
// Equation(s):
// \my_slc|SR2_muxo[5]~32_combout  = (\my_slc|IRR|out [1] & ((\my_slc|SR2_muxo[5]~31_combout  & ((\my_slc|regf|R3|out [5]))) # (!\my_slc|SR2_muxo[5]~31_combout  & (\my_slc|regf|R2|out [5])))) # (!\my_slc|IRR|out [1] & (\my_slc|SR2_muxo[5]~31_combout ))

	.dataa(\my_slc|IRR|out [1]),
	.datab(\my_slc|SR2_muxo[5]~31_combout ),
	.datac(\my_slc|regf|R2|out [5]),
	.datad(\my_slc|regf|R3|out [5]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[5]~32 .lut_mask = 16'hEC64;
defparam \my_slc|SR2_muxo[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N20
cycloneive_lcell_comb \my_slc|regf|R6|out[5]~feeder (
// Equation(s):
// \my_slc|regf|R6|out[5]~feeder_combout  = \my_slc|IRR|out~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|IRR|out~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|regf|R6|out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|R6|out[5]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|regf|R6|out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N21
dffeas \my_slc|regf|R6|out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|regf|R6|out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|regf|R6|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R6|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R6|out[5] .is_wysiwyg = "true";
defparam \my_slc|regf|R6|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y22_N31
dffeas \my_slc|regf|R4|out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R4|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R4|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R4|out[5] .is_wysiwyg = "true";
defparam \my_slc|regf|R4|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N30
cycloneive_lcell_comb \my_slc|SR2_muxo[5]~29 (
// Equation(s):
// \my_slc|SR2_muxo[5]~29_combout  = (\my_slc|IRR|out [0] & (((\my_slc|IRR|out [1])))) # (!\my_slc|IRR|out [0] & ((\my_slc|IRR|out [1] & (\my_slc|regf|R6|out [5])) # (!\my_slc|IRR|out [1] & ((\my_slc|regf|R4|out [5])))))

	.dataa(\my_slc|regf|R6|out [5]),
	.datab(\my_slc|IRR|out [0]),
	.datac(\my_slc|regf|R4|out [5]),
	.datad(\my_slc|IRR|out [1]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[5]~29 .lut_mask = 16'hEE30;
defparam \my_slc|SR2_muxo[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y22_N13
dffeas \my_slc|regf|R5|out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R5|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R5|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R5|out[5] .is_wysiwyg = "true";
defparam \my_slc|regf|R5|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y22_N9
dffeas \my_slc|regf|R7|out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R7|out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R7|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R7|out[5] .is_wysiwyg = "true";
defparam \my_slc|regf|R7|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N12
cycloneive_lcell_comb \my_slc|SR2_muxo[5]~30 (
// Equation(s):
// \my_slc|SR2_muxo[5]~30_combout  = (\my_slc|IRR|out [0] & ((\my_slc|SR2_muxo[5]~29_combout  & ((\my_slc|regf|R7|out [5]))) # (!\my_slc|SR2_muxo[5]~29_combout  & (\my_slc|regf|R5|out [5])))) # (!\my_slc|IRR|out [0] & (\my_slc|SR2_muxo[5]~29_combout ))

	.dataa(\my_slc|IRR|out [0]),
	.datab(\my_slc|SR2_muxo[5]~29_combout ),
	.datac(\my_slc|regf|R5|out [5]),
	.datad(\my_slc|regf|R7|out [5]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[5]~30 .lut_mask = 16'hEC64;
defparam \my_slc|SR2_muxo[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N18
cycloneive_lcell_comb \my_slc|SR2_muxo[5]~33 (
// Equation(s):
// \my_slc|SR2_muxo[5]~33_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|IRR|out [2] & ((\my_slc|SR2_muxo[5]~30_combout ))) # (!\my_slc|IRR|out [2] & (\my_slc|SR2_muxo[5]~32_combout ))))

	.dataa(\my_slc|SR2_muxo[5]~32_combout ),
	.datab(\my_slc|IRR|out [2]),
	.datac(\my_slc|state_controller|SR2MUX~0_combout ),
	.datad(\my_slc|SR2_muxo[5]~30_combout ),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[5]~33 .lut_mask = 16'h0E02;
defparam \my_slc|SR2_muxo[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N0
cycloneive_lcell_comb \my_slc|SR2_muxo[5]~34 (
// Equation(s):
// \my_slc|SR2_muxo[5]~34_combout  = (\my_slc|SR2_muxo[5]~33_combout ) # ((\my_slc|state_controller|SR2MUX~0_combout  & \my_slc|IRR|out [4]))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(gnd),
	.datac(\my_slc|SR2_muxo[5]~33_combout ),
	.datad(\my_slc|IRR|out [4]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[5]~34 .lut_mask = 16'hFAF0;
defparam \my_slc|SR2_muxo[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N14
cycloneive_lcell_comb \my_slc|regf|Mux10~2 (
// Equation(s):
// \my_slc|regf|Mux10~2_combout  = (\my_slc|regf|SR1_in[1]~1_combout  & (\my_slc|regf|SR1_in[0]~0_combout )) # (!\my_slc|regf|SR1_in[1]~1_combout  & ((\my_slc|regf|SR1_in[0]~0_combout  & (\my_slc|regf|R1|out [5])) # (!\my_slc|regf|SR1_in[0]~0_combout  & 
// ((\my_slc|regf|R0|out [5])))))

	.dataa(\my_slc|regf|SR1_in[1]~1_combout ),
	.datab(\my_slc|regf|SR1_in[0]~0_combout ),
	.datac(\my_slc|regf|R1|out [5]),
	.datad(\my_slc|regf|R0|out [5]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux10~2 .lut_mask = 16'hD9C8;
defparam \my_slc|regf|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N26
cycloneive_lcell_comb \my_slc|regf|Mux10~3 (
// Equation(s):
// \my_slc|regf|Mux10~3_combout  = (\my_slc|regf|SR1_in[1]~1_combout  & ((\my_slc|regf|Mux10~2_combout  & (\my_slc|regf|R3|out [5])) # (!\my_slc|regf|Mux10~2_combout  & ((\my_slc|regf|R2|out [5]))))) # (!\my_slc|regf|SR1_in[1]~1_combout  & 
// (((\my_slc|regf|Mux10~2_combout ))))

	.dataa(\my_slc|regf|SR1_in[1]~1_combout ),
	.datab(\my_slc|regf|R3|out [5]),
	.datac(\my_slc|regf|Mux10~2_combout ),
	.datad(\my_slc|regf|R2|out [5]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux10~3 .lut_mask = 16'hDAD0;
defparam \my_slc|regf|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N6
cycloneive_lcell_comb \my_slc|regf|Mux10~0 (
// Equation(s):
// \my_slc|regf|Mux10~0_combout  = (\my_slc|regf|SR1_in[0]~0_combout  & (((\my_slc|regf|SR1_in[1]~1_combout )))) # (!\my_slc|regf|SR1_in[0]~0_combout  & ((\my_slc|regf|SR1_in[1]~1_combout  & ((\my_slc|regf|R6|out [5]))) # (!\my_slc|regf|SR1_in[1]~1_combout  
// & (\my_slc|regf|R4|out [5]))))

	.dataa(\my_slc|regf|SR1_in[0]~0_combout ),
	.datab(\my_slc|regf|R4|out [5]),
	.datac(\my_slc|regf|SR1_in[1]~1_combout ),
	.datad(\my_slc|regf|R6|out [5]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux10~0 .lut_mask = 16'hF4A4;
defparam \my_slc|regf|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N8
cycloneive_lcell_comb \my_slc|regf|Mux10~1 (
// Equation(s):
// \my_slc|regf|Mux10~1_combout  = (\my_slc|regf|SR1_in[0]~0_combout  & ((\my_slc|regf|Mux10~0_combout  & ((\my_slc|regf|R7|out [5]))) # (!\my_slc|regf|Mux10~0_combout  & (\my_slc|regf|R5|out [5])))) # (!\my_slc|regf|SR1_in[0]~0_combout  & 
// (((\my_slc|regf|Mux10~0_combout ))))

	.dataa(\my_slc|regf|SR1_in[0]~0_combout ),
	.datab(\my_slc|regf|R5|out [5]),
	.datac(\my_slc|regf|R7|out [5]),
	.datad(\my_slc|regf|Mux10~0_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux10~1 .lut_mask = 16'hF588;
defparam \my_slc|regf|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N26
cycloneive_lcell_comb \my_slc|regf|Mux10~4 (
// Equation(s):
// \my_slc|regf|Mux10~4_combout  = (\my_slc|regf|SR1_in[2]~2_combout  & ((\my_slc|regf|Mux10~1_combout ))) # (!\my_slc|regf|SR1_in[2]~2_combout  & (\my_slc|regf|Mux10~3_combout ))

	.dataa(\my_slc|regf|Mux10~3_combout ),
	.datab(\my_slc|regf|SR1_in[2]~2_combout ),
	.datac(\my_slc|regf|Mux10~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|regf|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux10~4 .lut_mask = 16'hE2E2;
defparam \my_slc|regf|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N24
cycloneive_lcell_comb \my_slc|regf|R3|out[4]~feeder (
// Equation(s):
// \my_slc|regf|R3|out[4]~feeder_combout  = \my_slc|IRR|out~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|IRR|out~5_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|R3|out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|R3|out[4]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|regf|R3|out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y21_N25
dffeas \my_slc|regf|R3|out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|regf|R3|out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|regf|R3|out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R3|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R3|out[4] .is_wysiwyg = "true";
defparam \my_slc|regf|R3|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N8
cycloneive_lcell_comb \my_slc|regf|R2|out[4]~feeder (
// Equation(s):
// \my_slc|regf|R2|out[4]~feeder_combout  = \my_slc|IRR|out~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|IRR|out~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|regf|R2|out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|R2|out[4]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|regf|R2|out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N9
dffeas \my_slc|regf|R2|out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|regf|R2|out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|regf|R2|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R2|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R2|out[4] .is_wysiwyg = "true";
defparam \my_slc|regf|R2|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y21_N1
dffeas \my_slc|regf|R1|out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R1|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R1|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R1|out[4] .is_wysiwyg = "true";
defparam \my_slc|regf|R1|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y21_N11
dffeas \my_slc|regf|R0|out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R0|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R0|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R0|out[4] .is_wysiwyg = "true";
defparam \my_slc|regf|R0|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N10
cycloneive_lcell_comb \my_slc|SR2_muxo[4]~25 (
// Equation(s):
// \my_slc|SR2_muxo[4]~25_combout  = (\my_slc|IRR|out [1] & (((\my_slc|IRR|out [0])))) # (!\my_slc|IRR|out [1] & ((\my_slc|IRR|out [0] & (\my_slc|regf|R1|out [4])) # (!\my_slc|IRR|out [0] & ((\my_slc|regf|R0|out [4])))))

	.dataa(\my_slc|IRR|out [1]),
	.datab(\my_slc|regf|R1|out [4]),
	.datac(\my_slc|regf|R0|out [4]),
	.datad(\my_slc|IRR|out [0]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[4]~25 .lut_mask = 16'hEE50;
defparam \my_slc|SR2_muxo[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N10
cycloneive_lcell_comb \my_slc|SR2_muxo[4]~26 (
// Equation(s):
// \my_slc|SR2_muxo[4]~26_combout  = (\my_slc|IRR|out [1] & ((\my_slc|SR2_muxo[4]~25_combout  & (\my_slc|regf|R3|out [4])) # (!\my_slc|SR2_muxo[4]~25_combout  & ((\my_slc|regf|R2|out [4]))))) # (!\my_slc|IRR|out [1] & (((\my_slc|SR2_muxo[4]~25_combout ))))

	.dataa(\my_slc|regf|R3|out [4]),
	.datab(\my_slc|regf|R2|out [4]),
	.datac(\my_slc|IRR|out [1]),
	.datad(\my_slc|SR2_muxo[4]~25_combout ),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[4]~26 .lut_mask = 16'hAFC0;
defparam \my_slc|SR2_muxo[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N1
dffeas \my_slc|regf|R5|out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R5|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R5|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R5|out[4] .is_wysiwyg = "true";
defparam \my_slc|regf|R5|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y21_N19
dffeas \my_slc|regf|R7|out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R7|out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R7|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R7|out[4] .is_wysiwyg = "true";
defparam \my_slc|regf|R7|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N10
cycloneive_lcell_comb \my_slc|regf|R6|out[4]~feeder (
// Equation(s):
// \my_slc|regf|R6|out[4]~feeder_combout  = \my_slc|IRR|out~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|IRR|out~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|regf|R6|out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|R6|out[4]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|regf|R6|out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N11
dffeas \my_slc|regf|R6|out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|regf|R6|out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|regf|R6|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R6|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R6|out[4] .is_wysiwyg = "true";
defparam \my_slc|regf|R6|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y22_N5
dffeas \my_slc|regf|R4|out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R4|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R4|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R4|out[4] .is_wysiwyg = "true";
defparam \my_slc|regf|R4|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N4
cycloneive_lcell_comb \my_slc|SR2_muxo[4]~23 (
// Equation(s):
// \my_slc|SR2_muxo[4]~23_combout  = (\my_slc|IRR|out [1] & ((\my_slc|regf|R6|out [4]) # ((\my_slc|IRR|out [0])))) # (!\my_slc|IRR|out [1] & (((\my_slc|regf|R4|out [4] & !\my_slc|IRR|out [0]))))

	.dataa(\my_slc|regf|R6|out [4]),
	.datab(\my_slc|IRR|out [1]),
	.datac(\my_slc|regf|R4|out [4]),
	.datad(\my_slc|IRR|out [0]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[4]~23 .lut_mask = 16'hCCB8;
defparam \my_slc|SR2_muxo[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N18
cycloneive_lcell_comb \my_slc|SR2_muxo[4]~24 (
// Equation(s):
// \my_slc|SR2_muxo[4]~24_combout  = (\my_slc|IRR|out [0] & ((\my_slc|SR2_muxo[4]~23_combout  & ((\my_slc|regf|R7|out [4]))) # (!\my_slc|SR2_muxo[4]~23_combout  & (\my_slc|regf|R5|out [4])))) # (!\my_slc|IRR|out [0] & (((\my_slc|SR2_muxo[4]~23_combout ))))

	.dataa(\my_slc|IRR|out [0]),
	.datab(\my_slc|regf|R5|out [4]),
	.datac(\my_slc|regf|R7|out [4]),
	.datad(\my_slc|SR2_muxo[4]~23_combout ),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[4]~24 .lut_mask = 16'hF588;
defparam \my_slc|SR2_muxo[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N12
cycloneive_lcell_comb \my_slc|SR2_muxo[4]~27 (
// Equation(s):
// \my_slc|SR2_muxo[4]~27_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|IRR|out [2] & ((\my_slc|SR2_muxo[4]~24_combout ))) # (!\my_slc|IRR|out [2] & (\my_slc|SR2_muxo[4]~26_combout ))))

	.dataa(\my_slc|IRR|out [2]),
	.datab(\my_slc|SR2_muxo[4]~26_combout ),
	.datac(\my_slc|SR2_muxo[4]~24_combout ),
	.datad(\my_slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[4]~27 .lut_mask = 16'h00E4;
defparam \my_slc|SR2_muxo[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N4
cycloneive_lcell_comb \my_slc|SR2_muxo[4]~28 (
// Equation(s):
// \my_slc|SR2_muxo[4]~28_combout  = (\my_slc|SR2_muxo[4]~27_combout ) # ((\my_slc|IRR|out [4] & \my_slc|state_controller|SR2MUX~0_combout ))

	.dataa(\my_slc|SR2_muxo[4]~27_combout ),
	.datab(gnd),
	.datac(\my_slc|IRR|out [4]),
	.datad(\my_slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[4]~28 .lut_mask = 16'hFAAA;
defparam \my_slc|SR2_muxo[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N4
cycloneive_lcell_comb \my_slc|regf|Mux11~0 (
// Equation(s):
// \my_slc|regf|Mux11~0_combout  = (\my_slc|regf|SR1_in[1]~1_combout  & ((\my_slc|regf|R6|out [4]) # ((\my_slc|regf|SR1_in[0]~0_combout )))) # (!\my_slc|regf|SR1_in[1]~1_combout  & (((!\my_slc|regf|SR1_in[0]~0_combout  & \my_slc|regf|R4|out [4]))))

	.dataa(\my_slc|regf|R6|out [4]),
	.datab(\my_slc|regf|SR1_in[1]~1_combout ),
	.datac(\my_slc|regf|SR1_in[0]~0_combout ),
	.datad(\my_slc|regf|R4|out [4]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux11~0 .lut_mask = 16'hCBC8;
defparam \my_slc|regf|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N0
cycloneive_lcell_comb \my_slc|regf|Mux11~1 (
// Equation(s):
// \my_slc|regf|Mux11~1_combout  = (\my_slc|regf|Mux11~0_combout  & (((\my_slc|regf|R7|out [4])) # (!\my_slc|regf|SR1_in[0]~0_combout ))) # (!\my_slc|regf|Mux11~0_combout  & (\my_slc|regf|SR1_in[0]~0_combout  & (\my_slc|regf|R5|out [4])))

	.dataa(\my_slc|regf|Mux11~0_combout ),
	.datab(\my_slc|regf|SR1_in[0]~0_combout ),
	.datac(\my_slc|regf|R5|out [4]),
	.datad(\my_slc|regf|R7|out [4]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux11~1 .lut_mask = 16'hEA62;
defparam \my_slc|regf|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N0
cycloneive_lcell_comb \my_slc|regf|Mux11~2 (
// Equation(s):
// \my_slc|regf|Mux11~2_combout  = (\my_slc|regf|SR1_in[1]~1_combout  & (\my_slc|regf|SR1_in[0]~0_combout )) # (!\my_slc|regf|SR1_in[1]~1_combout  & ((\my_slc|regf|SR1_in[0]~0_combout  & (\my_slc|regf|R1|out [4])) # (!\my_slc|regf|SR1_in[0]~0_combout  & 
// ((\my_slc|regf|R0|out [4])))))

	.dataa(\my_slc|regf|SR1_in[1]~1_combout ),
	.datab(\my_slc|regf|SR1_in[0]~0_combout ),
	.datac(\my_slc|regf|R1|out [4]),
	.datad(\my_slc|regf|R0|out [4]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux11~2 .lut_mask = 16'hD9C8;
defparam \my_slc|regf|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N12
cycloneive_lcell_comb \my_slc|regf|Mux11~3 (
// Equation(s):
// \my_slc|regf|Mux11~3_combout  = (\my_slc|regf|Mux11~2_combout  & (((\my_slc|regf|R3|out [4])) # (!\my_slc|regf|SR1_in[1]~1_combout ))) # (!\my_slc|regf|Mux11~2_combout  & (\my_slc|regf|SR1_in[1]~1_combout  & (\my_slc|regf|R2|out [4])))

	.dataa(\my_slc|regf|Mux11~2_combout ),
	.datab(\my_slc|regf|SR1_in[1]~1_combout ),
	.datac(\my_slc|regf|R2|out [4]),
	.datad(\my_slc|regf|R3|out [4]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux11~3 .lut_mask = 16'hEA62;
defparam \my_slc|regf|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N10
cycloneive_lcell_comb \my_slc|regf|Mux11~4 (
// Equation(s):
// \my_slc|regf|Mux11~4_combout  = (\my_slc|regf|SR1_in[2]~2_combout  & (\my_slc|regf|Mux11~1_combout )) # (!\my_slc|regf|SR1_in[2]~2_combout  & ((\my_slc|regf|Mux11~3_combout )))

	.dataa(gnd),
	.datab(\my_slc|regf|SR1_in[2]~2_combout ),
	.datac(\my_slc|regf|Mux11~1_combout ),
	.datad(\my_slc|regf|Mux11~3_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux11~4 .lut_mask = 16'hF3C0;
defparam \my_slc|regf|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N4
cycloneive_lcell_comb \my_slc|regf|Mux13~4 (
// Equation(s):
// \my_slc|regf|Mux13~4_combout  = (\my_slc|regf|SR1_in[2]~2_combout  & ((\my_slc|regf|Mux13~1_combout ))) # (!\my_slc|regf|SR1_in[2]~2_combout  & (\my_slc|regf|Mux13~3_combout ))

	.dataa(gnd),
	.datab(\my_slc|regf|SR1_in[2]~2_combout ),
	.datac(\my_slc|regf|Mux13~3_combout ),
	.datad(\my_slc|regf|Mux13~1_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux13~4 .lut_mask = 16'hFC30;
defparam \my_slc|regf|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N24
cycloneive_lcell_comb \my_slc|SR2_muxo[2]~12 (
// Equation(s):
// \my_slc|SR2_muxo[2]~12_combout  = (\my_slc|IRR|out [0] & (((\my_slc|IRR|out [1])))) # (!\my_slc|IRR|out [0] & ((\my_slc|IRR|out [1] & (\my_slc|regf|R6|out [2])) # (!\my_slc|IRR|out [1] & ((\my_slc|regf|R4|out [2])))))

	.dataa(\my_slc|regf|R6|out [2]),
	.datab(\my_slc|IRR|out [0]),
	.datac(\my_slc|regf|R4|out [2]),
	.datad(\my_slc|IRR|out [1]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[2]~12 .lut_mask = 16'hEE30;
defparam \my_slc|SR2_muxo[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N8
cycloneive_lcell_comb \my_slc|SR2_muxo[2]~13 (
// Equation(s):
// \my_slc|SR2_muxo[2]~13_combout  = (\my_slc|SR2_muxo[2]~12_combout  & ((\my_slc|regf|R7|out [2]) # ((!\my_slc|IRR|out [0])))) # (!\my_slc|SR2_muxo[2]~12_combout  & (((\my_slc|regf|R5|out [2] & \my_slc|IRR|out [0]))))

	.dataa(\my_slc|regf|R7|out [2]),
	.datab(\my_slc|SR2_muxo[2]~12_combout ),
	.datac(\my_slc|regf|R5|out [2]),
	.datad(\my_slc|IRR|out [0]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[2]~13 .lut_mask = 16'hB8CC;
defparam \my_slc|SR2_muxo[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N20
cycloneive_lcell_comb \my_slc|SR2_muxo[2]~14 (
// Equation(s):
// \my_slc|SR2_muxo[2]~14_combout  = (\my_slc|IRR|out [1] & (\my_slc|IRR|out [0])) # (!\my_slc|IRR|out [1] & ((\my_slc|IRR|out [0] & ((\my_slc|regf|R1|out [2]))) # (!\my_slc|IRR|out [0] & (\my_slc|regf|R0|out [2]))))

	.dataa(\my_slc|IRR|out [1]),
	.datab(\my_slc|IRR|out [0]),
	.datac(\my_slc|regf|R0|out [2]),
	.datad(\my_slc|regf|R1|out [2]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[2]~14 .lut_mask = 16'hDC98;
defparam \my_slc|SR2_muxo[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N24
cycloneive_lcell_comb \my_slc|SR2_muxo[2]~15 (
// Equation(s):
// \my_slc|SR2_muxo[2]~15_combout  = (\my_slc|SR2_muxo[2]~14_combout  & (((\my_slc|regf|R3|out [2])) # (!\my_slc|IRR|out [1]))) # (!\my_slc|SR2_muxo[2]~14_combout  & (\my_slc|IRR|out [1] & (\my_slc|regf|R2|out [2])))

	.dataa(\my_slc|SR2_muxo[2]~14_combout ),
	.datab(\my_slc|IRR|out [1]),
	.datac(\my_slc|regf|R2|out [2]),
	.datad(\my_slc|regf|R3|out [2]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[2]~15 .lut_mask = 16'hEA62;
defparam \my_slc|SR2_muxo[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N16
cycloneive_lcell_comb \my_slc|SR2_muxo[2]~16 (
// Equation(s):
// \my_slc|SR2_muxo[2]~16_combout  = (\my_slc|state_controller|SR2MUX~0_combout  & (((\my_slc|IRR|out [2])))) # (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|IRR|out [2] & (\my_slc|SR2_muxo[2]~13_combout )) # (!\my_slc|IRR|out [2] & 
// ((\my_slc|SR2_muxo[2]~15_combout )))))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|SR2_muxo[2]~13_combout ),
	.datac(\my_slc|IRR|out [2]),
	.datad(\my_slc|SR2_muxo[2]~15_combout ),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[2]~16 .lut_mask = 16'hE5E0;
defparam \my_slc|SR2_muxo[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y20_N23
dffeas \my_slc|regf|R1|out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R1|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R1|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R1|out[1] .is_wysiwyg = "true";
defparam \my_slc|regf|R1|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N16
cycloneive_lcell_comb \my_slc|SR2_muxo[1]~8 (
// Equation(s):
// \my_slc|SR2_muxo[1]~8_combout  = (\my_slc|IRR|out [1] & (((\my_slc|IRR|out [0])))) # (!\my_slc|IRR|out [1] & ((\my_slc|IRR|out [0] & (\my_slc|regf|R1|out [1])) # (!\my_slc|IRR|out [0] & ((\my_slc|regf|R0|out [1])))))

	.dataa(\my_slc|IRR|out [1]),
	.datab(\my_slc|regf|R1|out [1]),
	.datac(\my_slc|IRR|out [0]),
	.datad(\my_slc|regf|R0|out [1]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[1]~8 .lut_mask = 16'hE5E0;
defparam \my_slc|SR2_muxo[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y20_N27
dffeas \my_slc|regf|R2|out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R2|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R2|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R2|out[1] .is_wysiwyg = "true";
defparam \my_slc|regf|R2|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y19_N5
dffeas \my_slc|regf|R3|out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R3|out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R3|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R3|out[1] .is_wysiwyg = "true";
defparam \my_slc|regf|R3|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N26
cycloneive_lcell_comb \my_slc|SR2_muxo[1]~9 (
// Equation(s):
// \my_slc|SR2_muxo[1]~9_combout  = (\my_slc|SR2_muxo[1]~8_combout  & (((\my_slc|regf|R3|out [1])) # (!\my_slc|IRR|out [1]))) # (!\my_slc|SR2_muxo[1]~8_combout  & (\my_slc|IRR|out [1] & (\my_slc|regf|R2|out [1])))

	.dataa(\my_slc|SR2_muxo[1]~8_combout ),
	.datab(\my_slc|IRR|out [1]),
	.datac(\my_slc|regf|R2|out [1]),
	.datad(\my_slc|regf|R3|out [1]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[1]~9 .lut_mask = 16'hEA62;
defparam \my_slc|SR2_muxo[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y20_N15
dffeas \my_slc|regf|R7|out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R7|out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R7|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R7|out[1] .is_wysiwyg = "true";
defparam \my_slc|regf|R7|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y20_N5
dffeas \my_slc|regf|R5|out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R5|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R5|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R5|out[1] .is_wysiwyg = "true";
defparam \my_slc|regf|R5|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N16
cycloneive_lcell_comb \my_slc|regf|R6|out[1]~feeder (
// Equation(s):
// \my_slc|regf|R6|out[1]~feeder_combout  = \my_slc|IRR|out~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|IRR|out~2_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|R6|out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|R6|out[1]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|regf|R6|out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N17
dffeas \my_slc|regf|R6|out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|regf|R6|out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|regf|R6|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R6|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R6|out[1] .is_wysiwyg = "true";
defparam \my_slc|regf|R6|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y22_N7
dffeas \my_slc|regf|R4|out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R4|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R4|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R4|out[1] .is_wysiwyg = "true";
defparam \my_slc|regf|R4|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N26
cycloneive_lcell_comb \my_slc|SR2_muxo[1]~6 (
// Equation(s):
// \my_slc|SR2_muxo[1]~6_combout  = (\my_slc|IRR|out [0] & (((\my_slc|IRR|out [1])))) # (!\my_slc|IRR|out [0] & ((\my_slc|IRR|out [1] & (\my_slc|regf|R6|out [1])) # (!\my_slc|IRR|out [1] & ((\my_slc|regf|R4|out [1])))))

	.dataa(\my_slc|regf|R6|out [1]),
	.datab(\my_slc|IRR|out [0]),
	.datac(\my_slc|IRR|out [1]),
	.datad(\my_slc|regf|R4|out [1]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[1]~6 .lut_mask = 16'hE3E0;
defparam \my_slc|SR2_muxo[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N4
cycloneive_lcell_comb \my_slc|SR2_muxo[1]~7 (
// Equation(s):
// \my_slc|SR2_muxo[1]~7_combout  = (\my_slc|IRR|out [0] & ((\my_slc|SR2_muxo[1]~6_combout  & (\my_slc|regf|R7|out [1])) # (!\my_slc|SR2_muxo[1]~6_combout  & ((\my_slc|regf|R5|out [1]))))) # (!\my_slc|IRR|out [0] & (((\my_slc|SR2_muxo[1]~6_combout ))))

	.dataa(\my_slc|IRR|out [0]),
	.datab(\my_slc|regf|R7|out [1]),
	.datac(\my_slc|regf|R5|out [1]),
	.datad(\my_slc|SR2_muxo[1]~6_combout ),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[1]~7 .lut_mask = 16'hDDA0;
defparam \my_slc|SR2_muxo[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N20
cycloneive_lcell_comb \my_slc|SR2_muxo[1]~10 (
// Equation(s):
// \my_slc|SR2_muxo[1]~10_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|IRR|out [2] & ((\my_slc|SR2_muxo[1]~7_combout ))) # (!\my_slc|IRR|out [2] & (\my_slc|SR2_muxo[1]~9_combout ))))

	.dataa(\my_slc|SR2_muxo[1]~9_combout ),
	.datab(\my_slc|IRR|out [2]),
	.datac(\my_slc|state_controller|SR2MUX~0_combout ),
	.datad(\my_slc|SR2_muxo[1]~7_combout ),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[1]~10 .lut_mask = 16'h0E02;
defparam \my_slc|SR2_muxo[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N30
cycloneive_lcell_comb \my_slc|SR2_muxo[1]~11 (
// Equation(s):
// \my_slc|SR2_muxo[1]~11_combout  = (\my_slc|SR2_muxo[1]~10_combout ) # ((\my_slc|IRR|out [1] & \my_slc|state_controller|SR2MUX~0_combout ))

	.dataa(gnd),
	.datab(\my_slc|IRR|out [1]),
	.datac(\my_slc|state_controller|SR2MUX~0_combout ),
	.datad(\my_slc|SR2_muxo[1]~10_combout ),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[1]~11 .lut_mask = 16'hFFC0;
defparam \my_slc|SR2_muxo[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N6
cycloneive_lcell_comb \my_slc|regf|Mux14~0 (
// Equation(s):
// \my_slc|regf|Mux14~0_combout  = (\my_slc|regf|SR1_in[1]~1_combout  & ((\my_slc|regf|R6|out [1]) # ((\my_slc|regf|SR1_in[0]~0_combout )))) # (!\my_slc|regf|SR1_in[1]~1_combout  & (((\my_slc|regf|R4|out [1] & !\my_slc|regf|SR1_in[0]~0_combout ))))

	.dataa(\my_slc|regf|R6|out [1]),
	.datab(\my_slc|regf|SR1_in[1]~1_combout ),
	.datac(\my_slc|regf|R4|out [1]),
	.datad(\my_slc|regf|SR1_in[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux14~0 .lut_mask = 16'hCCB8;
defparam \my_slc|regf|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N14
cycloneive_lcell_comb \my_slc|regf|Mux14~1 (
// Equation(s):
// \my_slc|regf|Mux14~1_combout  = (\my_slc|regf|SR1_in[0]~0_combout  & ((\my_slc|regf|Mux14~0_combout  & ((\my_slc|regf|R7|out [1]))) # (!\my_slc|regf|Mux14~0_combout  & (\my_slc|regf|R5|out [1])))) # (!\my_slc|regf|SR1_in[0]~0_combout  & 
// (((\my_slc|regf|Mux14~0_combout ))))

	.dataa(\my_slc|regf|SR1_in[0]~0_combout ),
	.datab(\my_slc|regf|R5|out [1]),
	.datac(\my_slc|regf|R7|out [1]),
	.datad(\my_slc|regf|Mux14~0_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux14~1 .lut_mask = 16'hF588;
defparam \my_slc|regf|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N26
cycloneive_lcell_comb \my_slc|regf|Mux14~4 (
// Equation(s):
// \my_slc|regf|Mux14~4_combout  = (\my_slc|regf|SR1_in[2]~2_combout  & ((\my_slc|regf|Mux14~1_combout ))) # (!\my_slc|regf|SR1_in[2]~2_combout  & (\my_slc|regf|Mux14~3_combout ))

	.dataa(\my_slc|regf|Mux14~3_combout ),
	.datab(gnd),
	.datac(\my_slc|regf|Mux14~1_combout ),
	.datad(\my_slc|regf|SR1_in[2]~2_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux14~4 .lut_mask = 16'hF0AA;
defparam \my_slc|regf|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N0
cycloneive_lcell_comb \my_slc|alu|Add0~0 (
// Equation(s):
// \my_slc|alu|Add0~0_combout  = (\my_slc|regf|Mux15~4_combout  & (\my_slc|SR2_muxo[0]~5_combout  $ (VCC))) # (!\my_slc|regf|Mux15~4_combout  & (\my_slc|SR2_muxo[0]~5_combout  & VCC))
// \my_slc|alu|Add0~1  = CARRY((\my_slc|regf|Mux15~4_combout  & \my_slc|SR2_muxo[0]~5_combout ))

	.dataa(\my_slc|regf|Mux15~4_combout ),
	.datab(\my_slc|SR2_muxo[0]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_slc|alu|Add0~0_combout ),
	.cout(\my_slc|alu|Add0~1 ));
// synopsys translate_off
defparam \my_slc|alu|Add0~0 .lut_mask = 16'h6688;
defparam \my_slc|alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N2
cycloneive_lcell_comb \my_slc|alu|Add0~2 (
// Equation(s):
// \my_slc|alu|Add0~2_combout  = (\my_slc|SR2_muxo[1]~11_combout  & ((\my_slc|regf|Mux14~4_combout  & (\my_slc|alu|Add0~1  & VCC)) # (!\my_slc|regf|Mux14~4_combout  & (!\my_slc|alu|Add0~1 )))) # (!\my_slc|SR2_muxo[1]~11_combout  & 
// ((\my_slc|regf|Mux14~4_combout  & (!\my_slc|alu|Add0~1 )) # (!\my_slc|regf|Mux14~4_combout  & ((\my_slc|alu|Add0~1 ) # (GND)))))
// \my_slc|alu|Add0~3  = CARRY((\my_slc|SR2_muxo[1]~11_combout  & (!\my_slc|regf|Mux14~4_combout  & !\my_slc|alu|Add0~1 )) # (!\my_slc|SR2_muxo[1]~11_combout  & ((!\my_slc|alu|Add0~1 ) # (!\my_slc|regf|Mux14~4_combout ))))

	.dataa(\my_slc|SR2_muxo[1]~11_combout ),
	.datab(\my_slc|regf|Mux14~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|alu|Add0~1 ),
	.combout(\my_slc|alu|Add0~2_combout ),
	.cout(\my_slc|alu|Add0~3 ));
// synopsys translate_off
defparam \my_slc|alu|Add0~2 .lut_mask = 16'h9617;
defparam \my_slc|alu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N4
cycloneive_lcell_comb \my_slc|alu|Add0~4 (
// Equation(s):
// \my_slc|alu|Add0~4_combout  = ((\my_slc|regf|Mux13~4_combout  $ (\my_slc|SR2_muxo[2]~16_combout  $ (!\my_slc|alu|Add0~3 )))) # (GND)
// \my_slc|alu|Add0~5  = CARRY((\my_slc|regf|Mux13~4_combout  & ((\my_slc|SR2_muxo[2]~16_combout ) # (!\my_slc|alu|Add0~3 ))) # (!\my_slc|regf|Mux13~4_combout  & (\my_slc|SR2_muxo[2]~16_combout  & !\my_slc|alu|Add0~3 )))

	.dataa(\my_slc|regf|Mux13~4_combout ),
	.datab(\my_slc|SR2_muxo[2]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|alu|Add0~3 ),
	.combout(\my_slc|alu|Add0~4_combout ),
	.cout(\my_slc|alu|Add0~5 ));
// synopsys translate_off
defparam \my_slc|alu|Add0~4 .lut_mask = 16'h698E;
defparam \my_slc|alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N6
cycloneive_lcell_comb \my_slc|alu|Add0~6 (
// Equation(s):
// \my_slc|alu|Add0~6_combout  = (\my_slc|SR2_muxo[3]~22_combout  & ((\my_slc|regf|Mux12~4_combout  & (\my_slc|alu|Add0~5  & VCC)) # (!\my_slc|regf|Mux12~4_combout  & (!\my_slc|alu|Add0~5 )))) # (!\my_slc|SR2_muxo[3]~22_combout  & 
// ((\my_slc|regf|Mux12~4_combout  & (!\my_slc|alu|Add0~5 )) # (!\my_slc|regf|Mux12~4_combout  & ((\my_slc|alu|Add0~5 ) # (GND)))))
// \my_slc|alu|Add0~7  = CARRY((\my_slc|SR2_muxo[3]~22_combout  & (!\my_slc|regf|Mux12~4_combout  & !\my_slc|alu|Add0~5 )) # (!\my_slc|SR2_muxo[3]~22_combout  & ((!\my_slc|alu|Add0~5 ) # (!\my_slc|regf|Mux12~4_combout ))))

	.dataa(\my_slc|SR2_muxo[3]~22_combout ),
	.datab(\my_slc|regf|Mux12~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|alu|Add0~5 ),
	.combout(\my_slc|alu|Add0~6_combout ),
	.cout(\my_slc|alu|Add0~7 ));
// synopsys translate_off
defparam \my_slc|alu|Add0~6 .lut_mask = 16'h9617;
defparam \my_slc|alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N8
cycloneive_lcell_comb \my_slc|alu|Add0~8 (
// Equation(s):
// \my_slc|alu|Add0~8_combout  = ((\my_slc|SR2_muxo[4]~28_combout  $ (\my_slc|regf|Mux11~4_combout  $ (!\my_slc|alu|Add0~7 )))) # (GND)
// \my_slc|alu|Add0~9  = CARRY((\my_slc|SR2_muxo[4]~28_combout  & ((\my_slc|regf|Mux11~4_combout ) # (!\my_slc|alu|Add0~7 ))) # (!\my_slc|SR2_muxo[4]~28_combout  & (\my_slc|regf|Mux11~4_combout  & !\my_slc|alu|Add0~7 )))

	.dataa(\my_slc|SR2_muxo[4]~28_combout ),
	.datab(\my_slc|regf|Mux11~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|alu|Add0~7 ),
	.combout(\my_slc|alu|Add0~8_combout ),
	.cout(\my_slc|alu|Add0~9 ));
// synopsys translate_off
defparam \my_slc|alu|Add0~8 .lut_mask = 16'h698E;
defparam \my_slc|alu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N10
cycloneive_lcell_comb \my_slc|alu|Add0~10 (
// Equation(s):
// \my_slc|alu|Add0~10_combout  = (\my_slc|SR2_muxo[5]~34_combout  & ((\my_slc|regf|Mux10~4_combout  & (\my_slc|alu|Add0~9  & VCC)) # (!\my_slc|regf|Mux10~4_combout  & (!\my_slc|alu|Add0~9 )))) # (!\my_slc|SR2_muxo[5]~34_combout  & 
// ((\my_slc|regf|Mux10~4_combout  & (!\my_slc|alu|Add0~9 )) # (!\my_slc|regf|Mux10~4_combout  & ((\my_slc|alu|Add0~9 ) # (GND)))))
// \my_slc|alu|Add0~11  = CARRY((\my_slc|SR2_muxo[5]~34_combout  & (!\my_slc|regf|Mux10~4_combout  & !\my_slc|alu|Add0~9 )) # (!\my_slc|SR2_muxo[5]~34_combout  & ((!\my_slc|alu|Add0~9 ) # (!\my_slc|regf|Mux10~4_combout ))))

	.dataa(\my_slc|SR2_muxo[5]~34_combout ),
	.datab(\my_slc|regf|Mux10~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|alu|Add0~9 ),
	.combout(\my_slc|alu|Add0~10_combout ),
	.cout(\my_slc|alu|Add0~11 ));
// synopsys translate_off
defparam \my_slc|alu|Add0~10 .lut_mask = 16'h9617;
defparam \my_slc|alu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N12
cycloneive_lcell_comb \my_slc|alu|Add0~12 (
// Equation(s):
// \my_slc|alu|Add0~12_combout  = ((\my_slc|regf|Mux9~4_combout  $ (\my_slc|SR2_muxo[6]~40_combout  $ (!\my_slc|alu|Add0~11 )))) # (GND)
// \my_slc|alu|Add0~13  = CARRY((\my_slc|regf|Mux9~4_combout  & ((\my_slc|SR2_muxo[6]~40_combout ) # (!\my_slc|alu|Add0~11 ))) # (!\my_slc|regf|Mux9~4_combout  & (\my_slc|SR2_muxo[6]~40_combout  & !\my_slc|alu|Add0~11 )))

	.dataa(\my_slc|regf|Mux9~4_combout ),
	.datab(\my_slc|SR2_muxo[6]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|alu|Add0~11 ),
	.combout(\my_slc|alu|Add0~12_combout ),
	.cout(\my_slc|alu|Add0~13 ));
// synopsys translate_off
defparam \my_slc|alu|Add0~12 .lut_mask = 16'h698E;
defparam \my_slc|alu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N22
cycloneive_lcell_comb \my_slc|d0|data[0]~13 (
// Equation(s):
// \my_slc|d0|data[0]~13_combout  = (!\my_slc|state_controller|State.S_05~q  & (!\my_slc|state_controller|State.S_12~q  & (!\my_slc|state_controller|State.S_09~q  & !\my_slc|state_controller|State.S_07_2~q )))

	.dataa(\my_slc|state_controller|State.S_05~q ),
	.datab(\my_slc|state_controller|State.S_12~q ),
	.datac(\my_slc|state_controller|State.S_09~q ),
	.datad(\my_slc|state_controller|State.S_07_2~q ),
	.cin(gnd),
	.combout(\my_slc|d0|data[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[0]~13 .lut_mask = 16'h0001;
defparam \my_slc|d0|data[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N18
cycloneive_lcell_comb \my_slc|d0|data[6]~31 (
// Equation(s):
// \my_slc|d0|data[6]~31_combout  = (\my_slc|state_controller|WideOr25~combout  & (\my_slc|regf|Mux9~4_combout  & ((\my_slc|SR2_muxo[6]~40_combout ) # (!\my_slc|state_controller|WideOr24~0_combout ))))

	.dataa(\my_slc|state_controller|WideOr24~0_combout ),
	.datab(\my_slc|state_controller|WideOr25~combout ),
	.datac(\my_slc|regf|Mux9~4_combout ),
	.datad(\my_slc|SR2_muxo[6]~40_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[6]~31 .lut_mask = 16'hC040;
defparam \my_slc|d0|data[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N20
cycloneive_lcell_comb \my_slc|d0|data[6]~32 (
// Equation(s):
// \my_slc|d0|data[6]~32_combout  = (!\my_slc|state_controller|WideOr25~combout  & (!\my_slc|regf|Mux9~4_combout  & ((\my_slc|state_controller|State.S_09~q ) # (!\my_slc|state_controller|WideOr25~0_combout ))))

	.dataa(\my_slc|state_controller|WideOr25~combout ),
	.datab(\my_slc|state_controller|State.S_09~q ),
	.datac(\my_slc|regf|Mux9~4_combout ),
	.datad(\my_slc|state_controller|WideOr25~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[6]~32 .lut_mask = 16'h0405;
defparam \my_slc|d0|data[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N6
cycloneive_lcell_comb \my_slc|d0|data[6]~33 (
// Equation(s):
// \my_slc|d0|data[6]~33_combout  = (\my_slc|d0|data[6]~31_combout ) # ((\my_slc|d0|data[6]~32_combout ) # ((\my_slc|alu|Add0~12_combout  & \my_slc|d0|data[0]~13_combout )))

	.dataa(\my_slc|alu|Add0~12_combout ),
	.datab(\my_slc|d0|data[0]~13_combout ),
	.datac(\my_slc|d0|data[6]~31_combout ),
	.datad(\my_slc|d0|data[6]~32_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[6]~33 .lut_mask = 16'hFFF8;
defparam \my_slc|d0|data[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \S[6]~input (
	.i(S[6]),
	.ibar(gnd),
	.o(\S[6]~input_o ));
// synopsys translate_off
defparam \S[6]~input .bus_hold = "false";
defparam \S[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \Data[6]~input (
	.i(Data[6]),
	.ibar(gnd),
	.o(\Data[6]~input_o ));
// synopsys translate_off
defparam \Data[6]~input .bus_hold = "false";
defparam \Data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y16_N15
dffeas \my_slc|tr0|Data_read_buffer[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[6] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N14
cycloneive_lcell_comb \my_slc|MDRR|out~39 (
// Equation(s):
// \my_slc|MDRR|out~39_combout  = (\Reset~input_o  & (!\my_slc|state_controller|State.S_07_3~q  & (!\my_slc|state_controller|State.S_07_4~q  & \my_slc|state_controller|WideOr21~combout )))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|State.S_07_3~q ),
	.datac(\my_slc|state_controller|State.S_07_4~q ),
	.datad(\my_slc|state_controller|WideOr21~combout ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~39 .lut_mask = 16'h0200;
defparam \my_slc|MDRR|out~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N14
cycloneive_lcell_comb \my_slc|MDRR|out~18 (
// Equation(s):
// \my_slc|MDRR|out~18_combout  = (\my_slc|MDRR|out~39_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[6]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [6])))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\S[6]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [6]),
	.datad(\my_slc|MDRR|out~39_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~18 .lut_mask = 16'hD800;
defparam \my_slc|MDRR|out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N10
cycloneive_lcell_comb \my_slc|MDRR|out~19 (
// Equation(s):
// \my_slc|MDRR|out~19_combout  = (\my_slc|MDRR|out~18_combout ) # ((!\my_slc|state_controller|WideOr21~combout  & (\my_slc|d0|data [6] & \Reset~input_o )))

	.dataa(\my_slc|state_controller|WideOr21~combout ),
	.datab(\my_slc|d0|data [6]),
	.datac(\my_slc|MDRR|out~18_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~19 .lut_mask = 16'hF4F0;
defparam \my_slc|MDRR|out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N2
cycloneive_lcell_comb \my_slc|MDRR|out[0]~6 (
// Equation(s):
// \my_slc|MDRR|out[0]~6_combout  = (!\my_slc|state_controller|State.S_06_2~q  & (!\my_slc|state_controller|State.S_06_3~q  & (!\my_slc|state_controller|State.S_33_2~q  & \Reset~input_o )))

	.dataa(\my_slc|state_controller|State.S_06_2~q ),
	.datab(\my_slc|state_controller|State.S_06_3~q ),
	.datac(\my_slc|state_controller|State.S_33_2~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out[0]~6 .lut_mask = 16'h0100;
defparam \my_slc|MDRR|out[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N16
cycloneive_lcell_comb \my_slc|MDRR|out[0]~7 (
// Equation(s):
// \my_slc|MDRR|out[0]~7_combout  = (\my_slc|state_controller|State.S_07_2~q ) # (!\my_slc|MDRR|out[0]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_07_2~q ),
	.datad(\my_slc|MDRR|out[0]~6_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out[0]~7 .lut_mask = 16'hF0FF;
defparam \my_slc|MDRR|out[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y16_N11
dffeas \my_slc|MDRR|out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MDRR|out~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MDRR|out[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MDRR|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MDRR|out[6] .is_wysiwyg = "true";
defparam \my_slc|MDRR|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N4
cycloneive_lcell_comb \my_slc|d0|data[12]~9 (
// Equation(s):
// \my_slc|d0|data[12]~9_combout  = (\my_slc|state_controller|State.S_06_4~q ) # ((\my_slc|state_controller|State.S_04_1~q ) # ((\my_slc|state_controller|State.S_35~q ) # (\my_slc|state_controller|State.S_18~q )))

	.dataa(\my_slc|state_controller|State.S_06_4~q ),
	.datab(\my_slc|state_controller|State.S_04_1~q ),
	.datac(\my_slc|state_controller|State.S_35~q ),
	.datad(\my_slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\my_slc|d0|data[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[12]~9 .lut_mask = 16'hFFFE;
defparam \my_slc|d0|data[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N24
cycloneive_lcell_comb \my_slc|d0|data[6]~34 (
// Equation(s):
// \my_slc|d0|data[6]~34_combout  = (\my_slc|d0|data[12]~8_combout  & (((\my_slc|PCR|out [6]) # (!\my_slc|d0|data[12]~9_combout )))) # (!\my_slc|d0|data[12]~8_combout  & (\my_slc|MDRR|out [6] & ((\my_slc|d0|data[12]~9_combout ))))

	.dataa(\my_slc|MDRR|out [6]),
	.datab(\my_slc|d0|data[12]~8_combout ),
	.datac(\my_slc|PCR|out [6]),
	.datad(\my_slc|d0|data[12]~9_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[6]~34 .lut_mask = 16'hE2CC;
defparam \my_slc|d0|data[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N0
cycloneive_lcell_comb \my_slc|d0|data[6] (
// Equation(s):
// \my_slc|d0|data [6] = (\my_slc|d0|data[12]~67_combout  & ((\my_slc|d0|data[6]~34_combout  & ((\my_slc|d0|data[6]~33_combout ))) # (!\my_slc|d0|data[6]~34_combout  & (\my_slc|ADDR_out[6]~12_combout )))) # (!\my_slc|d0|data[12]~67_combout  & 
// (((\my_slc|d0|data[6]~34_combout ))))

	.dataa(\my_slc|ADDR_out[6]~12_combout ),
	.datab(\my_slc|d0|data[6]~33_combout ),
	.datac(\my_slc|d0|data[12]~67_combout ),
	.datad(\my_slc|d0|data[6]~34_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data [6]),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[6] .lut_mask = 16'hCFA0;
defparam \my_slc|d0|data[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N18
cycloneive_lcell_comb \my_slc|IRR|out~7 (
// Equation(s):
// \my_slc|IRR|out~7_combout  = (\Reset~input_o  & \my_slc|d0|data [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|data [6]),
	.cin(gnd),
	.combout(\my_slc|IRR|out~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|IRR|out~7 .lut_mask = 16'hF000;
defparam \my_slc|IRR|out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N26
cycloneive_lcell_comb \my_slc|MARR|out[6]~feeder (
// Equation(s):
// \my_slc|MARR|out[6]~feeder_combout  = \my_slc|IRR|out~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|IRR|out~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|MARR|out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MARR|out[6]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|MARR|out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y19_N27
dffeas \my_slc|MARR|out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MARR|out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MARR|out[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MARR|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MARR|out[6] .is_wysiwyg = "true";
defparam \my_slc|MARR|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N28
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~1 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~1_combout  = (\my_slc|MARR|out [4] & (\my_slc|MARR|out [5] & (\my_slc|MARR|out [7] & \my_slc|MARR|out [6])))

	.dataa(\my_slc|MARR|out [4]),
	.datab(\my_slc|MARR|out [5]),
	.datac(\my_slc|MARR|out [7]),
	.datad(\my_slc|MARR|out [6]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~1 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N30
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~4 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~4_combout  = (\my_slc|memory_subsystem|Equal0~0_combout  & (\my_slc|memory_subsystem|Equal0~3_combout  & (\my_slc|memory_subsystem|Equal0~2_combout  & \my_slc|memory_subsystem|Equal0~1_combout )))

	.dataa(\my_slc|memory_subsystem|Equal0~0_combout ),
	.datab(\my_slc|memory_subsystem|Equal0~3_combout ),
	.datac(\my_slc|memory_subsystem|Equal0~2_combout ),
	.datad(\my_slc|memory_subsystem|Equal0~1_combout ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~4 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \Data[2]~input (
	.i(Data[2]),
	.ibar(gnd),
	.o(\Data[2]~input_o ));
// synopsys translate_off
defparam \Data[2]~input .bus_hold = "false";
defparam \Data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y14_N5
dffeas \my_slc|tr0|Data_read_buffer[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[2] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \S[2]~input (
	.i(S[2]),
	.ibar(gnd),
	.o(\S[2]~input_o ));
// synopsys translate_off
defparam \S[2]~input .bus_hold = "false";
defparam \S[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N4
cycloneive_lcell_comb \my_slc|MDRR|out~10 (
// Equation(s):
// \my_slc|MDRR|out~10_combout  = (\my_slc|MDRR|out~38_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[2]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [2]))))

	.dataa(\my_slc|MDRR|out~38_combout ),
	.datab(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [2]),
	.datad(\S[2]~input_o ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~10 .lut_mask = 16'hA820;
defparam \my_slc|MDRR|out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N18
cycloneive_lcell_comb \my_slc|MDRR|out~11 (
// Equation(s):
// \my_slc|MDRR|out~11_combout  = (\Reset~input_o  & ((\my_slc|MDRR|out~10_combout ) # ((\my_slc|d0|data [2] & !\my_slc|state_controller|WideOr21~combout ))))

	.dataa(\my_slc|d0|data [2]),
	.datab(\my_slc|state_controller|WideOr21~combout ),
	.datac(\my_slc|MDRR|out~10_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~11 .lut_mask = 16'hF200;
defparam \my_slc|MDRR|out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y14_N19
dffeas \my_slc|MDRR|out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MDRR|out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MDRR|out[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MDRR|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MDRR|out[2] .is_wysiwyg = "true";
defparam \my_slc|MDRR|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y18_N30
cycloneive_lcell_comb \my_slc|d0|data[2]~18 (
// Equation(s):
// \my_slc|d0|data[2]~18_combout  = (\my_slc|d0|data[12]~8_combout  & (((\my_slc|PCR|out [2]) # (!\my_slc|d0|data[12]~9_combout )))) # (!\my_slc|d0|data[12]~8_combout  & (\my_slc|MDRR|out [2] & (\my_slc|d0|data[12]~9_combout )))

	.dataa(\my_slc|d0|data[12]~8_combout ),
	.datab(\my_slc|MDRR|out [2]),
	.datac(\my_slc|d0|data[12]~9_combout ),
	.datad(\my_slc|PCR|out [2]),
	.cin(gnd),
	.combout(\my_slc|d0|data[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[2]~18 .lut_mask = 16'hEA4A;
defparam \my_slc|d0|data[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N12
cycloneive_lcell_comb \my_slc|d0|data[2]~16 (
// Equation(s):
// \my_slc|d0|data[2]~16_combout  = (!\my_slc|state_controller|WideOr25~combout  & ((\my_slc|state_controller|WideOr24~0_combout  & (\my_slc|alu|Add0~4_combout )) # (!\my_slc|state_controller|WideOr24~0_combout  & ((!\my_slc|regf|Mux13~4_combout )))))

	.dataa(\my_slc|state_controller|WideOr24~0_combout ),
	.datab(\my_slc|state_controller|WideOr25~combout ),
	.datac(\my_slc|alu|Add0~4_combout ),
	.datad(\my_slc|regf|Mux13~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[2]~16 .lut_mask = 16'h2031;
defparam \my_slc|d0|data[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N30
cycloneive_lcell_comb \my_slc|d0|data[2]~68 (
// Equation(s):
// \my_slc|d0|data[2]~68_combout  = (\my_slc|state_controller|State.S_07_2~q ) # ((\my_slc|state_controller|State.S_12~q ) # ((\my_slc|SR2_muxo[2]~16_combout ) # (\my_slc|state_controller|State.S_09~q )))

	.dataa(\my_slc|state_controller|State.S_07_2~q ),
	.datab(\my_slc|state_controller|State.S_12~q ),
	.datac(\my_slc|SR2_muxo[2]~16_combout ),
	.datad(\my_slc|state_controller|State.S_09~q ),
	.cin(gnd),
	.combout(\my_slc|d0|data[2]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[2]~68 .lut_mask = 16'hFFFE;
defparam \my_slc|d0|data[2]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N6
cycloneive_lcell_comb \my_slc|d0|data[2]~17 (
// Equation(s):
// \my_slc|d0|data[2]~17_combout  = (\my_slc|d0|data[2]~16_combout ) # ((\my_slc|state_controller|WideOr25~combout  & (\my_slc|d0|data[2]~68_combout  & \my_slc|regf|Mux13~4_combout )))

	.dataa(\my_slc|d0|data[2]~16_combout ),
	.datab(\my_slc|state_controller|WideOr25~combout ),
	.datac(\my_slc|d0|data[2]~68_combout ),
	.datad(\my_slc|regf|Mux13~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[2]~17 .lut_mask = 16'hEAAA;
defparam \my_slc|d0|data[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y18_N8
cycloneive_lcell_comb \my_slc|d0|data[2] (
// Equation(s):
// \my_slc|d0|data [2] = (\my_slc|d0|data[2]~18_combout  & (((\my_slc|d0|data[2]~17_combout ) # (!\my_slc|d0|data[12]~67_combout )))) # (!\my_slc|d0|data[2]~18_combout  & (\my_slc|ADDR_out[2]~4_combout  & (\my_slc|d0|data[12]~67_combout )))

	.dataa(\my_slc|d0|data[2]~18_combout ),
	.datab(\my_slc|ADDR_out[2]~4_combout ),
	.datac(\my_slc|d0|data[12]~67_combout ),
	.datad(\my_slc|d0|data[2]~17_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data [2]),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[2] .lut_mask = 16'hEA4A;
defparam \my_slc|d0|data[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N24
cycloneive_lcell_comb \my_slc|IRR|out~3 (
// Equation(s):
// \my_slc|IRR|out~3_combout  = (\Reset~input_o  & \my_slc|d0|data [2])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\my_slc|d0|data [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|IRR|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|IRR|out~3 .lut_mask = 16'hC0C0;
defparam \my_slc|IRR|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y20_N17
dffeas \my_slc|IRR|out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|IRR|out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|IRR|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|IRR|out[2] .is_wysiwyg = "true";
defparam \my_slc|IRR|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y19_N3
dffeas \my_slc|regf|R3|out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R3|out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R3|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R3|out[3] .is_wysiwyg = "true";
defparam \my_slc|regf|R3|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y19_N17
dffeas \my_slc|regf|R2|out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R2|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R2|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R2|out[3] .is_wysiwyg = "true";
defparam \my_slc|regf|R2|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y20_N3
dffeas \my_slc|regf|R0|out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R0|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R0|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R0|out[3] .is_wysiwyg = "true";
defparam \my_slc|regf|R0|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y20_N17
dffeas \my_slc|regf|R1|out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R1|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R1|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R1|out[3] .is_wysiwyg = "true";
defparam \my_slc|regf|R1|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N2
cycloneive_lcell_comb \my_slc|SR2_muxo[3]~19 (
// Equation(s):
// \my_slc|SR2_muxo[3]~19_combout  = (\my_slc|IRR|out [1] & (\my_slc|IRR|out [0])) # (!\my_slc|IRR|out [1] & ((\my_slc|IRR|out [0] & ((\my_slc|regf|R1|out [3]))) # (!\my_slc|IRR|out [0] & (\my_slc|regf|R0|out [3]))))

	.dataa(\my_slc|IRR|out [1]),
	.datab(\my_slc|IRR|out [0]),
	.datac(\my_slc|regf|R0|out [3]),
	.datad(\my_slc|regf|R1|out [3]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[3]~19 .lut_mask = 16'hDC98;
defparam \my_slc|SR2_muxo[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N16
cycloneive_lcell_comb \my_slc|SR2_muxo[3]~20 (
// Equation(s):
// \my_slc|SR2_muxo[3]~20_combout  = (\my_slc|IRR|out [1] & ((\my_slc|SR2_muxo[3]~19_combout  & (\my_slc|regf|R3|out [3])) # (!\my_slc|SR2_muxo[3]~19_combout  & ((\my_slc|regf|R2|out [3]))))) # (!\my_slc|IRR|out [1] & (((\my_slc|SR2_muxo[3]~19_combout ))))

	.dataa(\my_slc|regf|R3|out [3]),
	.datab(\my_slc|IRR|out [1]),
	.datac(\my_slc|regf|R2|out [3]),
	.datad(\my_slc|SR2_muxo[3]~19_combout ),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[3]~20 .lut_mask = 16'hBBC0;
defparam \my_slc|SR2_muxo[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N10
cycloneive_lcell_comb \my_slc|SR2_muxo[3]~21 (
// Equation(s):
// \my_slc|SR2_muxo[3]~21_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|IRR|out [2] & (\my_slc|SR2_muxo[3]~18_combout )) # (!\my_slc|IRR|out [2] & ((\my_slc|SR2_muxo[3]~20_combout )))))

	.dataa(\my_slc|SR2_muxo[3]~18_combout ),
	.datab(\my_slc|IRR|out [2]),
	.datac(\my_slc|state_controller|SR2MUX~0_combout ),
	.datad(\my_slc|SR2_muxo[3]~20_combout ),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[3]~21 .lut_mask = 16'h0B08;
defparam \my_slc|SR2_muxo[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N28
cycloneive_lcell_comb \my_slc|SR2_muxo[3]~22 (
// Equation(s):
// \my_slc|SR2_muxo[3]~22_combout  = (\my_slc|SR2_muxo[3]~21_combout ) # ((\my_slc|state_controller|SR2MUX~0_combout  & \my_slc|IRR|out [3]))

	.dataa(gnd),
	.datab(\my_slc|state_controller|SR2MUX~0_combout ),
	.datac(\my_slc|IRR|out [3]),
	.datad(\my_slc|SR2_muxo[3]~21_combout ),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[3]~22 .lut_mask = 16'hFFC0;
defparam \my_slc|SR2_muxo[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N30
cycloneive_lcell_comb \my_slc|d0|data[3]~20 (
// Equation(s):
// \my_slc|d0|data[3]~20_combout  = (\my_slc|state_controller|WideOr24~0_combout  & ((!\my_slc|state_controller|WideOr25~combout ) # (!\my_slc|SR2_muxo[3]~22_combout )))

	.dataa(gnd),
	.datab(\my_slc|SR2_muxo[3]~22_combout ),
	.datac(\my_slc|state_controller|WideOr24~0_combout ),
	.datad(\my_slc|state_controller|WideOr25~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[3]~20 .lut_mask = 16'h30F0;
defparam \my_slc|d0|data[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N8
cycloneive_lcell_comb \my_slc|d0|data[3]~21 (
// Equation(s):
// \my_slc|d0|data[3]~21_combout  = (\my_slc|d0|data[3]~20_combout  & ((\my_slc|state_controller|WideOr25~combout ) # ((!\my_slc|alu|Add0~6_combout )))) # (!\my_slc|d0|data[3]~20_combout  & (\my_slc|state_controller|WideOr25~combout  $ 
// ((\my_slc|regf|Mux12~4_combout ))))

	.dataa(\my_slc|state_controller|WideOr25~combout ),
	.datab(\my_slc|regf|Mux12~4_combout ),
	.datac(\my_slc|d0|data[3]~20_combout ),
	.datad(\my_slc|alu|Add0~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[3]~21 .lut_mask = 16'hA6F6;
defparam \my_slc|d0|data[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \Data[3]~input (
	.i(Data[3]),
	.ibar(gnd),
	.o(\Data[3]~input_o ));
// synopsys translate_off
defparam \Data[3]~input .bus_hold = "false";
defparam \Data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y14_N23
dffeas \my_slc|tr0|Data_read_buffer[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[3] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \S[3]~input (
	.i(S[3]),
	.ibar(gnd),
	.o(\S[3]~input_o ));
// synopsys translate_off
defparam \S[3]~input .bus_hold = "false";
defparam \S[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N22
cycloneive_lcell_comb \my_slc|MDRR|out~12 (
// Equation(s):
// \my_slc|MDRR|out~12_combout  = (\my_slc|MDRR|out~38_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[3]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [3]))))

	.dataa(\my_slc|MDRR|out~38_combout ),
	.datab(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [3]),
	.datad(\S[3]~input_o ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~12 .lut_mask = 16'hA820;
defparam \my_slc|MDRR|out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N28
cycloneive_lcell_comb \my_slc|MDRR|out~13 (
// Equation(s):
// \my_slc|MDRR|out~13_combout  = (\Reset~input_o  & ((\my_slc|MDRR|out~12_combout ) # ((!\my_slc|state_controller|WideOr21~combout  & \my_slc|d0|data[3]~22_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|WideOr21~combout ),
	.datac(\my_slc|MDRR|out~12_combout ),
	.datad(\my_slc|d0|data[3]~22_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~13 .lut_mask = 16'hA2A0;
defparam \my_slc|MDRR|out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y14_N29
dffeas \my_slc|MDRR|out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MDRR|out~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MDRR|out[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MDRR|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MDRR|out[3] .is_wysiwyg = "true";
defparam \my_slc|MDRR|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N0
cycloneive_lcell_comb \my_slc|d0|data[3]~19 (
// Equation(s):
// \my_slc|d0|data[3]~19_combout  = (\my_slc|d0|data[12]~8_combout  & (((\my_slc|PCR|out [3]) # (!\my_slc|d0|data[12]~9_combout )))) # (!\my_slc|d0|data[12]~8_combout  & (\my_slc|MDRR|out [3] & (\my_slc|d0|data[12]~9_combout )))

	.dataa(\my_slc|d0|data[12]~8_combout ),
	.datab(\my_slc|MDRR|out [3]),
	.datac(\my_slc|d0|data[12]~9_combout ),
	.datad(\my_slc|PCR|out [3]),
	.cin(gnd),
	.combout(\my_slc|d0|data[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[3]~19 .lut_mask = 16'hEA4A;
defparam \my_slc|d0|data[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N18
cycloneive_lcell_comb \my_slc|d0|data[3]~22 (
// Equation(s):
// \my_slc|d0|data[3]~22_combout  = (\my_slc|d0|data[12]~67_combout  & ((\my_slc|d0|data[3]~19_combout  & ((!\my_slc|d0|data[3]~21_combout ))) # (!\my_slc|d0|data[3]~19_combout  & (\my_slc|ADDR_out[3]~6_combout )))) # (!\my_slc|d0|data[12]~67_combout  & 
// (((\my_slc|d0|data[3]~19_combout ))))

	.dataa(\my_slc|ADDR_out[3]~6_combout ),
	.datab(\my_slc|d0|data[3]~21_combout ),
	.datac(\my_slc|d0|data[12]~67_combout ),
	.datad(\my_slc|d0|data[3]~19_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[3]~22 .lut_mask = 16'h3FA0;
defparam \my_slc|d0|data[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N20
cycloneive_lcell_comb \my_slc|IRR|out~4 (
// Equation(s):
// \my_slc|IRR|out~4_combout  = (\my_slc|d0|data[3]~22_combout  & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|d0|data[3]~22_combout ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|IRR|out~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|IRR|out~4 .lut_mask = 16'hCC00;
defparam \my_slc|IRR|out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y22_N19
dffeas \my_slc|regf|R4|out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R4|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R4|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R4|out[3] .is_wysiwyg = "true";
defparam \my_slc|regf|R4|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N2
cycloneive_lcell_comb \my_slc|regf|Mux12~0 (
// Equation(s):
// \my_slc|regf|Mux12~0_combout  = (\my_slc|regf|SR1_in[0]~0_combout  & (\my_slc|regf|SR1_in[1]~1_combout )) # (!\my_slc|regf|SR1_in[0]~0_combout  & ((\my_slc|regf|SR1_in[1]~1_combout  & ((\my_slc|regf|R6|out [3]))) # (!\my_slc|regf|SR1_in[1]~1_combout  & 
// (\my_slc|regf|R4|out [3]))))

	.dataa(\my_slc|regf|SR1_in[0]~0_combout ),
	.datab(\my_slc|regf|SR1_in[1]~1_combout ),
	.datac(\my_slc|regf|R4|out [3]),
	.datad(\my_slc|regf|R6|out [3]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux12~0 .lut_mask = 16'hDC98;
defparam \my_slc|regf|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N18
cycloneive_lcell_comb \my_slc|regf|Mux12~1 (
// Equation(s):
// \my_slc|regf|Mux12~1_combout  = (\my_slc|regf|Mux12~0_combout  & (((\my_slc|regf|R7|out [3])) # (!\my_slc|regf|SR1_in[0]~0_combout ))) # (!\my_slc|regf|Mux12~0_combout  & (\my_slc|regf|SR1_in[0]~0_combout  & ((\my_slc|regf|R5|out [3]))))

	.dataa(\my_slc|regf|Mux12~0_combout ),
	.datab(\my_slc|regf|SR1_in[0]~0_combout ),
	.datac(\my_slc|regf|R7|out [3]),
	.datad(\my_slc|regf|R5|out [3]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux12~1 .lut_mask = 16'hE6A2;
defparam \my_slc|regf|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N16
cycloneive_lcell_comb \my_slc|regf|Mux12~2 (
// Equation(s):
// \my_slc|regf|Mux12~2_combout  = (\my_slc|regf|SR1_in[1]~1_combout  & (((\my_slc|regf|SR1_in[0]~0_combout )))) # (!\my_slc|regf|SR1_in[1]~1_combout  & ((\my_slc|regf|SR1_in[0]~0_combout  & ((\my_slc|regf|R1|out [3]))) # (!\my_slc|regf|SR1_in[0]~0_combout  
// & (\my_slc|regf|R0|out [3]))))

	.dataa(\my_slc|regf|SR1_in[1]~1_combout ),
	.datab(\my_slc|regf|R0|out [3]),
	.datac(\my_slc|regf|R1|out [3]),
	.datad(\my_slc|regf|SR1_in[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux12~2 .lut_mask = 16'hFA44;
defparam \my_slc|regf|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N2
cycloneive_lcell_comb \my_slc|regf|Mux12~3 (
// Equation(s):
// \my_slc|regf|Mux12~3_combout  = (\my_slc|regf|SR1_in[1]~1_combout  & ((\my_slc|regf|Mux12~2_combout  & ((\my_slc|regf|R3|out [3]))) # (!\my_slc|regf|Mux12~2_combout  & (\my_slc|regf|R2|out [3])))) # (!\my_slc|regf|SR1_in[1]~1_combout  & 
// (((\my_slc|regf|Mux12~2_combout ))))

	.dataa(\my_slc|regf|SR1_in[1]~1_combout ),
	.datab(\my_slc|regf|R2|out [3]),
	.datac(\my_slc|regf|R3|out [3]),
	.datad(\my_slc|regf|Mux12~2_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux12~3 .lut_mask = 16'hF588;
defparam \my_slc|regf|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N4
cycloneive_lcell_comb \my_slc|regf|Mux12~4 (
// Equation(s):
// \my_slc|regf|Mux12~4_combout  = (\my_slc|regf|SR1_in[2]~2_combout  & (\my_slc|regf|Mux12~1_combout )) # (!\my_slc|regf|SR1_in[2]~2_combout  & ((\my_slc|regf|Mux12~3_combout )))

	.dataa(\my_slc|regf|Mux12~1_combout ),
	.datab(\my_slc|regf|SR1_in[2]~2_combout ),
	.datac(gnd),
	.datad(\my_slc|regf|Mux12~3_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux12~4 .lut_mask = 16'hBB88;
defparam \my_slc|regf|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N22
cycloneive_lcell_comb \my_slc|ADDR1_out[3]~6 (
// Equation(s):
// \my_slc|ADDR1_out[3]~6_combout  = (\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|PCR|out [3]))) # (!\my_slc|state_controller|Selector24~0_combout  & (\my_slc|regf|Mux12~4_combout ))

	.dataa(gnd),
	.datab(\my_slc|regf|Mux12~4_combout ),
	.datac(\my_slc|state_controller|Selector24~0_combout ),
	.datad(\my_slc|PCR|out [3]),
	.cin(gnd),
	.combout(\my_slc|ADDR1_out[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|ADDR1_out[3]~6 .lut_mask = 16'hFC0C;
defparam \my_slc|ADDR1_out[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N6
cycloneive_lcell_comb \my_slc|Add1~12 (
// Equation(s):
// \my_slc|Add1~12_combout  = (\my_slc|PCR|out [3] & (!\my_slc|Add1~9 )) # (!\my_slc|PCR|out [3] & ((\my_slc|Add1~9 ) # (GND)))
// \my_slc|Add1~13  = CARRY((!\my_slc|Add1~9 ) # (!\my_slc|PCR|out [3]))

	.dataa(gnd),
	.datab(\my_slc|PCR|out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|Add1~9 ),
	.combout(\my_slc|Add1~12_combout ),
	.cout(\my_slc|Add1~13 ));
// synopsys translate_off
defparam \my_slc|Add1~12 .lut_mask = 16'h3C3F;
defparam \my_slc|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N14
cycloneive_lcell_comb \my_slc|Add1~14 (
// Equation(s):
// \my_slc|Add1~14_combout  = (!\my_slc|state_controller|State.S_12~q  & ((\my_slc|state_controller|Selector24~0_combout  & (\my_slc|ADDR_out[3]~6_combout )) # (!\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|Add1~12_combout )))))

	.dataa(\my_slc|ADDR_out[3]~6_combout ),
	.datab(\my_slc|state_controller|Selector24~0_combout ),
	.datac(\my_slc|state_controller|State.S_12~q ),
	.datad(\my_slc|Add1~12_combout ),
	.cin(gnd),
	.combout(\my_slc|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~14 .lut_mask = 16'h0B08;
defparam \my_slc|Add1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N24
cycloneive_lcell_comb \my_slc|Add1~15 (
// Equation(s):
// \my_slc|Add1~15_combout  = (\my_slc|Add1~14_combout ) # ((\my_slc|state_controller|State.S_12~q  & \my_slc|d0|data[3]~22_combout ))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_12~q ),
	.datac(\my_slc|Add1~14_combout ),
	.datad(\my_slc|d0|data[3]~22_combout ),
	.cin(gnd),
	.combout(\my_slc|Add1~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~15 .lut_mask = 16'hFCF0;
defparam \my_slc|Add1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y19_N25
dffeas \my_slc|PCR|out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|Add1~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\my_slc|PCR|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|PCR|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|PCR|out[3] .is_wysiwyg = "true";
defparam \my_slc|PCR|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N8
cycloneive_lcell_comb \my_slc|Add1~16 (
// Equation(s):
// \my_slc|Add1~16_combout  = (\my_slc|PCR|out [4] & (\my_slc|Add1~13  $ (GND))) # (!\my_slc|PCR|out [4] & (!\my_slc|Add1~13  & VCC))
// \my_slc|Add1~17  = CARRY((\my_slc|PCR|out [4] & !\my_slc|Add1~13 ))

	.dataa(gnd),
	.datab(\my_slc|PCR|out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|Add1~13 ),
	.combout(\my_slc|Add1~16_combout ),
	.cout(\my_slc|Add1~17 ));
// synopsys translate_off
defparam \my_slc|Add1~16 .lut_mask = 16'hC30C;
defparam \my_slc|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N10
cycloneive_lcell_comb \my_slc|Add1~18 (
// Equation(s):
// \my_slc|Add1~18_combout  = (!\my_slc|state_controller|State.S_12~q  & ((\my_slc|state_controller|Selector24~0_combout  & (\my_slc|ADDR_out[4]~8_combout )) # (!\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|Add1~16_combout )))))

	.dataa(\my_slc|state_controller|Selector24~0_combout ),
	.datab(\my_slc|state_controller|State.S_12~q ),
	.datac(\my_slc|ADDR_out[4]~8_combout ),
	.datad(\my_slc|Add1~16_combout ),
	.cin(gnd),
	.combout(\my_slc|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~18 .lut_mask = 16'h3120;
defparam \my_slc|Add1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N2
cycloneive_lcell_comb \my_slc|Add1~19 (
// Equation(s):
// \my_slc|Add1~19_combout  = (\my_slc|Add1~18_combout ) # ((\my_slc|state_controller|State.S_12~q  & \my_slc|d0|data [4]))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_12~q ),
	.datac(\my_slc|d0|data [4]),
	.datad(\my_slc|Add1~18_combout ),
	.cin(gnd),
	.combout(\my_slc|Add1~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~19 .lut_mask = 16'hFFC0;
defparam \my_slc|Add1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y19_N3
dffeas \my_slc|PCR|out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|Add1~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\my_slc|PCR|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|PCR|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|PCR|out[4] .is_wysiwyg = "true";
defparam \my_slc|PCR|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N12
cycloneive_lcell_comb \my_slc|Add1~22 (
// Equation(s):
// \my_slc|Add1~22_combout  = (!\my_slc|state_controller|State.S_12~q  & ((\my_slc|state_controller|Selector24~0_combout  & (\my_slc|ADDR_out[5]~10_combout )) # (!\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|Add1~20_combout )))))

	.dataa(\my_slc|state_controller|Selector24~0_combout ),
	.datab(\my_slc|state_controller|State.S_12~q ),
	.datac(\my_slc|ADDR_out[5]~10_combout ),
	.datad(\my_slc|Add1~20_combout ),
	.cin(gnd),
	.combout(\my_slc|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~22 .lut_mask = 16'h3120;
defparam \my_slc|Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N20
cycloneive_lcell_comb \my_slc|Add1~23 (
// Equation(s):
// \my_slc|Add1~23_combout  = (\my_slc|Add1~22_combout ) # ((\my_slc|state_controller|State.S_12~q  & \my_slc|d0|data [5]))

	.dataa(\my_slc|Add1~22_combout ),
	.datab(\my_slc|state_controller|State.S_12~q ),
	.datac(gnd),
	.datad(\my_slc|d0|data [5]),
	.cin(gnd),
	.combout(\my_slc|Add1~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~23 .lut_mask = 16'hEEAA;
defparam \my_slc|Add1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y19_N21
dffeas \my_slc|PCR|out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|Add1~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\my_slc|PCR|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|PCR|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|PCR|out[5] .is_wysiwyg = "true";
defparam \my_slc|PCR|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N14
cycloneive_lcell_comb \my_slc|ADDR1_out[5]~8 (
// Equation(s):
// \my_slc|ADDR1_out[5]~8_combout  = (\my_slc|state_controller|Selector24~0_combout  & (\my_slc|PCR|out [5])) # (!\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|regf|Mux10~4_combout )))

	.dataa(gnd),
	.datab(\my_slc|state_controller|Selector24~0_combout ),
	.datac(\my_slc|PCR|out [5]),
	.datad(\my_slc|regf|Mux10~4_combout ),
	.cin(gnd),
	.combout(\my_slc|ADDR1_out[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|ADDR1_out[5]~8 .lut_mask = 16'hF3C0;
defparam \my_slc|ADDR1_out[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \S[5]~input (
	.i(S[5]),
	.ibar(gnd),
	.o(\S[5]~input_o ));
// synopsys translate_off
defparam \S[5]~input .bus_hold = "false";
defparam \S[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \Data[5]~input (
	.i(Data[5]),
	.ibar(gnd),
	.o(\Data[5]~input_o ));
// synopsys translate_off
defparam \Data[5]~input .bus_hold = "false";
defparam \Data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y16_N29
dffeas \my_slc|tr0|Data_read_buffer[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[5] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N28
cycloneive_lcell_comb \my_slc|MDRR|out~16 (
// Equation(s):
// \my_slc|MDRR|out~16_combout  = (\my_slc|MDRR|out~39_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[5]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [5])))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\S[5]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [5]),
	.datad(\my_slc|MDRR|out~39_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~16 .lut_mask = 16'hD800;
defparam \my_slc|MDRR|out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N0
cycloneive_lcell_comb \my_slc|MDRR|out~17 (
// Equation(s):
// \my_slc|MDRR|out~17_combout  = (\my_slc|MDRR|out~16_combout ) # ((\my_slc|d0|data [5] & (!\my_slc|state_controller|WideOr21~combout  & \Reset~input_o )))

	.dataa(\my_slc|d0|data [5]),
	.datab(\my_slc|MDRR|out~16_combout ),
	.datac(\my_slc|state_controller|WideOr21~combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~17 .lut_mask = 16'hCECC;
defparam \my_slc|MDRR|out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y16_N1
dffeas \my_slc|MDRR|out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MDRR|out~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MDRR|out[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MDRR|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MDRR|out[5] .is_wysiwyg = "true";
defparam \my_slc|MDRR|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N4
cycloneive_lcell_comb \my_slc|d0|data[5]~30 (
// Equation(s):
// \my_slc|d0|data[5]~30_combout  = (\my_slc|d0|data[12]~9_combout  & ((\my_slc|d0|data[12]~8_combout  & ((\my_slc|PCR|out [5]))) # (!\my_slc|d0|data[12]~8_combout  & (\my_slc|MDRR|out [5])))) # (!\my_slc|d0|data[12]~9_combout  & 
// (((\my_slc|d0|data[12]~8_combout ))))

	.dataa(\my_slc|MDRR|out [5]),
	.datab(\my_slc|d0|data[12]~9_combout ),
	.datac(\my_slc|d0|data[12]~8_combout ),
	.datad(\my_slc|PCR|out [5]),
	.cin(gnd),
	.combout(\my_slc|d0|data[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[5]~30 .lut_mask = 16'hF838;
defparam \my_slc|d0|data[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N6
cycloneive_lcell_comb \my_slc|d0|data[5]~27 (
// Equation(s):
// \my_slc|d0|data[5]~27_combout  = (\my_slc|regf|Mux10~4_combout  & (\my_slc|state_controller|WideOr25~combout  & ((\my_slc|SR2_muxo[5]~34_combout ) # (!\my_slc|state_controller|WideOr24~0_combout ))))

	.dataa(\my_slc|regf|Mux10~4_combout ),
	.datab(\my_slc|SR2_muxo[5]~34_combout ),
	.datac(\my_slc|state_controller|WideOr24~0_combout ),
	.datad(\my_slc|state_controller|WideOr25~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[5]~27 .lut_mask = 16'h8A00;
defparam \my_slc|d0|data[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N12
cycloneive_lcell_comb \my_slc|d0|data[5]~28 (
// Equation(s):
// \my_slc|d0|data[5]~28_combout  = (!\my_slc|regf|Mux10~4_combout  & (!\my_slc|state_controller|State.S_05~q  & (\my_slc|state_controller|WideOr25~0_combout  & \my_slc|state_controller|State.S_09~q )))

	.dataa(\my_slc|regf|Mux10~4_combout ),
	.datab(\my_slc|state_controller|State.S_05~q ),
	.datac(\my_slc|state_controller|WideOr25~0_combout ),
	.datad(\my_slc|state_controller|State.S_09~q ),
	.cin(gnd),
	.combout(\my_slc|d0|data[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[5]~28 .lut_mask = 16'h1000;
defparam \my_slc|d0|data[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N24
cycloneive_lcell_comb \my_slc|d0|data[5]~29 (
// Equation(s):
// \my_slc|d0|data[5]~29_combout  = (\my_slc|d0|data[5]~27_combout ) # ((\my_slc|d0|data[5]~28_combout ) # ((\my_slc|alu|Add0~10_combout  & \my_slc|d0|data[0]~13_combout )))

	.dataa(\my_slc|d0|data[5]~27_combout ),
	.datab(\my_slc|alu|Add0~10_combout ),
	.datac(\my_slc|d0|data[0]~13_combout ),
	.datad(\my_slc|d0|data[5]~28_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[5]~29 .lut_mask = 16'hFFEA;
defparam \my_slc|d0|data[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N6
cycloneive_lcell_comb \my_slc|d0|data[5] (
// Equation(s):
// \my_slc|d0|data [5] = (\my_slc|d0|data[5]~30_combout  & (((\my_slc|d0|data[5]~29_combout ) # (!\my_slc|d0|data[12]~67_combout )))) # (!\my_slc|d0|data[5]~30_combout  & (\my_slc|ADDR_out[5]~10_combout  & (\my_slc|d0|data[12]~67_combout )))

	.dataa(\my_slc|ADDR_out[5]~10_combout ),
	.datab(\my_slc|d0|data[5]~30_combout ),
	.datac(\my_slc|d0|data[12]~67_combout ),
	.datad(\my_slc|d0|data[5]~29_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data [5]),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[5] .lut_mask = 16'hEC2C;
defparam \my_slc|d0|data[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N30
cycloneive_lcell_comb \my_slc|IRR|out~6 (
// Equation(s):
// \my_slc|IRR|out~6_combout  = (\my_slc|d0|data [5] & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|d0|data [5]),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|IRR|out~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|IRR|out~6 .lut_mask = 16'hC0C0;
defparam \my_slc|IRR|out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N25
dffeas \my_slc|IRR|out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|IRR|out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|IRR|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|IRR|out[5] .is_wysiwyg = "true";
defparam \my_slc|IRR|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N18
cycloneive_lcell_comb \my_slc|state_controller|SR2MUX~0 (
// Equation(s):
// \my_slc|state_controller|SR2MUX~0_combout  = (\my_slc|IRR|out [5] & ((\my_slc|state_controller|State.S_09~q ) # ((\my_slc|state_controller|State.S_01_1~q ) # (\my_slc|state_controller|State.S_05~q ))))

	.dataa(\my_slc|state_controller|State.S_09~q ),
	.datab(\my_slc|state_controller|State.S_01_1~q ),
	.datac(\my_slc|IRR|out [5]),
	.datad(\my_slc|state_controller|State.S_05~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|SR2MUX~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|SR2MUX~0 .lut_mask = 16'hF0E0;
defparam \my_slc|state_controller|SR2MUX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N20
cycloneive_lcell_comb \my_slc|SR2_muxo[0]~0 (
// Equation(s):
// \my_slc|SR2_muxo[0]~0_combout  = (\my_slc|IRR|out [1] & ((\my_slc|IRR|out [0]) # ((\my_slc|regf|R6|out [0])))) # (!\my_slc|IRR|out [1] & (!\my_slc|IRR|out [0] & (\my_slc|regf|R4|out [0])))

	.dataa(\my_slc|IRR|out [1]),
	.datab(\my_slc|IRR|out [0]),
	.datac(\my_slc|regf|R4|out [0]),
	.datad(\my_slc|regf|R6|out [0]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[0]~0 .lut_mask = 16'hBA98;
defparam \my_slc|SR2_muxo[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N18
cycloneive_lcell_comb \my_slc|SR2_muxo[0]~1 (
// Equation(s):
// \my_slc|SR2_muxo[0]~1_combout  = (\my_slc|IRR|out [0] & ((\my_slc|SR2_muxo[0]~0_combout  & ((\my_slc|regf|R7|out [0]))) # (!\my_slc|SR2_muxo[0]~0_combout  & (\my_slc|regf|R5|out [0])))) # (!\my_slc|IRR|out [0] & (((\my_slc|SR2_muxo[0]~0_combout ))))

	.dataa(\my_slc|IRR|out [0]),
	.datab(\my_slc|regf|R5|out [0]),
	.datac(\my_slc|regf|R7|out [0]),
	.datad(\my_slc|SR2_muxo[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[0]~1 .lut_mask = 16'hF588;
defparam \my_slc|SR2_muxo[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N28
cycloneive_lcell_comb \my_slc|SR2_muxo[0]~2 (
// Equation(s):
// \my_slc|SR2_muxo[0]~2_combout  = (\my_slc|IRR|out [1] & (((\my_slc|IRR|out [0])))) # (!\my_slc|IRR|out [1] & ((\my_slc|IRR|out [0] & ((\my_slc|regf|R1|out [0]))) # (!\my_slc|IRR|out [0] & (\my_slc|regf|R0|out [0]))))

	.dataa(\my_slc|regf|R0|out [0]),
	.datab(\my_slc|IRR|out [1]),
	.datac(\my_slc|IRR|out [0]),
	.datad(\my_slc|regf|R1|out [0]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[0]~2 .lut_mask = 16'hF2C2;
defparam \my_slc|SR2_muxo[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N6
cycloneive_lcell_comb \my_slc|SR2_muxo[0]~3 (
// Equation(s):
// \my_slc|SR2_muxo[0]~3_combout  = (\my_slc|IRR|out [1] & ((\my_slc|SR2_muxo[0]~2_combout  & (\my_slc|regf|R3|out [0])) # (!\my_slc|SR2_muxo[0]~2_combout  & ((\my_slc|regf|R2|out [0]))))) # (!\my_slc|IRR|out [1] & (((\my_slc|SR2_muxo[0]~2_combout ))))

	.dataa(\my_slc|regf|R3|out [0]),
	.datab(\my_slc|IRR|out [1]),
	.datac(\my_slc|regf|R2|out [0]),
	.datad(\my_slc|SR2_muxo[0]~2_combout ),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[0]~3 .lut_mask = 16'hBBC0;
defparam \my_slc|SR2_muxo[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N26
cycloneive_lcell_comb \my_slc|SR2_muxo[0]~4 (
// Equation(s):
// \my_slc|SR2_muxo[0]~4_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|IRR|out [2] & (\my_slc|SR2_muxo[0]~1_combout )) # (!\my_slc|IRR|out [2] & ((\my_slc|SR2_muxo[0]~3_combout )))))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|SR2_muxo[0]~1_combout ),
	.datac(\my_slc|IRR|out [2]),
	.datad(\my_slc|SR2_muxo[0]~3_combout ),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[0]~4 .lut_mask = 16'h4540;
defparam \my_slc|SR2_muxo[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N20
cycloneive_lcell_comb \my_slc|SR2_muxo[0]~5 (
// Equation(s):
// \my_slc|SR2_muxo[0]~5_combout  = (\my_slc|SR2_muxo[0]~4_combout ) # ((\my_slc|state_controller|SR2MUX~0_combout  & \my_slc|IRR|out [0]))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(gnd),
	.datac(\my_slc|SR2_muxo[0]~4_combout ),
	.datad(\my_slc|IRR|out [0]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[0]~5 .lut_mask = 16'hFAF0;
defparam \my_slc|SR2_muxo[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N6
cycloneive_lcell_comb \my_slc|d0|data[0]~4 (
// Equation(s):
// \my_slc|d0|data[0]~4_combout  = (!\my_slc|state_controller|WideOr25~combout  & ((\my_slc|state_controller|WideOr24~0_combout  & (\my_slc|alu|Add0~0_combout )) # (!\my_slc|state_controller|WideOr24~0_combout  & ((!\my_slc|regf|Mux15~4_combout )))))

	.dataa(\my_slc|alu|Add0~0_combout ),
	.datab(\my_slc|state_controller|WideOr25~combout ),
	.datac(\my_slc|regf|Mux15~4_combout ),
	.datad(\my_slc|state_controller|WideOr24~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[0]~4 .lut_mask = 16'h2203;
defparam \my_slc|d0|data[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N0
cycloneive_lcell_comb \my_slc|d0|data[0]~5 (
// Equation(s):
// \my_slc|d0|data[0]~5_combout  = (\my_slc|SR2_muxo[0]~4_combout ) # (((\my_slc|state_controller|SR2MUX~0_combout  & \my_slc|IRR|out [0])) # (!\my_slc|state_controller|WideOr24~0_combout ))

	.dataa(\my_slc|SR2_muxo[0]~4_combout ),
	.datab(\my_slc|state_controller|SR2MUX~0_combout ),
	.datac(\my_slc|state_controller|WideOr24~0_combout ),
	.datad(\my_slc|IRR|out [0]),
	.cin(gnd),
	.combout(\my_slc|d0|data[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[0]~5 .lut_mask = 16'hEFAF;
defparam \my_slc|d0|data[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N2
cycloneive_lcell_comb \my_slc|d0|data[0]~6 (
// Equation(s):
// \my_slc|d0|data[0]~6_combout  = (\my_slc|d0|data[0]~4_combout ) # ((\my_slc|d0|data[0]~5_combout  & (\my_slc|regf|Mux15~4_combout  & \my_slc|state_controller|WideOr25~combout )))

	.dataa(\my_slc|d0|data[0]~4_combout ),
	.datab(\my_slc|d0|data[0]~5_combout ),
	.datac(\my_slc|regf|Mux15~4_combout ),
	.datad(\my_slc|state_controller|WideOr25~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[0]~6 .lut_mask = 16'hEAAA;
defparam \my_slc|d0|data[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N16
cycloneive_lcell_comb \my_slc|d0|data[0]~10 (
// Equation(s):
// \my_slc|d0|data[0]~10_combout  = (\my_slc|d0|data[12]~9_combout  & ((\my_slc|d0|data[12]~8_combout  & (\my_slc|PCR|out [0])) # (!\my_slc|d0|data[12]~8_combout  & ((\my_slc|MDRR|out [0]))))) # (!\my_slc|d0|data[12]~9_combout  & 
// (((\my_slc|d0|data[12]~8_combout ))))

	.dataa(\my_slc|PCR|out [0]),
	.datab(\my_slc|d0|data[12]~9_combout ),
	.datac(\my_slc|d0|data[12]~8_combout ),
	.datad(\my_slc|MDRR|out [0]),
	.cin(gnd),
	.combout(\my_slc|d0|data[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[0]~10 .lut_mask = 16'hBCB0;
defparam \my_slc|d0|data[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N28
cycloneive_lcell_comb \my_slc|d0|data[0] (
// Equation(s):
// \my_slc|d0|data [0] = (\my_slc|d0|data[12]~67_combout  & ((\my_slc|d0|data[0]~10_combout  & ((\my_slc|d0|data[0]~6_combout ))) # (!\my_slc|d0|data[0]~10_combout  & (\my_slc|ADDR_out[0]~0_combout )))) # (!\my_slc|d0|data[12]~67_combout  & 
// (((\my_slc|d0|data[0]~10_combout ))))

	.dataa(\my_slc|ADDR_out[0]~0_combout ),
	.datab(\my_slc|d0|data[0]~6_combout ),
	.datac(\my_slc|d0|data[12]~67_combout ),
	.datad(\my_slc|d0|data[0]~10_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data [0]),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[0] .lut_mask = 16'hCFA0;
defparam \my_slc|d0|data[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N16
cycloneive_lcell_comb \my_slc|Equal2~3 (
// Equation(s):
// \my_slc|Equal2~3_combout  = (\my_slc|d0|data [10]) # ((\my_slc|d0|data [0]) # ((\my_slc|d0|data [14]) # (\my_slc|d0|data [13])))

	.dataa(\my_slc|d0|data [10]),
	.datab(\my_slc|d0|data [0]),
	.datac(\my_slc|d0|data [14]),
	.datad(\my_slc|d0|data [13]),
	.cin(gnd),
	.combout(\my_slc|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Equal2~3 .lut_mask = 16'hFFFE;
defparam \my_slc|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N10
cycloneive_lcell_comb \my_slc|nzp|P_out~0 (
// Equation(s):
// \my_slc|nzp|P_out~0_combout  = (\my_slc|d0|data [11]) # ((\my_slc|d0|data[8]~42_combout ) # ((\my_slc|d0|data [9]) # (\my_slc|Equal2~3_combout )))

	.dataa(\my_slc|d0|data [11]),
	.datab(\my_slc|d0|data[8]~42_combout ),
	.datac(\my_slc|d0|data [9]),
	.datad(\my_slc|Equal2~3_combout ),
	.cin(gnd),
	.combout(\my_slc|nzp|P_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|nzp|P_out~0 .lut_mask = 16'hFFFE;
defparam \my_slc|nzp|P_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N26
cycloneive_lcell_comb \my_slc|Equal2~0 (
// Equation(s):
// \my_slc|Equal2~0_combout  = (\my_slc|d0|data [5]) # ((\my_slc|d0|data[3]~22_combout ) # ((\my_slc|d0|data [2]) # (\my_slc|d0|data [1])))

	.dataa(\my_slc|d0|data [5]),
	.datab(\my_slc|d0|data[3]~22_combout ),
	.datac(\my_slc|d0|data [2]),
	.datad(\my_slc|d0|data [1]),
	.cin(gnd),
	.combout(\my_slc|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Equal2~0 .lut_mask = 16'hFFFE;
defparam \my_slc|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N28
cycloneive_lcell_comb \my_slc|Equal2~1 (
// Equation(s):
// \my_slc|Equal2~1_combout  = (\my_slc|d0|data [4]) # (\my_slc|d0|data [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|data [4]),
	.datad(\my_slc|d0|data [6]),
	.cin(gnd),
	.combout(\my_slc|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Equal2~1 .lut_mask = 16'hFFF0;
defparam \my_slc|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N30
cycloneive_lcell_comb \my_slc|Equal2~2 (
// Equation(s):
// \my_slc|Equal2~2_combout  = (\my_slc|d0|data [7]) # ((\my_slc|d0|data [12]) # ((\my_slc|Equal2~0_combout ) # (\my_slc|Equal2~1_combout )))

	.dataa(\my_slc|d0|data [7]),
	.datab(\my_slc|d0|data [12]),
	.datac(\my_slc|Equal2~0_combout ),
	.datad(\my_slc|Equal2~1_combout ),
	.cin(gnd),
	.combout(\my_slc|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Equal2~2 .lut_mask = 16'hFFFE;
defparam \my_slc|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N4
cycloneive_lcell_comb \my_slc|nzp|P_out~1 (
// Equation(s):
// \my_slc|nzp|P_out~1_combout  = (!\my_slc|d0|data [15] & (\Reset~input_o  & ((\my_slc|nzp|P_out~0_combout ) # (\my_slc|Equal2~2_combout ))))

	.dataa(\my_slc|nzp|P_out~0_combout ),
	.datab(\my_slc|d0|data [15]),
	.datac(\my_slc|Equal2~2_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|nzp|P_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|nzp|P_out~1 .lut_mask = 16'h3200;
defparam \my_slc|nzp|P_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N8
cycloneive_lcell_comb \my_slc|nzp|Z_out~0 (
// Equation(s):
// \my_slc|nzp|Z_out~0_combout  = ((\my_slc|state_controller|State.S_06_4~q ) # (!\Reset~input_o )) # (!\my_slc|state_controller|WideOr29~0_combout )

	.dataa(\my_slc|state_controller|WideOr29~0_combout ),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_06_4~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|nzp|Z_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|nzp|Z_out~0 .lut_mask = 16'hF5FF;
defparam \my_slc|nzp|Z_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y18_N5
dffeas \my_slc|nzp|P_out (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|nzp|P_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|nzp|Z_out~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|nzp|P_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|nzp|P_out .is_wysiwyg = "true";
defparam \my_slc|nzp|P_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N8
cycloneive_lcell_comb \my_slc|ben|BEN~0 (
// Equation(s):
// \my_slc|ben|BEN~0_combout  = (\my_slc|nzp|P_out~q  & \my_slc|IRR|out [9])

	.dataa(gnd),
	.datab(\my_slc|nzp|P_out~q ),
	.datac(gnd),
	.datad(\my_slc|IRR|out [9]),
	.cin(gnd),
	.combout(\my_slc|ben|BEN~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|ben|BEN~0 .lut_mask = 16'hCC00;
defparam \my_slc|ben|BEN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N18
cycloneive_lcell_comb \my_slc|nzp|N_out~0 (
// Equation(s):
// \my_slc|nzp|N_out~0_combout  = (\my_slc|state_controller|State.S_06_4~q  & (\my_slc|d0|data [15])) # (!\my_slc|state_controller|State.S_06_4~q  & ((\my_slc|state_controller|WideOr29~0_combout  & ((\my_slc|nzp|N_out~q ))) # 
// (!\my_slc|state_controller|WideOr29~0_combout  & (\my_slc|d0|data [15]))))

	.dataa(\my_slc|d0|data [15]),
	.datab(\my_slc|state_controller|State.S_06_4~q ),
	.datac(\my_slc|nzp|N_out~q ),
	.datad(\my_slc|state_controller|WideOr29~0_combout ),
	.cin(gnd),
	.combout(\my_slc|nzp|N_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|nzp|N_out~0 .lut_mask = 16'hB8AA;
defparam \my_slc|nzp|N_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y17_N19
dffeas \my_slc|nzp|N_out (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|nzp|N_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|nzp|N_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|nzp|N_out .is_wysiwyg = "true";
defparam \my_slc|nzp|N_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N12
cycloneive_lcell_comb \my_slc|nzp|Z_out~1 (
// Equation(s):
// \my_slc|nzp|Z_out~1_combout  = (\my_slc|d0|data [10]) # ((\my_slc|d0|data [0]) # ((\my_slc|d0|data[8]~42_combout ) # (!\Reset~input_o )))

	.dataa(\my_slc|d0|data [10]),
	.datab(\my_slc|d0|data [0]),
	.datac(\my_slc|d0|data[8]~42_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|nzp|Z_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|nzp|Z_out~1 .lut_mask = 16'hFEFF;
defparam \my_slc|nzp|Z_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N30
cycloneive_lcell_comb \my_slc|nzp|Z_out~2 (
// Equation(s):
// \my_slc|nzp|Z_out~2_combout  = (\my_slc|d0|data [9]) # ((\my_slc|d0|data [13]) # ((\my_slc|d0|data [11]) # (\my_slc|nzp|Z_out~1_combout )))

	.dataa(\my_slc|d0|data [9]),
	.datab(\my_slc|d0|data [13]),
	.datac(\my_slc|d0|data [11]),
	.datad(\my_slc|nzp|Z_out~1_combout ),
	.cin(gnd),
	.combout(\my_slc|nzp|Z_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|nzp|Z_out~2 .lut_mask = 16'hFFFE;
defparam \my_slc|nzp|Z_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N14
cycloneive_lcell_comb \my_slc|nzp|Z_out~3 (
// Equation(s):
// \my_slc|nzp|Z_out~3_combout  = (!\my_slc|d0|data [14] & (!\my_slc|d0|data [15] & (!\my_slc|Equal2~2_combout  & !\my_slc|nzp|Z_out~2_combout )))

	.dataa(\my_slc|d0|data [14]),
	.datab(\my_slc|d0|data [15]),
	.datac(\my_slc|Equal2~2_combout ),
	.datad(\my_slc|nzp|Z_out~2_combout ),
	.cin(gnd),
	.combout(\my_slc|nzp|Z_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|nzp|Z_out~3 .lut_mask = 16'h0001;
defparam \my_slc|nzp|Z_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y18_N15
dffeas \my_slc|nzp|Z_out (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|nzp|Z_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|nzp|Z_out~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|nzp|Z_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|nzp|Z_out .is_wysiwyg = "true";
defparam \my_slc|nzp|Z_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N28
cycloneive_lcell_comb \my_slc|ben|BEN~1 (
// Equation(s):
// \my_slc|ben|BEN~1_combout  = (\my_slc|IRR|out [10] & ((\my_slc|nzp|Z_out~q ) # ((\my_slc|IRR|out [11] & \my_slc|nzp|N_out~q )))) # (!\my_slc|IRR|out [10] & (\my_slc|IRR|out [11] & (\my_slc|nzp|N_out~q )))

	.dataa(\my_slc|IRR|out [10]),
	.datab(\my_slc|IRR|out [11]),
	.datac(\my_slc|nzp|N_out~q ),
	.datad(\my_slc|nzp|Z_out~q ),
	.cin(gnd),
	.combout(\my_slc|ben|BEN~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|ben|BEN~1 .lut_mask = 16'hEAC0;
defparam \my_slc|ben|BEN~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N24
cycloneive_lcell_comb \my_slc|ben|BEN~2 (
// Equation(s):
// \my_slc|ben|BEN~2_combout  = (\my_slc|state_controller|State.S_32~q  & ((\my_slc|ben|BEN~0_combout ) # ((\my_slc|ben|BEN~1_combout )))) # (!\my_slc|state_controller|State.S_32~q  & (((\my_slc|ben|BEN~q ))))

	.dataa(\my_slc|ben|BEN~0_combout ),
	.datab(\my_slc|state_controller|State.S_32~q ),
	.datac(\my_slc|ben|BEN~q ),
	.datad(\my_slc|ben|BEN~1_combout ),
	.cin(gnd),
	.combout(\my_slc|ben|BEN~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|ben|BEN~2 .lut_mask = 16'hFCB8;
defparam \my_slc|ben|BEN~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N25
dffeas \my_slc|ben|BEN (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|ben|BEN~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|ben|BEN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|ben|BEN .is_wysiwyg = "true";
defparam \my_slc|ben|BEN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N12
cycloneive_lcell_comb \my_slc|state_controller|Selector24~0 (
// Equation(s):
// \my_slc|state_controller|Selector24~0_combout  = (\my_slc|state_controller|State.S_04_2~q ) # ((\my_slc|ben|BEN~q  & \my_slc|state_controller|State.S_00~q ))

	.dataa(gnd),
	.datab(\my_slc|ben|BEN~q ),
	.datac(\my_slc|state_controller|State.S_04_2~q ),
	.datad(\my_slc|state_controller|State.S_00~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector24~0 .lut_mask = 16'hFCF0;
defparam \my_slc|state_controller|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N12
cycloneive_lcell_comb \my_slc|ADDR1_out[4]~7 (
// Equation(s):
// \my_slc|ADDR1_out[4]~7_combout  = (\my_slc|state_controller|Selector24~0_combout  & (\my_slc|PCR|out [4])) # (!\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|regf|Mux11~4_combout )))

	.dataa(gnd),
	.datab(\my_slc|state_controller|Selector24~0_combout ),
	.datac(\my_slc|PCR|out [4]),
	.datad(\my_slc|regf|Mux11~4_combout ),
	.cin(gnd),
	.combout(\my_slc|ADDR1_out[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|ADDR1_out[4]~7 .lut_mask = 16'hF3C0;
defparam \my_slc|ADDR1_out[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N22
cycloneive_lcell_comb \my_slc|d0|data[4]~23 (
// Equation(s):
// \my_slc|d0|data[4]~23_combout  = (!\my_slc|state_controller|WideOr25~combout  & ((\my_slc|state_controller|WideOr24~0_combout  & (\my_slc|alu|Add0~8_combout )) # (!\my_slc|state_controller|WideOr24~0_combout  & ((!\my_slc|regf|Mux11~4_combout )))))

	.dataa(\my_slc|alu|Add0~8_combout ),
	.datab(\my_slc|state_controller|WideOr25~combout ),
	.datac(\my_slc|state_controller|WideOr24~0_combout ),
	.datad(\my_slc|regf|Mux11~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[4]~23 .lut_mask = 16'h2023;
defparam \my_slc|d0|data[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N16
cycloneive_lcell_comb \my_slc|d0|data[4]~24 (
// Equation(s):
// \my_slc|d0|data[4]~24_combout  = (\my_slc|SR2_muxo[4]~27_combout ) # (((\my_slc|IRR|out [4] & \my_slc|state_controller|SR2MUX~0_combout )) # (!\my_slc|state_controller|WideOr24~0_combout ))

	.dataa(\my_slc|SR2_muxo[4]~27_combout ),
	.datab(\my_slc|state_controller|WideOr24~0_combout ),
	.datac(\my_slc|IRR|out [4]),
	.datad(\my_slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[4]~24 .lut_mask = 16'hFBBB;
defparam \my_slc|d0|data[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N26
cycloneive_lcell_comb \my_slc|d0|data[4]~25 (
// Equation(s):
// \my_slc|d0|data[4]~25_combout  = (\my_slc|d0|data[4]~23_combout ) # ((\my_slc|state_controller|WideOr25~combout  & (\my_slc|d0|data[4]~24_combout  & \my_slc|regf|Mux11~4_combout )))

	.dataa(\my_slc|d0|data[4]~23_combout ),
	.datab(\my_slc|state_controller|WideOr25~combout ),
	.datac(\my_slc|d0|data[4]~24_combout ),
	.datad(\my_slc|regf|Mux11~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[4]~25 .lut_mask = 16'hEAAA;
defparam \my_slc|d0|data[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \Data[4]~input (
	.i(Data[4]),
	.ibar(gnd),
	.o(\Data[4]~input_o ));
// synopsys translate_off
defparam \Data[4]~input .bus_hold = "false";
defparam \Data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y14_N1
dffeas \my_slc|tr0|Data_read_buffer[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[4] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \S[4]~input (
	.i(S[4]),
	.ibar(gnd),
	.o(\S[4]~input_o ));
// synopsys translate_off
defparam \S[4]~input .bus_hold = "false";
defparam \S[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N0
cycloneive_lcell_comb \my_slc|MDRR|out~14 (
// Equation(s):
// \my_slc|MDRR|out~14_combout  = (\my_slc|MDRR|out~38_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[4]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [4]))))

	.dataa(\my_slc|MDRR|out~38_combout ),
	.datab(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [4]),
	.datad(\S[4]~input_o ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~14 .lut_mask = 16'hA820;
defparam \my_slc|MDRR|out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N30
cycloneive_lcell_comb \my_slc|MDRR|out~15 (
// Equation(s):
// \my_slc|MDRR|out~15_combout  = (\Reset~input_o  & ((\my_slc|MDRR|out~14_combout ) # ((!\my_slc|state_controller|WideOr21~combout  & \my_slc|d0|data [4]))))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|WideOr21~combout ),
	.datac(\my_slc|d0|data [4]),
	.datad(\my_slc|MDRR|out~14_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~15 .lut_mask = 16'hAA20;
defparam \my_slc|MDRR|out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y14_N31
dffeas \my_slc|MDRR|out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MDRR|out~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MDRR|out[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MDRR|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MDRR|out[4] .is_wysiwyg = "true";
defparam \my_slc|MDRR|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N12
cycloneive_lcell_comb \my_slc|d0|data[4]~26 (
// Equation(s):
// \my_slc|d0|data[4]~26_combout  = (\my_slc|d0|data[12]~8_combout  & (((\my_slc|PCR|out [4]) # (!\my_slc|d0|data[12]~9_combout )))) # (!\my_slc|d0|data[12]~8_combout  & (\my_slc|MDRR|out [4] & ((\my_slc|d0|data[12]~9_combout ))))

	.dataa(\my_slc|d0|data[12]~8_combout ),
	.datab(\my_slc|MDRR|out [4]),
	.datac(\my_slc|PCR|out [4]),
	.datad(\my_slc|d0|data[12]~9_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[4]~26 .lut_mask = 16'hE4AA;
defparam \my_slc|d0|data[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N6
cycloneive_lcell_comb \my_slc|d0|data[4] (
// Equation(s):
// \my_slc|d0|data [4] = (\my_slc|d0|data[12]~67_combout  & ((\my_slc|d0|data[4]~26_combout  & ((\my_slc|d0|data[4]~25_combout ))) # (!\my_slc|d0|data[4]~26_combout  & (\my_slc|ADDR_out[4]~8_combout )))) # (!\my_slc|d0|data[12]~67_combout  & 
// (((\my_slc|d0|data[4]~26_combout ))))

	.dataa(\my_slc|d0|data[12]~67_combout ),
	.datab(\my_slc|ADDR_out[4]~8_combout ),
	.datac(\my_slc|d0|data[4]~25_combout ),
	.datad(\my_slc|d0|data[4]~26_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data [4]),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[4] .lut_mask = 16'hF588;
defparam \my_slc|d0|data[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N0
cycloneive_lcell_comb \my_slc|IRR|out~5 (
// Equation(s):
// \my_slc|IRR|out~5_combout  = (\Reset~input_o  & \my_slc|d0|data [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|data [4]),
	.cin(gnd),
	.combout(\my_slc|IRR|out~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|IRR|out~5 .lut_mask = 16'hF000;
defparam \my_slc|IRR|out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y20_N11
dffeas \my_slc|IRR|out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|IRR|out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|IRR|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|IRR|out[4] .is_wysiwyg = "true";
defparam \my_slc|IRR|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N28
cycloneive_lcell_comb \my_slc|regf|R6|out[7]~feeder (
// Equation(s):
// \my_slc|regf|R6|out[7]~feeder_combout  = \my_slc|IRR|out~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|IRR|out~8_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|R6|out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|R6|out[7]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|regf|R6|out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N29
dffeas \my_slc|regf|R6|out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|regf|R6|out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|regf|R6|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R6|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R6|out[7] .is_wysiwyg = "true";
defparam \my_slc|regf|R6|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y22_N11
dffeas \my_slc|regf|R4|out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R4|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R4|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R4|out[7] .is_wysiwyg = "true";
defparam \my_slc|regf|R4|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N10
cycloneive_lcell_comb \my_slc|SR2_muxo[7]~41 (
// Equation(s):
// \my_slc|SR2_muxo[7]~41_combout  = (\my_slc|IRR|out [0] & (((\my_slc|IRR|out [1])))) # (!\my_slc|IRR|out [0] & ((\my_slc|IRR|out [1] & (\my_slc|regf|R6|out [7])) # (!\my_slc|IRR|out [1] & ((\my_slc|regf|R4|out [7])))))

	.dataa(\my_slc|regf|R6|out [7]),
	.datab(\my_slc|IRR|out [0]),
	.datac(\my_slc|regf|R4|out [7]),
	.datad(\my_slc|IRR|out [1]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[7]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[7]~41 .lut_mask = 16'hEE30;
defparam \my_slc|SR2_muxo[7]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y22_N29
dffeas \my_slc|regf|R7|out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R7|out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R7|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R7|out[7] .is_wysiwyg = "true";
defparam \my_slc|regf|R7|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y22_N27
dffeas \my_slc|regf|R5|out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R5|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R5|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R5|out[7] .is_wysiwyg = "true";
defparam \my_slc|regf|R5|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N26
cycloneive_lcell_comb \my_slc|SR2_muxo[7]~42 (
// Equation(s):
// \my_slc|SR2_muxo[7]~42_combout  = (\my_slc|SR2_muxo[7]~41_combout  & ((\my_slc|regf|R7|out [7]) # ((!\my_slc|IRR|out [0])))) # (!\my_slc|SR2_muxo[7]~41_combout  & (((\my_slc|regf|R5|out [7] & \my_slc|IRR|out [0]))))

	.dataa(\my_slc|SR2_muxo[7]~41_combout ),
	.datab(\my_slc|regf|R7|out [7]),
	.datac(\my_slc|regf|R5|out [7]),
	.datad(\my_slc|IRR|out [0]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[7]~42 .lut_mask = 16'hD8AA;
defparam \my_slc|SR2_muxo[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N15
dffeas \my_slc|regf|R3|out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|IRR|out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|regf|R3|out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R3|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R3|out[7] .is_wysiwyg = "true";
defparam \my_slc|regf|R3|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y21_N21
dffeas \my_slc|regf|R2|out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R2|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R2|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R2|out[7] .is_wysiwyg = "true";
defparam \my_slc|regf|R2|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y21_N5
dffeas \my_slc|regf|R1|out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R1|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R1|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R1|out[7] .is_wysiwyg = "true";
defparam \my_slc|regf|R1|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y21_N31
dffeas \my_slc|regf|R0|out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R0|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R0|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R0|out[7] .is_wysiwyg = "true";
defparam \my_slc|regf|R0|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N30
cycloneive_lcell_comb \my_slc|SR2_muxo[7]~43 (
// Equation(s):
// \my_slc|SR2_muxo[7]~43_combout  = (\my_slc|IRR|out [1] & (((\my_slc|IRR|out [0])))) # (!\my_slc|IRR|out [1] & ((\my_slc|IRR|out [0] & (\my_slc|regf|R1|out [7])) # (!\my_slc|IRR|out [0] & ((\my_slc|regf|R0|out [7])))))

	.dataa(\my_slc|IRR|out [1]),
	.datab(\my_slc|regf|R1|out [7]),
	.datac(\my_slc|regf|R0|out [7]),
	.datad(\my_slc|IRR|out [0]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[7]~43 .lut_mask = 16'hEE50;
defparam \my_slc|SR2_muxo[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N20
cycloneive_lcell_comb \my_slc|SR2_muxo[7]~44 (
// Equation(s):
// \my_slc|SR2_muxo[7]~44_combout  = (\my_slc|IRR|out [1] & ((\my_slc|SR2_muxo[7]~43_combout  & (\my_slc|regf|R3|out [7])) # (!\my_slc|SR2_muxo[7]~43_combout  & ((\my_slc|regf|R2|out [7]))))) # (!\my_slc|IRR|out [1] & (((\my_slc|SR2_muxo[7]~43_combout ))))

	.dataa(\my_slc|IRR|out [1]),
	.datab(\my_slc|regf|R3|out [7]),
	.datac(\my_slc|regf|R2|out [7]),
	.datad(\my_slc|SR2_muxo[7]~43_combout ),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[7]~44 .lut_mask = 16'hDDA0;
defparam \my_slc|SR2_muxo[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N22
cycloneive_lcell_comb \my_slc|SR2_muxo[7]~45 (
// Equation(s):
// \my_slc|SR2_muxo[7]~45_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|IRR|out [2] & (\my_slc|SR2_muxo[7]~42_combout )) # (!\my_slc|IRR|out [2] & ((\my_slc|SR2_muxo[7]~44_combout )))))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|IRR|out [2]),
	.datac(\my_slc|SR2_muxo[7]~42_combout ),
	.datad(\my_slc|SR2_muxo[7]~44_combout ),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[7]~45 .lut_mask = 16'h5140;
defparam \my_slc|SR2_muxo[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N12
cycloneive_lcell_comb \my_slc|SR2_muxo[7]~46 (
// Equation(s):
// \my_slc|SR2_muxo[7]~46_combout  = (\my_slc|SR2_muxo[7]~45_combout ) # ((\my_slc|IRR|out [4] & \my_slc|state_controller|SR2MUX~0_combout ))

	.dataa(\my_slc|IRR|out [4]),
	.datab(gnd),
	.datac(\my_slc|state_controller|SR2MUX~0_combout ),
	.datad(\my_slc|SR2_muxo[7]~45_combout ),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[7]~46 .lut_mask = 16'hFFA0;
defparam \my_slc|SR2_muxo[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N4
cycloneive_lcell_comb \my_slc|regf|Mux8~2 (
// Equation(s):
// \my_slc|regf|Mux8~2_combout  = (\my_slc|regf|SR1_in[0]~0_combout  & (((\my_slc|regf|R1|out [7]) # (\my_slc|regf|SR1_in[1]~1_combout )))) # (!\my_slc|regf|SR1_in[0]~0_combout  & (\my_slc|regf|R0|out [7] & ((!\my_slc|regf|SR1_in[1]~1_combout ))))

	.dataa(\my_slc|regf|R0|out [7]),
	.datab(\my_slc|regf|SR1_in[0]~0_combout ),
	.datac(\my_slc|regf|R1|out [7]),
	.datad(\my_slc|regf|SR1_in[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux8~2 .lut_mask = 16'hCCE2;
defparam \my_slc|regf|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N0
cycloneive_lcell_comb \my_slc|regf|Mux8~3 (
// Equation(s):
// \my_slc|regf|Mux8~3_combout  = (\my_slc|regf|SR1_in[1]~1_combout  & ((\my_slc|regf|Mux8~2_combout  & ((\my_slc|regf|R3|out [7]))) # (!\my_slc|regf|Mux8~2_combout  & (\my_slc|regf|R2|out [7])))) # (!\my_slc|regf|SR1_in[1]~1_combout  & 
// (((\my_slc|regf|Mux8~2_combout ))))

	.dataa(\my_slc|regf|SR1_in[1]~1_combout ),
	.datab(\my_slc|regf|R2|out [7]),
	.datac(\my_slc|regf|R3|out [7]),
	.datad(\my_slc|regf|Mux8~2_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux8~3 .lut_mask = 16'hF588;
defparam \my_slc|regf|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N14
cycloneive_lcell_comb \my_slc|regf|Mux8~0 (
// Equation(s):
// \my_slc|regf|Mux8~0_combout  = (\my_slc|regf|SR1_in[0]~0_combout  & (((\my_slc|regf|SR1_in[1]~1_combout )))) # (!\my_slc|regf|SR1_in[0]~0_combout  & ((\my_slc|regf|SR1_in[1]~1_combout  & (\my_slc|regf|R6|out [7])) # (!\my_slc|regf|SR1_in[1]~1_combout  & 
// ((\my_slc|regf|R4|out [7])))))

	.dataa(\my_slc|regf|SR1_in[0]~0_combout ),
	.datab(\my_slc|regf|R6|out [7]),
	.datac(\my_slc|regf|SR1_in[1]~1_combout ),
	.datad(\my_slc|regf|R4|out [7]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux8~0 .lut_mask = 16'hE5E0;
defparam \my_slc|regf|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N28
cycloneive_lcell_comb \my_slc|regf|Mux8~1 (
// Equation(s):
// \my_slc|regf|Mux8~1_combout  = (\my_slc|regf|SR1_in[0]~0_combout  & ((\my_slc|regf|Mux8~0_combout  & ((\my_slc|regf|R7|out [7]))) # (!\my_slc|regf|Mux8~0_combout  & (\my_slc|regf|R5|out [7])))) # (!\my_slc|regf|SR1_in[0]~0_combout  & 
// (((\my_slc|regf|Mux8~0_combout ))))

	.dataa(\my_slc|regf|R5|out [7]),
	.datab(\my_slc|regf|SR1_in[0]~0_combout ),
	.datac(\my_slc|regf|R7|out [7]),
	.datad(\my_slc|regf|Mux8~0_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux8~1 .lut_mask = 16'hF388;
defparam \my_slc|regf|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N24
cycloneive_lcell_comb \my_slc|regf|Mux8~4 (
// Equation(s):
// \my_slc|regf|Mux8~4_combout  = (\my_slc|regf|SR1_in[2]~2_combout  & ((\my_slc|regf|Mux8~1_combout ))) # (!\my_slc|regf|SR1_in[2]~2_combout  & (\my_slc|regf|Mux8~3_combout ))

	.dataa(gnd),
	.datab(\my_slc|regf|SR1_in[2]~2_combout ),
	.datac(\my_slc|regf|Mux8~3_combout ),
	.datad(\my_slc|regf|Mux8~1_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux8~4 .lut_mask = 16'hFC30;
defparam \my_slc|regf|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N14
cycloneive_lcell_comb \my_slc|alu|Add0~14 (
// Equation(s):
// \my_slc|alu|Add0~14_combout  = (\my_slc|SR2_muxo[7]~46_combout  & ((\my_slc|regf|Mux8~4_combout  & (\my_slc|alu|Add0~13  & VCC)) # (!\my_slc|regf|Mux8~4_combout  & (!\my_slc|alu|Add0~13 )))) # (!\my_slc|SR2_muxo[7]~46_combout  & 
// ((\my_slc|regf|Mux8~4_combout  & (!\my_slc|alu|Add0~13 )) # (!\my_slc|regf|Mux8~4_combout  & ((\my_slc|alu|Add0~13 ) # (GND)))))
// \my_slc|alu|Add0~15  = CARRY((\my_slc|SR2_muxo[7]~46_combout  & (!\my_slc|regf|Mux8~4_combout  & !\my_slc|alu|Add0~13 )) # (!\my_slc|SR2_muxo[7]~46_combout  & ((!\my_slc|alu|Add0~13 ) # (!\my_slc|regf|Mux8~4_combout ))))

	.dataa(\my_slc|SR2_muxo[7]~46_combout ),
	.datab(\my_slc|regf|Mux8~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|alu|Add0~13 ),
	.combout(\my_slc|alu|Add0~14_combout ),
	.cout(\my_slc|alu|Add0~15 ));
// synopsys translate_off
defparam \my_slc|alu|Add0~14 .lut_mask = 16'h9617;
defparam \my_slc|alu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N0
cycloneive_lcell_comb \my_slc|d0|data[7]~35 (
// Equation(s):
// \my_slc|d0|data[7]~35_combout  = (\my_slc|state_controller|WideOr25~combout  & (\my_slc|regf|Mux8~4_combout  & ((\my_slc|SR2_muxo[7]~46_combout ) # (!\my_slc|state_controller|WideOr24~0_combout ))))

	.dataa(\my_slc|SR2_muxo[7]~46_combout ),
	.datab(\my_slc|state_controller|WideOr25~combout ),
	.datac(\my_slc|state_controller|WideOr24~0_combout ),
	.datad(\my_slc|regf|Mux8~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[7]~35 .lut_mask = 16'h8C00;
defparam \my_slc|d0|data[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N2
cycloneive_lcell_comb \my_slc|d0|data[7]~36 (
// Equation(s):
// \my_slc|d0|data[7]~36_combout  = (!\my_slc|regf|Mux8~4_combout  & (!\my_slc|state_controller|WideOr25~combout  & ((\my_slc|state_controller|State.S_09~q ) # (!\my_slc|state_controller|WideOr25~0_combout ))))

	.dataa(\my_slc|regf|Mux8~4_combout ),
	.datab(\my_slc|state_controller|WideOr25~combout ),
	.datac(\my_slc|state_controller|WideOr25~0_combout ),
	.datad(\my_slc|state_controller|State.S_09~q ),
	.cin(gnd),
	.combout(\my_slc|d0|data[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[7]~36 .lut_mask = 16'h1101;
defparam \my_slc|d0|data[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N20
cycloneive_lcell_comb \my_slc|d0|data[7]~37 (
// Equation(s):
// \my_slc|d0|data[7]~37_combout  = (\my_slc|d0|data[7]~35_combout ) # ((\my_slc|d0|data[7]~36_combout ) # ((\my_slc|alu|Add0~14_combout  & \my_slc|d0|data[0]~13_combout )))

	.dataa(\my_slc|alu|Add0~14_combout ),
	.datab(\my_slc|d0|data[0]~13_combout ),
	.datac(\my_slc|d0|data[7]~35_combout ),
	.datad(\my_slc|d0|data[7]~36_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[7]~37 .lut_mask = 16'hFFF8;
defparam \my_slc|d0|data[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N14
cycloneive_lcell_comb \my_slc|Add1~28 (
// Equation(s):
// \my_slc|Add1~28_combout  = (\my_slc|PCR|out [7] & (!\my_slc|Add1~25 )) # (!\my_slc|PCR|out [7] & ((\my_slc|Add1~25 ) # (GND)))
// \my_slc|Add1~29  = CARRY((!\my_slc|Add1~25 ) # (!\my_slc|PCR|out [7]))

	.dataa(gnd),
	.datab(\my_slc|PCR|out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|Add1~25 ),
	.combout(\my_slc|Add1~28_combout ),
	.cout(\my_slc|Add1~29 ));
// synopsys translate_off
defparam \my_slc|Add1~28 .lut_mask = 16'h3C3F;
defparam \my_slc|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N20
cycloneive_lcell_comb \my_slc|Add1~30 (
// Equation(s):
// \my_slc|Add1~30_combout  = (!\my_slc|state_controller|State.S_12~q  & ((\my_slc|state_controller|Selector24~0_combout  & (\my_slc|ADDR_out[7]~14_combout )) # (!\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|Add1~28_combout )))))

	.dataa(\my_slc|ADDR_out[7]~14_combout ),
	.datab(\my_slc|state_controller|Selector24~0_combout ),
	.datac(\my_slc|state_controller|State.S_12~q ),
	.datad(\my_slc|Add1~28_combout ),
	.cin(gnd),
	.combout(\my_slc|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~30 .lut_mask = 16'h0B08;
defparam \my_slc|Add1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N8
cycloneive_lcell_comb \my_slc|Add1~31 (
// Equation(s):
// \my_slc|Add1~31_combout  = (\my_slc|Add1~30_combout ) # ((\my_slc|state_controller|State.S_12~q  & \my_slc|d0|data [7]))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_12~q ),
	.datac(\my_slc|d0|data [7]),
	.datad(\my_slc|Add1~30_combout ),
	.cin(gnd),
	.combout(\my_slc|Add1~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~31 .lut_mask = 16'hFFC0;
defparam \my_slc|Add1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y19_N9
dffeas \my_slc|PCR|out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|Add1~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\my_slc|PCR|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|PCR|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|PCR|out[7] .is_wysiwyg = "true";
defparam \my_slc|PCR|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N2
cycloneive_lcell_comb \my_slc|ADDR1_out[7]~10 (
// Equation(s):
// \my_slc|ADDR1_out[7]~10_combout  = (\my_slc|state_controller|Selector24~0_combout  & (\my_slc|PCR|out [7])) # (!\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|regf|Mux8~4_combout )))

	.dataa(\my_slc|PCR|out [7]),
	.datab(gnd),
	.datac(\my_slc|state_controller|Selector24~0_combout ),
	.datad(\my_slc|regf|Mux8~4_combout ),
	.cin(gnd),
	.combout(\my_slc|ADDR1_out[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|ADDR1_out[7]~10 .lut_mask = 16'hAFA0;
defparam \my_slc|ADDR1_out[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N12
cycloneive_lcell_comb \my_slc|Mux8~0 (
// Equation(s):
// \my_slc|Mux8~0_combout  = (\my_slc|MARR|out[9]~0_combout  & (((\my_slc|IRR|out [7])))) # (!\my_slc|MARR|out[9]~0_combout  & (\my_slc|IRR|out [5] & ((!\my_slc|state_controller|ADDR2MUX[0]~0_combout ))))

	.dataa(\my_slc|MARR|out[9]~0_combout ),
	.datab(\my_slc|IRR|out [5]),
	.datac(\my_slc|IRR|out [7]),
	.datad(\my_slc|state_controller|ADDR2MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Mux8~0 .lut_mask = 16'hA0E4;
defparam \my_slc|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N14
cycloneive_lcell_comb \my_slc|ADDR_out[7]~14 (
// Equation(s):
// \my_slc|ADDR_out[7]~14_combout  = (\my_slc|ADDR1_out[7]~10_combout  & ((\my_slc|Mux8~0_combout  & (\my_slc|ADDR_out[6]~13  & VCC)) # (!\my_slc|Mux8~0_combout  & (!\my_slc|ADDR_out[6]~13 )))) # (!\my_slc|ADDR1_out[7]~10_combout  & ((\my_slc|Mux8~0_combout  
// & (!\my_slc|ADDR_out[6]~13 )) # (!\my_slc|Mux8~0_combout  & ((\my_slc|ADDR_out[6]~13 ) # (GND)))))
// \my_slc|ADDR_out[7]~15  = CARRY((\my_slc|ADDR1_out[7]~10_combout  & (!\my_slc|Mux8~0_combout  & !\my_slc|ADDR_out[6]~13 )) # (!\my_slc|ADDR1_out[7]~10_combout  & ((!\my_slc|ADDR_out[6]~13 ) # (!\my_slc|Mux8~0_combout ))))

	.dataa(\my_slc|ADDR1_out[7]~10_combout ),
	.datab(\my_slc|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|ADDR_out[6]~13 ),
	.combout(\my_slc|ADDR_out[7]~14_combout ),
	.cout(\my_slc|ADDR_out[7]~15 ));
// synopsys translate_off
defparam \my_slc|ADDR_out[7]~14 .lut_mask = 16'h9617;
defparam \my_slc|ADDR_out[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \S[7]~input (
	.i(S[7]),
	.ibar(gnd),
	.o(\S[7]~input_o ));
// synopsys translate_off
defparam \S[7]~input .bus_hold = "false";
defparam \S[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \Data[7]~input (
	.i(Data[7]),
	.ibar(gnd),
	.o(\Data[7]~input_o ));
// synopsys translate_off
defparam \Data[7]~input .bus_hold = "false";
defparam \Data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y16_N17
dffeas \my_slc|tr0|Data_read_buffer[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[7] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N16
cycloneive_lcell_comb \my_slc|MDRR|out~20 (
// Equation(s):
// \my_slc|MDRR|out~20_combout  = (\my_slc|MDRR|out~39_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[7]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [7])))))

	.dataa(\my_slc|MDRR|out~39_combout ),
	.datab(\S[7]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [7]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~20 .lut_mask = 16'h88A0;
defparam \my_slc|MDRR|out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N4
cycloneive_lcell_comb \my_slc|MDRR|out~21 (
// Equation(s):
// \my_slc|MDRR|out~21_combout  = (\my_slc|MDRR|out~20_combout ) # ((\my_slc|d0|data [7] & (!\my_slc|state_controller|WideOr21~combout  & \Reset~input_o )))

	.dataa(\my_slc|d0|data [7]),
	.datab(\my_slc|MDRR|out~20_combout ),
	.datac(\my_slc|state_controller|WideOr21~combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~21 .lut_mask = 16'hCECC;
defparam \my_slc|MDRR|out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y16_N5
dffeas \my_slc|MDRR|out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MDRR|out~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MDRR|out[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MDRR|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MDRR|out[7] .is_wysiwyg = "true";
defparam \my_slc|MDRR|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N26
cycloneive_lcell_comb \my_slc|d0|data[7]~38 (
// Equation(s):
// \my_slc|d0|data[7]~38_combout  = (\my_slc|d0|data[12]~9_combout  & ((\my_slc|d0|data[12]~8_combout  & ((\my_slc|PCR|out [7]))) # (!\my_slc|d0|data[12]~8_combout  & (\my_slc|MDRR|out [7])))) # (!\my_slc|d0|data[12]~9_combout  & 
// (((\my_slc|d0|data[12]~8_combout ))))

	.dataa(\my_slc|MDRR|out [7]),
	.datab(\my_slc|d0|data[12]~9_combout ),
	.datac(\my_slc|PCR|out [7]),
	.datad(\my_slc|d0|data[12]~8_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[7]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[7]~38 .lut_mask = 16'hF388;
defparam \my_slc|d0|data[7]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N26
cycloneive_lcell_comb \my_slc|d0|data[7] (
// Equation(s):
// \my_slc|d0|data [7] = (\my_slc|d0|data[7]~38_combout  & ((\my_slc|d0|data[7]~37_combout ) # ((!\my_slc|d0|data[12]~67_combout )))) # (!\my_slc|d0|data[7]~38_combout  & (((\my_slc|ADDR_out[7]~14_combout  & \my_slc|d0|data[12]~67_combout ))))

	.dataa(\my_slc|d0|data[7]~37_combout ),
	.datab(\my_slc|ADDR_out[7]~14_combout ),
	.datac(\my_slc|d0|data[7]~38_combout ),
	.datad(\my_slc|d0|data[12]~67_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data [7]),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[7] .lut_mask = 16'hACF0;
defparam \my_slc|d0|data[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N14
cycloneive_lcell_comb \my_slc|IRR|out~8 (
// Equation(s):
// \my_slc|IRR|out~8_combout  = (\my_slc|d0|data [7] & \Reset~input_o )

	.dataa(\my_slc|d0|data [7]),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|IRR|out~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|IRR|out~8 .lut_mask = 16'hA0A0;
defparam \my_slc|IRR|out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N13
dffeas \my_slc|IRR|out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|IRR|out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|IRR|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|IRR|out[7] .is_wysiwyg = "true";
defparam \my_slc|IRR|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N16
cycloneive_lcell_comb \my_slc|regf|SR1_in[1]~1 (
// Equation(s):
// \my_slc|regf|SR1_in[1]~1_combout  = (\my_slc|MARR|out[9]~0_combout  & ((\my_slc|state_controller|WideOr28~0_combout  & ((\my_slc|IRR|out [7]))) # (!\my_slc|state_controller|WideOr28~0_combout  & (\my_slc|IRR|out [10])))) # (!\my_slc|MARR|out[9]~0_combout  
// & (((\my_slc|IRR|out [7]))))

	.dataa(\my_slc|MARR|out[9]~0_combout ),
	.datab(\my_slc|IRR|out [10]),
	.datac(\my_slc|state_controller|WideOr28~0_combout ),
	.datad(\my_slc|IRR|out [7]),
	.cin(gnd),
	.combout(\my_slc|regf|SR1_in[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|SR1_in[1]~1 .lut_mask = 16'hFD08;
defparam \my_slc|regf|SR1_in[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y18_N13
dffeas \my_slc|regf|R0|out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R0|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R0|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R0|out[11] .is_wysiwyg = "true";
defparam \my_slc|regf|R0|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y18_N3
dffeas \my_slc|regf|R1|out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R1|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R1|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R1|out[11] .is_wysiwyg = "true";
defparam \my_slc|regf|R1|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N2
cycloneive_lcell_comb \my_slc|regf|Mux4~2 (
// Equation(s):
// \my_slc|regf|Mux4~2_combout  = (\my_slc|regf|SR1_in[0]~0_combout  & (((\my_slc|regf|R1|out [11]) # (\my_slc|regf|SR1_in[1]~1_combout )))) # (!\my_slc|regf|SR1_in[0]~0_combout  & (\my_slc|regf|R0|out [11] & ((!\my_slc|regf|SR1_in[1]~1_combout ))))

	.dataa(\my_slc|regf|R0|out [11]),
	.datab(\my_slc|regf|SR1_in[0]~0_combout ),
	.datac(\my_slc|regf|R1|out [11]),
	.datad(\my_slc|regf|SR1_in[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux4~2 .lut_mask = 16'hCCE2;
defparam \my_slc|regf|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N12
cycloneive_lcell_comb \my_slc|regf|Mux4~3 (
// Equation(s):
// \my_slc|regf|Mux4~3_combout  = (\my_slc|regf|SR1_in[1]~1_combout  & ((\my_slc|regf|Mux4~2_combout  & (\my_slc|regf|R3|out [11])) # (!\my_slc|regf|Mux4~2_combout  & ((\my_slc|regf|R2|out [11]))))) # (!\my_slc|regf|SR1_in[1]~1_combout  & 
// (((\my_slc|regf|Mux4~2_combout ))))

	.dataa(\my_slc|regf|R3|out [11]),
	.datab(\my_slc|regf|R2|out [11]),
	.datac(\my_slc|regf|SR1_in[1]~1_combout ),
	.datad(\my_slc|regf|Mux4~2_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux4~3 .lut_mask = 16'hAFC0;
defparam \my_slc|regf|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y20_N27
dffeas \my_slc|regf|R5|out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R5|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R5|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R5|out[11] .is_wysiwyg = "true";
defparam \my_slc|regf|R5|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y22_N19
dffeas \my_slc|regf|R7|out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R7|out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R7|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R7|out[11] .is_wysiwyg = "true";
defparam \my_slc|regf|R7|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y22_N17
dffeas \my_slc|regf|R6|out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R6|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R6|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R6|out[11] .is_wysiwyg = "true";
defparam \my_slc|regf|R6|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y22_N3
dffeas \my_slc|regf|R4|out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R4|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R4|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R4|out[11] .is_wysiwyg = "true";
defparam \my_slc|regf|R4|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N16
cycloneive_lcell_comb \my_slc|regf|Mux4~0 (
// Equation(s):
// \my_slc|regf|Mux4~0_combout  = (\my_slc|regf|SR1_in[0]~0_combout  & (\my_slc|regf|SR1_in[1]~1_combout )) # (!\my_slc|regf|SR1_in[0]~0_combout  & ((\my_slc|regf|SR1_in[1]~1_combout  & (\my_slc|regf|R6|out [11])) # (!\my_slc|regf|SR1_in[1]~1_combout  & 
// ((\my_slc|regf|R4|out [11])))))

	.dataa(\my_slc|regf|SR1_in[0]~0_combout ),
	.datab(\my_slc|regf|SR1_in[1]~1_combout ),
	.datac(\my_slc|regf|R6|out [11]),
	.datad(\my_slc|regf|R4|out [11]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux4~0 .lut_mask = 16'hD9C8;
defparam \my_slc|regf|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N18
cycloneive_lcell_comb \my_slc|regf|Mux4~1 (
// Equation(s):
// \my_slc|regf|Mux4~1_combout  = (\my_slc|regf|SR1_in[0]~0_combout  & ((\my_slc|regf|Mux4~0_combout  & ((\my_slc|regf|R7|out [11]))) # (!\my_slc|regf|Mux4~0_combout  & (\my_slc|regf|R5|out [11])))) # (!\my_slc|regf|SR1_in[0]~0_combout  & 
// (((\my_slc|regf|Mux4~0_combout ))))

	.dataa(\my_slc|regf|SR1_in[0]~0_combout ),
	.datab(\my_slc|regf|R5|out [11]),
	.datac(\my_slc|regf|R7|out [11]),
	.datad(\my_slc|regf|Mux4~0_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux4~1 .lut_mask = 16'hF588;
defparam \my_slc|regf|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N22
cycloneive_lcell_comb \my_slc|regf|Mux4~4 (
// Equation(s):
// \my_slc|regf|Mux4~4_combout  = (\my_slc|regf|SR1_in[2]~2_combout  & ((\my_slc|regf|Mux4~1_combout ))) # (!\my_slc|regf|SR1_in[2]~2_combout  & (\my_slc|regf|Mux4~3_combout ))

	.dataa(\my_slc|regf|Mux4~3_combout ),
	.datab(\my_slc|regf|SR1_in[2]~2_combout ),
	.datac(gnd),
	.datad(\my_slc|regf|Mux4~1_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux4~4 .lut_mask = 16'hEE22;
defparam \my_slc|regf|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N2
cycloneive_lcell_comb \my_slc|SR2_muxo[11]~65 (
// Equation(s):
// \my_slc|SR2_muxo[11]~65_combout  = (\my_slc|IRR|out [0] & (((\my_slc|IRR|out [1])))) # (!\my_slc|IRR|out [0] & ((\my_slc|IRR|out [1] & (\my_slc|regf|R6|out [11])) # (!\my_slc|IRR|out [1] & ((\my_slc|regf|R4|out [11])))))

	.dataa(\my_slc|regf|R6|out [11]),
	.datab(\my_slc|IRR|out [0]),
	.datac(\my_slc|regf|R4|out [11]),
	.datad(\my_slc|IRR|out [1]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[11]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[11]~65 .lut_mask = 16'hEE30;
defparam \my_slc|SR2_muxo[11]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N26
cycloneive_lcell_comb \my_slc|SR2_muxo[11]~66 (
// Equation(s):
// \my_slc|SR2_muxo[11]~66_combout  = (\my_slc|IRR|out [0] & ((\my_slc|SR2_muxo[11]~65_combout  & ((\my_slc|regf|R7|out [11]))) # (!\my_slc|SR2_muxo[11]~65_combout  & (\my_slc|regf|R5|out [11])))) # (!\my_slc|IRR|out [0] & (\my_slc|SR2_muxo[11]~65_combout ))

	.dataa(\my_slc|IRR|out [0]),
	.datab(\my_slc|SR2_muxo[11]~65_combout ),
	.datac(\my_slc|regf|R5|out [11]),
	.datad(\my_slc|regf|R7|out [11]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[11]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[11]~66 .lut_mask = 16'hEC64;
defparam \my_slc|SR2_muxo[11]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N12
cycloneive_lcell_comb \my_slc|SR2_muxo[11]~67 (
// Equation(s):
// \my_slc|SR2_muxo[11]~67_combout  = (\my_slc|IRR|out [1] & (\my_slc|IRR|out [0])) # (!\my_slc|IRR|out [1] & ((\my_slc|IRR|out [0] & ((\my_slc|regf|R1|out [11]))) # (!\my_slc|IRR|out [0] & (\my_slc|regf|R0|out [11]))))

	.dataa(\my_slc|IRR|out [1]),
	.datab(\my_slc|IRR|out [0]),
	.datac(\my_slc|regf|R0|out [11]),
	.datad(\my_slc|regf|R1|out [11]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[11]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[11]~67 .lut_mask = 16'hDC98;
defparam \my_slc|SR2_muxo[11]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N22
cycloneive_lcell_comb \my_slc|SR2_muxo[11]~68 (
// Equation(s):
// \my_slc|SR2_muxo[11]~68_combout  = (\my_slc|SR2_muxo[11]~67_combout  & ((\my_slc|regf|R3|out [11]) # ((!\my_slc|IRR|out [1])))) # (!\my_slc|SR2_muxo[11]~67_combout  & (((\my_slc|regf|R2|out [11] & \my_slc|IRR|out [1]))))

	.dataa(\my_slc|SR2_muxo[11]~67_combout ),
	.datab(\my_slc|regf|R3|out [11]),
	.datac(\my_slc|regf|R2|out [11]),
	.datad(\my_slc|IRR|out [1]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[11]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[11]~68 .lut_mask = 16'hD8AA;
defparam \my_slc|SR2_muxo[11]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N22
cycloneive_lcell_comb \my_slc|SR2_muxo[11]~69 (
// Equation(s):
// \my_slc|SR2_muxo[11]~69_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|IRR|out [2] & (\my_slc|SR2_muxo[11]~66_combout )) # (!\my_slc|IRR|out [2] & ((\my_slc|SR2_muxo[11]~68_combout )))))

	.dataa(\my_slc|SR2_muxo[11]~66_combout ),
	.datab(\my_slc|state_controller|SR2MUX~0_combout ),
	.datac(\my_slc|IRR|out [2]),
	.datad(\my_slc|SR2_muxo[11]~68_combout ),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[11]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[11]~69 .lut_mask = 16'h2320;
defparam \my_slc|SR2_muxo[11]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N30
cycloneive_lcell_comb \my_slc|d0|data[11]~51 (
// Equation(s):
// \my_slc|d0|data[11]~51_combout  = (\my_slc|SR2_muxo[11]~69_combout ) # (((\my_slc|state_controller|SR2MUX~0_combout  & \my_slc|IRR|out [4])) # (!\my_slc|state_controller|WideOr24~0_combout ))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|SR2_muxo[11]~69_combout ),
	.datac(\my_slc|state_controller|WideOr24~0_combout ),
	.datad(\my_slc|IRR|out [4]),
	.cin(gnd),
	.combout(\my_slc|d0|data[11]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[11]~51 .lut_mask = 16'hEFCF;
defparam \my_slc|d0|data[11]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N16
cycloneive_lcell_comb \my_slc|d0|data[11]~52 (
// Equation(s):
// \my_slc|d0|data[11]~52_combout  = (\my_slc|state_controller|WideOr25~combout  & (\my_slc|d0|data[11]~51_combout )) # (!\my_slc|state_controller|WideOr25~combout  & ((\my_slc|state_controller|WideOr24~0_combout )))

	.dataa(\my_slc|d0|data[11]~51_combout ),
	.datab(\my_slc|state_controller|WideOr25~combout ),
	.datac(\my_slc|state_controller|WideOr24~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|data[11]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[11]~52 .lut_mask = 16'hB8B8;
defparam \my_slc|d0|data[11]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N8
cycloneive_lcell_comb \my_slc|SR2_muxo[11]~70 (
// Equation(s):
// \my_slc|SR2_muxo[11]~70_combout  = (\my_slc|SR2_muxo[11]~69_combout ) # ((\my_slc|IRR|out [4] & \my_slc|state_controller|SR2MUX~0_combout ))

	.dataa(gnd),
	.datab(\my_slc|IRR|out [4]),
	.datac(\my_slc|SR2_muxo[11]~69_combout ),
	.datad(\my_slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[11]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[11]~70 .lut_mask = 16'hFCF0;
defparam \my_slc|SR2_muxo[11]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y18_N17
dffeas \my_slc|regf|R0|out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R0|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R0|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R0|out[10] .is_wysiwyg = "true";
defparam \my_slc|regf|R0|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y18_N7
dffeas \my_slc|regf|R1|out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R1|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R1|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R1|out[10] .is_wysiwyg = "true";
defparam \my_slc|regf|R1|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N16
cycloneive_lcell_comb \my_slc|SR2_muxo[10]~61 (
// Equation(s):
// \my_slc|SR2_muxo[10]~61_combout  = (\my_slc|IRR|out [1] & (\my_slc|IRR|out [0])) # (!\my_slc|IRR|out [1] & ((\my_slc|IRR|out [0] & ((\my_slc|regf|R1|out [10]))) # (!\my_slc|IRR|out [0] & (\my_slc|regf|R0|out [10]))))

	.dataa(\my_slc|IRR|out [1]),
	.datab(\my_slc|IRR|out [0]),
	.datac(\my_slc|regf|R0|out [10]),
	.datad(\my_slc|regf|R1|out [10]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[10]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[10]~61 .lut_mask = 16'hDC98;
defparam \my_slc|SR2_muxo[10]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y20_N3
dffeas \my_slc|regf|R2|out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R2|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R2|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R2|out[10] .is_wysiwyg = "true";
defparam \my_slc|regf|R2|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y20_N15
dffeas \my_slc|regf|R3|out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|IRR|out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|regf|R3|out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R3|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R3|out[10] .is_wysiwyg = "true";
defparam \my_slc|regf|R3|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N2
cycloneive_lcell_comb \my_slc|SR2_muxo[10]~62 (
// Equation(s):
// \my_slc|SR2_muxo[10]~62_combout  = (\my_slc|SR2_muxo[10]~61_combout  & (((\my_slc|regf|R3|out [10])) # (!\my_slc|IRR|out [1]))) # (!\my_slc|SR2_muxo[10]~61_combout  & (\my_slc|IRR|out [1] & (\my_slc|regf|R2|out [10])))

	.dataa(\my_slc|SR2_muxo[10]~61_combout ),
	.datab(\my_slc|IRR|out [1]),
	.datac(\my_slc|regf|R2|out [10]),
	.datad(\my_slc|regf|R3|out [10]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[10]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[10]~62 .lut_mask = 16'hEA62;
defparam \my_slc|SR2_muxo[10]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N6
cycloneive_lcell_comb \my_slc|regf|R6|out[10]~feeder (
// Equation(s):
// \my_slc|regf|R6|out[10]~feeder_combout  = \my_slc|IRR|out~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|IRR|out~11_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|R6|out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|R6|out[10]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|regf|R6|out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N7
dffeas \my_slc|regf|R6|out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|regf|R6|out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|regf|R6|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R6|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R6|out[10] .is_wysiwyg = "true";
defparam \my_slc|regf|R6|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y22_N9
dffeas \my_slc|regf|R4|out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R4|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R4|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R4|out[10] .is_wysiwyg = "true";
defparam \my_slc|regf|R4|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N8
cycloneive_lcell_comb \my_slc|SR2_muxo[10]~59 (
// Equation(s):
// \my_slc|SR2_muxo[10]~59_combout  = (\my_slc|IRR|out [1] & ((\my_slc|regf|R6|out [10]) # ((\my_slc|IRR|out [0])))) # (!\my_slc|IRR|out [1] & (((\my_slc|regf|R4|out [10] & !\my_slc|IRR|out [0]))))

	.dataa(\my_slc|regf|R6|out [10]),
	.datab(\my_slc|IRR|out [1]),
	.datac(\my_slc|regf|R4|out [10]),
	.datad(\my_slc|IRR|out [0]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[10]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[10]~59 .lut_mask = 16'hCCB8;
defparam \my_slc|SR2_muxo[10]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y21_N29
dffeas \my_slc|regf|R7|out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R7|out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R7|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R7|out[10] .is_wysiwyg = "true";
defparam \my_slc|regf|R7|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y21_N11
dffeas \my_slc|regf|R5|out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R5|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R5|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R5|out[10] .is_wysiwyg = "true";
defparam \my_slc|regf|R5|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N28
cycloneive_lcell_comb \my_slc|SR2_muxo[10]~60 (
// Equation(s):
// \my_slc|SR2_muxo[10]~60_combout  = (\my_slc|IRR|out [0] & ((\my_slc|SR2_muxo[10]~59_combout  & (\my_slc|regf|R7|out [10])) # (!\my_slc|SR2_muxo[10]~59_combout  & ((\my_slc|regf|R5|out [10]))))) # (!\my_slc|IRR|out [0] & (\my_slc|SR2_muxo[10]~59_combout ))

	.dataa(\my_slc|IRR|out [0]),
	.datab(\my_slc|SR2_muxo[10]~59_combout ),
	.datac(\my_slc|regf|R7|out [10]),
	.datad(\my_slc|regf|R5|out [10]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[10]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[10]~60 .lut_mask = 16'hE6C4;
defparam \my_slc|SR2_muxo[10]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N0
cycloneive_lcell_comb \my_slc|SR2_muxo[10]~63 (
// Equation(s):
// \my_slc|SR2_muxo[10]~63_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|IRR|out [2] & ((\my_slc|SR2_muxo[10]~60_combout ))) # (!\my_slc|IRR|out [2] & (\my_slc|SR2_muxo[10]~62_combout ))))

	.dataa(\my_slc|SR2_muxo[10]~62_combout ),
	.datab(\my_slc|SR2_muxo[10]~60_combout ),
	.datac(\my_slc|IRR|out [2]),
	.datad(\my_slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[10]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[10]~63 .lut_mask = 16'h00CA;
defparam \my_slc|SR2_muxo[10]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N16
cycloneive_lcell_comb \my_slc|SR2_muxo[10]~64 (
// Equation(s):
// \my_slc|SR2_muxo[10]~64_combout  = (\my_slc|SR2_muxo[10]~63_combout ) # ((\my_slc|state_controller|SR2MUX~0_combout  & \my_slc|IRR|out [4]))

	.dataa(gnd),
	.datab(\my_slc|SR2_muxo[10]~63_combout ),
	.datac(\my_slc|state_controller|SR2MUX~0_combout ),
	.datad(\my_slc|IRR|out [4]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[10]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[10]~64 .lut_mask = 16'hFCCC;
defparam \my_slc|SR2_muxo[10]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N6
cycloneive_lcell_comb \my_slc|regf|Mux5~2 (
// Equation(s):
// \my_slc|regf|Mux5~2_combout  = (\my_slc|regf|SR1_in[0]~0_combout  & (((\my_slc|regf|R1|out [10]) # (\my_slc|regf|SR1_in[1]~1_combout )))) # (!\my_slc|regf|SR1_in[0]~0_combout  & (\my_slc|regf|R0|out [10] & ((!\my_slc|regf|SR1_in[1]~1_combout ))))

	.dataa(\my_slc|regf|SR1_in[0]~0_combout ),
	.datab(\my_slc|regf|R0|out [10]),
	.datac(\my_slc|regf|R1|out [10]),
	.datad(\my_slc|regf|SR1_in[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux5~2 .lut_mask = 16'hAAE4;
defparam \my_slc|regf|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N4
cycloneive_lcell_comb \my_slc|regf|Mux5~3 (
// Equation(s):
// \my_slc|regf|Mux5~3_combout  = (\my_slc|regf|Mux5~2_combout  & (((\my_slc|regf|R3|out [10]) # (!\my_slc|regf|SR1_in[1]~1_combout )))) # (!\my_slc|regf|Mux5~2_combout  & (\my_slc|regf|R2|out [10] & (\my_slc|regf|SR1_in[1]~1_combout )))

	.dataa(\my_slc|regf|Mux5~2_combout ),
	.datab(\my_slc|regf|R2|out [10]),
	.datac(\my_slc|regf|SR1_in[1]~1_combout ),
	.datad(\my_slc|regf|R3|out [10]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux5~3 .lut_mask = 16'hEA4A;
defparam \my_slc|regf|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N8
cycloneive_lcell_comb \my_slc|regf|Mux5~0 (
// Equation(s):
// \my_slc|regf|Mux5~0_combout  = (\my_slc|regf|SR1_in[1]~1_combout  & ((\my_slc|regf|R6|out [10]) # ((\my_slc|regf|SR1_in[0]~0_combout )))) # (!\my_slc|regf|SR1_in[1]~1_combout  & (((!\my_slc|regf|SR1_in[0]~0_combout  & \my_slc|regf|R4|out [10]))))

	.dataa(\my_slc|regf|R6|out [10]),
	.datab(\my_slc|regf|SR1_in[1]~1_combout ),
	.datac(\my_slc|regf|SR1_in[0]~0_combout ),
	.datad(\my_slc|regf|R4|out [10]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux5~0 .lut_mask = 16'hCBC8;
defparam \my_slc|regf|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N10
cycloneive_lcell_comb \my_slc|regf|Mux5~1 (
// Equation(s):
// \my_slc|regf|Mux5~1_combout  = (\my_slc|regf|Mux5~0_combout  & (((\my_slc|regf|R7|out [10])) # (!\my_slc|regf|SR1_in[0]~0_combout ))) # (!\my_slc|regf|Mux5~0_combout  & (\my_slc|regf|SR1_in[0]~0_combout  & (\my_slc|regf|R5|out [10])))

	.dataa(\my_slc|regf|Mux5~0_combout ),
	.datab(\my_slc|regf|SR1_in[0]~0_combout ),
	.datac(\my_slc|regf|R5|out [10]),
	.datad(\my_slc|regf|R7|out [10]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux5~1 .lut_mask = 16'hEA62;
defparam \my_slc|regf|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N10
cycloneive_lcell_comb \my_slc|regf|Mux5~4 (
// Equation(s):
// \my_slc|regf|Mux5~4_combout  = (\my_slc|regf|SR1_in[2]~2_combout  & ((\my_slc|regf|Mux5~1_combout ))) # (!\my_slc|regf|SR1_in[2]~2_combout  & (\my_slc|regf|Mux5~3_combout ))

	.dataa(\my_slc|regf|SR1_in[2]~2_combout ),
	.datab(\my_slc|regf|Mux5~3_combout ),
	.datac(gnd),
	.datad(\my_slc|regf|Mux5~1_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux5~4 .lut_mask = 16'hEE44;
defparam \my_slc|regf|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y18_N11
dffeas \my_slc|regf|R0|out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R0|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R0|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R0|out[9] .is_wysiwyg = "true";
defparam \my_slc|regf|R0|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y18_N1
dffeas \my_slc|regf|R1|out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R1|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R1|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R1|out[9] .is_wysiwyg = "true";
defparam \my_slc|regf|R1|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N10
cycloneive_lcell_comb \my_slc|SR2_muxo[9]~55 (
// Equation(s):
// \my_slc|SR2_muxo[9]~55_combout  = (\my_slc|IRR|out [1] & (\my_slc|IRR|out [0])) # (!\my_slc|IRR|out [1] & ((\my_slc|IRR|out [0] & ((\my_slc|regf|R1|out [9]))) # (!\my_slc|IRR|out [0] & (\my_slc|regf|R0|out [9]))))

	.dataa(\my_slc|IRR|out [1]),
	.datab(\my_slc|IRR|out [0]),
	.datac(\my_slc|regf|R0|out [9]),
	.datad(\my_slc|regf|R1|out [9]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[9]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[9]~55 .lut_mask = 16'hDC98;
defparam \my_slc|SR2_muxo[9]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y20_N15
dffeas \my_slc|regf|R2|out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R2|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R2|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R2|out[9] .is_wysiwyg = "true";
defparam \my_slc|regf|R2|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y20_N21
dffeas \my_slc|regf|R3|out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|IRR|out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|regf|R3|out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R3|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R3|out[9] .is_wysiwyg = "true";
defparam \my_slc|regf|R3|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N14
cycloneive_lcell_comb \my_slc|SR2_muxo[9]~56 (
// Equation(s):
// \my_slc|SR2_muxo[9]~56_combout  = (\my_slc|SR2_muxo[9]~55_combout  & (((\my_slc|regf|R3|out [9])) # (!\my_slc|IRR|out [1]))) # (!\my_slc|SR2_muxo[9]~55_combout  & (\my_slc|IRR|out [1] & (\my_slc|regf|R2|out [9])))

	.dataa(\my_slc|SR2_muxo[9]~55_combout ),
	.datab(\my_slc|IRR|out [1]),
	.datac(\my_slc|regf|R2|out [9]),
	.datad(\my_slc|regf|R3|out [9]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[9]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[9]~56 .lut_mask = 16'hEA62;
defparam \my_slc|SR2_muxo[9]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N0
cycloneive_lcell_comb \my_slc|regf|R6|out[9]~feeder (
// Equation(s):
// \my_slc|regf|R6|out[9]~feeder_combout  = \my_slc|IRR|out~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|IRR|out~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|regf|R6|out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|R6|out[9]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|regf|R6|out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N1
dffeas \my_slc|regf|R6|out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|regf|R6|out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|regf|R6|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R6|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R6|out[9] .is_wysiwyg = "true";
defparam \my_slc|regf|R6|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y22_N23
dffeas \my_slc|regf|R4|out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R4|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R4|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R4|out[9] .is_wysiwyg = "true";
defparam \my_slc|regf|R4|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N22
cycloneive_lcell_comb \my_slc|SR2_muxo[9]~53 (
// Equation(s):
// \my_slc|SR2_muxo[9]~53_combout  = (\my_slc|IRR|out [1] & ((\my_slc|regf|R6|out [9]) # ((\my_slc|IRR|out [0])))) # (!\my_slc|IRR|out [1] & (((\my_slc|regf|R4|out [9] & !\my_slc|IRR|out [0]))))

	.dataa(\my_slc|regf|R6|out [9]),
	.datab(\my_slc|IRR|out [1]),
	.datac(\my_slc|regf|R4|out [9]),
	.datad(\my_slc|IRR|out [0]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[9]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[9]~53 .lut_mask = 16'hCCB8;
defparam \my_slc|SR2_muxo[9]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N29
dffeas \my_slc|regf|R7|out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R7|out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R7|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R7|out[9] .is_wysiwyg = "true";
defparam \my_slc|regf|R7|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y20_N3
dffeas \my_slc|regf|R5|out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R5|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R5|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R5|out[9] .is_wysiwyg = "true";
defparam \my_slc|regf|R5|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N2
cycloneive_lcell_comb \my_slc|SR2_muxo[9]~54 (
// Equation(s):
// \my_slc|SR2_muxo[9]~54_combout  = (\my_slc|SR2_muxo[9]~53_combout  & ((\my_slc|regf|R7|out [9]) # ((!\my_slc|IRR|out [0])))) # (!\my_slc|SR2_muxo[9]~53_combout  & (((\my_slc|regf|R5|out [9] & \my_slc|IRR|out [0]))))

	.dataa(\my_slc|SR2_muxo[9]~53_combout ),
	.datab(\my_slc|regf|R7|out [9]),
	.datac(\my_slc|regf|R5|out [9]),
	.datad(\my_slc|IRR|out [0]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[9]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[9]~54 .lut_mask = 16'hD8AA;
defparam \my_slc|SR2_muxo[9]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N0
cycloneive_lcell_comb \my_slc|SR2_muxo[9]~57 (
// Equation(s):
// \my_slc|SR2_muxo[9]~57_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|IRR|out [2] & ((\my_slc|SR2_muxo[9]~54_combout ))) # (!\my_slc|IRR|out [2] & (\my_slc|SR2_muxo[9]~56_combout ))))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|IRR|out [2]),
	.datac(\my_slc|SR2_muxo[9]~56_combout ),
	.datad(\my_slc|SR2_muxo[9]~54_combout ),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[9]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[9]~57 .lut_mask = 16'h5410;
defparam \my_slc|SR2_muxo[9]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N20
cycloneive_lcell_comb \my_slc|SR2_muxo[9]~58 (
// Equation(s):
// \my_slc|SR2_muxo[9]~58_combout  = (\my_slc|SR2_muxo[9]~57_combout ) # ((\my_slc|state_controller|SR2MUX~0_combout  & \my_slc|IRR|out [4]))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(gnd),
	.datac(\my_slc|SR2_muxo[9]~57_combout ),
	.datad(\my_slc|IRR|out [4]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[9]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[9]~58 .lut_mask = 16'hFAF0;
defparam \my_slc|SR2_muxo[9]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N12
cycloneive_lcell_comb \my_slc|regf|R6|out[8]~feeder (
// Equation(s):
// \my_slc|regf|R6|out[8]~feeder_combout  = \my_slc|IRR|out~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|IRR|out~9_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|R6|out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|R6|out[8]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|regf|R6|out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N13
dffeas \my_slc|regf|R6|out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|regf|R6|out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|regf|R6|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R6|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R6|out[8] .is_wysiwyg = "true";
defparam \my_slc|regf|R6|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y22_N29
dffeas \my_slc|regf|R4|out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R4|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R4|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R4|out[8] .is_wysiwyg = "true";
defparam \my_slc|regf|R4|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N28
cycloneive_lcell_comb \my_slc|SR2_muxo[8]~47 (
// Equation(s):
// \my_slc|SR2_muxo[8]~47_combout  = (\my_slc|IRR|out [1] & ((\my_slc|regf|R6|out [8]) # ((\my_slc|IRR|out [0])))) # (!\my_slc|IRR|out [1] & (((\my_slc|regf|R4|out [8] & !\my_slc|IRR|out [0]))))

	.dataa(\my_slc|regf|R6|out [8]),
	.datab(\my_slc|IRR|out [1]),
	.datac(\my_slc|regf|R4|out [8]),
	.datad(\my_slc|IRR|out [0]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[8]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[8]~47 .lut_mask = 16'hCCB8;
defparam \my_slc|SR2_muxo[8]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y21_N25
dffeas \my_slc|regf|R7|out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R7|out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R7|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R7|out[8] .is_wysiwyg = "true";
defparam \my_slc|regf|R7|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y21_N23
dffeas \my_slc|regf|R5|out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R5|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R5|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R5|out[8] .is_wysiwyg = "true";
defparam \my_slc|regf|R5|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N24
cycloneive_lcell_comb \my_slc|SR2_muxo[8]~48 (
// Equation(s):
// \my_slc|SR2_muxo[8]~48_combout  = (\my_slc|IRR|out [0] & ((\my_slc|SR2_muxo[8]~47_combout  & (\my_slc|regf|R7|out [8])) # (!\my_slc|SR2_muxo[8]~47_combout  & ((\my_slc|regf|R5|out [8]))))) # (!\my_slc|IRR|out [0] & (\my_slc|SR2_muxo[8]~47_combout ))

	.dataa(\my_slc|IRR|out [0]),
	.datab(\my_slc|SR2_muxo[8]~47_combout ),
	.datac(\my_slc|regf|R7|out [8]),
	.datad(\my_slc|regf|R5|out [8]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[8]~48 .lut_mask = 16'hE6C4;
defparam \my_slc|SR2_muxo[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y21_N21
dffeas \my_slc|regf|R1|out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R1|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R1|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R1|out[8] .is_wysiwyg = "true";
defparam \my_slc|regf|R1|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y21_N7
dffeas \my_slc|regf|R0|out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R0|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R0|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R0|out[8] .is_wysiwyg = "true";
defparam \my_slc|regf|R0|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N6
cycloneive_lcell_comb \my_slc|SR2_muxo[8]~49 (
// Equation(s):
// \my_slc|SR2_muxo[8]~49_combout  = (\my_slc|IRR|out [1] & (((\my_slc|IRR|out [0])))) # (!\my_slc|IRR|out [1] & ((\my_slc|IRR|out [0] & (\my_slc|regf|R1|out [8])) # (!\my_slc|IRR|out [0] & ((\my_slc|regf|R0|out [8])))))

	.dataa(\my_slc|IRR|out [1]),
	.datab(\my_slc|regf|R1|out [8]),
	.datac(\my_slc|regf|R0|out [8]),
	.datad(\my_slc|IRR|out [0]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[8]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[8]~49 .lut_mask = 16'hEE50;
defparam \my_slc|SR2_muxo[8]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N29
dffeas \my_slc|regf|R2|out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R2|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R2|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R2|out[8] .is_wysiwyg = "true";
defparam \my_slc|regf|R2|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y21_N23
dffeas \my_slc|regf|R3|out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|IRR|out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|regf|R3|out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R3|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R3|out[8] .is_wysiwyg = "true";
defparam \my_slc|regf|R3|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N28
cycloneive_lcell_comb \my_slc|SR2_muxo[8]~50 (
// Equation(s):
// \my_slc|SR2_muxo[8]~50_combout  = (\my_slc|SR2_muxo[8]~49_combout  & (((\my_slc|regf|R3|out [8])) # (!\my_slc|IRR|out [1]))) # (!\my_slc|SR2_muxo[8]~49_combout  & (\my_slc|IRR|out [1] & (\my_slc|regf|R2|out [8])))

	.dataa(\my_slc|SR2_muxo[8]~49_combout ),
	.datab(\my_slc|IRR|out [1]),
	.datac(\my_slc|regf|R2|out [8]),
	.datad(\my_slc|regf|R3|out [8]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[8]~50 .lut_mask = 16'hEA62;
defparam \my_slc|SR2_muxo[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N8
cycloneive_lcell_comb \my_slc|SR2_muxo[8]~51 (
// Equation(s):
// \my_slc|SR2_muxo[8]~51_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|IRR|out [2] & (\my_slc|SR2_muxo[8]~48_combout )) # (!\my_slc|IRR|out [2] & ((\my_slc|SR2_muxo[8]~50_combout )))))

	.dataa(\my_slc|IRR|out [2]),
	.datab(\my_slc|SR2_muxo[8]~48_combout ),
	.datac(\my_slc|SR2_muxo[8]~50_combout ),
	.datad(\my_slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[8]~51 .lut_mask = 16'h00D8;
defparam \my_slc|SR2_muxo[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N12
cycloneive_lcell_comb \my_slc|SR2_muxo[8]~52 (
// Equation(s):
// \my_slc|SR2_muxo[8]~52_combout  = (\my_slc|SR2_muxo[8]~51_combout ) # ((\my_slc|state_controller|SR2MUX~0_combout  & \my_slc|IRR|out [4]))

	.dataa(\my_slc|SR2_muxo[8]~51_combout ),
	.datab(gnd),
	.datac(\my_slc|state_controller|SR2MUX~0_combout ),
	.datad(\my_slc|IRR|out [4]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[8]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[8]~52 .lut_mask = 16'hFAAA;
defparam \my_slc|SR2_muxo[8]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N30
cycloneive_lcell_comb \my_slc|regf|Mux7~0 (
// Equation(s):
// \my_slc|regf|Mux7~0_combout  = (\my_slc|regf|SR1_in[1]~1_combout  & (((\my_slc|regf|SR1_in[0]~0_combout ) # (\my_slc|regf|R6|out [8])))) # (!\my_slc|regf|SR1_in[1]~1_combout  & (\my_slc|regf|R4|out [8] & (!\my_slc|regf|SR1_in[0]~0_combout )))

	.dataa(\my_slc|regf|SR1_in[1]~1_combout ),
	.datab(\my_slc|regf|R4|out [8]),
	.datac(\my_slc|regf|SR1_in[0]~0_combout ),
	.datad(\my_slc|regf|R6|out [8]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux7~0 .lut_mask = 16'hAEA4;
defparam \my_slc|regf|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N22
cycloneive_lcell_comb \my_slc|regf|Mux7~1 (
// Equation(s):
// \my_slc|regf|Mux7~1_combout  = (\my_slc|regf|SR1_in[0]~0_combout  & ((\my_slc|regf|Mux7~0_combout  & ((\my_slc|regf|R7|out [8]))) # (!\my_slc|regf|Mux7~0_combout  & (\my_slc|regf|R5|out [8])))) # (!\my_slc|regf|SR1_in[0]~0_combout  & 
// (\my_slc|regf|Mux7~0_combout ))

	.dataa(\my_slc|regf|SR1_in[0]~0_combout ),
	.datab(\my_slc|regf|Mux7~0_combout ),
	.datac(\my_slc|regf|R5|out [8]),
	.datad(\my_slc|regf|R7|out [8]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux7~1 .lut_mask = 16'hEC64;
defparam \my_slc|regf|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y21_N20
cycloneive_lcell_comb \my_slc|regf|Mux7~2 (
// Equation(s):
// \my_slc|regf|Mux7~2_combout  = (\my_slc|regf|SR1_in[1]~1_combout  & (\my_slc|regf|SR1_in[0]~0_combout )) # (!\my_slc|regf|SR1_in[1]~1_combout  & ((\my_slc|regf|SR1_in[0]~0_combout  & (\my_slc|regf|R1|out [8])) # (!\my_slc|regf|SR1_in[0]~0_combout  & 
// ((\my_slc|regf|R0|out [8])))))

	.dataa(\my_slc|regf|SR1_in[1]~1_combout ),
	.datab(\my_slc|regf|SR1_in[0]~0_combout ),
	.datac(\my_slc|regf|R1|out [8]),
	.datad(\my_slc|regf|R0|out [8]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux7~2 .lut_mask = 16'hD9C8;
defparam \my_slc|regf|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N16
cycloneive_lcell_comb \my_slc|regf|Mux7~3 (
// Equation(s):
// \my_slc|regf|Mux7~3_combout  = (\my_slc|regf|SR1_in[1]~1_combout  & ((\my_slc|regf|Mux7~2_combout  & ((\my_slc|regf|R3|out [8]))) # (!\my_slc|regf|Mux7~2_combout  & (\my_slc|regf|R2|out [8])))) # (!\my_slc|regf|SR1_in[1]~1_combout  & 
// (((\my_slc|regf|Mux7~2_combout ))))

	.dataa(\my_slc|regf|SR1_in[1]~1_combout ),
	.datab(\my_slc|regf|R2|out [8]),
	.datac(\my_slc|regf|Mux7~2_combout ),
	.datad(\my_slc|regf|R3|out [8]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux7~3 .lut_mask = 16'hF858;
defparam \my_slc|regf|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N26
cycloneive_lcell_comb \my_slc|regf|Mux7~4 (
// Equation(s):
// \my_slc|regf|Mux7~4_combout  = (\my_slc|regf|SR1_in[2]~2_combout  & (\my_slc|regf|Mux7~1_combout )) # (!\my_slc|regf|SR1_in[2]~2_combout  & ((\my_slc|regf|Mux7~3_combout )))

	.dataa(gnd),
	.datab(\my_slc|regf|SR1_in[2]~2_combout ),
	.datac(\my_slc|regf|Mux7~1_combout ),
	.datad(\my_slc|regf|Mux7~3_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux7~4 .lut_mask = 16'hF3C0;
defparam \my_slc|regf|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N16
cycloneive_lcell_comb \my_slc|alu|Add0~16 (
// Equation(s):
// \my_slc|alu|Add0~16_combout  = ((\my_slc|SR2_muxo[8]~52_combout  $ (\my_slc|regf|Mux7~4_combout  $ (!\my_slc|alu|Add0~15 )))) # (GND)
// \my_slc|alu|Add0~17  = CARRY((\my_slc|SR2_muxo[8]~52_combout  & ((\my_slc|regf|Mux7~4_combout ) # (!\my_slc|alu|Add0~15 ))) # (!\my_slc|SR2_muxo[8]~52_combout  & (\my_slc|regf|Mux7~4_combout  & !\my_slc|alu|Add0~15 )))

	.dataa(\my_slc|SR2_muxo[8]~52_combout ),
	.datab(\my_slc|regf|Mux7~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|alu|Add0~15 ),
	.combout(\my_slc|alu|Add0~16_combout ),
	.cout(\my_slc|alu|Add0~17 ));
// synopsys translate_off
defparam \my_slc|alu|Add0~16 .lut_mask = 16'h698E;
defparam \my_slc|alu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N18
cycloneive_lcell_comb \my_slc|alu|Add0~18 (
// Equation(s):
// \my_slc|alu|Add0~18_combout  = (\my_slc|SR2_muxo[9]~58_combout  & ((\my_slc|regf|Mux6~4_combout  & (\my_slc|alu|Add0~17  & VCC)) # (!\my_slc|regf|Mux6~4_combout  & (!\my_slc|alu|Add0~17 )))) # (!\my_slc|SR2_muxo[9]~58_combout  & 
// ((\my_slc|regf|Mux6~4_combout  & (!\my_slc|alu|Add0~17 )) # (!\my_slc|regf|Mux6~4_combout  & ((\my_slc|alu|Add0~17 ) # (GND)))))
// \my_slc|alu|Add0~19  = CARRY((\my_slc|SR2_muxo[9]~58_combout  & (!\my_slc|regf|Mux6~4_combout  & !\my_slc|alu|Add0~17 )) # (!\my_slc|SR2_muxo[9]~58_combout  & ((!\my_slc|alu|Add0~17 ) # (!\my_slc|regf|Mux6~4_combout ))))

	.dataa(\my_slc|SR2_muxo[9]~58_combout ),
	.datab(\my_slc|regf|Mux6~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|alu|Add0~17 ),
	.combout(\my_slc|alu|Add0~18_combout ),
	.cout(\my_slc|alu|Add0~19 ));
// synopsys translate_off
defparam \my_slc|alu|Add0~18 .lut_mask = 16'h9617;
defparam \my_slc|alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N20
cycloneive_lcell_comb \my_slc|alu|Add0~20 (
// Equation(s):
// \my_slc|alu|Add0~20_combout  = ((\my_slc|SR2_muxo[10]~64_combout  $ (\my_slc|regf|Mux5~4_combout  $ (!\my_slc|alu|Add0~19 )))) # (GND)
// \my_slc|alu|Add0~21  = CARRY((\my_slc|SR2_muxo[10]~64_combout  & ((\my_slc|regf|Mux5~4_combout ) # (!\my_slc|alu|Add0~19 ))) # (!\my_slc|SR2_muxo[10]~64_combout  & (\my_slc|regf|Mux5~4_combout  & !\my_slc|alu|Add0~19 )))

	.dataa(\my_slc|SR2_muxo[10]~64_combout ),
	.datab(\my_slc|regf|Mux5~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|alu|Add0~19 ),
	.combout(\my_slc|alu|Add0~20_combout ),
	.cout(\my_slc|alu|Add0~21 ));
// synopsys translate_off
defparam \my_slc|alu|Add0~20 .lut_mask = 16'h698E;
defparam \my_slc|alu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N22
cycloneive_lcell_comb \my_slc|alu|Add0~22 (
// Equation(s):
// \my_slc|alu|Add0~22_combout  = (\my_slc|regf|Mux4~4_combout  & ((\my_slc|SR2_muxo[11]~70_combout  & (\my_slc|alu|Add0~21  & VCC)) # (!\my_slc|SR2_muxo[11]~70_combout  & (!\my_slc|alu|Add0~21 )))) # (!\my_slc|regf|Mux4~4_combout  & 
// ((\my_slc|SR2_muxo[11]~70_combout  & (!\my_slc|alu|Add0~21 )) # (!\my_slc|SR2_muxo[11]~70_combout  & ((\my_slc|alu|Add0~21 ) # (GND)))))
// \my_slc|alu|Add0~23  = CARRY((\my_slc|regf|Mux4~4_combout  & (!\my_slc|SR2_muxo[11]~70_combout  & !\my_slc|alu|Add0~21 )) # (!\my_slc|regf|Mux4~4_combout  & ((!\my_slc|alu|Add0~21 ) # (!\my_slc|SR2_muxo[11]~70_combout ))))

	.dataa(\my_slc|regf|Mux4~4_combout ),
	.datab(\my_slc|SR2_muxo[11]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|alu|Add0~21 ),
	.combout(\my_slc|alu|Add0~22_combout ),
	.cout(\my_slc|alu|Add0~23 ));
// synopsys translate_off
defparam \my_slc|alu|Add0~22 .lut_mask = 16'h9617;
defparam \my_slc|alu|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N18
cycloneive_lcell_comb \my_slc|d0|data[11]~53 (
// Equation(s):
// \my_slc|d0|data[11]~53_combout  = (\my_slc|d0|data[11]~52_combout  & ((\my_slc|state_controller|WideOr25~combout  & (\my_slc|regf|Mux4~4_combout )) # (!\my_slc|state_controller|WideOr25~combout  & ((\my_slc|alu|Add0~22_combout ))))) # 
// (!\my_slc|d0|data[11]~52_combout  & (!\my_slc|regf|Mux4~4_combout  & (!\my_slc|state_controller|WideOr25~combout )))

	.dataa(\my_slc|regf|Mux4~4_combout ),
	.datab(\my_slc|d0|data[11]~52_combout ),
	.datac(\my_slc|state_controller|WideOr25~combout ),
	.datad(\my_slc|alu|Add0~22_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[11]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[11]~53 .lut_mask = 16'h8D81;
defparam \my_slc|d0|data[11]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \S[11]~input (
	.i(S[11]),
	.ibar(gnd),
	.o(\S[11]~input_o ));
// synopsys translate_off
defparam \S[11]~input .bus_hold = "false";
defparam \S[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \Data[11]~input (
	.i(Data[11]),
	.ibar(gnd),
	.o(\Data[11]~input_o ));
// synopsys translate_off
defparam \Data[11]~input .bus_hold = "false";
defparam \Data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y16_N21
dffeas \my_slc|tr0|Data_read_buffer[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[11] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N20
cycloneive_lcell_comb \my_slc|MDRR|out~28 (
// Equation(s):
// \my_slc|MDRR|out~28_combout  = (\my_slc|MDRR|out~39_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[11]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [11])))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\S[11]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [11]),
	.datad(\my_slc|MDRR|out~39_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~28 .lut_mask = 16'hD800;
defparam \my_slc|MDRR|out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N30
cycloneive_lcell_comb \my_slc|MDRR|out~29 (
// Equation(s):
// \my_slc|MDRR|out~29_combout  = (\my_slc|MDRR|out~28_combout ) # ((!\my_slc|state_controller|WideOr21~combout  & (\my_slc|d0|data [11] & \Reset~input_o )))

	.dataa(\my_slc|state_controller|WideOr21~combout ),
	.datab(\my_slc|d0|data [11]),
	.datac(\my_slc|MDRR|out~28_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~29 .lut_mask = 16'hF4F0;
defparam \my_slc|MDRR|out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y18_N31
dffeas \my_slc|MDRR|out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MDRR|out~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MDRR|out[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MDRR|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MDRR|out[11] .is_wysiwyg = "true";
defparam \my_slc|MDRR|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N8
cycloneive_lcell_comb \my_slc|Mux6~0 (
// Equation(s):
// \my_slc|Mux6~0_combout  = (\my_slc|state_controller|State.S_00~q  & ((\my_slc|ben|BEN~q  & (\my_slc|IRR|out [8])) # (!\my_slc|ben|BEN~q  & ((\my_slc|IRR|out [9]))))) # (!\my_slc|state_controller|State.S_00~q  & (((\my_slc|IRR|out [9]))))

	.dataa(\my_slc|IRR|out [8]),
	.datab(\my_slc|state_controller|State.S_00~q ),
	.datac(\my_slc|IRR|out [9]),
	.datad(\my_slc|ben|BEN~q ),
	.cin(gnd),
	.combout(\my_slc|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Mux6~0 .lut_mask = 16'hB8F0;
defparam \my_slc|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N28
cycloneive_lcell_comb \my_slc|Mux6~1 (
// Equation(s):
// \my_slc|Mux6~1_combout  = (\my_slc|MARR|out[9]~0_combout  & (\my_slc|Mux6~0_combout )) # (!\my_slc|MARR|out[9]~0_combout  & (((\my_slc|IRR|out [5] & !\my_slc|state_controller|ADDR2MUX[0]~0_combout ))))

	.dataa(\my_slc|MARR|out[9]~0_combout ),
	.datab(\my_slc|Mux6~0_combout ),
	.datac(\my_slc|IRR|out [5]),
	.datad(\my_slc|state_controller|ADDR2MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Mux6~1 .lut_mask = 16'h88D8;
defparam \my_slc|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N0
cycloneive_lcell_comb \my_slc|ADDR1_out[9]~12 (
// Equation(s):
// \my_slc|ADDR1_out[9]~12_combout  = (\my_slc|state_controller|Selector24~0_combout  & (\my_slc|PCR|out [9])) # (!\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|regf|Mux6~4_combout )))

	.dataa(\my_slc|state_controller|Selector24~0_combout ),
	.datab(gnd),
	.datac(\my_slc|PCR|out [9]),
	.datad(\my_slc|regf|Mux6~4_combout ),
	.cin(gnd),
	.combout(\my_slc|ADDR1_out[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|ADDR1_out[9]~12 .lut_mask = 16'hF5A0;
defparam \my_slc|ADDR1_out[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N24
cycloneive_lcell_comb \my_slc|Mux7~0 (
// Equation(s):
// \my_slc|Mux7~0_combout  = (\my_slc|MARR|out[9]~0_combout  & (\my_slc|IRR|out [8])) # (!\my_slc|MARR|out[9]~0_combout  & (((\my_slc|IRR|out [5] & !\my_slc|state_controller|ADDR2MUX[0]~0_combout ))))

	.dataa(\my_slc|MARR|out[9]~0_combout ),
	.datab(\my_slc|IRR|out [8]),
	.datac(\my_slc|IRR|out [5]),
	.datad(\my_slc|state_controller|ADDR2MUX[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Mux7~0 .lut_mask = 16'h88D8;
defparam \my_slc|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N16
cycloneive_lcell_comb \my_slc|ADDR_out[8]~16 (
// Equation(s):
// \my_slc|ADDR_out[8]~16_combout  = ((\my_slc|Mux7~0_combout  $ (\my_slc|ADDR1_out[8]~11_combout  $ (!\my_slc|ADDR_out[7]~15 )))) # (GND)
// \my_slc|ADDR_out[8]~17  = CARRY((\my_slc|Mux7~0_combout  & ((\my_slc|ADDR1_out[8]~11_combout ) # (!\my_slc|ADDR_out[7]~15 ))) # (!\my_slc|Mux7~0_combout  & (\my_slc|ADDR1_out[8]~11_combout  & !\my_slc|ADDR_out[7]~15 )))

	.dataa(\my_slc|Mux7~0_combout ),
	.datab(\my_slc|ADDR1_out[8]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|ADDR_out[7]~15 ),
	.combout(\my_slc|ADDR_out[8]~16_combout ),
	.cout(\my_slc|ADDR_out[8]~17 ));
// synopsys translate_off
defparam \my_slc|ADDR_out[8]~16 .lut_mask = 16'h698E;
defparam \my_slc|ADDR_out[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N16
cycloneive_lcell_comb \my_slc|Add1~32 (
// Equation(s):
// \my_slc|Add1~32_combout  = (\my_slc|PCR|out [8] & (\my_slc|Add1~29  $ (GND))) # (!\my_slc|PCR|out [8] & (!\my_slc|Add1~29  & VCC))
// \my_slc|Add1~33  = CARRY((\my_slc|PCR|out [8] & !\my_slc|Add1~29 ))

	.dataa(\my_slc|PCR|out [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|Add1~29 ),
	.combout(\my_slc|Add1~32_combout ),
	.cout(\my_slc|Add1~33 ));
// synopsys translate_off
defparam \my_slc|Add1~32 .lut_mask = 16'hA50A;
defparam \my_slc|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N10
cycloneive_lcell_comb \my_slc|Add1~34 (
// Equation(s):
// \my_slc|Add1~34_combout  = (!\my_slc|state_controller|State.S_12~q  & ((\my_slc|state_controller|Selector24~0_combout  & (\my_slc|ADDR_out[8]~16_combout )) # (!\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|Add1~32_combout )))))

	.dataa(\my_slc|ADDR_out[8]~16_combout ),
	.datab(\my_slc|state_controller|State.S_12~q ),
	.datac(\my_slc|Add1~32_combout ),
	.datad(\my_slc|state_controller|Selector24~0_combout ),
	.cin(gnd),
	.combout(\my_slc|Add1~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~34 .lut_mask = 16'h2230;
defparam \my_slc|Add1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N0
cycloneive_lcell_comb \my_slc|Add1~35 (
// Equation(s):
// \my_slc|Add1~35_combout  = (\my_slc|Add1~34_combout ) # ((\my_slc|state_controller|State.S_12~q  & \my_slc|d0|data[8]~42_combout ))

	.dataa(\my_slc|Add1~34_combout ),
	.datab(\my_slc|state_controller|State.S_12~q ),
	.datac(gnd),
	.datad(\my_slc|d0|data[8]~42_combout ),
	.cin(gnd),
	.combout(\my_slc|Add1~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~35 .lut_mask = 16'hEEAA;
defparam \my_slc|Add1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N1
dffeas \my_slc|PCR|out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|Add1~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\my_slc|PCR|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|PCR|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|PCR|out[8] .is_wysiwyg = "true";
defparam \my_slc|PCR|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y17_N24
cycloneive_lcell_comb \my_slc|ADDR1_out[8]~11 (
// Equation(s):
// \my_slc|ADDR1_out[8]~11_combout  = (\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|PCR|out [8]))) # (!\my_slc|state_controller|Selector24~0_combout  & (\my_slc|regf|Mux7~4_combout ))

	.dataa(\my_slc|state_controller|Selector24~0_combout ),
	.datab(gnd),
	.datac(\my_slc|regf|Mux7~4_combout ),
	.datad(\my_slc|PCR|out [8]),
	.cin(gnd),
	.combout(\my_slc|ADDR1_out[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|ADDR1_out[8]~11 .lut_mask = 16'hFA50;
defparam \my_slc|ADDR1_out[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N18
cycloneive_lcell_comb \my_slc|ADDR_out[9]~18 (
// Equation(s):
// \my_slc|ADDR_out[9]~18_combout  = (\my_slc|Mux6~1_combout  & ((\my_slc|ADDR1_out[9]~12_combout  & (\my_slc|ADDR_out[8]~17  & VCC)) # (!\my_slc|ADDR1_out[9]~12_combout  & (!\my_slc|ADDR_out[8]~17 )))) # (!\my_slc|Mux6~1_combout  & 
// ((\my_slc|ADDR1_out[9]~12_combout  & (!\my_slc|ADDR_out[8]~17 )) # (!\my_slc|ADDR1_out[9]~12_combout  & ((\my_slc|ADDR_out[8]~17 ) # (GND)))))
// \my_slc|ADDR_out[9]~19  = CARRY((\my_slc|Mux6~1_combout  & (!\my_slc|ADDR1_out[9]~12_combout  & !\my_slc|ADDR_out[8]~17 )) # (!\my_slc|Mux6~1_combout  & ((!\my_slc|ADDR_out[8]~17 ) # (!\my_slc|ADDR1_out[9]~12_combout ))))

	.dataa(\my_slc|Mux6~1_combout ),
	.datab(\my_slc|ADDR1_out[9]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|ADDR_out[8]~17 ),
	.combout(\my_slc|ADDR_out[9]~18_combout ),
	.cout(\my_slc|ADDR_out[9]~19 ));
// synopsys translate_off
defparam \my_slc|ADDR_out[9]~18 .lut_mask = 16'h9617;
defparam \my_slc|ADDR_out[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N18
cycloneive_lcell_comb \my_slc|Add1~36 (
// Equation(s):
// \my_slc|Add1~36_combout  = (\my_slc|PCR|out [9] & (!\my_slc|Add1~33 )) # (!\my_slc|PCR|out [9] & ((\my_slc|Add1~33 ) # (GND)))
// \my_slc|Add1~37  = CARRY((!\my_slc|Add1~33 ) # (!\my_slc|PCR|out [9]))

	.dataa(\my_slc|PCR|out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|Add1~33 ),
	.combout(\my_slc|Add1~36_combout ),
	.cout(\my_slc|Add1~37 ));
// synopsys translate_off
defparam \my_slc|Add1~36 .lut_mask = 16'h5A5F;
defparam \my_slc|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N16
cycloneive_lcell_comb \my_slc|Add1~38 (
// Equation(s):
// \my_slc|Add1~38_combout  = (!\my_slc|state_controller|State.S_12~q  & ((\my_slc|state_controller|Selector24~0_combout  & (\my_slc|ADDR_out[9]~18_combout )) # (!\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|Add1~36_combout )))))

	.dataa(\my_slc|state_controller|Selector24~0_combout ),
	.datab(\my_slc|state_controller|State.S_12~q ),
	.datac(\my_slc|ADDR_out[9]~18_combout ),
	.datad(\my_slc|Add1~36_combout ),
	.cin(gnd),
	.combout(\my_slc|Add1~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~38 .lut_mask = 16'h3120;
defparam \my_slc|Add1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y19_N18
cycloneive_lcell_comb \my_slc|Add1~39 (
// Equation(s):
// \my_slc|Add1~39_combout  = (\my_slc|Add1~38_combout ) # ((\my_slc|state_controller|State.S_12~q  & \my_slc|d0|data [9]))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_12~q ),
	.datac(\my_slc|d0|data [9]),
	.datad(\my_slc|Add1~38_combout ),
	.cin(gnd),
	.combout(\my_slc|Add1~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~39 .lut_mask = 16'hFFC0;
defparam \my_slc|Add1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y19_N19
dffeas \my_slc|PCR|out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|Add1~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\my_slc|PCR|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|PCR|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|PCR|out[9] .is_wysiwyg = "true";
defparam \my_slc|PCR|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N20
cycloneive_lcell_comb \my_slc|Add1~40 (
// Equation(s):
// \my_slc|Add1~40_combout  = (\my_slc|PCR|out [10] & (\my_slc|Add1~37  $ (GND))) # (!\my_slc|PCR|out [10] & (!\my_slc|Add1~37  & VCC))
// \my_slc|Add1~41  = CARRY((\my_slc|PCR|out [10] & !\my_slc|Add1~37 ))

	.dataa(gnd),
	.datab(\my_slc|PCR|out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|Add1~37 ),
	.combout(\my_slc|Add1~40_combout ),
	.cout(\my_slc|Add1~41 ));
// synopsys translate_off
defparam \my_slc|Add1~40 .lut_mask = 16'hC30C;
defparam \my_slc|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N12
cycloneive_lcell_comb \my_slc|Add1~42 (
// Equation(s):
// \my_slc|Add1~42_combout  = (!\my_slc|state_controller|State.S_12~q  & ((\my_slc|state_controller|Selector24~0_combout  & (\my_slc|ADDR_out[10]~20_combout )) # (!\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|Add1~40_combout )))))

	.dataa(\my_slc|state_controller|Selector24~0_combout ),
	.datab(\my_slc|state_controller|State.S_12~q ),
	.datac(\my_slc|ADDR_out[10]~20_combout ),
	.datad(\my_slc|Add1~40_combout ),
	.cin(gnd),
	.combout(\my_slc|Add1~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~42 .lut_mask = 16'h3120;
defparam \my_slc|Add1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N26
cycloneive_lcell_comb \my_slc|Add1~43 (
// Equation(s):
// \my_slc|Add1~43_combout  = (\my_slc|Add1~42_combout ) # ((\my_slc|state_controller|State.S_12~q  & \my_slc|d0|data [10]))

	.dataa(\my_slc|Add1~42_combout ),
	.datab(\my_slc|state_controller|State.S_12~q ),
	.datac(gnd),
	.datad(\my_slc|d0|data [10]),
	.cin(gnd),
	.combout(\my_slc|Add1~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~43 .lut_mask = 16'hEEAA;
defparam \my_slc|Add1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N27
dffeas \my_slc|PCR|out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|Add1~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\my_slc|PCR|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|PCR|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|PCR|out[10] .is_wysiwyg = "true";
defparam \my_slc|PCR|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N22
cycloneive_lcell_comb \my_slc|Add1~44 (
// Equation(s):
// \my_slc|Add1~44_combout  = (\my_slc|PCR|out [11] & (!\my_slc|Add1~41 )) # (!\my_slc|PCR|out [11] & ((\my_slc|Add1~41 ) # (GND)))
// \my_slc|Add1~45  = CARRY((!\my_slc|Add1~41 ) # (!\my_slc|PCR|out [11]))

	.dataa(\my_slc|PCR|out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|Add1~41 ),
	.combout(\my_slc|Add1~44_combout ),
	.cout(\my_slc|Add1~45 ));
// synopsys translate_off
defparam \my_slc|Add1~44 .lut_mask = 16'h5A5F;
defparam \my_slc|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y19_N12
cycloneive_lcell_comb \my_slc|ADDR1_out[11]~14 (
// Equation(s):
// \my_slc|ADDR1_out[11]~14_combout  = (\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|PCR|out [11]))) # (!\my_slc|state_controller|Selector24~0_combout  & (\my_slc|regf|Mux4~4_combout ))

	.dataa(\my_slc|regf|Mux4~4_combout ),
	.datab(\my_slc|PCR|out [11]),
	.datac(\my_slc|state_controller|Selector24~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|ADDR1_out[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|ADDR1_out[11]~14 .lut_mask = 16'hCACA;
defparam \my_slc|ADDR1_out[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N20
cycloneive_lcell_comb \my_slc|ADDR1_out[10]~13 (
// Equation(s):
// \my_slc|ADDR1_out[10]~13_combout  = (\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|PCR|out [10]))) # (!\my_slc|state_controller|Selector24~0_combout  & (\my_slc|regf|Mux5~4_combout ))

	.dataa(gnd),
	.datab(\my_slc|regf|Mux5~4_combout ),
	.datac(\my_slc|PCR|out [10]),
	.datad(\my_slc|state_controller|Selector24~0_combout ),
	.cin(gnd),
	.combout(\my_slc|ADDR1_out[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|ADDR1_out[10]~13 .lut_mask = 16'hF0CC;
defparam \my_slc|ADDR1_out[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N20
cycloneive_lcell_comb \my_slc|ADDR_out[10]~20 (
// Equation(s):
// \my_slc|ADDR_out[10]~20_combout  = ((\my_slc|Mux0~1_combout  $ (\my_slc|ADDR1_out[10]~13_combout  $ (!\my_slc|ADDR_out[9]~19 )))) # (GND)
// \my_slc|ADDR_out[10]~21  = CARRY((\my_slc|Mux0~1_combout  & ((\my_slc|ADDR1_out[10]~13_combout ) # (!\my_slc|ADDR_out[9]~19 ))) # (!\my_slc|Mux0~1_combout  & (\my_slc|ADDR1_out[10]~13_combout  & !\my_slc|ADDR_out[9]~19 )))

	.dataa(\my_slc|Mux0~1_combout ),
	.datab(\my_slc|ADDR1_out[10]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|ADDR_out[9]~19 ),
	.combout(\my_slc|ADDR_out[10]~20_combout ),
	.cout(\my_slc|ADDR_out[10]~21 ));
// synopsys translate_off
defparam \my_slc|ADDR_out[10]~20 .lut_mask = 16'h698E;
defparam \my_slc|ADDR_out[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N22
cycloneive_lcell_comb \my_slc|ADDR_out[11]~22 (
// Equation(s):
// \my_slc|ADDR_out[11]~22_combout  = (\my_slc|Mux0~1_combout  & ((\my_slc|ADDR1_out[11]~14_combout  & (\my_slc|ADDR_out[10]~21  & VCC)) # (!\my_slc|ADDR1_out[11]~14_combout  & (!\my_slc|ADDR_out[10]~21 )))) # (!\my_slc|Mux0~1_combout  & 
// ((\my_slc|ADDR1_out[11]~14_combout  & (!\my_slc|ADDR_out[10]~21 )) # (!\my_slc|ADDR1_out[11]~14_combout  & ((\my_slc|ADDR_out[10]~21 ) # (GND)))))
// \my_slc|ADDR_out[11]~23  = CARRY((\my_slc|Mux0~1_combout  & (!\my_slc|ADDR1_out[11]~14_combout  & !\my_slc|ADDR_out[10]~21 )) # (!\my_slc|Mux0~1_combout  & ((!\my_slc|ADDR_out[10]~21 ) # (!\my_slc|ADDR1_out[11]~14_combout ))))

	.dataa(\my_slc|Mux0~1_combout ),
	.datab(\my_slc|ADDR1_out[11]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|ADDR_out[10]~21 ),
	.combout(\my_slc|ADDR_out[11]~22_combout ),
	.cout(\my_slc|ADDR_out[11]~23 ));
// synopsys translate_off
defparam \my_slc|ADDR_out[11]~22 .lut_mask = 16'h9617;
defparam \my_slc|ADDR_out[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N6
cycloneive_lcell_comb \my_slc|Add1~46 (
// Equation(s):
// \my_slc|Add1~46_combout  = (!\my_slc|state_controller|State.S_12~q  & ((\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|ADDR_out[11]~22_combout ))) # (!\my_slc|state_controller|Selector24~0_combout  & (\my_slc|Add1~44_combout ))))

	.dataa(\my_slc|state_controller|Selector24~0_combout ),
	.datab(\my_slc|state_controller|State.S_12~q ),
	.datac(\my_slc|Add1~44_combout ),
	.datad(\my_slc|ADDR_out[11]~22_combout ),
	.cin(gnd),
	.combout(\my_slc|Add1~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~46 .lut_mask = 16'h3210;
defparam \my_slc|Add1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N4
cycloneive_lcell_comb \my_slc|Add1~47 (
// Equation(s):
// \my_slc|Add1~47_combout  = (\my_slc|Add1~46_combout ) # ((\my_slc|state_controller|State.S_12~q  & \my_slc|d0|data [11]))

	.dataa(\my_slc|Add1~46_combout ),
	.datab(\my_slc|state_controller|State.S_12~q ),
	.datac(gnd),
	.datad(\my_slc|d0|data [11]),
	.cin(gnd),
	.combout(\my_slc|Add1~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~47 .lut_mask = 16'hEEAA;
defparam \my_slc|Add1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y16_N5
dffeas \my_slc|PCR|out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|Add1~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\my_slc|PCR|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|PCR|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|PCR|out[11] .is_wysiwyg = "true";
defparam \my_slc|PCR|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N28
cycloneive_lcell_comb \my_slc|d0|data[11]~54 (
// Equation(s):
// \my_slc|d0|data[11]~54_combout  = (\my_slc|d0|data[12]~8_combout  & (((\my_slc|PCR|out [11]) # (!\my_slc|d0|data[12]~9_combout )))) # (!\my_slc|d0|data[12]~8_combout  & (\my_slc|MDRR|out [11] & ((\my_slc|d0|data[12]~9_combout ))))

	.dataa(\my_slc|d0|data[12]~8_combout ),
	.datab(\my_slc|MDRR|out [11]),
	.datac(\my_slc|PCR|out [11]),
	.datad(\my_slc|d0|data[12]~9_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[11]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[11]~54 .lut_mask = 16'hE4AA;
defparam \my_slc|d0|data[11]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N30
cycloneive_lcell_comb \my_slc|d0|data[11] (
// Equation(s):
// \my_slc|d0|data [11] = (\my_slc|d0|data[11]~54_combout  & ((\my_slc|d0|data[11]~53_combout ) # ((!\my_slc|d0|data[12]~67_combout )))) # (!\my_slc|d0|data[11]~54_combout  & (((\my_slc|d0|data[12]~67_combout  & \my_slc|ADDR_out[11]~22_combout ))))

	.dataa(\my_slc|d0|data[11]~53_combout ),
	.datab(\my_slc|d0|data[11]~54_combout ),
	.datac(\my_slc|d0|data[12]~67_combout ),
	.datad(\my_slc|ADDR_out[11]~22_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data [11]),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[11] .lut_mask = 16'hBC8C;
defparam \my_slc|d0|data[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N28
cycloneive_lcell_comb \my_slc|IRR|out~12 (
// Equation(s):
// \my_slc|IRR|out~12_combout  = (\Reset~input_o  & \my_slc|d0|data [11])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\my_slc|d0|data [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|IRR|out~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|IRR|out~12 .lut_mask = 16'hC0C0;
defparam \my_slc|IRR|out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y20_N29
dffeas \my_slc|IRR|out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|IRR|out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|IRR|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|IRR|out[11] .is_wysiwyg = "true";
defparam \my_slc|IRR|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N14
cycloneive_lcell_comb \my_slc|regf|SR1_in[2]~2 (
// Equation(s):
// \my_slc|regf|SR1_in[2]~2_combout  = (\my_slc|MARR|out[9]~0_combout  & ((\my_slc|state_controller|WideOr28~0_combout  & (\my_slc|IRR|out [8])) # (!\my_slc|state_controller|WideOr28~0_combout  & ((\my_slc|IRR|out [11]))))) # (!\my_slc|MARR|out[9]~0_combout  
// & (((\my_slc|IRR|out [8]))))

	.dataa(\my_slc|MARR|out[9]~0_combout ),
	.datab(\my_slc|state_controller|WideOr28~0_combout ),
	.datac(\my_slc|IRR|out [8]),
	.datad(\my_slc|IRR|out [11]),
	.cin(gnd),
	.combout(\my_slc|regf|SR1_in[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|SR1_in[2]~2 .lut_mask = 16'hF2D0;
defparam \my_slc|regf|SR1_in[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N27
dffeas \my_slc|regf|R5|out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R5|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R5|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R5|out[13] .is_wysiwyg = "true";
defparam \my_slc|regf|R5|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y21_N21
dffeas \my_slc|regf|R7|out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R7|out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R7|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R7|out[13] .is_wysiwyg = "true";
defparam \my_slc|regf|R7|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y22_N23
dffeas \my_slc|regf|R6|out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R6|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R6|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R6|out[13] .is_wysiwyg = "true";
defparam \my_slc|regf|R6|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y22_N15
dffeas \my_slc|regf|R4|out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R4|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R4|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R4|out[13] .is_wysiwyg = "true";
defparam \my_slc|regf|R4|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N22
cycloneive_lcell_comb \my_slc|regf|Mux2~0 (
// Equation(s):
// \my_slc|regf|Mux2~0_combout  = (\my_slc|regf|SR1_in[0]~0_combout  & (\my_slc|regf|SR1_in[1]~1_combout )) # (!\my_slc|regf|SR1_in[0]~0_combout  & ((\my_slc|regf|SR1_in[1]~1_combout  & (\my_slc|regf|R6|out [13])) # (!\my_slc|regf|SR1_in[1]~1_combout  & 
// ((\my_slc|regf|R4|out [13])))))

	.dataa(\my_slc|regf|SR1_in[0]~0_combout ),
	.datab(\my_slc|regf|SR1_in[1]~1_combout ),
	.datac(\my_slc|regf|R6|out [13]),
	.datad(\my_slc|regf|R4|out [13]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux2~0 .lut_mask = 16'hD9C8;
defparam \my_slc|regf|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N20
cycloneive_lcell_comb \my_slc|regf|Mux2~1 (
// Equation(s):
// \my_slc|regf|Mux2~1_combout  = (\my_slc|regf|SR1_in[0]~0_combout  & ((\my_slc|regf|Mux2~0_combout  & ((\my_slc|regf|R7|out [13]))) # (!\my_slc|regf|Mux2~0_combout  & (\my_slc|regf|R5|out [13])))) # (!\my_slc|regf|SR1_in[0]~0_combout  & 
// (((\my_slc|regf|Mux2~0_combout ))))

	.dataa(\my_slc|regf|R5|out [13]),
	.datab(\my_slc|regf|SR1_in[0]~0_combout ),
	.datac(\my_slc|regf|R7|out [13]),
	.datad(\my_slc|regf|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux2~1 .lut_mask = 16'hF388;
defparam \my_slc|regf|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y19_N1
dffeas \my_slc|regf|R2|out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R2|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R2|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R2|out[13] .is_wysiwyg = "true";
defparam \my_slc|regf|R2|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y19_N19
dffeas \my_slc|regf|R3|out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R3|out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R3|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R3|out[13] .is_wysiwyg = "true";
defparam \my_slc|regf|R3|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y18_N5
dffeas \my_slc|regf|R0|out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R0|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R0|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R0|out[13] .is_wysiwyg = "true";
defparam \my_slc|regf|R0|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y18_N27
dffeas \my_slc|regf|R1|out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R1|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R1|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R1|out[13] .is_wysiwyg = "true";
defparam \my_slc|regf|R1|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N26
cycloneive_lcell_comb \my_slc|regf|Mux2~2 (
// Equation(s):
// \my_slc|regf|Mux2~2_combout  = (\my_slc|regf|SR1_in[1]~1_combout  & (((\my_slc|regf|SR1_in[0]~0_combout )))) # (!\my_slc|regf|SR1_in[1]~1_combout  & ((\my_slc|regf|SR1_in[0]~0_combout  & ((\my_slc|regf|R1|out [13]))) # (!\my_slc|regf|SR1_in[0]~0_combout  
// & (\my_slc|regf|R0|out [13]))))

	.dataa(\my_slc|regf|SR1_in[1]~1_combout ),
	.datab(\my_slc|regf|R0|out [13]),
	.datac(\my_slc|regf|R1|out [13]),
	.datad(\my_slc|regf|SR1_in[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux2~2 .lut_mask = 16'hFA44;
defparam \my_slc|regf|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N18
cycloneive_lcell_comb \my_slc|regf|Mux2~3 (
// Equation(s):
// \my_slc|regf|Mux2~3_combout  = (\my_slc|regf|SR1_in[1]~1_combout  & ((\my_slc|regf|Mux2~2_combout  & ((\my_slc|regf|R3|out [13]))) # (!\my_slc|regf|Mux2~2_combout  & (\my_slc|regf|R2|out [13])))) # (!\my_slc|regf|SR1_in[1]~1_combout  & 
// (((\my_slc|regf|Mux2~2_combout ))))

	.dataa(\my_slc|regf|SR1_in[1]~1_combout ),
	.datab(\my_slc|regf|R2|out [13]),
	.datac(\my_slc|regf|R3|out [13]),
	.datad(\my_slc|regf|Mux2~2_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux2~3 .lut_mask = 16'hF588;
defparam \my_slc|regf|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N20
cycloneive_lcell_comb \my_slc|regf|Mux2~4 (
// Equation(s):
// \my_slc|regf|Mux2~4_combout  = (\my_slc|regf|SR1_in[2]~2_combout  & (\my_slc|regf|Mux2~1_combout )) # (!\my_slc|regf|SR1_in[2]~2_combout  & ((\my_slc|regf|Mux2~3_combout )))

	.dataa(\my_slc|regf|SR1_in[2]~2_combout ),
	.datab(gnd),
	.datac(\my_slc|regf|Mux2~1_combout ),
	.datad(\my_slc|regf|Mux2~3_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux2~4 .lut_mask = 16'hF5A0;
defparam \my_slc|regf|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y18_N21
dffeas \my_slc|regf|R3|out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R3|out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R3|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R3|out[12] .is_wysiwyg = "true";
defparam \my_slc|regf|R3|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y18_N25
dffeas \my_slc|regf|R2|out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R2|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R2|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R2|out[12] .is_wysiwyg = "true";
defparam \my_slc|regf|R2|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y18_N15
dffeas \my_slc|regf|R1|out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R1|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R1|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R1|out[12] .is_wysiwyg = "true";
defparam \my_slc|regf|R1|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y18_N25
dffeas \my_slc|regf|R0|out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R0|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R0|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R0|out[12] .is_wysiwyg = "true";
defparam \my_slc|regf|R0|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N18
cycloneive_lcell_comb \my_slc|regf|Mux3~2 (
// Equation(s):
// \my_slc|regf|Mux3~2_combout  = (\my_slc|regf|SR1_in[1]~1_combout  & (\my_slc|regf|SR1_in[0]~0_combout )) # (!\my_slc|regf|SR1_in[1]~1_combout  & ((\my_slc|regf|SR1_in[0]~0_combout  & (\my_slc|regf|R1|out [12])) # (!\my_slc|regf|SR1_in[0]~0_combout  & 
// ((\my_slc|regf|R0|out [12])))))

	.dataa(\my_slc|regf|SR1_in[1]~1_combout ),
	.datab(\my_slc|regf|SR1_in[0]~0_combout ),
	.datac(\my_slc|regf|R1|out [12]),
	.datad(\my_slc|regf|R0|out [12]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux3~2 .lut_mask = 16'hD9C8;
defparam \my_slc|regf|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N24
cycloneive_lcell_comb \my_slc|regf|Mux3~3 (
// Equation(s):
// \my_slc|regf|Mux3~3_combout  = (\my_slc|regf|SR1_in[1]~1_combout  & ((\my_slc|regf|Mux3~2_combout  & (\my_slc|regf|R3|out [12])) # (!\my_slc|regf|Mux3~2_combout  & ((\my_slc|regf|R2|out [12]))))) # (!\my_slc|regf|SR1_in[1]~1_combout  & 
// (((\my_slc|regf|Mux3~2_combout ))))

	.dataa(\my_slc|regf|SR1_in[1]~1_combout ),
	.datab(\my_slc|regf|R3|out [12]),
	.datac(\my_slc|regf|R2|out [12]),
	.datad(\my_slc|regf|Mux3~2_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux3~3 .lut_mask = 16'hDDA0;
defparam \my_slc|regf|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y22_N13
dffeas \my_slc|regf|R4|out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R4|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R4|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R4|out[12] .is_wysiwyg = "true";
defparam \my_slc|regf|R4|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y22_N3
dffeas \my_slc|regf|R6|out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R6|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R6|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R6|out[12] .is_wysiwyg = "true";
defparam \my_slc|regf|R6|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N2
cycloneive_lcell_comb \my_slc|regf|Mux3~0 (
// Equation(s):
// \my_slc|regf|Mux3~0_combout  = (\my_slc|regf|SR1_in[0]~0_combout  & (((\my_slc|regf|SR1_in[1]~1_combout )))) # (!\my_slc|regf|SR1_in[0]~0_combout  & ((\my_slc|regf|SR1_in[1]~1_combout  & ((\my_slc|regf|R6|out [12]))) # (!\my_slc|regf|SR1_in[1]~1_combout  
// & (\my_slc|regf|R4|out [12]))))

	.dataa(\my_slc|regf|SR1_in[0]~0_combout ),
	.datab(\my_slc|regf|R4|out [12]),
	.datac(\my_slc|regf|R6|out [12]),
	.datad(\my_slc|regf|SR1_in[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux3~0 .lut_mask = 16'hFA44;
defparam \my_slc|regf|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y20_N19
dffeas \my_slc|regf|R5|out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R5|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R5|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R5|out[12] .is_wysiwyg = "true";
defparam \my_slc|regf|R5|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y22_N21
dffeas \my_slc|regf|R7|out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R7|out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R7|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R7|out[12] .is_wysiwyg = "true";
defparam \my_slc|regf|R7|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N18
cycloneive_lcell_comb \my_slc|regf|Mux3~1 (
// Equation(s):
// \my_slc|regf|Mux3~1_combout  = (\my_slc|regf|Mux3~0_combout  & (((\my_slc|regf|R7|out [12])) # (!\my_slc|regf|SR1_in[0]~0_combout ))) # (!\my_slc|regf|Mux3~0_combout  & (\my_slc|regf|SR1_in[0]~0_combout  & (\my_slc|regf|R5|out [12])))

	.dataa(\my_slc|regf|Mux3~0_combout ),
	.datab(\my_slc|regf|SR1_in[0]~0_combout ),
	.datac(\my_slc|regf|R5|out [12]),
	.datad(\my_slc|regf|R7|out [12]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux3~1 .lut_mask = 16'hEA62;
defparam \my_slc|regf|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N4
cycloneive_lcell_comb \my_slc|regf|Mux3~4 (
// Equation(s):
// \my_slc|regf|Mux3~4_combout  = (\my_slc|regf|SR1_in[2]~2_combout  & ((\my_slc|regf|Mux3~1_combout ))) # (!\my_slc|regf|SR1_in[2]~2_combout  & (\my_slc|regf|Mux3~3_combout ))

	.dataa(\my_slc|regf|SR1_in[2]~2_combout ),
	.datab(\my_slc|regf|Mux3~3_combout ),
	.datac(gnd),
	.datad(\my_slc|regf|Mux3~1_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux3~4 .lut_mask = 16'hEE44;
defparam \my_slc|regf|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N26
cycloneive_lcell_comb \my_slc|ADDR1_out[12]~15 (
// Equation(s):
// \my_slc|ADDR1_out[12]~15_combout  = (\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|PCR|out [12]))) # (!\my_slc|state_controller|Selector24~0_combout  & (\my_slc|regf|Mux3~4_combout ))

	.dataa(\my_slc|state_controller|Selector24~0_combout ),
	.datab(gnd),
	.datac(\my_slc|regf|Mux3~4_combout ),
	.datad(\my_slc|PCR|out [12]),
	.cin(gnd),
	.combout(\my_slc|ADDR1_out[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|ADDR1_out[12]~15 .lut_mask = 16'hFA50;
defparam \my_slc|ADDR1_out[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N24
cycloneive_lcell_comb \my_slc|ADDR_out[12]~24 (
// Equation(s):
// \my_slc|ADDR_out[12]~24_combout  = ((\my_slc|Mux0~1_combout  $ (\my_slc|ADDR1_out[12]~15_combout  $ (!\my_slc|ADDR_out[11]~23 )))) # (GND)
// \my_slc|ADDR_out[12]~25  = CARRY((\my_slc|Mux0~1_combout  & ((\my_slc|ADDR1_out[12]~15_combout ) # (!\my_slc|ADDR_out[11]~23 ))) # (!\my_slc|Mux0~1_combout  & (\my_slc|ADDR1_out[12]~15_combout  & !\my_slc|ADDR_out[11]~23 )))

	.dataa(\my_slc|Mux0~1_combout ),
	.datab(\my_slc|ADDR1_out[12]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|ADDR_out[11]~23 ),
	.combout(\my_slc|ADDR_out[12]~24_combout ),
	.cout(\my_slc|ADDR_out[12]~25 ));
// synopsys translate_off
defparam \my_slc|ADDR_out[12]~24 .lut_mask = 16'h698E;
defparam \my_slc|ADDR_out[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N24
cycloneive_lcell_comb \my_slc|Add1~48 (
// Equation(s):
// \my_slc|Add1~48_combout  = (\my_slc|PCR|out [12] & (\my_slc|Add1~45  $ (GND))) # (!\my_slc|PCR|out [12] & (!\my_slc|Add1~45  & VCC))
// \my_slc|Add1~49  = CARRY((\my_slc|PCR|out [12] & !\my_slc|Add1~45 ))

	.dataa(gnd),
	.datab(\my_slc|PCR|out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|Add1~45 ),
	.combout(\my_slc|Add1~48_combout ),
	.cout(\my_slc|Add1~49 ));
// synopsys translate_off
defparam \my_slc|Add1~48 .lut_mask = 16'hC30C;
defparam \my_slc|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N4
cycloneive_lcell_comb \my_slc|Add1~50 (
// Equation(s):
// \my_slc|Add1~50_combout  = (!\my_slc|state_controller|State.S_12~q  & ((\my_slc|state_controller|Selector24~0_combout  & (\my_slc|ADDR_out[12]~24_combout )) # (!\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|Add1~48_combout )))))

	.dataa(\my_slc|state_controller|Selector24~0_combout ),
	.datab(\my_slc|ADDR_out[12]~24_combout ),
	.datac(\my_slc|state_controller|State.S_12~q ),
	.datad(\my_slc|Add1~48_combout ),
	.cin(gnd),
	.combout(\my_slc|Add1~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~50 .lut_mask = 16'h0D08;
defparam \my_slc|Add1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N24
cycloneive_lcell_comb \my_slc|Add1~51 (
// Equation(s):
// \my_slc|Add1~51_combout  = (\my_slc|Add1~50_combout ) # ((\my_slc|state_controller|State.S_12~q  & \my_slc|d0|data [12]))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_12~q ),
	.datac(\my_slc|Add1~50_combout ),
	.datad(\my_slc|d0|data [12]),
	.cin(gnd),
	.combout(\my_slc|Add1~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~51 .lut_mask = 16'hFCF0;
defparam \my_slc|Add1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y16_N25
dffeas \my_slc|PCR|out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|Add1~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\my_slc|PCR|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|PCR|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|PCR|out[12] .is_wysiwyg = "true";
defparam \my_slc|PCR|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N26
cycloneive_lcell_comb \my_slc|Add1~52 (
// Equation(s):
// \my_slc|Add1~52_combout  = (\my_slc|PCR|out [13] & (!\my_slc|Add1~49 )) # (!\my_slc|PCR|out [13] & ((\my_slc|Add1~49 ) # (GND)))
// \my_slc|Add1~53  = CARRY((!\my_slc|Add1~49 ) # (!\my_slc|PCR|out [13]))

	.dataa(gnd),
	.datab(\my_slc|PCR|out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|Add1~49 ),
	.combout(\my_slc|Add1~52_combout ),
	.cout(\my_slc|Add1~53 ));
// synopsys translate_off
defparam \my_slc|Add1~52 .lut_mask = 16'h3C3F;
defparam \my_slc|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N10
cycloneive_lcell_comb \my_slc|Add1~54 (
// Equation(s):
// \my_slc|Add1~54_combout  = (!\my_slc|state_controller|State.S_12~q  & ((\my_slc|state_controller|Selector24~0_combout  & (\my_slc|ADDR_out[13]~26_combout )) # (!\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|Add1~52_combout )))))

	.dataa(\my_slc|state_controller|Selector24~0_combout ),
	.datab(\my_slc|state_controller|State.S_12~q ),
	.datac(\my_slc|ADDR_out[13]~26_combout ),
	.datad(\my_slc|Add1~52_combout ),
	.cin(gnd),
	.combout(\my_slc|Add1~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~54 .lut_mask = 16'h3120;
defparam \my_slc|Add1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N2
cycloneive_lcell_comb \my_slc|Add1~55 (
// Equation(s):
// \my_slc|Add1~55_combout  = (\my_slc|Add1~54_combout ) # ((\my_slc|state_controller|State.S_12~q  & \my_slc|d0|data [13]))

	.dataa(\my_slc|Add1~54_combout ),
	.datab(\my_slc|state_controller|State.S_12~q ),
	.datac(\my_slc|d0|data [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|Add1~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~55 .lut_mask = 16'hEAEA;
defparam \my_slc|Add1~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y16_N3
dffeas \my_slc|PCR|out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|Add1~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\my_slc|PCR|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|PCR|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|PCR|out[13] .is_wysiwyg = "true";
defparam \my_slc|PCR|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N22
cycloneive_lcell_comb \my_slc|ADDR1_out[13]~16 (
// Equation(s):
// \my_slc|ADDR1_out[13]~16_combout  = (\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|PCR|out [13]))) # (!\my_slc|state_controller|Selector24~0_combout  & (\my_slc|regf|Mux2~4_combout ))

	.dataa(gnd),
	.datab(\my_slc|regf|Mux2~4_combout ),
	.datac(\my_slc|state_controller|Selector24~0_combout ),
	.datad(\my_slc|PCR|out [13]),
	.cin(gnd),
	.combout(\my_slc|ADDR1_out[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|ADDR1_out[13]~16 .lut_mask = 16'hFC0C;
defparam \my_slc|ADDR1_out[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N26
cycloneive_lcell_comb \my_slc|ADDR_out[13]~26 (
// Equation(s):
// \my_slc|ADDR_out[13]~26_combout  = (\my_slc|ADDR1_out[13]~16_combout  & ((\my_slc|Mux0~1_combout  & (\my_slc|ADDR_out[12]~25  & VCC)) # (!\my_slc|Mux0~1_combout  & (!\my_slc|ADDR_out[12]~25 )))) # (!\my_slc|ADDR1_out[13]~16_combout  & 
// ((\my_slc|Mux0~1_combout  & (!\my_slc|ADDR_out[12]~25 )) # (!\my_slc|Mux0~1_combout  & ((\my_slc|ADDR_out[12]~25 ) # (GND)))))
// \my_slc|ADDR_out[13]~27  = CARRY((\my_slc|ADDR1_out[13]~16_combout  & (!\my_slc|Mux0~1_combout  & !\my_slc|ADDR_out[12]~25 )) # (!\my_slc|ADDR1_out[13]~16_combout  & ((!\my_slc|ADDR_out[12]~25 ) # (!\my_slc|Mux0~1_combout ))))

	.dataa(\my_slc|ADDR1_out[13]~16_combout ),
	.datab(\my_slc|Mux0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|ADDR_out[12]~25 ),
	.combout(\my_slc|ADDR_out[13]~26_combout ),
	.cout(\my_slc|ADDR_out[13]~27 ));
// synopsys translate_off
defparam \my_slc|ADDR_out[13]~26 .lut_mask = 16'h9617;
defparam \my_slc|ADDR_out[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N4
cycloneive_lcell_comb \my_slc|SR2_muxo[13]~79 (
// Equation(s):
// \my_slc|SR2_muxo[13]~79_combout  = (\my_slc|IRR|out [0] & ((\my_slc|regf|R1|out [13]) # ((\my_slc|IRR|out [1])))) # (!\my_slc|IRR|out [0] & (((\my_slc|regf|R0|out [13] & !\my_slc|IRR|out [1]))))

	.dataa(\my_slc|regf|R1|out [13]),
	.datab(\my_slc|IRR|out [0]),
	.datac(\my_slc|regf|R0|out [13]),
	.datad(\my_slc|IRR|out [1]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[13]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[13]~79 .lut_mask = 16'hCCB8;
defparam \my_slc|SR2_muxo[13]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N0
cycloneive_lcell_comb \my_slc|SR2_muxo[13]~80 (
// Equation(s):
// \my_slc|SR2_muxo[13]~80_combout  = (\my_slc|SR2_muxo[13]~79_combout  & (((\my_slc|regf|R3|out [13])) # (!\my_slc|IRR|out [1]))) # (!\my_slc|SR2_muxo[13]~79_combout  & (\my_slc|IRR|out [1] & (\my_slc|regf|R2|out [13])))

	.dataa(\my_slc|SR2_muxo[13]~79_combout ),
	.datab(\my_slc|IRR|out [1]),
	.datac(\my_slc|regf|R2|out [13]),
	.datad(\my_slc|regf|R3|out [13]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[13]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[13]~80 .lut_mask = 16'hEA62;
defparam \my_slc|SR2_muxo[13]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N14
cycloneive_lcell_comb \my_slc|SR2_muxo[13]~77 (
// Equation(s):
// \my_slc|SR2_muxo[13]~77_combout  = (\my_slc|IRR|out [1] & ((\my_slc|regf|R6|out [13]) # ((\my_slc|IRR|out [0])))) # (!\my_slc|IRR|out [1] & (((\my_slc|regf|R4|out [13] & !\my_slc|IRR|out [0]))))

	.dataa(\my_slc|IRR|out [1]),
	.datab(\my_slc|regf|R6|out [13]),
	.datac(\my_slc|regf|R4|out [13]),
	.datad(\my_slc|IRR|out [0]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[13]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[13]~77 .lut_mask = 16'hAAD8;
defparam \my_slc|SR2_muxo[13]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N26
cycloneive_lcell_comb \my_slc|SR2_muxo[13]~78 (
// Equation(s):
// \my_slc|SR2_muxo[13]~78_combout  = (\my_slc|IRR|out [0] & ((\my_slc|SR2_muxo[13]~77_combout  & ((\my_slc|regf|R7|out [13]))) # (!\my_slc|SR2_muxo[13]~77_combout  & (\my_slc|regf|R5|out [13])))) # (!\my_slc|IRR|out [0] & (\my_slc|SR2_muxo[13]~77_combout ))

	.dataa(\my_slc|IRR|out [0]),
	.datab(\my_slc|SR2_muxo[13]~77_combout ),
	.datac(\my_slc|regf|R5|out [13]),
	.datad(\my_slc|regf|R7|out [13]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[13]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[13]~78 .lut_mask = 16'hEC64;
defparam \my_slc|SR2_muxo[13]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N24
cycloneive_lcell_comb \my_slc|SR2_muxo[13]~81 (
// Equation(s):
// \my_slc|SR2_muxo[13]~81_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|IRR|out [2] & ((\my_slc|SR2_muxo[13]~78_combout ))) # (!\my_slc|IRR|out [2] & (\my_slc|SR2_muxo[13]~80_combout ))))

	.dataa(\my_slc|SR2_muxo[13]~80_combout ),
	.datab(\my_slc|SR2_muxo[13]~78_combout ),
	.datac(\my_slc|state_controller|SR2MUX~0_combout ),
	.datad(\my_slc|IRR|out [2]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[13]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[13]~81 .lut_mask = 16'h0C0A;
defparam \my_slc|SR2_muxo[13]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N2
cycloneive_lcell_comb \my_slc|SR2_muxo[13]~82 (
// Equation(s):
// \my_slc|SR2_muxo[13]~82_combout  = (\my_slc|SR2_muxo[13]~81_combout ) # ((\my_slc|state_controller|SR2MUX~0_combout  & \my_slc|IRR|out [4]))

	.dataa(gnd),
	.datab(\my_slc|SR2_muxo[13]~81_combout ),
	.datac(\my_slc|state_controller|SR2MUX~0_combout ),
	.datad(\my_slc|IRR|out [4]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[13]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[13]~82 .lut_mask = 16'hFCCC;
defparam \my_slc|SR2_muxo[13]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N12
cycloneive_lcell_comb \my_slc|d0|data[13]~58 (
// Equation(s):
// \my_slc|d0|data[13]~58_combout  = (\my_slc|state_controller|WideOr25~combout  & (\my_slc|regf|Mux2~4_combout  & ((\my_slc|SR2_muxo[13]~82_combout ) # (!\my_slc|state_controller|WideOr24~0_combout )))) # (!\my_slc|state_controller|WideOr25~combout  & 
// (((!\my_slc|state_controller|WideOr24~0_combout  & !\my_slc|regf|Mux2~4_combout ))))

	.dataa(\my_slc|state_controller|WideOr25~combout ),
	.datab(\my_slc|SR2_muxo[13]~82_combout ),
	.datac(\my_slc|state_controller|WideOr24~0_combout ),
	.datad(\my_slc|regf|Mux2~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[13]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[13]~58 .lut_mask = 16'h8A05;
defparam \my_slc|d0|data[13]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N24
cycloneive_lcell_comb \my_slc|alu|Add0~24 (
// Equation(s):
// \my_slc|alu|Add0~24_combout  = ((\my_slc|regf|Mux3~4_combout  $ (\my_slc|SR2_muxo[12]~76_combout  $ (!\my_slc|alu|Add0~23 )))) # (GND)
// \my_slc|alu|Add0~25  = CARRY((\my_slc|regf|Mux3~4_combout  & ((\my_slc|SR2_muxo[12]~76_combout ) # (!\my_slc|alu|Add0~23 ))) # (!\my_slc|regf|Mux3~4_combout  & (\my_slc|SR2_muxo[12]~76_combout  & !\my_slc|alu|Add0~23 )))

	.dataa(\my_slc|regf|Mux3~4_combout ),
	.datab(\my_slc|SR2_muxo[12]~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|alu|Add0~23 ),
	.combout(\my_slc|alu|Add0~24_combout ),
	.cout(\my_slc|alu|Add0~25 ));
// synopsys translate_off
defparam \my_slc|alu|Add0~24 .lut_mask = 16'h698E;
defparam \my_slc|alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N26
cycloneive_lcell_comb \my_slc|alu|Add0~26 (
// Equation(s):
// \my_slc|alu|Add0~26_combout  = (\my_slc|SR2_muxo[13]~82_combout  & ((\my_slc|regf|Mux2~4_combout  & (\my_slc|alu|Add0~25  & VCC)) # (!\my_slc|regf|Mux2~4_combout  & (!\my_slc|alu|Add0~25 )))) # (!\my_slc|SR2_muxo[13]~82_combout  & 
// ((\my_slc|regf|Mux2~4_combout  & (!\my_slc|alu|Add0~25 )) # (!\my_slc|regf|Mux2~4_combout  & ((\my_slc|alu|Add0~25 ) # (GND)))))
// \my_slc|alu|Add0~27  = CARRY((\my_slc|SR2_muxo[13]~82_combout  & (!\my_slc|regf|Mux2~4_combout  & !\my_slc|alu|Add0~25 )) # (!\my_slc|SR2_muxo[13]~82_combout  & ((!\my_slc|alu|Add0~25 ) # (!\my_slc|regf|Mux2~4_combout ))))

	.dataa(\my_slc|SR2_muxo[13]~82_combout ),
	.datab(\my_slc|regf|Mux2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|alu|Add0~25 ),
	.combout(\my_slc|alu|Add0~26_combout ),
	.cout(\my_slc|alu|Add0~27 ));
// synopsys translate_off
defparam \my_slc|alu|Add0~26 .lut_mask = 16'h9617;
defparam \my_slc|alu|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N30
cycloneive_lcell_comb \my_slc|d0|data[13]~59 (
// Equation(s):
// \my_slc|d0|data[13]~59_combout  = (\my_slc|d0|data[13]~58_combout ) # ((\my_slc|d0|data[0]~13_combout  & \my_slc|alu|Add0~26_combout ))

	.dataa(\my_slc|d0|data[13]~58_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|data[0]~13_combout ),
	.datad(\my_slc|alu|Add0~26_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[13]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[13]~59 .lut_mask = 16'hFAAA;
defparam \my_slc|d0|data[13]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \S[13]~input (
	.i(S[13]),
	.ibar(gnd),
	.o(\S[13]~input_o ));
// synopsys translate_off
defparam \S[13]~input .bus_hold = "false";
defparam \S[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \Data[13]~input (
	.i(Data[13]),
	.ibar(gnd),
	.o(\Data[13]~input_o ));
// synopsys translate_off
defparam \Data[13]~input .bus_hold = "false";
defparam \Data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y16_N23
dffeas \my_slc|tr0|Data_read_buffer[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[13] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N22
cycloneive_lcell_comb \my_slc|MDRR|out~32 (
// Equation(s):
// \my_slc|MDRR|out~32_combout  = (\my_slc|MDRR|out~39_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[13]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [13])))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\S[13]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [13]),
	.datad(\my_slc|MDRR|out~39_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~32 .lut_mask = 16'hD800;
defparam \my_slc|MDRR|out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N6
cycloneive_lcell_comb \my_slc|MDRR|out~33 (
// Equation(s):
// \my_slc|MDRR|out~33_combout  = (\my_slc|MDRR|out~32_combout ) # ((!\my_slc|state_controller|WideOr21~combout  & (\my_slc|d0|data [13] & \Reset~input_o )))

	.dataa(\my_slc|state_controller|WideOr21~combout ),
	.datab(\my_slc|d0|data [13]),
	.datac(\my_slc|MDRR|out~32_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~33 .lut_mask = 16'hF4F0;
defparam \my_slc|MDRR|out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y16_N7
dffeas \my_slc|MDRR|out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MDRR|out~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MDRR|out[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MDRR|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MDRR|out[13] .is_wysiwyg = "true";
defparam \my_slc|MDRR|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N22
cycloneive_lcell_comb \my_slc|d0|data[13]~60 (
// Equation(s):
// \my_slc|d0|data[13]~60_combout  = (\my_slc|d0|data[12]~8_combout  & ((\my_slc|PCR|out [13]) # ((!\my_slc|d0|data[12]~9_combout )))) # (!\my_slc|d0|data[12]~8_combout  & (((\my_slc|d0|data[12]~9_combout  & \my_slc|MDRR|out [13]))))

	.dataa(\my_slc|d0|data[12]~8_combout ),
	.datab(\my_slc|PCR|out [13]),
	.datac(\my_slc|d0|data[12]~9_combout ),
	.datad(\my_slc|MDRR|out [13]),
	.cin(gnd),
	.combout(\my_slc|d0|data[13]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[13]~60 .lut_mask = 16'hDA8A;
defparam \my_slc|d0|data[13]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N18
cycloneive_lcell_comb \my_slc|d0|data[13] (
// Equation(s):
// \my_slc|d0|data [13] = (\my_slc|d0|data[12]~67_combout  & ((\my_slc|d0|data[13]~60_combout  & ((\my_slc|d0|data[13]~59_combout ))) # (!\my_slc|d0|data[13]~60_combout  & (\my_slc|ADDR_out[13]~26_combout )))) # (!\my_slc|d0|data[12]~67_combout  & 
// (((\my_slc|d0|data[13]~60_combout ))))

	.dataa(\my_slc|ADDR_out[13]~26_combout ),
	.datab(\my_slc|d0|data[13]~59_combout ),
	.datac(\my_slc|d0|data[12]~67_combout ),
	.datad(\my_slc|d0|data[13]~60_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data [13]),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[13] .lut_mask = 16'hCFA0;
defparam \my_slc|d0|data[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N20
cycloneive_lcell_comb \my_slc|MARR|out~4 (
// Equation(s):
// \my_slc|MARR|out~4_combout  = (\my_slc|d0|data [13] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|data [13]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|MARR|out~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MARR|out~4 .lut_mask = 16'hF000;
defparam \my_slc|MARR|out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N21
dffeas \my_slc|IRR|out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MARR|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|IRR|out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|IRR|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|IRR|out[13] .is_wysiwyg = "true";
defparam \my_slc|IRR|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N22
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~6 (
// Equation(s):
// \my_slc|state_controller|Decoder0~6_combout  = (\my_slc|IRR|out [15] & (!\my_slc|IRR|out [14] & (\my_slc|IRR|out [12] & !\my_slc|IRR|out [13])))

	.dataa(\my_slc|IRR|out [15]),
	.datab(\my_slc|IRR|out [14]),
	.datac(\my_slc|IRR|out [12]),
	.datad(\my_slc|IRR|out [13]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~6 .lut_mask = 16'h0020;
defparam \my_slc|state_controller|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N10
cycloneive_lcell_comb \my_slc|state_controller|State~43 (
// Equation(s):
// \my_slc|state_controller|State~43_combout  = (\my_slc|state_controller|State.S_32~q  & (\my_slc|state_controller|Decoder0~6_combout  & \Reset~input_o ))

	.dataa(\my_slc|state_controller|State.S_32~q ),
	.datab(\my_slc|state_controller|Decoder0~6_combout ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~43 .lut_mask = 16'h8080;
defparam \my_slc|state_controller|State~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N11
dffeas \my_slc|state_controller|State.S_09 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_09~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_09 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_09 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N4
cycloneive_lcell_comb \my_slc|state_controller|WideOr28~0 (
// Equation(s):
// \my_slc|state_controller|WideOr28~0_combout  = (\my_slc|state_controller|State.S_09~q ) # ((\my_slc|state_controller|State.S_05~q ) # ((\my_slc|state_controller|State.S_12~q ) # (\my_slc|state_controller|State.S_01_1~q )))

	.dataa(\my_slc|state_controller|State.S_09~q ),
	.datab(\my_slc|state_controller|State.S_05~q ),
	.datac(\my_slc|state_controller|State.S_12~q ),
	.datad(\my_slc|state_controller|State.S_01_1~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr28~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr28~0 .lut_mask = 16'hFFFE;
defparam \my_slc|state_controller|WideOr28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N22
cycloneive_lcell_comb \my_slc|regf|SR1_in[0]~0 (
// Equation(s):
// \my_slc|regf|SR1_in[0]~0_combout  = (\my_slc|state_controller|WideOr28~0_combout  & (((\my_slc|IRR|out [6])))) # (!\my_slc|state_controller|WideOr28~0_combout  & ((\my_slc|MARR|out[9]~0_combout  & (\my_slc|IRR|out [9])) # (!\my_slc|MARR|out[9]~0_combout  
// & ((\my_slc|IRR|out [6])))))

	.dataa(\my_slc|IRR|out [9]),
	.datab(\my_slc|state_controller|WideOr28~0_combout ),
	.datac(\my_slc|MARR|out[9]~0_combout ),
	.datad(\my_slc|IRR|out [6]),
	.cin(gnd),
	.combout(\my_slc|regf|SR1_in[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|SR1_in[0]~0 .lut_mask = 16'hEF20;
defparam \my_slc|regf|SR1_in[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N18
cycloneive_lcell_comb \my_slc|regf|Mux6~0 (
// Equation(s):
// \my_slc|regf|Mux6~0_combout  = (\my_slc|regf|SR1_in[1]~1_combout  & ((\my_slc|regf|R6|out [9]) # ((\my_slc|regf|SR1_in[0]~0_combout )))) # (!\my_slc|regf|SR1_in[1]~1_combout  & (((!\my_slc|regf|SR1_in[0]~0_combout  & \my_slc|regf|R4|out [9]))))

	.dataa(\my_slc|regf|SR1_in[1]~1_combout ),
	.datab(\my_slc|regf|R6|out [9]),
	.datac(\my_slc|regf|SR1_in[0]~0_combout ),
	.datad(\my_slc|regf|R4|out [9]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux6~0 .lut_mask = 16'hADA8;
defparam \my_slc|regf|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N28
cycloneive_lcell_comb \my_slc|regf|Mux6~1 (
// Equation(s):
// \my_slc|regf|Mux6~1_combout  = (\my_slc|regf|SR1_in[0]~0_combout  & ((\my_slc|regf|Mux6~0_combout  & ((\my_slc|regf|R7|out [9]))) # (!\my_slc|regf|Mux6~0_combout  & (\my_slc|regf|R5|out [9])))) # (!\my_slc|regf|SR1_in[0]~0_combout  & 
// (((\my_slc|regf|Mux6~0_combout ))))

	.dataa(\my_slc|regf|SR1_in[0]~0_combout ),
	.datab(\my_slc|regf|R5|out [9]),
	.datac(\my_slc|regf|R7|out [9]),
	.datad(\my_slc|regf|Mux6~0_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux6~1 .lut_mask = 16'hF588;
defparam \my_slc|regf|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N0
cycloneive_lcell_comb \my_slc|regf|Mux6~2 (
// Equation(s):
// \my_slc|regf|Mux6~2_combout  = (\my_slc|regf|SR1_in[0]~0_combout  & (((\my_slc|regf|R1|out [9]) # (\my_slc|regf|SR1_in[1]~1_combout )))) # (!\my_slc|regf|SR1_in[0]~0_combout  & (\my_slc|regf|R0|out [9] & ((!\my_slc|regf|SR1_in[1]~1_combout ))))

	.dataa(\my_slc|regf|R0|out [9]),
	.datab(\my_slc|regf|SR1_in[0]~0_combout ),
	.datac(\my_slc|regf|R1|out [9]),
	.datad(\my_slc|regf|SR1_in[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux6~2 .lut_mask = 16'hCCE2;
defparam \my_slc|regf|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N20
cycloneive_lcell_comb \my_slc|regf|Mux6~3 (
// Equation(s):
// \my_slc|regf|Mux6~3_combout  = (\my_slc|regf|Mux6~2_combout  & ((\my_slc|regf|R3|out [9]) # ((!\my_slc|regf|SR1_in[1]~1_combout )))) # (!\my_slc|regf|Mux6~2_combout  & (((\my_slc|regf|R2|out [9] & \my_slc|regf|SR1_in[1]~1_combout ))))

	.dataa(\my_slc|regf|R3|out [9]),
	.datab(\my_slc|regf|R2|out [9]),
	.datac(\my_slc|regf|Mux6~2_combout ),
	.datad(\my_slc|regf|SR1_in[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux6~3 .lut_mask = 16'hACF0;
defparam \my_slc|regf|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N10
cycloneive_lcell_comb \my_slc|regf|Mux6~4 (
// Equation(s):
// \my_slc|regf|Mux6~4_combout  = (\my_slc|regf|SR1_in[2]~2_combout  & (\my_slc|regf|Mux6~1_combout )) # (!\my_slc|regf|SR1_in[2]~2_combout  & ((\my_slc|regf|Mux6~3_combout )))

	.dataa(\my_slc|regf|Mux6~1_combout ),
	.datab(gnd),
	.datac(\my_slc|regf|SR1_in[2]~2_combout ),
	.datad(\my_slc|regf|Mux6~3_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux6~4 .lut_mask = 16'hAFA0;
defparam \my_slc|regf|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N8
cycloneive_lcell_comb \my_slc|d0|data[9]~44 (
// Equation(s):
// \my_slc|d0|data[9]~44_combout  = ((\my_slc|SR2_muxo[9]~57_combout ) # ((\my_slc|IRR|out [4] & \my_slc|state_controller|SR2MUX~0_combout ))) # (!\my_slc|state_controller|WideOr24~0_combout )

	.dataa(\my_slc|state_controller|WideOr24~0_combout ),
	.datab(\my_slc|IRR|out [4]),
	.datac(\my_slc|SR2_muxo[9]~57_combout ),
	.datad(\my_slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[9]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[9]~44 .lut_mask = 16'hFDF5;
defparam \my_slc|d0|data[9]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N30
cycloneive_lcell_comb \my_slc|d0|data[9]~43 (
// Equation(s):
// \my_slc|d0|data[9]~43_combout  = (!\my_slc|state_controller|WideOr25~combout  & ((\my_slc|state_controller|WideOr24~0_combout  & (\my_slc|alu|Add0~18_combout )) # (!\my_slc|state_controller|WideOr24~0_combout  & ((!\my_slc|regf|Mux6~4_combout )))))

	.dataa(\my_slc|state_controller|WideOr24~0_combout ),
	.datab(\my_slc|state_controller|WideOr25~combout ),
	.datac(\my_slc|alu|Add0~18_combout ),
	.datad(\my_slc|regf|Mux6~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[9]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[9]~43 .lut_mask = 16'h2031;
defparam \my_slc|d0|data[9]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N18
cycloneive_lcell_comb \my_slc|d0|data[9]~45 (
// Equation(s):
// \my_slc|d0|data[9]~45_combout  = (\my_slc|d0|data[9]~43_combout ) # ((\my_slc|regf|Mux6~4_combout  & (\my_slc|d0|data[9]~44_combout  & \my_slc|state_controller|WideOr25~combout )))

	.dataa(\my_slc|regf|Mux6~4_combout ),
	.datab(\my_slc|d0|data[9]~44_combout ),
	.datac(\my_slc|d0|data[9]~43_combout ),
	.datad(\my_slc|state_controller|WideOr25~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[9]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[9]~45 .lut_mask = 16'hF8F0;
defparam \my_slc|d0|data[9]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \S[9]~input (
	.i(S[9]),
	.ibar(gnd),
	.o(\S[9]~input_o ));
// synopsys translate_off
defparam \S[9]~input .bus_hold = "false";
defparam \S[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \Data[9]~input (
	.i(Data[9]),
	.ibar(gnd),
	.o(\Data[9]~input_o ));
// synopsys translate_off
defparam \Data[9]~input .bus_hold = "false";
defparam \Data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y16_N27
dffeas \my_slc|tr0|Data_read_buffer[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[9] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N26
cycloneive_lcell_comb \my_slc|MDRR|out~24 (
// Equation(s):
// \my_slc|MDRR|out~24_combout  = (\my_slc|MDRR|out~39_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[9]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [9])))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\S[9]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [9]),
	.datad(\my_slc|MDRR|out~39_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~24 .lut_mask = 16'hD800;
defparam \my_slc|MDRR|out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N26
cycloneive_lcell_comb \my_slc|MDRR|out~25 (
// Equation(s):
// \my_slc|MDRR|out~25_combout  = (\my_slc|MDRR|out~24_combout ) # ((!\my_slc|state_controller|WideOr21~combout  & (\my_slc|d0|data [9] & \Reset~input_o )))

	.dataa(\my_slc|state_controller|WideOr21~combout ),
	.datab(\my_slc|MDRR|out~24_combout ),
	.datac(\my_slc|d0|data [9]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~25 .lut_mask = 16'hDCCC;
defparam \my_slc|MDRR|out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y18_N27
dffeas \my_slc|MDRR|out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MDRR|out~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MDRR|out[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MDRR|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MDRR|out[9] .is_wysiwyg = "true";
defparam \my_slc|MDRR|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N4
cycloneive_lcell_comb \my_slc|d0|data[9]~46 (
// Equation(s):
// \my_slc|d0|data[9]~46_combout  = (\my_slc|d0|data[12]~9_combout  & ((\my_slc|d0|data[12]~8_combout  & ((\my_slc|PCR|out [9]))) # (!\my_slc|d0|data[12]~8_combout  & (\my_slc|MDRR|out [9])))) # (!\my_slc|d0|data[12]~9_combout  & 
// (\my_slc|d0|data[12]~8_combout ))

	.dataa(\my_slc|d0|data[12]~9_combout ),
	.datab(\my_slc|d0|data[12]~8_combout ),
	.datac(\my_slc|MDRR|out [9]),
	.datad(\my_slc|PCR|out [9]),
	.cin(gnd),
	.combout(\my_slc|d0|data[9]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[9]~46 .lut_mask = 16'hEC64;
defparam \my_slc|d0|data[9]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N22
cycloneive_lcell_comb \my_slc|d0|data[9] (
// Equation(s):
// \my_slc|d0|data [9] = (\my_slc|d0|data[9]~46_combout  & ((\my_slc|d0|data[9]~45_combout ) # ((!\my_slc|d0|data[12]~67_combout )))) # (!\my_slc|d0|data[9]~46_combout  & (((\my_slc|d0|data[12]~67_combout  & \my_slc|ADDR_out[9]~18_combout ))))

	.dataa(\my_slc|d0|data[9]~45_combout ),
	.datab(\my_slc|d0|data[9]~46_combout ),
	.datac(\my_slc|d0|data[12]~67_combout ),
	.datad(\my_slc|ADDR_out[9]~18_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data [9]),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[9] .lut_mask = 16'hBC8C;
defparam \my_slc|d0|data[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N20
cycloneive_lcell_comb \my_slc|IRR|out~10 (
// Equation(s):
// \my_slc|IRR|out~10_combout  = (\my_slc|d0|data [9] & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|d0|data [9]),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|IRR|out~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|IRR|out~10 .lut_mask = 16'hC0C0;
defparam \my_slc|IRR|out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N9
dffeas \my_slc|IRR|out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|IRR|out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|IRR|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|IRR|out[9] .is_wysiwyg = "true";
defparam \my_slc|IRR|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N22
cycloneive_lcell_comb \my_slc|regf|DR_in[0]~0 (
// Equation(s):
// \my_slc|regf|DR_in[0]~0_combout  = (\my_slc|IRR|out [9]) # ((!\my_slc|state_controller|State.S_06_4~q  & \my_slc|state_controller|WideOr29~0_combout ))

	.dataa(\my_slc|IRR|out [9]),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_06_4~q ),
	.datad(\my_slc|state_controller|WideOr29~0_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|DR_in[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|DR_in[0]~0 .lut_mask = 16'hAFAA;
defparam \my_slc|regf|DR_in[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N6
cycloneive_lcell_comb \my_slc|regf|Decoder7~6 (
// Equation(s):
// \my_slc|regf|Decoder7~6_combout  = (!\my_slc|regf|DR_in[1]~1_combout  & (!\my_slc|regf|DR_in[0]~0_combout  & (\my_slc|state_controller|WideOr27~combout  & !\my_slc|regf|DR_in[2]~2_combout )))

	.dataa(\my_slc|regf|DR_in[1]~1_combout ),
	.datab(\my_slc|regf|DR_in[0]~0_combout ),
	.datac(\my_slc|state_controller|WideOr27~combout ),
	.datad(\my_slc|regf|DR_in[2]~2_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Decoder7~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Decoder7~6 .lut_mask = 16'h0010;
defparam \my_slc|regf|Decoder7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N0
cycloneive_lcell_comb \my_slc|regf|R0|out[4]~0 (
// Equation(s):
// \my_slc|regf|R0|out[4]~0_combout  = (\my_slc|regf|Decoder7~6_combout ) # (!\Reset~input_o )

	.dataa(\my_slc|regf|Decoder7~6_combout ),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|regf|R0|out[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|R0|out[4]~0 .lut_mask = 16'hAFAF;
defparam \my_slc|regf|R0|out[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y19_N11
dffeas \my_slc|regf|R0|out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R0|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R0|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R0|out[1] .is_wysiwyg = "true";
defparam \my_slc|regf|R0|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N4
cycloneive_lcell_comb \my_slc|regf|Mux14~2 (
// Equation(s):
// \my_slc|regf|Mux14~2_combout  = (\my_slc|regf|SR1_in[1]~1_combout  & (((\my_slc|regf|R3|out [1]) # (!\my_slc|regf|SR1_in[0]~0_combout )))) # (!\my_slc|regf|SR1_in[1]~1_combout  & (\my_slc|regf|R1|out [1] & ((\my_slc|regf|SR1_in[0]~0_combout ))))

	.dataa(\my_slc|regf|SR1_in[1]~1_combout ),
	.datab(\my_slc|regf|R1|out [1]),
	.datac(\my_slc|regf|R3|out [1]),
	.datad(\my_slc|regf|SR1_in[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux14~2 .lut_mask = 16'hE4AA;
defparam \my_slc|regf|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N22
cycloneive_lcell_comb \my_slc|regf|Mux14~3 (
// Equation(s):
// \my_slc|regf|Mux14~3_combout  = (\my_slc|regf|Mux14~2_combout  & (((\my_slc|regf|R2|out [1]) # (\my_slc|regf|SR1_in[0]~0_combout )))) # (!\my_slc|regf|Mux14~2_combout  & (\my_slc|regf|R0|out [1] & ((!\my_slc|regf|SR1_in[0]~0_combout ))))

	.dataa(\my_slc|regf|R0|out [1]),
	.datab(\my_slc|regf|R2|out [1]),
	.datac(\my_slc|regf|Mux14~2_combout ),
	.datad(\my_slc|regf|SR1_in[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux14~3 .lut_mask = 16'hF0CA;
defparam \my_slc|regf|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N10
cycloneive_lcell_comb \my_slc|ADDR1_out[1]~2 (
// Equation(s):
// \my_slc|ADDR1_out[1]~2_combout  = (\my_slc|state_controller|Selector24~0_combout  & (\my_slc|PCR|out [1])) # (!\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|regf|SR1_in[2]~2_combout )))

	.dataa(\my_slc|PCR|out [1]),
	.datab(\my_slc|state_controller|Selector24~0_combout ),
	.datac(gnd),
	.datad(\my_slc|regf|SR1_in[2]~2_combout ),
	.cin(gnd),
	.combout(\my_slc|ADDR1_out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|ADDR1_out[1]~2 .lut_mask = 16'hBB88;
defparam \my_slc|ADDR1_out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N0
cycloneive_lcell_comb \my_slc|ADDR1_out[1]~3 (
// Equation(s):
// \my_slc|ADDR1_out[1]~3_combout  = (\my_slc|state_controller|Selector24~0_combout  & (((\my_slc|ADDR1_out[1]~2_combout )))) # (!\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|ADDR1_out[1]~2_combout  & ((\my_slc|regf|Mux14~1_combout ))) # 
// (!\my_slc|ADDR1_out[1]~2_combout  & (\my_slc|regf|Mux14~3_combout ))))

	.dataa(\my_slc|regf|Mux14~3_combout ),
	.datab(\my_slc|state_controller|Selector24~0_combout ),
	.datac(\my_slc|regf|Mux14~1_combout ),
	.datad(\my_slc|ADDR1_out[1]~2_combout ),
	.cin(gnd),
	.combout(\my_slc|ADDR1_out[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|ADDR1_out[1]~3 .lut_mask = 16'hFC22;
defparam \my_slc|ADDR1_out[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N30
cycloneive_lcell_comb \my_slc|d0|data[1]~12 (
// Equation(s):
// \my_slc|d0|data[1]~12_combout  = (!\my_slc|state_controller|State.S_05~q  & (!\my_slc|regf|Mux14~4_combout  & (\my_slc|state_controller|State.S_09~q  & \my_slc|state_controller|WideOr25~0_combout )))

	.dataa(\my_slc|state_controller|State.S_05~q ),
	.datab(\my_slc|regf|Mux14~4_combout ),
	.datac(\my_slc|state_controller|State.S_09~q ),
	.datad(\my_slc|state_controller|WideOr25~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[1]~12 .lut_mask = 16'h1000;
defparam \my_slc|d0|data[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N28
cycloneive_lcell_comb \my_slc|d0|data[1]~11 (
// Equation(s):
// \my_slc|d0|data[1]~11_combout  = (\my_slc|state_controller|WideOr25~combout  & (\my_slc|regf|Mux14~4_combout  & ((\my_slc|SR2_muxo[1]~11_combout ) # (!\my_slc|state_controller|WideOr24~0_combout ))))

	.dataa(\my_slc|state_controller|WideOr24~0_combout ),
	.datab(\my_slc|state_controller|WideOr25~combout ),
	.datac(\my_slc|SR2_muxo[1]~11_combout ),
	.datad(\my_slc|regf|Mux14~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[1]~11 .lut_mask = 16'hC400;
defparam \my_slc|d0|data[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N24
cycloneive_lcell_comb \my_slc|d0|data[1]~14 (
// Equation(s):
// \my_slc|d0|data[1]~14_combout  = (\my_slc|d0|data[1]~12_combout ) # ((\my_slc|d0|data[1]~11_combout ) # ((\my_slc|alu|Add0~2_combout  & \my_slc|d0|data[0]~13_combout )))

	.dataa(\my_slc|alu|Add0~2_combout ),
	.datab(\my_slc|d0|data[0]~13_combout ),
	.datac(\my_slc|d0|data[1]~12_combout ),
	.datad(\my_slc|d0|data[1]~11_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[1]~14 .lut_mask = 16'hFFF8;
defparam \my_slc|d0|data[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \Data[1]~input (
	.i(Data[1]),
	.ibar(gnd),
	.o(\Data[1]~input_o ));
// synopsys translate_off
defparam \Data[1]~input .bus_hold = "false";
defparam \Data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y14_N11
dffeas \my_slc|tr0|Data_read_buffer[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[1] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \S[1]~input (
	.i(S[1]),
	.ibar(gnd),
	.o(\S[1]~input_o ));
// synopsys translate_off
defparam \S[1]~input .bus_hold = "false";
defparam \S[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N10
cycloneive_lcell_comb \my_slc|MDRR|out~8 (
// Equation(s):
// \my_slc|MDRR|out~8_combout  = (\my_slc|MDRR|out~38_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[1]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [1]))))

	.dataa(\my_slc|MDRR|out~38_combout ),
	.datab(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [1]),
	.datad(\S[1]~input_o ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~8 .lut_mask = 16'hA820;
defparam \my_slc|MDRR|out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N24
cycloneive_lcell_comb \my_slc|MDRR|out~9 (
// Equation(s):
// \my_slc|MDRR|out~9_combout  = (\Reset~input_o  & ((\my_slc|MDRR|out~8_combout ) # ((!\my_slc|state_controller|WideOr21~combout  & \my_slc|d0|data [1]))))

	.dataa(\my_slc|MDRR|out~8_combout ),
	.datab(\my_slc|state_controller|WideOr21~combout ),
	.datac(\my_slc|d0|data [1]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~9 .lut_mask = 16'hBA00;
defparam \my_slc|MDRR|out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y14_N25
dffeas \my_slc|MDRR|out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MDRR|out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MDRR|out[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MDRR|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MDRR|out[1] .is_wysiwyg = "true";
defparam \my_slc|MDRR|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y18_N20
cycloneive_lcell_comb \my_slc|d0|data[1]~15 (
// Equation(s):
// \my_slc|d0|data[1]~15_combout  = (\my_slc|d0|data[12]~8_combout  & (((\my_slc|PCR|out [1]) # (!\my_slc|d0|data[12]~9_combout )))) # (!\my_slc|d0|data[12]~8_combout  & (\my_slc|MDRR|out [1] & (\my_slc|d0|data[12]~9_combout )))

	.dataa(\my_slc|d0|data[12]~8_combout ),
	.datab(\my_slc|MDRR|out [1]),
	.datac(\my_slc|d0|data[12]~9_combout ),
	.datad(\my_slc|PCR|out [1]),
	.cin(gnd),
	.combout(\my_slc|d0|data[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[1]~15 .lut_mask = 16'hEA4A;
defparam \my_slc|d0|data[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y19_N2
cycloneive_lcell_comb \my_slc|d0|data[1] (
// Equation(s):
// \my_slc|d0|data [1] = (\my_slc|d0|data[12]~67_combout  & ((\my_slc|d0|data[1]~15_combout  & ((\my_slc|d0|data[1]~14_combout ))) # (!\my_slc|d0|data[1]~15_combout  & (\my_slc|ADDR_out[1]~2_combout )))) # (!\my_slc|d0|data[12]~67_combout  & 
// (((\my_slc|d0|data[1]~15_combout ))))

	.dataa(\my_slc|ADDR_out[1]~2_combout ),
	.datab(\my_slc|d0|data[1]~14_combout ),
	.datac(\my_slc|d0|data[12]~67_combout ),
	.datad(\my_slc|d0|data[1]~15_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data [1]),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[1] .lut_mask = 16'hCFA0;
defparam \my_slc|d0|data[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N8
cycloneive_lcell_comb \my_slc|IRR|out~2 (
// Equation(s):
// \my_slc|IRR|out~2_combout  = (\my_slc|d0|data [1] & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|d0|data [1]),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|IRR|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|IRR|out~2 .lut_mask = 16'hC0C0;
defparam \my_slc|IRR|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y22_N27
dffeas \my_slc|IRR|out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|IRR|out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|IRR|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|IRR|out[1] .is_wysiwyg = "true";
defparam \my_slc|IRR|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N24
cycloneive_lcell_comb \my_slc|SR2_muxo[12]~73 (
// Equation(s):
// \my_slc|SR2_muxo[12]~73_combout  = (\my_slc|IRR|out [1] & (((\my_slc|IRR|out [0])))) # (!\my_slc|IRR|out [1] & ((\my_slc|IRR|out [0] & (\my_slc|regf|R1|out [12])) # (!\my_slc|IRR|out [0] & ((\my_slc|regf|R0|out [12])))))

	.dataa(\my_slc|IRR|out [1]),
	.datab(\my_slc|regf|R1|out [12]),
	.datac(\my_slc|regf|R0|out [12]),
	.datad(\my_slc|IRR|out [0]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[12]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[12]~73 .lut_mask = 16'hEE50;
defparam \my_slc|SR2_muxo[12]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N20
cycloneive_lcell_comb \my_slc|SR2_muxo[12]~74 (
// Equation(s):
// \my_slc|SR2_muxo[12]~74_combout  = (\my_slc|IRR|out [1] & ((\my_slc|SR2_muxo[12]~73_combout  & ((\my_slc|regf|R3|out [12]))) # (!\my_slc|SR2_muxo[12]~73_combout  & (\my_slc|regf|R2|out [12])))) # (!\my_slc|IRR|out [1] & (((\my_slc|SR2_muxo[12]~73_combout 
// ))))

	.dataa(\my_slc|IRR|out [1]),
	.datab(\my_slc|regf|R2|out [12]),
	.datac(\my_slc|regf|R3|out [12]),
	.datad(\my_slc|SR2_muxo[12]~73_combout ),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[12]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[12]~74 .lut_mask = 16'hF588;
defparam \my_slc|SR2_muxo[12]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N12
cycloneive_lcell_comb \my_slc|SR2_muxo[12]~71 (
// Equation(s):
// \my_slc|SR2_muxo[12]~71_combout  = (\my_slc|IRR|out [1] & ((\my_slc|regf|R6|out [12]) # ((\my_slc|IRR|out [0])))) # (!\my_slc|IRR|out [1] & (((\my_slc|regf|R4|out [12] & !\my_slc|IRR|out [0]))))

	.dataa(\my_slc|regf|R6|out [12]),
	.datab(\my_slc|IRR|out [1]),
	.datac(\my_slc|regf|R4|out [12]),
	.datad(\my_slc|IRR|out [0]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[12]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[12]~71 .lut_mask = 16'hCCB8;
defparam \my_slc|SR2_muxo[12]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N20
cycloneive_lcell_comb \my_slc|SR2_muxo[12]~72 (
// Equation(s):
// \my_slc|SR2_muxo[12]~72_combout  = (\my_slc|SR2_muxo[12]~71_combout  & (((\my_slc|regf|R7|out [12]) # (!\my_slc|IRR|out [0])))) # (!\my_slc|SR2_muxo[12]~71_combout  & (\my_slc|regf|R5|out [12] & ((\my_slc|IRR|out [0]))))

	.dataa(\my_slc|regf|R5|out [12]),
	.datab(\my_slc|SR2_muxo[12]~71_combout ),
	.datac(\my_slc|regf|R7|out [12]),
	.datad(\my_slc|IRR|out [0]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[12]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[12]~72 .lut_mask = 16'hE2CC;
defparam \my_slc|SR2_muxo[12]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N30
cycloneive_lcell_comb \my_slc|SR2_muxo[12]~75 (
// Equation(s):
// \my_slc|SR2_muxo[12]~75_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|IRR|out [2] & ((\my_slc|SR2_muxo[12]~72_combout ))) # (!\my_slc|IRR|out [2] & (\my_slc|SR2_muxo[12]~74_combout ))))

	.dataa(\my_slc|SR2_muxo[12]~74_combout ),
	.datab(\my_slc|state_controller|SR2MUX~0_combout ),
	.datac(\my_slc|IRR|out [2]),
	.datad(\my_slc|SR2_muxo[12]~72_combout ),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[12]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[12]~75 .lut_mask = 16'h3202;
defparam \my_slc|SR2_muxo[12]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N16
cycloneive_lcell_comb \my_slc|SR2_muxo[12]~76 (
// Equation(s):
// \my_slc|SR2_muxo[12]~76_combout  = (\my_slc|SR2_muxo[12]~75_combout ) # ((\my_slc|IRR|out [4] & \my_slc|state_controller|SR2MUX~0_combout ))

	.dataa(\my_slc|SR2_muxo[12]~75_combout ),
	.datab(gnd),
	.datac(\my_slc|IRR|out [4]),
	.datad(\my_slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[12]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[12]~76 .lut_mask = 16'hFAAA;
defparam \my_slc|SR2_muxo[12]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N10
cycloneive_lcell_comb \my_slc|d0|data[12]~55 (
// Equation(s):
// \my_slc|d0|data[12]~55_combout  = (\my_slc|state_controller|WideOr24~0_combout  & (\my_slc|SR2_muxo[12]~76_combout  & (\my_slc|regf|Mux3~4_combout  & \my_slc|state_controller|WideOr25~combout ))) # (!\my_slc|state_controller|WideOr24~0_combout  & 
// ((\my_slc|regf|Mux3~4_combout  $ (!\my_slc|state_controller|WideOr25~combout ))))

	.dataa(\my_slc|state_controller|WideOr24~0_combout ),
	.datab(\my_slc|SR2_muxo[12]~76_combout ),
	.datac(\my_slc|regf|Mux3~4_combout ),
	.datad(\my_slc|state_controller|WideOr25~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[12]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[12]~55 .lut_mask = 16'hD005;
defparam \my_slc|d0|data[12]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N12
cycloneive_lcell_comb \my_slc|d0|data[12]~56 (
// Equation(s):
// \my_slc|d0|data[12]~56_combout  = (\my_slc|d0|data[12]~55_combout ) # ((\my_slc|d0|data[0]~13_combout  & \my_slc|alu|Add0~24_combout ))

	.dataa(\my_slc|d0|data[12]~55_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|data[0]~13_combout ),
	.datad(\my_slc|alu|Add0~24_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[12]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[12]~56 .lut_mask = 16'hFAAA;
defparam \my_slc|d0|data[12]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \Data[12]~input (
	.i(Data[12]),
	.ibar(gnd),
	.o(\Data[12]~input_o ));
// synopsys translate_off
defparam \Data[12]~input .bus_hold = "false";
defparam \Data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y14_N27
dffeas \my_slc|tr0|Data_read_buffer[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[12] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \S[12]~input (
	.i(S[12]),
	.ibar(gnd),
	.o(\S[12]~input_o ));
// synopsys translate_off
defparam \S[12]~input .bus_hold = "false";
defparam \S[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N26
cycloneive_lcell_comb \my_slc|MDRR|out~30 (
// Equation(s):
// \my_slc|MDRR|out~30_combout  = (\my_slc|MDRR|out~39_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[12]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [12]))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\my_slc|MDRR|out~39_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [12]),
	.datad(\S[12]~input_o ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~30 .lut_mask = 16'hC840;
defparam \my_slc|MDRR|out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N0
cycloneive_lcell_comb \my_slc|MDRR|out~31 (
// Equation(s):
// \my_slc|MDRR|out~31_combout  = (\my_slc|MDRR|out~30_combout ) # ((\my_slc|d0|data [12] & (!\my_slc|state_controller|WideOr21~combout  & \Reset~input_o )))

	.dataa(\my_slc|MDRR|out~30_combout ),
	.datab(\my_slc|d0|data [12]),
	.datac(\my_slc|state_controller|WideOr21~combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~31 .lut_mask = 16'hAEAA;
defparam \my_slc|MDRR|out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y16_N1
dffeas \my_slc|MDRR|out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MDRR|out~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MDRR|out[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MDRR|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MDRR|out[12] .is_wysiwyg = "true";
defparam \my_slc|MDRR|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N22
cycloneive_lcell_comb \my_slc|d0|data[12]~57 (
// Equation(s):
// \my_slc|d0|data[12]~57_combout  = (\my_slc|d0|data[12]~8_combout  & (((\my_slc|PCR|out [12]) # (!\my_slc|d0|data[12]~9_combout )))) # (!\my_slc|d0|data[12]~8_combout  & (\my_slc|MDRR|out [12] & (\my_slc|d0|data[12]~9_combout )))

	.dataa(\my_slc|d0|data[12]~8_combout ),
	.datab(\my_slc|MDRR|out [12]),
	.datac(\my_slc|d0|data[12]~9_combout ),
	.datad(\my_slc|PCR|out [12]),
	.cin(gnd),
	.combout(\my_slc|d0|data[12]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[12]~57 .lut_mask = 16'hEA4A;
defparam \my_slc|d0|data[12]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N16
cycloneive_lcell_comb \my_slc|d0|data[12] (
// Equation(s):
// \my_slc|d0|data [12] = (\my_slc|d0|data[12]~67_combout  & ((\my_slc|d0|data[12]~57_combout  & (\my_slc|d0|data[12]~56_combout )) # (!\my_slc|d0|data[12]~57_combout  & ((\my_slc|ADDR_out[12]~24_combout ))))) # (!\my_slc|d0|data[12]~67_combout  & 
// (((\my_slc|d0|data[12]~57_combout ))))

	.dataa(\my_slc|d0|data[12]~56_combout ),
	.datab(\my_slc|d0|data[12]~67_combout ),
	.datac(\my_slc|d0|data[12]~57_combout ),
	.datad(\my_slc|ADDR_out[12]~24_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data [12]),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[12] .lut_mask = 16'hBCB0;
defparam \my_slc|d0|data[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N26
cycloneive_lcell_comb \my_slc|MARR|out~3 (
// Equation(s):
// \my_slc|MARR|out~3_combout  = (\my_slc|d0|data [12] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|data [12]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|MARR|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MARR|out~3 .lut_mask = 16'hF000;
defparam \my_slc|MARR|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N27
dffeas \my_slc|IRR|out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MARR|out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|IRR|out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|IRR|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|IRR|out[12] .is_wysiwyg = "true";
defparam \my_slc|IRR|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N16
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~3 (
// Equation(s):
// \my_slc|state_controller|Decoder0~3_combout  = (\my_slc|IRR|out [15] & (\my_slc|IRR|out [14] & (!\my_slc|IRR|out [12] & !\my_slc|IRR|out [13])))

	.dataa(\my_slc|IRR|out [15]),
	.datab(\my_slc|IRR|out [14]),
	.datac(\my_slc|IRR|out [12]),
	.datad(\my_slc|IRR|out [13]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~3 .lut_mask = 16'h0008;
defparam \my_slc|state_controller|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N0
cycloneive_lcell_comb \my_slc|state_controller|State~40 (
// Equation(s):
// \my_slc|state_controller|State~40_combout  = (\my_slc|state_controller|Decoder0~3_combout  & (\my_slc|state_controller|State.S_32~q  & \Reset~input_o ))

	.dataa(gnd),
	.datab(\my_slc|state_controller|Decoder0~3_combout ),
	.datac(\my_slc|state_controller|State.S_32~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~40 .lut_mask = 16'hC000;
defparam \my_slc|state_controller|State~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N1
dffeas \my_slc|state_controller|State.S_12 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_12 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N26
cycloneive_lcell_comb \my_slc|state_controller|WideOr24~0 (
// Equation(s):
// \my_slc|state_controller|WideOr24~0_combout  = (!\my_slc|state_controller|State.S_12~q  & (!\my_slc|state_controller|State.S_09~q  & !\my_slc|state_controller|State.S_07_2~q ))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_12~q ),
	.datac(\my_slc|state_controller|State.S_09~q ),
	.datad(\my_slc|state_controller|State.S_07_2~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr24~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr24~0 .lut_mask = 16'h0003;
defparam \my_slc|state_controller|WideOr24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N14
cycloneive_lcell_comb \my_slc|d0|data[8]~40 (
// Equation(s):
// \my_slc|d0|data[8]~40_combout  = (\my_slc|state_controller|WideOr24~0_combout  & ((!\my_slc|SR2_muxo[8]~52_combout ) # (!\my_slc|state_controller|WideOr25~combout )))

	.dataa(\my_slc|state_controller|WideOr24~0_combout ),
	.datab(gnd),
	.datac(\my_slc|state_controller|WideOr25~combout ),
	.datad(\my_slc|SR2_muxo[8]~52_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[8]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[8]~40 .lut_mask = 16'h0AAA;
defparam \my_slc|d0|data[8]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N8
cycloneive_lcell_comb \my_slc|d0|data[8]~41 (
// Equation(s):
// \my_slc|d0|data[8]~41_combout  = (\my_slc|d0|data[8]~40_combout  & ((\my_slc|state_controller|WideOr25~combout ) # ((!\my_slc|alu|Add0~16_combout )))) # (!\my_slc|d0|data[8]~40_combout  & (\my_slc|state_controller|WideOr25~combout  $ 
// ((\my_slc|regf|Mux7~4_combout ))))

	.dataa(\my_slc|d0|data[8]~40_combout ),
	.datab(\my_slc|state_controller|WideOr25~combout ),
	.datac(\my_slc|regf|Mux7~4_combout ),
	.datad(\my_slc|alu|Add0~16_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[8]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[8]~41 .lut_mask = 16'h9CBE;
defparam \my_slc|d0|data[8]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \S[8]~input (
	.i(S[8]),
	.ibar(gnd),
	.o(\S[8]~input_o ));
// synopsys translate_off
defparam \S[8]~input .bus_hold = "false";
defparam \S[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \Data[8]~input (
	.i(Data[8]),
	.ibar(gnd),
	.o(\Data[8]~input_o ));
// synopsys translate_off
defparam \Data[8]~input .bus_hold = "false";
defparam \Data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y14_N25
dffeas \my_slc|tr0|Data_read_buffer[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[8] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y14_N24
cycloneive_lcell_comb \my_slc|MDRR|out~22 (
// Equation(s):
// \my_slc|MDRR|out~22_combout  = (\my_slc|MDRR|out~39_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[8]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [8])))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\S[8]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [8]),
	.datad(\my_slc|MDRR|out~39_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~22 .lut_mask = 16'hD800;
defparam \my_slc|MDRR|out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N16
cycloneive_lcell_comb \my_slc|MDRR|out~23 (
// Equation(s):
// \my_slc|MDRR|out~23_combout  = (\my_slc|MDRR|out~22_combout ) # ((!\my_slc|state_controller|WideOr21~combout  & (\my_slc|d0|data[8]~42_combout  & \Reset~input_o )))

	.dataa(\my_slc|state_controller|WideOr21~combout ),
	.datab(\my_slc|MDRR|out~22_combout ),
	.datac(\my_slc|d0|data[8]~42_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~23 .lut_mask = 16'hDCCC;
defparam \my_slc|MDRR|out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y18_N17
dffeas \my_slc|MDRR|out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MDRR|out~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MDRR|out[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MDRR|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MDRR|out[8] .is_wysiwyg = "true";
defparam \my_slc|MDRR|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N10
cycloneive_lcell_comb \my_slc|d0|data[8]~39 (
// Equation(s):
// \my_slc|d0|data[8]~39_combout  = (\my_slc|d0|data[12]~9_combout  & ((\my_slc|d0|data[12]~8_combout  & (\my_slc|PCR|out [8])) # (!\my_slc|d0|data[12]~8_combout  & ((\my_slc|MDRR|out [8]))))) # (!\my_slc|d0|data[12]~9_combout  & 
// (((\my_slc|d0|data[12]~8_combout ))))

	.dataa(\my_slc|PCR|out [8]),
	.datab(\my_slc|d0|data[12]~9_combout ),
	.datac(\my_slc|d0|data[12]~8_combout ),
	.datad(\my_slc|MDRR|out [8]),
	.cin(gnd),
	.combout(\my_slc|d0|data[8]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[8]~39 .lut_mask = 16'hBCB0;
defparam \my_slc|d0|data[8]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N16
cycloneive_lcell_comb \my_slc|d0|data[8]~42 (
// Equation(s):
// \my_slc|d0|data[8]~42_combout  = (\my_slc|d0|data[8]~39_combout  & (((!\my_slc|d0|data[12]~67_combout )) # (!\my_slc|d0|data[8]~41_combout ))) # (!\my_slc|d0|data[8]~39_combout  & (((\my_slc|ADDR_out[8]~16_combout  & \my_slc|d0|data[12]~67_combout ))))

	.dataa(\my_slc|d0|data[8]~41_combout ),
	.datab(\my_slc|d0|data[8]~39_combout ),
	.datac(\my_slc|ADDR_out[8]~16_combout ),
	.datad(\my_slc|d0|data[12]~67_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[8]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[8]~42 .lut_mask = 16'h74CC;
defparam \my_slc|d0|data[8]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N22
cycloneive_lcell_comb \my_slc|IRR|out~9 (
// Equation(s):
// \my_slc|IRR|out~9_combout  = (\Reset~input_o  & \my_slc|d0|data[8]~42_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|data[8]~42_combout ),
	.cin(gnd),
	.combout(\my_slc|IRR|out~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|IRR|out~9 .lut_mask = 16'hF000;
defparam \my_slc|IRR|out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N15
dffeas \my_slc|IRR|out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|IRR|out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|IRR|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|IRR|out[8] .is_wysiwyg = "true";
defparam \my_slc|IRR|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N26
cycloneive_lcell_comb \my_slc|Mux0~0 (
// Equation(s):
// \my_slc|Mux0~0_combout  = (\my_slc|state_controller|State.S_00~q  & ((\my_slc|ben|BEN~q  & (\my_slc|IRR|out [8])) # (!\my_slc|ben|BEN~q  & ((\my_slc|IRR|out [10]))))) # (!\my_slc|state_controller|State.S_00~q  & (((\my_slc|IRR|out [10]))))

	.dataa(\my_slc|IRR|out [8]),
	.datab(\my_slc|state_controller|State.S_00~q ),
	.datac(\my_slc|IRR|out [10]),
	.datad(\my_slc|ben|BEN~q ),
	.cin(gnd),
	.combout(\my_slc|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Mux0~0 .lut_mask = 16'hB8F0;
defparam \my_slc|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y19_N6
cycloneive_lcell_comb \my_slc|Mux0~1 (
// Equation(s):
// \my_slc|Mux0~1_combout  = (\my_slc|MARR|out[9]~0_combout  & (\my_slc|Mux0~0_combout )) # (!\my_slc|MARR|out[9]~0_combout  & (((!\my_slc|state_controller|ADDR2MUX[0]~0_combout  & \my_slc|IRR|out [5]))))

	.dataa(\my_slc|Mux0~0_combout ),
	.datab(\my_slc|state_controller|ADDR2MUX[0]~0_combout ),
	.datac(\my_slc|MARR|out[9]~0_combout ),
	.datad(\my_slc|IRR|out [5]),
	.cin(gnd),
	.combout(\my_slc|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Mux0~1 .lut_mask = 16'hA3A0;
defparam \my_slc|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N26
cycloneive_lcell_comb \my_slc|d0|data[10]~47 (
// Equation(s):
// \my_slc|d0|data[10]~47_combout  = ((\my_slc|SR2_muxo[10]~63_combout ) # ((\my_slc|IRR|out [4] & \my_slc|state_controller|SR2MUX~0_combout ))) # (!\my_slc|state_controller|WideOr24~0_combout )

	.dataa(\my_slc|state_controller|WideOr24~0_combout ),
	.datab(\my_slc|IRR|out [4]),
	.datac(\my_slc|state_controller|SR2MUX~0_combout ),
	.datad(\my_slc|SR2_muxo[10]~63_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[10]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[10]~47 .lut_mask = 16'hFFD5;
defparam \my_slc|d0|data[10]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N28
cycloneive_lcell_comb \my_slc|d0|data[10]~48 (
// Equation(s):
// \my_slc|d0|data[10]~48_combout  = (\my_slc|state_controller|WideOr25~combout  & ((\my_slc|d0|data[10]~47_combout ))) # (!\my_slc|state_controller|WideOr25~combout  & (\my_slc|state_controller|WideOr24~0_combout ))

	.dataa(\my_slc|state_controller|WideOr24~0_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|data[10]~47_combout ),
	.datad(\my_slc|state_controller|WideOr25~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[10]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[10]~48 .lut_mask = 16'hF0AA;
defparam \my_slc|d0|data[10]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N6
cycloneive_lcell_comb \my_slc|d0|data[10]~49 (
// Equation(s):
// \my_slc|d0|data[10]~49_combout  = (\my_slc|d0|data[10]~48_combout  & ((\my_slc|state_controller|WideOr25~combout  & ((\my_slc|regf|Mux5~4_combout ))) # (!\my_slc|state_controller|WideOr25~combout  & (\my_slc|alu|Add0~20_combout )))) # 
// (!\my_slc|d0|data[10]~48_combout  & (((!\my_slc|regf|Mux5~4_combout  & !\my_slc|state_controller|WideOr25~combout ))))

	.dataa(\my_slc|alu|Add0~20_combout ),
	.datab(\my_slc|d0|data[10]~48_combout ),
	.datac(\my_slc|regf|Mux5~4_combout ),
	.datad(\my_slc|state_controller|WideOr25~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[10]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[10]~49 .lut_mask = 16'hC08B;
defparam \my_slc|d0|data[10]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \Data[10]~input (
	.i(Data[10]),
	.ibar(gnd),
	.o(\Data[10]~input_o ));
// synopsys translate_off
defparam \Data[10]~input .bus_hold = "false";
defparam \Data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y17_N5
dffeas \my_slc|tr0|Data_read_buffer[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[10] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \S[10]~input (
	.i(S[10]),
	.ibar(gnd),
	.o(\S[10]~input_o ));
// synopsys translate_off
defparam \S[10]~input .bus_hold = "false";
defparam \S[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N4
cycloneive_lcell_comb \my_slc|MDRR|out~26 (
// Equation(s):
// \my_slc|MDRR|out~26_combout  = (\my_slc|MDRR|out~39_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[10]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [10]))))

	.dataa(\my_slc|MDRR|out~39_combout ),
	.datab(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [10]),
	.datad(\S[10]~input_o ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~26 .lut_mask = 16'hA820;
defparam \my_slc|MDRR|out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N28
cycloneive_lcell_comb \my_slc|MDRR|out~27 (
// Equation(s):
// \my_slc|MDRR|out~27_combout  = (\my_slc|MDRR|out~26_combout ) # ((!\my_slc|state_controller|WideOr21~combout  & (\Reset~input_o  & \my_slc|d0|data [10])))

	.dataa(\my_slc|state_controller|WideOr21~combout ),
	.datab(\Reset~input_o ),
	.datac(\my_slc|d0|data [10]),
	.datad(\my_slc|MDRR|out~26_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~27 .lut_mask = 16'hFF40;
defparam \my_slc|MDRR|out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y18_N29
dffeas \my_slc|MDRR|out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MDRR|out~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MDRR|out[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MDRR|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MDRR|out[10] .is_wysiwyg = "true";
defparam \my_slc|MDRR|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N14
cycloneive_lcell_comb \my_slc|d0|data[10]~50 (
// Equation(s):
// \my_slc|d0|data[10]~50_combout  = (\my_slc|d0|data[12]~9_combout  & ((\my_slc|d0|data[12]~8_combout  & (\my_slc|PCR|out [10])) # (!\my_slc|d0|data[12]~8_combout  & ((\my_slc|MDRR|out [10]))))) # (!\my_slc|d0|data[12]~9_combout  & 
// (((\my_slc|d0|data[12]~8_combout ))))

	.dataa(\my_slc|PCR|out [10]),
	.datab(\my_slc|d0|data[12]~9_combout ),
	.datac(\my_slc|d0|data[12]~8_combout ),
	.datad(\my_slc|MDRR|out [10]),
	.cin(gnd),
	.combout(\my_slc|d0|data[10]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[10]~50 .lut_mask = 16'hBCB0;
defparam \my_slc|d0|data[10]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N24
cycloneive_lcell_comb \my_slc|d0|data[10] (
// Equation(s):
// \my_slc|d0|data [10] = (\my_slc|d0|data[10]~50_combout  & (((\my_slc|d0|data[10]~49_combout ) # (!\my_slc|d0|data[12]~67_combout )))) # (!\my_slc|d0|data[10]~50_combout  & (\my_slc|ADDR_out[10]~20_combout  & ((\my_slc|d0|data[12]~67_combout ))))

	.dataa(\my_slc|ADDR_out[10]~20_combout ),
	.datab(\my_slc|d0|data[10]~49_combout ),
	.datac(\my_slc|d0|data[10]~50_combout ),
	.datad(\my_slc|d0|data[12]~67_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data [10]),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[10] .lut_mask = 16'hCAF0;
defparam \my_slc|d0|data[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N14
cycloneive_lcell_comb \my_slc|IRR|out~11 (
// Equation(s):
// \my_slc|IRR|out~11_combout  = (\Reset~input_o  & \my_slc|d0|data [10])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\my_slc|d0|data [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|IRR|out~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|IRR|out~11 .lut_mask = 16'hC0C0;
defparam \my_slc|IRR|out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N27
dffeas \my_slc|IRR|out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|IRR|out~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|IRR|out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|IRR|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|IRR|out[10] .is_wysiwyg = "true";
defparam \my_slc|IRR|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N30
cycloneive_lcell_comb \my_slc|regf|DR_in[1]~1 (
// Equation(s):
// \my_slc|regf|DR_in[1]~1_combout  = (\my_slc|IRR|out [10]) # ((!\my_slc|state_controller|State.S_06_4~q  & \my_slc|state_controller|WideOr29~0_combout ))

	.dataa(\my_slc|IRR|out [10]),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_06_4~q ),
	.datad(\my_slc|state_controller|WideOr29~0_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|DR_in[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|DR_in[1]~1 .lut_mask = 16'hAFAA;
defparam \my_slc|regf|DR_in[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N8
cycloneive_lcell_comb \my_slc|regf|Decoder7~2 (
// Equation(s):
// \my_slc|regf|Decoder7~2_combout  = (!\my_slc|regf|DR_in[1]~1_combout  & (!\my_slc|regf|DR_in[0]~0_combout  & (\my_slc|state_controller|WideOr27~combout  & \my_slc|regf|DR_in[2]~2_combout )))

	.dataa(\my_slc|regf|DR_in[1]~1_combout ),
	.datab(\my_slc|regf|DR_in[0]~0_combout ),
	.datac(\my_slc|state_controller|WideOr27~combout ),
	.datad(\my_slc|regf|DR_in[2]~2_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Decoder7~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Decoder7~2 .lut_mask = 16'h1000;
defparam \my_slc|regf|Decoder7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N2
cycloneive_lcell_comb \my_slc|regf|R4|out[3]~0 (
// Equation(s):
// \my_slc|regf|R4|out[3]~0_combout  = (\my_slc|regf|Decoder7~2_combout ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\my_slc|regf|Decoder7~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|regf|R4|out[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|R4|out[3]~0 .lut_mask = 16'hF3F3;
defparam \my_slc|regf|R4|out[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y20_N13
dffeas \my_slc|regf|R4|out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R4|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R4|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R4|out[14] .is_wysiwyg = "true";
defparam \my_slc|regf|R4|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y20_N19
dffeas \my_slc|regf|R6|out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R6|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R6|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R6|out[14] .is_wysiwyg = "true";
defparam \my_slc|regf|R6|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N18
cycloneive_lcell_comb \my_slc|regf|Mux1~0 (
// Equation(s):
// \my_slc|regf|Mux1~0_combout  = (\my_slc|regf|SR1_in[1]~1_combout  & (((\my_slc|regf|R6|out [14]) # (\my_slc|regf|SR1_in[0]~0_combout )))) # (!\my_slc|regf|SR1_in[1]~1_combout  & (\my_slc|regf|R4|out [14] & ((!\my_slc|regf|SR1_in[0]~0_combout ))))

	.dataa(\my_slc|regf|R4|out [14]),
	.datab(\my_slc|regf|SR1_in[1]~1_combout ),
	.datac(\my_slc|regf|R6|out [14]),
	.datad(\my_slc|regf|SR1_in[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux1~0 .lut_mask = 16'hCCE2;
defparam \my_slc|regf|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N31
dffeas \my_slc|regf|R5|out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R5|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R5|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R5|out[14] .is_wysiwyg = "true";
defparam \my_slc|regf|R5|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y21_N17
dffeas \my_slc|regf|R7|out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R7|out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R7|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R7|out[14] .is_wysiwyg = "true";
defparam \my_slc|regf|R7|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N30
cycloneive_lcell_comb \my_slc|regf|Mux1~1 (
// Equation(s):
// \my_slc|regf|Mux1~1_combout  = (\my_slc|regf|Mux1~0_combout  & (((\my_slc|regf|R7|out [14])) # (!\my_slc|regf|SR1_in[0]~0_combout ))) # (!\my_slc|regf|Mux1~0_combout  & (\my_slc|regf|SR1_in[0]~0_combout  & (\my_slc|regf|R5|out [14])))

	.dataa(\my_slc|regf|Mux1~0_combout ),
	.datab(\my_slc|regf|SR1_in[0]~0_combout ),
	.datac(\my_slc|regf|R5|out [14]),
	.datad(\my_slc|regf|R7|out [14]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux1~1 .lut_mask = 16'hEA62;
defparam \my_slc|regf|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y18_N9
dffeas \my_slc|regf|R0|out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R0|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R0|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R0|out[14] .is_wysiwyg = "true";
defparam \my_slc|regf|R0|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y18_N31
dffeas \my_slc|regf|R1|out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R1|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R1|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R1|out[14] .is_wysiwyg = "true";
defparam \my_slc|regf|R1|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N30
cycloneive_lcell_comb \my_slc|regf|Mux1~2 (
// Equation(s):
// \my_slc|regf|Mux1~2_combout  = (\my_slc|regf|SR1_in[0]~0_combout  & (((\my_slc|regf|R1|out [14]) # (\my_slc|regf|SR1_in[1]~1_combout )))) # (!\my_slc|regf|SR1_in[0]~0_combout  & (\my_slc|regf|R0|out [14] & ((!\my_slc|regf|SR1_in[1]~1_combout ))))

	.dataa(\my_slc|regf|R0|out [14]),
	.datab(\my_slc|regf|SR1_in[0]~0_combout ),
	.datac(\my_slc|regf|R1|out [14]),
	.datad(\my_slc|regf|SR1_in[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux1~2 .lut_mask = 16'hCCE2;
defparam \my_slc|regf|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y18_N17
dffeas \my_slc|regf|R2|out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R2|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R2|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R2|out[14] .is_wysiwyg = "true";
defparam \my_slc|regf|R2|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y18_N3
dffeas \my_slc|regf|R3|out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R3|out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R3|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R3|out[14] .is_wysiwyg = "true";
defparam \my_slc|regf|R3|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N16
cycloneive_lcell_comb \my_slc|regf|Mux1~3 (
// Equation(s):
// \my_slc|regf|Mux1~3_combout  = (\my_slc|regf|SR1_in[1]~1_combout  & ((\my_slc|regf|Mux1~2_combout  & ((\my_slc|regf|R3|out [14]))) # (!\my_slc|regf|Mux1~2_combout  & (\my_slc|regf|R2|out [14])))) # (!\my_slc|regf|SR1_in[1]~1_combout  & 
// (\my_slc|regf|Mux1~2_combout ))

	.dataa(\my_slc|regf|SR1_in[1]~1_combout ),
	.datab(\my_slc|regf|Mux1~2_combout ),
	.datac(\my_slc|regf|R2|out [14]),
	.datad(\my_slc|regf|R3|out [14]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux1~3 .lut_mask = 16'hEC64;
defparam \my_slc|regf|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N12
cycloneive_lcell_comb \my_slc|regf|Mux1~4 (
// Equation(s):
// \my_slc|regf|Mux1~4_combout  = (\my_slc|regf|SR1_in[2]~2_combout  & (\my_slc|regf|Mux1~1_combout )) # (!\my_slc|regf|SR1_in[2]~2_combout  & ((\my_slc|regf|Mux1~3_combout )))

	.dataa(\my_slc|regf|Mux1~1_combout ),
	.datab(gnd),
	.datac(\my_slc|regf|SR1_in[2]~2_combout ),
	.datad(\my_slc|regf|Mux1~3_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux1~4 .lut_mask = 16'hAFA0;
defparam \my_slc|regf|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N12
cycloneive_lcell_comb \my_slc|SR2_muxo[14]~83 (
// Equation(s):
// \my_slc|SR2_muxo[14]~83_combout  = (\my_slc|IRR|out [0] & (((\my_slc|IRR|out [1])))) # (!\my_slc|IRR|out [0] & ((\my_slc|IRR|out [1] & (\my_slc|regf|R6|out [14])) # (!\my_slc|IRR|out [1] & ((\my_slc|regf|R4|out [14])))))

	.dataa(\my_slc|IRR|out [0]),
	.datab(\my_slc|regf|R6|out [14]),
	.datac(\my_slc|regf|R4|out [14]),
	.datad(\my_slc|IRR|out [1]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[14]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[14]~83 .lut_mask = 16'hEE50;
defparam \my_slc|SR2_muxo[14]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N16
cycloneive_lcell_comb \my_slc|SR2_muxo[14]~84 (
// Equation(s):
// \my_slc|SR2_muxo[14]~84_combout  = (\my_slc|SR2_muxo[14]~83_combout  & (((\my_slc|regf|R7|out [14]) # (!\my_slc|IRR|out [0])))) # (!\my_slc|SR2_muxo[14]~83_combout  & (\my_slc|regf|R5|out [14] & ((\my_slc|IRR|out [0]))))

	.dataa(\my_slc|regf|R5|out [14]),
	.datab(\my_slc|SR2_muxo[14]~83_combout ),
	.datac(\my_slc|regf|R7|out [14]),
	.datad(\my_slc|IRR|out [0]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[14]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[14]~84 .lut_mask = 16'hE2CC;
defparam \my_slc|SR2_muxo[14]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N8
cycloneive_lcell_comb \my_slc|SR2_muxo[14]~85 (
// Equation(s):
// \my_slc|SR2_muxo[14]~85_combout  = (\my_slc|IRR|out [0] & ((\my_slc|regf|R1|out [14]) # ((\my_slc|IRR|out [1])))) # (!\my_slc|IRR|out [0] & (((\my_slc|regf|R0|out [14] & !\my_slc|IRR|out [1]))))

	.dataa(\my_slc|regf|R1|out [14]),
	.datab(\my_slc|IRR|out [0]),
	.datac(\my_slc|regf|R0|out [14]),
	.datad(\my_slc|IRR|out [1]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[14]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[14]~85 .lut_mask = 16'hCCB8;
defparam \my_slc|SR2_muxo[14]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N2
cycloneive_lcell_comb \my_slc|SR2_muxo[14]~86 (
// Equation(s):
// \my_slc|SR2_muxo[14]~86_combout  = (\my_slc|SR2_muxo[14]~85_combout  & (((\my_slc|regf|R3|out [14])) # (!\my_slc|IRR|out [1]))) # (!\my_slc|SR2_muxo[14]~85_combout  & (\my_slc|IRR|out [1] & ((\my_slc|regf|R2|out [14]))))

	.dataa(\my_slc|SR2_muxo[14]~85_combout ),
	.datab(\my_slc|IRR|out [1]),
	.datac(\my_slc|regf|R3|out [14]),
	.datad(\my_slc|regf|R2|out [14]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[14]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[14]~86 .lut_mask = 16'hE6A2;
defparam \my_slc|SR2_muxo[14]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N24
cycloneive_lcell_comb \my_slc|SR2_muxo[14]~87 (
// Equation(s):
// \my_slc|SR2_muxo[14]~87_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|IRR|out [2] & (\my_slc|SR2_muxo[14]~84_combout )) # (!\my_slc|IRR|out [2] & ((\my_slc|SR2_muxo[14]~86_combout )))))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|IRR|out [2]),
	.datac(\my_slc|SR2_muxo[14]~84_combout ),
	.datad(\my_slc|SR2_muxo[14]~86_combout ),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[14]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[14]~87 .lut_mask = 16'h5140;
defparam \my_slc|SR2_muxo[14]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N26
cycloneive_lcell_comb \my_slc|SR2_muxo[14]~88 (
// Equation(s):
// \my_slc|SR2_muxo[14]~88_combout  = (\my_slc|SR2_muxo[14]~87_combout ) # ((\my_slc|state_controller|SR2MUX~0_combout  & \my_slc|IRR|out [4]))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|IRR|out [4]),
	.datac(gnd),
	.datad(\my_slc|SR2_muxo[14]~87_combout ),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[14]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[14]~88 .lut_mask = 16'hFF88;
defparam \my_slc|SR2_muxo[14]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N28
cycloneive_lcell_comb \my_slc|alu|Add0~28 (
// Equation(s):
// \my_slc|alu|Add0~28_combout  = ((\my_slc|regf|Mux1~4_combout  $ (\my_slc|SR2_muxo[14]~88_combout  $ (!\my_slc|alu|Add0~27 )))) # (GND)
// \my_slc|alu|Add0~29  = CARRY((\my_slc|regf|Mux1~4_combout  & ((\my_slc|SR2_muxo[14]~88_combout ) # (!\my_slc|alu|Add0~27 ))) # (!\my_slc|regf|Mux1~4_combout  & (\my_slc|SR2_muxo[14]~88_combout  & !\my_slc|alu|Add0~27 )))

	.dataa(\my_slc|regf|Mux1~4_combout ),
	.datab(\my_slc|SR2_muxo[14]~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|alu|Add0~27 ),
	.combout(\my_slc|alu|Add0~28_combout ),
	.cout(\my_slc|alu|Add0~29 ));
// synopsys translate_off
defparam \my_slc|alu|Add0~28 .lut_mask = 16'h698E;
defparam \my_slc|alu|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N28
cycloneive_lcell_comb \my_slc|d0|data[14]~61 (
// Equation(s):
// \my_slc|d0|data[14]~61_combout  = (\my_slc|regf|Mux1~4_combout  & (\my_slc|state_controller|WideOr25~combout  & ((\my_slc|SR2_muxo[14]~88_combout ) # (!\my_slc|state_controller|WideOr24~0_combout )))) # (!\my_slc|regf|Mux1~4_combout  & 
// (!\my_slc|state_controller|WideOr25~combout  & (!\my_slc|state_controller|WideOr24~0_combout )))

	.dataa(\my_slc|regf|Mux1~4_combout ),
	.datab(\my_slc|state_controller|WideOr25~combout ),
	.datac(\my_slc|state_controller|WideOr24~0_combout ),
	.datad(\my_slc|SR2_muxo[14]~88_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[14]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[14]~61 .lut_mask = 16'h8909;
defparam \my_slc|d0|data[14]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N14
cycloneive_lcell_comb \my_slc|d0|data[14]~62 (
// Equation(s):
// \my_slc|d0|data[14]~62_combout  = (\my_slc|d0|data[14]~61_combout ) # ((\my_slc|alu|Add0~28_combout  & \my_slc|d0|data[0]~13_combout ))

	.dataa(\my_slc|alu|Add0~28_combout ),
	.datab(\my_slc|d0|data[0]~13_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|data[14]~61_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[14]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[14]~62 .lut_mask = 16'hFF88;
defparam \my_slc|d0|data[14]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N28
cycloneive_lcell_comb \my_slc|Add1~56 (
// Equation(s):
// \my_slc|Add1~56_combout  = (\my_slc|PCR|out [14] & (\my_slc|Add1~53  $ (GND))) # (!\my_slc|PCR|out [14] & (!\my_slc|Add1~53  & VCC))
// \my_slc|Add1~57  = CARRY((\my_slc|PCR|out [14] & !\my_slc|Add1~53 ))

	.dataa(gnd),
	.datab(\my_slc|PCR|out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|Add1~53 ),
	.combout(\my_slc|Add1~56_combout ),
	.cout(\my_slc|Add1~57 ));
// synopsys translate_off
defparam \my_slc|Add1~56 .lut_mask = 16'hC30C;
defparam \my_slc|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N20
cycloneive_lcell_comb \my_slc|Add1~58 (
// Equation(s):
// \my_slc|Add1~58_combout  = (!\my_slc|state_controller|State.S_12~q  & ((\my_slc|state_controller|Selector24~0_combout  & (\my_slc|ADDR_out[14]~28_combout )) # (!\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|Add1~56_combout )))))

	.dataa(\my_slc|state_controller|State.S_12~q ),
	.datab(\my_slc|ADDR_out[14]~28_combout ),
	.datac(\my_slc|Add1~56_combout ),
	.datad(\my_slc|state_controller|Selector24~0_combout ),
	.cin(gnd),
	.combout(\my_slc|Add1~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~58 .lut_mask = 16'h4450;
defparam \my_slc|Add1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N26
cycloneive_lcell_comb \my_slc|Add1~59 (
// Equation(s):
// \my_slc|Add1~59_combout  = (\my_slc|Add1~58_combout ) # ((\my_slc|state_controller|State.S_12~q  & \my_slc|d0|data [14]))

	.dataa(\my_slc|state_controller|State.S_12~q ),
	.datab(\my_slc|Add1~58_combout ),
	.datac(\my_slc|d0|data [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|Add1~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~59 .lut_mask = 16'hECEC;
defparam \my_slc|Add1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y18_N27
dffeas \my_slc|PCR|out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|Add1~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\my_slc|PCR|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|PCR|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|PCR|out[14] .is_wysiwyg = "true";
defparam \my_slc|PCR|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N6
cycloneive_lcell_comb \my_slc|ADDR1_out[14]~17 (
// Equation(s):
// \my_slc|ADDR1_out[14]~17_combout  = (\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|PCR|out [14]))) # (!\my_slc|state_controller|Selector24~0_combout  & (\my_slc|regf|Mux1~4_combout ))

	.dataa(\my_slc|regf|Mux1~4_combout ),
	.datab(\my_slc|PCR|out [14]),
	.datac(\my_slc|state_controller|Selector24~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|ADDR1_out[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|ADDR1_out[14]~17 .lut_mask = 16'hCACA;
defparam \my_slc|ADDR1_out[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N28
cycloneive_lcell_comb \my_slc|ADDR_out[14]~28 (
// Equation(s):
// \my_slc|ADDR_out[14]~28_combout  = ((\my_slc|ADDR1_out[14]~17_combout  $ (\my_slc|Mux0~1_combout  $ (!\my_slc|ADDR_out[13]~27 )))) # (GND)
// \my_slc|ADDR_out[14]~29  = CARRY((\my_slc|ADDR1_out[14]~17_combout  & ((\my_slc|Mux0~1_combout ) # (!\my_slc|ADDR_out[13]~27 ))) # (!\my_slc|ADDR1_out[14]~17_combout  & (\my_slc|Mux0~1_combout  & !\my_slc|ADDR_out[13]~27 )))

	.dataa(\my_slc|ADDR1_out[14]~17_combout ),
	.datab(\my_slc|Mux0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|ADDR_out[13]~27 ),
	.combout(\my_slc|ADDR_out[14]~28_combout ),
	.cout(\my_slc|ADDR_out[14]~29 ));
// synopsys translate_off
defparam \my_slc|ADDR_out[14]~28 .lut_mask = 16'h698E;
defparam \my_slc|ADDR_out[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \S[14]~input (
	.i(S[14]),
	.ibar(gnd),
	.o(\S[14]~input_o ));
// synopsys translate_off
defparam \S[14]~input .bus_hold = "false";
defparam \S[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \Data[14]~input (
	.i(Data[14]),
	.ibar(gnd),
	.o(\Data[14]~input_o ));
// synopsys translate_off
defparam \Data[14]~input .bus_hold = "false";
defparam \Data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y16_N9
dffeas \my_slc|tr0|Data_read_buffer[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[14] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N8
cycloneive_lcell_comb \my_slc|MDRR|out~34 (
// Equation(s):
// \my_slc|MDRR|out~34_combout  = (\my_slc|MDRR|out~39_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[14]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [14])))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\S[14]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [14]),
	.datad(\my_slc|MDRR|out~39_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~34 .lut_mask = 16'hD800;
defparam \my_slc|MDRR|out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N24
cycloneive_lcell_comb \my_slc|MDRR|out~35 (
// Equation(s):
// \my_slc|MDRR|out~35_combout  = (\my_slc|MDRR|out~34_combout ) # ((!\my_slc|state_controller|WideOr21~combout  & (\my_slc|d0|data [14] & \Reset~input_o )))

	.dataa(\my_slc|state_controller|WideOr21~combout ),
	.datab(\my_slc|d0|data [14]),
	.datac(\my_slc|MDRR|out~34_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~35 .lut_mask = 16'hF4F0;
defparam \my_slc|MDRR|out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y16_N25
dffeas \my_slc|MDRR|out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MDRR|out~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MDRR|out[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MDRR|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MDRR|out[14] .is_wysiwyg = "true";
defparam \my_slc|MDRR|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y18_N14
cycloneive_lcell_comb \my_slc|d0|data[14]~63 (
// Equation(s):
// \my_slc|d0|data[14]~63_combout  = (\my_slc|d0|data[12]~9_combout  & ((\my_slc|d0|data[12]~8_combout  & (\my_slc|PCR|out [14])) # (!\my_slc|d0|data[12]~8_combout  & ((\my_slc|MDRR|out [14]))))) # (!\my_slc|d0|data[12]~9_combout  & 
// (((\my_slc|d0|data[12]~8_combout ))))

	.dataa(\my_slc|d0|data[12]~9_combout ),
	.datab(\my_slc|PCR|out [14]),
	.datac(\my_slc|d0|data[12]~8_combout ),
	.datad(\my_slc|MDRR|out [14]),
	.cin(gnd),
	.combout(\my_slc|d0|data[14]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[14]~63 .lut_mask = 16'hDAD0;
defparam \my_slc|d0|data[14]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N22
cycloneive_lcell_comb \my_slc|d0|data[14] (
// Equation(s):
// \my_slc|d0|data [14] = (\my_slc|d0|data[12]~67_combout  & ((\my_slc|d0|data[14]~63_combout  & (\my_slc|d0|data[14]~62_combout )) # (!\my_slc|d0|data[14]~63_combout  & ((\my_slc|ADDR_out[14]~28_combout ))))) # (!\my_slc|d0|data[12]~67_combout  & 
// (((\my_slc|d0|data[14]~63_combout ))))

	.dataa(\my_slc|d0|data[12]~67_combout ),
	.datab(\my_slc|d0|data[14]~62_combout ),
	.datac(\my_slc|ADDR_out[14]~28_combout ),
	.datad(\my_slc|d0|data[14]~63_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data [14]),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[14] .lut_mask = 16'hDDA0;
defparam \my_slc|d0|data[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N2
cycloneive_lcell_comb \my_slc|MARR|out~5 (
// Equation(s):
// \my_slc|MARR|out~5_combout  = (\my_slc|d0|data [14] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|data [14]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|MARR|out~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MARR|out~5 .lut_mask = 16'hF000;
defparam \my_slc|MARR|out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N9
dffeas \my_slc|IRR|out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|IRR|out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|IRR|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|IRR|out[14] .is_wysiwyg = "true";
defparam \my_slc|IRR|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N30
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~2 (
// Equation(s):
// \my_slc|state_controller|Decoder0~2_combout  = (!\my_slc|IRR|out [15] & (\my_slc|IRR|out [14] & (\my_slc|IRR|out [12] & \my_slc|IRR|out [13])))

	.dataa(\my_slc|IRR|out [15]),
	.datab(\my_slc|IRR|out [14]),
	.datac(\my_slc|IRR|out [12]),
	.datad(\my_slc|IRR|out [13]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~2 .lut_mask = 16'h4000;
defparam \my_slc|state_controller|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N14
cycloneive_lcell_comb \my_slc|state_controller|State~39 (
// Equation(s):
// \my_slc|state_controller|State~39_combout  = (\my_slc|state_controller|Decoder0~2_combout  & (\my_slc|state_controller|State.S_32~q  & \Reset~input_o ))

	.dataa(\my_slc|state_controller|Decoder0~2_combout ),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_32~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~39 .lut_mask = 16'hA000;
defparam \my_slc|state_controller|State~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N15
dffeas \my_slc|state_controller|State.S_07_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_07_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_07_1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_07_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N24
cycloneive_lcell_comb \my_slc|d0|data[12]~67 (
// Equation(s):
// \my_slc|d0|data[12]~67_combout  = (!\my_slc|d0|data[12]~9_combout  & ((\my_slc|state_controller|State.S_07_1~q ) # ((\my_slc|state_controller|State.S_06_1~q ) # (\my_slc|d0|data[12]~8_combout ))))

	.dataa(\my_slc|state_controller|State.S_07_1~q ),
	.datab(\my_slc|state_controller|State.S_06_1~q ),
	.datac(\my_slc|d0|data[12]~8_combout ),
	.datad(\my_slc|d0|data[12]~9_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[12]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[12]~67 .lut_mask = 16'h00FE;
defparam \my_slc|d0|data[12]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y18_N1
dffeas \my_slc|regf|R3|out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R3|out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R3|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R3|out[15] .is_wysiwyg = "true";
defparam \my_slc|regf|R3|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y18_N15
dffeas \my_slc|regf|R2|out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R2|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R2|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R2|out[15] .is_wysiwyg = "true";
defparam \my_slc|regf|R2|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y18_N19
dffeas \my_slc|regf|R1|out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R1|out[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R1|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R1|out[15] .is_wysiwyg = "true";
defparam \my_slc|regf|R1|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y18_N29
dffeas \my_slc|regf|R0|out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R0|out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R0|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R0|out[15] .is_wysiwyg = "true";
defparam \my_slc|regf|R0|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N18
cycloneive_lcell_comb \my_slc|regf|Mux0~2 (
// Equation(s):
// \my_slc|regf|Mux0~2_combout  = (\my_slc|regf|SR1_in[1]~1_combout  & (\my_slc|regf|SR1_in[0]~0_combout )) # (!\my_slc|regf|SR1_in[1]~1_combout  & ((\my_slc|regf|SR1_in[0]~0_combout  & (\my_slc|regf|R1|out [15])) # (!\my_slc|regf|SR1_in[0]~0_combout  & 
// ((\my_slc|regf|R0|out [15])))))

	.dataa(\my_slc|regf|SR1_in[1]~1_combout ),
	.datab(\my_slc|regf|SR1_in[0]~0_combout ),
	.datac(\my_slc|regf|R1|out [15]),
	.datad(\my_slc|regf|R0|out [15]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux0~2 .lut_mask = 16'hD9C8;
defparam \my_slc|regf|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N14
cycloneive_lcell_comb \my_slc|regf|Mux0~3 (
// Equation(s):
// \my_slc|regf|Mux0~3_combout  = (\my_slc|regf|SR1_in[1]~1_combout  & ((\my_slc|regf|Mux0~2_combout  & (\my_slc|regf|R3|out [15])) # (!\my_slc|regf|Mux0~2_combout  & ((\my_slc|regf|R2|out [15]))))) # (!\my_slc|regf|SR1_in[1]~1_combout  & 
// (((\my_slc|regf|Mux0~2_combout ))))

	.dataa(\my_slc|regf|SR1_in[1]~1_combout ),
	.datab(\my_slc|regf|R3|out [15]),
	.datac(\my_slc|regf|R2|out [15]),
	.datad(\my_slc|regf|Mux0~2_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux0~3 .lut_mask = 16'hDDA0;
defparam \my_slc|regf|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y20_N15
dffeas \my_slc|regf|R6|out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R6|out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R6|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R6|out[15] .is_wysiwyg = "true";
defparam \my_slc|regf|R6|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y20_N1
dffeas \my_slc|regf|R4|out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R4|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R4|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R4|out[15] .is_wysiwyg = "true";
defparam \my_slc|regf|R4|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N14
cycloneive_lcell_comb \my_slc|regf|Mux0~0 (
// Equation(s):
// \my_slc|regf|Mux0~0_combout  = (\my_slc|regf|SR1_in[0]~0_combout  & (\my_slc|regf|SR1_in[1]~1_combout )) # (!\my_slc|regf|SR1_in[0]~0_combout  & ((\my_slc|regf|SR1_in[1]~1_combout  & (\my_slc|regf|R6|out [15])) # (!\my_slc|regf|SR1_in[1]~1_combout  & 
// ((\my_slc|regf|R4|out [15])))))

	.dataa(\my_slc|regf|SR1_in[0]~0_combout ),
	.datab(\my_slc|regf|SR1_in[1]~1_combout ),
	.datac(\my_slc|regf|R6|out [15]),
	.datad(\my_slc|regf|R4|out [15]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux0~0 .lut_mask = 16'hD9C8;
defparam \my_slc|regf|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N11
dffeas \my_slc|regf|R5|out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R5|out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R5|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R5|out[15] .is_wysiwyg = "true";
defparam \my_slc|regf|R5|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y21_N29
dffeas \my_slc|regf|R7|out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MARR|out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|regf|R7|out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|regf|R7|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|regf|R7|out[15] .is_wysiwyg = "true";
defparam \my_slc|regf|R7|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N10
cycloneive_lcell_comb \my_slc|regf|Mux0~1 (
// Equation(s):
// \my_slc|regf|Mux0~1_combout  = (\my_slc|regf|Mux0~0_combout  & (((\my_slc|regf|R7|out [15])) # (!\my_slc|regf|SR1_in[0]~0_combout ))) # (!\my_slc|regf|Mux0~0_combout  & (\my_slc|regf|SR1_in[0]~0_combout  & (\my_slc|regf|R5|out [15])))

	.dataa(\my_slc|regf|Mux0~0_combout ),
	.datab(\my_slc|regf|SR1_in[0]~0_combout ),
	.datac(\my_slc|regf|R5|out [15]),
	.datad(\my_slc|regf|R7|out [15]),
	.cin(gnd),
	.combout(\my_slc|regf|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux0~1 .lut_mask = 16'hEA62;
defparam \my_slc|regf|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N10
cycloneive_lcell_comb \my_slc|regf|Mux0~4 (
// Equation(s):
// \my_slc|regf|Mux0~4_combout  = (\my_slc|regf|SR1_in[2]~2_combout  & ((\my_slc|regf|Mux0~1_combout ))) # (!\my_slc|regf|SR1_in[2]~2_combout  & (\my_slc|regf|Mux0~3_combout ))

	.dataa(gnd),
	.datab(\my_slc|regf|Mux0~3_combout ),
	.datac(\my_slc|regf|SR1_in[2]~2_combout ),
	.datad(\my_slc|regf|Mux0~1_combout ),
	.cin(gnd),
	.combout(\my_slc|regf|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|regf|Mux0~4 .lut_mask = 16'hFC0C;
defparam \my_slc|regf|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N0
cycloneive_lcell_comb \my_slc|SR2_muxo[15]~89 (
// Equation(s):
// \my_slc|SR2_muxo[15]~89_combout  = (\my_slc|IRR|out [0] & (((\my_slc|IRR|out [1])))) # (!\my_slc|IRR|out [0] & ((\my_slc|IRR|out [1] & (\my_slc|regf|R6|out [15])) # (!\my_slc|IRR|out [1] & ((\my_slc|regf|R4|out [15])))))

	.dataa(\my_slc|IRR|out [0]),
	.datab(\my_slc|regf|R6|out [15]),
	.datac(\my_slc|regf|R4|out [15]),
	.datad(\my_slc|IRR|out [1]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[15]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[15]~89 .lut_mask = 16'hEE50;
defparam \my_slc|SR2_muxo[15]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N28
cycloneive_lcell_comb \my_slc|SR2_muxo[15]~90 (
// Equation(s):
// \my_slc|SR2_muxo[15]~90_combout  = (\my_slc|SR2_muxo[15]~89_combout  & (((\my_slc|regf|R7|out [15]) # (!\my_slc|IRR|out [0])))) # (!\my_slc|SR2_muxo[15]~89_combout  & (\my_slc|regf|R5|out [15] & ((\my_slc|IRR|out [0]))))

	.dataa(\my_slc|regf|R5|out [15]),
	.datab(\my_slc|SR2_muxo[15]~89_combout ),
	.datac(\my_slc|regf|R7|out [15]),
	.datad(\my_slc|IRR|out [0]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[15]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[15]~90 .lut_mask = 16'hE2CC;
defparam \my_slc|SR2_muxo[15]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N28
cycloneive_lcell_comb \my_slc|SR2_muxo[15]~91 (
// Equation(s):
// \my_slc|SR2_muxo[15]~91_combout  = (\my_slc|IRR|out [1] & (\my_slc|IRR|out [0])) # (!\my_slc|IRR|out [1] & ((\my_slc|IRR|out [0] & ((\my_slc|regf|R1|out [15]))) # (!\my_slc|IRR|out [0] & (\my_slc|regf|R0|out [15]))))

	.dataa(\my_slc|IRR|out [1]),
	.datab(\my_slc|IRR|out [0]),
	.datac(\my_slc|regf|R0|out [15]),
	.datad(\my_slc|regf|R1|out [15]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[15]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[15]~91 .lut_mask = 16'hDC98;
defparam \my_slc|SR2_muxo[15]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N0
cycloneive_lcell_comb \my_slc|SR2_muxo[15]~92 (
// Equation(s):
// \my_slc|SR2_muxo[15]~92_combout  = (\my_slc|SR2_muxo[15]~91_combout  & (((\my_slc|regf|R3|out [15])) # (!\my_slc|IRR|out [1]))) # (!\my_slc|SR2_muxo[15]~91_combout  & (\my_slc|IRR|out [1] & ((\my_slc|regf|R2|out [15]))))

	.dataa(\my_slc|SR2_muxo[15]~91_combout ),
	.datab(\my_slc|IRR|out [1]),
	.datac(\my_slc|regf|R3|out [15]),
	.datad(\my_slc|regf|R2|out [15]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[15]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[15]~92 .lut_mask = 16'hE6A2;
defparam \my_slc|SR2_muxo[15]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N6
cycloneive_lcell_comb \my_slc|SR2_muxo[15]~93 (
// Equation(s):
// \my_slc|SR2_muxo[15]~93_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|IRR|out [2] & (\my_slc|SR2_muxo[15]~90_combout )) # (!\my_slc|IRR|out [2] & ((\my_slc|SR2_muxo[15]~92_combout )))))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|SR2_muxo[15]~90_combout ),
	.datac(\my_slc|SR2_muxo[15]~92_combout ),
	.datad(\my_slc|IRR|out [2]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[15]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[15]~93 .lut_mask = 16'h4450;
defparam \my_slc|SR2_muxo[15]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N8
cycloneive_lcell_comb \my_slc|SR2_muxo[15]~94 (
// Equation(s):
// \my_slc|SR2_muxo[15]~94_combout  = (\my_slc|SR2_muxo[15]~93_combout ) # ((\my_slc|state_controller|SR2MUX~0_combout  & \my_slc|IRR|out [4]))

	.dataa(gnd),
	.datab(\my_slc|SR2_muxo[15]~93_combout ),
	.datac(\my_slc|state_controller|SR2MUX~0_combout ),
	.datad(\my_slc|IRR|out [4]),
	.cin(gnd),
	.combout(\my_slc|SR2_muxo[15]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|SR2_muxo[15]~94 .lut_mask = 16'hFCCC;
defparam \my_slc|SR2_muxo[15]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N30
cycloneive_lcell_comb \my_slc|alu|Add0~30 (
// Equation(s):
// \my_slc|alu|Add0~30_combout  = \my_slc|regf|Mux0~4_combout  $ (\my_slc|alu|Add0~29  $ (\my_slc|SR2_muxo[15]~94_combout ))

	.dataa(gnd),
	.datab(\my_slc|regf|Mux0~4_combout ),
	.datac(gnd),
	.datad(\my_slc|SR2_muxo[15]~94_combout ),
	.cin(\my_slc|alu|Add0~29 ),
	.combout(\my_slc|alu|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|alu|Add0~30 .lut_mask = 16'hC33C;
defparam \my_slc|alu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N10
cycloneive_lcell_comb \my_slc|d0|data[15]~64 (
// Equation(s):
// \my_slc|d0|data[15]~64_combout  = (\my_slc|state_controller|WideOr25~combout  & (\my_slc|regf|Mux0~4_combout  & ((\my_slc|SR2_muxo[15]~94_combout ) # (!\my_slc|state_controller|WideOr24~0_combout )))) # (!\my_slc|state_controller|WideOr25~combout  & 
// (!\my_slc|regf|Mux0~4_combout  & ((!\my_slc|state_controller|WideOr24~0_combout ))))

	.dataa(\my_slc|state_controller|WideOr25~combout ),
	.datab(\my_slc|regf|Mux0~4_combout ),
	.datac(\my_slc|SR2_muxo[15]~94_combout ),
	.datad(\my_slc|state_controller|WideOr24~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[15]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[15]~64 .lut_mask = 16'h8099;
defparam \my_slc|d0|data[15]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y19_N4
cycloneive_lcell_comb \my_slc|d0|data[15]~65 (
// Equation(s):
// \my_slc|d0|data[15]~65_combout  = (\my_slc|d0|data[15]~64_combout ) # ((\my_slc|d0|data[0]~13_combout  & \my_slc|alu|Add0~30_combout ))

	.dataa(\my_slc|d0|data[0]~13_combout ),
	.datab(gnd),
	.datac(\my_slc|alu|Add0~30_combout ),
	.datad(\my_slc|d0|data[15]~64_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data[15]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[15]~65 .lut_mask = 16'hFFA0;
defparam \my_slc|d0|data[15]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N30
cycloneive_lcell_comb \my_slc|Add1~60 (
// Equation(s):
// \my_slc|Add1~60_combout  = \my_slc|PCR|out [15] $ (\my_slc|Add1~57 )

	.dataa(\my_slc|PCR|out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\my_slc|Add1~57 ),
	.combout(\my_slc|Add1~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~60 .lut_mask = 16'h5A5A;
defparam \my_slc|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N14
cycloneive_lcell_comb \my_slc|Add1~62 (
// Equation(s):
// \my_slc|Add1~62_combout  = (!\my_slc|state_controller|State.S_12~q  & ((\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|ADDR_out[15]~30_combout ))) # (!\my_slc|state_controller|Selector24~0_combout  & (\my_slc|Add1~60_combout ))))

	.dataa(\my_slc|state_controller|State.S_12~q ),
	.datab(\my_slc|Add1~60_combout ),
	.datac(\my_slc|ADDR_out[15]~30_combout ),
	.datad(\my_slc|state_controller|Selector24~0_combout ),
	.cin(gnd),
	.combout(\my_slc|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~62 .lut_mask = 16'h5044;
defparam \my_slc|Add1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N28
cycloneive_lcell_comb \my_slc|Add1~63 (
// Equation(s):
// \my_slc|Add1~63_combout  = (\my_slc|Add1~62_combout ) # ((\my_slc|state_controller|State.S_12~q  & \my_slc|d0|data [15]))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_12~q ),
	.datac(\my_slc|Add1~62_combout ),
	.datad(\my_slc|d0|data [15]),
	.cin(gnd),
	.combout(\my_slc|Add1~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|Add1~63 .lut_mask = 16'hFCF0;
defparam \my_slc|Add1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y16_N29
dffeas \my_slc|PCR|out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|Add1~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\my_slc|PCR|out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|PCR|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|PCR|out[15] .is_wysiwyg = "true";
defparam \my_slc|PCR|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N4
cycloneive_lcell_comb \my_slc|ADDR1_out[15]~18 (
// Equation(s):
// \my_slc|ADDR1_out[15]~18_combout  = (\my_slc|state_controller|Selector24~0_combout  & ((\my_slc|PCR|out [15]))) # (!\my_slc|state_controller|Selector24~0_combout  & (\my_slc|regf|Mux0~4_combout ))

	.dataa(\my_slc|state_controller|Selector24~0_combout ),
	.datab(gnd),
	.datac(\my_slc|regf|Mux0~4_combout ),
	.datad(\my_slc|PCR|out [15]),
	.cin(gnd),
	.combout(\my_slc|ADDR1_out[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|ADDR1_out[15]~18 .lut_mask = 16'hFA50;
defparam \my_slc|ADDR1_out[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N30
cycloneive_lcell_comb \my_slc|ADDR_out[15]~30 (
// Equation(s):
// \my_slc|ADDR_out[15]~30_combout  = \my_slc|Mux0~1_combout  $ (\my_slc|ADDR_out[14]~29  $ (\my_slc|ADDR1_out[15]~18_combout ))

	.dataa(\my_slc|Mux0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|ADDR1_out[15]~18_combout ),
	.cin(\my_slc|ADDR_out[14]~29 ),
	.combout(\my_slc|ADDR_out[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|ADDR_out[15]~30 .lut_mask = 16'hA55A;
defparam \my_slc|ADDR_out[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \S[15]~input (
	.i(S[15]),
	.ibar(gnd),
	.o(\S[15]~input_o ));
// synopsys translate_off
defparam \S[15]~input .bus_hold = "false";
defparam \S[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \Data[15]~input (
	.i(Data[15]),
	.ibar(gnd),
	.o(\Data[15]~input_o ));
// synopsys translate_off
defparam \Data[15]~input .bus_hold = "false";
defparam \Data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y16_N3
dffeas \my_slc|tr0|Data_read_buffer[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[15] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N2
cycloneive_lcell_comb \my_slc|MDRR|out~36 (
// Equation(s):
// \my_slc|MDRR|out~36_combout  = (\my_slc|MDRR|out~39_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[15]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [15])))))

	.dataa(\my_slc|MDRR|out~39_combout ),
	.datab(\S[15]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [15]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~36 .lut_mask = 16'h88A0;
defparam \my_slc|MDRR|out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N18
cycloneive_lcell_comb \my_slc|MDRR|out~37 (
// Equation(s):
// \my_slc|MDRR|out~37_combout  = (\my_slc|MDRR|out~36_combout ) # ((!\my_slc|state_controller|WideOr21~combout  & (\my_slc|d0|data [15] & \Reset~input_o )))

	.dataa(\my_slc|state_controller|WideOr21~combout ),
	.datab(\my_slc|MDRR|out~36_combout ),
	.datac(\my_slc|d0|data [15]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~37 .lut_mask = 16'hDCCC;
defparam \my_slc|MDRR|out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y16_N19
dffeas \my_slc|MDRR|out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MDRR|out~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MDRR|out[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MDRR|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MDRR|out[15] .is_wysiwyg = "true";
defparam \my_slc|MDRR|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N8
cycloneive_lcell_comb \my_slc|d0|data[15]~66 (
// Equation(s):
// \my_slc|d0|data[15]~66_combout  = (\my_slc|d0|data[12]~8_combout  & ((\my_slc|PCR|out [15]) # ((!\my_slc|d0|data[12]~9_combout )))) # (!\my_slc|d0|data[12]~8_combout  & (((\my_slc|d0|data[12]~9_combout  & \my_slc|MDRR|out [15]))))

	.dataa(\my_slc|d0|data[12]~8_combout ),
	.datab(\my_slc|PCR|out [15]),
	.datac(\my_slc|d0|data[12]~9_combout ),
	.datad(\my_slc|MDRR|out [15]),
	.cin(gnd),
	.combout(\my_slc|d0|data[15]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[15]~66 .lut_mask = 16'hDA8A;
defparam \my_slc|d0|data[15]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N8
cycloneive_lcell_comb \my_slc|d0|data[15] (
// Equation(s):
// \my_slc|d0|data [15] = (\my_slc|d0|data[12]~67_combout  & ((\my_slc|d0|data[15]~66_combout  & (\my_slc|d0|data[15]~65_combout )) # (!\my_slc|d0|data[15]~66_combout  & ((\my_slc|ADDR_out[15]~30_combout ))))) # (!\my_slc|d0|data[12]~67_combout  & 
// (((\my_slc|d0|data[15]~66_combout ))))

	.dataa(\my_slc|d0|data[12]~67_combout ),
	.datab(\my_slc|d0|data[15]~65_combout ),
	.datac(\my_slc|ADDR_out[15]~30_combout ),
	.datad(\my_slc|d0|data[15]~66_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|data [15]),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|data[15] .lut_mask = 16'hDDA0;
defparam \my_slc|d0|data[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N6
cycloneive_lcell_comb \my_slc|MARR|out~6 (
// Equation(s):
// \my_slc|MARR|out~6_combout  = (\my_slc|d0|data [15] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|data [15]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|MARR|out~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MARR|out~6 .lut_mask = 16'hF000;
defparam \my_slc|MARR|out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N7
dffeas \my_slc|IRR|out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MARR|out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|IRR|out[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|IRR|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|IRR|out[15] .is_wysiwyg = "true";
defparam \my_slc|IRR|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N4
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~1 (
// Equation(s):
// \my_slc|state_controller|Decoder0~1_combout  = (!\my_slc|IRR|out [15] & (\my_slc|IRR|out [14] & (!\my_slc|IRR|out [12] & \my_slc|IRR|out [13])))

	.dataa(\my_slc|IRR|out [15]),
	.datab(\my_slc|IRR|out [14]),
	.datac(\my_slc|IRR|out [12]),
	.datad(\my_slc|IRR|out [13]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~1 .lut_mask = 16'h0400;
defparam \my_slc|state_controller|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N16
cycloneive_lcell_comb \my_slc|state_controller|State~38 (
// Equation(s):
// \my_slc|state_controller|State~38_combout  = (\my_slc|state_controller|Decoder0~1_combout  & (\my_slc|state_controller|State.S_32~q  & \Reset~input_o ))

	.dataa(gnd),
	.datab(\my_slc|state_controller|Decoder0~1_combout ),
	.datac(\my_slc|state_controller|State.S_32~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~38 .lut_mask = 16'hC000;
defparam \my_slc|state_controller|State~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y19_N21
dffeas \my_slc|state_controller|State.S_06_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|state_controller|State~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_06_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_06_1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_06_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N10
cycloneive_lcell_comb \my_slc|state_controller|State~32 (
// Equation(s):
// \my_slc|state_controller|State~32_combout  = (\my_slc|state_controller|State.S_06_1~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_06_1~q ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~32 .lut_mask = 16'hC0C0;
defparam \my_slc|state_controller|State~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y17_N11
dffeas \my_slc|state_controller|State.S_06_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_06_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_06_2 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_06_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N20
cycloneive_lcell_comb \my_slc|state_controller|State~33 (
// Equation(s):
// \my_slc|state_controller|State~33_combout  = (\my_slc|state_controller|State.S_06_2~q  & \Reset~input_o )

	.dataa(\my_slc|state_controller|State.S_06_2~q ),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~33 .lut_mask = 16'hA0A0;
defparam \my_slc|state_controller|State~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y17_N21
dffeas \my_slc|state_controller|State.S_06_3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_06_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_06_3 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_06_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N26
cycloneive_lcell_comb \my_slc|state_controller|State~47 (
// Equation(s):
// \my_slc|state_controller|State~47_combout  = (\my_slc|state_controller|State.S_06_3~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_06_3~q ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~47 .lut_mask = 16'hC0C0;
defparam \my_slc|state_controller|State~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y17_N27
dffeas \my_slc|state_controller|State.S_06_4 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_06_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_06_4 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_06_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N18
cycloneive_lcell_comb \my_slc|state_controller|WideOr0~0 (
// Equation(s):
// \my_slc|state_controller|WideOr0~0_combout  = (\my_slc|IRR|out [15] & ((\my_slc|IRR|out [13]) # ((!\my_slc|IRR|out [14] & !\my_slc|IRR|out [12])))) # (!\my_slc|IRR|out [15] & (!\my_slc|IRR|out [14] & ((\my_slc|IRR|out [13]))))

	.dataa(\my_slc|IRR|out [15]),
	.datab(\my_slc|IRR|out [14]),
	.datac(\my_slc|IRR|out [12]),
	.datad(\my_slc|IRR|out [13]),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr0~0 .lut_mask = 16'hBB02;
defparam \my_slc|state_controller|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N28
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~8 (
// Equation(s):
// \my_slc|state_controller|Decoder0~8_combout  = (\my_slc|IRR|out [15] & (\my_slc|IRR|out [14] & (\my_slc|IRR|out [12] & !\my_slc|IRR|out [13])))

	.dataa(\my_slc|IRR|out [15]),
	.datab(\my_slc|IRR|out [14]),
	.datac(\my_slc|IRR|out [12]),
	.datad(\my_slc|IRR|out [13]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~8 .lut_mask = 16'h0080;
defparam \my_slc|state_controller|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \Continue~input (
	.i(\Continue ),
	.ibar(gnd),
	.o(\Continue~input_o ));
// synopsys translate_off
defparam \Continue~input .bus_hold = "false";
defparam \Continue~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N28
cycloneive_lcell_comb \my_slc|state_controller|Selector0~0 (
// Equation(s):
// \my_slc|state_controller|Selector0~0_combout  = (\my_slc|state_controller|Decoder0~8_combout  & ((\my_slc|state_controller|State.S_32~q ) # ((\my_slc|state_controller|State.PauseIR1~q  & \Continue~input_o )))) # 
// (!\my_slc|state_controller|Decoder0~8_combout  & (((\my_slc|state_controller|State.PauseIR1~q  & \Continue~input_o ))))

	.dataa(\my_slc|state_controller|Decoder0~8_combout ),
	.datab(\my_slc|state_controller|State.S_32~q ),
	.datac(\my_slc|state_controller|State.PauseIR1~q ),
	.datad(\Continue~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector0~0 .lut_mask = 16'hF888;
defparam \my_slc|state_controller|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y17_N29
dffeas \my_slc|state_controller|State.PauseIR1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.PauseIR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.PauseIR1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.PauseIR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N14
cycloneive_lcell_comb \my_slc|state_controller|State~49 (
// Equation(s):
// \my_slc|state_controller|State~49_combout  = (\Reset~input_o  & (!\Continue~input_o  & ((\my_slc|state_controller|State.PauseIR1~q ) # (\my_slc|state_controller|State.PauseIR2~q ))))

	.dataa(\my_slc|state_controller|State.PauseIR1~q ),
	.datab(\Reset~input_o ),
	.datac(\my_slc|state_controller|State.PauseIR2~q ),
	.datad(\Continue~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~49 .lut_mask = 16'h00C8;
defparam \my_slc|state_controller|State~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y17_N15
dffeas \my_slc|state_controller|State.PauseIR2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.PauseIR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.PauseIR2 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.PauseIR2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N0
cycloneive_lcell_comb \my_slc|state_controller|Selector2~0 (
// Equation(s):
// \my_slc|state_controller|Selector2~0_combout  = (\my_slc|state_controller|WideOr0~0_combout  & ((\my_slc|state_controller|State.S_32~q ) # ((\my_slc|state_controller|State.PauseIR2~q  & \Continue~input_o )))) # (!\my_slc|state_controller|WideOr0~0_combout 
//  & (((\my_slc|state_controller|State.PauseIR2~q  & \Continue~input_o ))))

	.dataa(\my_slc|state_controller|WideOr0~0_combout ),
	.datab(\my_slc|state_controller|State.S_32~q ),
	.datac(\my_slc|state_controller|State.PauseIR2~q ),
	.datad(\Continue~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector2~0 .lut_mask = 16'hF888;
defparam \my_slc|state_controller|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N26
cycloneive_lcell_comb \my_slc|state_controller|State~50 (
// Equation(s):
// \my_slc|state_controller|State~50_combout  = (\Reset~input_o  & ((\my_slc|state_controller|State.Halted~q ) # (!\Run~input_o )))

	.dataa(gnd),
	.datab(\Run~input_o ),
	.datac(\my_slc|state_controller|State.Halted~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~50 .lut_mask = 16'hF300;
defparam \my_slc|state_controller|State~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N27
dffeas \my_slc|state_controller|State.Halted (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.Halted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.Halted .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.Halted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N20
cycloneive_lcell_comb \my_slc|state_controller|Selector2~1 (
// Equation(s):
// \my_slc|state_controller|Selector2~1_combout  = (\my_slc|state_controller|State.S_04_2~q ) # ((\my_slc|state_controller|State.S_12~q ) # ((!\my_slc|state_controller|State.Halted~q  & !\Run~input_o )))

	.dataa(\my_slc|state_controller|State.Halted~q ),
	.datab(\my_slc|state_controller|State.S_04_2~q ),
	.datac(\Run~input_o ),
	.datad(\my_slc|state_controller|State.S_12~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector2~1 .lut_mask = 16'hFFCD;
defparam \my_slc|state_controller|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N6
cycloneive_lcell_comb \my_slc|state_controller|Selector2~2 (
// Equation(s):
// \my_slc|state_controller|Selector2~2_combout  = (\my_slc|state_controller|State.S_00~q ) # ((\my_slc|state_controller|Selector2~1_combout ) # (\my_slc|state_controller|State.S_07_4~q ))

	.dataa(\my_slc|state_controller|State.S_00~q ),
	.datab(\my_slc|state_controller|Selector2~1_combout ),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_07_4~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector2~2 .lut_mask = 16'hFFEE;
defparam \my_slc|state_controller|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N16
cycloneive_lcell_comb \my_slc|state_controller|Selector2~3 (
// Equation(s):
// \my_slc|state_controller|Selector2~3_combout  = (\my_slc|state_controller|State.S_06_4~q ) # ((\my_slc|state_controller|Selector2~0_combout ) # ((\my_slc|state_controller|Selector2~2_combout ) # (!\my_slc|state_controller|WideOr29~0_combout )))

	.dataa(\my_slc|state_controller|State.S_06_4~q ),
	.datab(\my_slc|state_controller|Selector2~0_combout ),
	.datac(\my_slc|state_controller|Selector2~2_combout ),
	.datad(\my_slc|state_controller|WideOr29~0_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector2~3 .lut_mask = 16'hFEFF;
defparam \my_slc|state_controller|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y17_N17
dffeas \my_slc|state_controller|State.S_18 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_18 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N6
cycloneive_lcell_comb \my_slc|state_controller|State~30 (
// Equation(s):
// \my_slc|state_controller|State~30_combout  = (\my_slc|state_controller|State.S_18~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_18~q ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~30 .lut_mask = 16'hC0C0;
defparam \my_slc|state_controller|State~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y17_N7
dffeas \my_slc|state_controller|State.S_33_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_33_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_33_1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_33_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N30
cycloneive_lcell_comb \my_slc|state_controller|WideOr21 (
// Equation(s):
// \my_slc|state_controller|WideOr21~combout  = (\my_slc|state_controller|State.S_33_1~q ) # ((\my_slc|state_controller|State.S_06_3~q ) # ((\my_slc|state_controller|State.S_33_2~q ) # (\my_slc|state_controller|State.S_06_2~q )))

	.dataa(\my_slc|state_controller|State.S_33_1~q ),
	.datab(\my_slc|state_controller|State.S_06_3~q ),
	.datac(\my_slc|state_controller|State.S_33_2~q ),
	.datad(\my_slc|state_controller|State.S_06_2~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr21~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr21 .lut_mask = 16'hFFFE;
defparam \my_slc|state_controller|WideOr21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \Data[0]~input (
	.i(Data[0]),
	.ibar(gnd),
	.o(\Data[0]~input_o ));
// synopsys translate_off
defparam \Data[0]~input .bus_hold = "false";
defparam \Data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y14_N17
dffeas \my_slc|tr0|Data_read_buffer[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[0] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \S[0]~input (
	.i(S[0]),
	.ibar(gnd),
	.o(\S[0]~input_o ));
// synopsys translate_off
defparam \S[0]~input .bus_hold = "false";
defparam \S[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N16
cycloneive_lcell_comb \my_slc|MDRR|out~4 (
// Equation(s):
// \my_slc|MDRR|out~4_combout  = (\my_slc|MDRR|out~38_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[0]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [0]))))

	.dataa(\my_slc|MDRR|out~38_combout ),
	.datab(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [0]),
	.datad(\S[0]~input_o ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~4 .lut_mask = 16'hA820;
defparam \my_slc|MDRR|out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N14
cycloneive_lcell_comb \my_slc|MDRR|out~5 (
// Equation(s):
// \my_slc|MDRR|out~5_combout  = (\Reset~input_o  & ((\my_slc|MDRR|out~4_combout ) # ((!\my_slc|state_controller|WideOr21~combout  & \my_slc|d0|data [0]))))

	.dataa(\my_slc|state_controller|WideOr21~combout ),
	.datab(\my_slc|MDRR|out~4_combout ),
	.datac(\my_slc|d0|data [0]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|MDRR|out~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|MDRR|out~5 .lut_mask = 16'hDC00;
defparam \my_slc|MDRR|out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y18_N15
dffeas \my_slc|MDRR|out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|MDRR|out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|MDRR|out[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|MDRR|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|MDRR|out[0] .is_wysiwyg = "true";
defparam \my_slc|MDRR|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N22
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[0]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[0]~feeder_combout  = \my_slc|MDRR|out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|MDRR|out [0]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[0]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y18_N23
dffeas \my_slc|tr0|Data_write_buffer[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[0] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N22
cycloneive_lcell_comb \my_slc|state_controller|Mem_WE~0 (
// Equation(s):
// \my_slc|state_controller|Mem_WE~0_combout  = (\my_slc|state_controller|State.S_07_3~q ) # (\my_slc|state_controller|State.S_07_4~q )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_07_3~q ),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_07_4~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Mem_WE~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Mem_WE~0 .lut_mask = 16'hFFCC;
defparam \my_slc|state_controller|Mem_WE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N2
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[1]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[1]~feeder_combout  = \my_slc|MDRR|out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|MDRR|out [1]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[1]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y14_N3
dffeas \my_slc|tr0|Data_write_buffer[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[1] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N20
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[2]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[2]~feeder_combout  = \my_slc|MDRR|out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|MDRR|out [2]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[2]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y14_N21
dffeas \my_slc|tr0|Data_write_buffer[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[2] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N6
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[3]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[3]~feeder_combout  = \my_slc|MDRR|out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|MDRR|out [3]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[3]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y14_N7
dffeas \my_slc|tr0|Data_write_buffer[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[3] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y14_N9
dffeas \my_slc|tr0|Data_write_buffer[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MDRR|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[4] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N24
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[5]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[5]~feeder_combout  = \my_slc|MDRR|out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|MDRR|out [5]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[5]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y16_N25
dffeas \my_slc|tr0|Data_write_buffer[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[5] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N14
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[6]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[6]~feeder_combout  = \my_slc|MDRR|out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|MDRR|out [6]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[6]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y17_N15
dffeas \my_slc|tr0|Data_write_buffer[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[6] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y16_N24
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[7]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[7]~feeder_combout  = \my_slc|MDRR|out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|MDRR|out [7]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[7]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y16_N25
dffeas \my_slc|tr0|Data_write_buffer[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[7] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N16
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[8]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[8]~feeder_combout  = \my_slc|MDRR|out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|MDRR|out [8]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[8]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y17_N17
dffeas \my_slc|tr0|Data_write_buffer[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[8] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N24
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[9]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[9]~feeder_combout  = \my_slc|MDRR|out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|MDRR|out [9]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[9]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y22_N25
dffeas \my_slc|tr0|Data_write_buffer[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[9] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y17_N27
dffeas \my_slc|tr0|Data_write_buffer[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MDRR|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[10] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y16_N25
dffeas \my_slc|tr0|Data_write_buffer[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|MDRR|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[11] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N24
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[12]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[12]~feeder_combout  = \my_slc|MDRR|out [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|MDRR|out [12]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[12]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y9_N25
dffeas \my_slc|tr0|Data_write_buffer[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[12] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N12
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[13]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[13]~feeder_combout  = \my_slc|MDRR|out [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|MDRR|out [13]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[13]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y16_N13
dffeas \my_slc|tr0|Data_write_buffer[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[13] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N0
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[14]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[14]~feeder_combout  = \my_slc|MDRR|out [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|MDRR|out [14]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[14]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y14_N1
dffeas \my_slc|tr0|Data_write_buffer[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[14] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N30
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[15]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[15]~feeder_combout  = \my_slc|MDRR|out [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|MDRR|out [15]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[15]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y16_N31
dffeas \my_slc|tr0|Data_write_buffer[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[15] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N10
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~4 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~4_combout  = (\Reset~input_o  & \my_slc|MDRR|out [2])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|MDRR|out [2]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~4 .lut_mask = 16'hCC00;
defparam \my_slc|memory_subsystem|hex_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N26
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data[8]~18 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data[8]~18_combout  = ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|state_controller|State.S_07_3~q ) # (\my_slc|state_controller|State.S_07_4~q )))) # (!\Reset~input_o )

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|State.S_07_3~q ),
	.datac(\my_slc|state_controller|State.S_07_4~q ),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[8]~18 .lut_mask = 16'hFD55;
defparam \my_slc|memory_subsystem|hex_data[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y22_N11
dffeas \my_slc|memory_subsystem|hex_data[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[2] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N24
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~2 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~2_combout  = (\Reset~input_o  & \my_slc|MDRR|out [0])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|MDRR|out [0]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~2 .lut_mask = 16'hCC00;
defparam \my_slc|memory_subsystem|hex_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y22_N25
dffeas \my_slc|memory_subsystem|hex_data[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[0] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y18_N28
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~3 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~3_combout  = (\Reset~input_o  & \my_slc|MDRR|out [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|MDRR|out [1]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~3 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y18_N29
dffeas \my_slc|memory_subsystem|hex_data[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[1] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N20
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~5 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~5_combout  = (\my_slc|MDRR|out [3] & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|MDRR|out [3]),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~5 .lut_mask = 16'hCC00;
defparam \my_slc|memory_subsystem|hex_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y22_N21
dffeas \my_slc|memory_subsystem|hex_data[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[3] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N14
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr6~0_combout  = (\my_slc|memory_subsystem|hex_data [2] & (!\my_slc|memory_subsystem|hex_data [1] & (\my_slc|memory_subsystem|hex_data [0] $ (!\my_slc|memory_subsystem|hex_data [3])))) # (!\my_slc|memory_subsystem|hex_data [2] & 
// (\my_slc|memory_subsystem|hex_data [0] & (\my_slc|memory_subsystem|hex_data [1] $ (!\my_slc|memory_subsystem|hex_data [3]))))

	.dataa(\my_slc|memory_subsystem|hex_data [2]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [1]),
	.datad(\my_slc|memory_subsystem|hex_data [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr6~0 .lut_mask = 16'h4806;
defparam \my_slc|hex_driver0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N16
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr5~0_combout  = (\my_slc|memory_subsystem|hex_data [1] & ((\my_slc|memory_subsystem|hex_data [0] & ((\my_slc|memory_subsystem|hex_data [3]))) # (!\my_slc|memory_subsystem|hex_data [0] & (\my_slc|memory_subsystem|hex_data [2])))) # 
// (!\my_slc|memory_subsystem|hex_data [1] & (\my_slc|memory_subsystem|hex_data [2] & (\my_slc|memory_subsystem|hex_data [0] $ (\my_slc|memory_subsystem|hex_data [3]))))

	.dataa(\my_slc|memory_subsystem|hex_data [2]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [1]),
	.datad(\my_slc|memory_subsystem|hex_data [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr5~0 .lut_mask = 16'hE228;
defparam \my_slc|hex_driver0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N18
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr4~0_combout  = (\my_slc|memory_subsystem|hex_data [2] & (\my_slc|memory_subsystem|hex_data [3] & ((\my_slc|memory_subsystem|hex_data [1]) # (!\my_slc|memory_subsystem|hex_data [0])))) # (!\my_slc|memory_subsystem|hex_data [2] & 
// (!\my_slc|memory_subsystem|hex_data [0] & (\my_slc|memory_subsystem|hex_data [1] & !\my_slc|memory_subsystem|hex_data [3])))

	.dataa(\my_slc|memory_subsystem|hex_data [2]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [1]),
	.datad(\my_slc|memory_subsystem|hex_data [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr4~0 .lut_mask = 16'hA210;
defparam \my_slc|hex_driver0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N12
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr3~0_combout  = (\my_slc|memory_subsystem|hex_data [1] & ((\my_slc|memory_subsystem|hex_data [2] & (\my_slc|memory_subsystem|hex_data [0])) # (!\my_slc|memory_subsystem|hex_data [2] & (!\my_slc|memory_subsystem|hex_data [0] & 
// \my_slc|memory_subsystem|hex_data [3])))) # (!\my_slc|memory_subsystem|hex_data [1] & (!\my_slc|memory_subsystem|hex_data [3] & (\my_slc|memory_subsystem|hex_data [2] $ (\my_slc|memory_subsystem|hex_data [0]))))

	.dataa(\my_slc|memory_subsystem|hex_data [2]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [1]),
	.datad(\my_slc|memory_subsystem|hex_data [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr3~0 .lut_mask = 16'h9086;
defparam \my_slc|hex_driver0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N22
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr2~0_combout  = (\my_slc|memory_subsystem|hex_data [1] & (((\my_slc|memory_subsystem|hex_data [0] & !\my_slc|memory_subsystem|hex_data [3])))) # (!\my_slc|memory_subsystem|hex_data [1] & ((\my_slc|memory_subsystem|hex_data [2] & 
// ((!\my_slc|memory_subsystem|hex_data [3]))) # (!\my_slc|memory_subsystem|hex_data [2] & (\my_slc|memory_subsystem|hex_data [0]))))

	.dataa(\my_slc|memory_subsystem|hex_data [2]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [1]),
	.datad(\my_slc|memory_subsystem|hex_data [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr2~0 .lut_mask = 16'h04CE;
defparam \my_slc|hex_driver0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N0
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr1~0_combout  = (\my_slc|memory_subsystem|hex_data [2] & (\my_slc|memory_subsystem|hex_data [0] & (\my_slc|memory_subsystem|hex_data [1] $ (\my_slc|memory_subsystem|hex_data [3])))) # (!\my_slc|memory_subsystem|hex_data [2] & 
// (!\my_slc|memory_subsystem|hex_data [3] & ((\my_slc|memory_subsystem|hex_data [0]) # (\my_slc|memory_subsystem|hex_data [1]))))

	.dataa(\my_slc|memory_subsystem|hex_data [2]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [1]),
	.datad(\my_slc|memory_subsystem|hex_data [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr1~0 .lut_mask = 16'h08D4;
defparam \my_slc|hex_driver0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y22_N26
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr0~0_combout  = (\my_slc|memory_subsystem|hex_data [0] & ((\my_slc|memory_subsystem|hex_data [3]) # (\my_slc|memory_subsystem|hex_data [2] $ (\my_slc|memory_subsystem|hex_data [1])))) # (!\my_slc|memory_subsystem|hex_data [0] & 
// ((\my_slc|memory_subsystem|hex_data [1]) # (\my_slc|memory_subsystem|hex_data [2] $ (\my_slc|memory_subsystem|hex_data [3]))))

	.dataa(\my_slc|memory_subsystem|hex_data [2]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [1]),
	.datad(\my_slc|memory_subsystem|hex_data [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr0~0 .lut_mask = 16'hFD7A;
defparam \my_slc|hex_driver0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y19_N28
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~8 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~8_combout  = (\Reset~input_o  & \my_slc|MDRR|out [6])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|MDRR|out [6]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~8 .lut_mask = 16'hCC00;
defparam \my_slc|memory_subsystem|hex_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y19_N29
dffeas \my_slc|memory_subsystem|hex_data[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[6] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y19_N2
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~7 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~7_combout  = (\Reset~input_o  & \my_slc|MDRR|out [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|MDRR|out [5]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~7 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y19_N3
dffeas \my_slc|memory_subsystem|hex_data[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[5] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y19_N22
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~9 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~9_combout  = (\my_slc|MDRR|out [7] & \Reset~input_o )

	.dataa(\my_slc|MDRR|out [7]),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~9 .lut_mask = 16'hA0A0;
defparam \my_slc|memory_subsystem|hex_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y19_N23
dffeas \my_slc|memory_subsystem|hex_data[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[7] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y19_N16
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~6 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~6_combout  = (\my_slc|MDRR|out [4] & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|MDRR|out [4]),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~6 .lut_mask = 16'hC0C0;
defparam \my_slc|memory_subsystem|hex_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y19_N17
dffeas \my_slc|memory_subsystem|hex_data[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[4] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y19_N24
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr6~0_combout  = (\my_slc|memory_subsystem|hex_data [6] & (!\my_slc|memory_subsystem|hex_data [5] & (\my_slc|memory_subsystem|hex_data [7] $ (!\my_slc|memory_subsystem|hex_data [4])))) # (!\my_slc|memory_subsystem|hex_data [6] & 
// (\my_slc|memory_subsystem|hex_data [4] & (\my_slc|memory_subsystem|hex_data [5] $ (!\my_slc|memory_subsystem|hex_data [7]))))

	.dataa(\my_slc|memory_subsystem|hex_data [6]),
	.datab(\my_slc|memory_subsystem|hex_data [5]),
	.datac(\my_slc|memory_subsystem|hex_data [7]),
	.datad(\my_slc|memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr6~0 .lut_mask = 16'h6102;
defparam \my_slc|hex_driver1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y19_N26
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr5~0_combout  = (\my_slc|memory_subsystem|hex_data [5] & ((\my_slc|memory_subsystem|hex_data [4] & ((\my_slc|memory_subsystem|hex_data [7]))) # (!\my_slc|memory_subsystem|hex_data [4] & (\my_slc|memory_subsystem|hex_data [6])))) # 
// (!\my_slc|memory_subsystem|hex_data [5] & (\my_slc|memory_subsystem|hex_data [6] & (\my_slc|memory_subsystem|hex_data [7] $ (\my_slc|memory_subsystem|hex_data [4]))))

	.dataa(\my_slc|memory_subsystem|hex_data [6]),
	.datab(\my_slc|memory_subsystem|hex_data [5]),
	.datac(\my_slc|memory_subsystem|hex_data [7]),
	.datad(\my_slc|memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \my_slc|hex_driver1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y19_N20
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr4~0_combout  = (\my_slc|memory_subsystem|hex_data [6] & (\my_slc|memory_subsystem|hex_data [7] & ((\my_slc|memory_subsystem|hex_data [5]) # (!\my_slc|memory_subsystem|hex_data [4])))) # (!\my_slc|memory_subsystem|hex_data [6] & 
// (\my_slc|memory_subsystem|hex_data [5] & (!\my_slc|memory_subsystem|hex_data [7] & !\my_slc|memory_subsystem|hex_data [4])))

	.dataa(\my_slc|memory_subsystem|hex_data [6]),
	.datab(\my_slc|memory_subsystem|hex_data [5]),
	.datac(\my_slc|memory_subsystem|hex_data [7]),
	.datad(\my_slc|memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr4~0 .lut_mask = 16'h80A4;
defparam \my_slc|hex_driver1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y19_N14
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr3~0_combout  = (\my_slc|memory_subsystem|hex_data [5] & ((\my_slc|memory_subsystem|hex_data [6] & ((\my_slc|memory_subsystem|hex_data [4]))) # (!\my_slc|memory_subsystem|hex_data [6] & (\my_slc|memory_subsystem|hex_data [7] & 
// !\my_slc|memory_subsystem|hex_data [4])))) # (!\my_slc|memory_subsystem|hex_data [5] & (!\my_slc|memory_subsystem|hex_data [7] & (\my_slc|memory_subsystem|hex_data [6] $ (\my_slc|memory_subsystem|hex_data [4]))))

	.dataa(\my_slc|memory_subsystem|hex_data [6]),
	.datab(\my_slc|memory_subsystem|hex_data [5]),
	.datac(\my_slc|memory_subsystem|hex_data [7]),
	.datad(\my_slc|memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr3~0 .lut_mask = 16'h8942;
defparam \my_slc|hex_driver1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y19_N0
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr2~0_combout  = (\my_slc|memory_subsystem|hex_data [5] & (((!\my_slc|memory_subsystem|hex_data [7] & \my_slc|memory_subsystem|hex_data [4])))) # (!\my_slc|memory_subsystem|hex_data [5] & ((\my_slc|memory_subsystem|hex_data [6] & 
// (!\my_slc|memory_subsystem|hex_data [7])) # (!\my_slc|memory_subsystem|hex_data [6] & ((\my_slc|memory_subsystem|hex_data [4])))))

	.dataa(\my_slc|memory_subsystem|hex_data [6]),
	.datab(\my_slc|memory_subsystem|hex_data [5]),
	.datac(\my_slc|memory_subsystem|hex_data [7]),
	.datad(\my_slc|memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr2~0 .lut_mask = 16'h1F02;
defparam \my_slc|hex_driver1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y19_N10
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr1~0_combout  = (\my_slc|memory_subsystem|hex_data [6] & (\my_slc|memory_subsystem|hex_data [4] & (\my_slc|memory_subsystem|hex_data [5] $ (\my_slc|memory_subsystem|hex_data [7])))) # (!\my_slc|memory_subsystem|hex_data [6] & 
// (!\my_slc|memory_subsystem|hex_data [7] & ((\my_slc|memory_subsystem|hex_data [5]) # (\my_slc|memory_subsystem|hex_data [4]))))

	.dataa(\my_slc|memory_subsystem|hex_data [6]),
	.datab(\my_slc|memory_subsystem|hex_data [5]),
	.datac(\my_slc|memory_subsystem|hex_data [7]),
	.datad(\my_slc|memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr1~0 .lut_mask = 16'h2D04;
defparam \my_slc|hex_driver1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y19_N4
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr0~0_combout  = (\my_slc|memory_subsystem|hex_data [4] & ((\my_slc|memory_subsystem|hex_data [7]) # (\my_slc|memory_subsystem|hex_data [6] $ (\my_slc|memory_subsystem|hex_data [5])))) # (!\my_slc|memory_subsystem|hex_data [4] & 
// ((\my_slc|memory_subsystem|hex_data [5]) # (\my_slc|memory_subsystem|hex_data [6] $ (\my_slc|memory_subsystem|hex_data [7]))))

	.dataa(\my_slc|memory_subsystem|hex_data [6]),
	.datab(\my_slc|memory_subsystem|hex_data [5]),
	.datac(\my_slc|memory_subsystem|hex_data [7]),
	.datad(\my_slc|memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \my_slc|hex_driver1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N10
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~11 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~11_combout  = (\my_slc|MDRR|out [9] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|MDRR|out [9]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~11 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y18_N11
dffeas \my_slc|memory_subsystem|hex_data[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[9] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N20
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~12 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~12_combout  = (\my_slc|MDRR|out [10] & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|MDRR|out [10]),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~12 .lut_mask = 16'hCC00;
defparam \my_slc|memory_subsystem|hex_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y18_N21
dffeas \my_slc|memory_subsystem|hex_data[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[10] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N6
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~13 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~13_combout  = (\my_slc|MDRR|out [11] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|MDRR|out [11]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~13 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y18_N7
dffeas \my_slc|memory_subsystem|hex_data[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[11] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N24
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~10 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~10_combout  = (\my_slc|MDRR|out [8] & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|MDRR|out [8]),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~10 .lut_mask = 16'hCC00;
defparam \my_slc|memory_subsystem|hex_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y18_N25
dffeas \my_slc|memory_subsystem|hex_data[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[8] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N0
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr6~0_combout  = (\my_slc|memory_subsystem|hex_data [10] & (!\my_slc|memory_subsystem|hex_data [9] & (\my_slc|memory_subsystem|hex_data [11] $ (!\my_slc|memory_subsystem|hex_data [8])))) # (!\my_slc|memory_subsystem|hex_data [10] & 
// (\my_slc|memory_subsystem|hex_data [8] & (\my_slc|memory_subsystem|hex_data [9] $ (!\my_slc|memory_subsystem|hex_data [11]))))

	.dataa(\my_slc|memory_subsystem|hex_data [9]),
	.datab(\my_slc|memory_subsystem|hex_data [10]),
	.datac(\my_slc|memory_subsystem|hex_data [11]),
	.datad(\my_slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr6~0 .lut_mask = 16'h6104;
defparam \my_slc|hex_driver2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N18
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr5~0_combout  = (\my_slc|memory_subsystem|hex_data [9] & ((\my_slc|memory_subsystem|hex_data [8] & ((\my_slc|memory_subsystem|hex_data [11]))) # (!\my_slc|memory_subsystem|hex_data [8] & (\my_slc|memory_subsystem|hex_data [10])))) 
// # (!\my_slc|memory_subsystem|hex_data [9] & (\my_slc|memory_subsystem|hex_data [10] & (\my_slc|memory_subsystem|hex_data [11] $ (\my_slc|memory_subsystem|hex_data [8]))))

	.dataa(\my_slc|memory_subsystem|hex_data [9]),
	.datab(\my_slc|memory_subsystem|hex_data [10]),
	.datac(\my_slc|memory_subsystem|hex_data [11]),
	.datad(\my_slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \my_slc|hex_driver2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N12
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr4~0_combout  = (\my_slc|memory_subsystem|hex_data [10] & (\my_slc|memory_subsystem|hex_data [11] & ((\my_slc|memory_subsystem|hex_data [9]) # (!\my_slc|memory_subsystem|hex_data [8])))) # (!\my_slc|memory_subsystem|hex_data [10] 
// & (\my_slc|memory_subsystem|hex_data [9] & (!\my_slc|memory_subsystem|hex_data [11] & !\my_slc|memory_subsystem|hex_data [8])))

	.dataa(\my_slc|memory_subsystem|hex_data [9]),
	.datab(\my_slc|memory_subsystem|hex_data [10]),
	.datac(\my_slc|memory_subsystem|hex_data [11]),
	.datad(\my_slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr4~0 .lut_mask = 16'h80C2;
defparam \my_slc|hex_driver2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N22
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr3~0_combout  = (\my_slc|memory_subsystem|hex_data [9] & ((\my_slc|memory_subsystem|hex_data [10] & ((\my_slc|memory_subsystem|hex_data [8]))) # (!\my_slc|memory_subsystem|hex_data [10] & (\my_slc|memory_subsystem|hex_data [11] & 
// !\my_slc|memory_subsystem|hex_data [8])))) # (!\my_slc|memory_subsystem|hex_data [9] & (!\my_slc|memory_subsystem|hex_data [11] & (\my_slc|memory_subsystem|hex_data [10] $ (\my_slc|memory_subsystem|hex_data [8]))))

	.dataa(\my_slc|memory_subsystem|hex_data [9]),
	.datab(\my_slc|memory_subsystem|hex_data [10]),
	.datac(\my_slc|memory_subsystem|hex_data [11]),
	.datad(\my_slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr3~0 .lut_mask = 16'h8924;
defparam \my_slc|hex_driver2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N8
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr2~0_combout  = (\my_slc|memory_subsystem|hex_data [9] & (((!\my_slc|memory_subsystem|hex_data [11] & \my_slc|memory_subsystem|hex_data [8])))) # (!\my_slc|memory_subsystem|hex_data [9] & ((\my_slc|memory_subsystem|hex_data [10] & 
// (!\my_slc|memory_subsystem|hex_data [11])) # (!\my_slc|memory_subsystem|hex_data [10] & ((\my_slc|memory_subsystem|hex_data [8])))))

	.dataa(\my_slc|memory_subsystem|hex_data [9]),
	.datab(\my_slc|memory_subsystem|hex_data [10]),
	.datac(\my_slc|memory_subsystem|hex_data [11]),
	.datad(\my_slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr2~0 .lut_mask = 16'h1F04;
defparam \my_slc|hex_driver2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N2
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr1~0_combout  = (\my_slc|memory_subsystem|hex_data [9] & (!\my_slc|memory_subsystem|hex_data [11] & ((\my_slc|memory_subsystem|hex_data [8]) # (!\my_slc|memory_subsystem|hex_data [10])))) # (!\my_slc|memory_subsystem|hex_data [9] 
// & (\my_slc|memory_subsystem|hex_data [8] & (\my_slc|memory_subsystem|hex_data [10] $ (!\my_slc|memory_subsystem|hex_data [11]))))

	.dataa(\my_slc|memory_subsystem|hex_data [9]),
	.datab(\my_slc|memory_subsystem|hex_data [10]),
	.datac(\my_slc|memory_subsystem|hex_data [11]),
	.datad(\my_slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr1~0 .lut_mask = 16'h4B02;
defparam \my_slc|hex_driver2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N4
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr0~0_combout  = (\my_slc|memory_subsystem|hex_data [8] & ((\my_slc|memory_subsystem|hex_data [11]) # (\my_slc|memory_subsystem|hex_data [9] $ (\my_slc|memory_subsystem|hex_data [10])))) # (!\my_slc|memory_subsystem|hex_data [8] & 
// ((\my_slc|memory_subsystem|hex_data [9]) # (\my_slc|memory_subsystem|hex_data [10] $ (\my_slc|memory_subsystem|hex_data [11]))))

	.dataa(\my_slc|memory_subsystem|hex_data [9]),
	.datab(\my_slc|memory_subsystem|hex_data [10]),
	.datac(\my_slc|memory_subsystem|hex_data [11]),
	.datad(\my_slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \my_slc|hex_driver2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N6
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~17 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~17_combout  = (\my_slc|MDRR|out [15] & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|MDRR|out [15]),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~17 .lut_mask = 16'hCC00;
defparam \my_slc|memory_subsystem|hex_data~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y16_N7
dffeas \my_slc|memory_subsystem|hex_data[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[15] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N20
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~16 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~16_combout  = (\my_slc|MDRR|out [14] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|MDRR|out [14]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~16 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y16_N21
dffeas \my_slc|memory_subsystem|hex_data[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[14] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N26
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~15 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~15_combout  = (\my_slc|MDRR|out [13] & \Reset~input_o )

	.dataa(\my_slc|MDRR|out [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~15 .lut_mask = 16'hAA00;
defparam \my_slc|memory_subsystem|hex_data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y16_N27
dffeas \my_slc|memory_subsystem|hex_data[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[13] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N24
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~14 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~14_combout  = (\my_slc|MDRR|out [12] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|MDRR|out [12]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~14 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y16_N25
dffeas \my_slc|memory_subsystem|hex_data[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[12] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N16
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr6~0_combout  = (\my_slc|memory_subsystem|hex_data [15] & (\my_slc|memory_subsystem|hex_data [12] & (\my_slc|memory_subsystem|hex_data [14] $ (\my_slc|memory_subsystem|hex_data [13])))) # (!\my_slc|memory_subsystem|hex_data [15] & 
// (!\my_slc|memory_subsystem|hex_data [13] & (\my_slc|memory_subsystem|hex_data [14] $ (\my_slc|memory_subsystem|hex_data [12]))))

	.dataa(\my_slc|memory_subsystem|hex_data [15]),
	.datab(\my_slc|memory_subsystem|hex_data [14]),
	.datac(\my_slc|memory_subsystem|hex_data [13]),
	.datad(\my_slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr6~0 .lut_mask = 16'h2904;
defparam \my_slc|hex_driver3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N2
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr5~0_combout  = (\my_slc|memory_subsystem|hex_data [15] & ((\my_slc|memory_subsystem|hex_data [12] & ((\my_slc|memory_subsystem|hex_data [13]))) # (!\my_slc|memory_subsystem|hex_data [12] & (\my_slc|memory_subsystem|hex_data 
// [14])))) # (!\my_slc|memory_subsystem|hex_data [15] & (\my_slc|memory_subsystem|hex_data [14] & (\my_slc|memory_subsystem|hex_data [13] $ (\my_slc|memory_subsystem|hex_data [12]))))

	.dataa(\my_slc|memory_subsystem|hex_data [15]),
	.datab(\my_slc|memory_subsystem|hex_data [14]),
	.datac(\my_slc|memory_subsystem|hex_data [13]),
	.datad(\my_slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \my_slc|hex_driver3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N28
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr4~0_combout  = (\my_slc|memory_subsystem|hex_data [15] & (\my_slc|memory_subsystem|hex_data [14] & ((\my_slc|memory_subsystem|hex_data [13]) # (!\my_slc|memory_subsystem|hex_data [12])))) # (!\my_slc|memory_subsystem|hex_data 
// [15] & (!\my_slc|memory_subsystem|hex_data [14] & (\my_slc|memory_subsystem|hex_data [13] & !\my_slc|memory_subsystem|hex_data [12])))

	.dataa(\my_slc|memory_subsystem|hex_data [15]),
	.datab(\my_slc|memory_subsystem|hex_data [14]),
	.datac(\my_slc|memory_subsystem|hex_data [13]),
	.datad(\my_slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr4~0 .lut_mask = 16'h8098;
defparam \my_slc|hex_driver3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N14
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr3~0_combout  = (\my_slc|memory_subsystem|hex_data [13] & ((\my_slc|memory_subsystem|hex_data [14] & ((\my_slc|memory_subsystem|hex_data [12]))) # (!\my_slc|memory_subsystem|hex_data [14] & (\my_slc|memory_subsystem|hex_data [15] 
// & !\my_slc|memory_subsystem|hex_data [12])))) # (!\my_slc|memory_subsystem|hex_data [13] & (!\my_slc|memory_subsystem|hex_data [15] & (\my_slc|memory_subsystem|hex_data [14] $ (\my_slc|memory_subsystem|hex_data [12]))))

	.dataa(\my_slc|memory_subsystem|hex_data [15]),
	.datab(\my_slc|memory_subsystem|hex_data [14]),
	.datac(\my_slc|memory_subsystem|hex_data [13]),
	.datad(\my_slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr3~0 .lut_mask = 16'hC124;
defparam \my_slc|hex_driver3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N0
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr2~0_combout  = (\my_slc|memory_subsystem|hex_data [13] & (!\my_slc|memory_subsystem|hex_data [15] & ((\my_slc|memory_subsystem|hex_data [12])))) # (!\my_slc|memory_subsystem|hex_data [13] & ((\my_slc|memory_subsystem|hex_data 
// [14] & (!\my_slc|memory_subsystem|hex_data [15])) # (!\my_slc|memory_subsystem|hex_data [14] & ((\my_slc|memory_subsystem|hex_data [12])))))

	.dataa(\my_slc|memory_subsystem|hex_data [15]),
	.datab(\my_slc|memory_subsystem|hex_data [14]),
	.datac(\my_slc|memory_subsystem|hex_data [13]),
	.datad(\my_slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr2~0 .lut_mask = 16'h5704;
defparam \my_slc|hex_driver3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N18
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr1~0_combout  = (\my_slc|memory_subsystem|hex_data [14] & (\my_slc|memory_subsystem|hex_data [12] & (\my_slc|memory_subsystem|hex_data [15] $ (\my_slc|memory_subsystem|hex_data [13])))) # (!\my_slc|memory_subsystem|hex_data [14] & 
// (!\my_slc|memory_subsystem|hex_data [15] & ((\my_slc|memory_subsystem|hex_data [13]) # (\my_slc|memory_subsystem|hex_data [12]))))

	.dataa(\my_slc|memory_subsystem|hex_data [15]),
	.datab(\my_slc|memory_subsystem|hex_data [14]),
	.datac(\my_slc|memory_subsystem|hex_data [13]),
	.datad(\my_slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr1~0 .lut_mask = 16'h5910;
defparam \my_slc|hex_driver3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N12
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr0~0_combout  = (\my_slc|memory_subsystem|hex_data [12] & ((\my_slc|memory_subsystem|hex_data [15]) # (\my_slc|memory_subsystem|hex_data [14] $ (\my_slc|memory_subsystem|hex_data [13])))) # (!\my_slc|memory_subsystem|hex_data [12] 
// & ((\my_slc|memory_subsystem|hex_data [13]) # (\my_slc|memory_subsystem|hex_data [15] $ (\my_slc|memory_subsystem|hex_data [14]))))

	.dataa(\my_slc|memory_subsystem|hex_data [15]),
	.datab(\my_slc|memory_subsystem|hex_data [14]),
	.datac(\my_slc|memory_subsystem|hex_data [13]),
	.datad(\my_slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr0~0 .lut_mask = 16'hBEF6;
defparam \my_slc|hex_driver3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y18_N6
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr6~0_combout  = (\my_slc|PCR|out [3] & (\my_slc|PCR|out [0] & (\my_slc|PCR|out [1] $ (\my_slc|PCR|out [2])))) # (!\my_slc|PCR|out [3] & (!\my_slc|PCR|out [1] & (\my_slc|PCR|out [0] $ (\my_slc|PCR|out [2]))))

	.dataa(\my_slc|PCR|out [0]),
	.datab(\my_slc|PCR|out [1]),
	.datac(\my_slc|PCR|out [3]),
	.datad(\my_slc|PCR|out [2]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr6~0 .lut_mask = 16'h2182;
defparam \my_slc|hex_driver4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y18_N16
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr5~0_combout  = (\my_slc|PCR|out [1] & ((\my_slc|PCR|out [0] & (\my_slc|PCR|out [3])) # (!\my_slc|PCR|out [0] & ((\my_slc|PCR|out [2]))))) # (!\my_slc|PCR|out [1] & (\my_slc|PCR|out [2] & (\my_slc|PCR|out [0] $ (\my_slc|PCR|out 
// [3]))))

	.dataa(\my_slc|PCR|out [0]),
	.datab(\my_slc|PCR|out [1]),
	.datac(\my_slc|PCR|out [3]),
	.datad(\my_slc|PCR|out [2]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr5~0 .lut_mask = 16'hD680;
defparam \my_slc|hex_driver4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y18_N26
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr4~0_combout  = (\my_slc|PCR|out [3] & (\my_slc|PCR|out [2] & ((\my_slc|PCR|out [1]) # (!\my_slc|PCR|out [0])))) # (!\my_slc|PCR|out [3] & (!\my_slc|PCR|out [0] & (\my_slc|PCR|out [1] & !\my_slc|PCR|out [2])))

	.dataa(\my_slc|PCR|out [0]),
	.datab(\my_slc|PCR|out [1]),
	.datac(\my_slc|PCR|out [3]),
	.datad(\my_slc|PCR|out [2]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr4~0 .lut_mask = 16'hD004;
defparam \my_slc|hex_driver4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y18_N4
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr3~0_combout  = (\my_slc|PCR|out [1] & ((\my_slc|PCR|out [0] & ((\my_slc|PCR|out [2]))) # (!\my_slc|PCR|out [0] & (\my_slc|PCR|out [3] & !\my_slc|PCR|out [2])))) # (!\my_slc|PCR|out [1] & (!\my_slc|PCR|out [3] & (\my_slc|PCR|out 
// [0] $ (\my_slc|PCR|out [2]))))

	.dataa(\my_slc|PCR|out [0]),
	.datab(\my_slc|PCR|out [1]),
	.datac(\my_slc|PCR|out [3]),
	.datad(\my_slc|PCR|out [2]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr3~0 .lut_mask = 16'h8942;
defparam \my_slc|hex_driver4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y18_N14
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr2~0_combout  = (\my_slc|PCR|out [1] & (\my_slc|PCR|out [0] & (!\my_slc|PCR|out [3]))) # (!\my_slc|PCR|out [1] & ((\my_slc|PCR|out [2] & ((!\my_slc|PCR|out [3]))) # (!\my_slc|PCR|out [2] & (\my_slc|PCR|out [0]))))

	.dataa(\my_slc|PCR|out [0]),
	.datab(\my_slc|PCR|out [1]),
	.datac(\my_slc|PCR|out [3]),
	.datad(\my_slc|PCR|out [2]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr2~0 .lut_mask = 16'h0B2A;
defparam \my_slc|hex_driver4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y18_N24
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr1~0_combout  = (\my_slc|PCR|out [0] & (\my_slc|PCR|out [3] $ (((\my_slc|PCR|out [1]) # (!\my_slc|PCR|out [2]))))) # (!\my_slc|PCR|out [0] & (\my_slc|PCR|out [1] & (!\my_slc|PCR|out [3] & !\my_slc|PCR|out [2])))

	.dataa(\my_slc|PCR|out [0]),
	.datab(\my_slc|PCR|out [1]),
	.datac(\my_slc|PCR|out [3]),
	.datad(\my_slc|PCR|out [2]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr1~0 .lut_mask = 16'h280E;
defparam \my_slc|hex_driver4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y18_N18
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr0~0_combout  = (\my_slc|PCR|out [0] & ((\my_slc|PCR|out [3]) # (\my_slc|PCR|out [1] $ (\my_slc|PCR|out [2])))) # (!\my_slc|PCR|out [0] & ((\my_slc|PCR|out [1]) # (\my_slc|PCR|out [3] $ (\my_slc|PCR|out [2]))))

	.dataa(\my_slc|PCR|out [0]),
	.datab(\my_slc|PCR|out [1]),
	.datac(\my_slc|PCR|out [3]),
	.datad(\my_slc|PCR|out [2]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr0~0 .lut_mask = 16'hE7FC;
defparam \my_slc|hex_driver4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N24
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr6~0_combout  = (\my_slc|PCR|out [7] & (\my_slc|PCR|out [4] & (\my_slc|PCR|out [6] $ (\my_slc|PCR|out [5])))) # (!\my_slc|PCR|out [7] & (!\my_slc|PCR|out [5] & (\my_slc|PCR|out [6] $ (\my_slc|PCR|out [4]))))

	.dataa(\my_slc|PCR|out [7]),
	.datab(\my_slc|PCR|out [6]),
	.datac(\my_slc|PCR|out [4]),
	.datad(\my_slc|PCR|out [5]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr6~0 .lut_mask = 16'h2094;
defparam \my_slc|hex_driver5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N26
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr5~0_combout  = (\my_slc|PCR|out [7] & ((\my_slc|PCR|out [4] & ((\my_slc|PCR|out [5]))) # (!\my_slc|PCR|out [4] & (\my_slc|PCR|out [6])))) # (!\my_slc|PCR|out [7] & (\my_slc|PCR|out [6] & (\my_slc|PCR|out [4] $ (\my_slc|PCR|out 
// [5]))))

	.dataa(\my_slc|PCR|out [7]),
	.datab(\my_slc|PCR|out [6]),
	.datac(\my_slc|PCR|out [4]),
	.datad(\my_slc|PCR|out [5]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr5~0 .lut_mask = 16'hAC48;
defparam \my_slc|hex_driver5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N0
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr4~0_combout  = (\my_slc|PCR|out [7] & (\my_slc|PCR|out [6] & ((\my_slc|PCR|out [5]) # (!\my_slc|PCR|out [4])))) # (!\my_slc|PCR|out [7] & (!\my_slc|PCR|out [6] & (\my_slc|PCR|out [5] & !\my_slc|PCR|out [4])))

	.dataa(\my_slc|PCR|out [7]),
	.datab(\my_slc|PCR|out [6]),
	.datac(\my_slc|PCR|out [5]),
	.datad(\my_slc|PCR|out [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr4~0 .lut_mask = 16'h8098;
defparam \my_slc|hex_driver5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N18
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr3~0_combout  = (\my_slc|PCR|out [5] & ((\my_slc|PCR|out [6] & ((\my_slc|PCR|out [4]))) # (!\my_slc|PCR|out [6] & (\my_slc|PCR|out [7] & !\my_slc|PCR|out [4])))) # (!\my_slc|PCR|out [5] & (!\my_slc|PCR|out [7] & (\my_slc|PCR|out 
// [6] $ (\my_slc|PCR|out [4]))))

	.dataa(\my_slc|PCR|out [7]),
	.datab(\my_slc|PCR|out [6]),
	.datac(\my_slc|PCR|out [5]),
	.datad(\my_slc|PCR|out [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr3~0 .lut_mask = 16'hC124;
defparam \my_slc|hex_driver5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y20_N4
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr2~0_combout  = (\my_slc|PCR|out [5] & (!\my_slc|PCR|out [7] & ((\my_slc|PCR|out [4])))) # (!\my_slc|PCR|out [5] & ((\my_slc|PCR|out [6] & (!\my_slc|PCR|out [7])) # (!\my_slc|PCR|out [6] & ((\my_slc|PCR|out [4])))))

	.dataa(\my_slc|PCR|out [7]),
	.datab(\my_slc|PCR|out [6]),
	.datac(\my_slc|PCR|out [5]),
	.datad(\my_slc|PCR|out [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr2~0 .lut_mask = 16'h5704;
defparam \my_slc|hex_driver5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N28
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr1~0_combout  = (\my_slc|PCR|out [6] & (\my_slc|PCR|out [4] & (\my_slc|PCR|out [7] $ (\my_slc|PCR|out [5])))) # (!\my_slc|PCR|out [6] & (!\my_slc|PCR|out [7] & ((\my_slc|PCR|out [4]) # (\my_slc|PCR|out [5]))))

	.dataa(\my_slc|PCR|out [7]),
	.datab(\my_slc|PCR|out [6]),
	.datac(\my_slc|PCR|out [4]),
	.datad(\my_slc|PCR|out [5]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr1~0 .lut_mask = 16'h5190;
defparam \my_slc|hex_driver5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N30
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr0~0_combout  = (\my_slc|PCR|out [4] & ((\my_slc|PCR|out [7]) # (\my_slc|PCR|out [6] $ (\my_slc|PCR|out [5])))) # (!\my_slc|PCR|out [4] & ((\my_slc|PCR|out [5]) # (\my_slc|PCR|out [7] $ (\my_slc|PCR|out [6]))))

	.dataa(\my_slc|PCR|out [7]),
	.datab(\my_slc|PCR|out [6]),
	.datac(\my_slc|PCR|out [4]),
	.datad(\my_slc|PCR|out [5]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr0~0 .lut_mask = 16'hBFE6;
defparam \my_slc|hex_driver5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N22
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr6~0_combout  = (\my_slc|PCR|out [10] & (!\my_slc|PCR|out [9] & (\my_slc|PCR|out [8] $ (!\my_slc|PCR|out [11])))) # (!\my_slc|PCR|out [10] & (\my_slc|PCR|out [8] & (\my_slc|PCR|out [11] $ (!\my_slc|PCR|out [9]))))

	.dataa(\my_slc|PCR|out [10]),
	.datab(\my_slc|PCR|out [8]),
	.datac(\my_slc|PCR|out [11]),
	.datad(\my_slc|PCR|out [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr6~0 .lut_mask = 16'h4086;
defparam \my_slc|hex_driver6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N8
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr5~0_combout  = (\my_slc|PCR|out [11] & ((\my_slc|PCR|out [8] & ((\my_slc|PCR|out [9]))) # (!\my_slc|PCR|out [8] & (\my_slc|PCR|out [10])))) # (!\my_slc|PCR|out [11] & (\my_slc|PCR|out [10] & (\my_slc|PCR|out [8] $ 
// (\my_slc|PCR|out [9]))))

	.dataa(\my_slc|PCR|out [10]),
	.datab(\my_slc|PCR|out [8]),
	.datac(\my_slc|PCR|out [11]),
	.datad(\my_slc|PCR|out [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr5~0 .lut_mask = 16'hE228;
defparam \my_slc|hex_driver6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N2
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr4~0_combout  = (\my_slc|PCR|out [10] & (\my_slc|PCR|out [11] & ((\my_slc|PCR|out [9]) # (!\my_slc|PCR|out [8])))) # (!\my_slc|PCR|out [10] & (!\my_slc|PCR|out [8] & (!\my_slc|PCR|out [11] & \my_slc|PCR|out [9])))

	.dataa(\my_slc|PCR|out [10]),
	.datab(\my_slc|PCR|out [8]),
	.datac(\my_slc|PCR|out [11]),
	.datad(\my_slc|PCR|out [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr4~0 .lut_mask = 16'hA120;
defparam \my_slc|hex_driver6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N28
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr3~0_combout  = (\my_slc|PCR|out [9] & ((\my_slc|PCR|out [10] & (\my_slc|PCR|out [8])) # (!\my_slc|PCR|out [10] & (!\my_slc|PCR|out [8] & \my_slc|PCR|out [11])))) # (!\my_slc|PCR|out [9] & (!\my_slc|PCR|out [11] & (\my_slc|PCR|out 
// [10] $ (\my_slc|PCR|out [8]))))

	.dataa(\my_slc|PCR|out [10]),
	.datab(\my_slc|PCR|out [8]),
	.datac(\my_slc|PCR|out [11]),
	.datad(\my_slc|PCR|out [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr3~0 .lut_mask = 16'h9806;
defparam \my_slc|hex_driver6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N30
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr2~0_combout  = (\my_slc|PCR|out [9] & (((\my_slc|PCR|out [8] & !\my_slc|PCR|out [11])))) # (!\my_slc|PCR|out [9] & ((\my_slc|PCR|out [10] & ((!\my_slc|PCR|out [11]))) # (!\my_slc|PCR|out [10] & (\my_slc|PCR|out [8]))))

	.dataa(\my_slc|PCR|out [10]),
	.datab(\my_slc|PCR|out [8]),
	.datac(\my_slc|PCR|out [11]),
	.datad(\my_slc|PCR|out [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr2~0 .lut_mask = 16'h0C4E;
defparam \my_slc|hex_driver6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N16
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr1~0_combout  = (\my_slc|PCR|out [10] & (\my_slc|PCR|out [8] & (\my_slc|PCR|out [11] $ (\my_slc|PCR|out [9])))) # (!\my_slc|PCR|out [10] & (!\my_slc|PCR|out [11] & ((\my_slc|PCR|out [8]) # (\my_slc|PCR|out [9]))))

	.dataa(\my_slc|PCR|out [10]),
	.datab(\my_slc|PCR|out [8]),
	.datac(\my_slc|PCR|out [11]),
	.datad(\my_slc|PCR|out [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr1~0 .lut_mask = 16'h0D84;
defparam \my_slc|hex_driver6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N18
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr0~0_combout  = (\my_slc|PCR|out [8] & ((\my_slc|PCR|out [11]) # (\my_slc|PCR|out [10] $ (\my_slc|PCR|out [9])))) # (!\my_slc|PCR|out [8] & ((\my_slc|PCR|out [9]) # (\my_slc|PCR|out [10] $ (\my_slc|PCR|out [11]))))

	.dataa(\my_slc|PCR|out [10]),
	.datab(\my_slc|PCR|out [8]),
	.datac(\my_slc|PCR|out [11]),
	.datad(\my_slc|PCR|out [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr0~0 .lut_mask = 16'hF7DA;
defparam \my_slc|hex_driver6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N0
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr6~0_combout  = (\my_slc|PCR|out [15] & (\my_slc|PCR|out [12] & (\my_slc|PCR|out [13] $ (\my_slc|PCR|out [14])))) # (!\my_slc|PCR|out [15] & (!\my_slc|PCR|out [13] & (\my_slc|PCR|out [14] $ (\my_slc|PCR|out [12]))))

	.dataa(\my_slc|PCR|out [13]),
	.datab(\my_slc|PCR|out [15]),
	.datac(\my_slc|PCR|out [14]),
	.datad(\my_slc|PCR|out [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr6~0 .lut_mask = 16'h4910;
defparam \my_slc|hex_driver7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N30
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr5~0_combout  = (\my_slc|PCR|out [13] & ((\my_slc|PCR|out [12] & (\my_slc|PCR|out [15])) # (!\my_slc|PCR|out [12] & ((\my_slc|PCR|out [14]))))) # (!\my_slc|PCR|out [13] & (\my_slc|PCR|out [14] & (\my_slc|PCR|out [12] $ 
// (\my_slc|PCR|out [15]))))

	.dataa(\my_slc|PCR|out [13]),
	.datab(\my_slc|PCR|out [12]),
	.datac(\my_slc|PCR|out [15]),
	.datad(\my_slc|PCR|out [14]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr5~0 .lut_mask = 16'hB680;
defparam \my_slc|hex_driver7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N8
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr4~0_combout  = (\my_slc|PCR|out [15] & (\my_slc|PCR|out [14] & ((\my_slc|PCR|out [13]) # (!\my_slc|PCR|out [12])))) # (!\my_slc|PCR|out [15] & (\my_slc|PCR|out [13] & (!\my_slc|PCR|out [12] & !\my_slc|PCR|out [14])))

	.dataa(\my_slc|PCR|out [13]),
	.datab(\my_slc|PCR|out [12]),
	.datac(\my_slc|PCR|out [15]),
	.datad(\my_slc|PCR|out [14]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr4~0 .lut_mask = 16'hB002;
defparam \my_slc|hex_driver7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N18
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr3~0_combout  = (\my_slc|PCR|out [13] & ((\my_slc|PCR|out [12] & ((\my_slc|PCR|out [14]))) # (!\my_slc|PCR|out [12] & (\my_slc|PCR|out [15] & !\my_slc|PCR|out [14])))) # (!\my_slc|PCR|out [13] & (!\my_slc|PCR|out [15] & 
// (\my_slc|PCR|out [12] $ (\my_slc|PCR|out [14]))))

	.dataa(\my_slc|PCR|out [13]),
	.datab(\my_slc|PCR|out [12]),
	.datac(\my_slc|PCR|out [15]),
	.datad(\my_slc|PCR|out [14]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr3~0 .lut_mask = 16'h8924;
defparam \my_slc|hex_driver7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N20
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr2~0_combout  = (\my_slc|PCR|out [13] & (\my_slc|PCR|out [12] & (!\my_slc|PCR|out [15]))) # (!\my_slc|PCR|out [13] & ((\my_slc|PCR|out [14] & ((!\my_slc|PCR|out [15]))) # (!\my_slc|PCR|out [14] & (\my_slc|PCR|out [12]))))

	.dataa(\my_slc|PCR|out [13]),
	.datab(\my_slc|PCR|out [12]),
	.datac(\my_slc|PCR|out [15]),
	.datad(\my_slc|PCR|out [14]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr2~0 .lut_mask = 16'h0D4C;
defparam \my_slc|hex_driver7|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y16_N26
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr1~0_combout  = (\my_slc|PCR|out [13] & (!\my_slc|PCR|out [15] & ((\my_slc|PCR|out [12]) # (!\my_slc|PCR|out [14])))) # (!\my_slc|PCR|out [13] & (\my_slc|PCR|out [12] & (\my_slc|PCR|out [15] $ (!\my_slc|PCR|out [14]))))

	.dataa(\my_slc|PCR|out [13]),
	.datab(\my_slc|PCR|out [15]),
	.datac(\my_slc|PCR|out [14]),
	.datad(\my_slc|PCR|out [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr1~0 .lut_mask = 16'h6302;
defparam \my_slc|hex_driver7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y16_N14
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr0~0_combout  = (\my_slc|PCR|out [12] & ((\my_slc|PCR|out [15]) # (\my_slc|PCR|out [13] $ (\my_slc|PCR|out [14])))) # (!\my_slc|PCR|out [12] & ((\my_slc|PCR|out [13]) # (\my_slc|PCR|out [15] $ (\my_slc|PCR|out [14]))))

	.dataa(\my_slc|PCR|out [13]),
	.datab(\my_slc|PCR|out [12]),
	.datac(\my_slc|PCR|out [15]),
	.datad(\my_slc|PCR|out [14]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr0~0 .lut_mask = 16'hE7FA;
defparam \my_slc|hex_driver7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign LED[8] = \LED[8]~output_o ;

assign LED[9] = \LED[9]~output_o ;

assign LED[10] = \LED[10]~output_o ;

assign LED[11] = \LED[11]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

assign CE = \CE~output_o ;

assign UB = \UB~output_o ;

assign LB = \LB~output_o ;

assign OE = \OE~output_o ;

assign WE = \WE~output_o ;

assign ADDR[0] = \ADDR[0]~output_o ;

assign ADDR[1] = \ADDR[1]~output_o ;

assign ADDR[2] = \ADDR[2]~output_o ;

assign ADDR[3] = \ADDR[3]~output_o ;

assign ADDR[4] = \ADDR[4]~output_o ;

assign ADDR[5] = \ADDR[5]~output_o ;

assign ADDR[6] = \ADDR[6]~output_o ;

assign ADDR[7] = \ADDR[7]~output_o ;

assign ADDR[8] = \ADDR[8]~output_o ;

assign ADDR[9] = \ADDR[9]~output_o ;

assign ADDR[10] = \ADDR[10]~output_o ;

assign ADDR[11] = \ADDR[11]~output_o ;

assign ADDR[12] = \ADDR[12]~output_o ;

assign ADDR[13] = \ADDR[13]~output_o ;

assign ADDR[14] = \ADDR[14]~output_o ;

assign ADDR[15] = \ADDR[15]~output_o ;

assign ADDR[16] = \ADDR[16]~output_o ;

assign ADDR[17] = \ADDR[17]~output_o ;

assign ADDR[18] = \ADDR[18]~output_o ;

assign ADDR[19] = \ADDR[19]~output_o ;

assign Data[0] = \Data[0]~output_o ;

assign Data[1] = \Data[1]~output_o ;

assign Data[2] = \Data[2]~output_o ;

assign Data[3] = \Data[3]~output_o ;

assign Data[4] = \Data[4]~output_o ;

assign Data[5] = \Data[5]~output_o ;

assign Data[6] = \Data[6]~output_o ;

assign Data[7] = \Data[7]~output_o ;

assign Data[8] = \Data[8]~output_o ;

assign Data[9] = \Data[9]~output_o ;

assign Data[10] = \Data[10]~output_o ;

assign Data[11] = \Data[11]~output_o ;

assign Data[12] = \Data[12]~output_o ;

assign Data[13] = \Data[13]~output_o ;

assign Data[14] = \Data[14]~output_o ;

assign Data[15] = \Data[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
