---
pdf: 
module: 5
lecture: 
date: 2024-03-08T20:48:00
version:
  - DL-24
last-revision: 
notes-taken: false
tags:
  - DigitalLogic/SequentialCircuits
---
# SR Flip Flop

- This is clocked SR Latch.

- SR flip flop has a fixed behaviour (fixed behaviour table) but it can be implemented using either SR Latch or S'R' Latch.
- When clock = 0, no work occurs in the circuit.


> [!discussion] 
> Lec-03-04A Pg No. 111
> ![[Clock in Digital Circuits-20240308204734549.webp]]
> ![[Clock in Digital Circuits-20240308204751428.webp]]
> ![[Clock in Digital Circuits-20240308204802266.webp]]




