{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621787985995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621787985995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 23 17:39:45 2021 " "Processing started: Sun May 23 17:39:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621787985995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787985995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CourseworkTask1 -c CourseworkTask1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CourseworkTask1 -c CourseworkTask1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787985995 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621787986260 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621787986260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_enc_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_enc_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_enc_dec-Behavioral " "Found design unit 1: xtea_enc_dec-Behavioral" {  } { { "xtea_enc_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_enc_dec.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621787991008 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_enc_dec " "Found entity 1: xtea_enc_dec" {  } { { "xtea_enc_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_enc_dec.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621787991008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_dec1_enc2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_dec1_enc2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_dec1_enc2-Behavioral " "Found design unit 1: xtea_dec1_enc2-Behavioral" {  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621787991009 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_dec1_enc2 " "Found entity 1: xtea_dec1_enc2" {  } { { "xtea_dec1_enc2.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec1_enc2.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621787991009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_dec2_enc1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_dec2_enc1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_dec2_enc1-Behavioral " "Found design unit 1: xtea_dec2_enc1-Behavioral" {  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621787991010 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_dec2_enc1 " "Found entity 1: xtea_dec2_enc1" {  } { { "xtea_dec2_enc1.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_dec2_enc1.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621787991010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_tb-tb " "Found design unit 1: xtea_tb-tb" {  } { { "xtea_tb.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_tb.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621787991011 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_tb " "Found entity 1: xtea_tb" {  } { { "xtea_tb.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_tb.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621787991011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_top-Behavioral " "Found design unit 1: xtea_top-Behavioral" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621787991013 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_top " "Found entity 1: xtea_top" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621787991013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991013 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "xtea_top " "Elaborating entity \"xtea_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621787991033 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_key_in xtea_top.vhd(138) " "VHDL Process Statement warning at xtea_top.vhd(138): inferring latch(es) for signal or variable \"s_key_in\", which holds its previous value in one or more paths through the process" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621787991034 "|xtea_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_data_in xtea_top.vhd(138) " "VHDL Process Statement warning at xtea_top.vhd(138): inferring latch(es) for signal or variable \"s_data_in\", which holds its previous value in one or more paths through the process" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[0\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[0\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[1\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[1\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[2\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[2\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[3\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[3\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[4\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[4\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[5\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[5\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[6\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[6\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[7\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[7\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[8\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[8\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[9\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[9\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[10\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[10\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[11\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[11\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[12\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[12\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[13\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[13\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[14\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[14\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[15\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[15\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[16\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[16\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[17\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[17\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[18\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[18\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[19\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[19\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[20\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[20\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[21\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[21\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[22\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[22\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[23\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[23\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[24\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[24\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[25\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[25\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[26\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[26\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[27\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[27\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[28\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[28\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[29\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[29\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[30\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[30\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[31\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[31\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[32\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[32\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[33\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[33\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[34\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[34\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[35\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[35\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[36\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[36\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[37\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[37\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[38\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[38\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[39\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[39\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[40\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[40\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[41\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[41\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[42\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[42\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[43\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[43\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991035 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[44\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[44\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[45\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[45\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[46\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[46\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[47\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[47\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[48\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[48\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[49\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[49\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[50\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[50\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[51\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[51\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[52\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[52\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[53\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[53\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[54\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[54\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[55\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[55\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[56\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[56\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[57\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[57\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[58\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[58\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[59\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[59\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[60\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[60\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[61\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[61\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[62\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[62\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[63\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[63\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[64\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[64\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[65\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[65\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[66\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[66\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[67\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[67\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[68\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[68\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[69\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[69\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[70\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[70\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[71\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[71\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[72\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[72\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[73\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[73\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[74\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[74\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[75\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[75\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[76\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[76\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[77\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[77\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[78\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[78\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[79\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[79\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[80\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[80\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[81\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[81\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[82\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[82\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[83\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[83\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[84\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[84\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[85\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[85\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[86\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[86\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[87\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[87\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[88\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[88\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[89\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[89\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[90\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[90\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[91\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[91\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[92\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[92\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[93\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[93\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[94\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[94\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991036 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[95\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[95\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[96\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[96\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[97\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[97\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[98\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[98\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[99\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[99\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[100\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[100\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[101\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[101\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[102\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[102\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[103\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[103\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[104\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[104\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[105\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[105\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[106\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[106\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[107\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[107\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[108\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[108\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[109\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[109\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[110\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[110\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[111\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[111\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[112\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[112\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[113\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[113\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[114\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[114\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[115\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[115\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[116\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[116\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[117\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[117\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[118\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[118\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[119\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[119\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[120\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[120\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[121\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[121\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[122\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[122\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[123\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[123\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[124\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[124\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[125\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[125\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[126\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[126\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_in\[127\] xtea_top.vhd(138) " "Inferred latch for \"s_data_in\[127\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[0\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[0\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[1\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[1\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[2\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[2\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[3\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[3\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[4\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[4\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[5\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[5\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[6\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[6\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[7\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[7\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[8\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[8\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[9\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[9\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[10\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[10\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[11\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[11\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[12\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[12\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[13\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[13\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[14\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[14\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[15\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[15\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[16\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[16\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[17\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[17\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[18\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[18\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991037 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[19\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[19\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[20\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[20\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[21\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[21\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[22\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[22\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[23\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[23\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[24\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[24\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[25\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[25\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[26\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[26\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[27\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[27\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[28\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[28\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[29\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[29\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[30\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[30\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[31\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[31\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[32\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[32\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[33\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[33\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[34\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[34\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[35\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[35\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[36\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[36\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[37\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[37\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[38\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[38\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[39\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[39\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[40\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[40\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[41\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[41\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[42\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[42\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[43\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[43\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[44\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[44\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[45\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[45\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[46\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[46\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[47\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[47\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[48\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[48\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[49\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[49\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[50\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[50\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[51\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[51\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[52\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[52\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[53\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[53\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[54\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[54\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[55\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[55\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[56\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[56\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[57\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[57\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[58\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[58\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[59\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[59\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991038 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[60\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[60\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[61\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[61\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[62\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[62\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[63\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[63\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[64\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[64\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[65\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[65\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[66\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[66\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[67\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[67\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[68\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[68\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[69\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[69\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[70\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[70\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[71\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[71\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[72\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[72\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[73\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[73\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[74\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[74\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[75\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[75\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[76\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[76\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[77\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[77\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[78\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[78\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[79\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[79\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[80\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[80\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[81\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[81\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[82\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[82\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[83\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[83\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[84\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[84\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[85\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[85\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[86\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[86\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[87\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[87\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[88\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[88\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[89\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[89\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[90\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[90\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[91\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[91\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[92\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[92\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[93\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[93\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[94\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[94\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[95\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[95\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[96\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[96\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[97\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[97\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[98\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[98\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[99\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[99\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[100\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[100\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[101\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[101\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[102\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[102\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[103\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[103\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[104\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[104\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[105\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[105\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[106\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[106\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[107\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[107\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[108\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[108\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[109\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[109\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[110\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[110\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991039 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[111\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[111\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[112\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[112\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[113\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[113\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[114\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[114\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[115\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[115\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[116\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[116\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[117\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[117\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[118\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[118\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[119\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[119\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[120\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[120\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[121\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[121\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[122\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[122\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[123\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[123\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[124\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[124\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[125\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[125\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[126\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[126\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_key_in\[127\] xtea_top.vhd(138) " "Inferred latch for \"s_key_in\[127\]\" at xtea_top.vhd(138)" {  } { { "xtea_top.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 "|xtea_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xtea_enc_dec xtea_enc_dec:enc_dec " "Elaborating entity \"xtea_enc_dec\" for hierarchy \"xtea_enc_dec:enc_dec\"" {  } { { "xtea_top.vhd" "enc_dec" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_top.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621787991040 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "State xtea_enc_dec.vhd(129) " "VHDL Process Statement warning at xtea_enc_dec.vhd(129): signal \"State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_enc_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_enc_dec.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621787991043 "|xtea_top|xtea_enc_dec:enc_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start xtea_enc_dec.vhd(134) " "VHDL Process Statement warning at xtea_enc_dec.vhd(134): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_enc_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_enc_dec.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621787991043 "|xtea_top|xtea_enc_dec:enc_dec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dec_enc_flag xtea_enc_dec.vhd(136) " "VHDL Process Statement warning at xtea_enc_dec.vhd(136): signal \"dec_enc_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_enc_dec.vhd" "" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_enc_dec.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621787991043 "|xtea_top|xtea_enc_dec:enc_dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xtea_dec1_enc2 xtea_enc_dec:enc_dec\|xtea_dec1_enc2:encdec1 " "Elaborating entity \"xtea_dec1_enc2\" for hierarchy \"xtea_enc_dec:enc_dec\|xtea_dec1_enc2:encdec1\"" {  } { { "xtea_enc_dec.vhd" "encdec1" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_enc_dec.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621787991043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xtea_dec2_enc1 xtea_enc_dec:enc_dec\|xtea_dec2_enc1:encdec2 " "Elaborating entity \"xtea_dec2_enc1\" for hierarchy \"xtea_enc_dec:enc_dec\|xtea_dec2_enc1:encdec2\"" {  } { { "xtea_enc_dec.vhd" "encdec2" { Text "C:/Users/chris/OneDrive/Documents/Uni Work/3rd Year/FPGA/Coursework/Altera-Cryptography/altera/xtea_enc_dec.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621787991045 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621787991623 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621787991886 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621787991886 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1147 " "Implemented 1147 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621787991941 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621787991941 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1046 " "Implemented 1046 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621787991941 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621787991941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621787991954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 23 17:39:51 2021 " "Processing ended: Sun May 23 17:39:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621787991954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621787991954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621787991954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621787991954 ""}
