// Seed: 137554272
module module_0 (
    input tri0 id_0
    , id_2
);
  logic id_3;
  ;
  wire id_4;
  ;
  parameter integer id_5 = (-1);
endmodule
module module_0 #(
    parameter id_12 = 32'd57,
    parameter id_2  = 32'd62
) (
    output tri0 id_0,
    input tri1 id_1,
    input uwire _id_2,
    input wire id_3,
    input tri id_4,
    input wand id_5,
    input supply1 id_6,
    input supply0 module_1,
    output tri id_8,
    output uwire id_9,
    input supply0 id_10,
    output supply1 id_11,
    input tri _id_12,
    input uwire id_13,
    input wand id_14,
    output tri1 id_15,
    input tri id_16,
    output uwire id_17,
    input supply0 id_18,
    output supply0 id_19,
    input supply1 id_20,
    input wor id_21,
    output tri0 id_22,
    input wand id_23,
    input wire id_24,
    input tri id_25,
    output wire id_26,
    input wire id_27,
    input supply1 id_28,
    input supply1 id_29,
    input supply1 id_30,
    input wire id_31,
    input wor id_32,
    output tri1 id_33,
    input tri1 id_34,
    output uwire id_35,
    input tri1 id_36
);
  wire [1 : id_12  ==  {  1  , "" , "" }  &&  id_2] id_38 = id_2;
  and primCall (
      id_35,
      id_38,
      id_20,
      id_27,
      id_18,
      id_3,
      id_23,
      id_30,
      id_32,
      id_31,
      id_29,
      id_16,
      id_5,
      id_10,
      id_4,
      id_14,
      id_25,
      id_13,
      id_21,
      id_1,
      id_28,
      id_6,
      id_34,
      id_24,
      id_36
  );
  module_0 modCall_1 (id_20);
endmodule
