{
  "design": {
    "design_info": {
      "boundary_crc": "0xB5245B629C228EF5",
      "device": "xc7z020clg400-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "ila_0": "",
      "xlconstant_0": "",
      "spi_master_0": ""
    },
    "ports": {
      "spi_miso_0": {
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_spi_master_0_0_spi_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      },
      "spi_clk_0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_spi_master_0_0_spi_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "spi_cs_0": {
        "direction": "O"
      },
      "sysclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sysclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_1_ila_0_0",
        "parameters": {
          "ALL_PROBE_SAME_MU_CNT": {
            "value": "2"
          },
          "C_ADV_TRIGGER": {
            "value": "true"
          },
          "C_DATA_DEPTH": {
            "value": "8192"
          },
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_EN_STRG_QUAL": {
            "value": "0"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "7"
          },
          "C_PROBE0_MU_CNT": {
            "value": "2"
          },
          "C_PROBE0_WIDTH": {
            "value": "32"
          },
          "C_PROBE1_MU_CNT": {
            "value": "2"
          },
          "C_PROBE2_MU_CNT": {
            "value": "2"
          },
          "C_PROBE3_MU_CNT": {
            "value": "2"
          },
          "C_PROBE4_MU_CNT": {
            "value": "2"
          },
          "C_PROBE5_MU_CNT": {
            "value": "2"
          },
          "C_PROBE6_MU_CNT": {
            "value": "2"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0"
      },
      "spi_master_0": {
        "vlnv": "xilinx.com:module_ref:spi_master:1.0",
        "xci_name": "design_1_spi_master_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "spi_master",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "axi_m": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_sysclk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "axi_m_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "axi_m_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "axi_m_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "axi_m_tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "axi_m",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_sysclk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "spi_clk": {
            "type": "clk",
            "direction": "O"
          },
          "en": {
            "direction": "I"
          },
          "error": {
            "direction": "O"
          },
          "spi_miso": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_spi_master_0_0_spi_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "spi_cs": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "spi_miso_0_1": {
        "ports": [
          "spi_miso_0",
          "spi_master_0/spi_miso",
          "ila_0/probe4"
        ]
      },
      "spi_master_0_spi_cs": {
        "ports": [
          "spi_master_0/spi_cs",
          "spi_cs_0",
          "ila_0/probe5"
        ]
      },
      "spi_master_0_axi_m_tdata": {
        "ports": [
          "spi_master_0/axi_m_tdata",
          "ila_0/probe0"
        ]
      },
      "spi_master_0_axi_m_tlast": {
        "ports": [
          "spi_master_0/axi_m_tlast",
          "ila_0/probe1"
        ]
      },
      "spi_master_0_axi_m_tvalid": {
        "ports": [
          "spi_master_0/axi_m_tvalid",
          "ila_0/probe2"
        ]
      },
      "spi_master_0_error": {
        "ports": [
          "spi_master_0/error",
          "ila_0/probe3"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "spi_master_0/en",
          "spi_master_0/axi_m_tready"
        ]
      },
      "Net": {
        "ports": [
          "sysclk",
          "spi_master_0/clk",
          "ila_0/clk"
        ]
      },
      "spi_master_0_spi_clk": {
        "ports": [
          "spi_master_0/spi_clk",
          "spi_clk_0",
          "ila_0/probe6"
        ]
      },
      "rst_1": {
        "ports": [
          "rst",
          "spi_master_0/rst_n"
        ]
      }
    }
  }
}