# Dyn-Instr-Schl-OOO
Dynamic instruction scheduling simulator for an out-of-order superscalar processor that fetches and issues N instructions per cycle. The dynamic scheduling mechanism is modeled under the assumption of perfect branch prediction and cache design.
