module testbench();

timeunit 10ns;	// Half clock cycle at 50 MHz
			// This is the amount of time represented by #1 
timeprecision 1ns;

// These signals are internal because the processor will be 
// instantiated as a submodule in testbench.



logic           CLK;        
logic           RESET;      
logic AES_START;
logic AES_DONE;
logic [127:0] AES_KEY = 128'h000102030405060708090a0b0c0d0e0f;
logic [127:0] AES_MSG_ENC = 128'hdaec3055df058e1c39e814ea76f6747e;

logic [127:0] AES_MSG_DEC;
		
AES lol (.*);

// Toggle the clock
// #1 means wait for a delay of 1 timeunit
always begin : CLOCK_GENERATION
#1 CLK = ~CLK;
end

initial begin: CLOCK_INITIALIZATION
    CLK = 0;
end 

// Testing begins here
// The initial block is not synthesizable
// Everything happens sequentially inside an initial block
// as in a software program
initial begin: TEST_VECTORS

RESET = 0;



AES_START =1'b1;




end

endmodule
