// Library - 16nm, Cell - 6T_DEMUX_, View - schematic
// LAST TIME SAVED: Apr 18 21:16:00 2015
// NETLIST TIME: May 28 02:41:07 2015
`timescale 1ns / 1ns 

(* cds_ams_schematic *) 
module \6T_DEMUX_  (A, Ack, S, \1of4_1 , \1of4_2 , \1of4_3 , \1of4_4 , 
    En);

output  Ack;

input  En;

output [63:0]  A;
output [7:0]  S;

input [3:0]  \1of4_4 ;
input [3:0]  \1of4_1 ;
input [3:0]  \1of4_2 ;
input [3:0]  \1of4_3 ;

// Buses in the design

wire  [0:3]  net020;

