<<<<<<< HEAD
#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002852c50 .scope module, "ProcessorTestbench" "ProcessorTestbench" 2 1;
 .timescale 0 0;
v00000000028ae3a0_0 .var "clk", 0 0;
v00000000028ae440 .array "expectedRegContent", 31 1, 31 0;
v00000000028aeda0_0 .var/i "i", 31 0;
v00000000028ae580_0 .var "reset", 0 0;
S_0000000002852320 .scope module, "proc" "Processor" 2 10, 3 1 0, S_0000000002852c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v00000000028afe80_0 .net "clk", 0 0, v00000000028ae3a0_0;  1 drivers
v00000000028afde0_0 .net "dataaddr", 31 0, v00000000028aa380_0;  1 drivers
v00000000028af2a0_0 .net "datawrite", 0 0, v000000000283b300_0;  1 drivers
v00000000028aec60_0 .net "instr", 31 0, L_000000000283ca70;  1 drivers
v00000000028ae1c0_0 .net "pc", 31 0, L_000000000283d870;  1 drivers
v00000000028af700_0 .net "readdata", 31 0, L_000000000283cc30;  1 drivers
v00000000028aed00_0 .net "reset", 0 0, v00000000028ae580_0;  1 drivers
v00000000028aff20_0 .net "writedata", 31 0, L_000000000283d1e0;  1 drivers
L_000000000290a3e0 .part L_000000000283d870, 2, 6;
L_000000000290bba0 .part v00000000028aa380_0, 2, 6;
S_00000000028524a0 .scope module, "dmem" "DataMemory" 3 17, 4 12 0, S_0000000002852320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 6 "addr"
    .port_info 3 /INPUT 32 "wd"
    .port_info 4 /OUTPUT 32 "rd"
L_000000000283cc30 .functor BUFZ 32, L_000000000290b2e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000002847160 .array "DATARAM", 0 63, 31 0;
v0000000002845540_0 .net *"_s0", 31 0, L_000000000290b2e0;  1 drivers
v00000000028466c0_0 .net *"_s2", 7 0, L_000000000290a520;  1 drivers
L_00000000028b0510 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002845a40_0 .net *"_s5", 1 0, L_00000000028b0510;  1 drivers
v0000000002845d60_0 .net "addr", 5 0, L_000000000290bba0;  1 drivers
v0000000002845900_0 .net "clk", 0 0, v00000000028ae3a0_0;  alias, 1 drivers
v0000000002847200_0 .net "rd", 31 0, L_000000000283cc30;  alias, 1 drivers
v0000000002846080_0 .net "wd", 31 0, L_000000000283d1e0;  alias, 1 drivers
v00000000028472a0_0 .net "we", 0 0, v000000000283b300_0;  alias, 1 drivers
E_000000000284d3f0 .event posedge, v0000000002845900_0;
L_000000000290b2e0 .array/port v0000000002847160, L_000000000290a520;
L_000000000290a520 .concat [ 6 2 0 0], L_000000000290bba0, L_00000000028b0510;
S_00000000028532a0 .scope module, "imem" "InstructionMemory" 3 16, 4 2 0, S_0000000002852320;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "addr"
    .port_info 1 /OUTPUT 32 "rd"
L_000000000283ca70 .functor BUFZ 32, L_000000000290a0c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000002846260 .array "INSTRROM", 0 63, 31 0;
v0000000002845680_0 .net *"_s0", 31 0, L_000000000290a0c0;  1 drivers
v00000000028469e0_0 .net *"_s2", 7 0, L_000000000290a8e0;  1 drivers
L_00000000028b04c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028459a0_0 .net *"_s5", 1 0, L_00000000028b04c8;  1 drivers
v0000000002846bc0_0 .net "addr", 5 0, L_000000000290a3e0;  1 drivers
v0000000002845ae0_0 .net "rd", 31 0, L_000000000283ca70;  alias, 1 drivers
L_000000000290a0c0 .array/port v0000000002846260, L_000000000290a8e0;
L_000000000290a8e0 .concat [ 6 2 0 0], L_000000000290a3e0, L_00000000028b04c8;
S_0000000002853420 .scope module, "mips" "MIPScore" 3 10, 5 1 0, S_0000000002852320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "pc"
    .port_info 3 /INPUT 32 "instr"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 32 "aluout"
    .port_info 6 /OUTPUT 32 "writedata"
    .port_info 7 /INPUT 32 "readdata"
v00000000028af3e0_0 .net "OrImm", 0 0, v0000000002846760_0;  1 drivers
v00000000028af520_0 .net "alucontrol", 2 0, v0000000002846a80_0;  1 drivers
v00000000028ae120_0 .net "aluout", 31 0, v00000000028aa380_0;  alias, 1 drivers
v00000000028ae300_0 .net "alusrcbimm", 0 0, v00000000028473e0_0;  1 drivers
v00000000028ae8a0_0 .net "clk", 0 0, v00000000028ae3a0_0;  alias, 1 drivers
v00000000028ae9e0_0 .net "destreg", 4 0, v0000000002845b80_0;  1 drivers
v00000000028aebc0_0 .net "dobranch", 0 0, v0000000002846120_0;  1 drivers
v00000000028ae940_0 .net "dojump", 0 0, v00000000028461c0_0;  1 drivers
v00000000028aeee0_0 .net "instr", 31 0, L_000000000283ca70;  alias, 1 drivers
v00000000028af200_0 .net "lui", 0 0, v0000000002846800_0;  1 drivers
v00000000028af5c0_0 .net "memtoreg", 0 0, v00000000028468a0_0;  1 drivers
v00000000028ae760_0 .net "memwrite", 0 0, v000000000283b300_0;  alias, 1 drivers
v00000000028aea80_0 .net "pc", 31 0, L_000000000283d870;  alias, 1 drivers
v00000000028afa20_0 .net "readdata", 31 0, L_000000000283cc30;  alias, 1 drivers
v00000000028afd40_0 .net "regwrite", 0 0, v000000000283ac20_0;  1 drivers
v00000000028ae080_0 .net "reset", 0 0, v00000000028ae580_0;  alias, 1 drivers
v00000000028aeb20_0 .net "writedata", 31 0, L_000000000283d1e0;  alias, 1 drivers
v00000000028af660_0 .net "zero", 0 0, v00000000028abd20_0;  1 drivers
S_00000000028140f0 .scope module, "decoder" "Decoder" 5 16, 6 1 0, S_0000000002853420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "memtoreg"
    .port_info 3 /OUTPUT 1 "memwrite"
    .port_info 4 /OUTPUT 1 "dobranch"
    .port_info 5 /OUTPUT 1 "alusrcbimm"
    .port_info 6 /OUTPUT 5 "destreg"
    .port_info 7 /OUTPUT 1 "regwrite"
    .port_info 8 /OUTPUT 1 "dojump"
    .port_info 9 /OUTPUT 3 "alucontrol"
    .port_info 10 /OUTPUT 1 "OrImm"
    .port_info 11 /OUTPUT 1 "lui"
v0000000002846760_0 .var "OrImm", 0 0;
v0000000002846a80_0 .var "alucontrol", 2 0;
v00000000028473e0_0 .var "alusrcbimm", 0 0;
v0000000002845b80_0 .var "destreg", 4 0;
v0000000002846120_0 .var "dobranch", 0 0;
v00000000028461c0_0 .var "dojump", 0 0;
v0000000002846300_0 .net "funct", 5 0, L_00000000028aef80;  1 drivers
v00000000028463a0_0 .net "instr", 31 0, L_000000000283ca70;  alias, 1 drivers
v0000000002846800_0 .var "lui", 0 0;
v00000000028468a0_0 .var "memtoreg", 0 0;
v000000000283b300_0 .var "memwrite", 0 0;
v000000000283a7c0_0 .net "op", 5 0, L_00000000028aee40;  1 drivers
v000000000283ac20_0 .var "regwrite", 0 0;
v000000000283ae00_0 .net "zero", 0 0, v00000000028abd20_0;  alias, 1 drivers
E_000000000284d570 .event edge, v000000000283a7c0_0, v0000000002845ae0_0, v0000000002846300_0, v000000000283ae00_0;
L_00000000028aee40 .part L_000000000283ca70, 26, 6;
L_00000000028aef80 .part L_000000000283ca70, 0, 6;
S_0000000002814270 .scope module, "dp" "Datapath" 5 19, 7 1 0, S_0000000002853420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "memtoreg"
    .port_info 3 /INPUT 1 "dobranch"
    .port_info 4 /INPUT 1 "alusrcbimm"
    .port_info 5 /INPUT 5 "destreg"
    .port_info 6 /INPUT 1 "regwrite"
    .port_info 7 /INPUT 1 "jump"
    .port_info 8 /INPUT 3 "alucontrol"
    .port_info 9 /OUTPUT 1 "zero"
    .port_info 10 /OUTPUT 32 "pc"
    .port_info 11 /INPUT 32 "instr"
    .port_info 12 /OUTPUT 32 "aluout"
    .port_info 13 /OUTPUT 32 "writedata"
    .port_info 14 /INPUT 32 "readdata"
    .port_info 15 /INPUT 1 "OrImm"
    .port_info 16 /INPUT 1 "lui"
L_000000000283d1e0 .functor BUFZ 32, L_000000000290a5c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000028ac250_0 .net "OrImm", 0 0, v0000000002846760_0;  alias, 1 drivers
v00000000028ac430_0 .net "alucontrol", 2 0, v0000000002846a80_0;  alias, 1 drivers
v00000000028ac390_0 .net "aluout", 31 0, v00000000028aa380_0;  alias, 1 drivers
v00000000028ad650_0 .net "alusrcbimm", 0 0, v00000000028473e0_0;  alias, 1 drivers
v00000000028acf70_0 .net "clk", 0 0, v00000000028ae3a0_0;  alias, 1 drivers
v00000000028ac4d0_0 .net "destreg", 4 0, v0000000002845b80_0;  alias, 1 drivers
v00000000028adab0_0 .net "dobranch", 0 0, v0000000002846120_0;  alias, 1 drivers
v00000000028ad0b0_0 .net "instr", 31 0, L_000000000283ca70;  alias, 1 drivers
v00000000028ad330_0 .net "jump", 0 0, v00000000028461c0_0;  alias, 1 drivers
v00000000028ac750_0 .net "lui", 0 0, v0000000002846800_0;  alias, 1 drivers
v00000000028ac7f0_0 .net "memtoreg", 0 0, v00000000028468a0_0;  alias, 1 drivers
v00000000028adbf0_0 .net "pc", 31 0, L_000000000283d870;  alias, 1 drivers
v00000000028aca70_0 .net "readdata", 31 0, L_000000000283cc30;  alias, 1 drivers
v00000000028ad6f0_0 .net "regwrite", 0 0, v000000000283ac20_0;  alias, 1 drivers
v00000000028ad790_0 .net "reset", 0 0, v00000000028ae580_0;  alias, 1 drivers
v00000000028ad3d0_0 .net "result", 31 0, L_000000000290aac0;  1 drivers
v00000000028adb50_0 .net "signimm", 31 0, v00000000028ad290_0;  1 drivers
v00000000028acbb0_0 .net "srca", 31 0, L_000000000290b560;  1 drivers
v00000000028ace30_0 .net "srcb", 31 0, L_000000000290a5c0;  1 drivers
v00000000028adc90_0 .net "srcbimm", 31 0, L_000000000290a480;  1 drivers
v00000000028ac610_0 .net "writedata", 31 0, L_000000000283d1e0;  alias, 1 drivers
v00000000028ac890_0 .net "zero", 0 0, v00000000028abd20_0;  alias, 1 drivers
L_00000000028ae800 .part L_000000000283ca70, 0, 26;
L_000000000290b6a0 .part L_000000000283ca70, 0, 16;
L_000000000290a480 .functor MUXZ 32, L_000000000290a5c0, v00000000028ad290_0, v00000000028473e0_0, C4<>;
L_000000000290aac0 .functor MUXZ 32, v00000000028aa380_0, L_000000000283cc30, v00000000028468a0_0, C4<>;
L_000000000290bec0 .part L_000000000283ca70, 21, 5;
L_000000000290ba60 .part L_000000000283ca70, 16, 5;
S_00000000027e1b70 .scope module, "alu" "ArithmeticLogicUnit" 7 32, 7 141 0, S_0000000002814270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 3 "alucontrol"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /OUTPUT 1 "zero"
v00000000028aba00_0 .net "a", 31 0, L_000000000290b560;  alias, 1 drivers
v00000000028aa2e0_0 .net "alucontrol", 2 0, v0000000002846a80_0;  alias, 1 drivers
v00000000028aa9c0_0 .net "b", 31 0, L_000000000290a480;  alias, 1 drivers
v00000000028aac40_0 .var "hi", 31 0;
v00000000028ab640_0 .var "lo", 31 0;
v00000000028aa380_0 .var "result", 31 0;
v00000000028ab500_0 .var "temp", 61 0;
v00000000028abd20_0 .var "zero", 0 0;
E_000000000284e030/0 .event edge, v0000000002846a80_0, v00000000028aba00_0, v00000000028aa9c0_0, v00000000028ab500_0;
E_000000000284e030/1 .event edge, v00000000028aac40_0, v00000000028ab640_0, v00000000028aa380_0;
E_000000000284e030 .event/or E_000000000284e030/0, E_000000000284e030/1;
S_00000000027e1cf0 .scope module, "gpr" "RegisterFile" 7 40, 7 80 0, S_0000000002814270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 5 "ra1"
    .port_info 3 /INPUT 5 "ra2"
    .port_info 4 /INPUT 5 "wa3"
    .port_info 5 /INPUT 32 "wd3"
    .port_info 6 /OUTPUT 32 "rd1"
    .port_info 7 /OUTPUT 32 "rd2"
v00000000028aa1a0_0 .net *"_s0", 31 0, L_000000000290a980;  1 drivers
v00000000028aa060_0 .net *"_s10", 6 0, L_000000000290b1a0;  1 drivers
L_00000000028b0318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028ab6e0_0 .net *"_s13", 1 0, L_00000000028b0318;  1 drivers
L_00000000028b0360 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028ab0a0_0 .net/2u *"_s14", 31 0, L_00000000028b0360;  1 drivers
v00000000028ab000_0 .net *"_s18", 31 0, L_000000000290ac00;  1 drivers
L_00000000028b03a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028ab5a0_0 .net *"_s21", 26 0, L_00000000028b03a8;  1 drivers
L_00000000028b03f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028aaa60_0 .net/2u *"_s22", 31 0, L_00000000028b03f0;  1 drivers
v00000000028aab00_0 .net *"_s24", 0 0, L_000000000290ab60;  1 drivers
v00000000028aa240_0 .net *"_s26", 31 0, L_000000000290a840;  1 drivers
v00000000028abdc0_0 .net *"_s28", 6 0, L_000000000290b240;  1 drivers
L_00000000028b0288 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028ab1e0_0 .net *"_s3", 26 0, L_00000000028b0288;  1 drivers
L_00000000028b0438 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028aaba0_0 .net *"_s31", 1 0, L_00000000028b0438;  1 drivers
L_00000000028b0480 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028ab280_0 .net/2u *"_s32", 31 0, L_00000000028b0480;  1 drivers
L_00000000028b02d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028aa420_0 .net/2u *"_s4", 31 0, L_00000000028b02d0;  1 drivers
v00000000028aace0_0 .net *"_s6", 0 0, L_000000000290aa20;  1 drivers
v00000000028aad80_0 .net *"_s8", 31 0, L_000000000290b740;  1 drivers
v00000000028abbe0_0 .net "clk", 0 0, v00000000028ae3a0_0;  alias, 1 drivers
v00000000028aa4c0_0 .net "ra1", 4 0, L_000000000290bec0;  1 drivers
v00000000028aae20_0 .net "ra2", 4 0, L_000000000290ba60;  1 drivers
v00000000028aa560_0 .net "rd1", 31 0, L_000000000290b560;  alias, 1 drivers
v00000000028ab140_0 .net "rd2", 31 0, L_000000000290a5c0;  alias, 1 drivers
v00000000028ab320 .array "registers", 0 31, 31 0;
v00000000028ab780_0 .net "wa3", 4 0, v0000000002845b80_0;  alias, 1 drivers
v00000000028aa6a0_0 .net "wd3", 31 0, L_000000000290aac0;  alias, 1 drivers
v00000000028aa600_0 .net "we3", 0 0, v000000000283ac20_0;  alias, 1 drivers
L_000000000290a980 .concat [ 5 27 0 0], L_000000000290bec0, L_00000000028b0288;
L_000000000290aa20 .cmp/ne 32, L_000000000290a980, L_00000000028b02d0;
L_000000000290b740 .array/port v00000000028ab320, L_000000000290b1a0;
L_000000000290b1a0 .concat [ 5 2 0 0], L_000000000290bec0, L_00000000028b0318;
L_000000000290b560 .functor MUXZ 32, L_00000000028b0360, L_000000000290b740, L_000000000290aa20, C4<>;
L_000000000290ac00 .concat [ 5 27 0 0], L_000000000290ba60, L_00000000028b03a8;
L_000000000290ab60 .cmp/ne 32, L_000000000290ac00, L_00000000028b03f0;
L_000000000290a840 .array/port v00000000028ab320, L_000000000290b240;
L_000000000290b240 .concat [ 5 2 0 0], L_000000000290ba60, L_00000000028b0438;
L_000000000290a5c0 .functor MUXZ 32, L_00000000028b0480, L_000000000290a840, L_000000000290ab60, C4<>;
S_00000000027de200 .scope module, "pcenv" "ProgramCounter" 7 25, 7 44 0, S_0000000002814270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "dobranch"
    .port_info 3 /INPUT 32 "branchoffset"
    .port_info 4 /INPUT 1 "dojump"
    .port_info 5 /INPUT 26 "jumptarget"
    .port_info 6 /OUTPUT 32 "progcounter"
L_000000000283d870 .functor BUFZ 32, v00000000028adf10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000028ad5b0_0 .net *"_s13", 3 0, L_00000000028af480;  1 drivers
L_00000000028b0240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028acb10_0 .net/2u *"_s14", 1 0, L_00000000028b0240;  1 drivers
v00000000028ad970_0 .net *"_s16", 31 0, L_00000000028af840;  1 drivers
v00000000028ad010_0 .net *"_s18", 31 0, L_00000000028af8e0;  1 drivers
v00000000028ada10_0 .net *"_s5", 29 0, L_00000000028af340;  1 drivers
L_00000000028b01b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028ade70_0 .net/2u *"_s6", 1 0, L_00000000028b01b0;  1 drivers
v00000000028ac110_0 .net "branchoffset", 31 0, v00000000028ad290_0;  alias, 1 drivers
v00000000028ac6b0_0 .net "branchpc", 31 0, L_00000000028afac0;  1 drivers
v00000000028ac570_0 .net "clk", 0 0, v00000000028ae3a0_0;  alias, 1 drivers
v00000000028ac2f0_0 .net "dobranch", 0 0, v0000000002846120_0;  alias, 1 drivers
v00000000028ad470_0 .net "dojump", 0 0, v00000000028461c0_0;  alias, 1 drivers
v00000000028ac9d0_0 .net "incpc", 31 0, L_00000000028af980;  1 drivers
v00000000028ac070_0 .net "jumptarget", 25 0, L_00000000028ae800;  1 drivers
v00000000028ac930_0 .net "nextpc", 31 0, L_00000000028afca0;  1 drivers
v00000000028adf10_0 .var "pc", 31 0;
v00000000028ac1b0_0 .net "progcounter", 31 0, L_000000000283d870;  alias, 1 drivers
v00000000028accf0_0 .net "reset", 0 0, v00000000028ae580_0;  alias, 1 drivers
L_00000000028af340 .part v00000000028ad290_0, 0, 30;
L_00000000028ae4e0 .concat [ 2 30 0 0], L_00000000028b01b0, L_00000000028af340;
L_00000000028af480 .part L_00000000028af980, 28, 4;
L_00000000028af840 .concat [ 2 26 4 0], L_00000000028b0240, L_00000000028ae800, L_00000000028af480;
L_00000000028af8e0 .functor MUXZ 32, L_00000000028af980, L_00000000028afac0, v0000000002846120_0, C4<>;
L_00000000028afca0 .functor MUXZ 32, L_00000000028af8e0, L_00000000028af840, v00000000028461c0_0, C4<>;
S_000000000280bfe0 .scope module, "pcbranch" "Adder" 7 59, 7 98 0, S_00000000027de200;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 32 "y"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000028b0168 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028ab820_0 .net *"_s10", 0 0, L_00000000028b0168;  1 drivers
v00000000028aaec0_0 .net *"_s11", 32 0, L_00000000028afb60;  1 drivers
L_00000000028b05e8 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028ab8c0_0 .net *"_s13", 32 0, L_00000000028b05e8;  1 drivers
v00000000028aa740_0 .net *"_s17", 32 0, L_00000000028ae260;  1 drivers
v00000000028aa7e0_0 .net *"_s3", 32 0, L_00000000028af0c0;  1 drivers
L_00000000028b0120 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028ab960_0 .net *"_s6", 0 0, L_00000000028b0120;  1 drivers
v00000000028aa920_0 .net *"_s7", 32 0, L_00000000028af160;  1 drivers
v00000000028abb40_0 .net "a", 31 0, L_00000000028af980;  alias, 1 drivers
v00000000028aaf60_0 .net "b", 31 0, L_00000000028ae4e0;  1 drivers
L_00000000028b01f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028ab3c0_0 .net "cin", 0 0, L_00000000028b01f8;  1 drivers
v00000000028abaa0_0 .net "cout", 0 0, L_00000000028ae620;  1 drivers
v00000000028aa880_0 .net "y", 31 0, L_00000000028afac0;  alias, 1 drivers
L_00000000028ae620 .part L_00000000028ae260, 32, 1;
L_00000000028afac0 .part L_00000000028ae260, 0, 32;
L_00000000028af0c0 .concat [ 32 1 0 0], L_00000000028af980, L_00000000028b0120;
L_00000000028af160 .concat [ 32 1 0 0], L_00000000028ae4e0, L_00000000028b0168;
L_00000000028afb60 .arith/sum 33, L_00000000028af0c0, L_00000000028af160;
L_00000000028ae260 .arith/sum 33, L_00000000028afb60, L_00000000028b05e8;
S_000000000280c160 .scope module, "pcinc" "Adder" 7 57, 7 98 0, S_00000000027de200;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 32 "y"
    .port_info 4 /OUTPUT 1 "cout"
v00000000028ab460_0 .net *"_s11", 32 0, L_00000000028afc00;  1 drivers
L_00000000028b05a0 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028abc80_0 .net *"_s13", 32 0, L_00000000028b05a0;  1 drivers
v00000000028abe60_0 .net *"_s17", 32 0, L_00000000028af020;  1 drivers
v00000000028abf00_0 .net *"_s3", 32 0, L_00000000028ae6c0;  1 drivers
L_00000000028b0048 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028aa100_0 .net *"_s6", 0 0, L_00000000028b0048;  1 drivers
L_00000000028b0558 .functor BUFT 1, C4<000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000028add30_0 .net *"_s7", 32 0, L_00000000028b0558;  1 drivers
v00000000028addd0_0 .net "a", 31 0, v00000000028adf10_0;  1 drivers
L_00000000028b0090 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000028ad1f0_0 .net "b", 31 0, L_00000000028b0090;  1 drivers
L_00000000028b00d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028aced0_0 .net "cin", 0 0, L_00000000028b00d8;  1 drivers
v00000000028acc50_0 .net "cout", 0 0, L_00000000028af7a0;  1 drivers
v00000000028ad8d0_0 .net "y", 31 0, L_00000000028af980;  alias, 1 drivers
L_00000000028af7a0 .part L_00000000028af020, 32, 1;
L_00000000028af980 .part L_00000000028af020, 0, 32;
L_00000000028ae6c0 .concat [ 32 1 0 0], v00000000028adf10_0, L_00000000028b0048;
L_00000000028afc00 .arith/sum 33, L_00000000028ae6c0, L_00000000028b0558;
L_00000000028af020 .arith/sum 33, L_00000000028afc00, L_00000000028b05a0;
S_0000000002806100 .scope module, "se" "SignExtension" 7 29, 7 107 0, S_0000000002814270;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /OUTPUT 32 "y"
    .port_info 2 /INPUT 1 "OrImm"
    .port_info 3 /INPUT 1 "lui"
v00000000028ad830_0 .net "OrImm", 0 0, v0000000002846760_0;  alias, 1 drivers
v00000000028acd90_0 .net "a", 15 0, L_000000000290b6a0;  1 drivers
v00000000028ad510_0 .net "lui", 0 0, v0000000002846800_0;  alias, 1 drivers
v00000000028ad290_0 .var "out", 31 0;
v00000000028ad150_0 .net "y", 31 0, v00000000028ad290_0;  alias, 1 drivers
E_000000000284dd30 .event edge, v0000000002846760_0, v00000000028acd90_0, v0000000002846800_0;
    .scope S_00000000028140f0;
T_0 ;
    %wait E_000000000284d570;
    %load/vec4 v000000000283a7c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000000000283ac20_0, 0, 1;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0000000002845b80_0, 0, 5;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000000028473e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000002846120_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000000000283b300_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000000028468a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000000028461c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000002846760_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000002846800_0, 0, 1;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %jmp T_0.13;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283ac20_0, 0, 1;
    %load/vec4 v00000000028463a0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0000000002845b80_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028473e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028468a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028461c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846800_0, 0, 1;
    %load/vec4 v0000000002846300_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %jmp T_0.23;
T_0.14 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %jmp T_0.23;
T_0.15 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %jmp T_0.23;
T_0.16 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %jmp T_0.23;
T_0.17 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %jmp T_0.23;
T_0.18 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %jmp T_0.23;
T_0.19 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %jmp T_0.23;
T_0.20 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %jmp T_0.23;
T_0.21 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %jmp T_0.23;
T_0.23 ;
    %pop/vec4 1;
    %jmp T_0.13;
T_0.1 ;
    %load/vec4 v000000000283a7c0_0;
    %parti/s 1, 3, 3;
    %inv;
    %store/vec4 v000000000283ac20_0, 0, 1;
    %load/vec4 v00000000028463a0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000002845b80_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028473e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846120_0, 0, 1;
    %load/vec4 v000000000283a7c0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v000000000283b300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028468a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028461c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846760_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %jmp T_0.13;
T_0.2 ;
    %load/vec4 v000000000283a7c0_0;
    %parti/s 1, 3, 3;
    %inv;
    %store/vec4 v000000000283ac20_0, 0, 1;
    %load/vec4 v00000000028463a0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000002845b80_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028473e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846120_0, 0, 1;
    %load/vec4 v000000000283a7c0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v000000000283b300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028468a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028461c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846760_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %jmp T_0.13;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283ac20_0, 0, 1;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0000000002845b80_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028473e0_0, 0, 1;
    %load/vec4 v000000000283ae00_0;
    %store/vec4 v0000000002846120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028468a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028461c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846760_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %jmp T_0.13;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283ac20_0, 0, 1;
    %load/vec4 v00000000028463a0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000002845b80_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028473e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028468a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028461c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846760_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %jmp T_0.13;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283ac20_0, 0, 1;
    %load/vec4 v00000000028463a0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000002845b80_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028473e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028468a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028461c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002846760_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %jmp T_0.13;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283ac20_0, 0, 1;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0000000002845b80_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028473e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028468a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028461c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846760_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %jmp T_0.13;
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283ac20_0, 0, 1;
    %load/vec4 v00000000028463a0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000002845b80_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028461c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002846800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028473e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028468a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283b300_0, 0, 1;
    %jmp T_0.13;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283ac20_0, 0, 1;
    %load/vec4 v00000000028463a0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000002845b80_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028461c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028473e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028468a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283b300_0, 0, 1;
    %jmp T_0.13;
T_0.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283ac20_0, 0, 1;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0000000002845b80_0, 0, 5;
    %load/vec4 v000000000283ae00_0;
    %inv;
    %store/vec4 v0000000002846120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028461c0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028473e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028468a0_0, 0, 1;
    %jmp T_0.13;
T_0.10 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0000000002845b80_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002846120_0, 0, 1;
    %jmp T_0.13;
T_0.11 ;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000027de200;
T_1 ;
    %wait E_000000000284d3f0;
    %load/vec4 v00000000028accf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4194304, 0, 32;
    %assign/vec4 v00000000028adf10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000028ac930_0;
    %assign/vec4 v00000000028adf10_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000002806100;
T_2 ;
    %vpi_call 7 119 "$monitor", "%b\011%b\011%b\011%b", v00000000028acd90_0, v00000000028ad150_0, v00000000028ad830_0, v00000000028ad510_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000000002806100;
T_3 ;
    %wait E_000000000284dd30;
    %load/vec4 v00000000028ad830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000000028acd90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000028ad290_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000028ad510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000000028acd90_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v00000000028ad290_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v00000000028acd90_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v00000000028acd90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000028ad290_0, 0, 32;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000027e1b70;
T_4 ;
    %wait E_000000000284e030;
    %load/vec4 v00000000028aa2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v00000000028aba00_0;
    %load/vec4 v00000000028aa9c0_0;
    %and;
    %store/vec4 v00000000028aa380_0, 0, 32;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v00000000028aba00_0;
    %load/vec4 v00000000028aa9c0_0;
    %or;
    %store/vec4 v00000000028aa380_0, 0, 32;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v00000000028aba00_0;
    %load/vec4 v00000000028aa9c0_0;
    %add;
    %store/vec4 v00000000028aa380_0, 0, 32;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000000028aba00_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %pad/u 62;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000000028aa9c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %pad/u 62;
    %mul;
    %assign/vec4 v00000000028ab500_0, 0;
    %load/vec4 v00000000028ab500_0;
    %parti/s 30, 32, 7;
    %pad/u 32;
    %assign/vec4 v00000000028aac40_0, 0;
    %load/vec4 v00000000028ab500_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v00000000028ab640_0, 0;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v00000000028aac40_0;
    %assign/vec4 v00000000028aa380_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v00000000028ab640_0;
    %assign/vec4 v00000000028aa380_0, 0;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v00000000028aba00_0;
    %load/vec4 v00000000028aa9c0_0;
    %sub;
    %assign/vec4 v00000000028aa380_0, 0;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v00000000028aba00_0;
    %load/vec4 v00000000028aa9c0_0;
    %cmp/u;
    %jmp/0xz  T_4.9, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028aa380_0, 0;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000000028aa380_0, 0;
T_4.10 ;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %load/vec4 v00000000028aa380_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.11, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028abd20_0, 0;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028abd20_0, 0;
T_4.12 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000027e1cf0;
T_5 ;
    %wait E_000000000284d3f0;
    %load/vec4 v00000000028aa600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000000028aa6a0_0;
    %load/vec4 v00000000028ab780_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ab320, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000028524a0;
T_6 ;
    %wait E_000000000284d3f0;
    %load/vec4 v00000000028472a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000000002846080_0;
    %load/vec4 v0000000002845d60_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002847160, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000002852c50;
T_7 ;
    %vpi_call 2 15 "$dumpfile", "simres.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000002852c50 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028aeda0_0, 0, 32;
T_7.0 ;
    %load/vec4 v00000000028aeda0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 3405691582, 0, 32;
    %ix/getv/s 4, v00000000028aeda0_0;
    %store/vec4a v00000000028ab320, 4, 0;
    %pushi/vec4 3405691582, 0, 32;
    %load/vec4 v00000000028aeda0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v00000000028ae440, 4, 0;
    %load/vec4 v00000000028aeda0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028aeda0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %vpi_call 2 30 "$readmemh", "TestProgramme/Konstanten.dat", v0000000002846260, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000010 {0 0 0};
    %vpi_call 2 31 "$readmemh", "TestProgramme/Konstanten.expected", v00000000028ae440 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028ae580_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028ae580_0, 0;
    %delay 16, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028aeda0_0, 0, 32;
T_7.2 ;
    %load/vec4 v00000000028aeda0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %vpi_call 2 45 "$display", "Register %d = %h", v00000000028aeda0_0, &A<v00000000028ab320, v00000000028aeda0_0 > {0 0 0};
    %load/vec4 v00000000028aeda0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028aeda0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028aeda0_0, 0, 32;
T_7.4 ;
    %load/vec4 v00000000028aeda0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.5, 5;
    %ix/getv/s 4, v00000000028aeda0_0;
    %load/vec4a v00000000028ab320, 4;
    %xor/r;
    %cmpi/e 1, 1, 1;
    %flag_mov 8, 6;
    %ix/getv/s 4, v00000000028aeda0_0;
    %load/vec4a v00000000028ab320, 4;
    %load/vec4 v00000000028aeda0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000000028ae440, 4;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_7.6, 4;
    %vpi_call 2 49 "$write", "FAILED" {0 0 0};
    %load/vec4 v00000000028aeda0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000000028ae440, 4;
    %vpi_call 2 50 "$display", ": register %d = %h, expected %h", v00000000028aeda0_0, &A<v00000000028ab320, v00000000028aeda0_0 >, S<0,vec4,u32> {1 0 0};
    %vpi_call 2 51 "$finish" {0 0 0};
T_7.6 ;
    %load/vec4 v00000000028aeda0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028aeda0_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
    %vpi_call 2 54 "$display", "PASSED" {0 0 0};
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000000002852c50;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028ae3a0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028ae3a0_0, 0;
    %delay 2, 0;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "ProcessorTestbench.v";
    "Processor.v";
    "Memory.v";
    "Core.v";
    "Decoder.v";
    "Datapath.v";
=======
#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002852c50 .scope module, "ProcessorTestbench" "ProcessorTestbench" 2 1;
 .timescale 0 0;
v00000000028ae3a0_0 .var "clk", 0 0;
v00000000028ae440 .array "expectedRegContent", 31 1, 31 0;
v00000000028aeda0_0 .var/i "i", 31 0;
v00000000028ae580_0 .var "reset", 0 0;
S_0000000002852320 .scope module, "proc" "Processor" 2 10, 3 1 0, S_0000000002852c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v00000000028afe80_0 .net "clk", 0 0, v00000000028ae3a0_0;  1 drivers
v00000000028afde0_0 .net "dataaddr", 31 0, v00000000028aa380_0;  1 drivers
v00000000028af2a0_0 .net "datawrite", 0 0, v000000000283b300_0;  1 drivers
v00000000028aec60_0 .net "instr", 31 0, L_000000000283ca70;  1 drivers
v00000000028ae1c0_0 .net "pc", 31 0, L_000000000283d870;  1 drivers
v00000000028af700_0 .net "readdata", 31 0, L_000000000283cc30;  1 drivers
v00000000028aed00_0 .net "reset", 0 0, v00000000028ae580_0;  1 drivers
v00000000028aff20_0 .net "writedata", 31 0, L_000000000283d1e0;  1 drivers
L_000000000290a3e0 .part L_000000000283d870, 2, 6;
L_000000000290bba0 .part v00000000028aa380_0, 2, 6;
S_00000000028524a0 .scope module, "dmem" "DataMemory" 3 17, 4 12 0, S_0000000002852320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 6 "addr"
    .port_info 3 /INPUT 32 "wd"
    .port_info 4 /OUTPUT 32 "rd"
L_000000000283cc30 .functor BUFZ 32, L_000000000290b2e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000002847160 .array "DATARAM", 0 63, 31 0;
v0000000002845540_0 .net *"_s0", 31 0, L_000000000290b2e0;  1 drivers
v00000000028466c0_0 .net *"_s2", 7 0, L_000000000290a520;  1 drivers
L_00000000028b0510 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002845a40_0 .net *"_s5", 1 0, L_00000000028b0510;  1 drivers
v0000000002845d60_0 .net "addr", 5 0, L_000000000290bba0;  1 drivers
v0000000002845900_0 .net "clk", 0 0, v00000000028ae3a0_0;  alias, 1 drivers
v0000000002847200_0 .net "rd", 31 0, L_000000000283cc30;  alias, 1 drivers
v0000000002846080_0 .net "wd", 31 0, L_000000000283d1e0;  alias, 1 drivers
v00000000028472a0_0 .net "we", 0 0, v000000000283b300_0;  alias, 1 drivers
E_000000000284d3f0 .event posedge, v0000000002845900_0;
L_000000000290b2e0 .array/port v0000000002847160, L_000000000290a520;
L_000000000290a520 .concat [ 6 2 0 0], L_000000000290bba0, L_00000000028b0510;
S_00000000028532a0 .scope module, "imem" "InstructionMemory" 3 16, 4 2 0, S_0000000002852320;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "addr"
    .port_info 1 /OUTPUT 32 "rd"
L_000000000283ca70 .functor BUFZ 32, L_000000000290a0c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000002846260 .array "INSTRROM", 0 63, 31 0;
v0000000002845680_0 .net *"_s0", 31 0, L_000000000290a0c0;  1 drivers
v00000000028469e0_0 .net *"_s2", 7 0, L_000000000290a8e0;  1 drivers
L_00000000028b04c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028459a0_0 .net *"_s5", 1 0, L_00000000028b04c8;  1 drivers
v0000000002846bc0_0 .net "addr", 5 0, L_000000000290a3e0;  1 drivers
v0000000002845ae0_0 .net "rd", 31 0, L_000000000283ca70;  alias, 1 drivers
L_000000000290a0c0 .array/port v0000000002846260, L_000000000290a8e0;
L_000000000290a8e0 .concat [ 6 2 0 0], L_000000000290a3e0, L_00000000028b04c8;
S_0000000002853420 .scope module, "mips" "MIPScore" 3 10, 5 1 0, S_0000000002852320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "pc"
    .port_info 3 /INPUT 32 "instr"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 32 "aluout"
    .port_info 6 /OUTPUT 32 "writedata"
    .port_info 7 /INPUT 32 "readdata"
v00000000028af3e0_0 .net "OrImm", 0 0, v0000000002846760_0;  1 drivers
v00000000028af520_0 .net "alucontrol", 2 0, v0000000002846a80_0;  1 drivers
v00000000028ae120_0 .net "aluout", 31 0, v00000000028aa380_0;  alias, 1 drivers
v00000000028ae300_0 .net "alusrcbimm", 0 0, v00000000028473e0_0;  1 drivers
v00000000028ae8a0_0 .net "clk", 0 0, v00000000028ae3a0_0;  alias, 1 drivers
v00000000028ae9e0_0 .net "destreg", 4 0, v0000000002845b80_0;  1 drivers
v00000000028aebc0_0 .net "dobranch", 0 0, v0000000002846120_0;  1 drivers
v00000000028ae940_0 .net "dojump", 0 0, v00000000028461c0_0;  1 drivers
v00000000028aeee0_0 .net "instr", 31 0, L_000000000283ca70;  alias, 1 drivers
v00000000028af200_0 .net "lui", 0 0, v0000000002846800_0;  1 drivers
v00000000028af5c0_0 .net "memtoreg", 0 0, v00000000028468a0_0;  1 drivers
v00000000028ae760_0 .net "memwrite", 0 0, v000000000283b300_0;  alias, 1 drivers
v00000000028aea80_0 .net "pc", 31 0, L_000000000283d870;  alias, 1 drivers
v00000000028afa20_0 .net "readdata", 31 0, L_000000000283cc30;  alias, 1 drivers
v00000000028afd40_0 .net "regwrite", 0 0, v000000000283ac20_0;  1 drivers
v00000000028ae080_0 .net "reset", 0 0, v00000000028ae580_0;  alias, 1 drivers
v00000000028aeb20_0 .net "writedata", 31 0, L_000000000283d1e0;  alias, 1 drivers
v00000000028af660_0 .net "zero", 0 0, v00000000028abd20_0;  1 drivers
S_00000000028140f0 .scope module, "decoder" "Decoder" 5 16, 6 1 0, S_0000000002853420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "memtoreg"
    .port_info 3 /OUTPUT 1 "memwrite"
    .port_info 4 /OUTPUT 1 "dobranch"
    .port_info 5 /OUTPUT 1 "alusrcbimm"
    .port_info 6 /OUTPUT 5 "destreg"
    .port_info 7 /OUTPUT 1 "regwrite"
    .port_info 8 /OUTPUT 1 "dojump"
    .port_info 9 /OUTPUT 3 "alucontrol"
    .port_info 10 /OUTPUT 1 "OrImm"
    .port_info 11 /OUTPUT 1 "lui"
v0000000002846760_0 .var "OrImm", 0 0;
v0000000002846a80_0 .var "alucontrol", 2 0;
v00000000028473e0_0 .var "alusrcbimm", 0 0;
v0000000002845b80_0 .var "destreg", 4 0;
v0000000002846120_0 .var "dobranch", 0 0;
v00000000028461c0_0 .var "dojump", 0 0;
v0000000002846300_0 .net "funct", 5 0, L_00000000028aef80;  1 drivers
v00000000028463a0_0 .net "instr", 31 0, L_000000000283ca70;  alias, 1 drivers
v0000000002846800_0 .var "lui", 0 0;
v00000000028468a0_0 .var "memtoreg", 0 0;
v000000000283b300_0 .var "memwrite", 0 0;
v000000000283a7c0_0 .net "op", 5 0, L_00000000028aee40;  1 drivers
v000000000283ac20_0 .var "regwrite", 0 0;
v000000000283ae00_0 .net "zero", 0 0, v00000000028abd20_0;  alias, 1 drivers
E_000000000284d570 .event edge, v000000000283a7c0_0, v0000000002845ae0_0, v0000000002846300_0, v000000000283ae00_0;
L_00000000028aee40 .part L_000000000283ca70, 26, 6;
L_00000000028aef80 .part L_000000000283ca70, 0, 6;
S_0000000002814270 .scope module, "dp" "Datapath" 5 19, 7 1 0, S_0000000002853420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "memtoreg"
    .port_info 3 /INPUT 1 "dobranch"
    .port_info 4 /INPUT 1 "alusrcbimm"
    .port_info 5 /INPUT 5 "destreg"
    .port_info 6 /INPUT 1 "regwrite"
    .port_info 7 /INPUT 1 "jump"
    .port_info 8 /INPUT 3 "alucontrol"
    .port_info 9 /OUTPUT 1 "zero"
    .port_info 10 /OUTPUT 32 "pc"
    .port_info 11 /INPUT 32 "instr"
    .port_info 12 /OUTPUT 32 "aluout"
    .port_info 13 /OUTPUT 32 "writedata"
    .port_info 14 /INPUT 32 "readdata"
    .port_info 15 /INPUT 1 "OrImm"
    .port_info 16 /INPUT 1 "lui"
L_000000000283d1e0 .functor BUFZ 32, L_000000000290a5c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000028ac250_0 .net "OrImm", 0 0, v0000000002846760_0;  alias, 1 drivers
v00000000028ac430_0 .net "alucontrol", 2 0, v0000000002846a80_0;  alias, 1 drivers
v00000000028ac390_0 .net "aluout", 31 0, v00000000028aa380_0;  alias, 1 drivers
v00000000028ad650_0 .net "alusrcbimm", 0 0, v00000000028473e0_0;  alias, 1 drivers
v00000000028acf70_0 .net "clk", 0 0, v00000000028ae3a0_0;  alias, 1 drivers
v00000000028ac4d0_0 .net "destreg", 4 0, v0000000002845b80_0;  alias, 1 drivers
v00000000028adab0_0 .net "dobranch", 0 0, v0000000002846120_0;  alias, 1 drivers
v00000000028ad0b0_0 .net "instr", 31 0, L_000000000283ca70;  alias, 1 drivers
v00000000028ad330_0 .net "jump", 0 0, v00000000028461c0_0;  alias, 1 drivers
v00000000028ac750_0 .net "lui", 0 0, v0000000002846800_0;  alias, 1 drivers
v00000000028ac7f0_0 .net "memtoreg", 0 0, v00000000028468a0_0;  alias, 1 drivers
v00000000028adbf0_0 .net "pc", 31 0, L_000000000283d870;  alias, 1 drivers
v00000000028aca70_0 .net "readdata", 31 0, L_000000000283cc30;  alias, 1 drivers
v00000000028ad6f0_0 .net "regwrite", 0 0, v000000000283ac20_0;  alias, 1 drivers
v00000000028ad790_0 .net "reset", 0 0, v00000000028ae580_0;  alias, 1 drivers
v00000000028ad3d0_0 .net "result", 31 0, L_000000000290aac0;  1 drivers
v00000000028adb50_0 .net "signimm", 31 0, v00000000028ad290_0;  1 drivers
v00000000028acbb0_0 .net "srca", 31 0, L_000000000290b560;  1 drivers
v00000000028ace30_0 .net "srcb", 31 0, L_000000000290a5c0;  1 drivers
v00000000028adc90_0 .net "srcbimm", 31 0, L_000000000290a480;  1 drivers
v00000000028ac610_0 .net "writedata", 31 0, L_000000000283d1e0;  alias, 1 drivers
v00000000028ac890_0 .net "zero", 0 0, v00000000028abd20_0;  alias, 1 drivers
L_00000000028ae800 .part L_000000000283ca70, 0, 26;
L_000000000290b6a0 .part L_000000000283ca70, 0, 16;
L_000000000290a480 .functor MUXZ 32, L_000000000290a5c0, v00000000028ad290_0, v00000000028473e0_0, C4<>;
L_000000000290aac0 .functor MUXZ 32, v00000000028aa380_0, L_000000000283cc30, v00000000028468a0_0, C4<>;
L_000000000290bec0 .part L_000000000283ca70, 21, 5;
L_000000000290ba60 .part L_000000000283ca70, 16, 5;
S_00000000027e1b70 .scope module, "alu" "ArithmeticLogicUnit" 7 32, 7 141 0, S_0000000002814270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 3 "alucontrol"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /OUTPUT 1 "zero"
v00000000028aba00_0 .net "a", 31 0, L_000000000290b560;  alias, 1 drivers
v00000000028aa2e0_0 .net "alucontrol", 2 0, v0000000002846a80_0;  alias, 1 drivers
v00000000028aa9c0_0 .net "b", 31 0, L_000000000290a480;  alias, 1 drivers
v00000000028aac40_0 .var "hi", 31 0;
v00000000028ab640_0 .var "lo", 31 0;
v00000000028aa380_0 .var "result", 31 0;
v00000000028ab500_0 .var "temp", 61 0;
v00000000028abd20_0 .var "zero", 0 0;
E_000000000284e030/0 .event edge, v0000000002846a80_0, v00000000028aba00_0, v00000000028aa9c0_0, v00000000028ab500_0;
E_000000000284e030/1 .event edge, v00000000028aac40_0, v00000000028ab640_0, v00000000028aa380_0;
E_000000000284e030 .event/or E_000000000284e030/0, E_000000000284e030/1;
S_00000000027e1cf0 .scope module, "gpr" "RegisterFile" 7 40, 7 80 0, S_0000000002814270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 5 "ra1"
    .port_info 3 /INPUT 5 "ra2"
    .port_info 4 /INPUT 5 "wa3"
    .port_info 5 /INPUT 32 "wd3"
    .port_info 6 /OUTPUT 32 "rd1"
    .port_info 7 /OUTPUT 32 "rd2"
v00000000028aa1a0_0 .net *"_s0", 31 0, L_000000000290a980;  1 drivers
v00000000028aa060_0 .net *"_s10", 6 0, L_000000000290b1a0;  1 drivers
L_00000000028b0318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028ab6e0_0 .net *"_s13", 1 0, L_00000000028b0318;  1 drivers
L_00000000028b0360 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028ab0a0_0 .net/2u *"_s14", 31 0, L_00000000028b0360;  1 drivers
v00000000028ab000_0 .net *"_s18", 31 0, L_000000000290ac00;  1 drivers
L_00000000028b03a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028ab5a0_0 .net *"_s21", 26 0, L_00000000028b03a8;  1 drivers
L_00000000028b03f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028aaa60_0 .net/2u *"_s22", 31 0, L_00000000028b03f0;  1 drivers
v00000000028aab00_0 .net *"_s24", 0 0, L_000000000290ab60;  1 drivers
v00000000028aa240_0 .net *"_s26", 31 0, L_000000000290a840;  1 drivers
v00000000028abdc0_0 .net *"_s28", 6 0, L_000000000290b240;  1 drivers
L_00000000028b0288 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028ab1e0_0 .net *"_s3", 26 0, L_00000000028b0288;  1 drivers
L_00000000028b0438 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028aaba0_0 .net *"_s31", 1 0, L_00000000028b0438;  1 drivers
L_00000000028b0480 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028ab280_0 .net/2u *"_s32", 31 0, L_00000000028b0480;  1 drivers
L_00000000028b02d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028aa420_0 .net/2u *"_s4", 31 0, L_00000000028b02d0;  1 drivers
v00000000028aace0_0 .net *"_s6", 0 0, L_000000000290aa20;  1 drivers
v00000000028aad80_0 .net *"_s8", 31 0, L_000000000290b740;  1 drivers
v00000000028abbe0_0 .net "clk", 0 0, v00000000028ae3a0_0;  alias, 1 drivers
v00000000028aa4c0_0 .net "ra1", 4 0, L_000000000290bec0;  1 drivers
v00000000028aae20_0 .net "ra2", 4 0, L_000000000290ba60;  1 drivers
v00000000028aa560_0 .net "rd1", 31 0, L_000000000290b560;  alias, 1 drivers
v00000000028ab140_0 .net "rd2", 31 0, L_000000000290a5c0;  alias, 1 drivers
v00000000028ab320 .array "registers", 0 31, 31 0;
v00000000028ab780_0 .net "wa3", 4 0, v0000000002845b80_0;  alias, 1 drivers
v00000000028aa6a0_0 .net "wd3", 31 0, L_000000000290aac0;  alias, 1 drivers
v00000000028aa600_0 .net "we3", 0 0, v000000000283ac20_0;  alias, 1 drivers
L_000000000290a980 .concat [ 5 27 0 0], L_000000000290bec0, L_00000000028b0288;
L_000000000290aa20 .cmp/ne 32, L_000000000290a980, L_00000000028b02d0;
L_000000000290b740 .array/port v00000000028ab320, L_000000000290b1a0;
L_000000000290b1a0 .concat [ 5 2 0 0], L_000000000290bec0, L_00000000028b0318;
L_000000000290b560 .functor MUXZ 32, L_00000000028b0360, L_000000000290b740, L_000000000290aa20, C4<>;
L_000000000290ac00 .concat [ 5 27 0 0], L_000000000290ba60, L_00000000028b03a8;
L_000000000290ab60 .cmp/ne 32, L_000000000290ac00, L_00000000028b03f0;
L_000000000290a840 .array/port v00000000028ab320, L_000000000290b240;
L_000000000290b240 .concat [ 5 2 0 0], L_000000000290ba60, L_00000000028b0438;
L_000000000290a5c0 .functor MUXZ 32, L_00000000028b0480, L_000000000290a840, L_000000000290ab60, C4<>;
S_00000000027de200 .scope module, "pcenv" "ProgramCounter" 7 25, 7 44 0, S_0000000002814270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "dobranch"
    .port_info 3 /INPUT 32 "branchoffset"
    .port_info 4 /INPUT 1 "dojump"
    .port_info 5 /INPUT 26 "jumptarget"
    .port_info 6 /OUTPUT 32 "progcounter"
L_000000000283d870 .functor BUFZ 32, v00000000028adf10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000028ad5b0_0 .net *"_s13", 3 0, L_00000000028af480;  1 drivers
L_00000000028b0240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028acb10_0 .net/2u *"_s14", 1 0, L_00000000028b0240;  1 drivers
v00000000028ad970_0 .net *"_s16", 31 0, L_00000000028af840;  1 drivers
v00000000028ad010_0 .net *"_s18", 31 0, L_00000000028af8e0;  1 drivers
v00000000028ada10_0 .net *"_s5", 29 0, L_00000000028af340;  1 drivers
L_00000000028b01b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028ade70_0 .net/2u *"_s6", 1 0, L_00000000028b01b0;  1 drivers
v00000000028ac110_0 .net "branchoffset", 31 0, v00000000028ad290_0;  alias, 1 drivers
v00000000028ac6b0_0 .net "branchpc", 31 0, L_00000000028afac0;  1 drivers
v00000000028ac570_0 .net "clk", 0 0, v00000000028ae3a0_0;  alias, 1 drivers
v00000000028ac2f0_0 .net "dobranch", 0 0, v0000000002846120_0;  alias, 1 drivers
v00000000028ad470_0 .net "dojump", 0 0, v00000000028461c0_0;  alias, 1 drivers
v00000000028ac9d0_0 .net "incpc", 31 0, L_00000000028af980;  1 drivers
v00000000028ac070_0 .net "jumptarget", 25 0, L_00000000028ae800;  1 drivers
v00000000028ac930_0 .net "nextpc", 31 0, L_00000000028afca0;  1 drivers
v00000000028adf10_0 .var "pc", 31 0;
v00000000028ac1b0_0 .net "progcounter", 31 0, L_000000000283d870;  alias, 1 drivers
v00000000028accf0_0 .net "reset", 0 0, v00000000028ae580_0;  alias, 1 drivers
L_00000000028af340 .part v00000000028ad290_0, 0, 30;
L_00000000028ae4e0 .concat [ 2 30 0 0], L_00000000028b01b0, L_00000000028af340;
L_00000000028af480 .part L_00000000028af980, 28, 4;
L_00000000028af840 .concat [ 2 26 4 0], L_00000000028b0240, L_00000000028ae800, L_00000000028af480;
L_00000000028af8e0 .functor MUXZ 32, L_00000000028af980, L_00000000028afac0, v0000000002846120_0, C4<>;
L_00000000028afca0 .functor MUXZ 32, L_00000000028af8e0, L_00000000028af840, v00000000028461c0_0, C4<>;
S_000000000280bfe0 .scope module, "pcbranch" "Adder" 7 59, 7 98 0, S_00000000027de200;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 32 "y"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000028b0168 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028ab820_0 .net *"_s10", 0 0, L_00000000028b0168;  1 drivers
v00000000028aaec0_0 .net *"_s11", 32 0, L_00000000028afb60;  1 drivers
L_00000000028b05e8 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028ab8c0_0 .net *"_s13", 32 0, L_00000000028b05e8;  1 drivers
v00000000028aa740_0 .net *"_s17", 32 0, L_00000000028ae260;  1 drivers
v00000000028aa7e0_0 .net *"_s3", 32 0, L_00000000028af0c0;  1 drivers
L_00000000028b0120 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028ab960_0 .net *"_s6", 0 0, L_00000000028b0120;  1 drivers
v00000000028aa920_0 .net *"_s7", 32 0, L_00000000028af160;  1 drivers
v00000000028abb40_0 .net "a", 31 0, L_00000000028af980;  alias, 1 drivers
v00000000028aaf60_0 .net "b", 31 0, L_00000000028ae4e0;  1 drivers
L_00000000028b01f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028ab3c0_0 .net "cin", 0 0, L_00000000028b01f8;  1 drivers
v00000000028abaa0_0 .net "cout", 0 0, L_00000000028ae620;  1 drivers
v00000000028aa880_0 .net "y", 31 0, L_00000000028afac0;  alias, 1 drivers
L_00000000028ae620 .part L_00000000028ae260, 32, 1;
L_00000000028afac0 .part L_00000000028ae260, 0, 32;
L_00000000028af0c0 .concat [ 32 1 0 0], L_00000000028af980, L_00000000028b0120;
L_00000000028af160 .concat [ 32 1 0 0], L_00000000028ae4e0, L_00000000028b0168;
L_00000000028afb60 .arith/sum 33, L_00000000028af0c0, L_00000000028af160;
L_00000000028ae260 .arith/sum 33, L_00000000028afb60, L_00000000028b05e8;
S_000000000280c160 .scope module, "pcinc" "Adder" 7 57, 7 98 0, S_00000000027de200;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 32 "y"
    .port_info 4 /OUTPUT 1 "cout"
v00000000028ab460_0 .net *"_s11", 32 0, L_00000000028afc00;  1 drivers
L_00000000028b05a0 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028abc80_0 .net *"_s13", 32 0, L_00000000028b05a0;  1 drivers
v00000000028abe60_0 .net *"_s17", 32 0, L_00000000028af020;  1 drivers
v00000000028abf00_0 .net *"_s3", 32 0, L_00000000028ae6c0;  1 drivers
L_00000000028b0048 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028aa100_0 .net *"_s6", 0 0, L_00000000028b0048;  1 drivers
L_00000000028b0558 .functor BUFT 1, C4<000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000028add30_0 .net *"_s7", 32 0, L_00000000028b0558;  1 drivers
v00000000028addd0_0 .net "a", 31 0, v00000000028adf10_0;  1 drivers
L_00000000028b0090 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000028ad1f0_0 .net "b", 31 0, L_00000000028b0090;  1 drivers
L_00000000028b00d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028aced0_0 .net "cin", 0 0, L_00000000028b00d8;  1 drivers
v00000000028acc50_0 .net "cout", 0 0, L_00000000028af7a0;  1 drivers
v00000000028ad8d0_0 .net "y", 31 0, L_00000000028af980;  alias, 1 drivers
L_00000000028af7a0 .part L_00000000028af020, 32, 1;
L_00000000028af980 .part L_00000000028af020, 0, 32;
L_00000000028ae6c0 .concat [ 32 1 0 0], v00000000028adf10_0, L_00000000028b0048;
L_00000000028afc00 .arith/sum 33, L_00000000028ae6c0, L_00000000028b0558;
L_00000000028af020 .arith/sum 33, L_00000000028afc00, L_00000000028b05a0;
S_0000000002806100 .scope module, "se" "SignExtension" 7 29, 7 107 0, S_0000000002814270;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /OUTPUT 32 "y"
    .port_info 2 /INPUT 1 "OrImm"
    .port_info 3 /INPUT 1 "lui"
v00000000028ad830_0 .net "OrImm", 0 0, v0000000002846760_0;  alias, 1 drivers
v00000000028acd90_0 .net "a", 15 0, L_000000000290b6a0;  1 drivers
v00000000028ad510_0 .net "lui", 0 0, v0000000002846800_0;  alias, 1 drivers
v00000000028ad290_0 .var "out", 31 0;
v00000000028ad150_0 .net "y", 31 0, v00000000028ad290_0;  alias, 1 drivers
E_000000000284dd30 .event edge, v0000000002846760_0, v00000000028acd90_0, v0000000002846800_0;
    .scope S_00000000028140f0;
T_0 ;
    %wait E_000000000284d570;
    %load/vec4 v000000000283a7c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000000000283ac20_0, 0, 1;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0000000002845b80_0, 0, 5;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000000028473e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000002846120_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000000000283b300_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000000028468a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000000028461c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000002846760_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000002846800_0, 0, 1;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %jmp T_0.13;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283ac20_0, 0, 1;
    %load/vec4 v00000000028463a0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0000000002845b80_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028473e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028468a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028461c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846800_0, 0, 1;
    %load/vec4 v0000000002846300_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %jmp T_0.23;
T_0.14 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %jmp T_0.23;
T_0.15 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %jmp T_0.23;
T_0.16 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %jmp T_0.23;
T_0.17 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %jmp T_0.23;
T_0.18 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %jmp T_0.23;
T_0.19 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %jmp T_0.23;
T_0.20 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %jmp T_0.23;
T_0.21 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %jmp T_0.23;
T_0.23 ;
    %pop/vec4 1;
    %jmp T_0.13;
T_0.1 ;
    %load/vec4 v000000000283a7c0_0;
    %parti/s 1, 3, 3;
    %inv;
    %store/vec4 v000000000283ac20_0, 0, 1;
    %load/vec4 v00000000028463a0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000002845b80_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028473e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846120_0, 0, 1;
    %load/vec4 v000000000283a7c0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v000000000283b300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028468a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028461c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846760_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %jmp T_0.13;
T_0.2 ;
    %load/vec4 v000000000283a7c0_0;
    %parti/s 1, 3, 3;
    %inv;
    %store/vec4 v000000000283ac20_0, 0, 1;
    %load/vec4 v00000000028463a0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000002845b80_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028473e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846120_0, 0, 1;
    %load/vec4 v000000000283a7c0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v000000000283b300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028468a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028461c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846760_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %jmp T_0.13;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283ac20_0, 0, 1;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0000000002845b80_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028473e0_0, 0, 1;
    %load/vec4 v000000000283ae00_0;
    %store/vec4 v0000000002846120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028468a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028461c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846760_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %jmp T_0.13;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283ac20_0, 0, 1;
    %load/vec4 v00000000028463a0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000002845b80_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028473e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028468a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028461c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846760_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %jmp T_0.13;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283ac20_0, 0, 1;
    %load/vec4 v00000000028463a0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000002845b80_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028473e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028468a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028461c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002846760_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %jmp T_0.13;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283ac20_0, 0, 1;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0000000002845b80_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028473e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028468a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028461c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846760_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %jmp T_0.13;
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283ac20_0, 0, 1;
    %load/vec4 v00000000028463a0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000002845b80_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028461c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002846800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028473e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028468a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283b300_0, 0, 1;
    %jmp T_0.13;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283ac20_0, 0, 1;
    %load/vec4 v00000000028463a0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000002845b80_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028461c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028473e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028468a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283b300_0, 0, 1;
    %jmp T_0.13;
T_0.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000283ac20_0, 0, 1;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0000000002845b80_0, 0, 5;
    %load/vec4 v000000000283ae00_0;
    %inv;
    %store/vec4 v0000000002846120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028461c0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000000002846a80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028473e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000283b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002846760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028468a0_0, 0, 1;
    %jmp T_0.13;
T_0.10 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0000000002845b80_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002846120_0, 0, 1;
    %jmp T_0.13;
T_0.11 ;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000027de200;
T_1 ;
    %wait E_000000000284d3f0;
    %load/vec4 v00000000028accf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4194304, 0, 32;
    %assign/vec4 v00000000028adf10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000028ac930_0;
    %assign/vec4 v00000000028adf10_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000002806100;
T_2 ;
    %vpi_call 7 119 "$monitor", "%b\011%b\011%b\011%b", v00000000028acd90_0, v00000000028ad150_0, v00000000028ad830_0, v00000000028ad510_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000000002806100;
T_3 ;
    %wait E_000000000284dd30;
    %load/vec4 v00000000028ad830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000000028acd90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000028ad290_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000028ad510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000000028acd90_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v00000000028ad290_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v00000000028acd90_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v00000000028acd90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000028ad290_0, 0, 32;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000027e1b70;
T_4 ;
    %wait E_000000000284e030;
    %load/vec4 v00000000028aa2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v00000000028aba00_0;
    %load/vec4 v00000000028aa9c0_0;
    %and;
    %store/vec4 v00000000028aa380_0, 0, 32;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v00000000028aba00_0;
    %load/vec4 v00000000028aa9c0_0;
    %or;
    %store/vec4 v00000000028aa380_0, 0, 32;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v00000000028aba00_0;
    %load/vec4 v00000000028aa9c0_0;
    %add;
    %store/vec4 v00000000028aa380_0, 0, 32;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000000028aba00_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %pad/u 62;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000000028aa9c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %pad/u 62;
    %mul;
    %assign/vec4 v00000000028ab500_0, 0;
    %load/vec4 v00000000028ab500_0;
    %parti/s 30, 32, 7;
    %pad/u 32;
    %assign/vec4 v00000000028aac40_0, 0;
    %load/vec4 v00000000028ab500_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v00000000028ab640_0, 0;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v00000000028aac40_0;
    %assign/vec4 v00000000028aa380_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v00000000028ab640_0;
    %assign/vec4 v00000000028aa380_0, 0;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v00000000028aba00_0;
    %load/vec4 v00000000028aa9c0_0;
    %sub;
    %assign/vec4 v00000000028aa380_0, 0;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v00000000028aba00_0;
    %load/vec4 v00000000028aa9c0_0;
    %cmp/u;
    %jmp/0xz  T_4.9, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028aa380_0, 0;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000000028aa380_0, 0;
T_4.10 ;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %load/vec4 v00000000028aa380_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.11, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028abd20_0, 0;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028abd20_0, 0;
T_4.12 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000027e1cf0;
T_5 ;
    %wait E_000000000284d3f0;
    %load/vec4 v00000000028aa600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000000028aa6a0_0;
    %load/vec4 v00000000028ab780_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ab320, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000028524a0;
T_6 ;
    %wait E_000000000284d3f0;
    %load/vec4 v00000000028472a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000000002846080_0;
    %load/vec4 v0000000002845d60_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002847160, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000002852c50;
T_7 ;
    %vpi_call 2 15 "$dumpfile", "simres.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000002852c50 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028aeda0_0, 0, 32;
T_7.0 ;
    %load/vec4 v00000000028aeda0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 3405691582, 0, 32;
    %ix/getv/s 4, v00000000028aeda0_0;
    %store/vec4a v00000000028ab320, 4, 0;
    %pushi/vec4 3405691582, 0, 32;
    %load/vec4 v00000000028aeda0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v00000000028ae440, 4, 0;
    %load/vec4 v00000000028aeda0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028aeda0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %vpi_call 2 30 "$readmemh", "TestProgramme/Konstanten.dat", v0000000002846260, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000010 {0 0 0};
    %vpi_call 2 31 "$readmemh", "TestProgramme/Konstanten.expected", v00000000028ae440 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028ae580_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028ae580_0, 0;
    %delay 16, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028aeda0_0, 0, 32;
T_7.2 ;
    %load/vec4 v00000000028aeda0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %vpi_call 2 45 "$display", "Register %d = %h", v00000000028aeda0_0, &A<v00000000028ab320, v00000000028aeda0_0 > {0 0 0};
    %load/vec4 v00000000028aeda0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028aeda0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028aeda0_0, 0, 32;
T_7.4 ;
    %load/vec4 v00000000028aeda0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.5, 5;
    %ix/getv/s 4, v00000000028aeda0_0;
    %load/vec4a v00000000028ab320, 4;
    %xor/r;
    %cmpi/e 1, 1, 1;
    %flag_mov 8, 6;
    %ix/getv/s 4, v00000000028aeda0_0;
    %load/vec4a v00000000028ab320, 4;
    %load/vec4 v00000000028aeda0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000000028ae440, 4;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_7.6, 4;
    %vpi_call 2 49 "$write", "FAILED" {0 0 0};
    %load/vec4 v00000000028aeda0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000000028ae440, 4;
    %vpi_call 2 50 "$display", ": register %d = %h, expected %h", v00000000028aeda0_0, &A<v00000000028ab320, v00000000028aeda0_0 >, S<0,vec4,u32> {1 0 0};
    %vpi_call 2 51 "$finish" {0 0 0};
T_7.6 ;
    %load/vec4 v00000000028aeda0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028aeda0_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
    %vpi_call 2 54 "$display", "PASSED" {0 0 0};
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000000002852c50;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028ae3a0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028ae3a0_0, 0;
    %delay 2, 0;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "ProcessorTestbench.v";
    "Processor.v";
    "Memory.v";
    "Core.v";
    "Decoder.v";
    "Datapath.v";
>>>>>>> testende
