;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 4/15/2018 11:59:07 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x4FFC2000  	536891388
0x0004	0x38D90000  	14553
0x0008	0x38CD0000  	14541
0x000C	0x38CD0000  	14541
0x0010	0x38CD0000  	14541
0x0014	0x38CD0000  	14541
0x0018	0x38CD0000  	14541
0x001C	0x38CD0000  	14541
0x0020	0x38CD0000  	14541
0x0024	0x38CD0000  	14541
0x0028	0x38CD0000  	14541
0x002C	0x38CD0000  	14541
0x0030	0x38CD0000  	14541
0x0034	0x38CD0000  	14541
0x0038	0x38CD0000  	14541
0x003C	0x38CD0000  	14541
0x0040	0x38CD0000  	14541
0x0044	0x38CD0000  	14541
0x0048	0x38CD0000  	14541
0x004C	0x38CD0000  	14541
0x0050	0x38CD0000  	14541
0x0054	0x38CD0000  	14541
0x0058	0x38CD0000  	14541
0x005C	0x38CD0000  	14541
0x0060	0x38CD0000  	14541
0x0064	0x38CD0000  	14541
0x0068	0x38CD0000  	14541
0x006C	0x38CD0000  	14541
0x0070	0x38CD0000  	14541
0x0074	0x38CD0000  	14541
0x0078	0x38CD0000  	14541
0x007C	0x38CD0000  	14541
0x0080	0x38CD0000  	14541
0x0084	0x38CD0000  	14541
0x0088	0x38CD0000  	14541
0x008C	0x38CD0000  	14541
0x0090	0x38CD0000  	14541
0x0094	0x38CD0000  	14541
0x0098	0x38CD0000  	14541
0x009C	0x38CD0000  	14541
0x00A0	0x38CD0000  	14541
0x00A4	0x38CD0000  	14541
0x00A8	0x38CD0000  	14541
0x00AC	0x38CD0000  	14541
0x00B0	0x38CD0000  	14541
0x00B4	0x38CD0000  	14541
0x00B8	0x38CD0000  	14541
0x00BC	0x38CD0000  	14541
0x00C0	0x38CD0000  	14541
0x00C4	0x38CD0000  	14541
0x00C8	0x38CD0000  	14541
0x00CC	0x38CD0000  	14541
0x00D0	0x38CD0000  	14541
0x00D4	0x38CD0000  	14541
0x00D8	0x38CD0000  	14541
0x00DC	0x38CD0000  	14541
0x00E0	0x38CD0000  	14541
0x00E4	0x38CD0000  	14541
0x00E8	0x38CD0000  	14541
0x00EC	0x38CD0000  	14541
0x00F0	0x38CD0000  	14541
0x00F4	0x38CD0000  	14541
0x00F8	0x38CD0000  	14541
0x00FC	0x38CD0000  	14541
0x0100	0x38CD0000  	14541
0x0104	0x38CD0000  	14541
0x0108	0x38CD0000  	14541
0x010C	0x38CD0000  	14541
0x0110	0x38CD0000  	14541
0x0114	0x38CD0000  	14541
0x0118	0x38CD0000  	14541
0x011C	0x38CD0000  	14541
0x0120	0x38CD0000  	14541
0x0124	0x38CD0000  	14541
0x0128	0x38CD0000  	14541
0x012C	0x38CD0000  	14541
; end of ____SysVT
_main:
;MPU6050.c, 259 :: 		void main() {
0x38D8	0xB081    SUB	SP, SP, #4
0x38DA	0xF000F94F  BL	15228
0x38DE	0xF000FB41  BL	16228
0x38E2	0xF7FFFFE9  BL	14520
0x38E6	0xF000FAEF  BL	16072
;MPU6050.c, 262 :: 		UART1_Init(9600);
0x38EA	0xF2425080  MOVW	R0, #9600
0x38EE	0xF7FFFBDF  BL	_UART1_Init+0
;MPU6050.c, 264 :: 		Delay_ms(100);
0x38F2	0xF644777F  MOVW	R7, #20351
0x38F6	0xF2C00712  MOVT	R7, #18
L_main20:
0x38FA	0x1E7F    SUBS	R7, R7, #1
0x38FC	0xD1FD    BNE	L_main20
0x38FE	0xBF00    NOP
0x3900	0xBF00    NOP
0x3902	0xBF00    NOP
0x3904	0xBF00    NOP
0x3906	0xBF00    NOP
;MPU6050.c, 267 :: 		I2C1_Init_Advanced(400000, &_GPIO_MODULE_I2C1_PB67);
0x3908	0x4985    LDR	R1, [PC, #532]
0x390A	0x4886    LDR	R0, [PC, #536]
0x390C	0xF7FFFB7C  BL	_I2C1_Init_Advanced+0
;MPU6050.c, 268 :: 		Delay_ms(1000);
0x3910	0xF64127FF  MOVW	R7, #6911
0x3914	0xF2C007B7  MOVT	R7, #183
L_main22:
0x3918	0x1E7F    SUBS	R7, R7, #1
0x391A	0xD1FD    BNE	L_main22
0x391C	0xBF00    NOP
0x391E	0xBF00    NOP
0x3920	0xBF00    NOP
0x3922	0xBF00    NOP
0x3924	0xBF00    NOP
;MPU6050.c, 271 :: 		UART1_Write_Text("Pre Init Okay");
0x3926	0x4880    LDR	R0, [PC, #512]
0x3928	0xF7FFFBDC  BL	_UART1_Write_Text+0
;MPU6050.c, 272 :: 		UART1_Write(13);
0x392C	0x200D    MOVS	R0, #13
0x392E	0xF7FFFFB5  BL	_UART1_Write+0
;MPU6050.c, 275 :: 		MPU6050_Init();
0x3932	0xF7FFFBE5  BL	_MPU6050_Init+0
;MPU6050.c, 277 :: 		info = MPU6050_Test();
0x3936	0xF7FFFF03  BL	_MPU6050_Test+0
0x393A	0x497C    LDR	R1, [PC, #496]
0x393C	0x8008    STRH	R0, [R1, #0]
;MPU6050.c, 279 :: 		if (info == 1)
0x393E	0x2801    CMP	R0, #1
0x3940	0xD109    BNE	L_main24
;MPU6050.c, 281 :: 		UART1_Write_Text("MPU6050 OK");
0x3942	0x487B    LDR	R0, [PC, #492]
0x3944	0xF7FFFBCE  BL	_UART1_Write_Text+0
;MPU6050.c, 282 :: 		UART1_Write(0x0A); //Line Feed LF
0x3948	0x200A    MOVS	R0, #10
0x394A	0xF7FFFFA7  BL	_UART1_Write+0
;MPU6050.c, 283 :: 		UART1_Write(0x0D); //Return Car CR
0x394E	0x200D    MOVS	R0, #13
0x3950	0xF7FFFFA4  BL	_UART1_Write+0
;MPU6050.c, 284 :: 		}
0x3954	0xE008    B	L_main25
L_main24:
;MPU6050.c, 288 :: 		UART1_Write_Text("MPU6050 Failed");
0x3956	0x4877    LDR	R0, [PC, #476]
0x3958	0xF7FFFBC4  BL	_UART1_Write_Text+0
;MPU6050.c, 289 :: 		UART1_Write(0x0A); //Line Feed LF
0x395C	0x200A    MOVS	R0, #10
0x395E	0xF7FFFF9D  BL	_UART1_Write+0
;MPU6050.c, 290 :: 		UART1_Write(0x0D); //Return Car CR
0x3962	0x200D    MOVS	R0, #13
0x3964	0xF7FFFF9A  BL	_UART1_Write+0
;MPU6050.c, 291 :: 		}
L_main25:
;MPU6050.c, 294 :: 		Delay_ms(1000);
0x3968	0xF64127FF  MOVW	R7, #6911
0x396C	0xF2C007B7  MOVT	R7, #183
L_main26:
0x3970	0x1E7F    SUBS	R7, R7, #1
0x3972	0xD1FD    BNE	L_main26
0x3974	0xBF00    NOP
0x3976	0xBF00    NOP
0x3978	0xBF00    NOP
0x397A	0xBF00    NOP
0x397C	0xBF00    NOP
;MPU6050.c, 297 :: 		for (cal_var = 0; cal_var <= 64; cal_var++)
0x397E	0x2100    MOVS	R1, #0
0x3980	0xB209    SXTH	R1, R1
0x3982	0x486D    LDR	R0, [PC, #436]
0x3984	0x8001    STRH	R1, [R0, #0]
L_main28:
0x3986	0x486C    LDR	R0, [PC, #432]
0x3988	0xF9B00000  LDRSH	R0, [R0, #0]
0x398C	0x2840    CMP	R0, #64
0x398E	0xDC34    BGT	L_main29
;MPU6050.c, 299 :: 		gyro_x_offset += MPU6050_Gyro_Raw('X');
0x3990	0x2058    MOVS	R0, #88
0x3992	0xF7FFFF15  BL	_MPU6050_Gyro_Raw+0
0x3996	0xF7FDFC13  BL	__SignedIntegralToFloat+0
0x399A	0x4968    LDR	R1, [PC, #416]
0x399C	0x9100    STR	R1, [SP, #0]
0x399E	0x680A    LDR	R2, [R1, #0]
0x39A0	0xF7FEFFD4  BL	__Add_FP+0
0x39A4	0x9900    LDR	R1, [SP, #0]
0x39A6	0x6008    STR	R0, [R1, #0]
;MPU6050.c, 300 :: 		gyro_y_offset += MPU6050_Gyro_Raw('Y');
0x39A8	0x2059    MOVS	R0, #89
0x39AA	0xF7FFFF09  BL	_MPU6050_Gyro_Raw+0
0x39AE	0xF7FDFC07  BL	__SignedIntegralToFloat+0
0x39B2	0x4963    LDR	R1, [PC, #396]
0x39B4	0x9100    STR	R1, [SP, #0]
0x39B6	0x680A    LDR	R2, [R1, #0]
0x39B8	0xF7FEFFC8  BL	__Add_FP+0
0x39BC	0x9900    LDR	R1, [SP, #0]
0x39BE	0x6008    STR	R0, [R1, #0]
;MPU6050.c, 301 :: 		gyro_z_offset += MPU6050_Gyro_Raw('Z');
0x39C0	0x205A    MOVS	R0, #90
0x39C2	0xF7FFFEFD  BL	_MPU6050_Gyro_Raw+0
0x39C6	0xF7FDFBFB  BL	__SignedIntegralToFloat+0
0x39CA	0x495E    LDR	R1, [PC, #376]
0x39CC	0x9100    STR	R1, [SP, #0]
0x39CE	0x680A    LDR	R2, [R1, #0]
0x39D0	0xF7FEFFBC  BL	__Add_FP+0
0x39D4	0x9900    LDR	R1, [SP, #0]
0x39D6	0x6008    STR	R0, [R1, #0]
;MPU6050.c, 303 :: 		Delay_ms(1);
0x39D8	0xF64267DF  MOVW	R7, #11999
0x39DC	0xF2C00700  MOVT	R7, #0
L_main31:
0x39E0	0x1E7F    SUBS	R7, R7, #1
0x39E2	0xD1FD    BNE	L_main31
0x39E4	0xBF00    NOP
0x39E6	0xBF00    NOP
0x39E8	0xBF00    NOP
0x39EA	0xBF00    NOP
0x39EC	0xBF00    NOP
;MPU6050.c, 297 :: 		for (cal_var = 0; cal_var <= 64; cal_var++)
0x39EE	0x4952    LDR	R1, [PC, #328]
0x39F0	0xF9B10000  LDRSH	R0, [R1, #0]
0x39F4	0x1C40    ADDS	R0, R0, #1
0x39F6	0x8008    STRH	R0, [R1, #0]
;MPU6050.c, 304 :: 		}
0x39F8	0xE7C5    B	L_main28
L_main29:
;MPU6050.c, 307 :: 		gyro_x_offset /= 64;
0x39FA	0x4850    LDR	R0, [PC, #320]
0x39FC	0x9000    STR	R0, [SP, #0]
0x39FE	0x6800    LDR	R0, [R0, #0]
0x3A00	0xF04F4285  MOV	R2, #1115684864
0x3A04	0xF7FDFBFC  BL	__Div_FP+0
0x3A08	0x9900    LDR	R1, [SP, #0]
0x3A0A	0x6008    STR	R0, [R1, #0]
;MPU6050.c, 308 :: 		gyro_y_offset /= 64;
0x3A0C	0x484C    LDR	R0, [PC, #304]
0x3A0E	0x9000    STR	R0, [SP, #0]
0x3A10	0x6800    LDR	R0, [R0, #0]
0x3A12	0xF04F4285  MOV	R2, #1115684864
0x3A16	0xF7FDFBF3  BL	__Div_FP+0
0x3A1A	0x9900    LDR	R1, [SP, #0]
0x3A1C	0x6008    STR	R0, [R1, #0]
;MPU6050.c, 309 :: 		gyro_z_offset /= 64;
0x3A1E	0x4849    LDR	R0, [PC, #292]
0x3A20	0x9000    STR	R0, [SP, #0]
0x3A22	0x6800    LDR	R0, [R0, #0]
0x3A24	0xF04F4285  MOV	R2, #1115684864
0x3A28	0xF7FDFBEA  BL	__Div_FP+0
0x3A2C	0x9900    LDR	R1, [SP, #0]
0x3A2E	0x6008    STR	R0, [R1, #0]
;MPU6050.c, 311 :: 		while(1)
L_main33:
;MPU6050.c, 314 :: 		gyro_x  =  (MPU6050_Gyro_Raw('X')  - gyro_x_offset)  / 939.650784f;
0x3A30	0x2058    MOVS	R0, #88
0x3A32	0xF7FFFEC5  BL	_MPU6050_Gyro_Raw+0
0x3A36	0xF7FDFBC3  BL	__SignedIntegralToFloat+0
0x3A3A	0x4940    LDR	R1, [PC, #256]
0x3A3C	0x680A    LDR	R2, [R1, #0]
0x3A3E	0xF7FEFF03  BL	__Sub_FP+0
0x3A42	0x4A41    LDR	R2, [PC, #260]
0x3A44	0xF7FDFBDC  BL	__Div_FP+0
0x3A48	0x4940    LDR	R1, [PC, #256]
0x3A4A	0x6008    STR	R0, [R1, #0]
;MPU6050.c, 315 :: 		gyro_y  =  (MPU6050_Gyro_Raw('Y')  - gyro_y_offset)  / 939.650784f;
0x3A4C	0x2059    MOVS	R0, #89
0x3A4E	0xF7FFFEB7  BL	_MPU6050_Gyro_Raw+0
0x3A52	0xF7FDFBB5  BL	__SignedIntegralToFloat+0
0x3A56	0x493A    LDR	R1, [PC, #232]
0x3A58	0x680A    LDR	R2, [R1, #0]
0x3A5A	0xF7FEFEF5  BL	__Sub_FP+0
0x3A5E	0x4A3A    LDR	R2, [PC, #232]
0x3A60	0xF7FDFBCE  BL	__Div_FP+0
0x3A64	0x493A    LDR	R1, [PC, #232]
0x3A66	0x6008    STR	R0, [R1, #0]
;MPU6050.c, 316 :: 		gyro_z  =  (MPU6050_Gyro_Raw('Z')  - gyro_z_offset)  / 939.650784f;
0x3A68	0x205A    MOVS	R0, #90
0x3A6A	0xF7FFFEA9  BL	_MPU6050_Gyro_Raw+0
0x3A6E	0xF7FDFBA7  BL	__SignedIntegralToFloat+0
0x3A72	0x4934    LDR	R1, [PC, #208]
0x3A74	0x680A    LDR	R2, [R1, #0]
0x3A76	0xF7FEFEE7  BL	__Sub_FP+0
0x3A7A	0x4A33    LDR	R2, [PC, #204]
0x3A7C	0xF7FDFBC0  BL	__Div_FP+0
0x3A80	0x4934    LDR	R1, [PC, #208]
0x3A82	0x6008    STR	R0, [R1, #0]
;MPU6050.c, 319 :: 		acc_x = MPU6050_Read_Accel('X') / 2.0f;
0x3A84	0x2058    MOVS	R0, #88
0x3A86	0xF7FFFA3B  BL	_MPU6050_Read_Accel+0
0x3A8A	0xF04F4280  MOV	R2, #1073741824
0x3A8E	0xF7FDFBB7  BL	__Div_FP+0
0x3A92	0x4931    LDR	R1, [PC, #196]
0x3A94	0x6008    STR	R0, [R1, #0]
;MPU6050.c, 320 :: 		acc_y = MPU6050_Read_Accel('Y') / 2.0f;
0x3A96	0x2059    MOVS	R0, #89
0x3A98	0xF7FFFA32  BL	_MPU6050_Read_Accel+0
0x3A9C	0xF04F4280  MOV	R2, #1073741824
0x3AA0	0xF7FDFBAE  BL	__Div_FP+0
0x3AA4	0x492D    LDR	R1, [PC, #180]
0x3AA6	0x6008    STR	R0, [R1, #0]
;MPU6050.c, 321 :: 		acc_z = MPU6050_Read_Accel('Z') / 2.0f;
0x3AA8	0x205A    MOVS	R0, #90
0x3AAA	0xF7FFFA29  BL	_MPU6050_Read_Accel+0
0x3AAE	0xF04F4280  MOV	R2, #1073741824
0x3AB2	0xF7FDFBA5  BL	__Div_FP+0
0x3AB6	0x492A    LDR	R1, [PC, #168]
0x3AB8	0x6008    STR	R0, [R1, #0]
;MPU6050.c, 366 :: 		MadgwickAHRSupdateIMU(gyro_x, gyro_y, gyro_z, acc_x, acc_y, acc_z);
0x3ABA	0x4605    MOV	R5, R0
0x3ABC	0x4827    LDR	R0, [PC, #156]
0x3ABE	0x6804    LDR	R4, [R0, #0]
0x3AC0	0x4825    LDR	R0, [PC, #148]
0x3AC2	0x6803    LDR	R3, [R0, #0]
0x3AC4	0x4823    LDR	R0, [PC, #140]
0x3AC6	0x6802    LDR	R2, [R0, #0]
0x3AC8	0x4821    LDR	R0, [PC, #132]
0x3ACA	0x6801    LDR	R1, [R0, #0]
0x3ACC	0x481F    LDR	R0, [PC, #124]
0x3ACE	0x6800    LDR	R0, [R0, #0]
0x3AD0	0xB420    PUSH	(R5)
0x3AD2	0xB410    PUSH	(R4)
0x3AD4	0xF7FFFB5A  BL	_MadgwickAHRSupdateIMU+0
0x3AD8	0xB002    ADD	SP, SP, #8
;MPU6050.c, 407 :: 		sprintf(q3_t, "%7.2f,%7.2f,%7.2f,%7.2f\n", q0, q1, q2,q3);
0x3ADA	0x4822    LDR	R0, [PC, #136]
0x3ADC	0x6805    LDR	R5, [R0, #0]
0x3ADE	0x4822    LDR	R0, [PC, #136]
0x3AE0	0x6804    LDR	R4, [R0, #0]
0x3AE2	0x4822    LDR	R0, [PC, #136]
0x3AE4	0x6803    LDR	R3, [R0, #0]
0x3AE6	0x4822    LDR	R0, [PC, #136]
0x3AE8	0x6802    LDR	R2, [R0, #0]
0x3AEA	0x4922    LDR	R1, [PC, #136]
0x3AEC	0x4822    LDR	R0, [PC, #136]
0x3AEE	0xB420    PUSH	(R5)
0x3AF0	0xB410    PUSH	(R4)
0x3AF2	0xB408    PUSH	(R3)
0x3AF4	0xB404    PUSH	(R2)
0x3AF6	0xB402    PUSH	(R1)
0x3AF8	0xB401    PUSH	(R0)
0x3AFA	0xF7FFFE47  BL	_sprintf+0
0x3AFE	0xB006    ADD	SP, SP, #24
;MPU6050.c, 408 :: 		UART1_Write_Text(q3_t);
0x3B00	0x481D    LDR	R0, [PC, #116]
0x3B02	0xF7FFFAEF  BL	_UART1_Write_Text+0
;MPU6050.c, 411 :: 		Delay_ms(1);
0x3B06	0xF64267DF  MOVW	R7, #11999
0x3B0A	0xF2C00700  MOVT	R7, #0
0x3B0E	0xBF00    NOP
0x3B10	0xBF00    NOP
L_main35:
0x3B12	0x1E7F    SUBS	R7, R7, #1
0x3B14	0xD1FD    BNE	L_main35
0x3B16	0xBF00    NOP
0x3B18	0xBF00    NOP
0x3B1A	0xBF00    NOP
;MPU6050.c, 412 :: 		}
0x3B1C	0xE788    B	L_main33
;MPU6050.c, 414 :: 		}
L_end_main:
L__main_end_loop:
0x3B1E	0xE7FE    B	L__main_end_loop
0x3B20	0x3CD80000  	__GPIO_MODULE_I2C1_PB67+0
0x3B24	0x1A800006  	#400000
0x3B28	0x00142000  	?lstr1_MPU6050+0
0x3B2C	0x08482000  	_info+0
0x3B30	0x00222000  	?lstr2_MPU6050+0
0x3B34	0x002D2000  	?lstr3_MPU6050+0
0x3B38	0x003C2000  	_cal_var+0
0x3B3C	0x084C2000  	_gyro_x_offset+0
0x3B40	0x08502000  	_gyro_y_offset+0
0x3B44	0x08542000  	_gyro_z_offset+0
0x3B48	0xE9A6446A  	#1147857318
0x3B4C	0x08582000  	_gyro_x+0
0x3B50	0x085C2000  	_gyro_y+0
0x3B54	0x08602000  	_gyro_z+0
0x3B58	0x08642000  	_acc_x+0
0x3B5C	0x08682000  	_acc_y+0
0x3B60	0x086C2000  	_acc_z+0
0x3B64	0x00082000  	_q3+0
0x3B68	0x00042000  	_q2+0
0x3B6C	0x00002000  	_q1+0
0x3B70	0x000C2000  	_q0+0
0x3B74	0x3E640000  	?lstr_4_MPU6050+0
0x3B78	0x08702000  	_q3_t+0
; end of _main
_UART1_Init:
;__Lib_UART_123_45.c, 401 :: 		
; baud_rate start address is: 0 (R0)
0x30B0	0xB081    SUB	SP, SP, #4
0x30B2	0xF8CDE000  STR	LR, [SP, #0]
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
;__Lib_UART_123_45.c, 402 :: 		
0x30B6	0x4A09    LDR	R2, [PC, #36]
0x30B8	0xF2400100  MOVW	R1, #0
0x30BC	0xB404    PUSH	(R2)
0x30BE	0xB402    PUSH	(R1)
0x30C0	0xF2400300  MOVW	R3, #0
0x30C4	0xF2400200  MOVW	R2, #0
0x30C8	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x30CA	0x4805    LDR	R0, [PC, #20]
0x30CC	0xF7FFFCF4  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x30D0	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 403 :: 		
L_end_UART1_Init:
0x30D2	0xF8DDE000  LDR	LR, [SP, #0]
0x30D6	0xB001    ADD	SP, SP, #4
0x30D8	0x4770    BX	LR
0x30DA	0xBF00    NOP
0x30DC	0x3C6C0000  	__GPIO_MODULE_USART1_PA9_10+0
0x30E0	0x38004001  	USART1_SR+0
; end of _UART1_Init
__Lib_UART_123_45_UARTx_Init_Advanced:
;__Lib_UART_123_45.c, 294 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x2AB8	0xB089    SUB	SP, SP, #36
0x2ABA	0xF8CDE000  STR	LR, [SP, #0]
0x2ABE	0x4683    MOV	R11, R0
0x2AC0	0xB298    UXTH	R0, R3
0x2AC2	0x468C    MOV	R12, R1
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 44 (R11)
; baud_rate start address is: 48 (R12)
; parity start address is: 0 (R0)
; stop_bits start address is: 4 (R1)
0x2AC4	0xF8BD1024  LDRH	R1, [SP, #36]
; module start address is: 24 (R6)
0x2AC8	0x9E0A    LDR	R6, [SP, #40]
;__Lib_UART_123_45.c, 298 :: 		
0x2ACA	0xAC04    ADD	R4, SP, #16
0x2ACC	0xF8AD1004  STRH	R1, [SP, #4]
0x2AD0	0xF8AD0008  STRH	R0, [SP, #8]
0x2AD4	0x4620    MOV	R0, R4
0x2AD6	0xF7FEF8DB  BL	_RCC_GetClocksFrequency+0
0x2ADA	0xF8BD0008  LDRH	R0, [SP, #8]
0x2ADE	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 301 :: 		
0x2AE2	0x4C64    LDR	R4, [PC, #400]
0x2AE4	0x45A3    CMP	R11, R4
0x2AE6	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced15
;__Lib_UART_123_45.c, 302 :: 		
0x2AE8	0x2501    MOVS	R5, #1
0x2AEA	0xB26D    SXTB	R5, R5
0x2AEC	0x4C62    LDR	R4, [PC, #392]
0x2AEE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 303 :: 		
0x2AF0	0x4D62    LDR	R5, [PC, #392]
0x2AF2	0x4C63    LDR	R4, [PC, #396]
0x2AF4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 304 :: 		
0x2AF6	0x4D63    LDR	R5, [PC, #396]
0x2AF8	0x4C63    LDR	R4, [PC, #396]
0x2AFA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 305 :: 		
0x2AFC	0x4D63    LDR	R5, [PC, #396]
0x2AFE	0x4C64    LDR	R4, [PC, #400]
0x2B00	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 306 :: 		
0x2B02	0x4D64    LDR	R5, [PC, #400]
0x2B04	0x4C64    LDR	R4, [PC, #400]
0x2B06	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 307 :: 		
0x2B08	0x9C07    LDR	R4, [SP, #28]
0x2B0A	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 308 :: 		
0x2B0C	0xE056    B	L___Lib_UART_123_45_UARTx_Init_Advanced16
L___Lib_UART_123_45_UARTx_Init_Advanced15:
;__Lib_UART_123_45.c, 309 :: 		
0x2B0E	0x4C63    LDR	R4, [PC, #396]
0x2B10	0x45A3    CMP	R11, R4
0x2B12	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced17
;__Lib_UART_123_45.c, 310 :: 		
0x2B14	0x2501    MOVS	R5, #1
0x2B16	0xB26D    SXTB	R5, R5
0x2B18	0x4C61    LDR	R4, [PC, #388]
0x2B1A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 311 :: 		
0x2B1C	0x4D61    LDR	R5, [PC, #388]
0x2B1E	0x4C58    LDR	R4, [PC, #352]
0x2B20	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 312 :: 		
0x2B22	0x4D61    LDR	R5, [PC, #388]
0x2B24	0x4C58    LDR	R4, [PC, #352]
0x2B26	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 313 :: 		
0x2B28	0x4D60    LDR	R5, [PC, #384]
0x2B2A	0x4C59    LDR	R4, [PC, #356]
0x2B2C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 314 :: 		
0x2B2E	0x4D60    LDR	R5, [PC, #384]
0x2B30	0x4C59    LDR	R4, [PC, #356]
0x2B32	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 315 :: 		
0x2B34	0x9C06    LDR	R4, [SP, #24]
0x2B36	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 316 :: 		
0x2B38	0xE040    B	L___Lib_UART_123_45_UARTx_Init_Advanced18
L___Lib_UART_123_45_UARTx_Init_Advanced17:
;__Lib_UART_123_45.c, 317 :: 		
0x2B3A	0x4C5E    LDR	R4, [PC, #376]
0x2B3C	0x45A3    CMP	R11, R4
0x2B3E	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced19
;__Lib_UART_123_45.c, 318 :: 		
0x2B40	0x2501    MOVS	R5, #1
0x2B42	0xB26D    SXTB	R5, R5
0x2B44	0x4C5C    LDR	R4, [PC, #368]
0x2B46	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 319 :: 		
0x2B48	0x4D5C    LDR	R5, [PC, #368]
0x2B4A	0x4C4D    LDR	R4, [PC, #308]
0x2B4C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 320 :: 		
0x2B4E	0x4D5C    LDR	R5, [PC, #368]
0x2B50	0x4C4D    LDR	R4, [PC, #308]
0x2B52	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 321 :: 		
0x2B54	0x4D5B    LDR	R5, [PC, #364]
0x2B56	0x4C4E    LDR	R4, [PC, #312]
0x2B58	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 322 :: 		
0x2B5A	0x4D5B    LDR	R5, [PC, #364]
0x2B5C	0x4C4E    LDR	R4, [PC, #312]
0x2B5E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 323 :: 		
0x2B60	0x9C06    LDR	R4, [SP, #24]
0x2B62	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 324 :: 		
0x2B64	0xE02A    B	L___Lib_UART_123_45_UARTx_Init_Advanced20
L___Lib_UART_123_45_UARTx_Init_Advanced19:
;__Lib_UART_123_45.c, 325 :: 		
0x2B66	0x4C59    LDR	R4, [PC, #356]
0x2B68	0x45A3    CMP	R11, R4
0x2B6A	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced21
;__Lib_UART_123_45.c, 326 :: 		
0x2B6C	0x2501    MOVS	R5, #1
0x2B6E	0xB26D    SXTB	R5, R5
0x2B70	0x4C57    LDR	R4, [PC, #348]
0x2B72	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 327 :: 		
0x2B74	0x4D57    LDR	R5, [PC, #348]
0x2B76	0x4C42    LDR	R4, [PC, #264]
0x2B78	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 328 :: 		
0x2B7A	0x4D57    LDR	R5, [PC, #348]
0x2B7C	0x4C42    LDR	R4, [PC, #264]
0x2B7E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 329 :: 		
0x2B80	0x4D56    LDR	R5, [PC, #344]
0x2B82	0x4C43    LDR	R4, [PC, #268]
0x2B84	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 330 :: 		
0x2B86	0x4D56    LDR	R5, [PC, #344]
0x2B88	0x4C43    LDR	R4, [PC, #268]
0x2B8A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 331 :: 		
0x2B8C	0x9C06    LDR	R4, [SP, #24]
0x2B8E	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 332 :: 		
0x2B90	0xE014    B	L___Lib_UART_123_45_UARTx_Init_Advanced22
L___Lib_UART_123_45_UARTx_Init_Advanced21:
;__Lib_UART_123_45.c, 333 :: 		
0x2B92	0x4C54    LDR	R4, [PC, #336]
0x2B94	0x45A3    CMP	R11, R4
0x2B96	0xD111    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced23
;__Lib_UART_123_45.c, 334 :: 		
0x2B98	0x2501    MOVS	R5, #1
0x2B9A	0xB26D    SXTB	R5, R5
0x2B9C	0x4C52    LDR	R4, [PC, #328]
0x2B9E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 335 :: 		
0x2BA0	0x4D52    LDR	R5, [PC, #328]
0x2BA2	0x4C37    LDR	R4, [PC, #220]
0x2BA4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 336 :: 		
0x2BA6	0x4D52    LDR	R5, [PC, #328]
0x2BA8	0x4C37    LDR	R4, [PC, #220]
0x2BAA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 337 :: 		
0x2BAC	0x4D51    LDR	R5, [PC, #324]
0x2BAE	0x4C38    LDR	R4, [PC, #224]
0x2BB0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 338 :: 		
0x2BB2	0x4D51    LDR	R5, [PC, #324]
0x2BB4	0x4C38    LDR	R4, [PC, #224]
0x2BB6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 339 :: 		
0x2BB8	0x9C06    LDR	R4, [SP, #24]
0x2BBA	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 340 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced23:
L___Lib_UART_123_45_UARTx_Init_Advanced22:
L___Lib_UART_123_45_UARTx_Init_Advanced20:
L___Lib_UART_123_45_UARTx_Init_Advanced18:
L___Lib_UART_123_45_UARTx_Init_Advanced16:
;__Lib_UART_123_45.c, 342 :: 		
0x2BBC	0xF8AD1004  STRH	R1, [SP, #4]
; module end address is: 24 (R6)
0x2BC0	0xF8AD0008  STRH	R0, [SP, #8]
0x2BC4	0x4630    MOV	R0, R6
0x2BC6	0xF7FEF8B7  BL	_GPIO_Alternate_Function_Enable+0
0x2BCA	0xF8BD0008  LDRH	R0, [SP, #8]
0x2BCE	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 344 :: 		
0x2BD2	0xF10B0510  ADD	R5, R11, #16
0x2BD6	0x2400    MOVS	R4, #0
0x2BD8	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 345 :: 		
0x2BDA	0xF10B0510  ADD	R5, R11, #16
0x2BDE	0x682C    LDR	R4, [R5, #0]
0x2BE0	0x430C    ORRS	R4, R1
; stop_bits end address is: 4 (R1)
0x2BE2	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 346 :: 		
0x2BE4	0xF10B050C  ADD	R5, R11, #12
0x2BE8	0x2400    MOVS	R4, #0
0x2BEA	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 348 :: 		
0x2BEC	0xB118    CBZ	R0, L___Lib_UART_123_45_UARTx_Init_Advanced38
;__Lib_UART_123_45.c, 349 :: 		
0x2BEE	0xF4406080  ORR	R0, R0, #1024
0x2BF2	0xB280    UXTH	R0, R0
; parity end address is: 0 (R0)
;__Lib_UART_123_45.c, 350 :: 		
0x2BF4	0xE7FF    B	L___Lib_UART_123_45_UARTx_Init_Advanced24
L___Lib_UART_123_45_UARTx_Init_Advanced38:
;__Lib_UART_123_45.c, 348 :: 		
;__Lib_UART_123_45.c, 350 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced24:
;__Lib_UART_123_45.c, 352 :: 		
; parity start address is: 0 (R0)
0x2BF6	0xF10B050C  ADD	R5, R11, #12
0x2BFA	0x682C    LDR	R4, [R5, #0]
0x2BFC	0x4304    ORRS	R4, R0
; parity end address is: 0 (R0)
0x2BFE	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 354 :: 		
0x2C00	0xF10B060C  ADD	R6, R11, #12
0x2C04	0x2501    MOVS	R5, #1
0x2C06	0x6834    LDR	R4, [R6, #0]
0x2C08	0xF365344D  BFI	R4, R5, #13, #1
0x2C0C	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 355 :: 		
0x2C0E	0xF10B060C  ADD	R6, R11, #12
0x2C12	0x2501    MOVS	R5, #1
0x2C14	0x6834    LDR	R4, [R6, #0]
0x2C16	0xF36504C3  BFI	R4, R5, #3, #1
0x2C1A	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 356 :: 		
0x2C1C	0xF10B060C  ADD	R6, R11, #12
0x2C20	0x2501    MOVS	R5, #1
0x2C22	0x6834    LDR	R4, [R6, #0]
0x2C24	0xF3650482  BFI	R4, R5, #2, #1
0x2C28	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 357 :: 		
0x2C2A	0xF10B0514  ADD	R5, R11, #20
0x2C2E	0x2400    MOVS	R4, #0
0x2C30	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 362 :: 		
0x2C32	0x9D03    LDR	R5, [SP, #12]
0x2C34	0x2419    MOVS	R4, #25
0x2C36	0x4365    MULS	R5, R4, R5
0x2C38	0xEA4F048C  LSL	R4, R12, #2
; baud_rate end address is: 48 (R12)
0x2C3C	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45.c, 363 :: 		
0x2C40	0x2464    MOVS	R4, #100
0x2C42	0xFBB7F4F4  UDIV	R4, R7, R4
0x2C46	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45.c, 365 :: 		
0x2C48	0x0935    LSRS	R5, R6, #4
0x2C4A	0x2464    MOVS	R4, #100
0x2C4C	0x436C    MULS	R4, R5, R4
0x2C4E	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45.c, 366 :: 		
0x2C50	0x0124    LSLS	R4, R4, #4
0x2C52	0xF2040532  ADDW	R5, R4, #50
0x2C56	0x2464    MOVS	R4, #100
0x2C58	0xFBB5F4F4  UDIV	R4, R5, R4
0x2C5C	0xF004040F  AND	R4, R4, #15
0x2C60	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45.c, 368 :: 		
0x2C64	0xF10B0508  ADD	R5, R11, #8
; UART_Base end address is: 44 (R11)
0x2C68	0xB2A4    UXTH	R4, R4
0x2C6A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 369 :: 		
L_end_UARTx_Init_Advanced:
0x2C6C	0xF8DDE000  LDR	LR, [SP, #0]
0x2C70	0xB009    ADD	SP, SP, #36
0x2C72	0x4770    BX	LR
0x2C74	0x38004001  	USART1_SR+0
0x2C78	0x03384242  	RCC_APB2ENR+0
0x2C7C	0x389D0000  	_UART1_Write+0
0x2C80	0x08982000  	_UART_Wr_Ptr+0
0x2C84	0xFFFFFFFF  	_UART1_Read+0
0x2C88	0x089C2000  	_UART_Rd_Ptr+0
0x2C8C	0xFFFFFFFF  	_UART1_Data_Ready+0
0x2C90	0x08A02000  	_UART_Rdy_Ptr+0
0x2C94	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x2C98	0x08A42000  	_UART_Tx_Idle_Ptr+0
0x2C9C	0x44004000  	USART2_SR+0
0x2CA0	0x03C44242  	RCC_APB1ENR+0
0x2CA4	0xFFFFFFFF  	_UART2_Write+0
0x2CA8	0xFFFFFFFF  	_UART2_Read+0
0x2CAC	0xFFFFFFFF  	_UART2_Data_Ready+0
0x2CB0	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x2CB4	0x48004000  	USART3_SR+0
0x2CB8	0x03C84242  	RCC_APB1ENR+0
0x2CBC	0xFFFFFFFF  	_UART3_Write+0
0x2CC0	0xFFFFFFFF  	_UART3_Read+0
0x2CC4	0xFFFFFFFF  	_UART3_Data_Ready+0
0x2CC8	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x2CCC	0x4C004000  	UART4_SR+0
0x2CD0	0x03CC4242  	RCC_APB1ENR+0
0x2CD4	0xFFFFFFFF  	_UART4_Write+0
0x2CD8	0xFFFFFFFF  	_UART4_Read+0
0x2CDC	0xFFFFFFFF  	_UART4_Data_Ready+0
0x2CE0	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x2CE4	0x50004000  	UART5_SR+0
0x2CE8	0x03D04242  	RCC_APB1ENR+0
0x2CEC	0xFFFFFFFF  	_UART5_Write+0
0x2CF0	0xFFFFFFFF  	_UART5_Read+0
0x2CF4	0xFFFFFFFF  	_UART5_Data_Ready+0
0x2CF8	0xFFFFFFFF  	_UART5_Tx_Idle+0
; end of __Lib_UART_123_45_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_101_102_103.c, 431 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0C90	0xB082    SUB	SP, SP, #8
0x0C92	0xF8CDE000  STR	LR, [SP, #0]
0x0C96	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_101_102_103.c, 434 :: 		
0x0C98	0x4619    MOV	R1, R3
0x0C9A	0x9101    STR	R1, [SP, #4]
0x0C9C	0xF7FFFD38  BL	_Get_Fosc_kHz+0
0x0CA0	0xF24031E8  MOVW	R1, #1000
0x0CA4	0xFB00F201  MUL	R2, R0, R1
0x0CA8	0x9901    LDR	R1, [SP, #4]
0x0CAA	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 437 :: 		
0x0CAC	0x491F    LDR	R1, [PC, #124]
0x0CAE	0x7809    LDRB	R1, [R1, #0]
0x0CB0	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x0CB4	0xB2C8    UXTB	R0, R1
;__Lib_System_101_102_103.c, 438 :: 		
0x0CB6	0x491E    LDR	R1, [PC, #120]
0x0CB8	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0CBA	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0CBC	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 440 :: 		
0x0CBE	0x1D1A    ADDS	R2, R3, #4
0x0CC0	0x6819    LDR	R1, [R3, #0]
0x0CC2	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0CC4	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 442 :: 		
0x0CC6	0x4919    LDR	R1, [PC, #100]
0x0CC8	0x8809    LDRH	R1, [R1, #0]
0x0CCA	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x0CCE	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 443 :: 		
0x0CD0	0x4917    LDR	R1, [PC, #92]
0x0CD2	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0CD4	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0CD6	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 445 :: 		
0x0CD8	0xF2030208  ADDW	R2, R3, #8
0x0CDC	0x1D19    ADDS	R1, R3, #4
0x0CDE	0x6809    LDR	R1, [R1, #0]
0x0CE0	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0CE2	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 447 :: 		
0x0CE4	0x4911    LDR	R1, [PC, #68]
0x0CE6	0x8809    LDRH	R1, [R1, #0]
0x0CE8	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x0CEC	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 448 :: 		
0x0CEE	0x4910    LDR	R1, [PC, #64]
0x0CF0	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0CF2	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0CF4	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 450 :: 		
0x0CF6	0xF203020C  ADDW	R2, R3, #12
0x0CFA	0x1D19    ADDS	R1, R3, #4
0x0CFC	0x6809    LDR	R1, [R1, #0]
0x0CFE	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0D00	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 452 :: 		
0x0D02	0x490A    LDR	R1, [PC, #40]
0x0D04	0x8809    LDRH	R1, [R1, #0]
0x0D06	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x0D0A	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 453 :: 		
0x0D0C	0x4909    LDR	R1, [PC, #36]
0x0D0E	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0D10	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x0D12	0xB2C8    UXTB	R0, R1
;__Lib_System_101_102_103.c, 455 :: 		
0x0D14	0xF2030210  ADDW	R2, R3, #16
0x0D18	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x0D1C	0x6809    LDR	R1, [R1, #0]
0x0D1E	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x0D22	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 456 :: 		
L_end_RCC_GetClocksFrequency:
0x0D24	0xF8DDE000  LDR	LR, [SP, #0]
0x0D28	0xB002    ADD	SP, SP, #8
0x0D2A	0x4770    BX	LR
0x0D2C	0x10044002  	RCC_CFGRbits+0
0x0D30	0x3EB50000  	__Lib_System_101_102_103_APBAHBPrescTable+0
0x0D34	0x38D40000  	__Lib_System_101_102_103_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0710	0x4801    LDR	R0, [PC, #4]
0x0712	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0714	0x4770    BX	LR
0x0716	0xBF00    NOP
0x0718	0x087C2000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x0D38	0xB081    SUB	SP, SP, #4
0x0D3A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x0D3E	0x2201    MOVS	R2, #1
0x0D40	0xB252    SXTB	R2, R2
0x0D42	0x493E    LDR	R1, [PC, #248]
0x0D44	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x0D46	0xF2000168  ADDW	R1, R0, #104
0x0D4A	0x680B    LDR	R3, [R1, #0]
0x0D4C	0xF06F6100  MVN	R1, #134217728
0x0D50	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x0D54	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x0D56	0xF0036100  AND	R1, R3, #134217728
0x0D5A	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x0D5C	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x0D5E	0xF0024100  AND	R1, R2, #-2147483648
0x0D62	0xF1B14F00  CMP	R1, #-2147483648
0x0D66	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x0D68	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0D6A	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x0D6C	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x0D6E	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0D70	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x0D72	0xF4042170  AND	R1, R4, #983040
0x0D76	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x0D78	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x0D7A	0xF64F71FF  MOVW	R1, #65535
0x0D7E	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x0D82	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x0D84	0xF4041140  AND	R1, R4, #3145728
0x0D88	0xF5B11F40  CMP	R1, #3145728
0x0D8C	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x0D8E	0xF06F6170  MVN	R1, #251658240
0x0D92	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x0D96	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x0D98	0x492A    LDR	R1, [PC, #168]
0x0D9A	0x680A    LDR	R2, [R1, #0]
0x0D9C	0xF06F6170  MVN	R1, #251658240
0x0DA0	0x400A    ANDS	R2, R1
0x0DA2	0x4928    LDR	R1, [PC, #160]
0x0DA4	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x0DA6	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x0DA8	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x0DAA	0xF4041180  AND	R1, R4, #1048576
0x0DAE	0xF5B11F80  CMP	R1, #1048576
0x0DB2	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x0DB4	0xF04F0103  MOV	R1, #3
0x0DB8	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x0DBA	0x43C9    MVN	R1, R1
0x0DBC	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x0DC0	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x0DC4	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x0DC6	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x0DC8	0x0D61    LSRS	R1, R4, #21
0x0DCA	0x0109    LSLS	R1, R1, #4
0x0DCC	0xFA05F101  LSL	R1, R5, R1
0x0DD0	0x43C9    MVN	R1, R1
0x0DD2	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x0DD4	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x0DD8	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x0DDA	0x0D61    LSRS	R1, R4, #21
0x0DDC	0x0109    LSLS	R1, R1, #4
0x0DDE	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x0DE2	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x0DE4	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x0DE6	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x0DEA	0xF1B14F00  CMP	R1, #-2147483648
0x0DEE	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x0DF0	0x4913    LDR	R1, [PC, #76]
0x0DF2	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x0DF4	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x0DF6	0x4913    LDR	R1, [PC, #76]
0x0DF8	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x0DFA	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x0DFE	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x0E00	0xEA4F018A  LSL	R1, R10, #2
0x0E04	0xEB090101  ADD	R1, R9, R1, LSL #0
0x0E08	0x6809    LDR	R1, [R1, #0]
0x0E0A	0xF1B13FFF  CMP	R1, #-1
0x0E0E	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x0E10	0xF1090134  ADD	R1, R9, #52
0x0E14	0xEA4F038A  LSL	R3, R10, #2
0x0E18	0x18C9    ADDS	R1, R1, R3
0x0E1A	0x6809    LDR	R1, [R1, #0]
0x0E1C	0x460A    MOV	R2, R1
0x0E1E	0xEB090103  ADD	R1, R9, R3, LSL #0
0x0E22	0x6809    LDR	R1, [R1, #0]
0x0E24	0x4608    MOV	R0, R1
0x0E26	0x4611    MOV	R1, R2
0x0E28	0xF7FFFC78  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x0E2C	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x0E30	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0E32	0xF8DDE000  LDR	LR, [SP, #0]
0x0E36	0xB001    ADD	SP, SP, #4
0x0E38	0x4770    BX	LR
0x0E3A	0xBF00    NOP
0x0E3C	0x03004242  	RCC_APB2ENRbits+0
0x0E40	0x001C4001  	AFIO_MAPR2+0
0x0E44	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x071C	0xB083    SUB	SP, SP, #12
0x071E	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x0722	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x0726	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x0728	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x072A	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x072E	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x0730	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x0732	0x4A19    LDR	R2, [PC, #100]
0x0734	0x9202    STR	R2, [SP, #8]
0x0736	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x0738	0x4A18    LDR	R2, [PC, #96]
0x073A	0x9202    STR	R2, [SP, #8]
0x073C	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x073E	0x4A18    LDR	R2, [PC, #96]
0x0740	0x9202    STR	R2, [SP, #8]
0x0742	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x0744	0x4A17    LDR	R2, [PC, #92]
0x0746	0x9202    STR	R2, [SP, #8]
0x0748	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x074A	0x4A17    LDR	R2, [PC, #92]
0x074C	0x9202    STR	R2, [SP, #8]
0x074E	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x0750	0x4A16    LDR	R2, [PC, #88]
0x0752	0x9202    STR	R2, [SP, #8]
0x0754	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x0756	0x4A16    LDR	R2, [PC, #88]
0x0758	0x9202    STR	R2, [SP, #8]
0x075A	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x075C	0x2800    CMP	R0, #0
0x075E	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x0760	0x2801    CMP	R0, #1
0x0762	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x0764	0x2802    CMP	R0, #2
0x0766	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x0768	0x2803    CMP	R0, #3
0x076A	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x076C	0x2804    CMP	R0, #4
0x076E	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x0770	0x2805    CMP	R0, #5
0x0772	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x0774	0x2806    CMP	R0, #6
0x0776	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x0778	0x2201    MOVS	R2, #1
0x077A	0xB212    SXTH	R2, R2
0x077C	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x077E	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x0782	0x9802    LDR	R0, [SP, #8]
0x0784	0x460A    MOV	R2, R1
0x0786	0xF8BD1004  LDRH	R1, [SP, #4]
0x078A	0xF7FFFD79  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x078E	0xF8DDE000  LDR	LR, [SP, #0]
0x0792	0xB003    ADD	SP, SP, #12
0x0794	0x4770    BX	LR
0x0796	0xBF00    NOP
0x0798	0x08004001  	#1073809408
0x079C	0x0C004001  	#1073810432
0x07A0	0x10004001  	#1073811456
0x07A4	0x14004001  	#1073812480
0x07A8	0x18004001  	#1073813504
0x07AC	0x1C004001  	#1073814528
0x07B0	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0280	0xB081    SUB	SP, SP, #4
0x0282	0xF8CDE000  STR	LR, [SP, #0]
0x0286	0xB28C    UXTH	R4, R1
0x0288	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x028A	0x4B77    LDR	R3, [PC, #476]
0x028C	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x0290	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x0292	0x4618    MOV	R0, R3
0x0294	0xF7FFFF4C  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x0298	0xF1B40FFF  CMP	R4, #255
0x029C	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x029E	0x4B73    LDR	R3, [PC, #460]
0x02A0	0x429D    CMP	R5, R3
0x02A2	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x02A4	0xF04F3333  MOV	R3, #858993459
0x02A8	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x02AA	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x02AC	0x2D42    CMP	R5, #66
0x02AE	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x02B0	0xF04F3344  MOV	R3, #1145324612
0x02B4	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x02B6	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x02B8	0xF64F73FF  MOVW	R3, #65535
0x02BC	0x429C    CMP	R4, R3
0x02BE	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x02C0	0x4B6A    LDR	R3, [PC, #424]
0x02C2	0x429D    CMP	R5, R3
0x02C4	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x02C6	0xF04F3333  MOV	R3, #858993459
0x02CA	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x02CC	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x02CE	0xF04F3333  MOV	R3, #858993459
0x02D2	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x02D4	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x02D6	0x2D42    CMP	R5, #66
0x02D8	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x02DA	0xF04F3344  MOV	R3, #1145324612
0x02DE	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x02E0	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x02E2	0xF04F3344  MOV	R3, #1145324612
0x02E6	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x02E8	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x02EA	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x02EC	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x02EE	0xF0050301  AND	R3, R5, #1
0x02F2	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x02F4	0x2100    MOVS	R1, #0
0x02F6	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x02F8	0xF0050302  AND	R3, R5, #2
0x02FC	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x02FE	0xF40573C0  AND	R3, R5, #384
0x0302	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0304	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0306	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0308	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x030A	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x030C	0xF0050304  AND	R3, R5, #4
0x0310	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x0312	0xF0050320  AND	R3, R5, #32
0x0316	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0318	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x031A	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x031C	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x031E	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x0320	0xF0050308  AND	R3, R5, #8
0x0324	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0326	0xF0050320  AND	R3, R5, #32
0x032A	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x032C	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x032E	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x0330	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x0332	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0334	0x4B4E    LDR	R3, [PC, #312]
0x0336	0xEA050303  AND	R3, R5, R3, LSL #0
0x033A	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x033C	0x2003    MOVS	R0, #3
0x033E	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x0340	0xF4057300  AND	R3, R5, #512
0x0344	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x0346	0x2002    MOVS	R0, #2
0x0348	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x034A	0xF4056380  AND	R3, R5, #1024
0x034E	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x0350	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x0352	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0354	0xF005030C  AND	R3, R5, #12
0x0358	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x035A	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x035C	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x035E	0xF00403FF  AND	R3, R4, #255
0x0362	0xB29B    UXTH	R3, R3
0x0364	0x2B00    CMP	R3, #0
0x0366	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x0368	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x036A	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x036C	0xFA1FF884  UXTH	R8, R4
0x0370	0x4632    MOV	R2, R6
0x0372	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x0374	0x2808    CMP	R0, #8
0x0376	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x0378	0xF04F0301  MOV	R3, #1
0x037C	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x0380	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x0384	0x42A3    CMP	R3, R4
0x0386	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x0388	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x038A	0xF04F030F  MOV	R3, #15
0x038E	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x0390	0x43DB    MVN	R3, R3
0x0392	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x0396	0xFA01F305  LSL	R3, R1, R5
0x039A	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x039E	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x03A0	0xF4067381  AND	R3, R6, #258
0x03A4	0xF5B37F81  CMP	R3, #258
0x03A8	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x03AA	0xF2020414  ADDW	R4, R2, #20
0x03AE	0xF04F0301  MOV	R3, #1
0x03B2	0x4083    LSLS	R3, R0
0x03B4	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x03B6	0xF0060382  AND	R3, R6, #130
0x03BA	0x2B82    CMP	R3, #130
0x03BC	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x03BE	0xF2020410  ADDW	R4, R2, #16
0x03C2	0xF04F0301  MOV	R3, #1
0x03C6	0x4083    LSLS	R3, R0
0x03C8	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x03CA	0x462F    MOV	R7, R5
0x03CC	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x03CE	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x03D0	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x03D2	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x03D4	0xFA1FF088  UXTH	R0, R8
0x03D8	0x460F    MOV	R7, R1
0x03DA	0x4631    MOV	R1, R6
0x03DC	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x03DE	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x03E0	0x460F    MOV	R7, R1
0x03E2	0x4629    MOV	R1, R5
0x03E4	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x03E6	0xF1B00FFF  CMP	R0, #255
0x03EA	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x03EC	0x1D33    ADDS	R3, R6, #4
0x03EE	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x03F2	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x03F4	0x2A08    CMP	R2, #8
0x03F6	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x03F8	0xF2020408  ADDW	R4, R2, #8
0x03FC	0xF04F0301  MOV	R3, #1
0x0400	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0404	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0408	0x42A3    CMP	R3, R4
0x040A	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x040C	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x040E	0xF04F030F  MOV	R3, #15
0x0412	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0414	0x43DB    MVN	R3, R3
0x0416	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x041A	0xFA07F305  LSL	R3, R7, R5
0x041E	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x0422	0xF4017381  AND	R3, R1, #258
0x0426	0xF5B37F81  CMP	R3, #258
0x042A	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x042C	0xF2060514  ADDW	R5, R6, #20
0x0430	0xF2020408  ADDW	R4, R2, #8
0x0434	0xF04F0301  MOV	R3, #1
0x0438	0x40A3    LSLS	R3, R4
0x043A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x043C	0xF0010382  AND	R3, R1, #130
0x0440	0x2B82    CMP	R3, #130
0x0442	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x0444	0xF2060510  ADDW	R5, R6, #16
0x0448	0xF2020408  ADDW	R4, R2, #8
0x044C	0xF04F0301  MOV	R3, #1
0x0450	0x40A3    LSLS	R3, R4
0x0452	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0454	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x0456	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0458	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x045A	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x045C	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x0460	0xF8DDE000  LDR	LR, [SP, #0]
0x0464	0xB001    ADD	SP, SP, #4
0x0466	0x4770    BX	LR
0x0468	0xFC00FFFF  	#-1024
0x046C	0x00140008  	#524308
0x0470	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0130	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0132	0x4919    LDR	R1, [PC, #100]
0x0134	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0138	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x013A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x013C	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x013E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0140	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0142	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0144	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0146	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0148	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x014A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x014C	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x014E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0150	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0152	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0154	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0156	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x015A	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x015C	0x490F    LDR	R1, [PC, #60]
0x015E	0x4288    CMP	R0, R1
0x0160	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0162	0x490F    LDR	R1, [PC, #60]
0x0164	0x4288    CMP	R0, R1
0x0166	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0168	0x490E    LDR	R1, [PC, #56]
0x016A	0x4288    CMP	R0, R1
0x016C	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x016E	0x490E    LDR	R1, [PC, #56]
0x0170	0x4288    CMP	R0, R1
0x0172	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0174	0x490D    LDR	R1, [PC, #52]
0x0176	0x4288    CMP	R0, R1
0x0178	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x017A	0x490D    LDR	R1, [PC, #52]
0x017C	0x4288    CMP	R0, R1
0x017E	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0180	0x490C    LDR	R1, [PC, #48]
0x0182	0x4288    CMP	R0, R1
0x0184	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0186	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x0188	0x490B    LDR	R1, [PC, #44]
0x018A	0x6809    LDR	R1, [R1, #0]
0x018C	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0190	0x4909    LDR	R1, [PC, #36]
0x0192	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0194	0xB001    ADD	SP, SP, #4
0x0196	0x4770    BX	LR
0x0198	0xFC00FFFF  	#-1024
0x019C	0x08004001  	#1073809408
0x01A0	0x0C004001  	#1073810432
0x01A4	0x10004001  	#1073811456
0x01A8	0x14004001  	#1073812480
0x01AC	0x18004001  	#1073813504
0x01B0	0x1C004001  	#1073814528
0x01B4	0x20004001  	#1073815552
0x01B8	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_I2C1_Init_Advanced:
;__Lib_I2C_12.c, 544 :: 		
; module start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x3008	0xB081    SUB	SP, SP, #4
0x300A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_12.c, 545 :: 		
0x300E	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x3010	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x3012	0x4803    LDR	R0, [PC, #12]
0x3014	0xF7FFFE72  BL	_I2Cx_Init_Advanced+0
;__Lib_I2C_12.c, 546 :: 		
L_end_I2C1_Init_Advanced:
0x3018	0xF8DDE000  LDR	LR, [SP, #0]
0x301C	0xB001    ADD	SP, SP, #4
0x301E	0x4770    BX	LR
0x3020	0x54004000  	I2C1_CR1+0
; end of _I2C1_Init_Advanced
_I2Cx_Init_Advanced:
;__Lib_I2C_12.c, 591 :: 		
; module start address is: 8 (R2)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x2CFC	0xB088    SUB	SP, SP, #32
0x2CFE	0xF8CDE000  STR	LR, [SP, #0]
0x2D02	0x460E    MOV	R6, R1
; module end address is: 8 (R2)
; I2C_ClockSpeed end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 24 (R6)
; module start address is: 8 (R2)
;__Lib_I2C_12.c, 593 :: 		
;__Lib_I2C_12.c, 600 :: 		
0x2D04	0x4B55    LDR	R3, [PC, #340]
0x2D06	0x4298    CMP	R0, R3
0x2D08	0xD10D    BNE	L_I2Cx_Init_Advanced112
;__Lib_I2C_12.c, 601 :: 		
0x2D0A	0x2401    MOVS	R4, #1
0x2D0C	0xB264    SXTB	R4, R4
0x2D0E	0x4B54    LDR	R3, [PC, #336]
0x2D10	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 602 :: 		
0x2D12	0x4C54    LDR	R4, [PC, #336]
0x2D14	0x4B54    LDR	R3, [PC, #336]
0x2D16	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 603 :: 		
0x2D18	0x4C54    LDR	R4, [PC, #336]
0x2D1A	0x4B55    LDR	R3, [PC, #340]
0x2D1C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 604 :: 		
0x2D1E	0x4C55    LDR	R4, [PC, #340]
0x2D20	0x4B55    LDR	R3, [PC, #340]
0x2D22	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 605 :: 		
0x2D24	0xE00F    B	L_I2Cx_Init_Advanced113
L_I2Cx_Init_Advanced112:
;__Lib_I2C_12.c, 606 :: 		
0x2D26	0x4B55    LDR	R3, [PC, #340]
0x2D28	0x4298    CMP	R0, R3
0x2D2A	0xD10C    BNE	L_I2Cx_Init_Advanced114
;__Lib_I2C_12.c, 607 :: 		
0x2D2C	0x2401    MOVS	R4, #1
0x2D2E	0xB264    SXTB	R4, R4
0x2D30	0x4B53    LDR	R3, [PC, #332]
0x2D32	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 608 :: 		
0x2D34	0x4C53    LDR	R4, [PC, #332]
0x2D36	0x4B4C    LDR	R3, [PC, #304]
0x2D38	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 609 :: 		
0x2D3A	0x4C53    LDR	R4, [PC, #332]
0x2D3C	0x4B4C    LDR	R3, [PC, #304]
0x2D3E	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 610 :: 		
0x2D40	0x4C52    LDR	R4, [PC, #328]
0x2D42	0x4B4D    LDR	R3, [PC, #308]
0x2D44	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 611 :: 		
L_I2Cx_Init_Advanced114:
L_I2Cx_Init_Advanced113:
;__Lib_I2C_12.c, 612 :: 		
0x2D46	0x9601    STR	R6, [SP, #4]
; module end address is: 8 (R2)
0x2D48	0x9002    STR	R0, [SP, #8]
0x2D4A	0x4610    MOV	R0, R2
0x2D4C	0xF7FDFFF4  BL	_GPIO_Alternate_Function_Enable+0
0x2D50	0x9802    LDR	R0, [SP, #8]
0x2D52	0x9E01    LDR	R6, [SP, #4]
;__Lib_I2C_12.c, 617 :: 		
0x2D54	0x1D03    ADDS	R3, R0, #4
0x2D56	0x681B    LDR	R3, [R3, #0]
;__Lib_I2C_12.c, 619 :: 		
0x2D58	0xB29C    UXTH	R4, R3
0x2D5A	0xF06F033F  MVN	R3, #63
0x2D5E	0xEA040303  AND	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x2D62	0xB29D    UXTH	R5, R3
;__Lib_I2C_12.c, 621 :: 		
0x2D64	0xAB03    ADD	R3, SP, #12
0x2D66	0x9001    STR	R0, [SP, #4]
0x2D68	0x4618    MOV	R0, R3
0x2D6A	0xF7FDFF91  BL	_RCC_GetClocksFrequency+0
0x2D6E	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_12.c, 622 :: 		
; pclk1 start address is: 28 (R7)
0x2D70	0x9F05    LDR	R7, [SP, #20]
;__Lib_I2C_12.c, 624 :: 		
0x2D72	0x9C05    LDR	R4, [SP, #20]
0x2D74	0x4B46    LDR	R3, [PC, #280]
0x2D76	0xFBB4F3F3  UDIV	R3, R4, R3
; freqrange start address is: 4 (R1)
0x2D7A	0xB299    UXTH	R1, R3
;__Lib_I2C_12.c, 625 :: 		
0x2D7C	0xB29B    UXTH	R3, R3
0x2D7E	0xEA450403  ORR	R4, R5, R3, LSL #0
0x2D82	0xB2A4    UXTH	R4, R4
; tmpreg end address is: 20 (R5)
;__Lib_I2C_12.c, 627 :: 		
0x2D84	0x1D03    ADDS	R3, R0, #4
0x2D86	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 631 :: 		
0x2D88	0x2400    MOVS	R4, #0
0x2D8A	0x6803    LDR	R3, [R0, #0]
0x2D8C	0xF3640300  BFI	R3, R4, #0, #1
0x2D90	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_12.c, 634 :: 		
; tmpreg start address is: 8 (R2)
0x2D92	0x2200    MOVS	R2, #0
;__Lib_I2C_12.c, 637 :: 		
0x2D94	0x4B3F    LDR	R3, [PC, #252]
0x2D96	0x429E    CMP	R6, R3
0x2D98	0xD812    BHI	L_I2Cx_Init_Advanced115
;__Lib_I2C_12.c, 640 :: 		
0x2D9A	0x0073    LSLS	R3, R6, #1
; I2C_ClockSpeed end address is: 24 (R6)
0x2D9C	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x2DA0	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 642 :: 		
0x2DA2	0x2C04    CMP	R4, #4
0x2DA4	0xD202    BCS	L__I2Cx_Init_Advanced144
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 645 :: 		
; result start address is: 12 (R3)
0x2DA6	0x2304    MOVS	R3, #4
; result end address is: 12 (R3)
0x2DA8	0x461C    MOV	R4, R3
;__Lib_I2C_12.c, 646 :: 		
0x2DAA	0xE7FF    B	L_I2Cx_Init_Advanced116
L__I2Cx_Init_Advanced144:
;__Lib_I2C_12.c, 642 :: 		
;__Lib_I2C_12.c, 646 :: 		
L_I2Cx_Init_Advanced116:
;__Lib_I2C_12.c, 648 :: 		
; result start address is: 16 (R4)
0x2DAC	0xEA420304  ORR	R3, R2, R4, LSL #0
; result end address is: 16 (R4)
0x2DB0	0xB29A    UXTH	R2, R3
;__Lib_I2C_12.c, 650 :: 		
0x2DB2	0xF2000420  ADDW	R4, R0, #32
0x2DB6	0x1C4B    ADDS	R3, R1, #1
0x2DB8	0xB29B    UXTH	R3, R3
; freqrange end address is: 4 (R1)
0x2DBA	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_12.c, 651 :: 		
0x2DBC	0xB291    UXTH	R1, R2
0x2DBE	0xE03F    B	L_I2Cx_Init_Advanced117
L_I2Cx_Init_Advanced115:
;__Lib_I2C_12.c, 656 :: 		
; freqrange start address is: 4 (R1)
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x2DC0	0x2303    MOVS	R3, #3
0x2DC2	0xFB06F403  MUL	R4, R6, R3
0x2DC6	0xFBB7F3F4  UDIV	R3, R7, R4
; result start address is: 32 (R8)
0x2DCA	0xFA1FF883  UXTH	R8, R3
;__Lib_I2C_12.c, 659 :: 		
0x2DCE	0x2319    MOVS	R3, #25
0x2DD0	0xFB06F503  MUL	R5, R6, R3
0x2DD4	0xFBB7F3F5  UDIV	R3, R7, R5
; result25 start address is: 36 (R9)
0x2DD8	0xFA1FF983  UXTH	R9, R3
;__Lib_I2C_12.c, 661 :: 		
0x2DDC	0xFB08F404  MUL	R4, R8, R4
; result end address is: 32 (R8)
;__Lib_I2C_12.c, 663 :: 		
0x2DE0	0xFB09F305  MUL	R3, R9, R5
; result25 end address is: 36 (R9)
;__Lib_I2C_12.c, 665 :: 		
0x2DE4	0x1B3C    SUB	R4, R7, R4
0x2DE6	0x1AFB    SUB	R3, R7, R3
0x2DE8	0x429C    CMP	R4, R3
0x2DEA	0xD205    BCS	L_I2Cx_Init_Advanced118
;__Lib_I2C_12.c, 666 :: 		
0x2DEC	0x2303    MOVS	R3, #3
0x2DEE	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x2DF0	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x2DF4	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 667 :: 		
; result end address is: 16 (R4)
0x2DF6	0xE006    B	L_I2Cx_Init_Advanced119
L_I2Cx_Init_Advanced118:
;__Lib_I2C_12.c, 669 :: 		
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x2DF8	0x2319    MOVS	R3, #25
0x2DFA	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x2DFC	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x2E00	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 670 :: 		
0x2E02	0xF4444480  ORR	R4, R4, #16384
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 671 :: 		
L_I2Cx_Init_Advanced119:
;__Lib_I2C_12.c, 674 :: 		
; result start address is: 16 (R4)
0x2E06	0xF64073FF  MOVW	R3, #4095
0x2E0A	0xEA040303  AND	R3, R4, R3, LSL #0
0x2E0E	0xB913    CBNZ	R3, L__I2Cx_Init_Advanced145
;__Lib_I2C_12.c, 677 :: 		
0x2E10	0xF0440401  ORR	R4, R4, #1
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 678 :: 		
0x2E14	0xE7FF    B	L_I2Cx_Init_Advanced120
L__I2Cx_Init_Advanced145:
;__Lib_I2C_12.c, 674 :: 		
;__Lib_I2C_12.c, 678 :: 		
L_I2Cx_Init_Advanced120:
;__Lib_I2C_12.c, 680 :: 		
; result start address is: 16 (R4)
0x2E16	0xF4444300  ORR	R3, R4, #32768
; result end address is: 16 (R4)
0x2E1A	0xB29B    UXTH	R3, R3
0x2E1C	0x431A    ORRS	R2, R3
0x2E1E	0xB292    UXTH	R2, R2
;__Lib_I2C_12.c, 682 :: 		
0x2E20	0xF2000520  ADDW	R5, R0, #32
0x2E24	0xF240132C  MOVW	R3, #300
0x2E28	0xFB01F403  MUL	R4, R1, R3
0x2E2C	0xB2A4    UXTH	R4, R4
; freqrange end address is: 4 (R1)
0x2E2E	0xF24033E8  MOVW	R3, #1000
0x2E32	0xFBB4F3F3  UDIV	R3, R4, R3
0x2E36	0xB29B    UXTH	R3, R3
0x2E38	0x1C5B    ADDS	R3, R3, #1
0x2E3A	0xB29B    UXTH	R3, R3
0x2E3C	0x602B    STR	R3, [R5, #0]
; tmpreg end address is: 8 (R2)
0x2E3E	0xB291    UXTH	R1, R2
;__Lib_I2C_12.c, 683 :: 		
L_I2Cx_Init_Advanced117:
;__Lib_I2C_12.c, 685 :: 		
; tmpreg start address is: 4 (R1)
0x2E40	0xF200031C  ADDW	R3, R0, #28
0x2E44	0x6019    STR	R1, [R3, #0]
; tmpreg end address is: 4 (R1)
;__Lib_I2C_12.c, 687 :: 		
0x2E46	0x2300    MOVS	R3, #0
0x2E48	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_12.c, 688 :: 		
0x2E4A	0x2401    MOVS	R4, #1
0x2E4C	0x6803    LDR	R3, [R0, #0]
0x2E4E	0xF3640300  BFI	R3, R4, #0, #1
0x2E52	0x6003    STR	R3, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 689 :: 		
L_end_I2Cx_Init_Advanced:
0x2E54	0xF8DDE000  LDR	LR, [SP, #0]
0x2E58	0xB008    ADD	SP, SP, #32
0x2E5A	0x4770    BX	LR
0x2E5C	0x54004000  	I2C1_CR1+0
0x2E60	0x03D44242  	RCC_APB1ENR+0
0x2E64	0x0C790000  	_I2C1_Start+0
0x2E68	0x088C2000  	_I2C_Start_Ptr+0
0x2E6C	0x2E990000  	_I2C1_Read+0
0x2E70	0x08902000  	_I2C_Read_Ptr+0
0x2E74	0x0C550000  	_I2C1_Write+0
0x2E78	0x08942000  	_I2C_Write_Ptr+0
0x2E7C	0x58004000  	I2C2_CR1+0
0x2E80	0x03D84242  	RCC_APB1ENR+0
0x2E84	0xFFFFFFFF  	_I2C2_Start+0
0x2E88	0xFFFFFFFF  	_I2C2_Read+0
0x2E8C	0xFFFFFFFF  	_I2C2_Write+0
0x2E90	0x4240000F  	#1000000
0x2E94	0x86A00001  	#100000
; end of _I2Cx_Init_Advanced
_UART1_Write_Text:
;__Lib_UART_123_45.c, 75 :: 		
; uart_text start address is: 0 (R0)
0x30E4	0xB081    SUB	SP, SP, #4
0x30E6	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45.c, 76 :: 		
0x30EA	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x30EC	0x4803    LDR	R0, [PC, #12]
0x30EE	0xF7FFFCAD  BL	__Lib_UART_123_45_UARTx_Write_Text+0
;__Lib_UART_123_45.c, 77 :: 		
L_end_UART1_Write_Text:
0x30F2	0xF8DDE000  LDR	LR, [SP, #0]
0x30F6	0xB001    ADD	SP, SP, #4
0x30F8	0x4770    BX	LR
0x30FA	0xBF00    NOP
0x30FC	0x38004001  	USART1_SR+0
; end of _UART1_Write_Text
__Lib_UART_123_45_UARTx_Write_Text:
;__Lib_UART_123_45.c, 64 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x2A4C	0xB081    SUB	SP, SP, #4
0x2A4E	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45.c, 65 :: 		
; counter start address is: 24 (R6)
0x2A52	0x2600    MOVS	R6, #0
;__Lib_UART_123_45.c, 67 :: 		
0x2A54	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x2A56	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x2A58	0x4605    MOV	R5, R0
0x2A5A	0xB2D8    UXTB	R0, R3
0x2A5C	0x460C    MOV	R4, R1
;__Lib_UART_123_45.c, 68 :: 		
L___Lib_UART_123_45_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x2A5E	0xB150    CBZ	R0, L___Lib_UART_123_45_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45.c, 69 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x2A60	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x2A62	0x4628    MOV	R0, R5
0x2A64	0xF7FEFA8C  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 70 :: 		
0x2A68	0x1C72    ADDS	R2, R6, #1
0x2A6A	0xB2D2    UXTB	R2, R2
0x2A6C	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45.c, 71 :: 		
0x2A6E	0x18A2    ADDS	R2, R4, R2
0x2A70	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x2A72	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45.c, 72 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x2A74	0xE7F3    B	L___Lib_UART_123_45_UARTx_Write_Text2
L___Lib_UART_123_45_UARTx_Write_Text3:
;__Lib_UART_123_45.c, 73 :: 		
L_end_UARTx_Write_Text:
0x2A76	0xF8DDE000  LDR	LR, [SP, #0]
0x2A7A	0xB001    ADD	SP, SP, #4
0x2A7C	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write_Text
__Lib_UART_123_45_UARTx_Write:
;__Lib_UART_123_45.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0F80	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x0F82	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x0F86	0x4601    MOV	R1, R0
0x0F88	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45.c, 36 :: 		
L___Lib_UART_123_45_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0F8C	0x680B    LDR	R3, [R1, #0]
0x0F8E	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0F92	0xB902    CBNZ	R2, L___Lib_UART_123_45_UARTx_Write1
;__Lib_UART_123_45.c, 37 :: 		
0x0F94	0xE7FA    B	L___Lib_UART_123_45_UARTx_Write0
L___Lib_UART_123_45_UARTx_Write1:
;__Lib_UART_123_45.c, 38 :: 		
0x0F96	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0F98	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45.c, 39 :: 		
L_end_UARTx_Write:
0x0F9A	0xB001    ADD	SP, SP, #4
0x0F9C	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write
_UART1_Write:
;__Lib_UART_123_45.c, 41 :: 		
; _data start address is: 0 (R0)
0x389C	0xB081    SUB	SP, SP, #4
0x389E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 42 :: 		
0x38A2	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x38A4	0x4803    LDR	R0, [PC, #12]
0x38A6	0xF7FDFB6B  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 43 :: 		
L_end_UART1_Write:
0x38AA	0xF8DDE000  LDR	LR, [SP, #0]
0x38AE	0xB001    ADD	SP, SP, #4
0x38B0	0x4770    BX	LR
0x38B2	0xBF00    NOP
0x38B4	0x38004001  	USART1_SR+0
; end of _UART1_Write
_MPU6050_Init:
;MPU6050.c, 103 :: 		void MPU6050_Init(void)
0x3100	0xB081    SUB	SP, SP, #4
0x3102	0xF8CDE000  STR	LR, [SP, #0]
;MPU6050.c, 106 :: 		MPU6050_Write(MPU6050_ADDRESS, MPU6050_RA_PWR_MGMT_1, 0x00);
0x3106	0x2200    MOVS	R2, #0
0x3108	0xB212    SXTH	R2, R2
0x310A	0x216B    MOVS	R1, #107
0x310C	0xB209    SXTH	R1, R1
0x310E	0x2068    MOVS	R0, #104
0x3110	0xF7FFFCB6  BL	_MPU6050_Write+0
;MPU6050.c, 109 :: 		MPU6050_Write(MPU6050_ADDRESS,  MPU6050_RA_SMPLRT_DIV, 109);
0x3114	0x226D    MOVS	R2, #109
0x3116	0xB212    SXTH	R2, R2
0x3118	0x2119    MOVS	R1, #25
0x311A	0xB209    SXTH	R1, R1
0x311C	0x2068    MOVS	R0, #104
0x311E	0xF7FFFCAF  BL	_MPU6050_Write+0
;MPU6050.c, 112 :: 		MPU6050_Write(MPU6050_ADDRESS, MPU6050_RA_ACCEL_CONFIG, 0x00);
0x3122	0x2200    MOVS	R2, #0
0x3124	0xB212    SXTH	R2, R2
0x3126	0x211C    MOVS	R1, #28
0x3128	0xB209    SXTH	R1, R1
0x312A	0x2068    MOVS	R0, #104
0x312C	0xF7FFFCA8  BL	_MPU6050_Write+0
;MPU6050.c, 115 :: 		MPU6050_Write(MPU6050_ADDRESS, MPU6050_RA_GYRO_CONFIG, 0x18);
0x3130	0x2218    MOVS	R2, #24
0x3132	0xB212    SXTH	R2, R2
0x3134	0x211B    MOVS	R1, #27
0x3136	0xB209    SXTH	R1, R1
0x3138	0x2068    MOVS	R0, #104
0x313A	0xF7FFFCA1  BL	_MPU6050_Write+0
;MPU6050.c, 118 :: 		MPU6050_Write(MPU6050_ADDRESS, MPU6050_RA_CONFIG, 0x00);
0x313E	0x2200    MOVS	R2, #0
0x3140	0xB212    SXTH	R2, R2
0x3142	0x211A    MOVS	R1, #26
0x3144	0xB209    SXTH	R1, R1
0x3146	0x2068    MOVS	R0, #104
0x3148	0xF7FFFC9A  BL	_MPU6050_Write+0
;MPU6050.c, 121 :: 		MPU6050_Write(MPU6050_ADDRESS, MPU6050_RA_FIFO_EN, 0x00);
0x314C	0x2200    MOVS	R2, #0
0x314E	0xB212    SXTH	R2, R2
0x3150	0x2123    MOVS	R1, #35
0x3152	0xB209    SXTH	R1, R1
0x3154	0x2068    MOVS	R0, #104
0x3156	0xF7FFFC93  BL	_MPU6050_Write+0
;MPU6050.c, 124 :: 		MPU6050_Write(MPU6050_ADDRESS, MPU6050_RA_I2C_MST_CTRL, 0x00);
0x315A	0x2200    MOVS	R2, #0
0x315C	0xB212    SXTH	R2, R2
0x315E	0x2124    MOVS	R1, #36
0x3160	0xB209    SXTH	R1, R1
0x3162	0x2068    MOVS	R0, #104
0x3164	0xF7FFFC8C  BL	_MPU6050_Write+0
;MPU6050.c, 127 :: 		MPU6050_Write(MPU6050_ADDRESS, MPU6050_RA_INT_PIN_CFG, 0x00);
0x3168	0x2200    MOVS	R2, #0
0x316A	0xB212    SXTH	R2, R2
0x316C	0x2137    MOVS	R1, #55
0x316E	0xB209    SXTH	R1, R1
0x3170	0x2068    MOVS	R0, #104
0x3172	0xF7FFFC85  BL	_MPU6050_Write+0
;MPU6050.c, 130 :: 		MPU6050_Write(MPU6050_ADDRESS, MPU6050_RA_INT_ENABLE, 0x00);
0x3176	0x2200    MOVS	R2, #0
0x3178	0xB212    SXTH	R2, R2
0x317A	0x2138    MOVS	R1, #56
0x317C	0xB209    SXTH	R1, R1
0x317E	0x2068    MOVS	R0, #104
0x3180	0xF7FFFC7E  BL	_MPU6050_Write+0
;MPU6050.c, 131 :: 		}
L_end_MPU6050_Init:
0x3184	0xF8DDE000  LDR	LR, [SP, #0]
0x3188	0xB001    ADD	SP, SP, #4
0x318A	0x4770    BX	LR
; end of _MPU6050_Init
_MPU6050_Write:
;MPU6050.c, 65 :: 		void MPU6050_Write(unsigned char addr, int raddr, int rdata)
; rdata start address is: 8 (R2)
; raddr start address is: 4 (R1)
0x2A80	0xB082    SUB	SP, SP, #8
0x2A82	0xF8CDE000  STR	LR, [SP, #0]
0x2A86	0xF88D0004  STRB	R0, [SP, #4]
; rdata end address is: 8 (R2)
; raddr end address is: 4 (R1)
; raddr start address is: 4 (R1)
; rdata start address is: 8 (R2)
;MPU6050.c, 67 :: 		buf[0] = raddr;                          // register address
0x2A8A	0x4B09    LDR	R3, [PC, #36]
0x2A8C	0x7019    STRB	R1, [R3, #0]
; raddr end address is: 4 (R1)
;MPU6050.c, 68 :: 		buf[1] = rdata;                          // register data
0x2A8E	0x4B09    LDR	R3, [PC, #36]
0x2A90	0x701A    STRB	R2, [R3, #0]
; rdata end address is: 8 (R2)
;MPU6050.c, 69 :: 		I2C1_Start();                            // issue I2C start signal
0x2A92	0xF7FEF8F1  BL	_I2C1_Start+0
;MPU6050.c, 70 :: 		I2C1_Write(addr,buf,2,END_MODE_STOP);    // write data via I2C bus
0x2A96	0xF2400301  MOVW	R3, #1
0x2A9A	0x2202    MOVS	R2, #2
0x2A9C	0x4904    LDR	R1, [PC, #16]
0x2A9E	0xF89D0004  LDRB	R0, [SP, #4]
0x2AA2	0xF7FEF8D7  BL	_I2C1_Write+0
;MPU6050.c, 71 :: 		}
L_end_MPU6050_Write:
0x2AA6	0xF8DDE000  LDR	LR, [SP, #0]
0x2AAA	0xB002    ADD	SP, SP, #8
0x2AAC	0x4770    BX	LR
0x2AAE	0xBF00    NOP
0x2AB0	0x08282000  	_buf+0
0x2AB4	0x08292000  	_buf+1
; end of _MPU6050_Write
_I2C1_Start:
;__Lib_I2C_12.c, 536 :: 		
0x0C78	0xB081    SUB	SP, SP, #4
0x0C7A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_12.c, 537 :: 		
0x0C7E	0x4803    LDR	R0, [PC, #12]
0x0C80	0xF7FFFCE0  BL	_I2Cx_Start+0
;__Lib_I2C_12.c, 538 :: 		
L_end_I2C1_Start:
0x0C84	0xF8DDE000  LDR	LR, [SP, #0]
0x0C88	0xB001    ADD	SP, SP, #4
0x0C8A	0x4770    BX	LR
0x0C8C	0x54004000  	I2C1_CR1+0
; end of _I2C1_Start
_I2Cx_Start:
;__Lib_I2C_12.c, 204 :: 		
; I2C_BASE start address is: 0 (R0)
0x0644	0xB083    SUB	SP, SP, #12
0x0646	0xF8CDE000  STR	LR, [SP, #0]
0x064A	0x4603    MOV	R3, R0
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 12 (R3)
;__Lib_I2C_12.c, 205 :: 		
; timeout start address is: 0 (R0)
0x064C	0xF04F0000  MOV	R0, #0
;__Lib_I2C_12.c, 208 :: 		
0x0650	0x4926    LDR	R1, [PC, #152]
0x0652	0x428B    CMP	R3, R1
0x0654	0xD106    BNE	L_I2Cx_Start7
; timeout end address is: 0 (R0)
;__Lib_I2C_12.c, 209 :: 		
0x0656	0x4926    LDR	R1, [PC, #152]
; timeout start address is: 16 (R4)
0x0658	0x680C    LDR	R4, [R1, #0]
;__Lib_I2C_12.c, 210 :: 		
0x065A	0x4926    LDR	R1, [PC, #152]
0x065C	0x680A    LDR	R2, [R1, #0]
0x065E	0x4926    LDR	R1, [PC, #152]
0x0660	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_12.c, 211 :: 		
; timeout end address is: 16 (R4)
0x0662	0xE00B    B	L_I2Cx_Start8
L_I2Cx_Start7:
;__Lib_I2C_12.c, 212 :: 		
; timeout start address is: 0 (R0)
0x0664	0x4925    LDR	R1, [PC, #148]
0x0666	0x428B    CMP	R3, R1
0x0668	0xD107    BNE	L__I2Cx_Start123
; timeout end address is: 0 (R0)
;__Lib_I2C_12.c, 213 :: 		
0x066A	0x4925    LDR	R1, [PC, #148]
; timeout start address is: 0 (R0)
0x066C	0x6808    LDR	R0, [R1, #0]
;__Lib_I2C_12.c, 214 :: 		
0x066E	0x4925    LDR	R1, [PC, #148]
0x0670	0x680A    LDR	R2, [R1, #0]
0x0672	0x4921    LDR	R1, [PC, #132]
0x0674	0x600A    STR	R2, [R1, #0]
; timeout end address is: 0 (R0)
0x0676	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 215 :: 		
0x0678	0xE000    B	L_I2Cx_Start9
L__I2Cx_Start123:
;__Lib_I2C_12.c, 212 :: 		
0x067A	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 215 :: 		
L_I2Cx_Start9:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L_I2Cx_Start8:
;__Lib_I2C_12.c, 217 :: 		
; timeout start address is: 16 (R4)
0x067C	0x4922    LDR	R1, [PC, #136]
0x067E	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 219 :: 		
0x0680	0x9401    STR	R4, [SP, #4]
0x0682	0x9302    STR	R3, [SP, #8]
0x0684	0x4618    MOV	R0, R3
0x0686	0xF7FFFDB3  BL	__Lib_I2C_12_I2Cx_Wait_For_Idle+0
0x068A	0x9B02    LDR	R3, [SP, #8]
0x068C	0x9C01    LDR	R4, [SP, #4]
0x068E	0xB910    CBNZ	R0, L_I2Cx_Start10
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 220 :: 		
0x0690	0xF64F70FF  MOVW	R0, #65535
0x0694	0xE025    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 221 :: 		
L_I2Cx_Start10:
;__Lib_I2C_12.c, 224 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x0696	0x2201    MOVS	R2, #1
0x0698	0x6819    LDR	R1, [R3, #0]
0x069A	0xF3622108  BFI	R1, R2, #8, #1
0x069E	0x6019    STR	R1, [R3, #0]
;__Lib_I2C_12.c, 226 :: 		
0x06A0	0xF2030114  ADDW	R1, R3, #20
0x06A4	0x680A    LDR	R2, [R1, #0]
0x06A6	0xF3C22140  UBFX	R1, R2, #9, #1
0x06AA	0xB111    CBZ	R1, L_I2Cx_Start11
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 227 :: 		
0x06AC	0xF64F70FF  MOVW	R0, #65535
0x06B0	0xE017    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 228 :: 		
L_I2Cx_Start11:
;__Lib_I2C_12.c, 229 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x06B2	0x4625    MOV	R5, R4
; timeout end address is: 16 (R4)
0x06B4	0x461C    MOV	R4, R3
L_I2Cx_Start12:
; I2C_BASE end address is: 12 (R3)
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 16 (R4)
0x06B6	0x4915    LDR	R1, [PC, #84]
0x06B8	0x4620    MOV	R0, R4
0x06BA	0xF7FFFEDB  BL	_ChekXForEvent+0
0x06BE	0xB978    CBNZ	R0, L_I2Cx_Start13
;__Lib_I2C_12.c, 230 :: 		
0x06C0	0x4911    LDR	R1, [PC, #68]
0x06C2	0x6809    LDR	R1, [R1, #0]
0x06C4	0xB159    CBZ	R1, L__I2Cx_Start124
;__Lib_I2C_12.c, 231 :: 		
0x06C6	0xB935    CBNZ	R5, L_I2Cx_Start15
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 232 :: 		
0x06C8	0x2006    MOVS	R0, #6
0x06CA	0x4C0B    LDR	R4, [PC, #44]
0x06CC	0x6824    LDR	R4, [R4, #0]
0x06CE	0x47A0    BLX	R4
;__Lib_I2C_12.c, 233 :: 		
0x06D0	0xF64F70FF  MOVW	R0, #65535
0x06D4	0xE005    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 234 :: 		
L_I2Cx_Start15:
;__Lib_I2C_12.c, 235 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 16 (R4)
0x06D6	0x1E69    SUBS	R1, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
0x06D8	0x4608    MOV	R0, R1
; timeout end address is: 0 (R0)
0x06DA	0x4605    MOV	R5, R0
;__Lib_I2C_12.c, 236 :: 		
0x06DC	0xE7FF    B	L_I2Cx_Start14
L__I2Cx_Start124:
;__Lib_I2C_12.c, 230 :: 		
;__Lib_I2C_12.c, 236 :: 		
L_I2Cx_Start14:
;__Lib_I2C_12.c, 237 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
0x06DE	0xE7EA    B	L_I2Cx_Start12
L_I2Cx_Start13:
;__Lib_I2C_12.c, 238 :: 		
0x06E0	0x2000    MOVS	R0, #0
;__Lib_I2C_12.c, 239 :: 		
L_end_I2Cx_Start:
0x06E2	0xF8DDE000  LDR	LR, [SP, #0]
0x06E6	0xB003    ADD	SP, SP, #12
0x06E8	0x4770    BX	LR
0x06EA	0xBF00    NOP
0x06EC	0x54004000  	I2C1_CR1+0
0x06F0	0x00402000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x06F4	0x08842000  	_I2C1_Timeout_Ptr+0
0x06F8	0x08802000  	_I2Cx_Timeout_Ptr+0
0x06FC	0x58004000  	I2C2_CR1+0
0x0700	0x00442000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x0704	0x08882000  	_I2C2_Timeout_Ptr+0
0x0708	0x00482000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x070C	0x00010003  	#196609
; end of _I2Cx_Start
__Lib_I2C_12_I2Cx_Wait_For_Idle:
;__Lib_I2C_12.c, 172 :: 		
; I2C_BASE start address is: 0 (R0)
0x01F0	0xB081    SUB	SP, SP, #4
0x01F2	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 173 :: 		
; timeout start address is: 8 (R2)
0x01F6	0xF04F0200  MOV	R2, #0
;__Lib_I2C_12.c, 176 :: 		
0x01FA	0x4919    LDR	R1, [PC, #100]
0x01FC	0x4288    CMP	R0, R1
0x01FE	0xD107    BNE	L___Lib_I2C_12_I2Cx_Wait_For_Idle0
; timeout end address is: 8 (R2)
;__Lib_I2C_12.c, 177 :: 		
0x0200	0x4918    LDR	R1, [PC, #96]
; timeout start address is: 12 (R3)
0x0202	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_12.c, 178 :: 		
0x0204	0x4918    LDR	R1, [PC, #96]
0x0206	0x680A    LDR	R2, [R1, #0]
0x0208	0x4918    LDR	R1, [PC, #96]
0x020A	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_12.c, 179 :: 		
0x020C	0x461C    MOV	R4, R3
; timeout end address is: 12 (R3)
0x020E	0xE00B    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle1
L___Lib_I2C_12_I2Cx_Wait_For_Idle0:
;__Lib_I2C_12.c, 180 :: 		
; timeout start address is: 8 (R2)
0x0210	0x4917    LDR	R1, [PC, #92]
0x0212	0x4288    CMP	R0, R1
0x0214	0xD107    BNE	L___Lib_I2C_12_I2Cx_Wait_For_Idle121
; timeout end address is: 8 (R2)
;__Lib_I2C_12.c, 181 :: 		
0x0216	0x4917    LDR	R1, [PC, #92]
; timeout start address is: 12 (R3)
0x0218	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_12.c, 182 :: 		
0x021A	0x4917    LDR	R1, [PC, #92]
0x021C	0x680A    LDR	R2, [R1, #0]
0x021E	0x4913    LDR	R1, [PC, #76]
0x0220	0x600A    STR	R2, [R1, #0]
; timeout end address is: 12 (R3)
0x0222	0x461C    MOV	R4, R3
;__Lib_I2C_12.c, 183 :: 		
0x0224	0xE000    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle2
L___Lib_I2C_12_I2Cx_Wait_For_Idle121:
;__Lib_I2C_12.c, 180 :: 		
0x0226	0x4614    MOV	R4, R2
;__Lib_I2C_12.c, 183 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle2:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L___Lib_I2C_12_I2Cx_Wait_For_Idle1:
;__Lib_I2C_12.c, 185 :: 		
; timeout start address is: 16 (R4)
0x0228	0x4914    LDR	R1, [PC, #80]
0x022A	0x600C    STR	R4, [R1, #0]
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 16 (R4)
0x022C	0x4603    MOV	R3, R0
;__Lib_I2C_12.c, 187 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle3:
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x022E	0x4618    MOV	R0, R3
0x0230	0xF7FFFFC4  BL	_I2Cx_Is_Idle+0
0x0234	0xB970    CBNZ	R0, L___Lib_I2C_12_I2Cx_Wait_For_Idle4
;__Lib_I2C_12.c, 188 :: 		
0x0236	0x4911    LDR	R1, [PC, #68]
0x0238	0x6809    LDR	R1, [R1, #0]
0x023A	0xB151    CBZ	R1, L___Lib_I2C_12_I2Cx_Wait_For_Idle122
;__Lib_I2C_12.c, 189 :: 		
0x023C	0xB92C    CBNZ	R4, L___Lib_I2C_12_I2Cx_Wait_For_Idle6
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 190 :: 		
0x023E	0x2005    MOVS	R0, #5
0x0240	0x4C0A    LDR	R4, [PC, #40]
0x0242	0x6824    LDR	R4, [R4, #0]
0x0244	0x47A0    BLX	R4
;__Lib_I2C_12.c, 191 :: 		
0x0246	0x2000    MOVS	R0, #0
0x0248	0xE005    B	L_end_I2Cx_Wait_For_Idle
;__Lib_I2C_12.c, 192 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle6:
;__Lib_I2C_12.c, 193 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x024A	0x1E61    SUBS	R1, R4, #1
; timeout end address is: 16 (R4)
; timeout start address is: 0 (R0)
0x024C	0x4608    MOV	R0, R1
; timeout end address is: 0 (R0)
0x024E	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 194 :: 		
0x0250	0xE7FF    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle5
L___Lib_I2C_12_I2Cx_Wait_For_Idle122:
;__Lib_I2C_12.c, 188 :: 		
;__Lib_I2C_12.c, 194 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle5:
;__Lib_I2C_12.c, 195 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
0x0252	0xE7EC    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle3
L___Lib_I2C_12_I2Cx_Wait_For_Idle4:
;__Lib_I2C_12.c, 196 :: 		
0x0254	0x2001    MOVS	R0, #1
;__Lib_I2C_12.c, 197 :: 		
L_end_I2Cx_Wait_For_Idle:
0x0256	0xF8DDE000  LDR	LR, [SP, #0]
0x025A	0xB001    ADD	SP, SP, #4
0x025C	0x4770    BX	LR
0x025E	0xBF00    NOP
0x0260	0x54004000  	I2C1_CR1+0
0x0264	0x00402000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x0268	0x08842000  	_I2C1_Timeout_Ptr+0
0x026C	0x08802000  	_I2Cx_Timeout_Ptr+0
0x0270	0x58004000  	I2C2_CR1+0
0x0274	0x00442000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x0278	0x08882000  	_I2C2_Timeout_Ptr+0
0x027C	0x00482000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
; end of __Lib_I2C_12_I2Cx_Wait_For_Idle
_I2Cx_Is_Idle:
;__Lib_I2C_12.c, 167 :: 		
; I2C_BASE start address is: 0 (R0)
0x01BC	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 168 :: 		
0x01BE	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x01C2	0x680A    LDR	R2, [R1, #0]
0x01C4	0xF3C20140  UBFX	R1, R2, #1, #1
0x01C8	0xF0810101  EOR	R1, R1, #1
0x01CC	0xB2C9    UXTB	R1, R1
0x01CE	0xB2C8    UXTB	R0, R1
;__Lib_I2C_12.c, 169 :: 		
L_end_I2Cx_Is_Idle:
0x01D0	0xB001    ADD	SP, SP, #4
0x01D2	0x4770    BX	LR
; end of _I2Cx_Is_Idle
_ChekXForEvent:
;__Lib_I2C_12.c, 199 :: 		
; Event start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0474	0xB081    SUB	SP, SP, #4
0x0476	0xF8CDE000  STR	LR, [SP, #0]
0x047A	0x460B    MOV	R3, R1
; Event end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; Event start address is: 12 (R3)
;__Lib_I2C_12.c, 200 :: 		
; I2C_BASE end address is: 0 (R0)
0x047C	0xF7FFFEAA  BL	_I2Cx_Get_Status+0
0x0480	0xEA000203  AND	R2, R0, R3, LSL #0
0x0484	0x429A    CMP	R2, R3
0x0486	0xF2400200  MOVW	R2, #0
0x048A	0xD100    BNE	L__ChekXForEvent156
0x048C	0x2201    MOVS	R2, #1
L__ChekXForEvent156:
; Event end address is: 12 (R3)
0x048E	0xB2D0    UXTB	R0, R2
;__Lib_I2C_12.c, 201 :: 		
L_end_ChekXForEvent:
0x0490	0xF8DDE000  LDR	LR, [SP, #0]
0x0494	0xB001    ADD	SP, SP, #4
0x0496	0x4770    BX	LR
; end of _ChekXForEvent
_I2Cx_Get_Status:
;__Lib_I2C_12.c, 154 :: 		
; I2C_BASE start address is: 0 (R0)
0x01D4	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 157 :: 		
0x01D6	0xF2000114  ADDW	R1, R0, #20
0x01DA	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_12.c, 158 :: 		
0x01DC	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x01E0	0x6809    LDR	R1, [R1, #0]
;__Lib_I2C_12.c, 160 :: 		
0x01E2	0x0409    LSLS	R1, R1, #16
0x01E4	0xEA420101  ORR	R1, R2, R1, LSL #0
0x01E8	0x4608    MOV	R0, R1
;__Lib_I2C_12.c, 161 :: 		
L_end_I2Cx_Get_Status:
0x01EA	0xB001    ADD	SP, SP, #4
0x01EC	0x4770    BX	LR
; end of _I2Cx_Get_Status
_I2C1_Write:
;__Lib_I2C_12.c, 556 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0C54	0xB081    SUB	SP, SP, #4
0x0C56	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 557 :: 		
0x0C5A	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0C5C	0x4613    MOV	R3, R2
0x0C5E	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0C60	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0C62	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0C64	0xF7FFFC18  BL	_I2Cx_Write+0
0x0C68	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 558 :: 		
L_end_I2C1_Write:
0x0C6A	0xF8DDE000  LDR	LR, [SP, #0]
0x0C6E	0xB001    ADD	SP, SP, #4
0x0C70	0x4770    BX	LR
0x0C72	0xBF00    NOP
0x0C74	0x54004000  	I2C1_CR1+0
; end of _I2C1_Write
_I2Cx_Write:
;__Lib_I2C_12.c, 245 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0498	0xB082    SUB	SP, SP, #8
0x049A	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; slave_address start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0x049E	0x9E02    LDR	R6, [SP, #8]
;__Lib_I2C_12.c, 247 :: 		
; timeout start address is: 20 (R5)
0x04A0	0xF04F0500  MOV	R5, #0
;__Lib_I2C_12.c, 250 :: 		
0x04A4	0x4C56    LDR	R4, [PC, #344]
0x04A6	0x42A0    CMP	R0, R4
0x04A8	0xD106    BNE	L_I2Cx_Write16
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 251 :: 		
0x04AA	0x4C56    LDR	R4, [PC, #344]
; timeout start address is: 28 (R7)
0x04AC	0x6827    LDR	R7, [R4, #0]
;__Lib_I2C_12.c, 252 :: 		
0x04AE	0x4C56    LDR	R4, [PC, #344]
0x04B0	0x6825    LDR	R5, [R4, #0]
0x04B2	0x4C56    LDR	R4, [PC, #344]
0x04B4	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_12.c, 253 :: 		
; timeout end address is: 28 (R7)
0x04B6	0xE00A    B	L_I2Cx_Write17
L_I2Cx_Write16:
;__Lib_I2C_12.c, 254 :: 		
; timeout start address is: 20 (R5)
0x04B8	0x4C55    LDR	R4, [PC, #340]
0x04BA	0x42A0    CMP	R0, R4
0x04BC	0xD106    BNE	L__I2Cx_Write125
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 255 :: 		
0x04BE	0x4C55    LDR	R4, [PC, #340]
; timeout start address is: 28 (R7)
0x04C0	0x6827    LDR	R7, [R4, #0]
;__Lib_I2C_12.c, 256 :: 		
0x04C2	0x4C55    LDR	R4, [PC, #340]
0x04C4	0x6825    LDR	R5, [R4, #0]
0x04C6	0x4C51    LDR	R4, [PC, #324]
0x04C8	0x6025    STR	R5, [R4, #0]
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 257 :: 		
0x04CA	0xE000    B	L_I2Cx_Write18
L__I2Cx_Write125:
;__Lib_I2C_12.c, 254 :: 		
0x04CC	0x462F    MOV	R7, R5
;__Lib_I2C_12.c, 257 :: 		
L_I2Cx_Write18:
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
L_I2Cx_Write17:
;__Lib_I2C_12.c, 259 :: 		
; timeout start address is: 28 (R7)
0x04CE	0x4C53    LDR	R4, [PC, #332]
0x04D0	0x6027    STR	R7, [R4, #0]
;__Lib_I2C_12.c, 261 :: 		
0x04D2	0xF2000510  ADDW	R5, R0, #16
0x04D6	0x004C    LSLS	R4, R1, #1
0x04D8	0xB2A4    UXTH	R4, R4
; slave_address end address is: 4 (R1)
0x04DA	0x602C    STR	R4, [R5, #0]
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; count end address is: 12 (R3)
; END_mode end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x04DC	0x46B9    MOV	R9, R7
0x04DE	0x4607    MOV	R7, R0
0x04E0	0x4690    MOV	R8, R2
0x04E2	0x4635    MOV	R5, R6
0x04E4	0x461E    MOV	R6, R3
;__Lib_I2C_12.c, 262 :: 		
L_I2Cx_Write19:
; timeout start address is: 36 (R9)
; END_mode start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 28 (R7)
0x04E6	0x494E    LDR	R1, [PC, #312]
0x04E8	0x4638    MOV	R0, R7
0x04EA	0xF7FFFFC3  BL	_ChekXForEvent+0
0x04EE	0xB988    CBNZ	R0, L_I2Cx_Write20
;__Lib_I2C_12.c, 263 :: 		
0x04F0	0x4C4A    LDR	R4, [PC, #296]
0x04F2	0x6824    LDR	R4, [R4, #0]
0x04F4	0xB16C    CBZ	R4, L__I2Cx_Write126
;__Lib_I2C_12.c, 264 :: 		
0x04F6	0xF1B90F00  CMP	R9, #0
0x04FA	0xD106    BNE	L_I2Cx_Write22
; count end address is: 24 (R6)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 32 (R8)
; timeout end address is: 36 (R9)
; END_mode end address is: 20 (R5)
;__Lib_I2C_12.c, 265 :: 		
0x04FC	0x2004    MOVS	R0, #4
0x04FE	0x4C43    LDR	R4, [PC, #268]
0x0500	0x6824    LDR	R4, [R4, #0]
0x0502	0x47A0    BLX	R4
;__Lib_I2C_12.c, 266 :: 		
0x0504	0xF64F70FF  MOVW	R0, #65535
0x0508	0xE076    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 267 :: 		
L_I2Cx_Write22:
;__Lib_I2C_12.c, 268 :: 		
; END_mode start address is: 20 (R5)
; timeout start address is: 36 (R9)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 28 (R7)
; count start address is: 24 (R6)
0x050A	0xF1A90001  SUB	R0, R9, #1
; timeout end address is: 36 (R9)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x050E	0x4681    MOV	R9, R0
;__Lib_I2C_12.c, 269 :: 		
0x0510	0xE7FF    B	L_I2Cx_Write21
L__I2Cx_Write126:
;__Lib_I2C_12.c, 263 :: 		
;__Lib_I2C_12.c, 269 :: 		
L_I2Cx_Write21:
;__Lib_I2C_12.c, 270 :: 		
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
0x0512	0xE7E8    B	L_I2Cx_Write19
L_I2Cx_Write20:
;__Lib_I2C_12.c, 271 :: 		
; i start address is: 0 (R0)
0x0514	0x2000    MOVS	R0, #0
; count end address is: 24 (R6)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
; END_mode end address is: 20 (R5)
0x0516	0x9701    STR	R7, [SP, #4]
0x0518	0x4629    MOV	R1, R5
0x051A	0x4637    MOV	R7, R6
0x051C	0x9E01    LDR	R6, [SP, #4]
L_I2Cx_Write23:
; i start address is: 0 (R0)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
; END_mode start address is: 4 (R1)
0x051E	0x1E7C    SUBS	R4, R7, #1
0x0520	0x42A0    CMP	R0, R4
0x0522	0xD226    BCS	L_I2Cx_Write24
;__Lib_I2C_12.c, 272 :: 		
0x0524	0xF2060510  ADDW	R5, R6, #16
0x0528	0xEB080400  ADD	R4, R8, R0, LSL #0
0x052C	0x7824    LDRB	R4, [R4, #0]
0x052E	0x602C    STR	R4, [R5, #0]
;__Lib_I2C_12.c, 274 :: 		
0x0530	0x4C3A    LDR	R4, [PC, #232]
; timeout start address is: 36 (R9)
0x0532	0xF8D49000  LDR	R9, [R4, #0]
; END_mode end address is: 4 (R1)
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; timeout end address is: 36 (R9)
; i end address is: 0 (R0)
; I2C_BASE end address is: 24 (R6)
0x0536	0x4682    MOV	R10, R0
0x0538	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 275 :: 		
L_I2Cx_Write26:
; timeout start address is: 36 (R9)
; END_mode start address is: 20 (R5)
; count start address is: 28 (R7)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 24 (R6)
; i start address is: 40 (R10)
0x053A	0x493A    LDR	R1, [PC, #232]
0x053C	0x4630    MOV	R0, R6
0x053E	0xF7FFFF99  BL	_ChekXForEvent+0
0x0542	0xB988    CBNZ	R0, L_I2Cx_Write27
;__Lib_I2C_12.c, 276 :: 		
0x0544	0x4C35    LDR	R4, [PC, #212]
0x0546	0x6824    LDR	R4, [R4, #0]
0x0548	0xB16C    CBZ	R4, L__I2Cx_Write127
;__Lib_I2C_12.c, 277 :: 		
0x054A	0xF1B90F00  CMP	R9, #0
0x054E	0xD106    BNE	L_I2Cx_Write29
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 40 (R10)
; timeout end address is: 36 (R9)
; END_mode end address is: 20 (R5)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 278 :: 		
0x0550	0x2004    MOVS	R0, #4
0x0552	0x4C2E    LDR	R4, [PC, #184]
0x0554	0x6824    LDR	R4, [R4, #0]
0x0556	0x47A0    BLX	R4
;__Lib_I2C_12.c, 279 :: 		
0x0558	0xF64F70FF  MOVW	R0, #65535
0x055C	0xE04C    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 280 :: 		
L_I2Cx_Write29:
;__Lib_I2C_12.c, 281 :: 		
; I2C_BASE start address is: 24 (R6)
; END_mode start address is: 20 (R5)
; timeout start address is: 36 (R9)
; i start address is: 40 (R10)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
0x055E	0xF1A90001  SUB	R0, R9, #1
; timeout end address is: 36 (R9)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0562	0x4681    MOV	R9, R0
;__Lib_I2C_12.c, 282 :: 		
0x0564	0xE7FF    B	L_I2Cx_Write28
L__I2Cx_Write127:
;__Lib_I2C_12.c, 276 :: 		
;__Lib_I2C_12.c, 282 :: 		
L_I2Cx_Write28:
;__Lib_I2C_12.c, 283 :: 		
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
0x0566	0xE7E8    B	L_I2Cx_Write26
L_I2Cx_Write27:
;__Lib_I2C_12.c, 271 :: 		
0x0568	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 0 (R0)
0x056C	0x4620    MOV	R0, R4
;__Lib_I2C_12.c, 284 :: 		
0x056E	0x4629    MOV	R1, R5
; count end address is: 28 (R7)
; END_mode end address is: 20 (R5)
0x0570	0xE7D5    B	L_I2Cx_Write23
L_I2Cx_Write24:
;__Lib_I2C_12.c, 286 :: 		
; END_mode start address is: 4 (R1)
0x0572	0xF2060510  ADDW	R5, R6, #16
0x0576	0xEB080400  ADD	R4, R8, R0, LSL #0
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
0x057A	0x7824    LDRB	R4, [R4, #0]
0x057C	0x602C    STR	R4, [R5, #0]
;__Lib_I2C_12.c, 288 :: 		
0x057E	0x4C27    LDR	R4, [PC, #156]
; timeout start address is: 28 (R7)
0x0580	0x6827    LDR	R7, [R4, #0]
; END_mode end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x0582	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 289 :: 		
L_I2Cx_Write30:
; timeout start address is: 28 (R7)
; END_mode start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
0x0584	0x4928    LDR	R1, [PC, #160]
0x0586	0x4630    MOV	R0, R6
0x0588	0xF7FFFF74  BL	_ChekXForEvent+0
0x058C	0xB970    CBNZ	R0, L_I2Cx_Write31
;__Lib_I2C_12.c, 290 :: 		
0x058E	0x4C23    LDR	R4, [PC, #140]
0x0590	0x6824    LDR	R4, [R4, #0]
0x0592	0xB154    CBZ	R4, L__I2Cx_Write128
;__Lib_I2C_12.c, 291 :: 		
0x0594	0xB937    CBNZ	R7, L_I2Cx_Write33
; END_mode end address is: 20 (R5)
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 292 :: 		
0x0596	0x2004    MOVS	R0, #4
0x0598	0x4C1C    LDR	R4, [PC, #112]
0x059A	0x6824    LDR	R4, [R4, #0]
0x059C	0x47A0    BLX	R4
;__Lib_I2C_12.c, 293 :: 		
0x059E	0xF64F70FF  MOVW	R0, #65535
0x05A2	0xE029    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 294 :: 		
L_I2Cx_Write33:
;__Lib_I2C_12.c, 295 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 24 (R6)
; END_mode start address is: 20 (R5)
0x05A4	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x05A6	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 296 :: 		
0x05A8	0xE7FF    B	L_I2Cx_Write32
L__I2Cx_Write128:
;__Lib_I2C_12.c, 290 :: 		
;__Lib_I2C_12.c, 296 :: 		
L_I2Cx_Write32:
;__Lib_I2C_12.c, 297 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x05AA	0xE7EB    B	L_I2Cx_Write30
L_I2Cx_Write31:
;__Lib_I2C_12.c, 298 :: 		
0x05AC	0x2D01    CMP	R5, #1
0x05AE	0xD105    BNE	L_I2Cx_Write34
; END_mode end address is: 20 (R5)
;__Lib_I2C_12.c, 299 :: 		
0x05B0	0x2501    MOVS	R5, #1
0x05B2	0x6834    LDR	R4, [R6, #0]
0x05B4	0xF3652449  BFI	R4, R5, #9, #1
0x05B8	0x6034    STR	R4, [R6, #0]
; I2C_BASE end address is: 24 (R6)
0x05BA	0xE01C    B	L_I2Cx_Write35
L_I2Cx_Write34:
;__Lib_I2C_12.c, 301 :: 		
; I2C_BASE start address is: 24 (R6)
0x05BC	0x2501    MOVS	R5, #1
0x05BE	0x6834    LDR	R4, [R6, #0]
0x05C0	0xF3652408  BFI	R4, R5, #8, #1
0x05C4	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 303 :: 		
0x05C6	0x4C15    LDR	R4, [PC, #84]
; timeout start address is: 28 (R7)
0x05C8	0x6827    LDR	R7, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x05CA	0x4635    MOV	R5, R6
;__Lib_I2C_12.c, 304 :: 		
L_I2Cx_Write36:
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 20 (R5)
0x05CC	0x4917    LDR	R1, [PC, #92]
0x05CE	0x4628    MOV	R0, R5
0x05D0	0xF7FFFF50  BL	_ChekXForEvent+0
0x05D4	0xB978    CBNZ	R0, L_I2Cx_Write37
;__Lib_I2C_12.c, 305 :: 		
0x05D6	0x4C11    LDR	R4, [PC, #68]
0x05D8	0x6824    LDR	R4, [R4, #0]
0x05DA	0xB15C    CBZ	R4, L__I2Cx_Write129
;__Lib_I2C_12.c, 306 :: 		
0x05DC	0xB937    CBNZ	R7, L_I2Cx_Write39
; I2C_BASE end address is: 20 (R5)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 307 :: 		
0x05DE	0x2004    MOVS	R0, #4
0x05E0	0x4C0A    LDR	R4, [PC, #40]
0x05E2	0x6824    LDR	R4, [R4, #0]
0x05E4	0x47A0    BLX	R4
;__Lib_I2C_12.c, 308 :: 		
0x05E6	0xF64F70FF  MOVW	R0, #65535
0x05EA	0xE005    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 309 :: 		
L_I2Cx_Write39:
;__Lib_I2C_12.c, 310 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 20 (R5)
0x05EC	0x1E7C    SUBS	R4, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
0x05EE	0x4620    MOV	R0, R4
; timeout end address is: 0 (R0)
0x05F0	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 311 :: 		
0x05F2	0xE7FF    B	L_I2Cx_Write38
L__I2Cx_Write129:
;__Lib_I2C_12.c, 305 :: 		
;__Lib_I2C_12.c, 311 :: 		
L_I2Cx_Write38:
;__Lib_I2C_12.c, 312 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE end address is: 20 (R5)
; timeout end address is: 28 (R7)
0x05F4	0xE7EA    B	L_I2Cx_Write36
L_I2Cx_Write37:
;__Lib_I2C_12.c, 313 :: 		
L_I2Cx_Write35:
;__Lib_I2C_12.c, 314 :: 		
0x05F6	0x2000    MOVS	R0, #0
;__Lib_I2C_12.c, 315 :: 		
L_end_I2Cx_Write:
0x05F8	0xF8DDE000  LDR	LR, [SP, #0]
0x05FC	0xB002    ADD	SP, SP, #8
0x05FE	0x4770    BX	LR
0x0600	0x54004000  	I2C1_CR1+0
0x0604	0x00402000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x0608	0x08842000  	_I2C1_Timeout_Ptr+0
0x060C	0x08802000  	_I2Cx_Timeout_Ptr+0
0x0610	0x58004000  	I2C2_CR1+0
0x0614	0x00442000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x0618	0x08882000  	_I2C2_Timeout_Ptr+0
0x061C	0x00482000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x0620	0x00820007  	#458882
0x0624	0x00800007  	#458880
0x0628	0x00840007  	#458884
0x062C	0x00010003  	#196609
; end of _I2Cx_Write
_MPU6050_Test:
;MPU6050.c, 74 :: 		int MPU6050_Test(void)
0x3740	0xB081    SUB	SP, SP, #4
0x3742	0xF8CDE000  STR	LR, [SP, #0]
;MPU6050.c, 76 :: 		buf[0] =  MPU6050_RA_WHO_AM_I;
0x3746	0x2175    MOVS	R1, #117
0x3748	0x480F    LDR	R0, [PC, #60]
0x374A	0x7001    STRB	R1, [R0, #0]
;MPU6050.c, 77 :: 		I2C1_Start();
0x374C	0xF7FDFA94  BL	_I2C1_Start+0
;MPU6050.c, 78 :: 		I2C1_Write(MPU6050_ADDRESS, buf, 1, END_MODE_RESTART);
0x3750	0xF2400300  MOVW	R3, #0
0x3754	0x2201    MOVS	R2, #1
0x3756	0x490C    LDR	R1, [PC, #48]
0x3758	0x2068    MOVS	R0, #104
0x375A	0xF7FDFA7B  BL	_I2C1_Write+0
;MPU6050.c, 79 :: 		I2C1_Read(MPU6050_ADDRESS, buf, 1, END_MODE_STOP);
0x375E	0xF2400301  MOVW	R3, #1
0x3762	0x2201    MOVS	R2, #1
0x3764	0x4908    LDR	R1, [PC, #32]
0x3766	0x2068    MOVS	R0, #104
0x3768	0xF7FFFB96  BL	_I2C1_Read+0
;MPU6050.c, 81 :: 		if(buf[0] == 0x68)
0x376C	0x4806    LDR	R0, [PC, #24]
0x376E	0x7800    LDRB	R0, [R0, #0]
0x3770	0x2868    CMP	R0, #104
0x3772	0xD102    BNE	L_MPU6050_Test0
;MPU6050.c, 83 :: 		return 1;
0x3774	0x2001    MOVS	R0, #1
0x3776	0xB200    SXTH	R0, R0
0x3778	0xE001    B	L_end_MPU6050_Test
;MPU6050.c, 84 :: 		}
L_MPU6050_Test0:
;MPU6050.c, 87 :: 		return 0;
0x377A	0x2000    MOVS	R0, #0
0x377C	0xB200    SXTH	R0, R0
;MPU6050.c, 89 :: 		}
L_end_MPU6050_Test:
0x377E	0xF8DDE000  LDR	LR, [SP, #0]
0x3782	0xB001    ADD	SP, SP, #4
0x3784	0x4770    BX	LR
0x3786	0xBF00    NOP
0x3788	0x08282000  	_buf+0
; end of _MPU6050_Test
_I2C1_Read:
;__Lib_I2C_12.c, 552 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x2E98	0xB081    SUB	SP, SP, #4
0x2E9A	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 553 :: 		
0x2E9E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x2EA0	0x4613    MOV	R3, R2
0x2EA2	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x2EA4	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x2EA6	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x2EA8	0xF7FDFCA6  BL	_I2Cx_Read+0
0x2EAC	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 554 :: 		
L_end_I2C1_Read:
0x2EAE	0xF8DDE000  LDR	LR, [SP, #0]
0x2EB2	0xB001    ADD	SP, SP, #4
0x2EB4	0x4770    BX	LR
0x2EB6	0xBF00    NOP
0x2EB8	0x54004000  	I2C1_CR1+0
; end of _I2C1_Read
_I2Cx_Read:
;__Lib_I2C_12.c, 319 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x07F8	0xB082    SUB	SP, SP, #8
0x07FA	0xF8CDE000  STR	LR, [SP, #0]
0x07FE	0xB2CF    UXTB	R7, R1
0x0800	0x4601    MOV	R1, R0
0x0802	0x4698    MOV	R8, R3
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 28 (R7)
; buf start address is: 8 (R2)
; count start address is: 32 (R8)
; END_mode start address is: 12 (R3)
0x0804	0x9B02    LDR	R3, [SP, #8]
;__Lib_I2C_12.c, 321 :: 		
; i start address is: 24 (R6)
0x0806	0xF04F0600  MOV	R6, #0
;__Lib_I2C_12.c, 322 :: 		
; timeout start address is: 20 (R5)
0x080A	0xF04F0500  MOV	R5, #0
;__Lib_I2C_12.c, 325 :: 		
0x080E	0x4CC4    LDR	R4, [PC, #784]
0x0810	0x42A1    CMP	R1, R4
0x0812	0xD107    BNE	L_I2Cx_Read40
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 326 :: 		
0x0814	0x4CC3    LDR	R4, [PC, #780]
; timeout start address is: 36 (R9)
0x0816	0xF8D49000  LDR	R9, [R4, #0]
;__Lib_I2C_12.c, 327 :: 		
0x081A	0x4CC3    LDR	R4, [PC, #780]
0x081C	0x6825    LDR	R5, [R4, #0]
0x081E	0x4CC3    LDR	R4, [PC, #780]
0x0820	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_12.c, 328 :: 		
; timeout end address is: 36 (R9)
0x0822	0xE00B    B	L_I2Cx_Read41
L_I2Cx_Read40:
;__Lib_I2C_12.c, 329 :: 		
; timeout start address is: 20 (R5)
0x0824	0x4CC2    LDR	R4, [PC, #776]
0x0826	0x42A1    CMP	R1, R4
0x0828	0xD107    BNE	L__I2Cx_Read130
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 330 :: 		
0x082A	0x4CC2    LDR	R4, [PC, #776]
; timeout start address is: 0 (R0)
0x082C	0x6820    LDR	R0, [R4, #0]
;__Lib_I2C_12.c, 331 :: 		
0x082E	0x4CC2    LDR	R4, [PC, #776]
0x0830	0x6825    LDR	R5, [R4, #0]
0x0832	0x4CBE    LDR	R4, [PC, #760]
0x0834	0x6025    STR	R5, [R4, #0]
; timeout end address is: 0 (R0)
0x0836	0x4681    MOV	R9, R0
;__Lib_I2C_12.c, 332 :: 		
0x0838	0xE000    B	L_I2Cx_Read42
L__I2Cx_Read130:
;__Lib_I2C_12.c, 329 :: 		
0x083A	0x46A9    MOV	R9, R5
;__Lib_I2C_12.c, 332 :: 		
L_I2Cx_Read42:
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
L_I2Cx_Read41:
;__Lib_I2C_12.c, 334 :: 		
; timeout start address is: 36 (R9)
0x083C	0x4CBF    LDR	R4, [PC, #764]
0x083E	0xF8C49000  STR	R9, [R4, #0]
;__Lib_I2C_12.c, 336 :: 		
0x0842	0xE1F4    B	L_I2Cx_Read43
; count end address is: 32 (R8)
;__Lib_I2C_12.c, 337 :: 		
L_I2Cx_Read45:
;__Lib_I2C_12.c, 338 :: 		
0x0844	0xF2010510  ADDW	R5, R1, #16
0x0848	0x007C    LSLS	R4, R7, #1
0x084A	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x084C	0xF0440401  ORR	R4, R4, #1
0x0850	0xB2A4    UXTH	R4, R4
0x0852	0x602C    STR	R4, [R5, #0]
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x0854	0x9601    STR	R6, [SP, #4]
0x0856	0x4616    MOV	R6, R2
0x0858	0x464F    MOV	R7, R9
0x085A	0x9A01    LDR	R2, [SP, #4]
;__Lib_I2C_12.c, 339 :: 		
L_I2Cx_Read46:
; timeout start address is: 28 (R7)
; i start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 4 (R1)
0x085C	0xF2010414  ADDW	R4, R1, #20
0x0860	0x6825    LDR	R5, [R4, #0]
0x0862	0xF3C50440  UBFX	R4, R5, #1, #1
0x0866	0xB964    CBNZ	R4, L_I2Cx_Read47
;__Lib_I2C_12.c, 340 :: 		
0x0868	0x4CB4    LDR	R4, [PC, #720]
0x086A	0x6824    LDR	R4, [R4, #0]
0x086C	0xB144    CBZ	R4, L__I2Cx_Read131
;__Lib_I2C_12.c, 341 :: 		
0x086E	0xB927    CBNZ	R7, L_I2Cx_Read49
; i end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 342 :: 		
0x0870	0x2003    MOVS	R0, #3
0x0872	0x4CAE    LDR	R4, [PC, #696]
0x0874	0x6824    LDR	R4, [R4, #0]
0x0876	0x47A0    BLX	R4
;__Lib_I2C_12.c, 343 :: 		
0x0878	0xE1E2    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 344 :: 		
L_I2Cx_Read49:
;__Lib_I2C_12.c, 345 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 24 (R6)
; END_mode start address is: 12 (R3)
; i start address is: 8 (R2)
0x087A	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x087C	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 346 :: 		
0x087E	0xE7FF    B	L_I2Cx_Read48
L__I2Cx_Read131:
;__Lib_I2C_12.c, 340 :: 		
;__Lib_I2C_12.c, 346 :: 		
L_I2Cx_Read48:
;__Lib_I2C_12.c, 347 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0880	0xE7EC    B	L_I2Cx_Read46
L_I2Cx_Read47:
;__Lib_I2C_12.c, 348 :: 		
0x0882	0x2500    MOVS	R5, #0
0x0884	0x680C    LDR	R4, [R1, #0]
0x0886	0xF365248A  BFI	R4, R5, #10, #1
0x088A	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 349 :: 		
0x088C	0xF2010414  ADDW	R4, R1, #20
0x0890	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_12.c, 350 :: 		
0x0892	0xBF00    NOP
;__Lib_I2C_12.c, 351 :: 		
0x0894	0xF2010418  ADDW	R4, R1, #24
0x0898	0x6824    LDR	R4, [R4, #0]
0x089A	0x0424    LSLS	R4, R4, #16
0x089C	0xEA400404  ORR	R4, R0, R4, LSL #0
0x08A0	0x4620    MOV	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_12.c, 352 :: 		
0x08A2	0x2B01    CMP	R3, #1
0x08A4	0xD105    BNE	L_I2Cx_Read50
;__Lib_I2C_12.c, 353 :: 		
0x08A6	0x2501    MOVS	R5, #1
0x08A8	0x680C    LDR	R4, [R1, #0]
0x08AA	0xF3652449  BFI	R4, R5, #9, #1
0x08AE	0x600C    STR	R4, [R1, #0]
0x08B0	0xE004    B	L_I2Cx_Read51
L_I2Cx_Read50:
;__Lib_I2C_12.c, 355 :: 		
0x08B2	0x2501    MOVS	R5, #1
0x08B4	0x680C    LDR	R4, [R1, #0]
0x08B6	0xF3652408  BFI	R4, R5, #8, #1
0x08BA	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 356 :: 		
L_I2Cx_Read51:
;__Lib_I2C_12.c, 358 :: 		
0x08BC	0x4C9F    LDR	R4, [PC, #636]
; timeout start address is: 20 (R5)
0x08BE	0x6825    LDR	R5, [R4, #0]
; i end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 20 (R5)
0x08C0	0x4691    MOV	R9, R2
0x08C2	0x4698    MOV	R8, R3
0x08C4	0x4637    MOV	R7, R6
0x08C6	0x460E    MOV	R6, R1
;__Lib_I2C_12.c, 359 :: 		
L_I2Cx_Read52:
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 28 (R7)
; END_mode start address is: 32 (R8)
; i start address is: 36 (R9)
0x08C8	0x499D    LDR	R1, [PC, #628]
0x08CA	0x4630    MOV	R0, R6
0x08CC	0xF7FFFDD2  BL	_ChekXForEvent+0
0x08D0	0xB968    CBNZ	R0, L_I2Cx_Read53
;__Lib_I2C_12.c, 360 :: 		
0x08D2	0x4C9A    LDR	R4, [PC, #616]
0x08D4	0x6824    LDR	R4, [R4, #0]
0x08D6	0xB14C    CBZ	R4, L__I2Cx_Read132
;__Lib_I2C_12.c, 361 :: 		
0x08D8	0xB925    CBNZ	R5, L_I2Cx_Read55
; I2C_BASE end address is: 24 (R6)
; buf end address is: 28 (R7)
; END_mode end address is: 32 (R8)
; i end address is: 36 (R9)
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 362 :: 		
0x08DA	0x2003    MOVS	R0, #3
0x08DC	0x4C93    LDR	R4, [PC, #588]
0x08DE	0x6824    LDR	R4, [R4, #0]
0x08E0	0x47A0    BLX	R4
;__Lib_I2C_12.c, 363 :: 		
0x08E2	0xE1AD    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 364 :: 		
L_I2Cx_Read55:
;__Lib_I2C_12.c, 365 :: 		
; timeout start address is: 20 (R5)
; i start address is: 36 (R9)
; END_mode start address is: 32 (R8)
; buf start address is: 28 (R7)
; I2C_BASE start address is: 24 (R6)
0x08E4	0x1E6C    SUBS	R4, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
0x08E6	0x4620    MOV	R0, R4
; timeout end address is: 0 (R0)
0x08E8	0x4605    MOV	R5, R0
;__Lib_I2C_12.c, 366 :: 		
0x08EA	0xE7FF    B	L_I2Cx_Read54
L__I2Cx_Read132:
;__Lib_I2C_12.c, 360 :: 		
;__Lib_I2C_12.c, 366 :: 		
L_I2Cx_Read54:
;__Lib_I2C_12.c, 367 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0x08EC	0xE7EC    B	L_I2Cx_Read52
L_I2Cx_Read53:
;__Lib_I2C_12.c, 368 :: 		
0x08EE	0xEB070509  ADD	R5, R7, R9, LSL #0
; buf end address is: 28 (R7)
; i end address is: 36 (R9)
0x08F2	0xF2060410  ADDW	R4, R6, #16
0x08F6	0x6824    LDR	R4, [R4, #0]
0x08F8	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 369 :: 		
0x08FA	0xF1B80F01  CMP	R8, #1
0x08FE	0xD113    BNE	L_I2Cx_Read56
; END_mode end address is: 32 (R8)
;__Lib_I2C_12.c, 370 :: 		
0x0900	0x4C8E    LDR	R4, [PC, #568]
; timeout start address is: 4 (R1)
0x0902	0x6821    LDR	R1, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 4 (R1)
0x0904	0x4630    MOV	R0, R6
;__Lib_I2C_12.c, 371 :: 		
L_I2Cx_Read57:
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0906	0x6805    LDR	R5, [R0, #0]
0x0908	0xF3C52440  UBFX	R4, R5, #9, #1
0x090C	0xB95C    CBNZ	R4, L_I2Cx_Read58
;__Lib_I2C_12.c, 372 :: 		
0x090E	0x4C8B    LDR	R4, [PC, #556]
0x0910	0x6824    LDR	R4, [R4, #0]
0x0912	0xB13C    CBZ	R4, L__I2Cx_Read133
;__Lib_I2C_12.c, 373 :: 		
0x0914	0xB921    CBNZ	R1, L_I2Cx_Read60
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 374 :: 		
0x0916	0x2003    MOVS	R0, #3
0x0918	0x4C84    LDR	R4, [PC, #528]
0x091A	0x6824    LDR	R4, [R4, #0]
0x091C	0x47A0    BLX	R4
;__Lib_I2C_12.c, 375 :: 		
0x091E	0xE18F    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 376 :: 		
L_I2Cx_Read60:
;__Lib_I2C_12.c, 377 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0920	0x1E49    SUBS	R1, R1, #1
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 378 :: 		
0x0922	0xE7FF    B	L_I2Cx_Read59
L__I2Cx_Read133:
;__Lib_I2C_12.c, 372 :: 		
;__Lib_I2C_12.c, 378 :: 		
L_I2Cx_Read59:
;__Lib_I2C_12.c, 379 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
0x0924	0xE7EF    B	L_I2Cx_Read57
L_I2Cx_Read58:
;__Lib_I2C_12.c, 380 :: 		
0x0926	0xE012    B	L_I2Cx_Read61
L_I2Cx_Read56:
;__Lib_I2C_12.c, 382 :: 		
; I2C_BASE start address is: 24 (R6)
0x0928	0x4C84    LDR	R4, [PC, #528]
; timeout start address is: 4 (R1)
0x092A	0x6821    LDR	R1, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 4 (R1)
0x092C	0x4630    MOV	R0, R6
;__Lib_I2C_12.c, 383 :: 		
L_I2Cx_Read62:
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x092E	0x6805    LDR	R5, [R0, #0]
0x0930	0xF3C52400  UBFX	R4, R5, #8, #1
0x0934	0xB95C    CBNZ	R4, L_I2Cx_Read63
;__Lib_I2C_12.c, 384 :: 		
0x0936	0x4C81    LDR	R4, [PC, #516]
0x0938	0x6824    LDR	R4, [R4, #0]
0x093A	0xB13C    CBZ	R4, L__I2Cx_Read134
;__Lib_I2C_12.c, 385 :: 		
0x093C	0xB921    CBNZ	R1, L_I2Cx_Read65
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 386 :: 		
0x093E	0x2003    MOVS	R0, #3
0x0940	0x4C7A    LDR	R4, [PC, #488]
0x0942	0x6824    LDR	R4, [R4, #0]
0x0944	0x47A0    BLX	R4
;__Lib_I2C_12.c, 387 :: 		
0x0946	0xE17B    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 388 :: 		
L_I2Cx_Read65:
;__Lib_I2C_12.c, 389 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0948	0x1E49    SUBS	R1, R1, #1
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 390 :: 		
0x094A	0xE7FF    B	L_I2Cx_Read64
L__I2Cx_Read134:
;__Lib_I2C_12.c, 384 :: 		
;__Lib_I2C_12.c, 390 :: 		
L_I2Cx_Read64:
;__Lib_I2C_12.c, 391 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
0x094C	0xE7EF    B	L_I2Cx_Read62
L_I2Cx_Read63:
;__Lib_I2C_12.c, 392 :: 		
L_I2Cx_Read61:
;__Lib_I2C_12.c, 393 :: 		
0x094E	0xE177    B	L_I2Cx_Read44
;__Lib_I2C_12.c, 395 :: 		
L_I2Cx_Read66:
;__Lib_I2C_12.c, 396 :: 		
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; slave_address start address is: 28 (R7)
0x0950	0x2501    MOVS	R5, #1
0x0952	0x680C    LDR	R4, [R1, #0]
0x0954	0xF365248A  BFI	R4, R5, #10, #1
0x0958	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 397 :: 		
0x095A	0x2501    MOVS	R5, #1
0x095C	0x680C    LDR	R4, [R1, #0]
0x095E	0xF36524CB  BFI	R4, R5, #11, #1
0x0962	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 398 :: 		
0x0964	0xF2010510  ADDW	R5, R1, #16
0x0968	0x007C    LSLS	R4, R7, #1
0x096A	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x096C	0xF0440401  ORR	R4, R4, #1
0x0970	0xB2A4    UXTH	R4, R4
0x0972	0x602C    STR	R4, [R5, #0]
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x0974	0x464F    MOV	R7, R9
;__Lib_I2C_12.c, 399 :: 		
L_I2Cx_Read67:
; timeout start address is: 28 (R7)
; i start address is: 24 (R6)
; END_mode start address is: 12 (R3)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x0976	0xF2010414  ADDW	R4, R1, #20
0x097A	0x6825    LDR	R5, [R4, #0]
0x097C	0xF3C50440  UBFX	R4, R5, #1, #1
0x0980	0xB964    CBNZ	R4, L_I2Cx_Read68
;__Lib_I2C_12.c, 400 :: 		
0x0982	0x4C6E    LDR	R4, [PC, #440]
0x0984	0x6824    LDR	R4, [R4, #0]
0x0986	0xB144    CBZ	R4, L__I2Cx_Read135
;__Lib_I2C_12.c, 401 :: 		
0x0988	0xB927    CBNZ	R7, L_I2Cx_Read70
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 402 :: 		
0x098A	0x2003    MOVS	R0, #3
0x098C	0x4C67    LDR	R4, [PC, #412]
0x098E	0x6824    LDR	R4, [R4, #0]
0x0990	0x47A0    BLX	R4
;__Lib_I2C_12.c, 403 :: 		
0x0992	0xE155    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 404 :: 		
L_I2Cx_Read70:
;__Lib_I2C_12.c, 405 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
0x0994	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0996	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 406 :: 		
0x0998	0xE7FF    B	L_I2Cx_Read69
L__I2Cx_Read135:
;__Lib_I2C_12.c, 400 :: 		
;__Lib_I2C_12.c, 406 :: 		
L_I2Cx_Read69:
;__Lib_I2C_12.c, 407 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x099A	0xE7EC    B	L_I2Cx_Read67
L_I2Cx_Read68:
;__Lib_I2C_12.c, 408 :: 		
0x099C	0xF2010414  ADDW	R4, R1, #20
0x09A0	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_12.c, 409 :: 		
0x09A2	0xBF00    NOP
;__Lib_I2C_12.c, 410 :: 		
0x09A4	0xF2010418  ADDW	R4, R1, #24
0x09A8	0x6824    LDR	R4, [R4, #0]
0x09AA	0x0424    LSLS	R4, R4, #16
0x09AC	0x4320    ORRS	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_12.c, 411 :: 		
0x09AE	0x2500    MOVS	R5, #0
0x09B0	0x680C    LDR	R4, [R1, #0]
0x09B2	0xF365248A  BFI	R4, R5, #10, #1
0x09B6	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 413 :: 		
0x09B8	0x4C60    LDR	R4, [PC, #384]
; timeout start address is: 28 (R7)
0x09BA	0x6827    LDR	R7, [R4, #0]
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 414 :: 		
L_I2Cx_Read71:
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
0x09BC	0xF2010414  ADDW	R4, R1, #20
0x09C0	0x6825    LDR	R5, [R4, #0]
0x09C2	0xF3C50480  UBFX	R4, R5, #2, #1
0x09C6	0xB964    CBNZ	R4, L_I2Cx_Read72
;__Lib_I2C_12.c, 415 :: 		
0x09C8	0x4C5C    LDR	R4, [PC, #368]
0x09CA	0x6824    LDR	R4, [R4, #0]
0x09CC	0xB144    CBZ	R4, L__I2Cx_Read136
;__Lib_I2C_12.c, 416 :: 		
0x09CE	0xB927    CBNZ	R7, L_I2Cx_Read74
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 417 :: 		
0x09D0	0x2003    MOVS	R0, #3
0x09D2	0x4C56    LDR	R4, [PC, #344]
0x09D4	0x6824    LDR	R4, [R4, #0]
0x09D6	0x47A0    BLX	R4
;__Lib_I2C_12.c, 418 :: 		
0x09D8	0xE132    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 419 :: 		
L_I2Cx_Read74:
;__Lib_I2C_12.c, 420 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
0x09DA	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x09DC	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 421 :: 		
0x09DE	0xE7FF    B	L_I2Cx_Read73
L__I2Cx_Read136:
;__Lib_I2C_12.c, 415 :: 		
;__Lib_I2C_12.c, 421 :: 		
L_I2Cx_Read73:
;__Lib_I2C_12.c, 422 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x09E0	0xE7EC    B	L_I2Cx_Read71
L_I2Cx_Read72:
;__Lib_I2C_12.c, 423 :: 		
0x09E2	0x2B01    CMP	R3, #1
0x09E4	0xD105    BNE	L_I2Cx_Read75
;__Lib_I2C_12.c, 424 :: 		
0x09E6	0x2501    MOVS	R5, #1
0x09E8	0x680C    LDR	R4, [R1, #0]
0x09EA	0xF3652449  BFI	R4, R5, #9, #1
0x09EE	0x600C    STR	R4, [R1, #0]
0x09F0	0xE004    B	L_I2Cx_Read76
L_I2Cx_Read75:
;__Lib_I2C_12.c, 426 :: 		
0x09F2	0x2501    MOVS	R5, #1
0x09F4	0x680C    LDR	R4, [R1, #0]
0x09F6	0xF3652408  BFI	R4, R5, #8, #1
0x09FA	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 427 :: 		
L_I2Cx_Read76:
;__Lib_I2C_12.c, 428 :: 		
0x09FC	0x1995    ADDS	R5, R2, R6
0x09FE	0xF2010410  ADDW	R4, R1, #16
0x0A02	0x6824    LDR	R4, [R4, #0]
0x0A04	0x702C    STRB	R4, [R5, #0]
0x0A06	0x1C74    ADDS	R4, R6, #1
; i end address is: 24 (R6)
;__Lib_I2C_12.c, 429 :: 		
0x0A08	0x1915    ADDS	R5, R2, R4
; buf end address is: 8 (R2)
0x0A0A	0xF2010410  ADDW	R4, R1, #16
0x0A0E	0x6824    LDR	R4, [R4, #0]
0x0A10	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 430 :: 		
0x0A12	0x2B01    CMP	R3, #1
0x0A14	0xD114    BNE	L_I2Cx_Read77
; END_mode end address is: 12 (R3)
;__Lib_I2C_12.c, 431 :: 		
0x0A16	0x4C49    LDR	R4, [PC, #292]
; timeout start address is: 8 (R2)
0x0A18	0x6822    LDR	R2, [R4, #0]
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 432 :: 		
L_I2Cx_Read78:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x0A1A	0x680D    LDR	R5, [R1, #0]
0x0A1C	0xF3C52440  UBFX	R4, R5, #9, #1
0x0A20	0xB964    CBNZ	R4, L_I2Cx_Read79
;__Lib_I2C_12.c, 433 :: 		
0x0A22	0x4C46    LDR	R4, [PC, #280]
0x0A24	0x6824    LDR	R4, [R4, #0]
0x0A26	0xB144    CBZ	R4, L__I2Cx_Read137
;__Lib_I2C_12.c, 434 :: 		
0x0A28	0xB922    CBNZ	R2, L_I2Cx_Read81
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 435 :: 		
0x0A2A	0x2003    MOVS	R0, #3
0x0A2C	0x4C3F    LDR	R4, [PC, #252]
0x0A2E	0x6824    LDR	R4, [R4, #0]
0x0A30	0x47A0    BLX	R4
;__Lib_I2C_12.c, 436 :: 		
0x0A32	0xE105    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 437 :: 		
L_I2Cx_Read81:
;__Lib_I2C_12.c, 438 :: 		
; I2C_BASE start address is: 4 (R1)
; timeout start address is: 8 (R2)
0x0A34	0x1E50    SUBS	R0, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0A36	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 439 :: 		
0x0A38	0xE7FF    B	L_I2Cx_Read80
L__I2Cx_Read137:
;__Lib_I2C_12.c, 433 :: 		
;__Lib_I2C_12.c, 439 :: 		
L_I2Cx_Read80:
;__Lib_I2C_12.c, 440 :: 		
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x0A3A	0xE7EE    B	L_I2Cx_Read78
L_I2Cx_Read79:
;__Lib_I2C_12.c, 441 :: 		
0x0A3C	0x4608    MOV	R0, R1
0x0A3E	0xE013    B	L_I2Cx_Read82
L_I2Cx_Read77:
;__Lib_I2C_12.c, 443 :: 		
0x0A40	0x4C3E    LDR	R4, [PC, #248]
; timeout start address is: 8 (R2)
0x0A42	0x6822    LDR	R2, [R4, #0]
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 444 :: 		
L_I2Cx_Read83:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x0A44	0x680D    LDR	R5, [R1, #0]
0x0A46	0xF3C52400  UBFX	R4, R5, #8, #1
0x0A4A	0xB964    CBNZ	R4, L_I2Cx_Read84
;__Lib_I2C_12.c, 445 :: 		
0x0A4C	0x4C3B    LDR	R4, [PC, #236]
0x0A4E	0x6824    LDR	R4, [R4, #0]
0x0A50	0xB144    CBZ	R4, L__I2Cx_Read138
;__Lib_I2C_12.c, 446 :: 		
0x0A52	0xB922    CBNZ	R2, L_I2Cx_Read86
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 447 :: 		
0x0A54	0x2003    MOVS	R0, #3
0x0A56	0x4C35    LDR	R4, [PC, #212]
0x0A58	0x6824    LDR	R4, [R4, #0]
0x0A5A	0x47A0    BLX	R4
;__Lib_I2C_12.c, 448 :: 		
0x0A5C	0xE0F0    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 449 :: 		
L_I2Cx_Read86:
;__Lib_I2C_12.c, 450 :: 		
; I2C_BASE start address is: 4 (R1)
; timeout start address is: 8 (R2)
0x0A5E	0x1E50    SUBS	R0, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0A60	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 451 :: 		
0x0A62	0xE7FF    B	L_I2Cx_Read85
L__I2Cx_Read138:
;__Lib_I2C_12.c, 445 :: 		
;__Lib_I2C_12.c, 451 :: 		
L_I2Cx_Read85:
;__Lib_I2C_12.c, 452 :: 		
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x0A64	0xE7EE    B	L_I2Cx_Read83
L_I2Cx_Read84:
;__Lib_I2C_12.c, 453 :: 		
0x0A66	0x4608    MOV	R0, R1
L_I2Cx_Read82:
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 455 :: 		
; I2C_BASE start address is: 0 (R0)
0x0A68	0x2500    MOVS	R5, #0
0x0A6A	0x6804    LDR	R4, [R0, #0]
0x0A6C	0xF36524CB  BFI	R4, R5, #11, #1
0x0A70	0x6004    STR	R4, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 457 :: 		
0x0A72	0xE0E5    B	L_I2Cx_Read44
;__Lib_I2C_12.c, 459 :: 		
L_I2Cx_Read87:
;__Lib_I2C_12.c, 460 :: 		
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; count start address is: 32 (R8)
; slave_address start address is: 28 (R7)
0x0A74	0x2501    MOVS	R5, #1
0x0A76	0x680C    LDR	R4, [R1, #0]
0x0A78	0xF365248A  BFI	R4, R5, #10, #1
0x0A7C	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 461 :: 		
0x0A7E	0xF2010510  ADDW	R5, R1, #16
0x0A82	0x007C    LSLS	R4, R7, #1
0x0A84	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x0A86	0xF0440401  ORR	R4, R4, #1
0x0A8A	0xB2A4    UXTH	R4, R4
0x0A8C	0x602C    STR	R4, [R5, #0]
; count end address is: 32 (R8)
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x0A8E	0x4646    MOV	R6, R8
0x0A90	0x46C8    MOV	R8, R9
0x0A92	0x4689    MOV	R9, R1
0x0A94	0x4617    MOV	R7, R2
0x0A96	0x461D    MOV	R5, R3
;__Lib_I2C_12.c, 462 :: 		
L_I2Cx_Read88:
; timeout start address is: 32 (R8)
; END_mode start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 28 (R7)
; I2C_BASE start address is: 36 (R9)
0x0A98	0x492A    LDR	R1, [PC, #168]
0x0A9A	0x4648    MOV	R0, R9
0x0A9C	0xF7FFFCEA  BL	_ChekXForEvent+0
0x0AA0	0xB978    CBNZ	R0, L_I2Cx_Read89
;__Lib_I2C_12.c, 463 :: 		
0x0AA2	0x4C26    LDR	R4, [PC, #152]
0x0AA4	0x6824    LDR	R4, [R4, #0]
0x0AA6	0xB15C    CBZ	R4, L__I2Cx_Read139
;__Lib_I2C_12.c, 464 :: 		
0x0AA8	0xF1B80F00  CMP	R8, #0
0x0AAC	0xD104    BNE	L_I2Cx_Read91
; END_mode end address is: 20 (R5)
; count end address is: 24 (R6)
; I2C_BASE end address is: 36 (R9)
; timeout end address is: 32 (R8)
; buf end address is: 28 (R7)
;__Lib_I2C_12.c, 465 :: 		
0x0AAE	0x2003    MOVS	R0, #3
0x0AB0	0x4C1E    LDR	R4, [PC, #120]
0x0AB2	0x6824    LDR	R4, [R4, #0]
0x0AB4	0x47A0    BLX	R4
;__Lib_I2C_12.c, 466 :: 		
0x0AB6	0xE0C3    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 467 :: 		
L_I2Cx_Read91:
;__Lib_I2C_12.c, 468 :: 		
; buf start address is: 28 (R7)
; timeout start address is: 32 (R8)
; I2C_BASE start address is: 36 (R9)
; count start address is: 24 (R6)
; END_mode start address is: 20 (R5)
0x0AB8	0xF1A80001  SUB	R0, R8, #1
; timeout end address is: 32 (R8)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0ABC	0x4680    MOV	R8, R0
;__Lib_I2C_12.c, 469 :: 		
0x0ABE	0xE7FF    B	L_I2Cx_Read90
L__I2Cx_Read139:
;__Lib_I2C_12.c, 463 :: 		
;__Lib_I2C_12.c, 469 :: 		
L_I2Cx_Read90:
;__Lib_I2C_12.c, 470 :: 		
; timeout start address is: 32 (R8)
; timeout end address is: 32 (R8)
0x0AC0	0xE7EA    B	L_I2Cx_Read88
L_I2Cx_Read89:
;__Lib_I2C_12.c, 471 :: 		
; i start address is: 4 (R1)
0x0AC2	0x2100    MOVS	R1, #0
; END_mode end address is: 20 (R5)
; count end address is: 24 (R6)
; I2C_BASE end address is: 36 (R9)
; i end address is: 4 (R1)
; buf end address is: 28 (R7)
0x0AC4	0x46A8    MOV	R8, R5
0x0AC6	0x464A    MOV	R2, R9
0x0AC8	0x46B1    MOV	R9, R6
0x0ACA	0x463B    MOV	R3, R7
;__Lib_I2C_12.c, 472 :: 		
L_I2Cx_Read92:
; i start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
; count start address is: 36 (R9)
; END_mode start address is: 32 (R8)
0x0ACC	0xF1A90403  SUB	R4, R9, #3
0x0AD0	0x42A1    CMP	R1, R4
0x0AD2	0xD222    BCS	L_I2Cx_Read93
;__Lib_I2C_12.c, 473 :: 		
0x0AD4	0x4C19    LDR	R4, [PC, #100]
; timeout start address is: 20 (R5)
0x0AD6	0x6825    LDR	R5, [R4, #0]
; buf end address is: 12 (R3)
; count end address is: 36 (R9)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; END_mode end address is: 32 (R8)
; timeout end address is: 20 (R5)
0x0AD8	0x468A    MOV	R10, R1
0x0ADA	0x4617    MOV	R7, R2
0x0ADC	0x461E    MOV	R6, R3
;__Lib_I2C_12.c, 474 :: 		
L_I2Cx_Read94:
; timeout start address is: 20 (R5)
; END_mode start address is: 32 (R8)
; count start address is: 36 (R9)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 28 (R7)
; i start address is: 40 (R10)
0x0ADE	0x4918    LDR	R1, [PC, #96]
0x0AE0	0x4638    MOV	R0, R7
0x0AE2	0xF7FFFCC7  BL	_ChekXForEvent+0
0x0AE6	0xB960    CBNZ	R0, L_I2Cx_Read95
;__Lib_I2C_12.c, 475 :: 		
0x0AE8	0x4C14    LDR	R4, [PC, #80]
0x0AEA	0x6824    LDR	R4, [R4, #0]
0x0AEC	0xB144    CBZ	R4, L__I2Cx_Read140
;__Lib_I2C_12.c, 476 :: 		
0x0AEE	0xB925    CBNZ	R5, L_I2Cx_Read97
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; i end address is: 40 (R10)
; buf end address is: 24 (R6)
; END_mode end address is: 32 (R8)
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 477 :: 		
0x0AF0	0x2003    MOVS	R0, #3
0x0AF2	0x4C0E    LDR	R4, [PC, #56]
0x0AF4	0x6824    LDR	R4, [R4, #0]
0x0AF6	0x47A0    BLX	R4
;__Lib_I2C_12.c, 478 :: 		
0x0AF8	0xE0A2    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 479 :: 		
L_I2Cx_Read97:
;__Lib_I2C_12.c, 480 :: 		
; timeout start address is: 20 (R5)
; END_mode start address is: 32 (R8)
; buf start address is: 24 (R6)
; i start address is: 40 (R10)
; I2C_BASE start address is: 28 (R7)
; count start address is: 36 (R9)
0x0AFA	0x1E68    SUBS	R0, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0AFC	0x4605    MOV	R5, R0
;__Lib_I2C_12.c, 481 :: 		
0x0AFE	0xE7FF    B	L_I2Cx_Read96
L__I2Cx_Read140:
;__Lib_I2C_12.c, 475 :: 		
;__Lib_I2C_12.c, 481 :: 		
L_I2Cx_Read96:
;__Lib_I2C_12.c, 482 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0x0B00	0xE7ED    B	L_I2Cx_Read94
L_I2Cx_Read95:
;__Lib_I2C_12.c, 483 :: 		
0x0B02	0xEB06050A  ADD	R5, R6, R10, LSL #0
0x0B06	0xF2070410  ADDW	R4, R7, #16
0x0B0A	0x6824    LDR	R4, [R4, #0]
0x0B0C	0x702C    STRB	R4, [R5, #0]
0x0B0E	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 4 (R1)
0x0B12	0x4621    MOV	R1, R4
;__Lib_I2C_12.c, 484 :: 		
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 24 (R6)
0x0B14	0x4633    MOV	R3, R6
0x0B16	0x463A    MOV	R2, R7
0x0B18	0xE7D8    B	L_I2Cx_Read92
L_I2Cx_Read93:
;__Lib_I2C_12.c, 485 :: 		
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
0x0B1A	0x4C08    LDR	R4, [PC, #32]
0x0B1C	0xF000B814  B	#40
0x0B20	0x54004000  	I2C1_CR1+0
0x0B24	0x00402000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x0B28	0x08842000  	_I2C1_Timeout_Ptr+0
0x0B2C	0x08802000  	_I2Cx_Timeout_Ptr+0
0x0B30	0x58004000  	I2C2_CR1+0
0x0B34	0x00442000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x0B38	0x08882000  	_I2C2_Timeout_Ptr+0
0x0B3C	0x00482000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x0B40	0x00400003  	#196672
0x0B44	0x00020003  	#196610
; timeout start address is: 28 (R7)
0x0B48	0x6827    LDR	R7, [R4, #0]
; buf end address is: 12 (R3)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; timeout end address is: 28 (R7)
; END_mode end address is: 32 (R8)
0x0B4A	0x9301    STR	R3, [SP, #4]
0x0B4C	0x460B    MOV	R3, R1
0x0B4E	0x4616    MOV	R6, R2
0x0B50	0x4642    MOV	R2, R8
0x0B52	0x9901    LDR	R1, [SP, #4]
;__Lib_I2C_12.c, 486 :: 		
L_I2Cx_Read98:
; timeout start address is: 28 (R7)
; END_mode start address is: 8 (R2)
; buf start address is: 4 (R1)
; I2C_BASE start address is: 24 (R6)
; i start address is: 12 (R3)
0x0B54	0xF2060414  ADDW	R4, R6, #20
0x0B58	0x6825    LDR	R5, [R4, #0]
0x0B5A	0xF3C50480  UBFX	R4, R5, #2, #1
0x0B5E	0xB964    CBNZ	R4, L_I2Cx_Read99
;__Lib_I2C_12.c, 487 :: 		
0x0B60	0x4C39    LDR	R4, [PC, #228]
0x0B62	0x6824    LDR	R4, [R4, #0]
0x0B64	0xB144    CBZ	R4, L__I2Cx_Read141
;__Lib_I2C_12.c, 488 :: 		
0x0B66	0xB927    CBNZ	R7, L_I2Cx_Read101
; END_mode end address is: 8 (R2)
; i end address is: 12 (R3)
; buf end address is: 4 (R1)
; timeout end address is: 28 (R7)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 489 :: 		
0x0B68	0x2003    MOVS	R0, #3
0x0B6A	0x4C38    LDR	R4, [PC, #224]
0x0B6C	0x6824    LDR	R4, [R4, #0]
0x0B6E	0x47A0    BLX	R4
;__Lib_I2C_12.c, 490 :: 		
0x0B70	0xE066    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 491 :: 		
L_I2Cx_Read101:
;__Lib_I2C_12.c, 492 :: 		
; I2C_BASE start address is: 24 (R6)
; timeout start address is: 28 (R7)
; buf start address is: 4 (R1)
; i start address is: 12 (R3)
; END_mode start address is: 8 (R2)
0x0B72	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0B74	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 493 :: 		
0x0B76	0xE7FF    B	L_I2Cx_Read100
L__I2Cx_Read141:
;__Lib_I2C_12.c, 487 :: 		
;__Lib_I2C_12.c, 493 :: 		
L_I2Cx_Read100:
;__Lib_I2C_12.c, 494 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0B78	0xE7EC    B	L_I2Cx_Read98
L_I2Cx_Read99:
;__Lib_I2C_12.c, 495 :: 		
0x0B7A	0x2500    MOVS	R5, #0
0x0B7C	0x6834    LDR	R4, [R6, #0]
0x0B7E	0xF365248A  BFI	R4, R5, #10, #1
0x0B82	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 496 :: 		
0x0B84	0x18CD    ADDS	R5, R1, R3
0x0B86	0xF2060410  ADDW	R4, R6, #16
0x0B8A	0x6824    LDR	R4, [R4, #0]
0x0B8C	0x702C    STRB	R4, [R5, #0]
0x0B8E	0x1C58    ADDS	R0, R3, #1
; i end address is: 12 (R3)
; i start address is: 0 (R0)
;__Lib_I2C_12.c, 498 :: 		
0x0B90	0x4C2D    LDR	R4, [PC, #180]
; timeout start address is: 12 (R3)
0x0B92	0x6823    LDR	R3, [R4, #0]
; END_mode end address is: 8 (R2)
; timeout end address is: 12 (R3)
; i end address is: 0 (R0)
; buf end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
0x0B94	0x4617    MOV	R7, R2
0x0B96	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 499 :: 		
L_I2Cx_Read102:
; timeout start address is: 12 (R3)
; i start address is: 8 (R2)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 4 (R1)
; END_mode start address is: 28 (R7)
0x0B98	0xF2060414  ADDW	R4, R6, #20
0x0B9C	0x6825    LDR	R5, [R4, #0]
0x0B9E	0xF3C50480  UBFX	R4, R5, #2, #1
0x0BA2	0xB964    CBNZ	R4, L_I2Cx_Read103
;__Lib_I2C_12.c, 500 :: 		
0x0BA4	0x4C28    LDR	R4, [PC, #160]
0x0BA6	0x6824    LDR	R4, [R4, #0]
0x0BA8	0xB144    CBZ	R4, L__I2Cx_Read142
;__Lib_I2C_12.c, 501 :: 		
0x0BAA	0xB923    CBNZ	R3, L_I2Cx_Read105
; END_mode end address is: 28 (R7)
; timeout end address is: 12 (R3)
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 502 :: 		
0x0BAC	0x2003    MOVS	R0, #3
0x0BAE	0x4C27    LDR	R4, [PC, #156]
0x0BB0	0x6824    LDR	R4, [R4, #0]
0x0BB2	0x47A0    BLX	R4
;__Lib_I2C_12.c, 503 :: 		
0x0BB4	0xE044    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 504 :: 		
L_I2Cx_Read105:
;__Lib_I2C_12.c, 505 :: 		
; I2C_BASE start address is: 24 (R6)
; i start address is: 8 (R2)
; buf start address is: 4 (R1)
; timeout start address is: 12 (R3)
; END_mode start address is: 28 (R7)
0x0BB6	0x1E58    SUBS	R0, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0BB8	0x4603    MOV	R3, R0
;__Lib_I2C_12.c, 506 :: 		
0x0BBA	0xE7FF    B	L_I2Cx_Read104
L__I2Cx_Read142:
;__Lib_I2C_12.c, 500 :: 		
;__Lib_I2C_12.c, 506 :: 		
L_I2Cx_Read104:
;__Lib_I2C_12.c, 507 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x0BBC	0xE7EC    B	L_I2Cx_Read102
L_I2Cx_Read103:
;__Lib_I2C_12.c, 508 :: 		
0x0BBE	0x2F01    CMP	R7, #1
0x0BC0	0xD107    BNE	L_I2Cx_Read106
; END_mode end address is: 28 (R7)
;__Lib_I2C_12.c, 509 :: 		
0x0BC2	0x2501    MOVS	R5, #1
0x0BC4	0x6834    LDR	R4, [R6, #0]
0x0BC6	0xF3652449  BFI	R4, R5, #9, #1
0x0BCA	0x6034    STR	R4, [R6, #0]
0x0BCC	0x4610    MOV	R0, R2
0x0BCE	0x4632    MOV	R2, R6
0x0BD0	0xE021    B	L_I2Cx_Read107
L_I2Cx_Read106:
;__Lib_I2C_12.c, 511 :: 		
0x0BD2	0x2501    MOVS	R5, #1
0x0BD4	0x6834    LDR	R4, [R6, #0]
0x0BD6	0xF3652408  BFI	R4, R5, #8, #1
0x0BDA	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 513 :: 		
0x0BDC	0x4C1A    LDR	R4, [PC, #104]
; timeout start address is: 32 (R8)
0x0BDE	0xF8D48000  LDR	R8, [R4, #0]
; timeout end address is: 32 (R8)
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
0x0BE2	0x4617    MOV	R7, R2
0x0BE4	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 514 :: 		
L_I2Cx_Read108:
; timeout start address is: 32 (R8)
; buf start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
; i start address is: 28 (R7)
0x0BE6	0x491A    LDR	R1, [PC, #104]
0x0BE8	0x4630    MOV	R0, R6
0x0BEA	0xF7FFFC43  BL	_ChekXForEvent+0
0x0BEE	0xB978    CBNZ	R0, L_I2Cx_Read109
;__Lib_I2C_12.c, 515 :: 		
0x0BF0	0x4C15    LDR	R4, [PC, #84]
0x0BF2	0x6824    LDR	R4, [R4, #0]
0x0BF4	0xB15C    CBZ	R4, L__I2Cx_Read143
;__Lib_I2C_12.c, 516 :: 		
0x0BF6	0xF1B80F00  CMP	R8, #0
0x0BFA	0xD104    BNE	L_I2Cx_Read111
; buf end address is: 20 (R5)
; i end address is: 28 (R7)
; timeout end address is: 32 (R8)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 517 :: 		
0x0BFC	0x2003    MOVS	R0, #3
0x0BFE	0x4C13    LDR	R4, [PC, #76]
0x0C00	0x6824    LDR	R4, [R4, #0]
0x0C02	0x47A0    BLX	R4
;__Lib_I2C_12.c, 518 :: 		
0x0C04	0xE01C    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 519 :: 		
L_I2Cx_Read111:
;__Lib_I2C_12.c, 520 :: 		
; I2C_BASE start address is: 24 (R6)
; timeout start address is: 32 (R8)
; i start address is: 28 (R7)
; buf start address is: 20 (R5)
0x0C06	0xF1A80001  SUB	R0, R8, #1
; timeout end address is: 32 (R8)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0C0A	0x4680    MOV	R8, R0
;__Lib_I2C_12.c, 521 :: 		
0x0C0C	0xE7FF    B	L_I2Cx_Read110
L__I2Cx_Read143:
;__Lib_I2C_12.c, 515 :: 		
;__Lib_I2C_12.c, 521 :: 		
L_I2Cx_Read110:
;__Lib_I2C_12.c, 522 :: 		
; timeout start address is: 32 (R8)
; timeout end address is: 32 (R8)
0x0C0E	0xE7EA    B	L_I2Cx_Read108
L_I2Cx_Read109:
;__Lib_I2C_12.c, 523 :: 		
0x0C10	0x4629    MOV	R1, R5
; i end address is: 28 (R7)
; I2C_BASE end address is: 24 (R6)
0x0C12	0x4632    MOV	R2, R6
0x0C14	0x4638    MOV	R0, R7
L_I2Cx_Read107:
; buf end address is: 20 (R5)
;__Lib_I2C_12.c, 524 :: 		
; i start address is: 0 (R0)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 4 (R1)
0x0C16	0x180D    ADDS	R5, R1, R0
0x0C18	0xF2020410  ADDW	R4, R2, #16
0x0C1C	0x6824    LDR	R4, [R4, #0]
0x0C1E	0x702C    STRB	R4, [R5, #0]
0x0C20	0x1C44    ADDS	R4, R0, #1
; i end address is: 0 (R0)
;__Lib_I2C_12.c, 525 :: 		
0x0C22	0x190D    ADDS	R5, R1, R4
; buf end address is: 4 (R1)
0x0C24	0xF2020410  ADDW	R4, R2, #16
; I2C_BASE end address is: 8 (R2)
0x0C28	0x6824    LDR	R4, [R4, #0]
0x0C2A	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 526 :: 		
0x0C2C	0xE008    B	L_I2Cx_Read44
;__Lib_I2C_12.c, 528 :: 		
L_I2Cx_Read43:
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; count start address is: 32 (R8)
; slave_address start address is: 28 (R7)
0x0C2E	0xF1B80F01  CMP	R8, #1
0x0C32	0xF43FAE07  BEQ	L_I2Cx_Read45
0x0C36	0xF1B80F02  CMP	R8, #2
0x0C3A	0xF43FAE89  BEQ	L_I2Cx_Read66
; i end address is: 24 (R6)
0x0C3E	0xE719    B	L_I2Cx_Read87
; slave_address end address is: 28 (R7)
; count end address is: 32 (R8)
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
L_I2Cx_Read44:
;__Lib_I2C_12.c, 529 :: 		
L_end_I2Cx_Read:
0x0C40	0xF8DDE000  LDR	LR, [SP, #0]
0x0C44	0xB002    ADD	SP, SP, #8
0x0C46	0x4770    BX	LR
0x0C48	0x00482000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x0C4C	0x08802000  	_I2Cx_Timeout_Ptr+0
0x0C50	0x00010003  	#196609
; end of _I2Cx_Read
___CC2DW:
;__Lib_System_101_102_103.c, 28 :: 		
0x0630	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 30 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 31 :: 		
0x0632	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x0636	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 33 :: 		
0x063A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 34 :: 		
0x063E	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 36 :: 		
L_end___CC2DW:
0x0640	0xB001    ADD	SP, SP, #4
0x0642	0x4770    BX	LR
; end of ___CC2DW
_MPU6050_Gyro_Raw:
;MPU6050.c, 219 :: 		int MPU6050_Gyro_Raw(char axis)
0x37C0	0xB085    SUB	SP, SP, #20
0x37C2	0xF8CDE000  STR	LR, [SP, #0]
0x37C6	0xF88D0010  STRB	R0, [SP, #16]
;MPU6050.c, 226 :: 		GYRO_XOUT_H = MPU6050_Read(MPU6050_ADDRESS, MPU6050_RA_GYRO_XOUT_H);
0x37CA	0x2143    MOVS	R1, #67
0x37CC	0xB209    SXTH	R1, R1
0x37CE	0x2068    MOVS	R0, #104
0x37D0	0xF7FFFB74  BL	_MPU6050_Read+0
0x37D4	0xF8AD0004  STRH	R0, [SP, #4]
;MPU6050.c, 227 :: 		GYRO_XOUT_L = MPU6050_Read(MPU6050_ADDRESS, MPU6050_RA_GYRO_XOUT_L);
0x37D8	0x2144    MOVS	R1, #68
0x37DA	0xB209    SXTH	R1, R1
0x37DC	0x2068    MOVS	R0, #104
0x37DE	0xF7FFFB6D  BL	_MPU6050_Read+0
0x37E2	0xF8AD0006  STRH	R0, [SP, #6]
;MPU6050.c, 229 :: 		GYRO_YOUT_H = MPU6050_Read(MPU6050_ADDRESS, MPU6050_RA_GYRO_YOUT_H);
0x37E6	0x2145    MOVS	R1, #69
0x37E8	0xB209    SXTH	R1, R1
0x37EA	0x2068    MOVS	R0, #104
0x37EC	0xF7FFFB66  BL	_MPU6050_Read+0
0x37F0	0xF8AD0008  STRH	R0, [SP, #8]
;MPU6050.c, 230 :: 		GYRO_YOUT_L = MPU6050_Read(MPU6050_ADDRESS, MPU6050_RA_GYRO_YOUT_L);
0x37F4	0x2146    MOVS	R1, #70
0x37F6	0xB209    SXTH	R1, R1
0x37F8	0x2068    MOVS	R0, #104
0x37FA	0xF7FFFB5F  BL	_MPU6050_Read+0
0x37FE	0xF8AD000A  STRH	R0, [SP, #10]
;MPU6050.c, 232 :: 		GYRO_ZOUT_H = MPU6050_Read(MPU6050_ADDRESS, MPU6050_RA_GYRO_ZOUT_H);
0x3802	0x2147    MOVS	R1, #71
0x3804	0xB209    SXTH	R1, R1
0x3806	0x2068    MOVS	R0, #104
0x3808	0xF7FFFB58  BL	_MPU6050_Read+0
0x380C	0xF8AD000C  STRH	R0, [SP, #12]
;MPU6050.c, 233 :: 		GYRO_ZOUT_L = MPU6050_Read(MPU6050_ADDRESS, MPU6050_RA_GYRO_ZOUT_L);
0x3810	0x2148    MOVS	R1, #72
0x3812	0xB209    SXTH	R1, R1
0x3814	0x2068    MOVS	R0, #104
0x3816	0xF7FFFB51  BL	_MPU6050_Read+0
;MPU6050.c, 236 :: 		GYRO_XOUT = ( GYRO_XOUT_H << 8 | GYRO_XOUT_L );
0x381A	0xF9BD1004  LDRSH	R1, [SP, #4]
0x381E	0x020A    LSLS	R2, R1, #8
0x3820	0xB212    SXTH	R2, R2
0x3822	0xF9BD1006  LDRSH	R1, [SP, #6]
0x3826	0x430A    ORRS	R2, R1
0x3828	0x4919    LDR	R1, [PC, #100]
0x382A	0x800A    STRH	R2, [R1, #0]
;MPU6050.c, 237 :: 		GYRO_YOUT = ( GYRO_YOUT_H << 8 | GYRO_YOUT_L );
0x382C	0xF9BD1008  LDRSH	R1, [SP, #8]
0x3830	0x020A    LSLS	R2, R1, #8
0x3832	0xB212    SXTH	R2, R2
0x3834	0xF9BD100A  LDRSH	R1, [SP, #10]
0x3838	0x430A    ORRS	R2, R1
0x383A	0x4916    LDR	R1, [PC, #88]
0x383C	0x800A    STRH	R2, [R1, #0]
;MPU6050.c, 238 :: 		GYRO_ZOUT = ( GYRO_ZOUT_H << 8 | GYRO_ZOUT_L );
0x383E	0xF9BD100C  LDRSH	R1, [SP, #12]
0x3842	0x0209    LSLS	R1, R1, #8
0x3844	0xB209    SXTH	R1, R1
0x3846	0xEA410200  ORR	R2, R1, R0, LSL #0
0x384A	0x4913    LDR	R1, [PC, #76]
0x384C	0x800A    STRH	R2, [R1, #0]
;MPU6050.c, 241 :: 		switch (axis)
0x384E	0xE00E    B	L_MPU6050_Gyro_Raw14
;MPU6050.c, 243 :: 		case 'X':
L_MPU6050_Gyro_Raw16:
;MPU6050.c, 244 :: 		return GYRO_XOUT;    // Gyro X Axis
0x3850	0x490F    LDR	R1, [PC, #60]
0x3852	0xF9B10000  LDRSH	R0, [R1, #0]
0x3856	0xE017    B	L_end_MPU6050_Gyro_Raw
;MPU6050.c, 246 :: 		case 'Y':
L_MPU6050_Gyro_Raw17:
;MPU6050.c, 247 :: 		return GYRO_YOUT;    //  Gyro Y Axis
0x3858	0x490E    LDR	R1, [PC, #56]
0x385A	0xF9B10000  LDRSH	R0, [R1, #0]
0x385E	0xE013    B	L_end_MPU6050_Gyro_Raw
;MPU6050.c, 249 :: 		case 'Z':
L_MPU6050_Gyro_Raw18:
;MPU6050.c, 250 :: 		return GYRO_ZOUT;    //  Gyro Z Axis
0x3860	0x490D    LDR	R1, [PC, #52]
0x3862	0xF9B10000  LDRSH	R0, [R1, #0]
0x3866	0xE00F    B	L_end_MPU6050_Gyro_Raw
;MPU6050.c, 252 :: 		default:
L_MPU6050_Gyro_Raw19:
;MPU6050.c, 253 :: 		return 0;
0x3868	0x2000    MOVS	R0, #0
0x386A	0xB200    SXTH	R0, R0
0x386C	0xE00C    B	L_end_MPU6050_Gyro_Raw
;MPU6050.c, 254 :: 		}
L_MPU6050_Gyro_Raw14:
0x386E	0xF89D1010  LDRB	R1, [SP, #16]
0x3872	0x2958    CMP	R1, #88
0x3874	0xD0EC    BEQ	L_MPU6050_Gyro_Raw16
0x3876	0xF89D1010  LDRB	R1, [SP, #16]
0x387A	0x2959    CMP	R1, #89
0x387C	0xD0EC    BEQ	L_MPU6050_Gyro_Raw17
0x387E	0xF89D1010  LDRB	R1, [SP, #16]
0x3882	0x295A    CMP	R1, #90
0x3884	0xD0EC    BEQ	L_MPU6050_Gyro_Raw18
0x3886	0xE7EF    B	L_MPU6050_Gyro_Raw19
;MPU6050.c, 255 :: 		}
L_end_MPU6050_Gyro_Raw:
0x3888	0xF8DDE000  LDR	LR, [SP, #0]
0x388C	0xB005    ADD	SP, SP, #20
0x388E	0x4770    BX	LR
0x3890	0x003E2000  	_GYRO_XOUT+0
0x3894	0x08242000  	_GYRO_YOUT+0
0x3898	0x08262000  	_GYRO_ZOUT+0
; end of _MPU6050_Gyro_Raw
_MPU6050_Read:
;MPU6050.c, 92 :: 		int MPU6050_Read(unsigned short addr, int raddr)
; raddr start address is: 4 (R1)
0x2EBC	0xB082    SUB	SP, SP, #8
0x2EBE	0xF8CDE000  STR	LR, [SP, #0]
0x2EC2	0xF88D0004  STRB	R0, [SP, #4]
; raddr end address is: 4 (R1)
; raddr start address is: 4 (R1)
;MPU6050.c, 94 :: 		buf[0] = raddr;
0x2EC6	0x4A0D    LDR	R2, [PC, #52]
0x2EC8	0x7011    STRB	R1, [R2, #0]
; raddr end address is: 4 (R1)
;MPU6050.c, 95 :: 		I2C1_Start();
0x2ECA	0xF7FDFED5  BL	_I2C1_Start+0
;MPU6050.c, 96 :: 		I2C1_Write(addr,  buf, 1, END_MODE_RESTART);
0x2ECE	0xF2400300  MOVW	R3, #0
0x2ED2	0x2201    MOVS	R2, #1
0x2ED4	0x4909    LDR	R1, [PC, #36]
0x2ED6	0xF89D0004  LDRB	R0, [SP, #4]
0x2EDA	0xF7FDFEBB  BL	_I2C1_Write+0
;MPU6050.c, 97 :: 		I2C1_Read (addr,  buf, 1, END_MODE_STOP);
0x2EDE	0xF2400301  MOVW	R3, #1
0x2EE2	0x2201    MOVS	R2, #1
0x2EE4	0x4905    LDR	R1, [PC, #20]
0x2EE6	0xF89D0004  LDRB	R0, [SP, #4]
0x2EEA	0xF7FFFFD5  BL	_I2C1_Read+0
;MPU6050.c, 99 :: 		return buf[0];
0x2EEE	0x4A03    LDR	R2, [PC, #12]
0x2EF0	0x7810    LDRB	R0, [R2, #0]
;MPU6050.c, 100 :: 		}
L_end_MPU6050_Read:
0x2EF2	0xF8DDE000  LDR	LR, [SP, #0]
0x2EF6	0xB002    ADD	SP, SP, #8
0x2EF8	0x4770    BX	LR
0x2EFA	0xBF00    NOP
0x2EFC	0x08282000  	_buf+0
; end of _MPU6050_Read
_MPU6050_Read_Accel:
;MPU6050.c, 173 :: 		double MPU6050_Read_Accel(char axis)
0x2F00	0xB085    SUB	SP, SP, #20
0x2F02	0xF8CDE000  STR	LR, [SP, #0]
0x2F06	0xF88D0010  STRB	R0, [SP, #16]
;MPU6050.c, 184 :: 		ACCEL_XOUT_H = MPU6050_Read(MPU6050_ADDRESS, MPU6050_RA_ACCEL_XOUT_H);
0x2F0A	0x213B    MOVS	R1, #59
0x2F0C	0xB209    SXTH	R1, R1
0x2F0E	0x2068    MOVS	R0, #104
0x2F10	0xF7FFFFD4  BL	_MPU6050_Read+0
0x2F14	0xF8AD0004  STRH	R0, [SP, #4]
;MPU6050.c, 185 :: 		ACCEL_XOUT_L = MPU6050_Read(MPU6050_ADDRESS, MPU6050_RA_ACCEL_XOUT_L);
0x2F18	0x213C    MOVS	R1, #60
0x2F1A	0xB209    SXTH	R1, R1
0x2F1C	0x2068    MOVS	R0, #104
0x2F1E	0xF7FFFFCD  BL	_MPU6050_Read+0
0x2F22	0xF8AD0006  STRH	R0, [SP, #6]
;MPU6050.c, 186 :: 		ACCEL_YOUT_H = MPU6050_Read(MPU6050_ADDRESS, MPU6050_RA_ACCEL_YOUT_H);
0x2F26	0x213D    MOVS	R1, #61
0x2F28	0xB209    SXTH	R1, R1
0x2F2A	0x2068    MOVS	R0, #104
0x2F2C	0xF7FFFFC6  BL	_MPU6050_Read+0
0x2F30	0xF8AD0008  STRH	R0, [SP, #8]
;MPU6050.c, 187 :: 		ACCEL_YOUT_L = MPU6050_Read(MPU6050_ADDRESS, MPU6050_RA_ACCEL_YOUT_L);
0x2F34	0x213E    MOVS	R1, #62
0x2F36	0xB209    SXTH	R1, R1
0x2F38	0x2068    MOVS	R0, #104
0x2F3A	0xF7FFFFBF  BL	_MPU6050_Read+0
0x2F3E	0xF8AD000A  STRH	R0, [SP, #10]
;MPU6050.c, 188 :: 		ACCEL_ZOUT_H = MPU6050_Read(MPU6050_ADDRESS, MPU6050_RA_ACCEL_ZOUT_H);
0x2F42	0x213F    MOVS	R1, #63
0x2F44	0xB209    SXTH	R1, R1
0x2F46	0x2068    MOVS	R0, #104
0x2F48	0xF7FFFFB8  BL	_MPU6050_Read+0
0x2F4C	0xF8AD000C  STRH	R0, [SP, #12]
;MPU6050.c, 189 :: 		ACCEL_ZOUT_L = MPU6050_Read(MPU6050_ADDRESS, MPU6050_RA_ACCEL_ZOUT_L);
0x2F50	0x2140    MOVS	R1, #64
0x2F52	0xB209    SXTH	R1, R1
0x2F54	0x2068    MOVS	R0, #104
0x2F56	0xF7FFFFB1  BL	_MPU6050_Read+0
;MPU6050.c, 192 :: 		ACCEL_XOUT = ( ACCEL_XOUT_H<<8 | ACCEL_XOUT_L );
0x2F5A	0xF9BD1004  LDRSH	R1, [SP, #4]
0x2F5E	0x020A    LSLS	R2, R1, #8
0x2F60	0xB212    SXTH	R2, R2
0x2F62	0xF9BD1006  LDRSH	R1, [SP, #6]
0x2F66	0x430A    ORRS	R2, R1
0x2F68	0x4924    LDR	R1, [PC, #144]
0x2F6A	0x800A    STRH	R2, [R1, #0]
;MPU6050.c, 193 :: 		ACCEL_YOUT = ( ACCEL_YOUT_H<<8 | ACCEL_YOUT_L );
0x2F6C	0xF9BD1008  LDRSH	R1, [SP, #8]
0x2F70	0x020A    LSLS	R2, R1, #8
0x2F72	0xB212    SXTH	R2, R2
0x2F74	0xF9BD100A  LDRSH	R1, [SP, #10]
0x2F78	0x430A    ORRS	R2, R1
0x2F7A	0x4921    LDR	R1, [PC, #132]
0x2F7C	0x800A    STRH	R2, [R1, #0]
;MPU6050.c, 194 :: 		ACCEL_ZOUT = ( ACCEL_ZOUT_H<<8 | ACCEL_ZOUT_L );
0x2F7E	0xF9BD100C  LDRSH	R1, [SP, #12]
0x2F82	0x0209    LSLS	R1, R1, #8
0x2F84	0xB209    SXTH	R1, R1
0x2F86	0xEA410200  ORR	R2, R1, R0, LSL #0
0x2F8A	0x491E    LDR	R1, [PC, #120]
0x2F8C	0x800A    STRH	R2, [R1, #0]
;MPU6050.c, 197 :: 		GFORCEX = (ACCEL_XOUT  / G_CALC_VAL);
0x2F8E	0x491B    LDR	R1, [PC, #108]
0x2F90	0xF9B10000  LDRSH	R0, [R1, #0]
0x2F94	0xF7FEF914  BL	__SignedIntegralToFloat+0
0x2F98	0xF04F428C  MOV	R2, #1174405120
0x2F9C	0xF7FEF930  BL	__Div_FP+0
; GFORCEX start address is: 32 (R8)
0x2FA0	0x4680    MOV	R8, R0
;MPU6050.c, 198 :: 		GFORCEY = (ACCEL_YOUT  / G_CALC_VAL);
0x2FA2	0x4917    LDR	R1, [PC, #92]
0x2FA4	0xF9B10000  LDRSH	R0, [R1, #0]
0x2FA8	0xF7FEF90A  BL	__SignedIntegralToFloat+0
0x2FAC	0xF04F428C  MOV	R2, #1174405120
0x2FB0	0xF7FEF926  BL	__Div_FP+0
; GFORCEY start address is: 36 (R9)
0x2FB4	0x4681    MOV	R9, R0
;MPU6050.c, 199 :: 		GFORCEZ = (ACCEL_ZOUT  / G_CALC_VAL);
0x2FB6	0x4913    LDR	R1, [PC, #76]
0x2FB8	0xF9B10000  LDRSH	R0, [R1, #0]
0x2FBC	0xF7FEF900  BL	__SignedIntegralToFloat+0
0x2FC0	0xF04F428C  MOV	R2, #1174405120
0x2FC4	0xF7FEF91C  BL	__Div_FP+0
; GFORCEZ start address is: 0 (R0)
;MPU6050.c, 202 :: 		switch (axis)
0x2FC8	0xE007    B	L_MPU6050_Read_Accel8
; GFORCEY end address is: 36 (R9)
; GFORCEZ end address is: 0 (R0)
;MPU6050.c, 204 :: 		case 'X':
L_MPU6050_Read_Accel10:
;MPU6050.c, 205 :: 		return GFORCEX;    //  Gforce X Axis
0x2FCA	0x4640    MOV	R0, R8
; GFORCEX end address is: 32 (R8)
0x2FCC	0xE012    B	L_end_MPU6050_Read_Accel
;MPU6050.c, 207 :: 		case 'Y':
L_MPU6050_Read_Accel11:
;MPU6050.c, 208 :: 		return GFORCEY;    // Gforce Y Axis
; GFORCEY start address is: 36 (R9)
0x2FCE	0x4648    MOV	R0, R9
; GFORCEY end address is: 36 (R9)
0x2FD0	0xE010    B	L_end_MPU6050_Read_Accel
;MPU6050.c, 210 :: 		case 'Z':
L_MPU6050_Read_Accel12:
;MPU6050.c, 211 :: 		return GFORCEZ;    //  Gforce Z Axis
; GFORCEZ start address is: 0 (R0)
; GFORCEZ end address is: 0 (R0)
0x2FD2	0xE00F    B	L_end_MPU6050_Read_Accel
;MPU6050.c, 213 :: 		default:
L_MPU6050_Read_Accel13:
;MPU6050.c, 214 :: 		return 0;
0x2FD4	0xF04F0000  MOV	R0, #0
0x2FD8	0xE00C    B	L_end_MPU6050_Read_Accel
;MPU6050.c, 215 :: 		}
L_MPU6050_Read_Accel8:
; GFORCEZ start address is: 0 (R0)
; GFORCEY start address is: 36 (R9)
; GFORCEX start address is: 32 (R8)
0x2FDA	0xF89D1010  LDRB	R1, [SP, #16]
0x2FDE	0x2958    CMP	R1, #88
0x2FE0	0xD0F3    BEQ	L_MPU6050_Read_Accel10
; GFORCEX end address is: 32 (R8)
0x2FE2	0xF89D1010  LDRB	R1, [SP, #16]
0x2FE6	0x2959    CMP	R1, #89
0x2FE8	0xD0F1    BEQ	L_MPU6050_Read_Accel11
; GFORCEY end address is: 36 (R9)
0x2FEA	0xF89D1010  LDRB	R1, [SP, #16]
0x2FEE	0x295A    CMP	R1, #90
0x2FF0	0xD0EF    BEQ	L_MPU6050_Read_Accel12
; GFORCEZ end address is: 0 (R0)
0x2FF2	0xE7EF    B	L_MPU6050_Read_Accel13
;MPU6050.c, 216 :: 		}
L_end_MPU6050_Read_Accel:
0x2FF4	0xF8DDE000  LDR	LR, [SP, #0]
0x2FF8	0xB005    ADD	SP, SP, #20
0x2FFA	0x4770    BX	LR
0x2FFC	0x08422000  	_ACCEL_XOUT+0
0x3000	0x08442000  	_ACCEL_YOUT+0
0x3004	0x08462000  	_ACCEL_ZOUT+0
; end of _MPU6050_Read_Accel
__SignedIntegralToFloat:
;__Lib_MathDouble.c, 186 :: 		
0x11C0	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 188 :: 		
0x11C2	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 189 :: 		
0x11C4	0xBF08    IT	EQ
;__Lib_MathDouble.c, 191 :: 		
0x11C6	0xE019    BEQ	__me_lab_end
;__Lib_MathDouble.c, 193 :: 		
0x11C8	0xB506    PUSH	(R1, R2, R14)
;__Lib_MathDouble.c, 195 :: 		
0x11CA	0xBF54    ITE	PL
;__Lib_MathDouble.c, 196 :: 		
0x11CC	0x4601    MOVPL	R1, R0
;__Lib_MathDouble.c, 197 :: 		
0x11CE	0xF1D00100  RSBSMI	R1, R0, #0
;__Lib_MathDouble.c, 199 :: 		
0x11D2	0xF04F029E  MOV	R2, #158
;__Lib_MathDouble.c, 201 :: 		
0x11D6	0xD402    BMI	__me_lab1
;__Lib_MathDouble.c, 202 :: 		
__me_loop:
0x11D8	0x1E52    SUBS	R2, R2, #1
;__Lib_MathDouble.c, 203 :: 		
0x11DA	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 204 :: 		
0x11DC	0xD5FC    BPL	__me_loop
;__Lib_MathDouble.c, 206 :: 		
__me_lab1:
0x11DE	0x3180    ADDS	R1, #128
;__Lib_MathDouble.c, 207 :: 		
0x11E0	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 208 :: 		
0x11E2	0x1C52    ADDCS	R2, R2, #1
;__Lib_MathDouble.c, 209 :: 		
0x11E4	0x0049    LSLCC	R1, R1, #1
;__Lib_MathDouble.c, 211 :: 		
0x11E6	0xEA4F2151  LSR	R1, R1, #9
;__Lib_MathDouble.c, 212 :: 		
0x11EA	0xEA4151C2  ORR	R1, R1, R2, LSL #23
;__Lib_MathDouble.c, 213 :: 		
0x11EE	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 214 :: 		
0x11F0	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 215 :: 		
0x11F2	0xF0414000  ORRMI	R0, R1, #-2147483648
;__Lib_MathDouble.c, 216 :: 		
0x11F6	0x4608    MOVPL	R0, R1
;__Lib_MathDouble.c, 218 :: 		
0x11F8	0xE8BD4006  POP	(R1, R2, R14)
;__Lib_MathDouble.c, 219 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 221 :: 		
L_end__SignedIntegralToFloat:
0x11FC	0xB001    ADD	SP, SP, #4
0x11FE	0x4770    BX	LR
; end of __SignedIntegralToFloat
__Div_FP:
;__Lib_MathDouble.c, 743 :: 		
0x1200	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 745 :: 		
0x1202	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 746 :: 		
0x1204	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 747 :: 		
0x1208	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 748 :: 		
0x120A	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 749 :: 		
0x120E	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 751 :: 		
0x1212	0x0201    LSLS	R1, R0, #8
;__Lib_MathDouble.c, 752 :: 		
0x1214	0x0043    LSLS	R3, R0, #1
;__Lib_MathDouble.c, 753 :: 		
0x1216	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 754 :: 		
0x1218	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 755 :: 		
0x121A	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 757 :: 		
0x121E	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 759 :: 		
0x1222	0xE03B    BEQ	__me_lab_end
;__Lib_MathDouble.c, 761 :: 		
0x1224	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 762 :: 		
0x1226	0xD035    BEQ	__me_ovfl
;__Lib_MathDouble.c, 764 :: 		
0x1228	0xEA5F2402  LSLS	R4, R2, #8
;__Lib_MathDouble.c, 765 :: 		
0x122C	0xEA5F0542  LSLS	R5, R2, #1
;__Lib_MathDouble.c, 766 :: 		
0x1230	0xEA5F6515  LSRS	R5, R5, #24
;__Lib_MathDouble.c, 767 :: 		
0x1234	0xBF11    ITEEE	NE
;__Lib_MathDouble.c, 769 :: 		
0x1236	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 770 :: 		
0x123A	0xF04F40FF  MOVEQ	R0, #2139095040
;__Lib_MathDouble.c, 771 :: 		
0x123E	0x4330    ORREQ	R0, R6
;__Lib_MathDouble.c, 773 :: 		
0x1240	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 775 :: 		
0x1242	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 776 :: 		
0x1244	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 778 :: 		
0x1246	0x1B5B    SUBS	R3, R3, R5
;__Lib_MathDouble.c, 781 :: 		
0x1248	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 782 :: 		
0x124A	0x2720    MOVS	R7, #32
;__Lib_MathDouble.c, 783 :: 		
0x124C	0x0864    LSRS	R4, R4, #1
;__Lib_MathDouble.c, 784 :: 		
0x124E	0x0849    LSRS	R1, R1, #1
;__Lib_MathDouble.c, 786 :: 		
__me_fdiv_:
;__Lib_MathDouble.c, 788 :: 		
0x1250	0x42A1    CMP	R1, R4
;__Lib_MathDouble.c, 790 :: 		
0x1252	0xEB400000  ADC	R0, R0, R0, LSL #0
;__Lib_MathDouble.c, 791 :: 		
0x1256	0xBF28    IT	CS
;__Lib_MathDouble.c, 792 :: 		
0x1258	0x1B09    SUBCS	R1, R1, R4
;__Lib_MathDouble.c, 793 :: 		
0x125A	0x1E7F    SUBS	R7, R7, #1
;__Lib_MathDouble.c, 794 :: 		
0x125C	0xD004    BEQ	__me_flb1_
;__Lib_MathDouble.c, 795 :: 		
0x125E	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 796 :: 		
0x1260	0xBF18    IT	NE
;__Lib_MathDouble.c, 797 :: 		
0x1262	0x0049    LSLNE	R1, R1, #1
;__Lib_MathDouble.c, 798 :: 		
0x1264	0xD1F4    BNE	__me_fdiv_
;__Lib_MathDouble.c, 800 :: 		
0x1266	0x40B8    LSLS	R0, R7
;__Lib_MathDouble.c, 802 :: 		
__me_flb1_:
0x1268	0xF0104F00  TST	R0, #-2147483648
;__Lib_MathDouble.c, 803 :: 		
0x126C	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 804 :: 		
0x126E	0x0040    LSLEQ	R0, R0, #1
;__Lib_MathDouble.c, 805 :: 		
0x1270	0xF1B30301  SUBSEQ	R3, R3, #1
;__Lib_MathDouble.c, 807 :: 		
0x1274	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 808 :: 		
0x1276	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 809 :: 		
0x1278	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 810 :: 		
0x127A	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 812 :: 		
__me_flb2_:
0x127C	0x337F    ADDS	R3, #127
;__Lib_MathDouble.c, 813 :: 		
0x127E	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 814 :: 		
0x1280	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 816 :: 		
0x1284	0xE00A    BLE	__me_lab_end
;__Lib_MathDouble.c, 818 :: 		
0x1286	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 819 :: 		
0x1288	0xD204    BCS	__me_ovfl
;__Lib_MathDouble.c, 821 :: 		
0x128A	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 822 :: 		
0x128C	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 823 :: 		
0x1290	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 826 :: 		
0x1292	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 828 :: 		
__me_ovfl:
0x1294	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 829 :: 		
0x1296	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 830 :: 		
0x1298	0xEA560007  ORRS	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 831 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 832 :: 		
0x129C	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 834 :: 		
L_end__Div_FP:
0x12A0	0xB001    ADD	SP, SP, #4
0x12A2	0x4770    BX	LR
; end of __Div_FP
_MadgwickAHRSupdateIMU:
;MadgwickAHRS.c, 143 :: 		void MadgwickAHRSupdateIMU(float gx, float gy, float gz, float ax, float ay, float az) {
; gx start address is: 0 (R0)
0x318C	0xB09C    SUB	SP, SP, #112
0x318E	0xF8CDE000  STR	LR, [SP, #0]
0x3192	0x4681    MOV	R9, R0
0x3194	0x9115    STR	R1, [SP, #84]
0x3196	0x9216    STR	R2, [SP, #88]
0x3198	0x9317    STR	R3, [SP, #92]
; gx end address is: 0 (R0)
; gx start address is: 36 (R9)
0x319A	0x9C1C    LDR	R4, [SP, #112]
0x319C	0x941C    STR	R4, [SP, #112]
0x319E	0x9C1D    LDR	R4, [SP, #116]
0x31A0	0x941D    STR	R4, [SP, #116]
;MadgwickAHRS.c, 150 :: 		qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
0x31A2	0x4CD2    LDR	R4, [PC, #840]
0x31A4	0x6824    LDR	R4, [R4, #0]
0x31A6	0xF0844000  EOR	R0, R4, #-2147483648
0x31AA	0x464A    MOV	R2, R9
0x31AC	0xF7FDFFC2  BL	__Mul_FP+0
0x31B0	0x901B    STR	R0, [SP, #108]
0x31B2	0x9A15    LDR	R2, [SP, #84]
0x31B4	0x4CCE    LDR	R4, [PC, #824]
0x31B6	0x6820    LDR	R0, [R4, #0]
0x31B8	0xF7FDFFBC  BL	__Mul_FP+0
0x31BC	0x9018    STR	R0, [SP, #96]
0x31BE	0x9A18    LDR	R2, [SP, #96]
0x31C0	0x981B    LDR	R0, [SP, #108]
0x31C2	0xF7FFFB41  BL	__Sub_FP+0
0x31C6	0x901B    STR	R0, [SP, #108]
0x31C8	0x9A16    LDR	R2, [SP, #88]
0x31CA	0x4CCA    LDR	R4, [PC, #808]
0x31CC	0x6820    LDR	R0, [R4, #0]
0x31CE	0xF7FDFFB1  BL	__Mul_FP+0
0x31D2	0x9018    STR	R0, [SP, #96]
0x31D4	0x9A18    LDR	R2, [SP, #96]
0x31D6	0x981B    LDR	R0, [SP, #108]
0x31D8	0xF7FFFB36  BL	__Sub_FP+0
0x31DC	0xF04F527C  MOV	R2, #1056964608
0x31E0	0xF7FDFFA8  BL	__Mul_FP+0
0x31E4	0x9005    STR	R0, [SP, #20]
;MadgwickAHRS.c, 151 :: 		qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
0x31E6	0x4CC4    LDR	R4, [PC, #784]
0x31E8	0x6820    LDR	R0, [R4, #0]
0x31EA	0x464A    MOV	R2, R9
0x31EC	0xF7FDFFA2  BL	__Mul_FP+0
0x31F0	0x901B    STR	R0, [SP, #108]
0x31F2	0x9A16    LDR	R2, [SP, #88]
0x31F4	0x4CBE    LDR	R4, [PC, #760]
0x31F6	0x6820    LDR	R0, [R4, #0]
0x31F8	0xF7FDFF9C  BL	__Mul_FP+0
0x31FC	0x9A1B    LDR	R2, [SP, #108]
0x31FE	0xF7FFFBA5  BL	__Add_FP+0
0x3202	0x901B    STR	R0, [SP, #108]
0x3204	0x9A15    LDR	R2, [SP, #84]
0x3206	0x4CBB    LDR	R4, [PC, #748]
0x3208	0x6820    LDR	R0, [R4, #0]
0x320A	0xF7FDFF93  BL	__Mul_FP+0
0x320E	0x9018    STR	R0, [SP, #96]
0x3210	0x9A18    LDR	R2, [SP, #96]
0x3212	0x981B    LDR	R0, [SP, #108]
0x3214	0xF7FFFB18  BL	__Sub_FP+0
0x3218	0xF04F527C  MOV	R2, #1056964608
0x321C	0xF7FDFF8A  BL	__Mul_FP+0
0x3220	0x9006    STR	R0, [SP, #24]
;MadgwickAHRS.c, 152 :: 		qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
0x3222	0x9A15    LDR	R2, [SP, #84]
0x3224	0x4CB4    LDR	R4, [PC, #720]
0x3226	0x6820    LDR	R0, [R4, #0]
0x3228	0xF7FDFF84  BL	__Mul_FP+0
0x322C	0x901B    STR	R0, [SP, #108]
0x322E	0x9A16    LDR	R2, [SP, #88]
0x3230	0x4CAE    LDR	R4, [PC, #696]
0x3232	0x6820    LDR	R0, [R4, #0]
0x3234	0xF7FDFF7E  BL	__Mul_FP+0
0x3238	0x9018    STR	R0, [SP, #96]
0x323A	0x9A18    LDR	R2, [SP, #96]
0x323C	0x981B    LDR	R0, [SP, #108]
0x323E	0xF7FFFB03  BL	__Sub_FP+0
0x3242	0x901B    STR	R0, [SP, #108]
0x3244	0x4CAB    LDR	R4, [PC, #684]
0x3246	0x6820    LDR	R0, [R4, #0]
0x3248	0x464A    MOV	R2, R9
0x324A	0xF7FDFF73  BL	__Mul_FP+0
0x324E	0x9A1B    LDR	R2, [SP, #108]
0x3250	0xF7FFFB7C  BL	__Add_FP+0
0x3254	0xF04F527C  MOV	R2, #1056964608
0x3258	0xF7FDFF6C  BL	__Mul_FP+0
0x325C	0x9007    STR	R0, [SP, #28]
;MadgwickAHRS.c, 153 :: 		qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
0x325E	0x9A16    LDR	R2, [SP, #88]
0x3260	0x4CA5    LDR	R4, [PC, #660]
0x3262	0x6820    LDR	R0, [R4, #0]
0x3264	0xF7FDFF66  BL	__Mul_FP+0
0x3268	0x901B    STR	R0, [SP, #108]
0x326A	0x9A15    LDR	R2, [SP, #84]
0x326C	0x4C9F    LDR	R4, [PC, #636]
0x326E	0x6820    LDR	R0, [R4, #0]
0x3270	0xF7FDFF60  BL	__Mul_FP+0
0x3274	0x9A1B    LDR	R2, [SP, #108]
0x3276	0xF7FFFB69  BL	__Add_FP+0
0x327A	0x901B    STR	R0, [SP, #108]
0x327C	0x4C9C    LDR	R4, [PC, #624]
0x327E	0x6820    LDR	R0, [R4, #0]
0x3280	0x464A    MOV	R2, R9
0x3282	0xF7FDFF57  BL	__Mul_FP+0
; gx end address is: 36 (R9)
0x3286	0x9018    STR	R0, [SP, #96]
0x3288	0x9A18    LDR	R2, [SP, #96]
0x328A	0x981B    LDR	R0, [SP, #108]
0x328C	0xF7FFFADC  BL	__Sub_FP+0
0x3290	0xF04F527C  MOV	R2, #1056964608
0x3294	0xF7FDFF4E  BL	__Mul_FP+0
; qDot4 start address is: 48 (R12)
0x3298	0x4684    MOV	R12, R0
;MadgwickAHRS.c, 156 :: 		if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
0x329A	0x9A17    LDR	R2, [SP, #92]
0x329C	0xF04F0000  MOV	R0, #0
0x32A0	0xF7FFFA9E  BL	__Compare_FP+0
0x32A4	0xF2400000  MOVW	R0, #0
0x32A8	0xD100    BNE	L__MadgwickAHRSupdateIMU23
0x32AA	0x2001    MOVS	R0, #1
L__MadgwickAHRSupdateIMU23:
0x32AC	0xB1A8    CBZ	R0, L_MadgwickAHRSupdateIMU7
0x32AE	0x9A1C    LDR	R2, [SP, #112]
0x32B0	0xF04F0000  MOV	R0, #0
0x32B4	0xF7FFFA94  BL	__Compare_FP+0
0x32B8	0xF2400000  MOVW	R0, #0
0x32BC	0xD100    BNE	L__MadgwickAHRSupdateIMU24
0x32BE	0x2001    MOVS	R0, #1
L__MadgwickAHRSupdateIMU24:
0x32C0	0xB158    CBZ	R0, L_MadgwickAHRSupdateIMU7
0x32C2	0x9A1D    LDR	R2, [SP, #116]
0x32C4	0xF04F0000  MOV	R0, #0
0x32C8	0xF7FFFA8A  BL	__Compare_FP+0
0x32CC	0xF2400000  MOVW	R0, #0
0x32D0	0xD100    BNE	L__MadgwickAHRSupdateIMU25
0x32D2	0x2001    MOVS	R0, #1
L__MadgwickAHRSupdateIMU25:
0x32D4	0xB108    CBZ	R0, L_MadgwickAHRSupdateIMU7
0x32D6	0x2401    MOVS	R4, #1
0x32D8	0xE000    B	L_MadgwickAHRSupdateIMU6
L_MadgwickAHRSupdateIMU7:
0x32DA	0x2400    MOVS	R4, #0
L_MadgwickAHRSupdateIMU6:
0x32DC	0x2C00    CMP	R4, #0
0x32DE	0xF04081B3  BNE	L__MadgwickAHRSupdateIMU9
;MadgwickAHRS.c, 159 :: 		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
0x32E2	0x9A17    LDR	R2, [SP, #92]
0x32E4	0x9817    LDR	R0, [SP, #92]
0x32E6	0xF7FDFF25  BL	__Mul_FP+0
0x32EA	0x901B    STR	R0, [SP, #108]
0x32EC	0x9A1C    LDR	R2, [SP, #112]
0x32EE	0x981C    LDR	R0, [SP, #112]
0x32F0	0xF7FDFF20  BL	__Mul_FP+0
0x32F4	0x9A1B    LDR	R2, [SP, #108]
0x32F6	0xF7FFFB29  BL	__Add_FP+0
0x32FA	0x901B    STR	R0, [SP, #108]
0x32FC	0x9A1D    LDR	R2, [SP, #116]
0x32FE	0x981D    LDR	R0, [SP, #116]
0x3300	0xF7FDFF18  BL	__Mul_FP+0
0x3304	0x9A1B    LDR	R2, [SP, #108]
0x3306	0xF7FFFB21  BL	__Add_FP+0
0x330A	0xF7FDFFCB  BL	_invSqrt+0
; recipNorm start address is: 32 (R8)
0x330E	0x4680    MOV	R8, R0
;MadgwickAHRS.c, 160 :: 		ax *= recipNorm;
0x3310	0x9A17    LDR	R2, [SP, #92]
0x3312	0xF7FDFF0F  BL	__Mul_FP+0
0x3316	0x9017    STR	R0, [SP, #92]
;MadgwickAHRS.c, 161 :: 		ay *= recipNorm;
0x3318	0x981C    LDR	R0, [SP, #112]
0x331A	0x4642    MOV	R2, R8
0x331C	0xF7FDFF0A  BL	__Mul_FP+0
0x3320	0x901C    STR	R0, [SP, #112]
;MadgwickAHRS.c, 162 :: 		az *= recipNorm;
0x3322	0x981D    LDR	R0, [SP, #116]
0x3324	0x4642    MOV	R2, R8
0x3326	0xF7FDFF05  BL	__Mul_FP+0
; recipNorm end address is: 32 (R8)
0x332A	0x901D    STR	R0, [SP, #116]
;MadgwickAHRS.c, 165 :: 		_2q0 = 2.0f * q0;
0x332C	0x4C72    LDR	R4, [PC, #456]
0x332E	0x6822    LDR	R2, [R4, #0]
0x3330	0xF04F4080  MOV	R0, #1073741824
0x3334	0xF7FDFEFE  BL	__Mul_FP+0
0x3338	0x9008    STR	R0, [SP, #32]
;MadgwickAHRS.c, 166 :: 		_2q1 = 2.0f * q1;
0x333A	0x4C6C    LDR	R4, [PC, #432]
0x333C	0x6822    LDR	R2, [R4, #0]
0x333E	0xF04F4080  MOV	R0, #1073741824
0x3342	0xF7FDFEF7  BL	__Mul_FP+0
0x3346	0x9009    STR	R0, [SP, #36]
;MadgwickAHRS.c, 167 :: 		_2q2 = 2.0f * q2;
0x3348	0x4C69    LDR	R4, [PC, #420]
0x334A	0x6822    LDR	R2, [R4, #0]
0x334C	0xF04F4080  MOV	R0, #1073741824
0x3350	0xF7FDFEF0  BL	__Mul_FP+0
0x3354	0x900A    STR	R0, [SP, #40]
;MadgwickAHRS.c, 168 :: 		_2q3 = 2.0f * q3;
0x3356	0x4C67    LDR	R4, [PC, #412]
0x3358	0x6822    LDR	R2, [R4, #0]
0x335A	0xF04F4080  MOV	R0, #1073741824
0x335E	0xF7FDFEE9  BL	__Mul_FP+0
0x3362	0x900B    STR	R0, [SP, #44]
;MadgwickAHRS.c, 169 :: 		_4q0 = 4.0f * q0;
0x3364	0x4C64    LDR	R4, [PC, #400]
0x3366	0x6822    LDR	R2, [R4, #0]
0x3368	0xF04F4081  MOV	R0, #1082130432
0x336C	0xF7FDFEE2  BL	__Mul_FP+0
0x3370	0x900C    STR	R0, [SP, #48]
;MadgwickAHRS.c, 170 :: 		_4q1 = 4.0f * q1;
0x3372	0x4C5E    LDR	R4, [PC, #376]
0x3374	0x6822    LDR	R2, [R4, #0]
0x3376	0xF04F4081  MOV	R0, #1082130432
0x337A	0xF7FDFEDB  BL	__Mul_FP+0
0x337E	0x900D    STR	R0, [SP, #52]
;MadgwickAHRS.c, 171 :: 		_4q2 = 4.0f * q2;
0x3380	0x4C5B    LDR	R4, [PC, #364]
0x3382	0x6822    LDR	R2, [R4, #0]
0x3384	0xF04F4081  MOV	R0, #1082130432
0x3388	0xF7FDFED4  BL	__Mul_FP+0
0x338C	0x900E    STR	R0, [SP, #56]
;MadgwickAHRS.c, 172 :: 		_8q1 = 8.0f * q1;
0x338E	0x4C57    LDR	R4, [PC, #348]
0x3390	0x6822    LDR	R2, [R4, #0]
0x3392	0xF04F4082  MOV	R0, #1090519040
0x3396	0xF7FDFECD  BL	__Mul_FP+0
0x339A	0x900F    STR	R0, [SP, #60]
;MadgwickAHRS.c, 173 :: 		_8q2 = 8.0f * q2;
0x339C	0x4C54    LDR	R4, [PC, #336]
0x339E	0x6822    LDR	R2, [R4, #0]
0x33A0	0xF04F4082  MOV	R0, #1090519040
0x33A4	0xF7FDFEC6  BL	__Mul_FP+0
0x33A8	0x9010    STR	R0, [SP, #64]
;MadgwickAHRS.c, 174 :: 		q0q0 = q0 * q0;
0x33AA	0x4C53    LDR	R4, [PC, #332]
0x33AC	0x6822    LDR	R2, [R4, #0]
0x33AE	0x4C52    LDR	R4, [PC, #328]
0x33B0	0x6820    LDR	R0, [R4, #0]
0x33B2	0xF7FDFEBF  BL	__Mul_FP+0
0x33B6	0x9011    STR	R0, [SP, #68]
;MadgwickAHRS.c, 175 :: 		q1q1 = q1 * q1;
0x33B8	0x4C4C    LDR	R4, [PC, #304]
0x33BA	0x6822    LDR	R2, [R4, #0]
0x33BC	0x4C4B    LDR	R4, [PC, #300]
0x33BE	0x6820    LDR	R0, [R4, #0]
0x33C0	0xF7FDFEB8  BL	__Mul_FP+0
0x33C4	0x9012    STR	R0, [SP, #72]
;MadgwickAHRS.c, 176 :: 		q2q2 = q2 * q2;
0x33C6	0x4C4A    LDR	R4, [PC, #296]
0x33C8	0x6822    LDR	R2, [R4, #0]
0x33CA	0x4C49    LDR	R4, [PC, #292]
0x33CC	0x6820    LDR	R0, [R4, #0]
0x33CE	0xF7FDFEB1  BL	__Mul_FP+0
0x33D2	0x9013    STR	R0, [SP, #76]
;MadgwickAHRS.c, 177 :: 		q3q3 = q3 * q3;
0x33D4	0x4C47    LDR	R4, [PC, #284]
0x33D6	0x6822    LDR	R2, [R4, #0]
0x33D8	0x4C46    LDR	R4, [PC, #280]
0x33DA	0x6820    LDR	R0, [R4, #0]
0x33DC	0xF7FDFEAA  BL	__Mul_FP+0
0x33E0	0x9014    STR	R0, [SP, #80]
;MadgwickAHRS.c, 180 :: 		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
0x33E2	0x9A13    LDR	R2, [SP, #76]
0x33E4	0x980C    LDR	R0, [SP, #48]
0x33E6	0xF7FDFEA5  BL	__Mul_FP+0
0x33EA	0x901B    STR	R0, [SP, #108]
0x33EC	0x9A17    LDR	R2, [SP, #92]
0x33EE	0x980A    LDR	R0, [SP, #40]
0x33F0	0xF7FDFEA0  BL	__Mul_FP+0
0x33F4	0x9A1B    LDR	R2, [SP, #108]
0x33F6	0xF7FFFAA9  BL	__Add_FP+0
0x33FA	0x901B    STR	R0, [SP, #108]
0x33FC	0x9A12    LDR	R2, [SP, #72]
0x33FE	0x980C    LDR	R0, [SP, #48]
0x3400	0xF7FDFE98  BL	__Mul_FP+0
0x3404	0x9A1B    LDR	R2, [SP, #108]
0x3406	0xF7FFFAA1  BL	__Add_FP+0
0x340A	0x901B    STR	R0, [SP, #108]
0x340C	0x9A1C    LDR	R2, [SP, #112]
0x340E	0x9809    LDR	R0, [SP, #36]
0x3410	0xF7FDFE90  BL	__Mul_FP+0
0x3414	0x9018    STR	R0, [SP, #96]
0x3416	0x9A18    LDR	R2, [SP, #96]
0x3418	0x981B    LDR	R0, [SP, #108]
0x341A	0xF7FFFA15  BL	__Sub_FP+0
0x341E	0x9001    STR	R0, [SP, #4]
;MadgwickAHRS.c, 181 :: 		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
0x3420	0x9A14    LDR	R2, [SP, #80]
0x3422	0x980D    LDR	R0, [SP, #52]
0x3424	0xF7FDFE86  BL	__Mul_FP+0
0x3428	0x901B    STR	R0, [SP, #108]
0x342A	0x9A17    LDR	R2, [SP, #92]
0x342C	0x980B    LDR	R0, [SP, #44]
0x342E	0xF7FDFE81  BL	__Mul_FP+0
0x3432	0x9018    STR	R0, [SP, #96]
0x3434	0x9A18    LDR	R2, [SP, #96]
0x3436	0x981B    LDR	R0, [SP, #108]
0x3438	0xF7FFFA06  BL	__Sub_FP+0
0x343C	0x901B    STR	R0, [SP, #108]
0x343E	0x9A11    LDR	R2, [SP, #68]
0x3440	0xF04F4081  MOV	R0, #1082130432
0x3444	0xF7FDFE76  BL	__Mul_FP+0
0x3448	0x4C28    LDR	R4, [PC, #160]
0x344A	0x6822    LDR	R2, [R4, #0]
0x344C	0xF7FDFE72  BL	__Mul_FP+0
0x3450	0x9A1B    LDR	R2, [SP, #108]
0x3452	0xF7FFFA7B  BL	__Add_FP+0
0x3456	0x901B    STR	R0, [SP, #108]
0x3458	0x9A1C    LDR	R2, [SP, #112]
0x345A	0x9808    LDR	R0, [SP, #32]
0x345C	0xF7FDFE6A  BL	__Mul_FP+0
0x3460	0x9018    STR	R0, [SP, #96]
0x3462	0x9A18    LDR	R2, [SP, #96]
0x3464	0x981B    LDR	R0, [SP, #108]
0x3466	0xF7FFF9EF  BL	__Sub_FP+0
0x346A	0x9A0D    LDR	R2, [SP, #52]
0x346C	0xF7FFF9EC  BL	__Sub_FP+0
0x3470	0x901B    STR	R0, [SP, #108]
0x3472	0x9A12    LDR	R2, [SP, #72]
0x3474	0x980F    LDR	R0, [SP, #60]
0x3476	0xF7FDFE5D  BL	__Mul_FP+0
0x347A	0x9A1B    LDR	R2, [SP, #108]
0x347C	0xF7FFFA66  BL	__Add_FP+0
0x3480	0x901B    STR	R0, [SP, #108]
0x3482	0x9A13    LDR	R2, [SP, #76]
0x3484	0x980F    LDR	R0, [SP, #60]
0x3486	0xF7FDFE55  BL	__Mul_FP+0
0x348A	0x9A1B    LDR	R2, [SP, #108]
0x348C	0xF7FFFA5E  BL	__Add_FP+0
0x3490	0x901B    STR	R0, [SP, #108]
0x3492	0x9A1D    LDR	R2, [SP, #116]
0x3494	0x980D    LDR	R0, [SP, #52]
0x3496	0xF7FDFE4D  BL	__Mul_FP+0
0x349A	0x9A1B    LDR	R2, [SP, #108]
0x349C	0xF7FFFA56  BL	__Add_FP+0
0x34A0	0x9002    STR	R0, [SP, #8]
;MadgwickAHRS.c, 182 :: 		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
0x34A2	0x9A11    LDR	R2, [SP, #68]
0x34A4	0xF04F4081  MOV	R0, #1082130432
0x34A8	0xF7FDFE44  BL	__Mul_FP+0
0x34AC	0x4C10    LDR	R4, [PC, #64]
0x34AE	0x6822    LDR	R2, [R4, #0]
0x34B0	0xF7FDFE40  BL	__Mul_FP+0
0x34B4	0x901B    STR	R0, [SP, #108]
0x34B6	0x9A17    LDR	R2, [SP, #92]
0x34B8	0x9808    LDR	R0, [SP, #32]
0x34BA	0xF7FDFE3B  BL	__Mul_FP+0
0x34BE	0x9A1B    LDR	R2, [SP, #108]
0x34C0	0xF7FFFA44  BL	__Add_FP+0
0x34C4	0x901B    STR	R0, [SP, #108]
0x34C6	0x9A14    LDR	R2, [SP, #80]
0x34C8	0x980E    LDR	R0, [SP, #56]
0x34CA	0xF7FDFE33  BL	__Mul_FP+0
0x34CE	0x9A1B    LDR	R2, [SP, #108]
0x34D0	0xF7FFFA3C  BL	__Add_FP+0
0x34D4	0x901B    STR	R0, [SP, #108]
0x34D6	0x9A1C    LDR	R2, [SP, #112]
0x34D8	0x980B    LDR	R0, [SP, #44]
0x34DA	0xF7FDFE2B  BL	__Mul_FP+0
0x34DE	0x9018    STR	R0, [SP, #96]
0x34E0	0x9A18    LDR	R2, [SP, #96]
0x34E2	0x981B    LDR	R0, [SP, #108]
0x34E4	0xF7FFF9B0  BL	__Sub_FP+0
0x34E8	0xF000B808  B	#16
0x34EC	0x00002000  	_q1+0
0x34F0	0x00042000  	_q2+0
0x34F4	0x00082000  	_q3+0
0x34F8	0x000C2000  	_q0+0
0x34FC	0x9A0E    LDR	R2, [SP, #56]
0x34FE	0xF7FFF9A3  BL	__Sub_FP+0
0x3502	0x901B    STR	R0, [SP, #108]
0x3504	0x9A12    LDR	R2, [SP, #72]
0x3506	0x9810    LDR	R0, [SP, #64]
0x3508	0xF7FDFE14  BL	__Mul_FP+0
0x350C	0x9A1B    LDR	R2, [SP, #108]
0x350E	0xF7FFFA1D  BL	__Add_FP+0
0x3512	0x901B    STR	R0, [SP, #108]
0x3514	0x9A13    LDR	R2, [SP, #76]
0x3516	0x9810    LDR	R0, [SP, #64]
0x3518	0xF7FDFE0C  BL	__Mul_FP+0
0x351C	0x9A1B    LDR	R2, [SP, #108]
0x351E	0xF7FFFA15  BL	__Add_FP+0
0x3522	0x901B    STR	R0, [SP, #108]
0x3524	0x9A1D    LDR	R2, [SP, #116]
0x3526	0x980E    LDR	R0, [SP, #56]
0x3528	0xF7FDFE04  BL	__Mul_FP+0
0x352C	0x9A1B    LDR	R2, [SP, #108]
0x352E	0xF7FFFA0D  BL	__Add_FP+0
0x3532	0x9003    STR	R0, [SP, #12]
;MadgwickAHRS.c, 183 :: 		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
0x3534	0x9A12    LDR	R2, [SP, #72]
0x3536	0xF04F4081  MOV	R0, #1082130432
0x353A	0xF7FDFDFB  BL	__Mul_FP+0
0x353E	0x4C7A    LDR	R4, [PC, #488]
0x3540	0x6822    LDR	R2, [R4, #0]
0x3542	0xF7FDFDF7  BL	__Mul_FP+0
0x3546	0x901B    STR	R0, [SP, #108]
0x3548	0x9A17    LDR	R2, [SP, #92]
0x354A	0x9809    LDR	R0, [SP, #36]
0x354C	0xF7FDFDF2  BL	__Mul_FP+0
0x3550	0x9018    STR	R0, [SP, #96]
0x3552	0x9A18    LDR	R2, [SP, #96]
0x3554	0x981B    LDR	R0, [SP, #108]
0x3556	0xF7FFF977  BL	__Sub_FP+0
0x355A	0x901B    STR	R0, [SP, #108]
0x355C	0x9A13    LDR	R2, [SP, #76]
0x355E	0xF04F4081  MOV	R0, #1082130432
0x3562	0xF7FDFDE7  BL	__Mul_FP+0
0x3566	0x4C70    LDR	R4, [PC, #448]
0x3568	0x6822    LDR	R2, [R4, #0]
0x356A	0xF7FDFDE3  BL	__Mul_FP+0
0x356E	0x9A1B    LDR	R2, [SP, #108]
0x3570	0xF7FFF9EC  BL	__Add_FP+0
0x3574	0x901B    STR	R0, [SP, #108]
0x3576	0x9A1C    LDR	R2, [SP, #112]
0x3578	0x980A    LDR	R0, [SP, #40]
0x357A	0xF7FDFDDB  BL	__Mul_FP+0
0x357E	0x9018    STR	R0, [SP, #96]
0x3580	0x9A18    LDR	R2, [SP, #96]
0x3582	0x981B    LDR	R0, [SP, #108]
0x3584	0xF7FFF960  BL	__Sub_FP+0
0x3588	0x9004    STR	R0, [SP, #16]
;MadgwickAHRS.c, 184 :: 		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
0x358A	0x9A01    LDR	R2, [SP, #4]
0x358C	0x9801    LDR	R0, [SP, #4]
0x358E	0xF7FDFDD1  BL	__Mul_FP+0
0x3592	0x901B    STR	R0, [SP, #108]
0x3594	0x9A02    LDR	R2, [SP, #8]
0x3596	0x9802    LDR	R0, [SP, #8]
0x3598	0xF7FDFDCC  BL	__Mul_FP+0
0x359C	0x9A1B    LDR	R2, [SP, #108]
0x359E	0xF7FFF9D5  BL	__Add_FP+0
0x35A2	0x901B    STR	R0, [SP, #108]
0x35A4	0x9A03    LDR	R2, [SP, #12]
0x35A6	0x9803    LDR	R0, [SP, #12]
0x35A8	0xF7FDFDC4  BL	__Mul_FP+0
0x35AC	0x9A1B    LDR	R2, [SP, #108]
0x35AE	0xF7FFF9CD  BL	__Add_FP+0
0x35B2	0x901B    STR	R0, [SP, #108]
0x35B4	0x9A04    LDR	R2, [SP, #16]
0x35B6	0x9804    LDR	R0, [SP, #16]
0x35B8	0xF7FDFDBC  BL	__Mul_FP+0
0x35BC	0x9A1B    LDR	R2, [SP, #108]
0x35BE	0xF7FFF9C5  BL	__Add_FP+0
0x35C2	0xF7FDFE6F  BL	_invSqrt+0
; recipNorm start address is: 32 (R8)
0x35C6	0x4680    MOV	R8, R0
;MadgwickAHRS.c, 185 :: 		s0 *= recipNorm;
0x35C8	0x9A01    LDR	R2, [SP, #4]
0x35CA	0xF7FDFDB3  BL	__Mul_FP+0
0x35CE	0x9001    STR	R0, [SP, #4]
;MadgwickAHRS.c, 186 :: 		s1 *= recipNorm;
0x35D0	0x9802    LDR	R0, [SP, #8]
0x35D2	0x4642    MOV	R2, R8
0x35D4	0xF7FDFDAE  BL	__Mul_FP+0
0x35D8	0x9002    STR	R0, [SP, #8]
;MadgwickAHRS.c, 187 :: 		s2 *= recipNorm;
0x35DA	0x9803    LDR	R0, [SP, #12]
0x35DC	0x4642    MOV	R2, R8
0x35DE	0xF7FDFDA9  BL	__Mul_FP+0
0x35E2	0x9003    STR	R0, [SP, #12]
;MadgwickAHRS.c, 188 :: 		s3 *= recipNorm;
0x35E4	0x9804    LDR	R0, [SP, #16]
0x35E6	0x4642    MOV	R2, R8
0x35E8	0xF7FDFDA4  BL	__Mul_FP+0
; recipNorm end address is: 32 (R8)
0x35EC	0x9004    STR	R0, [SP, #16]
;MadgwickAHRS.c, 191 :: 		qDot1 -= beta * s0;
0x35EE	0x9A01    LDR	R2, [SP, #4]
0x35F0	0x4C4E    LDR	R4, [PC, #312]
0x35F2	0x6820    LDR	R0, [R4, #0]
0x35F4	0xF7FDFD9E  BL	__Mul_FP+0
0x35F8	0x9018    STR	R0, [SP, #96]
0x35FA	0x9A18    LDR	R2, [SP, #96]
0x35FC	0x9805    LDR	R0, [SP, #20]
0x35FE	0xF7FFF923  BL	__Sub_FP+0
0x3602	0x9005    STR	R0, [SP, #20]
;MadgwickAHRS.c, 192 :: 		qDot2 -= beta * s1;
0x3604	0x9A02    LDR	R2, [SP, #8]
0x3606	0x4C49    LDR	R4, [PC, #292]
0x3608	0x6820    LDR	R0, [R4, #0]
0x360A	0xF7FDFD93  BL	__Mul_FP+0
0x360E	0x9018    STR	R0, [SP, #96]
0x3610	0x9A18    LDR	R2, [SP, #96]
0x3612	0x9806    LDR	R0, [SP, #24]
0x3614	0xF7FFF918  BL	__Sub_FP+0
0x3618	0x9006    STR	R0, [SP, #24]
;MadgwickAHRS.c, 193 :: 		qDot3 -= beta * s2;
0x361A	0x9A03    LDR	R2, [SP, #12]
0x361C	0x4C43    LDR	R4, [PC, #268]
0x361E	0x6820    LDR	R0, [R4, #0]
0x3620	0xF7FDFD88  BL	__Mul_FP+0
0x3624	0x9018    STR	R0, [SP, #96]
0x3626	0x9A18    LDR	R2, [SP, #96]
0x3628	0x9807    LDR	R0, [SP, #28]
0x362A	0xF7FFF90D  BL	__Sub_FP+0
0x362E	0x9007    STR	R0, [SP, #28]
;MadgwickAHRS.c, 194 :: 		qDot4 -= beta * s3;
0x3630	0x9A04    LDR	R2, [SP, #16]
0x3632	0x4C3E    LDR	R4, [PC, #248]
0x3634	0x6820    LDR	R0, [R4, #0]
0x3636	0xF7FDFD7D  BL	__Mul_FP+0
0x363A	0x9018    STR	R0, [SP, #96]
0x363C	0x9A18    LDR	R2, [SP, #96]
0x363E	0x4660    MOV	R0, R12
0x3640	0xF7FFF902  BL	__Sub_FP+0
; qDot4 end address is: 48 (R12)
; qDot4 start address is: 36 (R9)
0x3644	0x4681    MOV	R9, R0
; qDot4 end address is: 36 (R9)
;MadgwickAHRS.c, 195 :: 		}
0x3646	0xE000    B	L_MadgwickAHRSupdateIMU8
L__MadgwickAHRSupdateIMU9:
;MadgwickAHRS.c, 156 :: 		if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
0x3648	0x46E1    MOV	R9, R12
;MadgwickAHRS.c, 195 :: 		}
L_MadgwickAHRSupdateIMU8:
;MadgwickAHRS.c, 198 :: 		q0 += qDot1 * (1.0f / sampleFreq);
; qDot4 start address is: 36 (R9)
0x364A	0x9A05    LDR	R2, [SP, #20]
0x364C	0x4838    LDR	R0, [PC, #224]
0x364E	0xF7FDFD71  BL	__Mul_FP+0
0x3652	0x4C38    LDR	R4, [PC, #224]
0x3654	0x6822    LDR	R2, [R4, #0]
0x3656	0xF7FFF979  BL	__Add_FP+0
0x365A	0x4C36    LDR	R4, [PC, #216]
0x365C	0x6020    STR	R0, [R4, #0]
;MadgwickAHRS.c, 199 :: 		q1 += qDot2 * (1.0f / sampleFreq);
0x365E	0x9A06    LDR	R2, [SP, #24]
0x3660	0x4833    LDR	R0, [PC, #204]
0x3662	0xF7FDFD67  BL	__Mul_FP+0
0x3666	0x4C34    LDR	R4, [PC, #208]
0x3668	0x6822    LDR	R2, [R4, #0]
0x366A	0xF7FFF96F  BL	__Add_FP+0
0x366E	0x4C32    LDR	R4, [PC, #200]
0x3670	0x6020    STR	R0, [R4, #0]
;MadgwickAHRS.c, 200 :: 		q2 += qDot3 * (1.0f / sampleFreq);
0x3672	0x9A07    LDR	R2, [SP, #28]
0x3674	0x482E    LDR	R0, [PC, #184]
0x3676	0xF7FDFD5D  BL	__Mul_FP+0
0x367A	0x4C30    LDR	R4, [PC, #192]
0x367C	0x6822    LDR	R2, [R4, #0]
0x367E	0xF7FFF965  BL	__Add_FP+0
0x3682	0x4C2E    LDR	R4, [PC, #184]
0x3684	0x6020    STR	R0, [R4, #0]
;MadgwickAHRS.c, 201 :: 		q3 += qDot4 * (1.0f / sampleFreq);
0x3686	0x482A    LDR	R0, [PC, #168]
0x3688	0x464A    MOV	R2, R9
0x368A	0xF7FDFD53  BL	__Mul_FP+0
; qDot4 end address is: 36 (R9)
0x368E	0x4C26    LDR	R4, [PC, #152]
0x3690	0x6822    LDR	R2, [R4, #0]
0x3692	0xF7FFF95B  BL	__Add_FP+0
0x3696	0x4C24    LDR	R4, [PC, #144]
0x3698	0x6020    STR	R0, [R4, #0]
;MadgwickAHRS.c, 204 :: 		recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
0x369A	0x4C26    LDR	R4, [PC, #152]
0x369C	0x6822    LDR	R2, [R4, #0]
0x369E	0x4C25    LDR	R4, [PC, #148]
0x36A0	0x6820    LDR	R0, [R4, #0]
0x36A2	0xF7FDFD47  BL	__Mul_FP+0
0x36A6	0x901B    STR	R0, [SP, #108]
0x36A8	0x4C23    LDR	R4, [PC, #140]
0x36AA	0x6822    LDR	R2, [R4, #0]
0x36AC	0x4C22    LDR	R4, [PC, #136]
0x36AE	0x6820    LDR	R0, [R4, #0]
0x36B0	0xF7FDFD40  BL	__Mul_FP+0
0x36B4	0x9A1B    LDR	R2, [SP, #108]
0x36B6	0xF7FFF949  BL	__Add_FP+0
0x36BA	0x901B    STR	R0, [SP, #108]
0x36BC	0x4C1F    LDR	R4, [PC, #124]
0x36BE	0x6822    LDR	R2, [R4, #0]
0x36C0	0x4C1E    LDR	R4, [PC, #120]
0x36C2	0x6820    LDR	R0, [R4, #0]
0x36C4	0xF7FDFD36  BL	__Mul_FP+0
0x36C8	0x9A1B    LDR	R2, [SP, #108]
0x36CA	0xF7FFF93F  BL	__Add_FP+0
0x36CE	0x901B    STR	R0, [SP, #108]
0x36D0	0x4C15    LDR	R4, [PC, #84]
0x36D2	0x6822    LDR	R2, [R4, #0]
0x36D4	0x4C14    LDR	R4, [PC, #80]
0x36D6	0x6820    LDR	R0, [R4, #0]
0x36D8	0xF7FDFD2C  BL	__Mul_FP+0
0x36DC	0x9A1B    LDR	R2, [SP, #108]
0x36DE	0xF7FFF935  BL	__Add_FP+0
0x36E2	0xF7FDFDDF  BL	_invSqrt+0
; recipNorm start address is: 32 (R8)
0x36E6	0x4680    MOV	R8, R0
;MadgwickAHRS.c, 205 :: 		q0 *= recipNorm;
0x36E8	0x4C12    LDR	R4, [PC, #72]
0x36EA	0x6822    LDR	R2, [R4, #0]
0x36EC	0xF7FDFD22  BL	__Mul_FP+0
0x36F0	0x4C10    LDR	R4, [PC, #64]
0x36F2	0x6020    STR	R0, [R4, #0]
;MadgwickAHRS.c, 206 :: 		q1 *= recipNorm;
0x36F4	0x4C10    LDR	R4, [PC, #64]
0x36F6	0x6820    LDR	R0, [R4, #0]
0x36F8	0x4642    MOV	R2, R8
0x36FA	0xF7FDFD1B  BL	__Mul_FP+0
0x36FE	0x4C0E    LDR	R4, [PC, #56]
0x3700	0x6020    STR	R0, [R4, #0]
;MadgwickAHRS.c, 207 :: 		q2 *= recipNorm;
0x3702	0x4C0E    LDR	R4, [PC, #56]
0x3704	0x6820    LDR	R0, [R4, #0]
0x3706	0x4642    MOV	R2, R8
0x3708	0xF7FDFD14  BL	__Mul_FP+0
0x370C	0x4C0B    LDR	R4, [PC, #44]
0x370E	0x6020    STR	R0, [R4, #0]
;MadgwickAHRS.c, 208 :: 		q3 *= recipNorm;
0x3710	0x4C05    LDR	R4, [PC, #20]
0x3712	0x6820    LDR	R0, [R4, #0]
0x3714	0x4642    MOV	R2, R8
0x3716	0xF7FDFD0D  BL	__Mul_FP+0
; recipNorm end address is: 32 (R8)
0x371A	0x4C03    LDR	R4, [PC, #12]
0x371C	0x6020    STR	R0, [R4, #0]
;MadgwickAHRS.c, 209 :: 		}
L_end_MadgwickAHRSupdateIMU:
0x371E	0xF8DDE000  LDR	LR, [SP, #0]
0x3722	0xB01C    ADD	SP, SP, #112
0x3724	0x4770    BX	LR
0x3726	0xBF00    NOP
0x3728	0x00082000  	_q3+0
0x372C	0x00102000  	_beta+0
0x3730	0x5D513C61  	#1013013841
0x3734	0x000C2000  	_q0+0
0x3738	0x00002000  	_q1+0
0x373C	0x00042000  	_q2+0
; end of _MadgwickAHRSupdateIMU
__Mul_FP:
;__Lib_MathDouble.c, 666 :: 		
0x1134	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 668 :: 		
0x1136	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 670 :: 		
0x1138	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 671 :: 		
0x113C	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 672 :: 		
0x113E	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 673 :: 		
0x1142	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 675 :: 		
0x1146	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 676 :: 		
0x114A	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 677 :: 		
0x114E	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 678 :: 		
0x1150	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 679 :: 		
0x1152	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 681 :: 		
0x1156	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 683 :: 		
0x115A	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 685 :: 		
0x115C	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 686 :: 		
0x115E	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 688 :: 		
0x1160	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 689 :: 		
0x1164	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 690 :: 		
0x1168	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 691 :: 		
0x116A	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 692 :: 		
0x116C	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 694 :: 		
0x1170	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 696 :: 		
0x1174	0xE01F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 698 :: 		
0x1176	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 699 :: 		
0x1178	0xD019    BEQ	__me_ovfl
;__Lib_MathDouble.c, 701 :: 		
0x117A	0x195B    ADDS	R3, R3, R5
;__Lib_MathDouble.c, 703 :: 		
0x117C	0xFBA15404  UMULL	R5, R4, R1, R4
;__Lib_MathDouble.c, 705 :: 		
0x1180	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 706 :: 		
0x1182	0xBF5C    ITT	PL
;__Lib_MathDouble.c, 707 :: 		
0x1184	0x0064    LSLPL	R4, R4, #1
;__Lib_MathDouble.c, 708 :: 		
0x1186	0x1E5B    SUBPL	R3, R3, #1
;__Lib_MathDouble.c, 710 :: 		
0x1188	0x3480    ADDS	R4, #128
;__Lib_MathDouble.c, 711 :: 		
0x118A	0xBF24    ITT	CS
;__Lib_MathDouble.c, 712 :: 		
0x118C	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 713 :: 		
0x118E	0x0864    LSRCS	R4, R4, #1
;__Lib_MathDouble.c, 715 :: 		
0x1190	0x3B7E    SUBS	R3, #126
;__Lib_MathDouble.c, 716 :: 		
0x1192	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 717 :: 		
0x1194	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 719 :: 		
0x1198	0xE00D    BLE	__me_lab_end
;__Lib_MathDouble.c, 721 :: 		
0x119A	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 722 :: 		
0x119C	0xD207    BCS	__me_ovfl
;__Lib_MathDouble.c, 724 :: 		
0x119E	0xEA4F2014  LSR	R0, R4, #8
;__Lib_MathDouble.c, 725 :: 		
0x11A2	0xF4300000  BICS	R0, R0, #8388608
;__Lib_MathDouble.c, 726 :: 		
0x11A6	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 727 :: 		
0x11AA	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 730 :: 		
0x11AC	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 732 :: 		
__me_ovfl:
0x11AE	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 733 :: 		
0x11B0	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 734 :: 		
0x11B2	0xEA460007  ORR	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 735 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 736 :: 		
0x11B6	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 738 :: 		
L_end__Mul_FP:
0x11BA	0xB001    ADD	SP, SP, #4
0x11BC	0x4770    BX	LR
; end of __Mul_FP
__Sub_FP:
;__Lib_MathDouble.c, 539 :: 		
0x2848	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 541 :: 		
0x284A	0xF0824200  EOR	R2, R2, #-2147483648
;__Lib_MathDouble.c, 542 :: 		
0x284E	0xE92D41FA  PUSH	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 544 :: 		
0x2852	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 545 :: 		
0x2856	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 546 :: 		
0x285A	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 547 :: 		
0x285C	0xD104    BNE	__me_lab1
;__Lib_MathDouble.c, 549 :: 		
0x285E	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 550 :: 		
0x2860	0xBF18    IT	NE
;__Lib_MathDouble.c, 551 :: 		
0x2862	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 553 :: 		
0x2866	0xE06C    B	__me_lab_end
;__Lib_MathDouble.c, 555 :: 		
__me_lab1:
0x2868	0xF0444400  ORR	R4, R4, #-2147483648
;__Lib_MathDouble.c, 557 :: 		
0x286C	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 559 :: 		
0x286E	0xD05F    BEQ	__me_ovfl1
;__Lib_MathDouble.c, 561 :: 		
0x2870	0xEA4F0494  LSR	R4, R4, #2
;__Lib_MathDouble.c, 562 :: 		
0x2874	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 563 :: 		
0x2876	0xBF48    IT	MI
;__Lib_MathDouble.c, 564 :: 		
0x2878	0x4264    RSBMI	R4, R4, #0
;__Lib_MathDouble.c, 566 :: 		
0x287A	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 567 :: 		
0x287E	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 568 :: 		
0x2882	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 569 :: 		
0x2884	0xD105    BNE	__me_lab2
;__Lib_MathDouble.c, 571 :: 		
0x2886	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 572 :: 		
0x2888	0xBF14    ITE	NE
;__Lib_MathDouble.c, 573 :: 		
0x288A	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 574 :: 		
0x288E	0x4610    MOVEQ	R0, R2
;__Lib_MathDouble.c, 576 :: 		
0x2890	0xE057    B	__me_lab_end
;__Lib_MathDouble.c, 578 :: 		
__me_lab2:
0x2892	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 580 :: 		
0x2896	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 581 :: 		
0x2898	0xD04B    BEQ	__me_ovfl0
;__Lib_MathDouble.c, 583 :: 		
0x289A	0xEA4F0191  LSR	R1, R1, #2
;__Lib_MathDouble.c, 584 :: 		
0x289E	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 585 :: 		
0x28A0	0xBF48    IT	MI
;__Lib_MathDouble.c, 586 :: 		
0x28A2	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 588 :: 		
0x28A4	0x1B5E    SUBS	R6, R3, R5
;__Lib_MathDouble.c, 589 :: 		
0x28A6	0xBF41    ITTTT	MI
;__Lib_MathDouble.c, 590 :: 		
0x28A8	0x460F    MOVMI	R7, R1
;__Lib_MathDouble.c, 591 :: 		
0x28AA	0x4621    MOVMI	R1, R4
;__Lib_MathDouble.c, 592 :: 		
0x28AC	0x463C    MOVMI	R4, R7
;__Lib_MathDouble.c, 593 :: 		
0x28AE	0x4276    RSBMI	R6, R6, #0
;__Lib_MathDouble.c, 594 :: 		
0x28B0	0xBF48    IT	MI
;__Lib_MathDouble.c, 595 :: 		
0x28B2	0x462B    MOVMI	R3, R5
;__Lib_MathDouble.c, 597 :: 		
0x28B4	0x2E19    CMP	R6, #25
;__Lib_MathDouble.c, 598 :: 		
0x28B6	0xBF47    ITTEE	MI
;__Lib_MathDouble.c, 599 :: 		
0x28B8	0xFA44F706  ASRMI	R7, R4, R6
;__Lib_MathDouble.c, 600 :: 		
0x28BC	0x19C9    ADDMI	R1, R1, R7
;__Lib_MathDouble.c, 601 :: 		
0x28BE	0xF04F0800  MOVPL	R8, #0
;__Lib_MathDouble.c, 602 :: 		
0x28C2	0xE003    BPL	__me_skip_sticky
;__Lib_MathDouble.c, 603 :: 		
0x28C4	0xF1C6071C  RSB	R7, R6, #28
;__Lib_MathDouble.c, 604 :: 		
0x28C8	0xFA04F807  LSL	R8, R4, R7
;__Lib_MathDouble.c, 606 :: 		
__me_skip_sticky:
;__Lib_MathDouble.c, 607 :: 		
0x28CC	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 608 :: 		
0x28CE	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 609 :: 		
0x28D0	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 611 :: 		
0x28D4	0xE035    BEQ	__me_lab_end
;__Lib_MathDouble.c, 612 :: 		
0x28D6	0xBF46    ITTE	MI
;__Lib_MathDouble.c, 613 :: 		
0x28D8	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 614 :: 		
0x28DA	0xF04F0701  MOVMI	R7, #1
;__Lib_MathDouble.c, 615 :: 		
0x28DE	0xF04F0700  MOVPL	R7, #0
;__Lib_MathDouble.c, 617 :: 		
__me_loop:
0x28E2	0xF1A30301  SUB	R3, R3, #1
;__Lib_MathDouble.c, 618 :: 		
0x28E6	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 619 :: 		
0x28E8	0xD5FB    BPL	__me_loop
;__Lib_MathDouble.c, 621 :: 		
0x28EA	0xF0110480  ANDS	R4, R1, #128
;__Lib_MathDouble.c, 622 :: 		
0x28EE	0xD00D    BEQ	__me_no_round
;__Lib_MathDouble.c, 623 :: 		
0x28F0	0xF0010520  AND	R5, R1, #32
;__Lib_MathDouble.c, 624 :: 		
0x28F4	0xEA480805  ORR	R8, R8, R5, LSL #0
;__Lib_MathDouble.c, 625 :: 		
0x28F8	0x3180    ADDS	R1, #128
;__Lib_MathDouble.c, 626 :: 		
0x28FA	0xBF28    IT	CS
;__Lib_MathDouble.c, 627 :: 		
0x28FC	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 628 :: 		
0x28FE	0xF0010440  AND	R4, R1, #64
;__Lib_MathDouble.c, 629 :: 		
0x2902	0xEA580804  ORRS	R8, R8, R4, LSL #0
;__Lib_MathDouble.c, 630 :: 		
0x2906	0xBF08    IT	EQ
;__Lib_MathDouble.c, 631 :: 		
0x2908	0xF4217180  BICEQ	R1, R1, #256
;__Lib_MathDouble.c, 633 :: 		
__me_no_round:
;__Lib_MathDouble.c, 634 :: 		
0x290C	0x1C9B    ADDS	R3, R3, #2
;__Lib_MathDouble.c, 635 :: 		
0x290E	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 636 :: 		
0x2910	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 638 :: 		
0x2914	0xE015    BLE	__me_lab_end
;__Lib_MathDouble.c, 639 :: 		
0x2916	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 640 :: 		
0x2918	0xD20D    BCS	__me_ovfl
;__Lib_MathDouble.c, 642 :: 		
0x291A	0xF02101FF  BIC	R1, R1, #255
;__Lib_MathDouble.c, 643 :: 		
0x291E	0xEA4F0141  LSL	R1, R1, #1
;__Lib_MathDouble.c, 645 :: 		
0x2922	0xEA4F2051  LSR	R0, R1, #9
;__Lib_MathDouble.c, 646 :: 		
0x2926	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 647 :: 		
0x292A	0xEA4070C7  ORR	R0, R0, R7, LSL #31
;__Lib_MathDouble.c, 650 :: 		
0x292E	0xE008    B	__me_lab_end
;__Lib_MathDouble.c, 652 :: 		
__me_ovfl1:
0x2930	0x4610    MOV	R0, R2
;__Lib_MathDouble.c, 653 :: 		
__me_ovfl0:
0x2932	0xEA4F77D0  LSR	R7, R0, #31
;__Lib_MathDouble.c, 654 :: 		
__me_ovfl:
0x2936	0xEA4F77C7  LSL	R7, R7, #31
;__Lib_MathDouble.c, 655 :: 		
0x293A	0x20FF    MOVS	R0, #255
;__Lib_MathDouble.c, 656 :: 		
0x293C	0xEA4F50C0  LSL	R0, R0, #23
;__Lib_MathDouble.c, 657 :: 		
0x2940	0x4338    ORRS	R0, R7
;__Lib_MathDouble.c, 658 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 659 :: 		
0x2942	0xE8BD41FA  POP	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 661 :: 		
L_end__Sub_FP:
0x2946	0xB001    ADD	SP, SP, #4
0x2948	0x4770    BX	LR
; end of __Sub_FP
__Add_FP:
;__Lib_MathDouble.c, 413 :: 		
0x294C	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 415 :: 		
0x294E	0xE92D41FA  PUSH	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 417 :: 		
0x2952	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 418 :: 		
0x2956	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 419 :: 		
0x295A	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 420 :: 		
0x295C	0xD104    BNE	__me_lab1
;__Lib_MathDouble.c, 422 :: 		
0x295E	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 423 :: 		
0x2960	0xBF18    IT	NE
;__Lib_MathDouble.c, 424 :: 		
0x2962	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 426 :: 		
0x2966	0xE06C    B	__me_lab_end
;__Lib_MathDouble.c, 428 :: 		
__me_lab1:
0x2968	0xF0444400  ORR	R4, R4, #-2147483648
;__Lib_MathDouble.c, 430 :: 		
0x296C	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 432 :: 		
0x296E	0xD05F    BEQ	__me_ovfl1
;__Lib_MathDouble.c, 434 :: 		
0x2970	0xEA4F0494  LSR	R4, R4, #2
;__Lib_MathDouble.c, 435 :: 		
0x2974	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 436 :: 		
0x2976	0xBF48    IT	MI
;__Lib_MathDouble.c, 437 :: 		
0x2978	0x4264    RSBMI	R4, R4, #0
;__Lib_MathDouble.c, 439 :: 		
0x297A	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 440 :: 		
0x297E	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 441 :: 		
0x2982	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 442 :: 		
0x2984	0xD105    BNE	__me_lab2
;__Lib_MathDouble.c, 444 :: 		
0x2986	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 445 :: 		
0x2988	0xBF14    ITE	NE
;__Lib_MathDouble.c, 446 :: 		
0x298A	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 447 :: 		
0x298E	0x4610    MOVEQ	R0, R2
;__Lib_MathDouble.c, 449 :: 		
0x2990	0xE057    B	__me_lab_end
;__Lib_MathDouble.c, 451 :: 		
__me_lab2:
0x2992	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 453 :: 		
0x2996	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 454 :: 		
0x2998	0xD04B    BEQ	__me_ovfl0
;__Lib_MathDouble.c, 456 :: 		
0x299A	0xEA4F0191  LSR	R1, R1, #2
;__Lib_MathDouble.c, 457 :: 		
0x299E	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 458 :: 		
0x29A0	0xBF48    IT	MI
;__Lib_MathDouble.c, 459 :: 		
0x29A2	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 461 :: 		
0x29A4	0x1B5E    SUBS	R6, R3, R5
;__Lib_MathDouble.c, 462 :: 		
0x29A6	0xBF41    ITTTT	MI
;__Lib_MathDouble.c, 463 :: 		
0x29A8	0x460F    MOVMI	R7, R1
;__Lib_MathDouble.c, 464 :: 		
0x29AA	0x4621    MOVMI	R1, R4
;__Lib_MathDouble.c, 465 :: 		
0x29AC	0x463C    MOVMI	R4, R7
;__Lib_MathDouble.c, 466 :: 		
0x29AE	0x4276    RSBMI	R6, R6, #0
;__Lib_MathDouble.c, 467 :: 		
0x29B0	0xBF48    IT	MI
;__Lib_MathDouble.c, 468 :: 		
0x29B2	0x462B    MOVMI	R3, R5
;__Lib_MathDouble.c, 470 :: 		
0x29B4	0x2E19    CMP	R6, #25
;__Lib_MathDouble.c, 471 :: 		
0x29B6	0xBF47    ITTEE	MI
;__Lib_MathDouble.c, 472 :: 		
0x29B8	0xFA44F706  ASRMI	R7, R4, R6
;__Lib_MathDouble.c, 473 :: 		
0x29BC	0x19C9    ADDMI	R1, R1, R7
;__Lib_MathDouble.c, 474 :: 		
0x29BE	0xF04F0800  MOVPL	R8, #0
;__Lib_MathDouble.c, 475 :: 		
0x29C2	0xE003    BPL	__me_skip_sticky
;__Lib_MathDouble.c, 476 :: 		
0x29C4	0xF1C6071C  RSB	R7, R6, #28
;__Lib_MathDouble.c, 477 :: 		
0x29C8	0xFA04F807  LSL	R8, R4, R7
;__Lib_MathDouble.c, 479 :: 		
__me_skip_sticky:
;__Lib_MathDouble.c, 480 :: 		
0x29CC	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 481 :: 		
0x29CE	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 482 :: 		
0x29D0	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 484 :: 		
0x29D4	0xE035    BEQ	__me_lab_end
;__Lib_MathDouble.c, 485 :: 		
0x29D6	0xBF46    ITTE	MI
;__Lib_MathDouble.c, 486 :: 		
0x29D8	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 487 :: 		
0x29DA	0xF04F0701  MOVMI	R7, #1
;__Lib_MathDouble.c, 488 :: 		
0x29DE	0xF04F0700  MOVPL	R7, #0
;__Lib_MathDouble.c, 490 :: 		
__me_loop:
0x29E2	0xF1A30301  SUB	R3, R3, #1
;__Lib_MathDouble.c, 491 :: 		
0x29E6	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 492 :: 		
0x29E8	0xD5FB    BPL	__me_loop
;__Lib_MathDouble.c, 494 :: 		
0x29EA	0xF0110480  ANDS	R4, R1, #128
;__Lib_MathDouble.c, 495 :: 		
0x29EE	0xD00D    BEQ	__me_no_round
;__Lib_MathDouble.c, 496 :: 		
0x29F0	0xF0010520  AND	R5, R1, #32
;__Lib_MathDouble.c, 497 :: 		
0x29F4	0xEA480805  ORR	R8, R8, R5, LSL #0
;__Lib_MathDouble.c, 498 :: 		
0x29F8	0x3180    ADDS	R1, #128
;__Lib_MathDouble.c, 499 :: 		
0x29FA	0xBF28    IT	CS
;__Lib_MathDouble.c, 500 :: 		
0x29FC	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 501 :: 		
0x29FE	0xF0010440  AND	R4, R1, #64
;__Lib_MathDouble.c, 502 :: 		
0x2A02	0xEA580804  ORRS	R8, R8, R4, LSL #0
;__Lib_MathDouble.c, 503 :: 		
0x2A06	0xBF08    IT	EQ
;__Lib_MathDouble.c, 504 :: 		
0x2A08	0xF4217180  BICEQ	R1, R1, #256
;__Lib_MathDouble.c, 506 :: 		
__me_no_round:
;__Lib_MathDouble.c, 507 :: 		
0x2A0C	0x1C9B    ADDS	R3, R3, #2
;__Lib_MathDouble.c, 508 :: 		
0x2A0E	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 509 :: 		
0x2A10	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 511 :: 		
0x2A14	0xE015    BLE	__me_lab_end
;__Lib_MathDouble.c, 512 :: 		
0x2A16	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 513 :: 		
0x2A18	0xD20D    BCS	__me_ovfl
;__Lib_MathDouble.c, 515 :: 		
0x2A1A	0xF02101FF  BIC	R1, R1, #255
;__Lib_MathDouble.c, 516 :: 		
0x2A1E	0xEA4F0141  LSL	R1, R1, #1
;__Lib_MathDouble.c, 518 :: 		
0x2A22	0xEA4F2051  LSR	R0, R1, #9
;__Lib_MathDouble.c, 519 :: 		
0x2A26	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 520 :: 		
0x2A2A	0xEA4070C7  ORR	R0, R0, R7, LSL #31
;__Lib_MathDouble.c, 523 :: 		
0x2A2E	0xE008    B	__me_lab_end
;__Lib_MathDouble.c, 525 :: 		
__me_ovfl1:
0x2A30	0x4610    MOV	R0, R2
;__Lib_MathDouble.c, 526 :: 		
__me_ovfl0:
0x2A32	0xEA4F77D0  LSR	R7, R0, #31
;__Lib_MathDouble.c, 527 :: 		
__me_ovfl:
0x2A36	0xEA4F77C7  LSL	R7, R7, #31
;__Lib_MathDouble.c, 528 :: 		
0x2A3A	0x20FF    MOVS	R0, #255
;__Lib_MathDouble.c, 529 :: 		
0x2A3C	0xEA4F50C0  LSL	R0, R0, #23
;__Lib_MathDouble.c, 530 :: 		
0x2A40	0x4338    ORRS	R0, R7
;__Lib_MathDouble.c, 531 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 532 :: 		
0x2A42	0xE8BD41FA  POP	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 534 :: 		
L_end__Add_FP:
0x2A46	0xB001    ADD	SP, SP, #4
0x2A48	0x4770    BX	LR
; end of __Add_FP
__Compare_FP:
;__Lib_MathDouble.c, 839 :: 		
0x27E0	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 841 :: 		
0x27E2	0xB510    PUSH	(R4, R14)
;__Lib_MathDouble.c, 843 :: 		
0x27E4	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 844 :: 		
0x27E6	0xBF08    IT	EQ
;__Lib_MathDouble.c, 846 :: 		
0x27E8	0xE02A    BEQ	__me_lab_end
;__Lib_MathDouble.c, 848 :: 		
0x27EA	0xEA400402  ORR	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 849 :: 		
0x27EE	0xEA4F0444  LSL	R4, R4, #1
;__Lib_MathDouble.c, 850 :: 		
0x27F2	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 851 :: 		
0x27F4	0xBF08    IT	EQ
;__Lib_MathDouble.c, 853 :: 		
0x27F6	0xE023    BEQ	__me_lab_end
;__Lib_MathDouble.c, 855 :: 		
0x27F8	0x0044    LSLS	R4, R0, #1
;__Lib_MathDouble.c, 856 :: 		
0x27FA	0xD104    BNE	__me_ct2_
;__Lib_MathDouble.c, 858 :: 		
0x27FC	0x4294    CMP	R4, R2
;__Lib_MathDouble.c, 859 :: 		
0x27FE	0xD401    BMI	__me_labop2_pos
;__Lib_MathDouble.c, 860 :: 		
0x2800	0x1CA4    ADDS	R4, R4, #2
;__Lib_MathDouble.c, 861 :: 		
0x2802	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 862 :: 		
__me_labop2_pos:
;__Lib_MathDouble.c, 864 :: 		
0x2804	0xE01C    B	__me_lab_end
;__Lib_MathDouble.c, 866 :: 		
__me_ct2_:
0x2806	0xEA4F0440  LSL	R4, R0, #1
;__Lib_MathDouble.c, 867 :: 		
0x280A	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 868 :: 		
0x280E	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 869 :: 		
0x2810	0xD10A    BNE	__me_ct1_
;__Lib_MathDouble.c, 870 :: 		
0x2812	0xEA4F0442  LSL	R4, R2, #1
;__Lib_MathDouble.c, 871 :: 		
0x2816	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 872 :: 		
0x281A	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 873 :: 		
0x281C	0xD104    BNE	__me_ct1_
;__Lib_MathDouble.c, 875 :: 		
0x281E	0xEA4F74D2  LSR	R4, R2, #31
;__Lib_MathDouble.c, 876 :: 		
0x2822	0xEBB434D0  SUBS	R4, R4, R0, LSR #31
;__Lib_MathDouble.c, 878 :: 		
0x2826	0xE00B    B	__me_lab_end
;__Lib_MathDouble.c, 880 :: 		
__me_ct1_:
0x2828	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 881 :: 		
0x282A	0xD406    BMI	__me_op2_m
;__Lib_MathDouble.c, 883 :: 		
0x282C	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 884 :: 		
0x282E	0xDC02    BGT	__me_labop1_pos
;__Lib_MathDouble.c, 885 :: 		
0x2830	0x2400    MOVS	R4, #0
;__Lib_MathDouble.c, 886 :: 		
0x2832	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 888 :: 		
0x2834	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 889 :: 		
__me_labop1_pos:
;__Lib_MathDouble.c, 890 :: 		
0x2836	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 892 :: 		
0x2838	0xE002    B	__me_lab_end
;__Lib_MathDouble.c, 893 :: 		
__me_op2_m:
0x283A	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 894 :: 		
0x283C	0xBF48    IT	MI
;__Lib_MathDouble.c, 895 :: 		
0x283E	0x4282    CMPMI	R2, R0
;__Lib_MathDouble.c, 896 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 897 :: 		
0x2840	0xE8BD4010  POP	(R4, R14)
;__Lib_MathDouble.c, 899 :: 		
L_end__Compare_FP:
0x2844	0xB001    ADD	SP, SP, #4
0x2846	0x4770    BX	LR
; end of __Compare_FP
_invSqrt:
;MadgwickAHRS.c, 215 :: 		float invSqrt(float x) {
; x start address is: 0 (R0)
0x12A4	0xB083    SUB	SP, SP, #12
0x12A6	0xF8CDE000  STR	LR, [SP, #0]
0x12AA	0x4680    MOV	R8, R0
; x end address is: 0 (R0)
; x start address is: 32 (R8)
;MadgwickAHRS.c, 216 :: 		float halfx = 0.5f * x;
0x12AC	0xF04F507C  MOV	R0, #1056964608
0x12B0	0x4642    MOV	R2, R8
0x12B2	0xF7FFFF3F  BL	__Mul_FP+0
;MadgwickAHRS.c, 217 :: 		float y = x;
0x12B6	0xF8CD8004  STR	R8, [SP, #4]
; x end address is: 32 (R8)
;MadgwickAHRS.c, 218 :: 		long i = *(long*)&y;
0x12BA	0xA901    ADD	R1, SP, #4
0x12BC	0x6809    LDR	R1, [R1, #0]
0x12BE	0x9102    STR	R1, [SP, #8]
;MadgwickAHRS.c, 219 :: 		i = 0x5f3759df - (i>>1);
0x12C0	0x104A    ASRS	R2, R1, #1
0x12C2	0x490C    LDR	R1, [PC, #48]
0x12C4	0x1A89    SUB	R1, R1, R2
0x12C6	0x9102    STR	R1, [SP, #8]
;MadgwickAHRS.c, 220 :: 		y = *(float*)&i;
0x12C8	0xA902    ADD	R1, SP, #8
0x12CA	0x680A    LDR	R2, [R1, #0]
0x12CC	0x9201    STR	R2, [SP, #4]
;MadgwickAHRS.c, 221 :: 		y = y * (1.5f - (halfx * y * y));
0x12CE	0xF7FFFF31  BL	__Mul_FP+0
0x12D2	0x9A01    LDR	R2, [SP, #4]
0x12D4	0xF7FFFF2E  BL	__Mul_FP+0
0x12D8	0x4602    MOV	R2, R0
0x12DA	0xF04F507F  MOV	R0, #1069547520
0x12DE	0xF001FAB3  BL	__Sub_FP+0
0x12E2	0x9A01    LDR	R2, [SP, #4]
0x12E4	0xF7FFFF26  BL	__Mul_FP+0
0x12E8	0x9001    STR	R0, [SP, #4]
;MadgwickAHRS.c, 222 :: 		return y;
0x12EA	0x4600    MOV	R0, R0
;MadgwickAHRS.c, 223 :: 		}
L_end_invSqrt:
0x12EC	0xF8DDE000  LDR	LR, [SP, #0]
0x12F0	0xB003    ADD	SP, SP, #12
0x12F2	0x4770    BX	LR
0x12F4	0x59DF5F37  	#1597463007
; end of _invSqrt
_sprintf:
;__Lib_Sprintf.c, 727 :: 		
0x378C	0xB082    SUB	SP, SP, #8
0x378E	0xF8CDE000  STR	LR, [SP, #0]
; wh start address is: 40 (R10)
0x3792	0xF8DDA008  LDR	R10, [SP, #8]
0x3796	0x9803    LDR	R0, [SP, #12]
0x3798	0x9003    STR	R0, [SP, #12]
;__Lib_Sprintf.c, 732 :: 		
0x379A	0xA901    ADD	R1, SP, #4
0x379C	0xA803    ADD	R0, SP, #12
0x379E	0x1D00    ADDS	R0, R0, #4
0x37A0	0x6008    STR	R0, [R1, #0]
;__Lib_Sprintf.c, 733 :: 		
0x37A2	0x460A    MOV	R2, R1
0x37A4	0x9903    LDR	R1, [SP, #12]
0x37A6	0x4650    MOV	R0, R10
0x37A8	0xF7FDFDA6  BL	__Lib_Sprintf__doprntf+0
; cnt start address is: 8 (R2)
0x37AC	0xB202    SXTH	R2, R0
;__Lib_Sprintf.c, 734 :: 		
0x37AE	0xEB0A0100  ADD	R1, R10, R0, LSL #0
; wh end address is: 40 (R10)
0x37B2	0x2000    MOVS	R0, #0
0x37B4	0x7008    STRB	R0, [R1, #0]
;__Lib_Sprintf.c, 735 :: 		
0x37B6	0xB210    SXTH	R0, R2
; cnt end address is: 8 (R2)
;__Lib_Sprintf.c, 736 :: 		
L_end_sprintf:
0x37B8	0xF8DDE000  LDR	LR, [SP, #0]
0x37BC	0xB002    ADD	SP, SP, #8
0x37BE	0x4770    BX	LR
; end of _sprintf
__Lib_Sprintf__doprntf:
;__Lib_Sprintf.c, 187 :: 		
; pb start address is: 0 (R0)
0x12F8	0xB08F    SUB	SP, SP, #60
0x12FA	0xF8CDE000  STR	LR, [SP, #0]
0x12FE	0x910B    STR	R1, [SP, #44]
0x1300	0x920C    STR	R2, [SP, #48]
; pb end address is: 0 (R0)
; pb start address is: 0 (R0)
;__Lib_Sprintf.c, 193 :: 		
0x1302	0xF2400300  MOVW	R3, #0
0x1306	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x130A	0x4602    MOV	R2, R0
;__Lib_Sprintf.c, 223 :: 		
L___Lib_Sprintf__doprntf10:
; pb start address is: 8 (R2)
0x130C	0x9C0B    LDR	R4, [SP, #44]
0x130E	0x9B0B    LDR	R3, [SP, #44]
0x1310	0x1C5B    ADDS	R3, R3, #1
0x1312	0x930B    STR	R3, [SP, #44]
0x1314	0x7823    LDRB	R3, [R4, #0]
0x1316	0xF88D3012  STRB	R3, [SP, #18]
0x131A	0x2B00    CMP	R3, #0
0x131C	0xF0018251  BEQ	L___Lib_Sprintf__doprntf11
;__Lib_Sprintf.c, 224 :: 		
0x1320	0xF89D3012  LDRB	R3, [SP, #18]
0x1324	0x2B25    CMP	R3, #37
0x1326	0xD00A    BEQ	L___Lib_Sprintf__doprntf12
;__Lib_Sprintf.c, 225 :: 		
0x1328	0xF89D3012  LDRB	R3, [SP, #18]
0x132C	0x7013    STRB	R3, [R2, #0]
0x132E	0x1C50    ADDS	R0, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 0 (R0)
0x1330	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1334	0x1C5B    ADDS	R3, R3, #1
0x1336	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 226 :: 		
0x133A	0x4602    MOV	R2, R0
; pb end address is: 0 (R0)
0x133C	0xE7E6    B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 227 :: 		
L___Lib_Sprintf__doprntf12:
;__Lib_Sprintf.c, 228 :: 		
; pb start address is: 8 (R2)
0x133E	0x2300    MOVS	R3, #0
0x1340	0xB21B    SXTH	R3, R3
0x1342	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 229 :: 		
0x1346	0x2300    MOVS	R3, #0
0x1348	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 230 :: 		
L___Lib_Sprintf__doprntf13:
;__Lib_Sprintf.c, 231 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x134C	0xE031    B	L___Lib_Sprintf__doprntf16
; pb end address is: 8 (R2)
;__Lib_Sprintf.c, 232 :: 		
L___Lib_Sprintf__doprntf18:
;__Lib_Sprintf.c, 233 :: 		
; pb start address is: 8 (R2)
0x134E	0xF8BD3016  LDRH	R3, [SP, #22]
0x1352	0xF0430308  ORR	R3, R3, #8
0x1356	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 234 :: 		
0x135A	0x9B0B    LDR	R3, [SP, #44]
0x135C	0x1C5B    ADDS	R3, R3, #1
0x135E	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 235 :: 		
0x1360	0xE03C    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 237 :: 		
L___Lib_Sprintf__doprntf19:
;__Lib_Sprintf.c, 238 :: 		
0x1362	0xF8BD3016  LDRH	R3, [SP, #22]
0x1366	0xF0430301  ORR	R3, R3, #1
0x136A	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 239 :: 		
0x136E	0x9B0B    LDR	R3, [SP, #44]
0x1370	0x1C5B    ADDS	R3, R3, #1
0x1372	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 240 :: 		
0x1374	0xE032    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 242 :: 		
L___Lib_Sprintf__doprntf20:
;__Lib_Sprintf.c, 243 :: 		
0x1376	0xF8BD3016  LDRH	R3, [SP, #22]
0x137A	0xF0430302  ORR	R3, R3, #2
0x137E	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 244 :: 		
0x1382	0x9B0B    LDR	R3, [SP, #44]
0x1384	0x1C5B    ADDS	R3, R3, #1
0x1386	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 245 :: 		
0x1388	0xE028    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 247 :: 		
L___Lib_Sprintf__doprntf21:
;__Lib_Sprintf.c, 248 :: 		
0x138A	0xF8BD3016  LDRH	R3, [SP, #22]
0x138E	0xF4436300  ORR	R3, R3, #2048
0x1392	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 249 :: 		
0x1396	0x9B0B    LDR	R3, [SP, #44]
0x1398	0x1C5B    ADDS	R3, R3, #1
0x139A	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 250 :: 		
0x139C	0xE01E    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 252 :: 		
L___Lib_Sprintf__doprntf22:
;__Lib_Sprintf.c, 253 :: 		
0x139E	0xF8BD3016  LDRH	R3, [SP, #22]
0x13A2	0xF0430304  ORR	R3, R3, #4
0x13A6	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 254 :: 		
0x13AA	0x9B0B    LDR	R3, [SP, #44]
0x13AC	0x1C5B    ADDS	R3, R3, #1
0x13AE	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 255 :: 		
0x13B0	0xE014    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 256 :: 		
L___Lib_Sprintf__doprntf16:
0x13B2	0x9B0B    LDR	R3, [SP, #44]
0x13B4	0x781B    LDRB	R3, [R3, #0]
0x13B6	0x2B2D    CMP	R3, #45
0x13B8	0xD0C9    BEQ	L___Lib_Sprintf__doprntf18
0x13BA	0x9B0B    LDR	R3, [SP, #44]
0x13BC	0x781B    LDRB	R3, [R3, #0]
0x13BE	0x2B20    CMP	R3, #32
0x13C0	0xD0CF    BEQ	L___Lib_Sprintf__doprntf19
0x13C2	0x9B0B    LDR	R3, [SP, #44]
0x13C4	0x781B    LDRB	R3, [R3, #0]
0x13C6	0x2B2B    CMP	R3, #43
0x13C8	0xD0D5    BEQ	L___Lib_Sprintf__doprntf20
0x13CA	0x9B0B    LDR	R3, [SP, #44]
0x13CC	0x781B    LDRB	R3, [R3, #0]
0x13CE	0x2B23    CMP	R3, #35
0x13D0	0xD0DB    BEQ	L___Lib_Sprintf__doprntf21
0x13D2	0x9B0B    LDR	R3, [SP, #44]
0x13D4	0x781B    LDRB	R3, [R3, #0]
0x13D6	0x2B30    CMP	R3, #48
0x13D8	0xD0E1    BEQ	L___Lib_Sprintf__doprntf22
;__Lib_Sprintf.c, 257 :: 		
0x13DA	0xE000    B	L___Lib_Sprintf__doprntf14
;__Lib_Sprintf.c, 258 :: 		
L___Lib_Sprintf__doprntf15:
0x13DC	0xE7B6    B	L___Lib_Sprintf__doprntf13
L___Lib_Sprintf__doprntf14:
;__Lib_Sprintf.c, 259 :: 		
0x13DE	0xF8BD3016  LDRH	R3, [SP, #22]
0x13E2	0xF0030302  AND	R3, R3, #2
0x13E6	0xB29B    UXTH	R3, R3
0x13E8	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf23
;__Lib_Sprintf.c, 260 :: 		
0x13EA	0xF8BD4016  LDRH	R4, [SP, #22]
0x13EE	0xF64F73FE  MOVW	R3, #65534
0x13F2	0xEA040303  AND	R3, R4, R3, LSL #0
0x13F6	0xF8AD3016  STRH	R3, [SP, #22]
L___Lib_Sprintf__doprntf23:
;__Lib_Sprintf.c, 261 :: 		
0x13FA	0xF8BD3016  LDRH	R3, [SP, #22]
0x13FE	0xF0030308  AND	R3, R3, #8
0x1402	0xB29B    UXTH	R3, R3
0x1404	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf24
;__Lib_Sprintf.c, 262 :: 		
0x1406	0xF8BD4016  LDRH	R4, [SP, #22]
0x140A	0xF64F73FB  MOVW	R3, #65531
0x140E	0xEA040303  AND	R3, R4, R3, LSL #0
0x1412	0xF8AD3016  STRH	R3, [SP, #22]
L___Lib_Sprintf__doprntf24:
;__Lib_Sprintf.c, 263 :: 		
0x1416	0x9B0B    LDR	R3, [SP, #44]
0x1418	0x781B    LDRB	R3, [R3, #0]
0x141A	0xB2D8    UXTB	R0, R3
0x141C	0xF7FFFDC0  BL	_isdigit+0
0x1420	0xB1E8    CBZ	R0, L___Lib_Sprintf__doprntf25
;__Lib_Sprintf.c, 264 :: 		
0x1422	0x2300    MOVS	R3, #0
0x1424	0xB21B    SXTH	R3, R3
0x1426	0xF8AD3014  STRH	R3, [SP, #20]
; pb end address is: 8 (R2)
0x142A	0x4615    MOV	R5, R2
;__Lib_Sprintf.c, 265 :: 		
0x142C	0xE7FF    B	L___Lib_Sprintf__doprntf26
L___Lib_Sprintf__doprntf354:
;__Lib_Sprintf.c, 267 :: 		
;__Lib_Sprintf.c, 265 :: 		
L___Lib_Sprintf__doprntf26:
;__Lib_Sprintf.c, 266 :: 		
; pb start address is: 20 (R5)
; pb start address is: 20 (R5)
; pb end address is: 20 (R5)
0x142E	0xF9BD4014  LDRSH	R4, [SP, #20]
0x1432	0x230A    MOVS	R3, #10
0x1434	0xB21B    SXTH	R3, R3
0x1436	0x435C    MULS	R4, R3, R4
0x1438	0xB224    SXTH	R4, R4
0x143A	0x9B0B    LDR	R3, [SP, #44]
0x143C	0x781B    LDRB	R3, [R3, #0]
0x143E	0x18E3    ADDS	R3, R4, R3
0x1440	0xB21B    SXTH	R3, R3
0x1442	0x3B30    SUBS	R3, #48
0x1444	0xF8AD3014  STRH	R3, [SP, #20]
0x1448	0x9B0B    LDR	R3, [SP, #44]
0x144A	0x1C5B    ADDS	R3, R3, #1
0x144C	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 267 :: 		
0x144E	0x781B    LDRB	R3, [R3, #0]
0x1450	0xB2D8    UXTB	R0, R3
0x1452	0xF7FFFDA5  BL	_isdigit+0
0x1456	0x2800    CMP	R0, #0
0x1458	0xD1E9    BNE	L___Lib_Sprintf__doprntf354
; pb end address is: 20 (R5)
;__Lib_Sprintf.c, 268 :: 		
; pb start address is: 20 (R5)
0x145A	0x462F    MOV	R7, R5
; pb end address is: 20 (R5)
0x145C	0xE010    B	L___Lib_Sprintf__doprntf29
L___Lib_Sprintf__doprntf25:
;__Lib_Sprintf.c, 270 :: 		
; pb start address is: 8 (R2)
0x145E	0x9B0B    LDR	R3, [SP, #44]
0x1460	0x781B    LDRB	R3, [R3, #0]
0x1462	0x2B2A    CMP	R3, #42
0x1464	0xD10B    BNE	L___Lib_Sprintf__doprntf30
;__Lib_Sprintf.c, 271 :: 		
0x1466	0x9B0C    LDR	R3, [SP, #48]
0x1468	0x681D    LDR	R5, [R3, #0]
0x146A	0x1D2C    ADDS	R4, R5, #4
0x146C	0x9B0C    LDR	R3, [SP, #48]
0x146E	0x601C    STR	R4, [R3, #0]
0x1470	0xF9B53000  LDRSH	R3, [R5, #0]
0x1474	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 272 :: 		
0x1478	0x9B0B    LDR	R3, [SP, #44]
0x147A	0x1C5B    ADDS	R3, R3, #1
0x147C	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 273 :: 		
L___Lib_Sprintf__doprntf30:
0x147E	0x4617    MOV	R7, R2
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf29:
;__Lib_Sprintf.c, 274 :: 		
; pb start address is: 28 (R7)
0x1480	0x9B0B    LDR	R3, [SP, #44]
0x1482	0x781B    LDRB	R3, [R3, #0]
0x1484	0x2B2E    CMP	R3, #46
0x1486	0xD131    BNE	L___Lib_Sprintf__doprntf31
;__Lib_Sprintf.c, 275 :: 		
0x1488	0x9B0B    LDR	R3, [SP, #44]
0x148A	0x1C5B    ADDS	R3, R3, #1
0x148C	0x930B    STR	R3, [SP, #44]
0x148E	0x781B    LDRB	R3, [R3, #0]
0x1490	0x2B2A    CMP	R3, #42
0x1492	0xD10D    BNE	L___Lib_Sprintf__doprntf32
;__Lib_Sprintf.c, 276 :: 		
0x1494	0x9B0C    LDR	R3, [SP, #48]
0x1496	0x681D    LDR	R5, [R3, #0]
0x1498	0x1D2C    ADDS	R4, R5, #4
0x149A	0x9B0C    LDR	R3, [SP, #48]
0x149C	0x601C    STR	R4, [R3, #0]
0x149E	0xF9B53000  LDRSH	R3, [R5, #0]
0x14A2	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 277 :: 		
0x14A6	0x9B0B    LDR	R3, [SP, #44]
0x14A8	0x1C5B    ADDS	R3, R3, #1
0x14AA	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 278 :: 		
0x14AC	0x46BC    MOV	R12, R7
0x14AE	0xE01C    B	L___Lib_Sprintf__doprntf33
L___Lib_Sprintf__doprntf32:
;__Lib_Sprintf.c, 279 :: 		
0x14B0	0x2300    MOVS	R3, #0
0x14B2	0xB21B    SXTH	R3, R3
0x14B4	0xF8AD3010  STRH	R3, [SP, #16]
; pb end address is: 28 (R7)
0x14B8	0x463A    MOV	R2, R7
;__Lib_Sprintf.c, 280 :: 		
L___Lib_Sprintf__doprntf34:
; pb start address is: 8 (R2)
0x14BA	0x9B0B    LDR	R3, [SP, #44]
0x14BC	0x781B    LDRB	R3, [R3, #0]
0x14BE	0xB2D8    UXTB	R0, R3
0x14C0	0xF7FFFD6E  BL	_isdigit+0
0x14C4	0xB180    CBZ	R0, L___Lib_Sprintf__doprntf35
;__Lib_Sprintf.c, 281 :: 		
0x14C6	0xF9BD4010  LDRSH	R4, [SP, #16]
0x14CA	0x230A    MOVS	R3, #10
0x14CC	0xB21B    SXTH	R3, R3
0x14CE	0x435C    MULS	R4, R3, R4
0x14D0	0xB224    SXTH	R4, R4
0x14D2	0x9B0B    LDR	R3, [SP, #44]
0x14D4	0x781B    LDRB	R3, [R3, #0]
0x14D6	0x18E3    ADDS	R3, R4, R3
0x14D8	0xB21B    SXTH	R3, R3
0x14DA	0x3B30    SUBS	R3, #48
0x14DC	0xF8AD3010  STRH	R3, [SP, #16]
0x14E0	0x9B0B    LDR	R3, [SP, #44]
0x14E2	0x1C5B    ADDS	R3, R3, #1
0x14E4	0x930B    STR	R3, [SP, #44]
0x14E6	0xE7E8    B	L___Lib_Sprintf__doprntf34
L___Lib_Sprintf__doprntf35:
;__Lib_Sprintf.c, 282 :: 		
0x14E8	0x4694    MOV	R12, R2
L___Lib_Sprintf__doprntf33:
; pb end address is: 8 (R2)
; pb start address is: 48 (R12)
; pb end address is: 48 (R12)
0x14EA	0xE00A    B	L___Lib_Sprintf__doprntf36
L___Lib_Sprintf__doprntf31:
;__Lib_Sprintf.c, 284 :: 		
; pb start address is: 28 (R7)
0x14EC	0x2300    MOVS	R3, #0
0x14EE	0xB21B    SXTH	R3, R3
0x14F0	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 286 :: 		
0x14F4	0xF8BD3016  LDRH	R3, [SP, #22]
0x14F8	0xF4435380  ORR	R3, R3, #4096
0x14FC	0xF8AD3016  STRH	R3, [SP, #22]
; pb end address is: 28 (R7)
0x1500	0x46BC    MOV	R12, R7
;__Lib_Sprintf.c, 288 :: 		
L___Lib_Sprintf__doprntf36:
;__Lib_Sprintf.c, 290 :: 		
; pb start address is: 48 (R12)
____doprntf_loop:
;__Lib_Sprintf.c, 292 :: 		
; pb start address is: 48 (R12)
; pb end address is: 48 (R12)
0x1502	0x9C0B    LDR	R4, [SP, #44]
0x1504	0x9B0B    LDR	R3, [SP, #44]
0x1506	0x1C5B    ADDS	R3, R3, #1
0x1508	0x930B    STR	R3, [SP, #44]
0x150A	0x7823    LDRB	R3, [R4, #0]
0x150C	0xF88D3012  STRB	R3, [SP, #18]
0x1510	0xE0D9    B	L___Lib_Sprintf__doprntf37
; pb end address is: 48 (R12)
;__Lib_Sprintf.c, 293 :: 		
L___Lib_Sprintf__doprntf39:
;__Lib_Sprintf.c, 294 :: 		
0x1512	0xF9BD0028  LDRSH	R0, [SP, #40]
0x1516	0xF001B956  B	L_end__doprntf
;__Lib_Sprintf.c, 295 :: 		
L___Lib_Sprintf__doprntf40:
;__Lib_Sprintf.c, 296 :: 		
; pb start address is: 48 (R12)
L___Lib_Sprintf__doprntf41:
;__Lib_Sprintf.c, 298 :: 		
0x151A	0xF8BD3016  LDRH	R3, [SP, #22]
0x151E	0xF0430310  ORR	R3, R3, #16
0x1522	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 299 :: 		
0x1526	0xE7EC    B	____doprntf_loop
;__Lib_Sprintf.c, 313 :: 		
L___Lib_Sprintf__doprntf42:
;__Lib_Sprintf.c, 314 :: 		
0x1528	0xF8BD3016  LDRH	R3, [SP, #22]
0x152C	0xF4436380  ORR	R3, R3, #1024
0x1530	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 315 :: 		
0x1534	0xE116    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 317 :: 		
L___Lib_Sprintf__doprntf43:
;__Lib_Sprintf.c, 318 :: 		
0x1536	0xF8BD3016  LDRH	R3, [SP, #22]
0x153A	0xF0430320  ORR	R3, R3, #32
0x153E	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 319 :: 		
L___Lib_Sprintf__doprntf44:
;__Lib_Sprintf.c, 320 :: 		
0x1542	0xF8BD3016  LDRH	R3, [SP, #22]
0x1546	0xF4437380  ORR	R3, R3, #256
0x154A	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 321 :: 		
0x154E	0xE109    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 322 :: 		
L___Lib_Sprintf__doprntf45:
;__Lib_Sprintf.c, 323 :: 		
0x1550	0xF8BD3016  LDRH	R3, [SP, #22]
0x1554	0xF4437300  ORR	R3, R3, #512
0x1558	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 324 :: 		
0x155C	0xE102    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 326 :: 		
L___Lib_Sprintf__doprntf46:
;__Lib_Sprintf.c, 327 :: 		
0x155E	0xF8BD3016  LDRH	R3, [SP, #22]
0x1562	0xF0430340  ORR	R3, R3, #64
0x1566	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 328 :: 		
0x156A	0xE0FB    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 330 :: 		
L___Lib_Sprintf__doprntf47:
;__Lib_Sprintf.c, 331 :: 		
L___Lib_Sprintf__doprntf48:
;__Lib_Sprintf.c, 332 :: 		
0x156C	0xE0FA    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 334 :: 		
L___Lib_Sprintf__doprntf49:
;__Lib_Sprintf.c, 336 :: 		
L___Lib_Sprintf__doprntf50:
;__Lib_Sprintf.c, 337 :: 		
0x156E	0xF8BD3016  LDRH	R3, [SP, #22]
0x1572	0xF0430320  ORR	R3, R3, #32
0x1576	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 338 :: 		
L___Lib_Sprintf__doprntf51:
;__Lib_Sprintf.c, 339 :: 		
0x157A	0xF8BD3016  LDRH	R3, [SP, #22]
0x157E	0xF0430380  ORR	R3, R3, #128
0x1582	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 340 :: 		
0x1586	0xE0ED    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 342 :: 		
L___Lib_Sprintf__doprntf52:
;__Lib_Sprintf.c, 343 :: 		
0x1588	0x9B0C    LDR	R3, [SP, #48]
0x158A	0x681D    LDR	R5, [R3, #0]
0x158C	0x1D2C    ADDS	R4, R5, #4
0x158E	0x9B0C    LDR	R3, [SP, #48]
0x1590	0x601C    STR	R4, [R3, #0]
0x1592	0x682B    LDR	R3, [R5, #0]
0x1594	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 347 :: 		
0x1596	0xB90B    CBNZ	R3, L___Lib_Sprintf__doprntf53
;__Lib_Sprintf.c, 348 :: 		
0x1598	0x4BFA    LDR	R3, [PC, #1000]
0x159A	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf53:
;__Lib_Sprintf.c, 349 :: 		
0x159C	0x2300    MOVS	R3, #0
0x159E	0xF8AD3024  STRH	R3, [SP, #36]
; pb end address is: 48 (R12)
0x15A2	0x4665    MOV	R5, R12
;__Lib_Sprintf.c, 350 :: 		
L___Lib_Sprintf__doprntf54:
; pb start address is: 20 (R5)
0x15A4	0xF8BD4024  LDRH	R4, [SP, #36]
0x15A8	0x9B08    LDR	R3, [SP, #32]
0x15AA	0x191B    ADDS	R3, R3, R4
0x15AC	0x781B    LDRB	R3, [R3, #0]
0x15AE	0xB12B    CBZ	R3, L___Lib_Sprintf__doprntf55
;__Lib_Sprintf.c, 351 :: 		
0x15B0	0xF8BD3024  LDRH	R3, [SP, #36]
0x15B4	0x1C5B    ADDS	R3, R3, #1
0x15B6	0xF8AD3024  STRH	R3, [SP, #36]
0x15BA	0xE7F3    B	L___Lib_Sprintf__doprntf54
L___Lib_Sprintf__doprntf55:
;__Lib_Sprintf.c, 352 :: 		
0x15BC	0x462F    MOV	R7, R5
____doprntf_dostring:
; pb end address is: 20 (R5)
;__Lib_Sprintf.c, 353 :: 		
; pb start address is: 28 (R7)
0x15BE	0xF9BD3010  LDRSH	R3, [SP, #16]
0x15C2	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf318
0x15C4	0xF8BD4024  LDRH	R4, [SP, #36]
0x15C8	0xF9BD3010  LDRSH	R3, [SP, #16]
0x15CC	0x42A3    CMP	R3, R4
0x15CE	0xD203    BCS	L___Lib_Sprintf__doprntf317
L___Lib_Sprintf__doprntf316:
;__Lib_Sprintf.c, 354 :: 		
0x15D0	0xF9BD3010  LDRSH	R3, [SP, #16]
0x15D4	0xF8AD3024  STRH	R3, [SP, #36]
;__Lib_Sprintf.c, 353 :: 		
L___Lib_Sprintf__doprntf318:
L___Lib_Sprintf__doprntf317:
;__Lib_Sprintf.c, 355 :: 		
0x15D8	0xF8BD4024  LDRH	R4, [SP, #36]
0x15DC	0xF9BD3014  LDRSH	R3, [SP, #20]
0x15E0	0x42A3    CMP	R3, R4
0x15E2	0xD907    BLS	L___Lib_Sprintf__doprntf59
;__Lib_Sprintf.c, 356 :: 		
0x15E4	0xF8BD4024  LDRH	R4, [SP, #36]
0x15E8	0xF9BD3014  LDRSH	R3, [SP, #20]
0x15EC	0x1B1B    SUB	R3, R3, R4
0x15EE	0xF8AD3014  STRH	R3, [SP, #20]
0x15F2	0xE003    B	L___Lib_Sprintf__doprntf60
L___Lib_Sprintf__doprntf59:
;__Lib_Sprintf.c, 358 :: 		
0x15F4	0x2300    MOVS	R3, #0
0x15F6	0xB21B    SXTH	R3, R3
0x15F8	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf60:
;__Lib_Sprintf.c, 359 :: 		
0x15FC	0xF8BD3016  LDRH	R3, [SP, #22]
0x1600	0xF0030308  AND	R3, R3, #8
0x1604	0xB29B    UXTH	R3, R3
0x1606	0xB99B    CBNZ	R3, L___Lib_Sprintf__doprntf355
; pb end address is: 28 (R7)
0x1608	0x463E    MOV	R6, R7
;__Lib_Sprintf.c, 360 :: 		
L___Lib_Sprintf__doprntf62:
; pb start address is: 24 (R6)
0x160A	0xF9BD4014  LDRSH	R4, [SP, #20]
0x160E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1612	0x1E5B    SUBS	R3, R3, #1
0x1614	0xF8AD3014  STRH	R3, [SP, #20]
0x1618	0xB14C    CBZ	R4, L___Lib_Sprintf__doprntf63
;__Lib_Sprintf.c, 361 :: 		
0x161A	0x2320    MOVS	R3, #32
0x161C	0x7033    STRB	R3, [R6, #0]
0x161E	0x1C77    ADDS	R7, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 28 (R7)
0x1620	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1624	0x1C5B    ADDS	R3, R3, #1
0x1626	0xF8AD3028  STRH	R3, [SP, #40]
0x162A	0x463E    MOV	R6, R7
; pb end address is: 28 (R7)
0x162C	0xE7ED    B	L___Lib_Sprintf__doprntf62
L___Lib_Sprintf__doprntf63:
; pb start address is: 24 (R6)
0x162E	0xE000    B	L___Lib_Sprintf__doprntf61
; pb end address is: 24 (R6)
L___Lib_Sprintf__doprntf355:
;__Lib_Sprintf.c, 359 :: 		
0x1630	0x463E    MOV	R6, R7
;__Lib_Sprintf.c, 361 :: 		
L___Lib_Sprintf__doprntf61:
;__Lib_Sprintf.c, 362 :: 		
; pb start address is: 24 (R6)
; pb end address is: 24 (R6)
L___Lib_Sprintf__doprntf64:
; pb start address is: 24 (R6)
0x1632	0xF8BD4024  LDRH	R4, [SP, #36]
0x1636	0xF8BD3024  LDRH	R3, [SP, #36]
0x163A	0x1E5B    SUBS	R3, R3, #1
0x163C	0xF8AD3024  STRH	R3, [SP, #36]
0x1640	0xB16C    CBZ	R4, L___Lib_Sprintf__doprntf65
;__Lib_Sprintf.c, 363 :: 		
0x1642	0x9B08    LDR	R3, [SP, #32]
0x1644	0x781B    LDRB	R3, [R3, #0]
0x1646	0x7033    STRB	R3, [R6, #0]
0x1648	0x1C70    ADDS	R0, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 0 (R0)
0x164A	0x9B08    LDR	R3, [SP, #32]
0x164C	0x1C5B    ADDS	R3, R3, #1
0x164E	0x9308    STR	R3, [SP, #32]
0x1650	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1654	0x1C5B    ADDS	R3, R3, #1
0x1656	0xF8AD3028  STRH	R3, [SP, #40]
0x165A	0x4606    MOV	R6, R0
; pb end address is: 0 (R0)
0x165C	0xE7E9    B	L___Lib_Sprintf__doprntf64
L___Lib_Sprintf__doprntf65:
;__Lib_Sprintf.c, 365 :: 		
; pb start address is: 24 (R6)
0x165E	0xF8BD3016  LDRH	R3, [SP, #22]
0x1662	0xF0030308  AND	R3, R3, #8
0x1666	0xB29B    UXTH	R3, R3
0x1668	0xB19B    CBZ	R3, L___Lib_Sprintf__doprntf356
; pb end address is: 24 (R6)
0x166A	0x4632    MOV	R2, R6
;__Lib_Sprintf.c, 366 :: 		
L___Lib_Sprintf__doprntf67:
; pb start address is: 8 (R2)
0x166C	0xF9BD4014  LDRSH	R4, [SP, #20]
0x1670	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1674	0x1E5B    SUBS	R3, R3, #1
0x1676	0xF8AD3014  STRH	R3, [SP, #20]
0x167A	0xB14C    CBZ	R4, L___Lib_Sprintf__doprntf68
;__Lib_Sprintf.c, 367 :: 		
0x167C	0x2320    MOVS	R3, #32
0x167E	0x7013    STRB	R3, [R2, #0]
0x1680	0x1C56    ADDS	R6, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 24 (R6)
0x1682	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1686	0x1C5B    ADDS	R3, R3, #1
0x1688	0xF8AD3028  STRH	R3, [SP, #40]
0x168C	0x4632    MOV	R2, R6
; pb end address is: 24 (R6)
0x168E	0xE7ED    B	L___Lib_Sprintf__doprntf67
L___Lib_Sprintf__doprntf68:
; pb start address is: 8 (R2)
0x1690	0xE000    B	L___Lib_Sprintf__doprntf66
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf356:
;__Lib_Sprintf.c, 365 :: 		
0x1692	0x4632    MOV	R2, R6
;__Lib_Sprintf.c, 367 :: 		
L___Lib_Sprintf__doprntf66:
;__Lib_Sprintf.c, 368 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x1694	0xE63A    B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 369 :: 		
L___Lib_Sprintf__doprntf69:
;__Lib_Sprintf.c, 370 :: 		
; pb start address is: 48 (R12)
0x1696	0x9B0C    LDR	R3, [SP, #48]
0x1698	0x681D    LDR	R5, [R3, #0]
0x169A	0x1D2C    ADDS	R4, R5, #4
0x169C	0x9B0C    LDR	R3, [SP, #48]
0x169E	0x601C    STR	R4, [R3, #0]
0x16A0	0xF9B53000  LDRSH	R3, [R5, #0]
0x16A4	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 371 :: 		
L___Lib_Sprintf__doprntf70:
;__Lib_Sprintf.c, 372 :: 		
0x16A8	0xF10D0312  ADD	R3, SP, #18
0x16AC	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 373 :: 		
0x16AE	0x2301    MOVS	R3, #1
0x16B0	0xF8AD3024  STRH	R3, [SP, #36]
;__Lib_Sprintf.c, 374 :: 		
0x16B4	0x4667    MOV	R7, R12
0x16B6	0xE782    B	____doprntf_dostring
;__Lib_Sprintf.c, 376 :: 		
L___Lib_Sprintf__doprntf71:
;__Lib_Sprintf.c, 377 :: 		
0x16B8	0xF8BD3016  LDRH	R3, [SP, #22]
0x16BC	0xF04303C0  ORR	R3, R3, #192
0x16C0	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 378 :: 		
0x16C4	0xE04E    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 380 :: 		
L___Lib_Sprintf__doprntf37:
0x16C6	0xF89D3012  LDRB	R3, [SP, #18]
0x16CA	0x2B00    CMP	R3, #0
0x16CC	0xF43FAF21  BEQ	L___Lib_Sprintf__doprntf39
0x16D0	0xF89D3012  LDRB	R3, [SP, #18]
0x16D4	0x2B6C    CMP	R3, #108
0x16D6	0xF43FAF20  BEQ	L___Lib_Sprintf__doprntf40
0x16DA	0xF89D3012  LDRB	R3, [SP, #18]
0x16DE	0x2B4C    CMP	R3, #76
0x16E0	0xF43FAF1B  BEQ	L___Lib_Sprintf__doprntf41
0x16E4	0xF89D3012  LDRB	R3, [SP, #18]
0x16E8	0x2B66    CMP	R3, #102
0x16EA	0xF43FAF1D  BEQ	L___Lib_Sprintf__doprntf42
0x16EE	0xF89D3012  LDRB	R3, [SP, #18]
0x16F2	0x2B45    CMP	R3, #69
0x16F4	0xF43FAF1F  BEQ	L___Lib_Sprintf__doprntf43
0x16F8	0xF89D3012  LDRB	R3, [SP, #18]
0x16FC	0x2B65    CMP	R3, #101
0x16FE	0xF43FAF20  BEQ	L___Lib_Sprintf__doprntf44
0x1702	0xF89D3012  LDRB	R3, [SP, #18]
0x1706	0x2B67    CMP	R3, #103
0x1708	0xF43FAF22  BEQ	L___Lib_Sprintf__doprntf45
0x170C	0xF89D3012  LDRB	R3, [SP, #18]
0x1710	0x2B6F    CMP	R3, #111
0x1712	0xF43FAF24  BEQ	L___Lib_Sprintf__doprntf46
0x1716	0xF89D3012  LDRB	R3, [SP, #18]
0x171A	0x2B64    CMP	R3, #100
0x171C	0xF43FAF26  BEQ	L___Lib_Sprintf__doprntf47
0x1720	0xF89D3012  LDRB	R3, [SP, #18]
0x1724	0x2B69    CMP	R3, #105
0x1726	0xF43FAF21  BEQ	L___Lib_Sprintf__doprntf48
0x172A	0xF89D3012  LDRB	R3, [SP, #18]
0x172E	0x2B70    CMP	R3, #112
0x1730	0xF43FAF1D  BEQ	L___Lib_Sprintf__doprntf49
0x1734	0xF89D3012  LDRB	R3, [SP, #18]
0x1738	0x2B58    CMP	R3, #88
0x173A	0xF43FAF18  BEQ	L___Lib_Sprintf__doprntf50
0x173E	0xF89D3012  LDRB	R3, [SP, #18]
0x1742	0x2B78    CMP	R3, #120
0x1744	0xF43FAF19  BEQ	L___Lib_Sprintf__doprntf51
0x1748	0xF89D3012  LDRB	R3, [SP, #18]
0x174C	0x2B73    CMP	R3, #115
0x174E	0xF43FAF1B  BEQ	L___Lib_Sprintf__doprntf52
0x1752	0xF89D3012  LDRB	R3, [SP, #18]
0x1756	0x2B63    CMP	R3, #99
0x1758	0xD09D    BEQ	L___Lib_Sprintf__doprntf69
0x175A	0xF89D3012  LDRB	R3, [SP, #18]
0x175E	0x2B75    CMP	R3, #117
0x1760	0xD0AA    BEQ	L___Lib_Sprintf__doprntf71
0x1762	0xE7A1    B	L___Lib_Sprintf__doprntf70
L___Lib_Sprintf__doprntf38:
;__Lib_Sprintf.c, 382 :: 		
0x1764	0xF8BD3016  LDRH	R3, [SP, #22]
0x1768	0xF40363E0  AND	R3, R3, #1792
0x176C	0xB29B    UXTH	R3, R3
0x176E	0x2B00    CMP	R3, #0
0x1770	0xF000857A  BEQ	L___Lib_Sprintf__doprntf72
;__Lib_Sprintf.c, 383 :: 		
0x1774	0xF8BD3016  LDRH	R3, [SP, #22]
0x1778	0xF4035380  AND	R3, R3, #4096
0x177C	0xB29B    UXTH	R3, R3
0x177E	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf73
;__Lib_Sprintf.c, 384 :: 		
0x1780	0x2306    MOVS	R3, #6
0x1782	0xB21B    SXTH	R3, R3
0x1784	0xF8AD3010  STRH	R3, [SP, #16]
L___Lib_Sprintf__doprntf73:
;__Lib_Sprintf.c, 385 :: 		
0x1788	0x9B0C    LDR	R3, [SP, #48]
0x178A	0x681D    LDR	R5, [R3, #0]
0x178C	0x1D2C    ADDS	R4, R5, #4
0x178E	0x9B0C    LDR	R3, [SP, #48]
0x1790	0x601C    STR	R4, [R3, #0]
0x1792	0x682A    LDR	R2, [R5, #0]
0x1794	0x9206    STR	R2, [SP, #24]
;__Lib_Sprintf.c, 386 :: 		
0x1796	0xF04F0000  MOV	R0, #0
0x179A	0xF001F821  BL	__Compare_FP+0
0x179E	0xF2400000  MOVW	R0, #0
0x17A2	0xDD00    BLE	L___Lib_Sprintf__doprntf386
0x17A4	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf386:
0x17A6	0xB148    CBZ	R0, L___Lib_Sprintf__doprntf74
;__Lib_Sprintf.c, 387 :: 		
0x17A8	0x9B06    LDR	R3, [SP, #24]
0x17AA	0xF0834300  EOR	R3, R3, #-2147483648
0x17AE	0x9306    STR	R3, [SP, #24]
;__Lib_Sprintf.c, 388 :: 		
0x17B0	0xF8BD3016  LDRH	R3, [SP, #22]
0x17B4	0xF0430303  ORR	R3, R3, #3
0x17B8	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 389 :: 		
L___Lib_Sprintf__doprntf74:
;__Lib_Sprintf.c, 390 :: 		
0x17BC	0x2300    MOVS	R3, #0
0x17BE	0xB21B    SXTH	R3, R3
0x17C0	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 391 :: 		
0x17C4	0x9A06    LDR	R2, [SP, #24]
0x17C6	0xF04F0000  MOV	R0, #0
0x17CA	0xF001F809  BL	__Compare_FP+0
0x17CE	0xF2400000  MOVW	R0, #0
0x17D2	0xD000    BEQ	L___Lib_Sprintf__doprntf387
0x17D4	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf387:
0x17D6	0x2800    CMP	R0, #0
0x17D8	0xD049    BEQ	L___Lib_Sprintf__doprntf75
;__Lib_Sprintf.c, 392 :: 		
0x17DA	0xAC07    ADD	R4, SP, #28
0x17DC	0xAB06    ADD	R3, SP, #24
0x17DE	0x681B    LDR	R3, [R3, #0]
0x17E0	0x0DDB    LSRS	R3, R3, #23
0x17E2	0xF00303FF  AND	R3, R3, #255
0x17E6	0x3B7E    SUBS	R3, #126
0x17E8	0x8023    STRH	R3, [R4, #0]
;__Lib_Sprintf.c, 393 :: 		
0x17EA	0xF9BD301C  LDRSH	R3, [SP, #28]
0x17EE	0x1E5C    SUBS	R4, R3, #1
0x17F0	0xB224    SXTH	R4, R4
0x17F2	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_Sprintf.c, 394 :: 		
0x17F6	0x2303    MOVS	R3, #3
0x17F8	0xB21B    SXTH	R3, R3
0x17FA	0x435C    MULS	R4, R3, R4
0x17FC	0xB224    SXTH	R4, R4
0x17FE	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_Sprintf.c, 395 :: 		
0x1802	0x230A    MOVS	R3, #10
0x1804	0xB21B    SXTH	R3, R3
0x1806	0xFB94F3F3  SDIV	R3, R4, R3
0x180A	0xB21B    SXTH	R3, R3
0x180C	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 396 :: 		
0x1810	0x2B00    CMP	R3, #0
0x1812	0xDA04    BGE	L___Lib_Sprintf__doprntf76
;__Lib_Sprintf.c, 397 :: 		
0x1814	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1818	0x1E5B    SUBS	R3, R3, #1
0x181A	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf76:
;__Lib_Sprintf.c, 398 :: 		
0x181E	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1822	0x425B    RSBS	R3, R3, #0
0x1824	0xB258    SXTB	R0, R3
0x1826	0xF7FFFBC7  BL	__Lib_Sprintf_scale+0
0x182A	0x9A06    LDR	R2, [SP, #24]
0x182C	0xF7FFFC82  BL	__Mul_FP+0
0x1830	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 399 :: 		
0x1832	0x9A08    LDR	R2, [SP, #32]
0x1834	0xF04F507E  MOV	R0, #1065353216
0x1838	0xF000FFD2  BL	__Compare_FP+0
0x183C	0xF2400000  MOVW	R0, #0
0x1840	0xDD00    BLE	L___Lib_Sprintf__doprntf388
0x1842	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf388:
0x1844	0xB128    CBZ	R0, L___Lib_Sprintf__doprntf77
;__Lib_Sprintf.c, 400 :: 		
0x1846	0xF9BD301C  LDRSH	R3, [SP, #28]
0x184A	0x1E5B    SUBS	R3, R3, #1
0x184C	0xF8AD301C  STRH	R3, [SP, #28]
0x1850	0xE00D    B	L___Lib_Sprintf__doprntf78
L___Lib_Sprintf__doprntf77:
;__Lib_Sprintf.c, 402 :: 		
0x1852	0x9A08    LDR	R2, [SP, #32]
0x1854	0x484C    LDR	R0, [PC, #304]
0x1856	0xF000FFC3  BL	__Compare_FP+0
0x185A	0xF2400000  MOVW	R0, #0
0x185E	0xDC00    BGT	L___Lib_Sprintf__doprntf389
0x1860	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf389:
0x1862	0xB120    CBZ	R0, L___Lib_Sprintf__doprntf79
;__Lib_Sprintf.c, 403 :: 		
0x1864	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1868	0x1C5B    ADDS	R3, R3, #1
0x186A	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf79:
L___Lib_Sprintf__doprntf78:
;__Lib_Sprintf.c, 404 :: 		
L___Lib_Sprintf__doprntf75:
;__Lib_Sprintf.c, 405 :: 		
0x186E	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1872	0x2B00    CMP	R3, #0
0x1874	0xDC03    BGT	L___Lib_Sprintf__doprntf80
;__Lib_Sprintf.c, 406 :: 		
0x1876	0x2301    MOVS	R3, #1
0x1878	0xF88D3012  STRB	R3, [SP, #18]
0x187C	0xE003    B	L___Lib_Sprintf__doprntf81
L___Lib_Sprintf__doprntf80:
;__Lib_Sprintf.c, 408 :: 		
0x187E	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1882	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf81:
;__Lib_Sprintf.c, 409 :: 		
0x1886	0xF8BD3016  LDRH	R3, [SP, #22]
0x188A	0xF4037380  AND	R3, R3, #256
0x188E	0xB29B    UXTH	R3, R3
0x1890	0xB9A3    CBNZ	R3, L___Lib_Sprintf__doprntf322
0x1892	0xF8BD3016  LDRH	R3, [SP, #22]
0x1896	0xF4037300  AND	R3, R3, #512
0x189A	0xB29B    UXTH	R3, R3
0x189C	0xB16B    CBZ	R3, L___Lib_Sprintf__doprntf321
0x189E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x18A2	0xF06F0303  MVN	R3, #3
0x18A6	0x429C    CMP	R4, R3
0x18A8	0xDB06    BLT	L___Lib_Sprintf__doprntf320
0x18AA	0xF9BD4010  LDRSH	R4, [SP, #16]
0x18AE	0xF9BD301C  LDRSH	R3, [SP, #28]
0x18B2	0x42A3    CMP	R3, R4
0x18B4	0xDA00    BGE	L___Lib_Sprintf__doprntf319
0x18B6	0xE000    B	L___Lib_Sprintf__doprntf314
L___Lib_Sprintf__doprntf320:
L___Lib_Sprintf__doprntf319:
0x18B8	0xE000    B	L___Lib_Sprintf__doprntf313
L___Lib_Sprintf__doprntf314:
L___Lib_Sprintf__doprntf321:
0x18BA	0xE27B    B	L___Lib_Sprintf__doprntf88
L___Lib_Sprintf__doprntf313:
L___Lib_Sprintf__doprntf322:
;__Lib_Sprintf.c, 410 :: 		
0x18BC	0xF9BD3010  LDRSH	R3, [SP, #16]
0x18C0	0xB153    CBZ	R3, L___Lib_Sprintf__doprntf324
0x18C2	0xF8BD3016  LDRH	R3, [SP, #22]
0x18C6	0xF4037300  AND	R3, R3, #512
0x18CA	0xB29B    UXTH	R3, R3
0x18CC	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf323
L___Lib_Sprintf__doprntf312:
;__Lib_Sprintf.c, 411 :: 		
0x18CE	0xF9BD3010  LDRSH	R3, [SP, #16]
0x18D2	0x1E5B    SUBS	R3, R3, #1
0x18D4	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 410 :: 		
L___Lib_Sprintf__doprntf324:
L___Lib_Sprintf__doprntf323:
;__Lib_Sprintf.c, 412 :: 		
0x18D8	0xF8BD3010  LDRH	R3, [SP, #16]
0x18DC	0x2B08    CMP	R3, #8
0x18DE	0xD903    BLS	L___Lib_Sprintf__doprntf92
;__Lib_Sprintf.c, 413 :: 		
0x18E0	0x2308    MOVS	R3, #8
0x18E2	0xF88D3012  STRB	R3, [SP, #18]
0x18E6	0xE003    B	L___Lib_Sprintf__doprntf93
L___Lib_Sprintf__doprntf92:
;__Lib_Sprintf.c, 415 :: 		
0x18E8	0xF9BD3010  LDRSH	R3, [SP, #16]
0x18EC	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf93:
;__Lib_Sprintf.c, 416 :: 		
0x18F0	0x9A06    LDR	R2, [SP, #24]
0x18F2	0xF04F0000  MOV	R0, #0
0x18F6	0xF000FF73  BL	__Compare_FP+0
0x18FA	0xF2400000  MOVW	R0, #0
0x18FE	0xD000    BEQ	L___Lib_Sprintf__doprntf390
0x1900	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf390:
0x1902	0x2800    CMP	R0, #0
0x1904	0xD064    BEQ	L___Lib_Sprintf__doprntf94
;__Lib_Sprintf.c, 417 :: 		
0x1906	0xF9BD001C  LDRSH	R0, [SP, #28]
0x190A	0xF7FFFB55  BL	__Lib_Sprintf_scale+0
0x190E	0x900D    STR	R0, [SP, #52]
0x1910	0x9A0D    LDR	R2, [SP, #52]
0x1912	0x9806    LDR	R0, [SP, #24]
0x1914	0xF7FFFC74  BL	__Div_FP+0
0x1918	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 418 :: 		
0x191A	0xF89D3012  LDRB	R3, [SP, #18]
0x191E	0x425B    RSBS	R3, R3, #0
0x1920	0xB258    SXTB	R0, R3
0x1922	0xF7FFFB49  BL	__Lib_Sprintf_scale+0
0x1926	0x900D    STR	R0, [SP, #52]
0x1928	0x9A0D    LDR	R2, [SP, #52]
0x192A	0x9806    LDR	R0, [SP, #24]
0x192C	0xF7FFFC68  BL	__Div_FP+0
0x1930	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 419 :: 		
0x1932	0xF7FFFB01  BL	__FloatToUnsignedIntegral+0
0x1936	0xF7FFFAE9  BL	__UnsignedIntegralToFloat+0
0x193A	0x900D    STR	R0, [SP, #52]
0x193C	0x9A0D    LDR	R2, [SP, #52]
0x193E	0x9806    LDR	R0, [SP, #24]
0x1940	0xF000FF82  BL	__Sub_FP+0
0x1944	0xF04F527C  MOV	R2, #1056964608
0x1948	0xF000FF4A  BL	__Compare_FP+0
0x194C	0xF2400000  MOVW	R0, #0
0x1950	0xDB00    BLT	L___Lib_Sprintf__doprntf391
0x1952	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf391:
0x1954	0xB128    CBZ	R0, L___Lib_Sprintf__doprntf95
;__Lib_Sprintf.c, 420 :: 		
0x1956	0x9806    LDR	R0, [SP, #24]
0x1958	0xF04F527C  MOV	R2, #1056964608
0x195C	0xF000FFF6  BL	__Add_FP+0
0x1960	0x9006    STR	R0, [SP, #24]
L___Lib_Sprintf__doprntf95:
;__Lib_Sprintf.c, 421 :: 		
0x1962	0x9806    LDR	R0, [SP, #24]
0x1964	0xF7FFFAE8  BL	__FloatToUnsignedIntegral+0
0x1968	0xF89D3012  LDRB	R3, [SP, #18]
0x196C	0x1C5B    ADDS	R3, R3, #1
0x196E	0xB21B    SXTH	R3, R3
0x1970	0x009C    LSLS	R4, R3, #2
0x1972	0x4B06    LDR	R3, [PC, #24]
0x1974	0x191B    ADDS	R3, R3, R4
0x1976	0x681B    LDR	R3, [R3, #0]
0x1978	0x4298    CMP	R0, R3
0x197A	0xD314    BCC	L___Lib_Sprintf__doprntf96
;__Lib_Sprintf.c, 422 :: 		
0x197C	0x9A06    LDR	R2, [SP, #24]
0x197E	0x4804    LDR	R0, [PC, #16]
0x1980	0xF000B808  B	#16
0x1984	0x004C2000  	?lstr1___Lib_Sprintf+0
0x1988	0x00004120  	#1092616192
0x198C	0x3E1C0000  	__Lib_Sprintf_dpowers+0
0x1990	0xCCCD3DCC  	#1036831949
0x1994	0xF7FFFBCE  BL	__Mul_FP+0
0x1998	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 423 :: 		
0x199A	0xF9BD301C  LDRSH	R3, [SP, #28]
0x199E	0x1C5B    ADDS	R3, R3, #1
0x19A0	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 424 :: 		
0x19A4	0xE014    B	L___Lib_Sprintf__doprntf97
L___Lib_Sprintf__doprntf96:
;__Lib_Sprintf.c, 426 :: 		
0x19A6	0x9806    LDR	R0, [SP, #24]
0x19A8	0xF7FFFAC6  BL	__FloatToUnsignedIntegral+0
0x19AC	0xF89D3012  LDRB	R3, [SP, #18]
0x19B0	0x009C    LSLS	R4, R3, #2
0x19B2	0x4BFA    LDR	R3, [PC, #1000]
0x19B4	0x191B    ADDS	R3, R3, R4
0x19B6	0x681B    LDR	R3, [R3, #0]
0x19B8	0x4298    CMP	R0, R3
0x19BA	0xD209    BCS	L___Lib_Sprintf__doprntf98
;__Lib_Sprintf.c, 427 :: 		
0x19BC	0x9A06    LDR	R2, [SP, #24]
0x19BE	0x48F8    LDR	R0, [PC, #992]
0x19C0	0xF7FFFBB8  BL	__Mul_FP+0
0x19C4	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 428 :: 		
0x19C6	0xF9BD301C  LDRSH	R3, [SP, #28]
0x19CA	0x1E5B    SUBS	R3, R3, #1
0x19CC	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 429 :: 		
L___Lib_Sprintf__doprntf98:
L___Lib_Sprintf__doprntf97:
;__Lib_Sprintf.c, 430 :: 		
L___Lib_Sprintf__doprntf94:
;__Lib_Sprintf.c, 431 :: 		
0x19D0	0xF8BD3016  LDRH	R3, [SP, #22]
0x19D4	0xF4037300  AND	R3, R3, #512
0x19D8	0xB29B    UXTH	R3, R3
0x19DA	0x2B00    CMP	R3, #0
0x19DC	0xD043    BEQ	L___Lib_Sprintf__doprntf357
0x19DE	0xF8BD3016  LDRH	R3, [SP, #22]
0x19E2	0xF4036300  AND	R3, R3, #2048
0x19E6	0xB29B    UXTH	R3, R3
0x19E8	0x2B00    CMP	R3, #0
0x19EA	0xD13E    BNE	L___Lib_Sprintf__doprntf358
L___Lib_Sprintf__doprntf311:
;__Lib_Sprintf.c, 432 :: 		
0x19EC	0xF9BD3010  LDRSH	R3, [SP, #16]
0x19F0	0x2B0A    CMP	R3, #10
0x19F2	0xDD03    BLE	L___Lib_Sprintf__doprntf102
;__Lib_Sprintf.c, 433 :: 		
0x19F4	0x230A    MOVS	R3, #10
0x19F6	0xB21B    SXTH	R3, R3
0x19F8	0xF8AD3010  STRH	R3, [SP, #16]
L___Lib_Sprintf__doprntf102:
;__Lib_Sprintf.c, 434 :: 		
0x19FC	0x9806    LDR	R0, [SP, #24]
0x19FE	0xF7FFFA9B  BL	__FloatToUnsignedIntegral+0
0x1A02	0x9008    STR	R0, [SP, #32]
; pb end address is: 48 (R12)
0x1A04	0x4661    MOV	R1, R12
;__Lib_Sprintf.c, 435 :: 		
L___Lib_Sprintf__doprntf103:
; pb start address is: 4 (R1)
0x1A06	0x9B08    LDR	R3, [SP, #32]
0x1A08	0xB18B    CBZ	R3, L___Lib_Sprintf__doprntf326
0x1A0A	0x9D08    LDR	R5, [SP, #32]
0x1A0C	0x240A    MOVS	R4, #10
0x1A0E	0xFBB5F3F4  UDIV	R3, R5, R4
0x1A12	0xFB045313  MLS	R3, R4, R3, R5
0x1A16	0xB953    CBNZ	R3, L___Lib_Sprintf__doprntf325
L___Lib_Sprintf__doprntf310:
;__Lib_Sprintf.c, 436 :: 		
0x1A18	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1A1C	0x1E5B    SUBS	R3, R3, #1
0x1A1E	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 437 :: 		
0x1A22	0x9C08    LDR	R4, [SP, #32]
0x1A24	0x230A    MOVS	R3, #10
0x1A26	0xFBB4F3F3  UDIV	R3, R4, R3
0x1A2A	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 438 :: 		
0x1A2C	0xE7EB    B	L___Lib_Sprintf__doprntf103
;__Lib_Sprintf.c, 435 :: 		
L___Lib_Sprintf__doprntf326:
L___Lib_Sprintf__doprntf325:
;__Lib_Sprintf.c, 439 :: 		
0x1A2E	0xF89D4012  LDRB	R4, [SP, #18]
0x1A32	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1A36	0x42A3    CMP	R3, R4
0x1A38	0xDA13    BGE	L___Lib_Sprintf__doprntf107
;__Lib_Sprintf.c, 440 :: 		
0x1A3A	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1A3E	0xF89D3012  LDRB	R3, [SP, #18]
0x1A42	0x1B1B    SUB	R3, R3, R4
0x1A44	0x9101    STR	R1, [SP, #4]
0x1A46	0xB258    SXTB	R0, R3
0x1A48	0xF7FFFAB6  BL	__Lib_Sprintf_scale+0
0x1A4C	0x900D    STR	R0, [SP, #52]
0x1A4E	0x9A0D    LDR	R2, [SP, #52]
0x1A50	0x9806    LDR	R0, [SP, #24]
0x1A52	0xF7FFFBD5  BL	__Div_FP+0
0x1A56	0x9901    LDR	R1, [SP, #4]
0x1A58	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 441 :: 		
0x1A5A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1A5E	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 442 :: 		
L___Lib_Sprintf__doprntf107:
;__Lib_Sprintf.c, 431 :: 		
0x1A62	0x460E    MOV	R6, R1
0x1A64	0xE000    B	L___Lib_Sprintf__doprntf328
; pb end address is: 4 (R1)
L___Lib_Sprintf__doprntf357:
0x1A66	0x4666    MOV	R6, R12
L___Lib_Sprintf__doprntf328:
; pb start address is: 24 (R6)
; pb end address is: 24 (R6)
0x1A68	0xE000    B	L___Lib_Sprintf__doprntf327
L___Lib_Sprintf__doprntf358:
0x1A6A	0x4666    MOV	R6, R12
L___Lib_Sprintf__doprntf327:
;__Lib_Sprintf.c, 444 :: 		
; pb start address is: 24 (R6)
0x1A6C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1A70	0x1D5C    ADDS	R4, R3, #5
0x1A72	0xB224    SXTH	R4, R4
0x1A74	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1A78	0x1B1B    SUB	R3, R3, R4
0x1A7A	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 445 :: 		
0x1A7E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1A82	0xB933    CBNZ	R3, L___Lib_Sprintf__doprntf330
0x1A84	0xF8BD3016  LDRH	R3, [SP, #22]
0x1A88	0xF4036300  AND	R3, R3, #2048
0x1A8C	0xB29B    UXTH	R3, R3
0x1A8E	0xB903    CBNZ	R3, L___Lib_Sprintf__doprntf329
0x1A90	0xE004    B	L___Lib_Sprintf__doprntf110
L___Lib_Sprintf__doprntf330:
L___Lib_Sprintf__doprntf329:
;__Lib_Sprintf.c, 446 :: 		
0x1A92	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1A96	0x1E5B    SUBS	R3, R3, #1
0x1A98	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf110:
;__Lib_Sprintf.c, 447 :: 		
0x1A9C	0xF8BD3016  LDRH	R3, [SP, #22]
0x1AA0	0xF0030303  AND	R3, R3, #3
0x1AA4	0xB29B    UXTH	R3, R3
0x1AA6	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf111
;__Lib_Sprintf.c, 448 :: 		
0x1AA8	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1AAC	0x1E5B    SUBS	R3, R3, #1
0x1AAE	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf111:
;__Lib_Sprintf.c, 449 :: 		
0x1AB2	0xF8BD3016  LDRH	R3, [SP, #22]
0x1AB6	0xF0030304  AND	R3, R3, #4
0x1ABA	0xB29B    UXTH	R3, R3
0x1ABC	0x2B00    CMP	R3, #0
0x1ABE	0xD045    BEQ	L___Lib_Sprintf__doprntf112
;__Lib_Sprintf.c, 450 :: 		
0x1AC0	0xF8BD3016  LDRH	R3, [SP, #22]
0x1AC4	0xF0030302  AND	R3, R3, #2
0x1AC8	0xB29B    UXTH	R3, R3
0x1ACA	0xB1B3    CBZ	R3, L___Lib_Sprintf__doprntf113
;__Lib_Sprintf.c, 451 :: 		
0x1ACC	0xF8BD3016  LDRH	R3, [SP, #22]
0x1AD0	0xF0030301  AND	R3, R3, #1
0x1AD4	0xB29B    UXTH	R3, R3
0x1AD6	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf114
0x1AD8	0x232D    MOVS	R3, #45
0x1ADA	0xF88D3008  STRB	R3, [SP, #8]
0x1ADE	0xE002    B	L___Lib_Sprintf__doprntf115
L___Lib_Sprintf__doprntf114:
0x1AE0	0x232B    MOVS	R3, #43
0x1AE2	0xF88D3008  STRB	R3, [SP, #8]
L___Lib_Sprintf__doprntf115:
0x1AE6	0xF89D3008  LDRB	R3, [SP, #8]
0x1AEA	0x7033    STRB	R3, [R6, #0]
0x1AEC	0x1C77    ADDS	R7, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 28 (R7)
0x1AEE	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1AF2	0x1C5B    ADDS	R3, R3, #1
0x1AF4	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 28 (R7)
0x1AF8	0xE010    B	L___Lib_Sprintf__doprntf116
L___Lib_Sprintf__doprntf113:
;__Lib_Sprintf.c, 453 :: 		
; pb start address is: 24 (R6)
0x1AFA	0xF8BD3016  LDRH	R3, [SP, #22]
0x1AFE	0xF0030301  AND	R3, R3, #1
0x1B02	0xB29B    UXTH	R3, R3
0x1B04	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf359
;__Lib_Sprintf.c, 454 :: 		
0x1B06	0x2320    MOVS	R3, #32
0x1B08	0x7033    STRB	R3, [R6, #0]
0x1B0A	0x1C70    ADDS	R0, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 0 (R0)
0x1B0C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1B10	0x1C5B    ADDS	R3, R3, #1
0x1B12	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x1B16	0x4607    MOV	R7, R0
0x1B18	0xE000    B	L___Lib_Sprintf__doprntf117
L___Lib_Sprintf__doprntf359:
;__Lib_Sprintf.c, 453 :: 		
0x1B1A	0x4637    MOV	R7, R6
;__Lib_Sprintf.c, 454 :: 		
L___Lib_Sprintf__doprntf117:
; pb start address is: 28 (R7)
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf116:
;__Lib_Sprintf.c, 455 :: 		
; pb start address is: 28 (R7)
0x1B1C	0x46BB    MOV	R11, R7
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf118:
; pb start address is: 44 (R11)
0x1B1E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1B22	0x2B00    CMP	R3, #0
0x1B24	0xDD10    BLE	L___Lib_Sprintf__doprntf119
;__Lib_Sprintf.c, 456 :: 		
0x1B26	0x2330    MOVS	R3, #48
0x1B28	0xF88B3000  STRB	R3, [R11, #0]
0x1B2C	0xF10B0701  ADD	R7, R11, #1
; pb end address is: 44 (R11)
; pb start address is: 28 (R7)
0x1B30	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1B34	0x1C5B    ADDS	R3, R3, #1
0x1B36	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 457 :: 		
0x1B3A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1B3E	0x1E5B    SUBS	R3, R3, #1
0x1B40	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 458 :: 		
0x1B44	0x46BB    MOV	R11, R7
; pb end address is: 28 (R7)
0x1B46	0xE7EA    B	L___Lib_Sprintf__doprntf118
L___Lib_Sprintf__doprntf119:
;__Lib_Sprintf.c, 459 :: 		
; pb start address is: 44 (R11)
0x1B48	0x465D    MOV	R5, R11
; pb end address is: 44 (R11)
0x1B4A	0xE04D    B	L___Lib_Sprintf__doprntf120
L___Lib_Sprintf__doprntf112:
;__Lib_Sprintf.c, 461 :: 		
; pb start address is: 24 (R6)
0x1B4C	0xF8BD3016  LDRH	R3, [SP, #22]
0x1B50	0xF0030308  AND	R3, R3, #8
0x1B54	0xB29B    UXTH	R3, R3
0x1B56	0xB9B3    CBNZ	R3, L___Lib_Sprintf__doprntf360
; pb end address is: 24 (R6)
0x1B58	0x4632    MOV	R2, R6
;__Lib_Sprintf.c, 462 :: 		
L___Lib_Sprintf__doprntf122:
; pb start address is: 8 (R2)
0x1B5A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1B5E	0x2B00    CMP	R3, #0
0x1B60	0xDD0F    BLE	L___Lib_Sprintf__doprntf123
;__Lib_Sprintf.c, 463 :: 		
0x1B62	0x2320    MOVS	R3, #32
0x1B64	0x7013    STRB	R3, [R2, #0]
0x1B66	0x1C53    ADDS	R3, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 24 (R6)
0x1B68	0x461E    MOV	R6, R3
0x1B6A	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1B6E	0x1C5B    ADDS	R3, R3, #1
0x1B70	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 464 :: 		
0x1B74	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1B78	0x1E5B    SUBS	R3, R3, #1
0x1B7A	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 465 :: 		
0x1B7E	0x4632    MOV	R2, R6
; pb end address is: 24 (R6)
0x1B80	0xE7EB    B	L___Lib_Sprintf__doprntf122
L___Lib_Sprintf__doprntf123:
; pb start address is: 8 (R2)
0x1B82	0x4611    MOV	R1, R2
0x1B84	0xE000    B	L___Lib_Sprintf__doprntf121
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf360:
;__Lib_Sprintf.c, 461 :: 		
0x1B86	0x4631    MOV	R1, R6
;__Lib_Sprintf.c, 465 :: 		
L___Lib_Sprintf__doprntf121:
;__Lib_Sprintf.c, 466 :: 		
; pb start address is: 4 (R1)
0x1B88	0xF8BD3016  LDRH	R3, [SP, #22]
0x1B8C	0xF0030302  AND	R3, R3, #2
0x1B90	0xB29B    UXTH	R3, R3
0x1B92	0xB1BB    CBZ	R3, L___Lib_Sprintf__doprntf124
;__Lib_Sprintf.c, 467 :: 		
0x1B94	0xF8BD3016  LDRH	R3, [SP, #22]
0x1B98	0xF0030301  AND	R3, R3, #1
0x1B9C	0xB29B    UXTH	R3, R3
0x1B9E	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf125
0x1BA0	0x232D    MOVS	R3, #45
0x1BA2	0xF88D3009  STRB	R3, [SP, #9]
0x1BA6	0xE002    B	L___Lib_Sprintf__doprntf126
L___Lib_Sprintf__doprntf125:
0x1BA8	0x232B    MOVS	R3, #43
0x1BAA	0xF88D3009  STRB	R3, [SP, #9]
L___Lib_Sprintf__doprntf126:
0x1BAE	0xF89D3009  LDRB	R3, [SP, #9]
0x1BB2	0x700B    STRB	R3, [R1, #0]
0x1BB4	0xF1010B01  ADD	R11, R1, #1
; pb end address is: 4 (R1)
; pb start address is: 44 (R11)
0x1BB8	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1BBC	0x1C5B    ADDS	R3, R3, #1
0x1BBE	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 44 (R11)
0x1BC2	0xE010    B	L___Lib_Sprintf__doprntf127
L___Lib_Sprintf__doprntf124:
;__Lib_Sprintf.c, 469 :: 		
; pb start address is: 4 (R1)
0x1BC4	0xF8BD3016  LDRH	R3, [SP, #22]
0x1BC8	0xF0030301  AND	R3, R3, #1
0x1BCC	0xB29B    UXTH	R3, R3
0x1BCE	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf361
;__Lib_Sprintf.c, 470 :: 		
0x1BD0	0x2320    MOVS	R3, #32
0x1BD2	0x700B    STRB	R3, [R1, #0]
0x1BD4	0x1C48    ADDS	R0, R1, #1
; pb end address is: 4 (R1)
; pb start address is: 0 (R0)
0x1BD6	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1BDA	0x1C5B    ADDS	R3, R3, #1
0x1BDC	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x1BE0	0x4683    MOV	R11, R0
0x1BE2	0xE000    B	L___Lib_Sprintf__doprntf128
L___Lib_Sprintf__doprntf361:
;__Lib_Sprintf.c, 469 :: 		
0x1BE4	0x468B    MOV	R11, R1
;__Lib_Sprintf.c, 470 :: 		
L___Lib_Sprintf__doprntf128:
; pb start address is: 44 (R11)
; pb end address is: 44 (R11)
L___Lib_Sprintf__doprntf127:
;__Lib_Sprintf.c, 471 :: 		
; pb start address is: 44 (R11)
0x1BE6	0x465D    MOV	R5, R11
; pb end address is: 44 (R11)
L___Lib_Sprintf__doprntf120:
;__Lib_Sprintf.c, 472 :: 		
; pb start address is: 20 (R5)
0x1BE8	0x9806    LDR	R0, [SP, #24]
0x1BEA	0xF7FFF9A5  BL	__FloatToUnsignedIntegral+0
0x1BEE	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 473 :: 		
0x1BF0	0xF89D3012  LDRB	R3, [SP, #18]
0x1BF4	0x009C    LSLS	R4, R3, #2
0x1BF6	0x4B69    LDR	R3, [PC, #420]
0x1BF8	0x191B    ADDS	R3, R3, R4
0x1BFA	0x681C    LDR	R4, [R3, #0]
0x1BFC	0x9B08    LDR	R3, [SP, #32]
0x1BFE	0xFBB3F3F4  UDIV	R3, R3, R4
0x1C02	0x3330    ADDS	R3, #48
0x1C04	0x702B    STRB	R3, [R5, #0]
0x1C06	0x1C68    ADDS	R0, R5, #1
; pb end address is: 20 (R5)
; pb start address is: 0 (R0)
0x1C08	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1C0C	0x1C5B    ADDS	R3, R3, #1
0x1C0E	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 474 :: 		
0x1C12	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1C16	0xB933    CBNZ	R3, L___Lib_Sprintf__doprntf332
0x1C18	0xF8BD3016  LDRH	R3, [SP, #22]
0x1C1C	0xF4036300  AND	R3, R3, #2048
0x1C20	0xB29B    UXTH	R3, R3
0x1C22	0xB903    CBNZ	R3, L___Lib_Sprintf__doprntf331
0x1C24	0xE045    B	L___Lib_Sprintf__doprntf131
L___Lib_Sprintf__doprntf332:
L___Lib_Sprintf__doprntf331:
;__Lib_Sprintf.c, 475 :: 		
0x1C26	0x232E    MOVS	R3, #46
0x1C28	0x7003    STRB	R3, [R0, #0]
0x1C2A	0xF1000901  ADD	R9, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 36 (R9)
0x1C2E	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1C32	0x1C5B    ADDS	R3, R3, #1
0x1C34	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 476 :: 		
0x1C38	0xF89D4012  LDRB	R4, [SP, #18]
0x1C3C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1C40	0x1B1B    SUB	R3, R3, R4
0x1C42	0xF8AD3010  STRH	R3, [SP, #16]
; pb end address is: 36 (R9)
;__Lib_Sprintf.c, 477 :: 		
L___Lib_Sprintf__doprntf132:
; pb start address is: 36 (R9)
0x1C46	0xF89D3012  LDRB	R3, [SP, #18]
0x1C4A	0xB1EB    CBZ	R3, L___Lib_Sprintf__doprntf133
;__Lib_Sprintf.c, 478 :: 		
0x1C4C	0xF89D3012  LDRB	R3, [SP, #18]
0x1C50	0x1E5B    SUBS	R3, R3, #1
0x1C52	0xB2DB    UXTB	R3, R3
0x1C54	0xF88D3012  STRB	R3, [SP, #18]
0x1C58	0x009C    LSLS	R4, R3, #2
0x1C5A	0x4B50    LDR	R3, [PC, #320]
0x1C5C	0x191B    ADDS	R3, R3, R4
0x1C5E	0x681C    LDR	R4, [R3, #0]
0x1C60	0x9B08    LDR	R3, [SP, #32]
0x1C62	0xFBB3F5F4  UDIV	R5, R3, R4
0x1C66	0x240A    MOVS	R4, #10
0x1C68	0xFBB5F3F4  UDIV	R3, R5, R4
0x1C6C	0xFB045313  MLS	R3, R4, R3, R5
0x1C70	0x3330    ADDS	R3, #48
0x1C72	0xF8893000  STRB	R3, [R9, #0]
0x1C76	0xF1090001  ADD	R0, R9, #1
; pb end address is: 36 (R9)
; pb start address is: 0 (R0)
0x1C7A	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1C7E	0x1C5B    ADDS	R3, R3, #1
0x1C80	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 479 :: 		
0x1C84	0x4681    MOV	R9, R0
; pb end address is: 0 (R0)
0x1C86	0xE7DE    B	L___Lib_Sprintf__doprntf132
L___Lib_Sprintf__doprntf133:
;__Lib_Sprintf.c, 480 :: 		
; pb start address is: 36 (R9)
L___Lib_Sprintf__doprntf134:
; pb end address is: 36 (R9)
; pb start address is: 36 (R9)
0x1C88	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1C8C	0xB183    CBZ	R3, L___Lib_Sprintf__doprntf135
;__Lib_Sprintf.c, 481 :: 		
0x1C8E	0x2330    MOVS	R3, #48
0x1C90	0xF8893000  STRB	R3, [R9, #0]
0x1C94	0xF1090001  ADD	R0, R9, #1
; pb end address is: 36 (R9)
; pb start address is: 0 (R0)
0x1C98	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1C9C	0x1C5B    ADDS	R3, R3, #1
0x1C9E	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 482 :: 		
0x1CA2	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1CA6	0x1E5B    SUBS	R3, R3, #1
0x1CA8	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 483 :: 		
0x1CAC	0x4681    MOV	R9, R0
; pb end address is: 0 (R0)
0x1CAE	0xE7EB    B	L___Lib_Sprintf__doprntf134
L___Lib_Sprintf__doprntf135:
;__Lib_Sprintf.c, 484 :: 		
; pb start address is: 36 (R9)
0x1CB0	0x4648    MOV	R0, R9
L___Lib_Sprintf__doprntf131:
; pb end address is: 36 (R9)
;__Lib_Sprintf.c, 485 :: 		
; pb start address is: 0 (R0)
0x1CB2	0xF8BD3016  LDRH	R3, [SP, #22]
0x1CB6	0xF0030320  AND	R3, R3, #32
0x1CBA	0xB29B    UXTH	R3, R3
0x1CBC	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf136
;__Lib_Sprintf.c, 486 :: 		
0x1CBE	0x2345    MOVS	R3, #69
0x1CC0	0x7003    STRB	R3, [R0, #0]
0x1CC2	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
0x1CC4	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1CC8	0x1C5B    ADDS	R3, R3, #1
0x1CCA	0xF8AD3028  STRH	R3, [SP, #40]
0x1CCE	0x4628    MOV	R0, R5
; pb end address is: 20 (R5)
0x1CD0	0xE008    B	L___Lib_Sprintf__doprntf137
L___Lib_Sprintf__doprntf136:
;__Lib_Sprintf.c, 488 :: 		
; pb start address is: 0 (R0)
0x1CD2	0x2365    MOVS	R3, #101
0x1CD4	0x7003    STRB	R3, [R0, #0]
0x1CD6	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
0x1CD8	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1CDC	0x1C5B    ADDS	R3, R3, #1
0x1CDE	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 20 (R5)
0x1CE2	0x4628    MOV	R0, R5
L___Lib_Sprintf__doprntf137:
;__Lib_Sprintf.c, 489 :: 		
; pb start address is: 0 (R0)
0x1CE4	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1CE8	0x2B00    CMP	R3, #0
0x1CEA	0xDA0F    BGE	L___Lib_Sprintf__doprntf138
;__Lib_Sprintf.c, 490 :: 		
0x1CEC	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1CF0	0x425B    RSBS	R3, R3, #0
0x1CF2	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 491 :: 		
0x1CF6	0x232D    MOVS	R3, #45
0x1CF8	0x7003    STRB	R3, [R0, #0]
0x1CFA	0xF1000801  ADD	R8, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 32 (R8)
0x1CFE	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1D02	0x1C5B    ADDS	R3, R3, #1
0x1D04	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 492 :: 		
0x1D08	0x4640    MOV	R0, R8
; pb end address is: 32 (R8)
0x1D0A	0xE009    B	L___Lib_Sprintf__doprntf139
L___Lib_Sprintf__doprntf138:
;__Lib_Sprintf.c, 494 :: 		
; pb start address is: 0 (R0)
0x1D0C	0x232B    MOVS	R3, #43
0x1D0E	0x7003    STRB	R3, [R0, #0]
0x1D10	0x1C43    ADDS	R3, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 32 (R8)
0x1D12	0x4698    MOV	R8, R3
0x1D14	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1D18	0x1C5B    ADDS	R3, R3, #1
0x1D1A	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 32 (R8)
0x1D1E	0x4640    MOV	R0, R8
L___Lib_Sprintf__doprntf139:
;__Lib_Sprintf.c, 495 :: 		
; pb start address is: 0 (R0)
0x1D20	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1D24	0x230A    MOVS	R3, #10
0x1D26	0xB21B    SXTH	R3, R3
0x1D28	0xFB94F3F3  SDIV	R3, R4, R3
0x1D2C	0xB21B    SXTH	R3, R3
0x1D2E	0x3330    ADDS	R3, #48
0x1D30	0x7003    STRB	R3, [R0, #0]
0x1D32	0x1C46    ADDS	R6, R0, #1
0x1D34	0x4630    MOV	R0, R6
0x1D36	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1D3A	0x1C5B    ADDS	R3, R3, #1
0x1D3C	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 496 :: 		
0x1D40	0xF9BD501C  LDRSH	R5, [SP, #28]
0x1D44	0x240A    MOVS	R4, #10
0x1D46	0xB224    SXTH	R4, R4
0x1D48	0xFB95F3F4  SDIV	R3, R5, R4
0x1D4C	0xFB045313  MLS	R3, R4, R3, R5
0x1D50	0xB21B    SXTH	R3, R3
0x1D52	0x3330    ADDS	R3, #48
0x1D54	0x7033    STRB	R3, [R6, #0]
0x1D56	0x1C44    ADDS	R4, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 16 (R4)
0x1D58	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1D5C	0x1C5B    ADDS	R3, R3, #1
0x1D5E	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 497 :: 		
0x1D62	0xF8BD3016  LDRH	R3, [SP, #22]
0x1D66	0xF0030308  AND	R3, R3, #8
0x1D6A	0xB29B    UXTH	R3, R3
0x1D6C	0xB1EB    CBZ	R3, L___Lib_Sprintf__doprntf363
0x1D6E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1D72	0x2B00    CMP	R3, #0
0x1D74	0xDD1B    BLE	L___Lib_Sprintf__doprntf364
L___Lib_Sprintf__doprntf307:
;__Lib_Sprintf.c, 498 :: 		
0x1D76	0x4620    MOV	R0, R4
0x1D78	0xE7FF    B	L___Lib_Sprintf__doprntf143
; pb end address is: 16 (R4)
L___Lib_Sprintf__doprntf362:
;__Lib_Sprintf.c, 500 :: 		
;__Lib_Sprintf.c, 498 :: 		
L___Lib_Sprintf__doprntf143:
;__Lib_Sprintf.c, 499 :: 		
; pb start address is: 0 (R0)
; pb start address is: 0 (R0)
0x1D7A	0x2320    MOVS	R3, #32
0x1D7C	0x7003    STRB	R3, [R0, #0]
0x1D7E	0x1C40    ADDS	R0, R0, #1
; pb end address is: 0 (R0)
0x1D80	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1D84	0x1C5B    ADDS	R3, R3, #1
0x1D86	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 500 :: 		
0x1D8A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1D8E	0x1E5B    SUBS	R3, R3, #1
0x1D90	0xB21B    SXTH	R3, R3
0x1D92	0xF8AD3014  STRH	R3, [SP, #20]
0x1D96	0x2B00    CMP	R3, #0
0x1D98	0xF000B804  B	#8
0x1D9C	0x3E1C0000  	__Lib_Sprintf_dpowers+0
0x1DA0	0x00004120  	#1092616192
0x1DA4	0xD1E9    BNE	L___Lib_Sprintf__doprntf362
; pb end address is: 0 (R0)
0x1DA6	0x4602    MOV	R2, R0
;__Lib_Sprintf.c, 497 :: 		
0x1DA8	0xE000    B	L___Lib_Sprintf__doprntf334
L___Lib_Sprintf__doprntf363:
0x1DAA	0x4622    MOV	R2, R4
L___Lib_Sprintf__doprntf334:
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x1DAC	0xE000    B	L___Lib_Sprintf__doprntf333
L___Lib_Sprintf__doprntf364:
0x1DAE	0x4622    MOV	R2, R4
L___Lib_Sprintf__doprntf333:
;__Lib_Sprintf.c, 501 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x1DB0	0xF7FFBAAC  B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 502 :: 		
L___Lib_Sprintf__doprntf88:
;__Lib_Sprintf.c, 505 :: 		
; pb start address is: 48 (R12)
0x1DB4	0xF8BD3016  LDRH	R3, [SP, #22]
0x1DB8	0xF4037300  AND	R3, R3, #512
0x1DBC	0xB29B    UXTH	R3, R3
0x1DBE	0x2B00    CMP	R3, #0
0x1DC0	0xD05C    BEQ	L___Lib_Sprintf__doprntf365
;__Lib_Sprintf.c, 506 :: 		
0x1DC2	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1DC6	0x2B00    CMP	R3, #0
0x1DC8	0xDA08    BGE	L___Lib_Sprintf__doprntf147
;__Lib_Sprintf.c, 507 :: 		
0x1DCA	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1DCE	0x1E5C    SUBS	R4, R3, #1
0x1DD0	0xB224    SXTH	R4, R4
0x1DD2	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1DD6	0x1B1B    SUB	R3, R3, R4
0x1DD8	0xF8AD3010  STRH	R3, [SP, #16]
L___Lib_Sprintf__doprntf147:
;__Lib_Sprintf.c, 508 :: 		
0x1DDC	0x9806    LDR	R0, [SP, #24]
0x1DDE	0xF7FFF8AB  BL	__FloatToUnsignedIntegral+0
0x1DE2	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 509 :: 		
0x1DE4	0x2301    MOVS	R3, #1
0x1DE6	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 48 (R12)
L___Lib_Sprintf__doprntf148:
; pb start address is: 48 (R12)
0x1DEA	0xF89D3012  LDRB	R3, [SP, #18]
0x1DEE	0x2B0A    CMP	R3, #10
0x1DF0	0xD00F    BEQ	L___Lib_Sprintf__doprntf149
;__Lib_Sprintf.c, 510 :: 		
0x1DF2	0xF89D3012  LDRB	R3, [SP, #18]
0x1DF6	0x009C    LSLS	R4, R3, #2
0x1DF8	0x4BF8    LDR	R3, [PC, #992]
0x1DFA	0x191B    ADDS	R3, R3, R4
0x1DFC	0x681C    LDR	R4, [R3, #0]
0x1DFE	0x9B08    LDR	R3, [SP, #32]
0x1E00	0x42A3    CMP	R3, R4
0x1E02	0xD200    BCS	L___Lib_Sprintf__doprntf151
;__Lib_Sprintf.c, 511 :: 		
0x1E04	0xE005    B	L___Lib_Sprintf__doprntf149
L___Lib_Sprintf__doprntf151:
;__Lib_Sprintf.c, 509 :: 		
0x1E06	0xF89D3012  LDRB	R3, [SP, #18]
0x1E0A	0x1C5B    ADDS	R3, R3, #1
0x1E0C	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 511 :: 		
0x1E10	0xE7EB    B	L___Lib_Sprintf__doprntf148
L___Lib_Sprintf__doprntf149:
;__Lib_Sprintf.c, 512 :: 		
0x1E12	0xF89D4012  LDRB	R4, [SP, #18]
0x1E16	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1E1A	0x1B1B    SUB	R3, R3, R4
0x1E1C	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 513 :: 		
0x1E20	0x9808    LDR	R0, [SP, #32]
0x1E22	0xF7FFF873  BL	__UnsignedIntegralToFloat+0
0x1E26	0x900D    STR	R0, [SP, #52]
0x1E28	0x9A0D    LDR	R2, [SP, #52]
0x1E2A	0x9806    LDR	R0, [SP, #24]
0x1E2C	0xF000FD0C  BL	__Sub_FP+0
0x1E30	0x900E    STR	R0, [SP, #56]
0x1E32	0xF9BD0010  LDRSH	R0, [SP, #16]
0x1E36	0xF7FFF8BF  BL	__Lib_Sprintf_scale+0
0x1E3A	0x9A0E    LDR	R2, [SP, #56]
0x1E3C	0xF7FFF97A  BL	__Mul_FP+0
0x1E40	0xF04F527C  MOV	R2, #1056964608
0x1E44	0xF000FD82  BL	__Add_FP+0
0x1E48	0xF7FFF876  BL	__FloatToUnsignedIntegral+0
0x1E4C	0x9008    STR	R0, [SP, #32]
; pb end address is: 48 (R12)
;__Lib_Sprintf.c, 514 :: 		
L___Lib_Sprintf__doprntf152:
; pb start address is: 48 (R12)
0x1E4E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1E52	0xB18B    CBZ	R3, L___Lib_Sprintf__doprntf336
0x1E54	0x9D08    LDR	R5, [SP, #32]
0x1E56	0x240A    MOVS	R4, #10
0x1E58	0xFBB5F3F4  UDIV	R3, R5, R4
0x1E5C	0xFB045313  MLS	R3, R4, R3, R5
0x1E60	0xB953    CBNZ	R3, L___Lib_Sprintf__doprntf335
L___Lib_Sprintf__doprntf306:
;__Lib_Sprintf.c, 515 :: 		
0x1E62	0x9C08    LDR	R4, [SP, #32]
0x1E64	0x230A    MOVS	R3, #10
0x1E66	0xFBB4F3F3  UDIV	R3, R4, R3
0x1E6A	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 516 :: 		
0x1E6C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1E70	0x1E5B    SUBS	R3, R3, #1
0x1E72	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 517 :: 		
0x1E76	0xE7EA    B	L___Lib_Sprintf__doprntf152
;__Lib_Sprintf.c, 514 :: 		
L___Lib_Sprintf__doprntf336:
L___Lib_Sprintf__doprntf335:
;__Lib_Sprintf.c, 518 :: 		
0x1E78	0x46E1    MOV	R9, R12
0x1E7A	0xE000    B	L___Lib_Sprintf__doprntf146
; pb end address is: 48 (R12)
L___Lib_Sprintf__doprntf365:
;__Lib_Sprintf.c, 505 :: 		
0x1E7C	0x46E1    MOV	R9, R12
;__Lib_Sprintf.c, 518 :: 		
L___Lib_Sprintf__doprntf146:
;__Lib_Sprintf.c, 519 :: 		
; pb start address is: 36 (R9)
0x1E7E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1E82	0x2B0C    CMP	R3, #12
0x1E84	0xDC07    BGT	L___Lib_Sprintf__doprntf156
;__Lib_Sprintf.c, 520 :: 		
0x1E86	0xF9BD0010  LDRSH	R0, [SP, #16]
0x1E8A	0xF7FEFFDD  BL	__Lib_Sprintf_fround+0
0x1E8E	0x9A06    LDR	R2, [SP, #24]
0x1E90	0xF000FD5C  BL	__Add_FP+0
0x1E94	0x9006    STR	R0, [SP, #24]
L___Lib_Sprintf__doprntf156:
;__Lib_Sprintf.c, 523 :: 		
0x1E96	0x9A06    LDR	R2, [SP, #24]
0x1E98	0xF04F0000  MOV	R0, #0
0x1E9C	0xF000FCA0  BL	__Compare_FP+0
0x1EA0	0xF2400000  MOVW	R0, #0
0x1EA4	0xD000    BEQ	L___Lib_Sprintf__doprntf392
0x1EA6	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf392:
0x1EA8	0x2800    CMP	R0, #0
0x1EAA	0xD033    BEQ	L___Lib_Sprintf__doprntf339
0x1EAC	0x9806    LDR	R0, [SP, #24]
0x1EAE	0xF7FFF843  BL	__FloatToUnsignedIntegral+0
0x1EB2	0xBB78    CBNZ	R0, L___Lib_Sprintf__doprntf338
0x1EB4	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1EB8	0x2B01    CMP	R3, #1
0x1EBA	0xDD2B    BLE	L___Lib_Sprintf__doprntf337
L___Lib_Sprintf__doprntf305:
;__Lib_Sprintf.c, 526 :: 		
0x1EBC	0xF9BD001C  LDRSH	R0, [SP, #28]
0x1EC0	0xF7FFF87A  BL	__Lib_Sprintf_scale+0
0x1EC4	0x900D    STR	R0, [SP, #52]
0x1EC6	0x9A0D    LDR	R2, [SP, #52]
0x1EC8	0x9806    LDR	R0, [SP, #24]
0x1ECA	0xF7FFF999  BL	__Div_FP+0
0x1ECE	0x4AC4    LDR	R2, [PC, #784]
0x1ED0	0xF000FC86  BL	__Compare_FP+0
0x1ED4	0xF2400000  MOVW	R0, #0
0x1ED8	0xDA00    BGE	L___Lib_Sprintf__doprntf393
0x1EDA	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf393:
0x1EDC	0xB128    CBZ	R0, L___Lib_Sprintf__doprntf160
;__Lib_Sprintf.c, 527 :: 		
0x1EDE	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1EE2	0x3B09    SUBS	R3, #9
0x1EE4	0xF8AD301C  STRH	R3, [SP, #28]
0x1EE8	0xE004    B	L___Lib_Sprintf__doprntf161
L___Lib_Sprintf__doprntf160:
;__Lib_Sprintf.c, 529 :: 		
0x1EEA	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1EEE	0x3B08    SUBS	R3, #8
0x1EF0	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf161:
;__Lib_Sprintf.c, 530 :: 		
0x1EF4	0xF9BD001C  LDRSH	R0, [SP, #28]
0x1EF8	0xF7FFF85E  BL	__Lib_Sprintf_scale+0
0x1EFC	0x900D    STR	R0, [SP, #52]
0x1EFE	0x9A0D    LDR	R2, [SP, #52]
0x1F00	0x9806    LDR	R0, [SP, #24]
0x1F02	0xF7FFF97D  BL	__Div_FP+0
0x1F06	0xF7FFF817  BL	__FloatToUnsignedIntegral+0
0x1F0A	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 531 :: 		
0x1F0C	0xF04F0300  MOV	R3, #0
0x1F10	0x9306    STR	R3, [SP, #24]
;__Lib_Sprintf.c, 532 :: 		
0x1F12	0xE010    B	L___Lib_Sprintf__doprntf162
;__Lib_Sprintf.c, 523 :: 		
L___Lib_Sprintf__doprntf339:
L___Lib_Sprintf__doprntf338:
L___Lib_Sprintf__doprntf337:
;__Lib_Sprintf.c, 534 :: 		
0x1F14	0x9806    LDR	R0, [SP, #24]
0x1F16	0xF7FFF80F  BL	__FloatToUnsignedIntegral+0
0x1F1A	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 535 :: 		
0x1F1C	0x9808    LDR	R0, [SP, #32]
0x1F1E	0xF7FEFFF5  BL	__UnsignedIntegralToFloat+0
0x1F22	0x900D    STR	R0, [SP, #52]
0x1F24	0x9A0D    LDR	R2, [SP, #52]
0x1F26	0x9806    LDR	R0, [SP, #24]
0x1F28	0xF000FC8E  BL	__Sub_FP+0
0x1F2C	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 536 :: 		
0x1F2E	0x2300    MOVS	R3, #0
0x1F30	0xB21B    SXTH	R3, R3
0x1F32	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 537 :: 		
L___Lib_Sprintf__doprntf162:
;__Lib_Sprintf.c, 538 :: 		
0x1F36	0x2301    MOVS	R3, #1
0x1F38	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 36 (R9)
0x1F3C	0x464F    MOV	R7, R9
L___Lib_Sprintf__doprntf163:
; pb start address is: 28 (R7)
0x1F3E	0xF89D3012  LDRB	R3, [SP, #18]
0x1F42	0x2B0A    CMP	R3, #10
0x1F44	0xD00F    BEQ	L___Lib_Sprintf__doprntf164
;__Lib_Sprintf.c, 539 :: 		
0x1F46	0xF89D3012  LDRB	R3, [SP, #18]
0x1F4A	0x009C    LSLS	R4, R3, #2
0x1F4C	0x4BA3    LDR	R3, [PC, #652]
0x1F4E	0x191B    ADDS	R3, R3, R4
0x1F50	0x681C    LDR	R4, [R3, #0]
0x1F52	0x9B08    LDR	R3, [SP, #32]
0x1F54	0x42A3    CMP	R3, R4
0x1F56	0xD200    BCS	L___Lib_Sprintf__doprntf166
;__Lib_Sprintf.c, 540 :: 		
0x1F58	0xE005    B	L___Lib_Sprintf__doprntf164
L___Lib_Sprintf__doprntf166:
;__Lib_Sprintf.c, 538 :: 		
0x1F5A	0xF89D3012  LDRB	R3, [SP, #18]
0x1F5E	0x1C5B    ADDS	R3, R3, #1
0x1F60	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 540 :: 		
0x1F64	0xE7EB    B	L___Lib_Sprintf__doprntf163
L___Lib_Sprintf__doprntf164:
;__Lib_Sprintf.c, 541 :: 		
0x1F66	0xF89D4012  LDRB	R4, [SP, #18]
0x1F6A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1F6E	0x191C    ADDS	R4, R3, R4
0x1F70	0xB224    SXTH	R4, R4
0x1F72	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1F76	0x18E4    ADDS	R4, R4, R3
0x1F78	0xB224    SXTH	R4, R4
0x1F7A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1F7E	0x1B1B    SUB	R3, R3, R4
0x1F80	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 542 :: 		
0x1F84	0xF8BD3016  LDRH	R3, [SP, #22]
0x1F88	0xF4036300  AND	R3, R3, #2048
0x1F8C	0xB29B    UXTH	R3, R3
0x1F8E	0xB91B    CBNZ	R3, L___Lib_Sprintf__doprntf341
0x1F90	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1F94	0xB903    CBNZ	R3, L___Lib_Sprintf__doprntf340
0x1F96	0xE004    B	L___Lib_Sprintf__doprntf169
L___Lib_Sprintf__doprntf341:
L___Lib_Sprintf__doprntf340:
;__Lib_Sprintf.c, 543 :: 		
0x1F98	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1F9C	0x1E5B    SUBS	R3, R3, #1
0x1F9E	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf169:
;__Lib_Sprintf.c, 544 :: 		
0x1FA2	0xF8BD3016  LDRH	R3, [SP, #22]
0x1FA6	0xF0030303  AND	R3, R3, #3
0x1FAA	0xB29B    UXTH	R3, R3
0x1FAC	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf170
;__Lib_Sprintf.c, 545 :: 		
0x1FAE	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1FB2	0x1E5B    SUBS	R3, R3, #1
0x1FB4	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf170:
;__Lib_Sprintf.c, 546 :: 		
0x1FB8	0xF8BD3016  LDRH	R3, [SP, #22]
0x1FBC	0xF0030304  AND	R3, R3, #4
0x1FC0	0xB29B    UXTH	R3, R3
0x1FC2	0x2B00    CMP	R3, #0
0x1FC4	0xD041    BEQ	L___Lib_Sprintf__doprntf171
;__Lib_Sprintf.c, 547 :: 		
0x1FC6	0xF8BD3016  LDRH	R3, [SP, #22]
0x1FCA	0xF0030302  AND	R3, R3, #2
0x1FCE	0xB29B    UXTH	R3, R3
0x1FD0	0xB1B3    CBZ	R3, L___Lib_Sprintf__doprntf172
;__Lib_Sprintf.c, 548 :: 		
0x1FD2	0xF8BD3016  LDRH	R3, [SP, #22]
0x1FD6	0xF0030301  AND	R3, R3, #1
0x1FDA	0xB29B    UXTH	R3, R3
0x1FDC	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf173
0x1FDE	0x232D    MOVS	R3, #45
0x1FE0	0xF88D300A  STRB	R3, [SP, #10]
0x1FE4	0xE002    B	L___Lib_Sprintf__doprntf174
L___Lib_Sprintf__doprntf173:
0x1FE6	0x232B    MOVS	R3, #43
0x1FE8	0xF88D300A  STRB	R3, [SP, #10]
L___Lib_Sprintf__doprntf174:
0x1FEC	0xF89D300A  LDRB	R3, [SP, #10]
0x1FF0	0x703B    STRB	R3, [R7, #0]
0x1FF2	0x1C7F    ADDS	R7, R7, #1
0x1FF4	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1FF8	0x1C5B    ADDS	R3, R3, #1
0x1FFA	0xF8AD3028  STRH	R3, [SP, #40]
0x1FFE	0xE00F    B	L___Lib_Sprintf__doprntf175
L___Lib_Sprintf__doprntf172:
;__Lib_Sprintf.c, 550 :: 		
0x2000	0xF8BD3016  LDRH	R3, [SP, #22]
0x2004	0xF0030301  AND	R3, R3, #1
0x2008	0xB29B    UXTH	R3, R3
0x200A	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf366
;__Lib_Sprintf.c, 551 :: 		
0x200C	0x2320    MOVS	R3, #32
0x200E	0x703B    STRB	R3, [R7, #0]
0x2010	0x1C7E    ADDS	R6, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 24 (R6)
0x2012	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2016	0x1C5B    ADDS	R3, R3, #1
0x2018	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 24 (R6)
0x201C	0x4637    MOV	R7, R6
0x201E	0xE7FF    B	L___Lib_Sprintf__doprntf176
L___Lib_Sprintf__doprntf366:
;__Lib_Sprintf.c, 550 :: 		
;__Lib_Sprintf.c, 551 :: 		
L___Lib_Sprintf__doprntf176:
; pb start address is: 28 (R7)
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf175:
;__Lib_Sprintf.c, 552 :: 		
; pb start address is: 28 (R7)
0x2020	0x463A    MOV	R2, R7
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf177:
; pb start address is: 8 (R2)
0x2022	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2026	0x2B00    CMP	R3, #0
0x2028	0xDD0E    BLE	L___Lib_Sprintf__doprntf178
;__Lib_Sprintf.c, 553 :: 		
0x202A	0x2330    MOVS	R3, #48
0x202C	0x7013    STRB	R3, [R2, #0]
0x202E	0x1C57    ADDS	R7, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 28 (R7)
0x2030	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2034	0x1C5B    ADDS	R3, R3, #1
0x2036	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 554 :: 		
0x203A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x203E	0x1E5B    SUBS	R3, R3, #1
0x2040	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 555 :: 		
0x2044	0x463A    MOV	R2, R7
; pb end address is: 28 (R7)
0x2046	0xE7EC    B	L___Lib_Sprintf__doprntf177
L___Lib_Sprintf__doprntf178:
;__Lib_Sprintf.c, 556 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x2048	0xE04B    B	L___Lib_Sprintf__doprntf179
L___Lib_Sprintf__doprntf171:
;__Lib_Sprintf.c, 558 :: 		
; pb start address is: 28 (R7)
0x204A	0xF8BD3016  LDRH	R3, [SP, #22]
0x204E	0xF0030308  AND	R3, R3, #8
0x2052	0xB29B    UXTH	R3, R3
0x2054	0xB9A3    CBNZ	R3, L___Lib_Sprintf__doprntf367
; pb end address is: 28 (R7)
0x2056	0x4638    MOV	R0, R7
;__Lib_Sprintf.c, 559 :: 		
L___Lib_Sprintf__doprntf181:
; pb start address is: 0 (R0)
0x2058	0xF9BD3014  LDRSH	R3, [SP, #20]
0x205C	0x2B00    CMP	R3, #0
0x205E	0xDD0E    BLE	L___Lib_Sprintf__doprntf182
;__Lib_Sprintf.c, 560 :: 		
0x2060	0x2320    MOVS	R3, #32
0x2062	0x7003    STRB	R3, [R0, #0]
0x2064	0x1C47    ADDS	R7, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 28 (R7)
0x2066	0xF9BD3028  LDRSH	R3, [SP, #40]
0x206A	0x1C5B    ADDS	R3, R3, #1
0x206C	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 561 :: 		
0x2070	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2074	0x1E5B    SUBS	R3, R3, #1
0x2076	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 562 :: 		
0x207A	0x4638    MOV	R0, R7
; pb end address is: 28 (R7)
0x207C	0xE7EC    B	L___Lib_Sprintf__doprntf181
L___Lib_Sprintf__doprntf182:
; pb start address is: 0 (R0)
0x207E	0xE000    B	L___Lib_Sprintf__doprntf180
; pb end address is: 0 (R0)
L___Lib_Sprintf__doprntf367:
;__Lib_Sprintf.c, 558 :: 		
0x2080	0x4638    MOV	R0, R7
;__Lib_Sprintf.c, 562 :: 		
L___Lib_Sprintf__doprntf180:
;__Lib_Sprintf.c, 563 :: 		
; pb start address is: 0 (R0)
0x2082	0xF8BD3016  LDRH	R3, [SP, #22]
0x2086	0xF0030302  AND	R3, R3, #2
0x208A	0xB29B    UXTH	R3, R3
0x208C	0xB1BB    CBZ	R3, L___Lib_Sprintf__doprntf183
;__Lib_Sprintf.c, 564 :: 		
0x208E	0xF8BD3016  LDRH	R3, [SP, #22]
0x2092	0xF0030301  AND	R3, R3, #1
0x2096	0xB29B    UXTH	R3, R3
0x2098	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf184
0x209A	0x232D    MOVS	R3, #45
0x209C	0xF88D300B  STRB	R3, [SP, #11]
0x20A0	0xE002    B	L___Lib_Sprintf__doprntf185
L___Lib_Sprintf__doprntf184:
0x20A2	0x232B    MOVS	R3, #43
0x20A4	0xF88D300B  STRB	R3, [SP, #11]
L___Lib_Sprintf__doprntf185:
0x20A8	0xF89D300B  LDRB	R3, [SP, #11]
0x20AC	0x7003    STRB	R3, [R0, #0]
0x20AE	0x1C46    ADDS	R6, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 24 (R6)
0x20B0	0xF9BD3028  LDRSH	R3, [SP, #40]
0x20B4	0x1C5B    ADDS	R3, R3, #1
0x20B6	0xF8AD3028  STRH	R3, [SP, #40]
0x20BA	0x4632    MOV	R2, R6
; pb end address is: 24 (R6)
0x20BC	0xE011    B	L___Lib_Sprintf__doprntf186
L___Lib_Sprintf__doprntf183:
;__Lib_Sprintf.c, 566 :: 		
; pb start address is: 0 (R0)
0x20BE	0xF8BD3016  LDRH	R3, [SP, #22]
0x20C2	0xF0030301  AND	R3, R3, #1
0x20C6	0xB29B    UXTH	R3, R3
0x20C8	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf368
;__Lib_Sprintf.c, 567 :: 		
0x20CA	0x2320    MOVS	R3, #32
0x20CC	0x7003    STRB	R3, [R0, #0]
0x20CE	0x1C41    ADDS	R1, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 4 (R1)
0x20D0	0xF9BD3028  LDRSH	R3, [SP, #40]
0x20D4	0x1C5B    ADDS	R3, R3, #1
0x20D6	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 4 (R1)
0x20DA	0x460E    MOV	R6, R1
0x20DC	0xE000    B	L___Lib_Sprintf__doprntf187
L___Lib_Sprintf__doprntf368:
;__Lib_Sprintf.c, 566 :: 		
0x20DE	0x4606    MOV	R6, R0
;__Lib_Sprintf.c, 567 :: 		
L___Lib_Sprintf__doprntf187:
; pb start address is: 24 (R6)
0x20E0	0x4632    MOV	R2, R6
; pb end address is: 24 (R6)
L___Lib_Sprintf__doprntf186:
;__Lib_Sprintf.c, 568 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf179:
;__Lib_Sprintf.c, 569 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf188:
; pb start address is: 8 (R2)
0x20E2	0xF89D4012  LDRB	R4, [SP, #18]
0x20E6	0xF89D3012  LDRB	R3, [SP, #18]
0x20EA	0x1E5B    SUBS	R3, R3, #1
0x20EC	0xF88D3012  STRB	R3, [SP, #18]
0x20F0	0xB1BC    CBZ	R4, L___Lib_Sprintf__doprntf189
;__Lib_Sprintf.c, 570 :: 		
0x20F2	0xF89D3012  LDRB	R3, [SP, #18]
0x20F6	0x009C    LSLS	R4, R3, #2
0x20F8	0x4B38    LDR	R3, [PC, #224]
0x20FA	0x191B    ADDS	R3, R3, R4
0x20FC	0x681C    LDR	R4, [R3, #0]
0x20FE	0x9B08    LDR	R3, [SP, #32]
0x2100	0xFBB3F5F4  UDIV	R5, R3, R4
0x2104	0x240A    MOVS	R4, #10
0x2106	0xFBB5F3F4  UDIV	R3, R5, R4
0x210A	0xFB045313  MLS	R3, R4, R3, R5
0x210E	0x3330    ADDS	R3, #48
0x2110	0x7013    STRB	R3, [R2, #0]
0x2112	0x1C50    ADDS	R0, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 0 (R0)
0x2114	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2118	0x1C5B    ADDS	R3, R3, #1
0x211A	0xF8AD3028  STRH	R3, [SP, #40]
0x211E	0x4602    MOV	R2, R0
; pb end address is: 0 (R0)
0x2120	0xE7DF    B	L___Lib_Sprintf__doprntf188
L___Lib_Sprintf__doprntf189:
;__Lib_Sprintf.c, 571 :: 		
; pb start address is: 8 (R2)
0x2122	0x4610    MOV	R0, R2
L___Lib_Sprintf__doprntf190:
; pb end address is: 8 (R2)
; pb start address is: 0 (R0)
0x2124	0xF9BD301C  LDRSH	R3, [SP, #28]
0x2128	0x2B00    CMP	R3, #0
0x212A	0xDD0E    BLE	L___Lib_Sprintf__doprntf191
;__Lib_Sprintf.c, 572 :: 		
0x212C	0x2330    MOVS	R3, #48
0x212E	0x7003    STRB	R3, [R0, #0]
0x2130	0x1C42    ADDS	R2, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 8 (R2)
0x2132	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2136	0x1C5B    ADDS	R3, R3, #1
0x2138	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 573 :: 		
0x213C	0xF9BD301C  LDRSH	R3, [SP, #28]
0x2140	0x1E5B    SUBS	R3, R3, #1
0x2142	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 574 :: 		
0x2146	0x4610    MOV	R0, R2
; pb end address is: 8 (R2)
0x2148	0xE7EC    B	L___Lib_Sprintf__doprntf190
L___Lib_Sprintf__doprntf191:
;__Lib_Sprintf.c, 575 :: 		
; pb start address is: 0 (R0)
0x214A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x214E	0x2B08    CMP	R3, #8
0x2150	0xDD03    BLE	L___Lib_Sprintf__doprntf192
;__Lib_Sprintf.c, 576 :: 		
0x2152	0x2308    MOVS	R3, #8
0x2154	0xF88D3012  STRB	R3, [SP, #18]
0x2158	0xE003    B	L___Lib_Sprintf__doprntf193
L___Lib_Sprintf__doprntf192:
;__Lib_Sprintf.c, 578 :: 		
0x215A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x215E	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf193:
;__Lib_Sprintf.c, 579 :: 		
0x2162	0xF89D4012  LDRB	R4, [SP, #18]
0x2166	0xF9BD3010  LDRSH	R3, [SP, #16]
0x216A	0x1B1B    SUB	R3, R3, R4
0x216C	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 580 :: 		
0x2170	0xF89D3012  LDRB	R3, [SP, #18]
0x2174	0xB93B    CBNZ	R3, L___Lib_Sprintf__doprntf343
0x2176	0xF8BD3016  LDRH	R3, [SP, #22]
0x217A	0xF4036300  AND	R3, R3, #2048
0x217E	0xB29B    UXTH	R3, R3
0x2180	0xB90B    CBNZ	R3, L___Lib_Sprintf__doprntf342
0x2182	0x4681    MOV	R9, R0
0x2184	0xE008    B	L___Lib_Sprintf__doprntf196
L___Lib_Sprintf__doprntf343:
L___Lib_Sprintf__doprntf342:
;__Lib_Sprintf.c, 581 :: 		
0x2186	0x232E    MOVS	R3, #46
0x2188	0x7003    STRB	R3, [R0, #0]
0x218A	0x1C44    ADDS	R4, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 16 (R4)
0x218C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2190	0x1C5B    ADDS	R3, R3, #1
0x2192	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 16 (R4)
0x2196	0x46A1    MOV	R9, R4
L___Lib_Sprintf__doprntf196:
;__Lib_Sprintf.c, 583 :: 		
; pb start address is: 36 (R9)
0x2198	0xF89D0012  LDRB	R0, [SP, #18]
0x219C	0xF7FEFF0C  BL	__Lib_Sprintf_scale+0
0x21A0	0x9A06    LDR	R2, [SP, #24]
0x21A2	0xF7FEFFC7  BL	__Mul_FP+0
0x21A6	0xF7FEFB05  BL	__FloatToSignedIntegral+0
0x21AA	0x9008    STR	R0, [SP, #32]
; pb end address is: 36 (R9)
0x21AC	0x464F    MOV	R7, R9
;__Lib_Sprintf.c, 584 :: 		
L___Lib_Sprintf__doprntf197:
; pb start address is: 28 (R7)
0x21AE	0xF89D3012  LDRB	R3, [SP, #18]
0x21B2	0xB313    CBZ	R3, L___Lib_Sprintf__doprntf198
;__Lib_Sprintf.c, 585 :: 		
0x21B4	0xF89D3012  LDRB	R3, [SP, #18]
0x21B8	0x1E5B    SUBS	R3, R3, #1
0x21BA	0xB2DB    UXTB	R3, R3
0x21BC	0xF88D3012  STRB	R3, [SP, #18]
0x21C0	0x009C    LSLS	R4, R3, #2
0x21C2	0x4B06    LDR	R3, [PC, #24]
0x21C4	0x191B    ADDS	R3, R3, R4
0x21C6	0x681C    LDR	R4, [R3, #0]
0x21C8	0x9B08    LDR	R3, [SP, #32]
0x21CA	0xFBB3F5F4  UDIV	R5, R3, R4
0x21CE	0x240A    MOVS	R4, #10
0x21D0	0xFBB5F3F4  UDIV	R3, R5, R4
0x21D4	0xFB045313  MLS	R3, R4, R3, R5
0x21D8	0xF000B804  B	#8
0x21DC	0x3E1C0000  	__Lib_Sprintf_dpowers+0
0x21E0	0x705F4089  	#1082749023
0x21E4	0x3330    ADDS	R3, #48
0x21E6	0x703B    STRB	R3, [R7, #0]
0x21E8	0xF1070901  ADD	R9, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 36 (R9)
0x21EC	0xF9BD3028  LDRSH	R3, [SP, #40]
0x21F0	0x1C5B    ADDS	R3, R3, #1
0x21F2	0xF8AD3028  STRH	R3, [SP, #40]
0x21F6	0x464F    MOV	R7, R9
; pb end address is: 36 (R9)
0x21F8	0xE7D9    B	L___Lib_Sprintf__doprntf197
L___Lib_Sprintf__doprntf198:
;__Lib_Sprintf.c, 587 :: 		
; pb start address is: 28 (R7)
0x21FA	0x463A    MOV	R2, R7
L___Lib_Sprintf__doprntf199:
; pb end address is: 28 (R7)
; pb start address is: 8 (R2)
0x21FC	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2200	0xB173    CBZ	R3, L___Lib_Sprintf__doprntf200
;__Lib_Sprintf.c, 588 :: 		
0x2202	0x2330    MOVS	R3, #48
0x2204	0x7013    STRB	R3, [R2, #0]
0x2206	0x1C57    ADDS	R7, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 28 (R7)
0x2208	0xF9BD3028  LDRSH	R3, [SP, #40]
0x220C	0x1C5B    ADDS	R3, R3, #1
0x220E	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 589 :: 		
0x2212	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2216	0x1E5B    SUBS	R3, R3, #1
0x2218	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 590 :: 		
0x221C	0x463A    MOV	R2, R7
; pb end address is: 28 (R7)
0x221E	0xE7ED    B	L___Lib_Sprintf__doprntf199
L___Lib_Sprintf__doprntf200:
;__Lib_Sprintf.c, 591 :: 		
; pb start address is: 8 (R2)
0x2220	0xF8BD3016  LDRH	R3, [SP, #22]
0x2224	0xF0030308  AND	R3, R3, #8
0x2228	0xB29B    UXTH	R3, R3
0x222A	0xB1C3    CBZ	R3, L___Lib_Sprintf__doprntf370
0x222C	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2230	0x2B00    CMP	R3, #0
0x2232	0xDD17    BLE	L___Lib_Sprintf__doprntf371
L___Lib_Sprintf__doprntf302:
;__Lib_Sprintf.c, 592 :: 		
0x2234	0x4610    MOV	R0, R2
0x2236	0xE000    B	L___Lib_Sprintf__doprntf204
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf369:
;__Lib_Sprintf.c, 594 :: 		
0x2238	0x4628    MOV	R0, R5
;__Lib_Sprintf.c, 592 :: 		
L___Lib_Sprintf__doprntf204:
;__Lib_Sprintf.c, 593 :: 		
; pb start address is: 0 (R0)
; pb start address is: 20 (R5)
0x223A	0x2320    MOVS	R3, #32
0x223C	0x7003    STRB	R3, [R0, #0]
0x223E	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
; pb end address is: 20 (R5)
0x2240	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2244	0x1C5B    ADDS	R3, R3, #1
0x2246	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 594 :: 		
0x224A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x224E	0x1E5B    SUBS	R3, R3, #1
0x2250	0xB21B    SXTH	R3, R3
0x2252	0xF8AD3014  STRH	R3, [SP, #20]
0x2256	0x2B00    CMP	R3, #0
0x2258	0xD1EE    BNE	L___Lib_Sprintf__doprntf369
; pb end address is: 20 (R5)
0x225A	0x462B    MOV	R3, R5
;__Lib_Sprintf.c, 591 :: 		
0x225C	0xE000    B	L___Lib_Sprintf__doprntf345
L___Lib_Sprintf__doprntf370:
0x225E	0x4613    MOV	R3, R2
L___Lib_Sprintf__doprntf345:
; pb start address is: 12 (R3)
0x2260	0x461A    MOV	R2, R3
; pb end address is: 12 (R3)
0x2262	0xE7FF    B	L___Lib_Sprintf__doprntf344
L___Lib_Sprintf__doprntf371:
L___Lib_Sprintf__doprntf344:
;__Lib_Sprintf.c, 595 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x2264	0xF7FFB852  B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 596 :: 		
L___Lib_Sprintf__doprntf72:
;__Lib_Sprintf.c, 598 :: 		
; pb start address is: 48 (R12)
0x2268	0xF8BD3016  LDRH	R3, [SP, #22]
0x226C	0xF00303C0  AND	R3, R3, #192
0x2270	0xB29B    UXTH	R3, R3
0x2272	0xBB13    CBNZ	R3, L___Lib_Sprintf__doprntf207
;__Lib_Sprintf.c, 600 :: 		
0x2274	0xF8BD3016  LDRH	R3, [SP, #22]
0x2278	0xF0030310  AND	R3, R3, #16
0x227C	0xB29B    UXTH	R3, R3
0x227E	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf208
;__Lib_Sprintf.c, 601 :: 		
0x2280	0x9B0C    LDR	R3, [SP, #48]
0x2282	0x681D    LDR	R5, [R3, #0]
0x2284	0x1D2C    ADDS	R4, R5, #4
0x2286	0x9B0C    LDR	R3, [SP, #48]
0x2288	0x601C    STR	R4, [R3, #0]
0x228A	0x682B    LDR	R3, [R5, #0]
0x228C	0x9308    STR	R3, [SP, #32]
0x228E	0xE007    B	L___Lib_Sprintf__doprntf209
L___Lib_Sprintf__doprntf208:
;__Lib_Sprintf.c, 604 :: 		
0x2290	0x9B0C    LDR	R3, [SP, #48]
0x2292	0x681D    LDR	R5, [R3, #0]
0x2294	0x1D2C    ADDS	R4, R5, #4
0x2296	0x9B0C    LDR	R3, [SP, #48]
0x2298	0x601C    STR	R4, [R3, #0]
0x229A	0xF9B53000  LDRSH	R3, [R5, #0]
0x229E	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf209:
;__Lib_Sprintf.c, 605 :: 		
0x22A0	0x9B08    LDR	R3, [SP, #32]
0x22A2	0x2B00    CMP	R3, #0
0x22A4	0xDA08    BGE	L___Lib_Sprintf__doprntf210
;__Lib_Sprintf.c, 606 :: 		
0x22A6	0xF8BD3016  LDRH	R3, [SP, #22]
0x22AA	0xF0430303  ORR	R3, R3, #3
0x22AE	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 607 :: 		
0x22B2	0x9B08    LDR	R3, [SP, #32]
0x22B4	0x425B    RSBS	R3, R3, #0
0x22B6	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 608 :: 		
L___Lib_Sprintf__doprntf210:
;__Lib_Sprintf.c, 609 :: 		
0x22B8	0xE014    B	L___Lib_Sprintf__doprntf211
L___Lib_Sprintf__doprntf207:
;__Lib_Sprintf.c, 612 :: 		
0x22BA	0xF8BD3016  LDRH	R3, [SP, #22]
0x22BE	0xF0030310  AND	R3, R3, #16
0x22C2	0xB29B    UXTH	R3, R3
0x22C4	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf212
;__Lib_Sprintf.c, 613 :: 		
0x22C6	0x9B0C    LDR	R3, [SP, #48]
0x22C8	0x681D    LDR	R5, [R3, #0]
0x22CA	0x1D2C    ADDS	R4, R5, #4
0x22CC	0x9B0C    LDR	R3, [SP, #48]
0x22CE	0x601C    STR	R4, [R3, #0]
0x22D0	0x682B    LDR	R3, [R5, #0]
0x22D2	0x9308    STR	R3, [SP, #32]
0x22D4	0xE006    B	L___Lib_Sprintf__doprntf213
L___Lib_Sprintf__doprntf212:
;__Lib_Sprintf.c, 616 :: 		
0x22D6	0x9B0C    LDR	R3, [SP, #48]
0x22D8	0x681D    LDR	R5, [R3, #0]
0x22DA	0x1D2C    ADDS	R4, R5, #4
0x22DC	0x9B0C    LDR	R3, [SP, #48]
0x22DE	0x601C    STR	R4, [R3, #0]
0x22E0	0x882B    LDRH	R3, [R5, #0]
0x22E2	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf213:
;__Lib_Sprintf.c, 617 :: 		
L___Lib_Sprintf__doprntf211:
;__Lib_Sprintf.c, 618 :: 		
0x22E4	0xF9BD3010  LDRSH	R3, [SP, #16]
0x22E8	0xB933    CBNZ	R3, L___Lib_Sprintf__doprntf347
0x22EA	0x9B08    LDR	R3, [SP, #32]
0x22EC	0xB923    CBNZ	R3, L___Lib_Sprintf__doprntf346
L___Lib_Sprintf__doprntf301:
;__Lib_Sprintf.c, 619 :: 		
0x22EE	0xF9BD3010  LDRSH	R3, [SP, #16]
0x22F2	0x1C5B    ADDS	R3, R3, #1
0x22F4	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 618 :: 		
L___Lib_Sprintf__doprntf347:
L___Lib_Sprintf__doprntf346:
;__Lib_Sprintf.c, 620 :: 		
0x22F8	0xF8BD3016  LDRH	R3, [SP, #22]
0x22FC	0xF00303C0  AND	R3, R3, #192
0x2300	0xB2DD    UXTB	R5, R3
0x2302	0xE04A    B	L___Lib_Sprintf__doprntf217
;__Lib_Sprintf.c, 621 :: 		
L___Lib_Sprintf__doprntf219:
;__Lib_Sprintf.c, 622 :: 		
L___Lib_Sprintf__doprntf220:
;__Lib_Sprintf.c, 623 :: 		
0x2304	0x2301    MOVS	R3, #1
0x2306	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 48 (R12)
0x230A	0x4667    MOV	R7, R12
L___Lib_Sprintf__doprntf221:
; pb start address is: 28 (R7)
0x230C	0xF89D3012  LDRB	R3, [SP, #18]
0x2310	0x2B0A    CMP	R3, #10
0x2312	0xD00F    BEQ	L___Lib_Sprintf__doprntf222
;__Lib_Sprintf.c, 624 :: 		
0x2314	0xF89D3012  LDRB	R3, [SP, #18]
0x2318	0x009C    LSLS	R4, R3, #2
0x231A	0x4BF8    LDR	R3, [PC, #992]
0x231C	0x191B    ADDS	R3, R3, R4
0x231E	0x681C    LDR	R4, [R3, #0]
0x2320	0x9B08    LDR	R3, [SP, #32]
0x2322	0x42A3    CMP	R3, R4
0x2324	0xD200    BCS	L___Lib_Sprintf__doprntf224
;__Lib_Sprintf.c, 625 :: 		
0x2326	0xE005    B	L___Lib_Sprintf__doprntf222
L___Lib_Sprintf__doprntf224:
;__Lib_Sprintf.c, 623 :: 		
0x2328	0xF89D3012  LDRB	R3, [SP, #18]
0x232C	0x1C5B    ADDS	R3, R3, #1
0x232E	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 625 :: 		
0x2332	0xE7EB    B	L___Lib_Sprintf__doprntf221
L___Lib_Sprintf__doprntf222:
;__Lib_Sprintf.c, 626 :: 		
; pb end address is: 28 (R7)
0x2334	0xE03A    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 628 :: 		
L___Lib_Sprintf__doprntf225:
;__Lib_Sprintf.c, 629 :: 		
; pb start address is: 48 (R12)
0x2336	0x2301    MOVS	R3, #1
0x2338	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 48 (R12)
0x233C	0x4667    MOV	R7, R12
L___Lib_Sprintf__doprntf226:
; pb start address is: 28 (R7)
0x233E	0xF89D3012  LDRB	R3, [SP, #18]
0x2342	0x2B08    CMP	R3, #8
0x2344	0xD00F    BEQ	L___Lib_Sprintf__doprntf227
;__Lib_Sprintf.c, 630 :: 		
0x2346	0xF89D3012  LDRB	R3, [SP, #18]
0x234A	0x009C    LSLS	R4, R3, #2
0x234C	0x4BEC    LDR	R3, [PC, #944]
0x234E	0x191B    ADDS	R3, R3, R4
0x2350	0x681C    LDR	R4, [R3, #0]
0x2352	0x9B08    LDR	R3, [SP, #32]
0x2354	0x42A3    CMP	R3, R4
0x2356	0xD200    BCS	L___Lib_Sprintf__doprntf229
;__Lib_Sprintf.c, 631 :: 		
0x2358	0xE005    B	L___Lib_Sprintf__doprntf227
L___Lib_Sprintf__doprntf229:
;__Lib_Sprintf.c, 629 :: 		
0x235A	0xF89D3012  LDRB	R3, [SP, #18]
0x235E	0x1C5B    ADDS	R3, R3, #1
0x2360	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 631 :: 		
0x2364	0xE7EB    B	L___Lib_Sprintf__doprntf226
L___Lib_Sprintf__doprntf227:
;__Lib_Sprintf.c, 632 :: 		
; pb end address is: 28 (R7)
0x2366	0xE021    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 634 :: 		
L___Lib_Sprintf__doprntf230:
;__Lib_Sprintf.c, 635 :: 		
; pb start address is: 48 (R12)
0x2368	0x2301    MOVS	R3, #1
0x236A	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 48 (R12)
0x236E	0x4667    MOV	R7, R12
L___Lib_Sprintf__doprntf231:
; pb start address is: 28 (R7)
0x2370	0xF89D3012  LDRB	R3, [SP, #18]
0x2374	0x2B0C    CMP	R3, #12
0x2376	0xD00F    BEQ	L___Lib_Sprintf__doprntf232
;__Lib_Sprintf.c, 636 :: 		
0x2378	0xF89D3012  LDRB	R3, [SP, #18]
0x237C	0x009C    LSLS	R4, R3, #2
0x237E	0x4BE1    LDR	R3, [PC, #900]
0x2380	0x191B    ADDS	R3, R3, R4
0x2382	0x681C    LDR	R4, [R3, #0]
0x2384	0x9B08    LDR	R3, [SP, #32]
0x2386	0x42A3    CMP	R3, R4
0x2388	0xD200    BCS	L___Lib_Sprintf__doprntf234
;__Lib_Sprintf.c, 637 :: 		
0x238A	0xE005    B	L___Lib_Sprintf__doprntf232
L___Lib_Sprintf__doprntf234:
;__Lib_Sprintf.c, 635 :: 		
0x238C	0xF89D3012  LDRB	R3, [SP, #18]
0x2390	0x1C5B    ADDS	R3, R3, #1
0x2392	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 637 :: 		
0x2396	0xE7EB    B	L___Lib_Sprintf__doprntf231
L___Lib_Sprintf__doprntf232:
;__Lib_Sprintf.c, 638 :: 		
; pb end address is: 28 (R7)
0x2398	0xE008    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 639 :: 		
L___Lib_Sprintf__doprntf217:
; pb start address is: 48 (R12)
0x239A	0x2D00    CMP	R5, #0
0x239C	0xD0B2    BEQ	L___Lib_Sprintf__doprntf219
0x239E	0x2DC0    CMP	R5, #192
0x23A0	0xD0B0    BEQ	L___Lib_Sprintf__doprntf220
0x23A2	0x2D80    CMP	R5, #128
0x23A4	0xD0C7    BEQ	L___Lib_Sprintf__doprntf225
0x23A6	0x2D40    CMP	R5, #64
0x23A8	0xD0DE    BEQ	L___Lib_Sprintf__doprntf230
; pb end address is: 48 (R12)
0x23AA	0x4667    MOV	R7, R12
L___Lib_Sprintf__doprntf218:
;__Lib_Sprintf.c, 640 :: 		
; pb start address is: 28 (R7)
0x23AC	0xF9BD4010  LDRSH	R4, [SP, #16]
0x23B0	0xF89D3012  LDRB	R3, [SP, #18]
0x23B4	0x42A3    CMP	R3, R4
0x23B6	0xDA04    BGE	L___Lib_Sprintf__doprntf235
;__Lib_Sprintf.c, 641 :: 		
0x23B8	0xF9BD3010  LDRSH	R3, [SP, #16]
0x23BC	0xF88D3012  STRB	R3, [SP, #18]
0x23C0	0xE009    B	L___Lib_Sprintf__doprntf236
L___Lib_Sprintf__doprntf235:
;__Lib_Sprintf.c, 643 :: 		
0x23C2	0xF89D4012  LDRB	R4, [SP, #18]
0x23C6	0xF9BD3010  LDRSH	R3, [SP, #16]
0x23CA	0x42A3    CMP	R3, R4
0x23CC	0xDA03    BGE	L___Lib_Sprintf__doprntf237
;__Lib_Sprintf.c, 644 :: 		
0x23CE	0xF89D3012  LDRB	R3, [SP, #18]
0x23D2	0xF8AD3010  STRH	R3, [SP, #16]
L___Lib_Sprintf__doprntf237:
L___Lib_Sprintf__doprntf236:
;__Lib_Sprintf.c, 645 :: 		
0x23D6	0xF9BD3014  LDRSH	R3, [SP, #20]
0x23DA	0xB153    CBZ	R3, L___Lib_Sprintf__doprntf349
0x23DC	0xF8BD3016  LDRH	R3, [SP, #22]
0x23E0	0xF0030303  AND	R3, R3, #3
0x23E4	0xB29B    UXTH	R3, R3
0x23E6	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf348
L___Lib_Sprintf__doprntf300:
;__Lib_Sprintf.c, 646 :: 		
0x23E8	0xF9BD3014  LDRSH	R3, [SP, #20]
0x23EC	0x1E5B    SUBS	R3, R3, #1
0x23EE	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 645 :: 		
L___Lib_Sprintf__doprntf349:
L___Lib_Sprintf__doprntf348:
;__Lib_Sprintf.c, 647 :: 		
0x23F2	0xF9BD4010  LDRSH	R4, [SP, #16]
0x23F6	0xF9BD3014  LDRSH	R3, [SP, #20]
0x23FA	0x42A3    CMP	R3, R4
0x23FC	0xDD07    BLE	L___Lib_Sprintf__doprntf241
;__Lib_Sprintf.c, 648 :: 		
0x23FE	0xF9BD4010  LDRSH	R4, [SP, #16]
0x2402	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2406	0x1B1B    SUB	R3, R3, R4
0x2408	0xF8AD3014  STRH	R3, [SP, #20]
0x240C	0xE003    B	L___Lib_Sprintf__doprntf242
L___Lib_Sprintf__doprntf241:
;__Lib_Sprintf.c, 650 :: 		
0x240E	0x2300    MOVS	R3, #0
0x2410	0xB21B    SXTH	R3, R3
0x2412	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf242:
;__Lib_Sprintf.c, 651 :: 		
0x2416	0xF8BD4016  LDRH	R4, [SP, #22]
0x241A	0xF64003C4  MOVW	R3, #2244
0x241E	0xEA040303  AND	R3, R4, R3, LSL #0
0x2422	0xB29B    UXTH	R3, R3
0x2424	0xF5B36F04  CMP	R3, #2112
0x2428	0xD108    BNE	L___Lib_Sprintf__doprntf243
;__Lib_Sprintf.c, 652 :: 		
0x242A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x242E	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf244
;__Lib_Sprintf.c, 653 :: 		
0x2430	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2434	0x1E5B    SUBS	R3, R3, #1
0x2436	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf244:
;__Lib_Sprintf.c, 654 :: 		
0x243A	0xE015    B	L___Lib_Sprintf__doprntf245
L___Lib_Sprintf__doprntf243:
;__Lib_Sprintf.c, 656 :: 		
0x243C	0xF8BD3016  LDRH	R3, [SP, #22]
0x2440	0xF403630C  AND	R3, R3, #2240
0x2444	0xB29B    UXTH	R3, R3
0x2446	0xF5B36F08  CMP	R3, #2176
0x244A	0xD10D    BNE	L___Lib_Sprintf__doprntf246
;__Lib_Sprintf.c, 657 :: 		
0x244C	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2450	0x2B02    CMP	R3, #2
0x2452	0xDD05    BLE	L___Lib_Sprintf__doprntf247
;__Lib_Sprintf.c, 658 :: 		
0x2454	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2458	0x1E9B    SUBS	R3, R3, #2
0x245A	0xF8AD3014  STRH	R3, [SP, #20]
0x245E	0xE003    B	L___Lib_Sprintf__doprntf248
L___Lib_Sprintf__doprntf247:
;__Lib_Sprintf.c, 660 :: 		
0x2460	0x2300    MOVS	R3, #0
0x2462	0xB21B    SXTH	R3, R3
0x2464	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf248:
;__Lib_Sprintf.c, 661 :: 		
L___Lib_Sprintf__doprntf246:
L___Lib_Sprintf__doprntf245:
;__Lib_Sprintf.c, 662 :: 		
0x2468	0xF8BD3016  LDRH	R3, [SP, #22]
0x246C	0xF0030304  AND	R3, R3, #4
0x2470	0xB29B    UXTH	R3, R3
0x2472	0x2B00    CMP	R3, #0
0x2474	0xF0008071  BEQ	L___Lib_Sprintf__doprntf249
;__Lib_Sprintf.c, 663 :: 		
0x2478	0xF8BD3016  LDRH	R3, [SP, #22]
0x247C	0xF0030302  AND	R3, R3, #2
0x2480	0xB29B    UXTH	R3, R3
0x2482	0xB1B3    CBZ	R3, L___Lib_Sprintf__doprntf250
;__Lib_Sprintf.c, 664 :: 		
0x2484	0xF8BD3016  LDRH	R3, [SP, #22]
0x2488	0xF0030301  AND	R3, R3, #1
0x248C	0xB29B    UXTH	R3, R3
0x248E	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf251
0x2490	0x232D    MOVS	R3, #45
0x2492	0xF88D300C  STRB	R3, [SP, #12]
0x2496	0xE002    B	L___Lib_Sprintf__doprntf252
L___Lib_Sprintf__doprntf251:
0x2498	0x232B    MOVS	R3, #43
0x249A	0xF88D300C  STRB	R3, [SP, #12]
L___Lib_Sprintf__doprntf252:
0x249E	0xF89D300C  LDRB	R3, [SP, #12]
0x24A2	0x703B    STRB	R3, [R7, #0]
0x24A4	0x1C78    ADDS	R0, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 0 (R0)
0x24A6	0xF9BD3028  LDRSH	R3, [SP, #40]
0x24AA	0x1C5B    ADDS	R3, R3, #1
0x24AC	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x24B0	0xE039    B	L___Lib_Sprintf__doprntf253
L___Lib_Sprintf__doprntf250:
;__Lib_Sprintf.c, 666 :: 		
; pb start address is: 28 (R7)
0x24B2	0xF8BD3016  LDRH	R3, [SP, #22]
0x24B6	0xF0030301  AND	R3, R3, #1
0x24BA	0xB29B    UXTH	R3, R3
0x24BC	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf254
;__Lib_Sprintf.c, 667 :: 		
0x24BE	0x2320    MOVS	R3, #32
0x24C0	0x703B    STRB	R3, [R7, #0]
0x24C2	0x1C7D    ADDS	R5, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 20 (R5)
0x24C4	0xF9BD3028  LDRSH	R3, [SP, #40]
0x24C8	0x1C5B    ADDS	R3, R3, #1
0x24CA	0xF8AD3028  STRH	R3, [SP, #40]
0x24CE	0x462B    MOV	R3, R5
; pb end address is: 20 (R5)
0x24D0	0xE028    B	L___Lib_Sprintf__doprntf255
L___Lib_Sprintf__doprntf254:
;__Lib_Sprintf.c, 669 :: 		
; pb start address is: 28 (R7)
0x24D2	0xF8BD3016  LDRH	R3, [SP, #22]
0x24D6	0xF403630C  AND	R3, R3, #2240
0x24DA	0xB29B    UXTH	R3, R3
0x24DC	0xF5B36F08  CMP	R3, #2176
0x24E0	0xD11E    BNE	L___Lib_Sprintf__doprntf372
;__Lib_Sprintf.c, 670 :: 		
0x24E2	0x2330    MOVS	R3, #48
0x24E4	0x703B    STRB	R3, [R7, #0]
0x24E6	0x1C78    ADDS	R0, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 0 (R0)
0x24E8	0xF9BD3028  LDRSH	R3, [SP, #40]
0x24EC	0x1C5B    ADDS	R3, R3, #1
0x24EE	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 671 :: 		
0x24F2	0xF8BD3016  LDRH	R3, [SP, #22]
0x24F6	0xF0030320  AND	R3, R3, #32
0x24FA	0xB29B    UXTH	R3, R3
0x24FC	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf257
0x24FE	0x2358    MOVS	R3, #88
0x2500	0xF88D300D  STRB	R3, [SP, #13]
0x2504	0xE002    B	L___Lib_Sprintf__doprntf258
L___Lib_Sprintf__doprntf257:
0x2506	0x2378    MOVS	R3, #120
0x2508	0xF88D300D  STRB	R3, [SP, #13]
L___Lib_Sprintf__doprntf258:
0x250C	0xF89D300D  LDRB	R3, [SP, #13]
0x2510	0x7003    STRB	R3, [R0, #0]
0x2512	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
0x2514	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2518	0x1C5B    ADDS	R3, R3, #1
0x251A	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 20 (R5)
;__Lib_Sprintf.c, 672 :: 		
0x251E	0xE000    B	L___Lib_Sprintf__doprntf256
L___Lib_Sprintf__doprntf372:
;__Lib_Sprintf.c, 669 :: 		
0x2520	0x463D    MOV	R5, R7
;__Lib_Sprintf.c, 672 :: 		
L___Lib_Sprintf__doprntf256:
; pb start address is: 20 (R5)
0x2522	0x462B    MOV	R3, R5
; pb end address is: 20 (R5)
L___Lib_Sprintf__doprntf255:
; pb start address is: 12 (R3)
0x2524	0x4618    MOV	R0, R3
; pb end address is: 12 (R3)
L___Lib_Sprintf__doprntf253:
;__Lib_Sprintf.c, 673 :: 		
; pb start address is: 0 (R0)
0x2526	0xF9BD3014  LDRSH	R3, [SP, #20]
0x252A	0xB1A3    CBZ	R3, L___Lib_Sprintf__doprntf374
; pb end address is: 0 (R0)
;__Lib_Sprintf.c, 674 :: 		
0x252C	0xE000    B	L___Lib_Sprintf__doprntf260
L___Lib_Sprintf__doprntf373:
;__Lib_Sprintf.c, 676 :: 		
0x252E	0x4658    MOV	R0, R11
;__Lib_Sprintf.c, 674 :: 		
L___Lib_Sprintf__doprntf260:
;__Lib_Sprintf.c, 675 :: 		
; pb start address is: 44 (R11)
; pb start address is: 0 (R0)
0x2530	0x2330    MOVS	R3, #48
0x2532	0x7003    STRB	R3, [R0, #0]
0x2534	0x1C43    ADDS	R3, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 44 (R11)
0x2536	0x469B    MOV	R11, R3
; pb end address is: 44 (R11)
0x2538	0xF9BD3028  LDRSH	R3, [SP, #40]
0x253C	0x1C5B    ADDS	R3, R3, #1
0x253E	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 676 :: 		
0x2542	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2546	0x1E5B    SUBS	R3, R3, #1
0x2548	0xB21B    SXTH	R3, R3
0x254A	0xF8AD3014  STRH	R3, [SP, #20]
0x254E	0x2B00    CMP	R3, #0
0x2550	0xD1ED    BNE	L___Lib_Sprintf__doprntf373
; pb end address is: 44 (R11)
0x2552	0x465C    MOV	R4, R11
0x2554	0xE000    B	L___Lib_Sprintf__doprntf259
L___Lib_Sprintf__doprntf374:
;__Lib_Sprintf.c, 673 :: 		
0x2556	0x4604    MOV	R4, R0
;__Lib_Sprintf.c, 676 :: 		
L___Lib_Sprintf__doprntf259:
;__Lib_Sprintf.c, 677 :: 		
; pb start address is: 16 (R4)
; pb end address is: 16 (R4)
0x2558	0xE089    B	L___Lib_Sprintf__doprntf263
L___Lib_Sprintf__doprntf249:
;__Lib_Sprintf.c, 679 :: 		
; pb start address is: 28 (R7)
0x255A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x255E	0xB1C3    CBZ	R3, L___Lib_Sprintf__doprntf376
0x2560	0xF8BD3016  LDRH	R3, [SP, #22]
0x2564	0xF0030308  AND	R3, R3, #8
0x2568	0xB29B    UXTH	R3, R3
0x256A	0xB9AB    CBNZ	R3, L___Lib_Sprintf__doprntf377
L___Lib_Sprintf__doprntf299:
;__Lib_Sprintf.c, 680 :: 		
0x256C	0x4638    MOV	R0, R7
0x256E	0xE7FF    B	L___Lib_Sprintf__doprntf267
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf375:
;__Lib_Sprintf.c, 682 :: 		
;__Lib_Sprintf.c, 680 :: 		
L___Lib_Sprintf__doprntf267:
;__Lib_Sprintf.c, 681 :: 		
; pb start address is: 0 (R0)
; pb start address is: 0 (R0)
0x2570	0x2320    MOVS	R3, #32
0x2572	0x7003    STRB	R3, [R0, #0]
0x2574	0x1C40    ADDS	R0, R0, #1
; pb end address is: 0 (R0)
0x2576	0xF9BD3028  LDRSH	R3, [SP, #40]
0x257A	0x1C5B    ADDS	R3, R3, #1
0x257C	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 682 :: 		
0x2580	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2584	0x1E5B    SUBS	R3, R3, #1
0x2586	0xB21B    SXTH	R3, R3
0x2588	0xF8AD3014  STRH	R3, [SP, #20]
0x258C	0x2B00    CMP	R3, #0
0x258E	0xD1EF    BNE	L___Lib_Sprintf__doprntf375
; pb end address is: 0 (R0)
;__Lib_Sprintf.c, 679 :: 		
0x2590	0xE000    B	L___Lib_Sprintf__doprntf351
L___Lib_Sprintf__doprntf376:
0x2592	0x4638    MOV	R0, R7
L___Lib_Sprintf__doprntf351:
; pb start address is: 0 (R0)
0x2594	0x4607    MOV	R7, R0
; pb end address is: 0 (R0)
0x2596	0xE7FF    B	L___Lib_Sprintf__doprntf350
L___Lib_Sprintf__doprntf377:
L___Lib_Sprintf__doprntf350:
;__Lib_Sprintf.c, 683 :: 		
; pb start address is: 28 (R7)
0x2598	0xF8BD3016  LDRH	R3, [SP, #22]
0x259C	0xF0030302  AND	R3, R3, #2
0x25A0	0xB29B    UXTH	R3, R3
0x25A2	0xB1BB    CBZ	R3, L___Lib_Sprintf__doprntf270
;__Lib_Sprintf.c, 684 :: 		
0x25A4	0xF8BD3016  LDRH	R3, [SP, #22]
0x25A8	0xF0030301  AND	R3, R3, #1
0x25AC	0xB29B    UXTH	R3, R3
0x25AE	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf271
0x25B0	0x232D    MOVS	R3, #45
0x25B2	0xF88D300E  STRB	R3, [SP, #14]
0x25B6	0xE002    B	L___Lib_Sprintf__doprntf272
L___Lib_Sprintf__doprntf271:
0x25B8	0x232B    MOVS	R3, #43
0x25BA	0xF88D300E  STRB	R3, [SP, #14]
L___Lib_Sprintf__doprntf272:
0x25BE	0xF89D300E  LDRB	R3, [SP, #14]
0x25C2	0x703B    STRB	R3, [R7, #0]
0x25C4	0x1C7F    ADDS	R7, R7, #1
0x25C6	0xF9BD3028  LDRSH	R3, [SP, #40]
0x25CA	0x1C5B    ADDS	R3, R3, #1
0x25CC	0xF8AD3028  STRH	R3, [SP, #40]
0x25D0	0x4638    MOV	R0, R7
0x25D2	0xE010    B	L___Lib_Sprintf__doprntf273
L___Lib_Sprintf__doprntf270:
;__Lib_Sprintf.c, 686 :: 		
0x25D4	0xF8BD3016  LDRH	R3, [SP, #22]
0x25D8	0xF0030301  AND	R3, R3, #1
0x25DC	0xB29B    UXTH	R3, R3
0x25DE	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf378
;__Lib_Sprintf.c, 687 :: 		
0x25E0	0x2320    MOVS	R3, #32
0x25E2	0x703B    STRB	R3, [R7, #0]
0x25E4	0x1C78    ADDS	R0, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 0 (R0)
0x25E6	0xF9BD3028  LDRSH	R3, [SP, #40]
0x25EA	0x1C5B    ADDS	R3, R3, #1
0x25EC	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x25F0	0x4607    MOV	R7, R0
0x25F2	0xE7FF    B	L___Lib_Sprintf__doprntf274
L___Lib_Sprintf__doprntf378:
;__Lib_Sprintf.c, 686 :: 		
;__Lib_Sprintf.c, 687 :: 		
L___Lib_Sprintf__doprntf274:
; pb start address is: 28 (R7)
0x25F4	0x4638    MOV	R0, R7
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf273:
;__Lib_Sprintf.c, 688 :: 		
; pb start address is: 0 (R0)
0x25F6	0xF8BD3016  LDRH	R3, [SP, #22]
0x25FA	0xF403630C  AND	R3, R3, #2240
0x25FE	0xB29B    UXTH	R3, R3
0x2600	0xF5B36F04  CMP	R3, #2112
0x2604	0xD109    BNE	L___Lib_Sprintf__doprntf275
;__Lib_Sprintf.c, 689 :: 		
0x2606	0x2330    MOVS	R3, #48
0x2608	0x7003    STRB	R3, [R0, #0]
0x260A	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
0x260C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2610	0x1C5B    ADDS	R3, R3, #1
0x2612	0xF8AD3028  STRH	R3, [SP, #40]
0x2616	0x462C    MOV	R4, R5
; pb end address is: 20 (R5)
0x2618	0xE029    B	L___Lib_Sprintf__doprntf276
L___Lib_Sprintf__doprntf275:
;__Lib_Sprintf.c, 691 :: 		
; pb start address is: 0 (R0)
0x261A	0xF8BD3016  LDRH	R3, [SP, #22]
0x261E	0xF403630C  AND	R3, R3, #2240
0x2622	0xB29B    UXTH	R3, R3
0x2624	0xF5B36F08  CMP	R3, #2176
0x2628	0xD11F    BNE	L___Lib_Sprintf__doprntf379
;__Lib_Sprintf.c, 692 :: 		
0x262A	0x2330    MOVS	R3, #48
0x262C	0x7003    STRB	R3, [R0, #0]
0x262E	0x1C40    ADDS	R0, R0, #1
0x2630	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2634	0x1C5B    ADDS	R3, R3, #1
0x2636	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 693 :: 		
0x263A	0xF8BD3016  LDRH	R3, [SP, #22]
0x263E	0xF0030320  AND	R3, R3, #32
0x2642	0xB29B    UXTH	R3, R3
0x2644	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf278
0x2646	0x2358    MOVS	R3, #88
0x2648	0xF88D300F  STRB	R3, [SP, #15]
0x264C	0xE002    B	L___Lib_Sprintf__doprntf279
L___Lib_Sprintf__doprntf278:
0x264E	0x2378    MOVS	R3, #120
0x2650	0xF88D300F  STRB	R3, [SP, #15]
L___Lib_Sprintf__doprntf279:
0x2654	0xF89D300F  LDRB	R3, [SP, #15]
0x2658	0x7003    STRB	R3, [R0, #0]
0x265A	0x1C40    ADDS	R0, R0, #1
0x265C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2660	0x1C5B    ADDS	R3, R3, #1
0x2662	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x2666	0x4605    MOV	R5, R0
;__Lib_Sprintf.c, 694 :: 		
0x2668	0xE000    B	L___Lib_Sprintf__doprntf277
L___Lib_Sprintf__doprntf379:
;__Lib_Sprintf.c, 691 :: 		
0x266A	0x4605    MOV	R5, R0
;__Lib_Sprintf.c, 694 :: 		
L___Lib_Sprintf__doprntf277:
; pb start address is: 20 (R5)
0x266C	0x462C    MOV	R4, R5
; pb end address is: 20 (R5)
L___Lib_Sprintf__doprntf276:
;__Lib_Sprintf.c, 695 :: 		
; pb start address is: 16 (R4)
; pb end address is: 16 (R4)
L___Lib_Sprintf__doprntf263:
;__Lib_Sprintf.c, 696 :: 		
; pb start address is: 16 (R4)
0x266E	0x4621    MOV	R1, R4
; pb end address is: 16 (R4)
L___Lib_Sprintf__doprntf280:
; pb start address is: 4 (R1)
0x2670	0xF89D4012  LDRB	R4, [SP, #18]
0x2674	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2678	0x42A3    CMP	R3, R4
0x267A	0xDD0A    BLE	L___Lib_Sprintf__doprntf281
;__Lib_Sprintf.c, 697 :: 		
0x267C	0x2330    MOVS	R3, #48
0x267E	0x700B    STRB	R3, [R1, #0]
0x2680	0x1C4B    ADDS	R3, R1, #1
; pb end address is: 4 (R1)
; pb start address is: 16 (R4)
0x2682	0x461C    MOV	R4, R3
0x2684	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2688	0x1C5B    ADDS	R3, R3, #1
0x268A	0xF8AD3028  STRH	R3, [SP, #40]
0x268E	0x4621    MOV	R1, R4
; pb end address is: 16 (R4)
0x2690	0xE7EE    B	L___Lib_Sprintf__doprntf280
L___Lib_Sprintf__doprntf281:
;__Lib_Sprintf.c, 698 :: 		
; pb start address is: 4 (R1)
L___Lib_Sprintf__doprntf282:
; pb end address is: 4 (R1)
; pb start address is: 4 (R1)
0x2692	0xF9BD4010  LDRSH	R4, [SP, #16]
0x2696	0xF9BD3010  LDRSH	R3, [SP, #16]
0x269A	0x1E5B    SUBS	R3, R3, #1
0x269C	0xF8AD3010  STRH	R3, [SP, #16]
0x26A0	0x2C00    CMP	R4, #0
0x26A2	0xF000806A  BEQ	L___Lib_Sprintf__doprntf283
;__Lib_Sprintf.c, 699 :: 		
0x26A6	0xF8BD3016  LDRH	R3, [SP, #22]
0x26AA	0xF00303C0  AND	R3, R3, #192
0x26AE	0xB2DE    UXTB	R6, R3
0x26B0	0xE050    B	L___Lib_Sprintf__doprntf284
;__Lib_Sprintf.c, 700 :: 		
L___Lib_Sprintf__doprntf286:
;__Lib_Sprintf.c, 701 :: 		
L___Lib_Sprintf__doprntf287:
;__Lib_Sprintf.c, 702 :: 		
0x26B2	0xF9BD3010  LDRSH	R3, [SP, #16]
0x26B6	0x009C    LSLS	R4, R3, #2
0x26B8	0x4B10    LDR	R3, [PC, #64]
0x26BA	0x191B    ADDS	R3, R3, R4
0x26BC	0x681C    LDR	R4, [R3, #0]
0x26BE	0x9B08    LDR	R3, [SP, #32]
0x26C0	0xFBB3F5F4  UDIV	R5, R3, R4
0x26C4	0x240A    MOVS	R4, #10
0x26C6	0xFBB5F3F4  UDIV	R3, R5, R4
0x26CA	0xFB045313  MLS	R3, R4, R3, R5
0x26CE	0x3330    ADDS	R3, #48
0x26D0	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 703 :: 		
0x26D4	0xE046    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 705 :: 		
L___Lib_Sprintf__doprntf288:
;__Lib_Sprintf.c, 706 :: 		
0x26D6	0xF8BD3016  LDRH	R3, [SP, #22]
0x26DA	0xF0030320  AND	R3, R3, #32
0x26DE	0xB29B    UXTH	R3, R3
0x26E0	0xB1C3    CBZ	R3, L___Lib_Sprintf__doprntf289
;__Lib_Sprintf.c, 707 :: 		
0x26E2	0xF9BD3010  LDRSH	R3, [SP, #16]
0x26E6	0x009C    LSLS	R4, R3, #2
0x26E8	0x4B05    LDR	R3, [PC, #20]
0x26EA	0x191B    ADDS	R3, R3, R4
0x26EC	0x681C    LDR	R4, [R3, #0]
0x26EE	0x9B08    LDR	R3, [SP, #32]
0x26F0	0xFBB3F3F4  UDIV	R3, R3, R4
0x26F4	0xF003040F  AND	R4, R3, #15
0x26F8	0xF000B806  B	#12
0x26FC	0x3E1C0000  	__Lib_Sprintf_dpowers+0
0x2700	0x3E440000  	__Lib_Sprintf_hexpowers+0
0x2704	0x3DEC0000  	__Lib_Sprintf_octpowers+0
0x2708	0x4B31    LDR	R3, [PC, #196]
0x270A	0x191B    ADDS	R3, R3, R4
0x270C	0x781B    LDRB	R3, [R3, #0]
0x270E	0xF88D3012  STRB	R3, [SP, #18]
0x2712	0xE00F    B	L___Lib_Sprintf__doprntf290
L___Lib_Sprintf__doprntf289:
;__Lib_Sprintf.c, 709 :: 		
0x2714	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2718	0x009C    LSLS	R4, R3, #2
0x271A	0x4B2E    LDR	R3, [PC, #184]
0x271C	0x191B    ADDS	R3, R3, R4
0x271E	0x681C    LDR	R4, [R3, #0]
0x2720	0x9B08    LDR	R3, [SP, #32]
0x2722	0xFBB3F3F4  UDIV	R3, R3, R4
0x2726	0xF003040F  AND	R4, R3, #15
0x272A	0x4B2B    LDR	R3, [PC, #172]
0x272C	0x191B    ADDS	R3, R3, R4
0x272E	0x781B    LDRB	R3, [R3, #0]
0x2730	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf290:
;__Lib_Sprintf.c, 710 :: 		
0x2734	0xE016    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 712 :: 		
L___Lib_Sprintf__doprntf291:
;__Lib_Sprintf.c, 713 :: 		
0x2736	0xF9BD3010  LDRSH	R3, [SP, #16]
0x273A	0x009C    LSLS	R4, R3, #2
0x273C	0x4B27    LDR	R3, [PC, #156]
0x273E	0x191B    ADDS	R3, R3, R4
0x2740	0x681C    LDR	R4, [R3, #0]
0x2742	0x9B08    LDR	R3, [SP, #32]
0x2744	0xFBB3F3F4  UDIV	R3, R3, R4
0x2748	0xF0030307  AND	R3, R3, #7
0x274C	0x3330    ADDS	R3, #48
0x274E	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 714 :: 		
0x2752	0xE007    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 715 :: 		
L___Lib_Sprintf__doprntf284:
0x2754	0x2E00    CMP	R6, #0
0x2756	0xD0AC    BEQ	L___Lib_Sprintf__doprntf286
0x2758	0x2EC0    CMP	R6, #192
0x275A	0xD0AA    BEQ	L___Lib_Sprintf__doprntf287
0x275C	0x2E80    CMP	R6, #128
0x275E	0xD0BA    BEQ	L___Lib_Sprintf__doprntf288
0x2760	0x2E40    CMP	R6, #64
0x2762	0xD0E8    BEQ	L___Lib_Sprintf__doprntf291
L___Lib_Sprintf__doprntf285:
;__Lib_Sprintf.c, 716 :: 		
0x2764	0xF89D3012  LDRB	R3, [SP, #18]
0x2768	0x700B    STRB	R3, [R1, #0]
0x276A	0x1C48    ADDS	R0, R1, #1
; pb end address is: 4 (R1)
; pb start address is: 0 (R0)
0x276C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2770	0x1C5B    ADDS	R3, R3, #1
0x2772	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 717 :: 		
0x2776	0x4601    MOV	R1, R0
; pb end address is: 0 (R0)
0x2778	0xE78B    B	L___Lib_Sprintf__doprntf282
L___Lib_Sprintf__doprntf283:
;__Lib_Sprintf.c, 718 :: 		
; pb start address is: 4 (R1)
0x277A	0xF8BD3016  LDRH	R3, [SP, #22]
0x277E	0xF0030308  AND	R3, R3, #8
0x2782	0xB29B    UXTH	R3, R3
0x2784	0xB1C3    CBZ	R3, L___Lib_Sprintf__doprntf381
0x2786	0xF9BD3014  LDRSH	R3, [SP, #20]
0x278A	0x2B00    CMP	R3, #0
0x278C	0xDD16    BLE	L___Lib_Sprintf__doprntf382
L___Lib_Sprintf__doprntf298:
;__Lib_Sprintf.c, 719 :: 		
0x278E	0x4608    MOV	R0, R1
0x2790	0xE7FF    B	L___Lib_Sprintf__doprntf295
; pb end address is: 4 (R1)
L___Lib_Sprintf__doprntf380:
;__Lib_Sprintf.c, 721 :: 		
;__Lib_Sprintf.c, 719 :: 		
L___Lib_Sprintf__doprntf295:
;__Lib_Sprintf.c, 720 :: 		
; pb start address is: 0 (R0)
; pb start address is: 0 (R0)
0x2792	0x2320    MOVS	R3, #32
0x2794	0x7003    STRB	R3, [R0, #0]
0x2796	0x1C43    ADDS	R3, R0, #1
0x2798	0x4618    MOV	R0, R3
; pb end address is: 0 (R0)
0x279A	0xF9BD3028  LDRSH	R3, [SP, #40]
0x279E	0x1C5B    ADDS	R3, R3, #1
0x27A0	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 721 :: 		
0x27A4	0xF9BD3014  LDRSH	R3, [SP, #20]
0x27A8	0x1E5B    SUBS	R3, R3, #1
0x27AA	0xB21B    SXTH	R3, R3
0x27AC	0xF8AD3014  STRH	R3, [SP, #20]
0x27B0	0x2B00    CMP	R3, #0
0x27B2	0xD1EE    BNE	L___Lib_Sprintf__doprntf380
; pb end address is: 0 (R0)
0x27B4	0x4602    MOV	R2, R0
;__Lib_Sprintf.c, 718 :: 		
0x27B6	0xE000    B	L___Lib_Sprintf__doprntf353
L___Lib_Sprintf__doprntf381:
0x27B8	0x460A    MOV	R2, R1
L___Lib_Sprintf__doprntf353:
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x27BA	0xE000    B	L___Lib_Sprintf__doprntf352
L___Lib_Sprintf__doprntf382:
0x27BC	0x460A    MOV	R2, R1
L___Lib_Sprintf__doprntf352:
;__Lib_Sprintf.c, 722 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x27BE	0xF7FEBDA5  B	L___Lib_Sprintf__doprntf10
L___Lib_Sprintf__doprntf11:
;__Lib_Sprintf.c, 723 :: 		
0x27C2	0xF9BD0028  LDRSH	R0, [SP, #40]
;__Lib_Sprintf.c, 725 :: 		
L_end__doprntf:
0x27C6	0xF8DDE000  LDR	LR, [SP, #0]
0x27CA	0xB00F    ADD	SP, SP, #60
0x27CC	0x4770    BX	LR
0x27CE	0xBF00    NOP
0x27D0	0x3EA40000  	__Lib_Sprintf_hexb+0
0x27D4	0x3E440000  	__Lib_Sprintf_hexpowers+0
0x27D8	0x3E930000  	__Lib_Sprintf_hexs+0
0x27DC	0x3DEC0000  	__Lib_Sprintf_octpowers+0
; end of __Lib_Sprintf__doprntf
_isdigit:
;__Lib_CType.c, 23 :: 		
; character start address is: 0 (R0)
0x0FA0	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_CType.c, 24 :: 		
0x0FA2	0x2839    CMP	R0, #57
0x0FA4	0xD803    BHI	L_isdigit9
0x0FA6	0x2830    CMP	R0, #48
0x0FA8	0xD301    BCC	L_isdigit9
; character end address is: 0 (R0)
0x0FAA	0x2101    MOVS	R1, #1
0x0FAC	0xE000    B	L_isdigit8
L_isdigit9:
0x0FAE	0x2100    MOVS	R1, #0
L_isdigit8:
0x0FB0	0xB2C8    UXTB	R0, R1
;__Lib_CType.c, 25 :: 		
L_end_isdigit:
0x0FB2	0xB001    ADD	SP, SP, #4
0x0FB4	0x4770    BX	LR
; end of _isdigit
__Lib_Sprintf_scale:
;__Lib_Sprintf.c, 145 :: 		
; scl start address is: 0 (R0)
0x0FB8	0xB081    SUB	SP, SP, #4
0x0FBA	0xF8CDE000  STR	LR, [SP, #0]
0x0FBE	0xFA4FF880  SXTB	R8, R0
; scl end address is: 0 (R0)
; scl start address is: 32 (R8)
;__Lib_Sprintf.c, 146 :: 		
0x0FC2	0xF1B80F00  CMP	R8, #0
0x0FC6	0xDA58    BGE	L___Lib_Sprintf_scale3
;__Lib_Sprintf.c, 147 :: 		
0x0FC8	0xF1C80100  RSB	R1, R8, #0
0x0FCC	0xFA4FF881  SXTB	R8, R1
;__Lib_Sprintf.c, 148 :: 		
0x0FD0	0xB249    SXTB	R1, R1
0x0FD2	0x296E    CMP	R1, #110
0x0FD4	0xDB2D    BLT	L___Lib_Sprintf_scale4
;__Lib_Sprintf.c, 149 :: 		
0x0FD6	0x2164    MOVS	R1, #100
0x0FD8	0xB249    SXTB	R1, R1
0x0FDA	0xFB98F1F1  SDIV	R1, R8, R1
0x0FDE	0xB249    SXTB	R1, R1
0x0FE0	0x3112    ADDS	R1, #18
0x0FE2	0xB209    SXTH	R1, R1
0x0FE4	0x008A    LSLS	R2, R1, #2
0x0FE6	0x4951    LDR	R1, [PC, #324]
0x0FE8	0x1889    ADDS	R1, R1, R2
0x0FEA	0x680B    LDR	R3, [R1, #0]
0x0FEC	0x2164    MOVS	R1, #100
0x0FEE	0xB249    SXTB	R1, R1
0x0FF0	0xFB98F2F1  SDIV	R2, R8, R1
0x0FF4	0xFB018212  MLS	R2, R1, R2, R8
0x0FF8	0xB252    SXTB	R2, R2
0x0FFA	0x210A    MOVS	R1, #10
0x0FFC	0xB249    SXTB	R1, R1
0x0FFE	0xFB92F1F1  SDIV	R1, R2, R1
0x1002	0xB249    SXTB	R1, R1
0x1004	0x3109    ADDS	R1, #9
0x1006	0xB209    SXTH	R1, R1
0x1008	0x008A    LSLS	R2, R1, #2
0x100A	0x4948    LDR	R1, [PC, #288]
0x100C	0x1889    ADDS	R1, R1, R2
0x100E	0x6808    LDR	R0, [R1, #0]
0x1010	0x461A    MOV	R2, R3
0x1012	0xF000F88F  BL	__Mul_FP+0
0x1016	0x220A    MOVS	R2, #10
0x1018	0xB252    SXTB	R2, R2
0x101A	0xFB98F1F2  SDIV	R1, R8, R2
0x101E	0xFB028111  MLS	R1, R2, R1, R8
0x1022	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x1024	0x008A    LSLS	R2, R1, #2
0x1026	0x4941    LDR	R1, [PC, #260]
0x1028	0x1889    ADDS	R1, R1, R2
0x102A	0x680A    LDR	R2, [R1, #0]
0x102C	0xF000F882  BL	__Mul_FP+0
0x1030	0xE077    B	L_end_scale
L___Lib_Sprintf_scale4:
;__Lib_Sprintf.c, 151 :: 		
; scl start address is: 32 (R8)
0x1032	0xF1B80F0A  CMP	R8, #10
0x1036	0xDD19    BLE	L___Lib_Sprintf_scale6
;__Lib_Sprintf.c, 152 :: 		
0x1038	0x210A    MOVS	R1, #10
0x103A	0xB249    SXTB	R1, R1
0x103C	0xFB98F1F1  SDIV	R1, R8, R1
0x1040	0xB249    SXTB	R1, R1
0x1042	0x3109    ADDS	R1, #9
0x1044	0xB209    SXTH	R1, R1
0x1046	0x008A    LSLS	R2, R1, #2
0x1048	0x4938    LDR	R1, [PC, #224]
0x104A	0x1889    ADDS	R1, R1, R2
0x104C	0x680B    LDR	R3, [R1, #0]
0x104E	0x220A    MOVS	R2, #10
0x1050	0xB252    SXTB	R2, R2
0x1052	0xFB98F1F2  SDIV	R1, R8, R2
0x1056	0xFB028111  MLS	R1, R2, R1, R8
0x105A	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x105C	0x008A    LSLS	R2, R1, #2
0x105E	0x4933    LDR	R1, [PC, #204]
0x1060	0x1889    ADDS	R1, R1, R2
0x1062	0x6808    LDR	R0, [R1, #0]
0x1064	0x461A    MOV	R2, R3
0x1066	0xF000F865  BL	__Mul_FP+0
0x106A	0xE05A    B	L_end_scale
L___Lib_Sprintf_scale6:
;__Lib_Sprintf.c, 153 :: 		
; scl start address is: 32 (R8)
0x106C	0xEA4F0288  LSL	R2, R8, #2
; scl end address is: 32 (R8)
0x1070	0x492E    LDR	R1, [PC, #184]
0x1072	0x1889    ADDS	R1, R1, R2
0x1074	0x6809    LDR	R1, [R1, #0]
0x1076	0x4608    MOV	R0, R1
0x1078	0xE053    B	L_end_scale
;__Lib_Sprintf.c, 154 :: 		
L___Lib_Sprintf_scale3:
;__Lib_Sprintf.c, 155 :: 		
; scl start address is: 32 (R8)
0x107A	0xF1B80F6E  CMP	R8, #110
0x107E	0xDB2D    BLT	L___Lib_Sprintf_scale7
;__Lib_Sprintf.c, 156 :: 		
0x1080	0x2164    MOVS	R1, #100
0x1082	0xB249    SXTB	R1, R1
0x1084	0xFB98F1F1  SDIV	R1, R8, R1
0x1088	0xB249    SXTB	R1, R1
0x108A	0x3112    ADDS	R1, #18
0x108C	0xB209    SXTH	R1, R1
0x108E	0x008A    LSLS	R2, R1, #2
0x1090	0x4927    LDR	R1, [PC, #156]
0x1092	0x1889    ADDS	R1, R1, R2
0x1094	0x680B    LDR	R3, [R1, #0]
0x1096	0x2164    MOVS	R1, #100
0x1098	0xB249    SXTB	R1, R1
0x109A	0xFB98F2F1  SDIV	R2, R8, R1
0x109E	0xFB018212  MLS	R2, R1, R2, R8
0x10A2	0xB252    SXTB	R2, R2
0x10A4	0x210A    MOVS	R1, #10
0x10A6	0xB249    SXTB	R1, R1
0x10A8	0xFB92F1F1  SDIV	R1, R2, R1
0x10AC	0xB249    SXTB	R1, R1
0x10AE	0x3109    ADDS	R1, #9
0x10B0	0xB209    SXTH	R1, R1
0x10B2	0x008A    LSLS	R2, R1, #2
0x10B4	0x491E    LDR	R1, [PC, #120]
0x10B6	0x1889    ADDS	R1, R1, R2
0x10B8	0x6808    LDR	R0, [R1, #0]
0x10BA	0x461A    MOV	R2, R3
0x10BC	0xF000F83A  BL	__Mul_FP+0
0x10C0	0x220A    MOVS	R2, #10
0x10C2	0xB252    SXTB	R2, R2
0x10C4	0xFB98F1F2  SDIV	R1, R8, R2
0x10C8	0xFB028111  MLS	R1, R2, R1, R8
0x10CC	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x10CE	0x008A    LSLS	R2, R1, #2
0x10D0	0x4917    LDR	R1, [PC, #92]
0x10D2	0x1889    ADDS	R1, R1, R2
0x10D4	0x680A    LDR	R2, [R1, #0]
0x10D6	0xF000F82D  BL	__Mul_FP+0
0x10DA	0xE022    B	L_end_scale
L___Lib_Sprintf_scale7:
;__Lib_Sprintf.c, 158 :: 		
; scl start address is: 32 (R8)
0x10DC	0xF1B80F0A  CMP	R8, #10
0x10E0	0xDD19    BLE	L___Lib_Sprintf_scale9
;__Lib_Sprintf.c, 159 :: 		
0x10E2	0x210A    MOVS	R1, #10
0x10E4	0xB249    SXTB	R1, R1
0x10E6	0xFB98F1F1  SDIV	R1, R8, R1
0x10EA	0xB249    SXTB	R1, R1
0x10EC	0x3109    ADDS	R1, #9
0x10EE	0xB209    SXTH	R1, R1
0x10F0	0x008A    LSLS	R2, R1, #2
0x10F2	0x490F    LDR	R1, [PC, #60]
0x10F4	0x1889    ADDS	R1, R1, R2
0x10F6	0x680B    LDR	R3, [R1, #0]
0x10F8	0x220A    MOVS	R2, #10
0x10FA	0xB252    SXTB	R2, R2
0x10FC	0xFB98F1F2  SDIV	R1, R8, R2
0x1100	0xFB028111  MLS	R1, R2, R1, R8
0x1104	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x1106	0x008A    LSLS	R2, R1, #2
0x1108	0x4909    LDR	R1, [PC, #36]
0x110A	0x1889    ADDS	R1, R1, R2
0x110C	0x6808    LDR	R0, [R1, #0]
0x110E	0x461A    MOV	R2, R3
0x1110	0xF000F810  BL	__Mul_FP+0
0x1114	0xE005    B	L_end_scale
L___Lib_Sprintf_scale9:
;__Lib_Sprintf.c, 160 :: 		
; scl start address is: 32 (R8)
0x1116	0xEA4F0288  LSL	R2, R8, #2
; scl end address is: 32 (R8)
0x111A	0x4905    LDR	R1, [PC, #20]
0x111C	0x1889    ADDS	R1, R1, R2
0x111E	0x6809    LDR	R1, [R1, #0]
0x1120	0x4608    MOV	R0, R1
;__Lib_Sprintf.c, 161 :: 		
L_end_scale:
0x1122	0xF8DDE000  LDR	LR, [SP, #0]
0x1126	0xB001    ADD	SP, SP, #4
0x1128	0x4770    BX	LR
0x112A	0xBF00    NOP
0x112C	0x3D840000  	__Lib_Sprintf__npowers_+0
0x1130	0x3DB80000  	__Lib_Sprintf__powers_+0
; end of __Lib_Sprintf_scale
__FloatToUnsignedIntegral:
;__Lib_MathDouble.c, 45 :: 		
0x0F38	0xB081    SUB	SP, SP, #4
0x0F3A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MathDouble.c, 47 :: 		
0x0F3E	0xB502    PUSH	(R1, R14)
;__Lib_MathDouble.c, 49 :: 		
0x0F40	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 50 :: 		
0x0F42	0xD502    BPL	__me_label_pos
;__Lib_MathDouble.c, 51 :: 		
0x0F44	0xF7FFFC36  BL	__FloatToSignedIntegral+0
;__Lib_MathDouble.c, 52 :: 		
0x0F48	0xE013    B	__me_endLab
;__Lib_MathDouble.c, 55 :: 		
__me_label_pos:
0x0F4A	0xEA4F0140  LSL	R1, R0, #1
;__Lib_MathDouble.c, 56 :: 		
0x0F4E	0xEA4F6111  LSR	R1, R1, #24
;__Lib_MathDouble.c, 58 :: 		
0x0F52	0x397F    SUBS	R1, #127
;__Lib_MathDouble.c, 59 :: 		
0x0F54	0xBF3C    ITT	CC
;__Lib_MathDouble.c, 60 :: 		
0x0F56	0xF04F0000  MOVCC	R0, #0
;__Lib_MathDouble.c, 62 :: 		
0x0F5A	0xE00A    BCC	__me_endLab
;__Lib_MathDouble.c, 64 :: 		
0x0F5C	0xF1D1011F  RSBS	R1, R1, #31
;__Lib_MathDouble.c, 65 :: 		
0x0F60	0xD305    BCC	__me_ovfl
;__Lib_MathDouble.c, 67 :: 		
0x0F62	0xEA4F2000  LSL	R0, R0, #8
;__Lib_MathDouble.c, 68 :: 		
0x0F66	0xF0404000  ORR	R0, R0, #-2147483648
;__Lib_MathDouble.c, 70 :: 		
0x0F6A	0x40C8    LSRS	R0, R1
;__Lib_MathDouble.c, 73 :: 		
0x0F6C	0xE001    B	__me_endLab
;__Lib_MathDouble.c, 75 :: 		
__me_ovfl:
0x0F6E	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 76 :: 		
0x0F70	0x1E40    SUBS	R0, R0, #1
;__Lib_MathDouble.c, 78 :: 		
__me_endLab:
;__Lib_MathDouble.c, 79 :: 		
0x0F72	0xE8BD4002  POP	(R1, R14)
;__Lib_MathDouble.c, 82 :: 		
L_end__FloatToUnsignedIntegral:
0x0F76	0xF8DDE000  LDR	LR, [SP, #0]
0x0F7A	0xB001    ADD	SP, SP, #4
0x0F7C	0x4770    BX	LR
; end of __FloatToUnsignedIntegral
__FloatToSignedIntegral:
;__Lib_MathDouble.c, 4 :: 		
0x07B4	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 6 :: 		
0x07B6	0xB506    PUSH	(R1, R2, R14)
;__Lib_MathDouble.c, 8 :: 		
0x07B8	0xEA4F0240  LSL	R2, R0, #1
;__Lib_MathDouble.c, 9 :: 		
0x07BC	0xEA4F6212  LSR	R2, R2, #24
;__Lib_MathDouble.c, 11 :: 		
0x07C0	0x3A7F    SUBS	R2, #127
;__Lib_MathDouble.c, 12 :: 		
0x07C2	0xBF44    ITT	MI
;__Lib_MathDouble.c, 13 :: 		
0x07C4	0xF04F0000  MOVMI	R0, #0
;__Lib_MathDouble.c, 15 :: 		
0x07C8	0xE011    BMI	__me_lab_end
;__Lib_MathDouble.c, 17 :: 		
0x07CA	0xF1D2021F  RSBS	R2, R2, #31
;__Lib_MathDouble.c, 18 :: 		
0x07CE	0xD909    BLS	__me_ovfl
;__Lib_MathDouble.c, 20 :: 		
0x07D0	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 21 :: 		
0x07D4	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 23 :: 		
0x07D8	0x40D1    LSRS	R1, R2
;__Lib_MathDouble.c, 25 :: 		
0x07DA	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 26 :: 		
0x07DC	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 27 :: 		
0x07DE	0x4248    RSBMI	R0, R1, #0
;__Lib_MathDouble.c, 28 :: 		
0x07E0	0x4608    MOVPL	R0, R1
;__Lib_MathDouble.c, 31 :: 		
0x07E2	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 33 :: 		
__me_ovfl:
0x07E4	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 34 :: 		
0x07E6	0xF04F4000  MOV	R0, #-2147483648
;__Lib_MathDouble.c, 35 :: 		
0x07EA	0xBF58    IT	PL
;__Lib_MathDouble.c, 36 :: 		
0x07EC	0x1E40    SUBPL	R0, R0, #1
;__Lib_MathDouble.c, 37 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 38 :: 		
0x07EE	0xE8BD4006  POP	(R1, R2, R14)
;__Lib_MathDouble.c, 40 :: 		
L_end__FloatToSignedIntegral:
0x07F2	0xB001    ADD	SP, SP, #4
0x07F4	0x4770    BX	LR
; end of __FloatToSignedIntegral
__UnsignedIntegralToFloat:
;__Lib_MathDouble.c, 262 :: 		
0x0F0C	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 264 :: 		
0x0F0E	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 265 :: 		
0x0F10	0xBF08    IT	EQ
;__Lib_MathDouble.c, 267 :: 		
0x0F12	0xE00F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 269 :: 		
0x0F14	0xB502    PUSH	(R1, R14)
;__Lib_MathDouble.c, 271 :: 		
0x0F16	0xF04F029E  MOV	R2, #158
;__Lib_MathDouble.c, 272 :: 		
0x0F1A	0xD402    BMI	__me_label_cont
;__Lib_MathDouble.c, 274 :: 		
__me_loop:
0x0F1C	0x1E52    SUBS	R2, R2, #1
;__Lib_MathDouble.c, 275 :: 		
0x0F1E	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 277 :: 		
0x0F20	0xD5FC    BPL	__me_loop
;__Lib_MathDouble.c, 279 :: 		
__me_label_cont:
0x0F22	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 280 :: 		
0x0F24	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 281 :: 		
0x0F26	0x1C52    ADDCS	R2, R2, #1
;__Lib_MathDouble.c, 282 :: 		
0x0F28	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 284 :: 		
0x0F2A	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 285 :: 		
0x0F2C	0xEA4050C2  ORR	R0, R0, R2, LSL #23
;__Lib_MathDouble.c, 287 :: 		
0x0F30	0xE8BD4002  POP	(R1, R14)
;__Lib_MathDouble.c, 288 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 290 :: 		
L_end__UnsignedIntegralToFloat:
0x0F34	0xB001    ADD	SP, SP, #4
0x0F36	0x4770    BX	LR
; end of __UnsignedIntegralToFloat
__Lib_Sprintf_fround:
;__Lib_Sprintf.c, 132 :: 		
; prec start address is: 0 (R0)
0x0E48	0xB081    SUB	SP, SP, #4
0x0E4A	0xF8CDE000  STR	LR, [SP, #0]
0x0E4E	0xFA5FF880  UXTB	R8, R0
; prec end address is: 0 (R0)
; prec start address is: 32 (R8)
;__Lib_Sprintf.c, 134 :: 		
0x0E52	0xF1B80F6E  CMP	R8, #110
0x0E56	0xD32C    BCC	L___Lib_Sprintf_fround0
;__Lib_Sprintf.c, 135 :: 		
0x0E58	0x2164    MOVS	R1, #100
0x0E5A	0xFBB8F1F1  UDIV	R1, R8, R1
0x0E5E	0xB2C9    UXTB	R1, R1
0x0E60	0x3112    ADDS	R1, #18
0x0E62	0xB209    SXTH	R1, R1
0x0E64	0x008A    LSLS	R2, R1, #2
0x0E66	0x4928    LDR	R1, [PC, #160]
0x0E68	0x1889    ADDS	R1, R1, R2
0x0E6A	0x680A    LDR	R2, [R1, #0]
0x0E6C	0xF04F507C  MOV	R0, #1056964608
0x0E70	0xF000F960  BL	__Mul_FP+0
0x0E74	0x2164    MOVS	R1, #100
0x0E76	0xFBB8F2F1  UDIV	R2, R8, R1
0x0E7A	0xFB018212  MLS	R2, R1, R2, R8
0x0E7E	0xB2D2    UXTB	R2, R2
0x0E80	0x210A    MOVS	R1, #10
0x0E82	0xFBB2F1F1  UDIV	R1, R2, R1
0x0E86	0xB2C9    UXTB	R1, R1
0x0E88	0x3109    ADDS	R1, #9
0x0E8A	0xB209    SXTH	R1, R1
0x0E8C	0x008A    LSLS	R2, R1, #2
0x0E8E	0x491E    LDR	R1, [PC, #120]
0x0E90	0x1889    ADDS	R1, R1, R2
0x0E92	0x680A    LDR	R2, [R1, #0]
0x0E94	0xF000F94E  BL	__Mul_FP+0
0x0E98	0x220A    MOVS	R2, #10
0x0E9A	0xFBB8F1F2  UDIV	R1, R8, R2
0x0E9E	0xFB028111  MLS	R1, R2, R1, R8
0x0EA2	0xB2C9    UXTB	R1, R1
; prec end address is: 32 (R8)
0x0EA4	0x008A    LSLS	R2, R1, #2
0x0EA6	0x4918    LDR	R1, [PC, #96]
0x0EA8	0x1889    ADDS	R1, R1, R2
0x0EAA	0x680A    LDR	R2, [R1, #0]
0x0EAC	0xF000F942  BL	__Mul_FP+0
0x0EB0	0xE026    B	L_end_fround
L___Lib_Sprintf_fround0:
;__Lib_Sprintf.c, 137 :: 		
; prec start address is: 32 (R8)
0x0EB2	0xF1B80F0A  CMP	R8, #10
0x0EB6	0xD91A    BLS	L___Lib_Sprintf_fround2
;__Lib_Sprintf.c, 138 :: 		
0x0EB8	0x210A    MOVS	R1, #10
0x0EBA	0xFBB8F1F1  UDIV	R1, R8, R1
0x0EBE	0xB2C9    UXTB	R1, R1
0x0EC0	0x3109    ADDS	R1, #9
0x0EC2	0xB209    SXTH	R1, R1
0x0EC4	0x008A    LSLS	R2, R1, #2
0x0EC6	0x4910    LDR	R1, [PC, #64]
0x0EC8	0x1889    ADDS	R1, R1, R2
0x0ECA	0x680A    LDR	R2, [R1, #0]
0x0ECC	0xF04F507C  MOV	R0, #1056964608
0x0ED0	0xF000F930  BL	__Mul_FP+0
0x0ED4	0x220A    MOVS	R2, #10
0x0ED6	0xFBB8F1F2  UDIV	R1, R8, R2
0x0EDA	0xFB028111  MLS	R1, R2, R1, R8
0x0EDE	0xB2C9    UXTB	R1, R1
; prec end address is: 32 (R8)
0x0EE0	0x008A    LSLS	R2, R1, #2
0x0EE2	0x4909    LDR	R1, [PC, #36]
0x0EE4	0x1889    ADDS	R1, R1, R2
0x0EE6	0x680A    LDR	R2, [R1, #0]
0x0EE8	0xF000F924  BL	__Mul_FP+0
0x0EEC	0xE008    B	L_end_fround
L___Lib_Sprintf_fround2:
;__Lib_Sprintf.c, 139 :: 		
; prec start address is: 32 (R8)
0x0EEE	0xEA4F0288  LSL	R2, R8, #2
; prec end address is: 32 (R8)
0x0EF2	0x4905    LDR	R1, [PC, #20]
0x0EF4	0x1889    ADDS	R1, R1, R2
0x0EF6	0x680A    LDR	R2, [R1, #0]
0x0EF8	0xF04F507C  MOV	R0, #1056964608
0x0EFC	0xF000F91A  BL	__Mul_FP+0
;__Lib_Sprintf.c, 140 :: 		
L_end_fround:
0x0F00	0xF8DDE000  LDR	LR, [SP, #0]
0x0F04	0xB001    ADD	SP, SP, #4
0x0F06	0x4770    BX	LR
0x0F08	0x3D840000  	__Lib_Sprintf__npowers_+0
; end of __Lib_Sprintf_fround
___FillZeros:
;__Lib_System_101_102_103.c, 70 :: 		
0x3074	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 72 :: 		
0x3076	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x307A	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 74 :: 		
0x307E	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 75 :: 		
0x3082	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 76 :: 		
0x3084	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 77 :: 		
0x3088	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 78 :: 		
0x308A	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 79 :: 		
0x308C	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 80 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 81 :: 		
0x308E	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 82 :: 		
0x3092	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 83 :: 		
0x3096	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 84 :: 		
0x3098	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 85 :: 		
0x309C	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 86 :: 		
0x309E	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 87 :: 		
0x30A0	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 88 :: 		
0x30A4	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 89 :: 		
0x30A8	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 90 :: 		
L_norep:
;__Lib_System_101_102_103.c, 92 :: 		
L_end___FillZeros:
0x30AA	0xB001    ADD	SP, SP, #4
0x30AC	0x4770    BX	LR
; end of ___FillZeros
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 377 :: 		
0x3B7C	0xB082    SUB	SP, SP, #8
0x3B7E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 380 :: 		
; ulRCC_CR start address is: 8 (R2)
0x3B82	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 381 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x3B84	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 382 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3B86	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 389 :: 		
0x3B88	0xF64B3080  MOVW	R0, #48000
0x3B8C	0x4281    CMP	R1, R0
0x3B8E	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 390 :: 		
0x3B90	0x4832    LDR	R0, [PC, #200]
0x3B92	0x6800    LDR	R0, [R0, #0]
0x3B94	0xF0400102  ORR	R1, R0, #2
0x3B98	0x4830    LDR	R0, [PC, #192]
0x3B9A	0x6001    STR	R1, [R0, #0]
0x3B9C	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 391 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3B9E	0xF64550C0  MOVW	R0, #24000
0x3BA2	0x4281    CMP	R1, R0
0x3BA4	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 392 :: 		
0x3BA6	0x482D    LDR	R0, [PC, #180]
0x3BA8	0x6800    LDR	R0, [R0, #0]
0x3BAA	0xF0400101  ORR	R1, R0, #1
0x3BAE	0x482B    LDR	R0, [PC, #172]
0x3BB0	0x6001    STR	R1, [R0, #0]
0x3BB2	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
;__Lib_System_101_102_103.c, 394 :: 		
0x3BB4	0x4829    LDR	R0, [PC, #164]
0x3BB6	0x6801    LDR	R1, [R0, #0]
0x3BB8	0xF06F0007  MVN	R0, #7
0x3BBC	0x4001    ANDS	R1, R0
0x3BBE	0x4827    LDR	R0, [PC, #156]
0x3BC0	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
;__Lib_System_101_102_103.c, 396 :: 		
0x3BC2	0xF7FFFA2F  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 398 :: 		
0x3BC6	0x4826    LDR	R0, [PC, #152]
0x3BC8	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 399 :: 		
0x3BCA	0x4826    LDR	R0, [PC, #152]
0x3BCC	0xEA020100  AND	R1, R2, R0, LSL #0
0x3BD0	0x4825    LDR	R0, [PC, #148]
0x3BD2	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 401 :: 		
0x3BD4	0xF0020001  AND	R0, R2, #1
0x3BD8	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC247
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x3BDA	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 402 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x3BDC	0x4822    LDR	R0, [PC, #136]
0x3BDE	0x6800    LDR	R0, [R0, #0]
0x3BE0	0xF0000002  AND	R0, R0, #2
0x3BE4	0x2800    CMP	R0, #0
0x3BE6	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
;__Lib_System_101_102_103.c, 403 :: 		
0x3BE8	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 404 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x3BEA	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
;__Lib_System_101_102_103.c, 401 :: 		
0x3BEC	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 404 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
;__Lib_System_101_102_103.c, 406 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x3BEE	0xF4023080  AND	R0, R2, #65536
0x3BF2	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC248
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 407 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x3BF4	0x481C    LDR	R0, [PC, #112]
0x3BF6	0x6800    LDR	R0, [R0, #0]
0x3BF8	0xF4003000  AND	R0, R0, #131072
0x3BFC	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC241
;__Lib_System_101_102_103.c, 408 :: 		
0x3BFE	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC240
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 409 :: 		
0x3C00	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x3C02	0x460A    MOV	R2, R1
0x3C04	0x9901    LDR	R1, [SP, #4]
0x3C06	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 406 :: 		
0x3C08	0x9101    STR	R1, [SP, #4]
0x3C0A	0x4611    MOV	R1, R2
0x3C0C	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 409 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
;__Lib_System_101_102_103.c, 411 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x3C0E	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x3C12	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC249
;__Lib_System_101_102_103.c, 412 :: 		
0x3C14	0x4814    LDR	R0, [PC, #80]
0x3C16	0x6800    LDR	R0, [R0, #0]
0x3C18	0xF0407180  ORR	R1, R0, #16777216
0x3C1C	0x4812    LDR	R0, [PC, #72]
0x3C1E	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x3C20	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 413 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
; ulRCC_CFGR start address is: 4 (R1)
0x3C22	0x4811    LDR	R0, [PC, #68]
0x3C24	0x6800    LDR	R0, [R0, #0]
0x3C26	0xF0007000  AND	R0, R0, #33554432
0x3C2A	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC244
;__Lib_System_101_102_103.c, 414 :: 		
0x3C2C	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC243
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
;__Lib_System_101_102_103.c, 415 :: 		
0x3C2E	0x460A    MOV	R2, R1
0x3C30	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC249:
;__Lib_System_101_102_103.c, 411 :: 		
;__Lib_System_101_102_103.c, 415 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
;__Lib_System_101_102_103.c, 418 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 8 (R2)
0x3C32	0x480B    LDR	R0, [PC, #44]
0x3C34	0x6800    LDR	R0, [R0, #0]
0x3C36	0xF000010C  AND	R1, R0, #12
0x3C3A	0x0090    LSLS	R0, R2, #2
0x3C3C	0xF000000C  AND	R0, R0, #12
0x3C40	0x4281    CMP	R1, R0
0x3C42	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC246
;__Lib_System_101_102_103.c, 419 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x3C44	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 421 :: 		
L_end_InitialSetUpRCCRCC2:
0x3C46	0xF8DDE000  LDR	LR, [SP, #0]
0x3C4A	0xB002    ADD	SP, SP, #8
0x3C4C	0x4770    BX	LR
0x3C4E	0xBF00    NOP
0x3C50	0x00800101  	#16842880
0x3C54	0x0002001D  	#1900546
0x3C58	0x19400001  	#72000
0x3C5C	0x20004002  	FLASH_ACR+0
0x3C60	0x10044002  	RCC_CFGR+0
0x3C64	0xFFFF000F  	#1048575
0x3C68	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 356 :: 		
0x3024	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 359 :: 		
0x3026	0x480F    LDR	R0, [PC, #60]
0x3028	0x6800    LDR	R0, [R0, #0]
0x302A	0xF0400101  ORR	R1, R0, #1
0x302E	0x480D    LDR	R0, [PC, #52]
0x3030	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 362 :: 		
0x3032	0x490D    LDR	R1, [PC, #52]
0x3034	0x480D    LDR	R0, [PC, #52]
0x3036	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 365 :: 		
0x3038	0x480A    LDR	R0, [PC, #40]
0x303A	0x6801    LDR	R1, [R0, #0]
0x303C	0x480C    LDR	R0, [PC, #48]
0x303E	0x4001    ANDS	R1, R0
0x3040	0x4808    LDR	R0, [PC, #32]
0x3042	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 368 :: 		
0x3044	0x4807    LDR	R0, [PC, #28]
0x3046	0x6801    LDR	R1, [R0, #0]
0x3048	0xF46F2080  MVN	R0, #262144
0x304C	0x4001    ANDS	R1, R0
0x304E	0x4805    LDR	R0, [PC, #20]
0x3050	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 371 :: 		
0x3052	0x4806    LDR	R0, [PC, #24]
0x3054	0x6801    LDR	R1, [R0, #0]
0x3056	0xF46F00FE  MVN	R0, #8323072
0x305A	0x4001    ANDS	R1, R0
0x305C	0x4803    LDR	R0, [PC, #12]
0x305E	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 375 :: 		
L_end_SystemClockSetDefault:
0x3060	0xB001    ADD	SP, SP, #4
0x3062	0x4770    BX	LR
0x3064	0x10004002  	RCC_CR+0
0x3068	0x0000F8FF  	#-117506048
0x306C	0x10044002  	RCC_CFGR+0
0x3070	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 423 :: 		
0x38B8	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 424 :: 		
0x38BA	0x4902    LDR	R1, [PC, #8]
0x38BC	0x4802    LDR	R0, [PC, #8]
0x38BE	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 425 :: 		
L_end_InitialSetUpFosc:
0x38C0	0xB001    ADD	SP, SP, #4
0x38C2	0x4770    BX	LR
0x38C4	0x19400001  	#72000
0x38C8	0x087C2000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 307 :: 		
0x38CC	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 308 :: 		
L___GenExcept28:
0x38CE	0xE7FE    B	L___GenExcept28
;__Lib_System_101_102_103.c, 309 :: 		
L_end___GenExcept:
0x38D0	0xB001    ADD	SP, SP, #4
0x38D2	0x4770    BX	LR
; end of ___GenExcept
0x3EC8	0xB500    PUSH	(R14)
0x3ECA	0xF8DFB024  LDR	R11, [PC, #36]
0x3ECE	0xF8DFA024  LDR	R10, [PC, #36]
0x3ED2	0xF8DFC024  LDR	R12, [PC, #36]
0x3ED6	0xF7FCFBAB  BL	1584
0x3EDA	0xF8DFB020  LDR	R11, [PC, #32]
0x3EDE	0xF8DFA020  LDR	R10, [PC, #32]
0x3EE2	0xF8DFC020  LDR	R12, [PC, #32]
0x3EE6	0xF7FCFBA3  BL	1584
0x3EEA	0xBD00    POP	(R15)
0x3EEC	0x4770    BX	LR
0x3EEE	0xBF00    NOP
0x3EF0	0x00002000  	#536870912
0x3EF4	0x003E2000  	#536870974
0x3EF8	0x3D440000  	#15684
0x3EFC	0x00402000  	#536870976
0x3F00	0x00532000  	#536870995
0x3F04	0x3E800000  	#16000
0x3F64	0xB500    PUSH	(R14)
0x3F66	0xF8DFB010  LDR	R11, [PC, #16]
0x3F6A	0xF8DFA010  LDR	R10, [PC, #16]
0x3F6E	0xF7FFF881  BL	12404
0x3F72	0xBD00    POP	(R15)
0x3F74	0x4770    BX	LR
0x3F76	0xBF00    NOP
0x3F78	0x00002000  	#536870912
0x3F7C	0x08A82000  	#536873128
;__Lib_System_101_102_103.c,428 :: __Lib_System_101_102_103_ADCPrescTable [4]
0x38D4	0x08060402 ;__Lib_System_101_102_103_ADCPrescTable+0
; end of __Lib_System_101_102_103_ADCPrescTable
;__Lib_GPIO_32F10x_Defs.c,696 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x3C6C	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x3C70	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x3C74	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x3C78	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x3C7C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x3C80	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x3C84	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x3C88	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x3C8C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x3C90	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x3C94	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x3C98	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x3C9C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x3CA0	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x3CA4	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x3CA8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x3CAC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x3CB0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x3CB4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x3CB8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x3CBC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x3CC0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x3CC4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x3CC8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x3CCC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x3CD0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x3CD4	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_GPIO_32F10x_Defs.c,680 :: __GPIO_MODULE_I2C1_PB67 [108]
0x3CD8	0x00000016 ;__GPIO_MODULE_I2C1_PB67+0
0x3CDC	0x00000017 ;__GPIO_MODULE_I2C1_PB67+4
0x3CE0	0xFFFFFFFF ;__GPIO_MODULE_I2C1_PB67+8
0x3CE4	0x00000000 ;__GPIO_MODULE_I2C1_PB67+12
0x3CE8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+16
0x3CEC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+20
0x3CF0	0x00000000 ;__GPIO_MODULE_I2C1_PB67+24
0x3CF4	0x00000000 ;__GPIO_MODULE_I2C1_PB67+28
0x3CF8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+32
0x3CFC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+36
0x3D00	0x00000000 ;__GPIO_MODULE_I2C1_PB67+40
0x3D04	0x00000000 ;__GPIO_MODULE_I2C1_PB67+44
0x3D08	0x00000000 ;__GPIO_MODULE_I2C1_PB67+48
0x3D0C	0x00000828 ;__GPIO_MODULE_I2C1_PB67+52
0x3D10	0x00000828 ;__GPIO_MODULE_I2C1_PB67+56
0x3D14	0x00000000 ;__GPIO_MODULE_I2C1_PB67+60
0x3D18	0x00000000 ;__GPIO_MODULE_I2C1_PB67+64
0x3D1C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+68
0x3D20	0x00000000 ;__GPIO_MODULE_I2C1_PB67+72
0x3D24	0x00000000 ;__GPIO_MODULE_I2C1_PB67+76
0x3D28	0x00000000 ;__GPIO_MODULE_I2C1_PB67+80
0x3D2C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+84
0x3D30	0x00000000 ;__GPIO_MODULE_I2C1_PB67+88
0x3D34	0x00000000 ;__GPIO_MODULE_I2C1_PB67+92
0x3D38	0x00000000 ;__GPIO_MODULE_I2C1_PB67+96
0x3D3C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+100
0x3D40	0x00000002 ;__GPIO_MODULE_I2C1_PB67+104
; end of __GPIO_MODULE_I2C1_PB67
;MadgwickAHRS.c,0 :: ?ICS_q1 [4]
0x3D44	0x00000000 ;?ICS_q1+0
; end of ?ICS_q1
;MadgwickAHRS.c,0 :: ?ICS_q2 [4]
0x3D48	0x00000000 ;?ICS_q2+0
; end of ?ICS_q2
;MadgwickAHRS.c,0 :: ?ICS_q3 [4]
0x3D4C	0x00000000 ;?ICS_q3+0
; end of ?ICS_q3
;MadgwickAHRS.c,0 :: ?ICS_q0 [4]
0x3D50	0x3F800000 ;?ICS_q0+0
; end of ?ICS_q0
;MadgwickAHRS.c,0 :: ?ICS_beta [4]
0x3D54	0x3DCCCCCD ;?ICS_beta+0
; end of ?ICS_beta
;MPU6050.c,0 :: ?ICS?lstr1_MPU6050 [14]
0x3D58	0x20657250 ;?ICS?lstr1_MPU6050+0
0x3D5C	0x74696E49 ;?ICS?lstr1_MPU6050+4
0x3D60	0x616B4F20 ;?ICS?lstr1_MPU6050+8
0x3D64	0x0079 ;?ICS?lstr1_MPU6050+12
; end of ?ICS?lstr1_MPU6050
;,0 :: _initBlock_9 [26]
; Containing: ?ICS?lstr2_MPU6050 [11]
;             ?ICS?lstr3_MPU6050 [15]
0x3D66	0x3655504D ;_initBlock_9+0 : ?ICS?lstr2_MPU6050 at 0x3D66
0x3D6A	0x20303530 ;_initBlock_9+4
0x3D6E	0x4D004B4F ;_initBlock_9+8 : ?ICS?lstr3_MPU6050 at 0x3D71
0x3D72	0x30365550 ;_initBlock_9+12
0x3D76	0x46203035 ;_initBlock_9+16
0x3D7A	0x656C6961 ;_initBlock_9+20
0x3D7E	0x0064 ;_initBlock_9+24
; end of _initBlock_9
;MPU6050.c,0 :: ?ICS_cal_var [2]
0x3D80	0x0000 ;?ICS_cal_var+0
; end of ?ICS_cal_var
;__Lib_Sprintf.c,83 :: __Lib_Sprintf__npowers_ [52]
0x3D84	0x3F800000 ;__Lib_Sprintf__npowers_+0
0x3D88	0x3DCCCCCD ;__Lib_Sprintf__npowers_+4
0x3D8C	0x3C23D70A ;__Lib_Sprintf__npowers_+8
0x3D90	0x3A83126F ;__Lib_Sprintf__npowers_+12
0x3D94	0x38D1B717 ;__Lib_Sprintf__npowers_+16
0x3D98	0x3727C5AC ;__Lib_Sprintf__npowers_+20
0x3D9C	0x358637BD ;__Lib_Sprintf__npowers_+24
0x3DA0	0x33D6BF95 ;__Lib_Sprintf__npowers_+28
0x3DA4	0x322BCC77 ;__Lib_Sprintf__npowers_+32
0x3DA8	0x3089705F ;__Lib_Sprintf__npowers_+36
0x3DAC	0x2EDBE6FF ;__Lib_Sprintf__npowers_+40
0x3DB0	0x1E3CE508 ;__Lib_Sprintf__npowers_+44
0x3DB4	0x0DA24260 ;__Lib_Sprintf__npowers_+48
; end of __Lib_Sprintf__npowers_
;__Lib_Sprintf.c,66 :: __Lib_Sprintf__powers_ [52]
0x3DB8	0x3F800000 ;__Lib_Sprintf__powers_+0
0x3DBC	0x41200000 ;__Lib_Sprintf__powers_+4
0x3DC0	0x42C80000 ;__Lib_Sprintf__powers_+8
0x3DC4	0x447A0000 ;__Lib_Sprintf__powers_+12
0x3DC8	0x461C4000 ;__Lib_Sprintf__powers_+16
0x3DCC	0x47C35000 ;__Lib_Sprintf__powers_+20
0x3DD0	0x49742400 ;__Lib_Sprintf__powers_+24
0x3DD4	0x4B189680 ;__Lib_Sprintf__powers_+28
0x3DD8	0x4CBEBC20 ;__Lib_Sprintf__powers_+32
0x3DDC	0x4E6E6B28 ;__Lib_Sprintf__powers_+36
0x3DE0	0x501502F9 ;__Lib_Sprintf__powers_+40
0x3DE4	0x60AD78EC ;__Lib_Sprintf__powers_+44
0x3DE8	0x7149F2CA ;__Lib_Sprintf__powers_+48
; end of __Lib_Sprintf__powers_
;__Lib_Sprintf.c,115 :: __Lib_Sprintf_octpowers [48]
0x3DEC	0x00000001 ;__Lib_Sprintf_octpowers+0
0x3DF0	0x00000008 ;__Lib_Sprintf_octpowers+4
0x3DF4	0x00000040 ;__Lib_Sprintf_octpowers+8
0x3DF8	0x00000200 ;__Lib_Sprintf_octpowers+12
0x3DFC	0x00001000 ;__Lib_Sprintf_octpowers+16
0x3E00	0x00008000 ;__Lib_Sprintf_octpowers+20
0x3E04	0x00040000 ;__Lib_Sprintf_octpowers+24
0x3E08	0x00200000 ;__Lib_Sprintf_octpowers+28
0x3E0C	0x01000000 ;__Lib_Sprintf_octpowers+32
0x3E10	0x08000000 ;__Lib_Sprintf_octpowers+36
0x3E14	0x40000000 ;__Lib_Sprintf_octpowers+40
0x3E18	0x00000000 ;__Lib_Sprintf_octpowers+44
; end of __Lib_Sprintf_octpowers
;__Lib_Sprintf.c,104 :: __Lib_Sprintf_dpowers [40]
0x3E1C	0x00000001 ;__Lib_Sprintf_dpowers+0
0x3E20	0x0000000A ;__Lib_Sprintf_dpowers+4
0x3E24	0x00000064 ;__Lib_Sprintf_dpowers+8
0x3E28	0x000003E8 ;__Lib_Sprintf_dpowers+12
0x3E2C	0x00002710 ;__Lib_Sprintf_dpowers+16
0x3E30	0x000186A0 ;__Lib_Sprintf_dpowers+20
0x3E34	0x000F4240 ;__Lib_Sprintf_dpowers+24
0x3E38	0x00989680 ;__Lib_Sprintf_dpowers+28
0x3E3C	0x05F5E100 ;__Lib_Sprintf_dpowers+32
0x3E40	0x3B9ACA00 ;__Lib_Sprintf_dpowers+36
; end of __Lib_Sprintf_dpowers
;__Lib_Sprintf.c,110 :: __Lib_Sprintf_hexpowers [32]
0x3E44	0x00000001 ;__Lib_Sprintf_hexpowers+0
0x3E48	0x00000010 ;__Lib_Sprintf_hexpowers+4
0x3E4C	0x00000100 ;__Lib_Sprintf_hexpowers+8
0x3E50	0x00001000 ;__Lib_Sprintf_hexpowers+12
0x3E54	0x00010000 ;__Lib_Sprintf_hexpowers+16
0x3E58	0x00100000 ;__Lib_Sprintf_hexpowers+20
0x3E5C	0x01000000 ;__Lib_Sprintf_hexpowers+24
0x3E60	0x10000000 ;__Lib_Sprintf_hexpowers+28
; end of __Lib_Sprintf_hexpowers
;MPU6050.c,0 :: ?lstr_4_MPU6050 [25]
0x3E64	0x322E3725 ;?lstr_4_MPU6050+0
0x3E68	0x37252C66 ;?lstr_4_MPU6050+4
0x3E6C	0x2C66322E ;?lstr_4_MPU6050+8
0x3E70	0x322E3725 ;?lstr_4_MPU6050+12
0x3E74	0x37252C66 ;?lstr_4_MPU6050+16
0x3E78	0x0A66322E ;?lstr_4_MPU6050+20
0x3E7C	0x00 ;?lstr_4_MPU6050+24
; end of ?lstr_4_MPU6050
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2C1_TIMEOUT [4]
0x3E80	0x00000000 ;?ICS__Lib_I2C_12__I2C1_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2C1_TIMEOUT
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2C2_TIMEOUT [4]
0x3E84	0x00000000 ;?ICS__Lib_I2C_12__I2C2_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2C2_TIMEOUT
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2Cx_TIMEOUT [4]
0x3E88	0x00000000 ;?ICS__Lib_I2C_12__I2Cx_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2Cx_TIMEOUT
;,0 :: _initBlock_20 [24]
; Containing: ?ICS?lstr1___Lib_Sprintf [7]
;             hexs [17]
0x3E8C	0x6C756E28 ;_initBlock_20+0 : ?ICS?lstr1___Lib_Sprintf at 0x3E8C
0x3E90	0x3000296C ;_initBlock_20+4 : hexs at 0x3E93
0x3E94	0x34333231 ;_initBlock_20+8
0x3E98	0x38373635 ;_initBlock_20+12
0x3E9C	0x63626139 ;_initBlock_20+16
0x3EA0	0x00666564 ;_initBlock_20+20
; end of _initBlock_20
;,0 :: _initBlock_21 [33]
; Containing: hexb [17]
;             APBAHBPrescTable [16]
0x3EA4	0x33323130 ;_initBlock_21+0 : hexb at 0x3EA4
0x3EA8	0x37363534 ;_initBlock_21+4
0x3EAC	0x42413938 ;_initBlock_21+8
0x3EB0	0x46454443 ;_initBlock_21+12
0x3EB4	0x00000000 ;_initBlock_21+16 : APBAHBPrescTable at 0x3EB5
0x3EB8	0x03020100 ;_initBlock_21+20
0x3EBC	0x03020104 ;_initBlock_21+24
0x3EC0	0x08070604 ;_initBlock_21+28
0x3EC4	0x09 ;_initBlock_21+32
; end of _initBlock_21
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130     [140]    _GPIO_Clk_Enable
0x01BC      [24]    _I2Cx_Is_Idle
0x01D4      [26]    _I2Cx_Get_Status
0x01F0     [144]    __Lib_I2C_12_I2Cx_Wait_For_Idle
0x0280     [500]    _GPIO_Config
0x0474      [36]    _ChekXForEvent
0x0498     [408]    _I2Cx_Write
0x0630      [20]    ___CC2DW
0x0644     [204]    _I2Cx_Start
0x0710      [12]    _Get_Fosc_kHz
0x071C     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x07B4      [66]    __FloatToSignedIntegral
0x07F8    [1116]    _I2Cx_Read
0x0C54      [36]    _I2C1_Write
0x0C78      [24]    _I2C1_Start
0x0C90     [168]    _RCC_GetClocksFrequency
0x0D38     [272]    _GPIO_Alternate_Function_Enable
0x0E48     [196]    __Lib_Sprintf_fround
0x0F0C      [44]    __UnsignedIntegralToFloat
0x0F38      [70]    __FloatToUnsignedIntegral
0x0F80      [30]    __Lib_UART_123_45_UARTx_Write
0x0FA0      [22]    _isdigit
0x0FB8     [380]    __Lib_Sprintf_scale
0x1134     [138]    __Mul_FP
0x11C0      [64]    __SignedIntegralToFloat
0x1200     [164]    __Div_FP
0x12A4      [84]    _invSqrt
0x12F8    [5352]    __Lib_Sprintf__doprntf
0x27E0     [104]    __Compare_FP
0x2848     [258]    __Sub_FP
0x294C     [254]    __Add_FP
0x2A4C      [50]    __Lib_UART_123_45_UARTx_Write_Text
0x2A80      [56]    _MPU6050_Write
0x2AB8     [580]    __Lib_UART_123_45_UARTx_Init_Advanced
0x2CFC     [412]    _I2Cx_Init_Advanced
0x2E98      [36]    _I2C1_Read
0x2EBC      [68]    _MPU6050_Read
0x2F00     [264]    _MPU6050_Read_Accel
0x3008      [28]    _I2C1_Init_Advanced
0x3024      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x3074      [58]    ___FillZeros
0x30B0      [52]    _UART1_Init
0x30E4      [28]    _UART1_Write_Text
0x3100     [140]    _MPU6050_Init
0x318C    [1460]    _MadgwickAHRSupdateIMU
0x3740      [76]    _MPU6050_Test
0x378C      [52]    _sprintf
0x37C0     [220]    _MPU6050_Gyro_Raw
0x389C      [28]    _UART1_Write
0x38B8      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x38CC       [8]    ___GenExcept
0x38D8     [676]    _main
0x3B7C     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    _q1
0x20000004       [4]    _q2
0x20000008       [4]    _q3
0x2000000C       [4]    _q0
0x20000010       [4]    _beta
0x20000014      [14]    ?lstr1_MPU6050
0x20000022      [11]    ?lstr2_MPU6050
0x2000002D      [15]    ?lstr3_MPU6050
0x2000003C       [2]    _cal_var
0x2000003E       [2]    _GYRO_XOUT
0x20000040       [4]    __Lib_I2C_12__I2C1_TIMEOUT
0x20000044       [4]    __Lib_I2C_12__I2C2_TIMEOUT
0x20000048       [4]    __Lib_I2C_12__I2Cx_TIMEOUT
0x2000004C       [7]    ?lstr1___Lib_Sprintf
0x20000824       [2]    _GYRO_YOUT
0x20000826       [2]    _GYRO_ZOUT
0x20000828      [25]    _buf
0x20000842       [2]    _ACCEL_XOUT
0x20000844       [2]    _ACCEL_YOUT
0x20000846       [2]    _ACCEL_ZOUT
0x20000848       [2]    _info
0x2000084C       [4]    _gyro_x_offset
0x20000850       [4]    _gyro_y_offset
0x20000854       [4]    _gyro_z_offset
0x20000858       [4]    _gyro_x
0x2000085C       [4]    _gyro_y
0x20000860       [4]    _gyro_z
0x20000864       [4]    _acc_x
0x20000868       [4]    _acc_y
0x2000086C       [4]    _acc_z
0x20000870      [10]    _q3_t
0x2000087C       [4]    ___System_CLOCK_IN_KHZ
0x20000880       [4]    _I2Cx_Timeout_Ptr
0x20000884       [4]    _I2C1_Timeout_Ptr
0x20000888       [4]    _I2C2_Timeout_Ptr
0x2000088C       [4]    _I2C_Start_Ptr
0x20000890       [4]    _I2C_Read_Ptr
0x20000894       [4]    _I2C_Write_Ptr
0x20000898       [4]    _UART_Wr_Ptr
0x2000089C       [4]    _UART_Rd_Ptr
0x200008A0       [4]    _UART_Rdy_Ptr
0x200008A4       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x38D4       [4]    __Lib_System_101_102_103_ADCPrescTable
0x3C6C     [108]    __GPIO_MODULE_USART1_PA9_10
0x3CD8     [108]    __GPIO_MODULE_I2C1_PB67
0x3D44       [4]    ?ICS_q1
0x3D48       [4]    ?ICS_q2
0x3D4C       [4]    ?ICS_q3
0x3D50       [4]    ?ICS_q0
0x3D54       [4]    ?ICS_beta
0x3D58      [14]    ?ICS?lstr1_MPU6050
0x3D66      [11]    ?ICS?lstr2_MPU6050
0x3D71      [15]    ?ICS?lstr3_MPU6050
0x3D80       [2]    ?ICS_cal_var
0x3D84      [52]    __Lib_Sprintf__npowers_
0x3DB8      [52]    __Lib_Sprintf__powers_
0x3DEC      [48]    __Lib_Sprintf_octpowers
0x3E1C      [40]    __Lib_Sprintf_dpowers
0x3E44      [32]    __Lib_Sprintf_hexpowers
0x3E64      [25]    ?lstr_4_MPU6050
0x3E80       [4]    ?ICS__Lib_I2C_12__I2C1_TIMEOUT
0x3E84       [4]    ?ICS__Lib_I2C_12__I2C2_TIMEOUT
0x3E88       [4]    ?ICS__Lib_I2C_12__I2Cx_TIMEOUT
0x3E8C       [7]    ?ICS?lstr1___Lib_Sprintf
0x3E93      [17]    __Lib_Sprintf_hexs
0x3EA4      [17]    __Lib_Sprintf_hexb
0x3EB5      [16]    __Lib_System_101_102_103_APBAHBPrescTable
