{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582675519443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582675519444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 01:05:19 2020 " "Processing started: Wed Feb 26 01:05:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582675519444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582675519444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zad4 -c zad4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off zad4 -c zad4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582675519444 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1582675519594 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582675519594 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PWMs.v(43) " "Verilog HDL information at PWMs.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "../../My_IP/PWMs.v" "" { Text "/home/maciej/Pulpit/FPGA/My_IP/PWMs.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1582675524004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/maciej/Pulpit/FPGA/My_IP/PWMs.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/maciej/Pulpit/FPGA/My_IP/PWMs.v" { { "Info" "ISGN_ENTITY_NAME" "1 _PWM_SAW " "Found entity 1: _PWM_SAW" {  } { { "../../My_IP/PWMs.v" "" { Text "/home/maciej/Pulpit/FPGA/My_IP/PWMs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582675524005 ""} { "Info" "ISGN_ENTITY_NAME" "2 _PWM_UP_and_DOWN " "Found entity 2: _PWM_UP_and_DOWN" {  } { { "../../My_IP/PWMs.v" "" { Text "/home/maciej/Pulpit/FPGA/My_IP/PWMs.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582675524005 ""} { "Info" "ISGN_ENTITY_NAME" "3 _edge_detector " "Found entity 3: _edge_detector" {  } { { "../../My_IP/PWMs.v" "" { Text "/home/maciej/Pulpit/FPGA/My_IP/PWMs.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582675524005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582675524005 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "dist zad4.v(26) " "Verilog HDL Declaration warning at zad4.v(26): \"dist\" is SystemVerilog-2005 keyword" {  } { { "zad4.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad4/zad4.v" 26 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1582675524005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zad4.v 1 1 " "Found 1 design units, including 1 entities, in source file zad4.v" { { "Info" "ISGN_ENTITY_NAME" "1 zad4 " "Found entity 1: zad4" {  } { { "zad4.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad4/zad4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582675524006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582675524006 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(13) " "Verilog HDL information at counter.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "counter.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad4/counter.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1582675524006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 3 3 " "Found 3 design units, including 3 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 _10Hz_CLOCK " "Found entity 1: _10Hz_CLOCK" {  } { { "counter.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad4/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582675524006 ""} { "Info" "ISGN_ENTITY_NAME" "2 _UP_and_DOWN " "Found entity 2: _UP_and_DOWN" {  } { { "counter.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad4/counter.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582675524006 ""} { "Info" "ISGN_ENTITY_NAME" "3 _Cnt_to_Cmp " "Found entity 3: _Cnt_to_Cmp" {  } { { "counter.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad4/counter.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582675524006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582675524006 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_10Hz_CLOCK_edg zad4.v(36) " "Verilog HDL Implicit Net warning at zad4.v(36): created implicit net for \"_10Hz_CLOCK_edg\"" {  } { { "zad4.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad4/zad4.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582675524006 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "zad4.v(48) " "Verilog HDL Instantiation warning at zad4.v(48): instance has no name" {  } { { "zad4.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad4/zad4.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1582675524007 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "zad4 " "Elaborating entity \"zad4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1582675524035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_10Hz_CLOCK _10Hz_CLOCK:clk0 " "Elaborating entity \"_10Hz_CLOCK\" for hierarchy \"_10Hz_CLOCK:clk0\"" {  } { { "zad4.v" "clk0" { Text "/home/maciej/Pulpit/FPGA/l4/zad4/zad4.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582675524036 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 counter.v(5) " "Verilog HDL assignment warning at counter.v(5): truncated value with size 32 to match size of target (24)" {  } { { "counter.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad4/counter.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582675524037 "|zad4|_10Hz_CLOCK:clk0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter.v(6) " "Verilog HDL assignment warning at counter.v(6): truncated value with size 32 to match size of target (1)" {  } { { "counter.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad4/counter.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582675524037 "|zad4|_10Hz_CLOCK:clk0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_edge_detector _edge_detector:det0 " "Elaborating entity \"_edge_detector\" for hierarchy \"_edge_detector:det0\"" {  } { { "zad4.v" "det0" { Text "/home/maciej/Pulpit/FPGA/l4/zad4/zad4.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582675524045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_UP_and_DOWN _UP_and_DOWN:slid0 " "Elaborating entity \"_UP_and_DOWN\" for hierarchy \"_UP_and_DOWN:slid0\"" {  } { { "zad4.v" "slid0" { Text "/home/maciej/Pulpit/FPGA/l4/zad4/zad4.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582675524047 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "counter.v(20) " "Verilog HDL Case Statement information at counter.v(20): all case item expressions in this case statement are onehot" {  } { { "counter.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad4/counter.v" 20 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1582675524048 "|zad4|_UP_and_DOWN:slid0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_Cnt_to_Cmp _Cnt_to_Cmp:cmp_loop\[0\].cmp " "Elaborating entity \"_Cnt_to_Cmp\" for hierarchy \"_Cnt_to_Cmp:cmp_loop\[0\].cmp\"" {  } { { "zad4.v" "cmp_loop\[0\].cmp" { Text "/home/maciej/Pulpit/FPGA/l4/zad4/zad4.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582675524056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_PWM_SAW _PWM_SAW:comb_3 " "Elaborating entity \"_PWM_SAW\" for hierarchy \"_PWM_SAW:comb_3\"" {  } { { "zad4.v" "comb_3" { Text "/home/maciej/Pulpit/FPGA/l4/zad4/zad4.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582675524060 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PWMs.v(8) " "Verilog HDL assignment warning at PWMs.v(8): truncated value with size 32 to match size of target (10)" {  } { { "../../My_IP/PWMs.v" "" { Text "/home/maciej/Pulpit/FPGA/My_IP/PWMs.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582675524061 "|zad4|_PWM_SAW:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PWMs.v(14) " "Verilog HDL assignment warning at PWMs.v(14): truncated value with size 32 to match size of target (1)" {  } { { "../../My_IP/PWMs.v" "" { Text "/home/maciej/Pulpit/FPGA/My_IP/PWMs.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582675524062 "|zad4|_PWM_SAW:comb_3"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1582675524342 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1582675524484 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/maciej/Pulpit/FPGA/l4/zad4/zad4.map.smsg " "Generated suppressed messages file /home/maciej/Pulpit/FPGA/l4/zad4/zad4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582675524707 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1582675524758 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582675524758 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "zad4.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad4/zad4.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582675524818 "|zad4|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "zad4.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad4/zad4.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582675524818 "|zad4|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "zad4.v" "" { Text "/home/maciej/Pulpit/FPGA/l4/zad4/zad4.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582675524818 "|zad4|CLOCK4_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1582675524818 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "241 " "Implemented 241 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1582675524819 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1582675524819 ""} { "Info" "ICUT_CUT_TM_LCELLS" "227 " "Implemented 227 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1582675524819 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1582675524819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1071 " "Peak virtual memory: 1071 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582675524823 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 26 01:05:24 2020 " "Processing ended: Wed Feb 26 01:05:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582675524823 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582675524823 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582675524823 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582675524823 ""}
