
*** Running vivado
    with args -log top_nn0_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_nn0_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_nn0_0_0.tcl -notrace
Command: synth_design -top top_nn0_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12093 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1095.555 ; gain = 169.082 ; free physical = 1164 ; free virtual = 3135
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_nn0_0_0' [/auto/homes/yaz21/P35_clean/v3/rtl/top/top.srcs/sources_1/bd/top/ip/top_nn0_0_0/synth/top_nn0_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'nn0_v1_0' [/auto/homes/yaz21/P35_clean/v3/rtl/top/top.srcs/sources_1/bd/top/ipshared/dc1f/hdl/nn0_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nn0_v1_0_S00_AXI' [/auto/homes/yaz21/P35_clean/v3/rtl/top/top.srcs/sources_1/bd/top/ipshared/dc1f/hdl/nn0_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/auto/homes/yaz21/P35_clean/v3/rtl/top/top.srcs/sources_1/bd/top/ipshared/dc1f/hdl/nn0_v1_0_S00_AXI.v:223]
INFO: [Synth 8-226] default block is never used [/auto/homes/yaz21/P35_clean/v3/rtl/top/top.srcs/sources_1/bd/top/ipshared/dc1f/hdl/nn0_v1_0_S00_AXI.v:366]
INFO: [Synth 8-638] synthesizing module 'multple_mat' [/auto/homes/yaz21/P35_clean/v3/rtl/top/top.srcs/sources_1/bd/top/ipshared/dc1f/src/multiple_mat.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter MULT_LATENCY bound to: 3 - type: integer 
	Parameter NUM_MULT bound to: 4 - type: integer 
	Parameter START bound to: 2'b00 
	Parameter CNT_PROCESS bound to: 2'b01 
	Parameter DONE bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'p_multiplier' [/auto/homes/yaz21/P35_clean/v3/rtl/top/top.srcs/sources_1/bd/top/ipshared/dc1f/src/p_multiplier.v:4]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter MULT_LATENCY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'p_multiplier' (1#1) [/auto/homes/yaz21/P35_clean/v3/rtl/top/top.srcs/sources_1/bd/top/ipshared/dc1f/src/p_multiplier.v:4]
WARNING: [Synth 8-5856] 3D RAM A1_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM B1_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM C_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM D_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM E_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'multple_mat' (2#1) [/auto/homes/yaz21/P35_clean/v3/rtl/top/top.srcs/sources_1/bd/top/ipshared/dc1f/src/multiple_mat.v:1]
INFO: [Synth 8-256] done synthesizing module 'nn0_v1_0_S00_AXI' (3#1) [/auto/homes/yaz21/P35_clean/v3/rtl/top/top.srcs/sources_1/bd/top/ipshared/dc1f/hdl/nn0_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'nn0_v1_0' (4#1) [/auto/homes/yaz21/P35_clean/v3/rtl/top/top.srcs/sources_1/bd/top/ipshared/dc1f/hdl/nn0_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'top_nn0_0_0' (5#1) [/auto/homes/yaz21/P35_clean/v3/rtl/top/top.srcs/sources_1/bd/top/ip/top_nn0_0_0/synth/top_nn0_0_0.v:56]
WARNING: [Synth 8-3331] design nn0_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design nn0_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design nn0_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design nn0_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design nn0_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design nn0_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1137.148 ; gain = 210.676 ; free physical = 1120 ; free virtual = 3092
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1137.148 ; gain = 210.676 ; free physical = 1120 ; free virtual = 3091
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1460.496 ; gain = 3.000 ; free physical = 955 ; free virtual = 2921
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1460.559 ; gain = 534.086 ; free physical = 997 ; free virtual = 2963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1460.559 ; gain = 534.086 ; free physical = 997 ; free virtual = 2963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1460.559 ; gain = 534.086 ; free physical = 997 ; free virtual = 2963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1460.559 ; gain = 534.086 ; free physical = 991 ; free virtual = 2957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 40    
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 320   
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 160   
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Multipliers : 
	                  8x8  Multipliers := 80    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   4 Input     13 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module p_multiplier 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 2     
+---Multipliers : 
	                  8x8  Multipliers := 1     
Module multple_mat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 40    
+---Registers : 
	               13 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module nn0_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design top_nn0_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design top_nn0_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design top_nn0_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design top_nn0_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design top_nn0_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design top_nn0_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/nn0_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/nn0_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (M_reg[0][15]) is unused and will be removed from module p_multiplier.
WARNING: [Synth 8-3332] Sequential element (M_reg[0][14]) is unused and will be removed from module p_multiplier.
WARNING: [Synth 8-3332] Sequential element (M_reg[0][13]) is unused and will be removed from module p_multiplier.
WARNING: [Synth 8-3332] Sequential element (M_reg[0][12]) is unused and will be removed from module p_multiplier.
WARNING: [Synth 8-3332] Sequential element (M_reg[0][11]) is unused and will be removed from module p_multiplier.
WARNING: [Synth 8-3332] Sequential element (M_reg[0][10]) is unused and will be removed from module p_multiplier.
WARNING: [Synth 8-3332] Sequential element (M_reg[0][9]) is unused and will be removed from module p_multiplier.
WARNING: [Synth 8-3332] Sequential element (M_reg[0][8]) is unused and will be removed from module p_multiplier.
WARNING: [Synth 8-3332] Sequential element (M_reg[1][15]) is unused and will be removed from module p_multiplier.
WARNING: [Synth 8-3332] Sequential element (M_reg[1][14]) is unused and will be removed from module p_multiplier.
WARNING: [Synth 8-3332] Sequential element (M_reg[1][13]) is unused and will be removed from module p_multiplier.
WARNING: [Synth 8-3332] Sequential element (M_reg[1][12]) is unused and will be removed from module p_multiplier.
WARNING: [Synth 8-3332] Sequential element (M_reg[1][11]) is unused and will be removed from module p_multiplier.
WARNING: [Synth 8-3332] Sequential element (M_reg[1][10]) is unused and will be removed from module p_multiplier.
WARNING: [Synth 8-3332] Sequential element (M_reg[1][9]) is unused and will be removed from module p_multiplier.
WARNING: [Synth 8-3332] Sequential element (M_reg[1][8]) is unused and will be removed from module p_multiplier.
WARNING: [Synth 8-3332] Sequential element (M_reg[2][15]) is unused and will be removed from module p_multiplier.
WARNING: [Synth 8-3332] Sequential element (M_reg[2][14]) is unused and will be removed from module p_multiplier.
WARNING: [Synth 8-3332] Sequential element (M_reg[2][13]) is unused and will be removed from module p_multiplier.
WARNING: [Synth 8-3332] Sequential element (M_reg[2][12]) is unused and will be removed from module p_multiplier.
WARNING: [Synth 8-3332] Sequential element (M_reg[2][11]) is unused and will be removed from module p_multiplier.
WARNING: [Synth 8-3332] Sequential element (M_reg[2][10]) is unused and will be removed from module p_multiplier.
WARNING: [Synth 8-3332] Sequential element (M_reg[2][9]) is unused and will be removed from module p_multiplier.
WARNING: [Synth 8-3332] Sequential element (M_reg[2][8]) is unused and will be removed from module p_multiplier.
WARNING: [Synth 8-3332] Sequential element (M_reg[3][15]) is unused and will be removed from module p_multiplier.
WARNING: [Synth 8-3332] Sequential element (M_reg[3][14]) is unused and will be removed from module p_multiplier.
WARNING: [Synth 8-3332] Sequential element (M_reg[3][13]) is unused and will be removed from module p_multiplier.
WARNING: [Synth 8-3332] Sequential element (M_reg[3][12]) is unused and will be removed from module p_multiplier.
WARNING: [Synth 8-3332] Sequential element (M_reg[3][11]) is unused and will be removed from module p_multiplier.
WARNING: [Synth 8-3332] Sequential element (M_reg[3][10]) is unused and will be removed from module p_multiplier.
WARNING: [Synth 8-3332] Sequential element (M_reg[3][9]) is unused and will be removed from module p_multiplier.
WARNING: [Synth 8-3332] Sequential element (M_reg[3][8]) is unused and will be removed from module p_multiplier.
INFO: [Synth 8-3332] Sequential element (inst/nn0_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module top_nn0_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nn0_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module top_nn0_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nn0_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module top_nn0_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nn0_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module top_nn0_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nn0_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module top_nn0_0_0.
INFO: [Synth 8-3332] Sequential element (inst/nn0_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module top_nn0_0_0.
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[0].genblk1[0].m1/rB_reg[7]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[0].genblk1[0].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[0].genblk1[1].m1/rB_reg[7]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[0].genblk1[1].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[1].genblk1[0].m1/rB_reg[7]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[1].genblk1[0].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[1].genblk1[1].m1/rB_reg[7]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[1].genblk1[1].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[0].genblk1[0].m1/rB_reg[6]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[0].genblk1[0].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[0].genblk1[1].m1/rB_reg[6]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[0].genblk1[1].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[1].genblk1[0].m1/rB_reg[6]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[1].genblk1[0].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[1].genblk1[1].m1/rB_reg[6]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[1].genblk1[1].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[0].genblk1[0].m1/rB_reg[5]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[0].genblk1[0].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[0].genblk1[1].m1/rB_reg[5]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[0].genblk1[1].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[1].genblk1[0].m1/rB_reg[5]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[1].genblk1[0].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[1].genblk1[1].m1/rB_reg[5]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[1].genblk1[1].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[0].genblk1[0].m1/rB_reg[3]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[0].genblk1[0].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[0].genblk1[0].m1/rB_reg[4]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[0].genblk1[0].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[0].genblk1[1].m1/rB_reg[3]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[0].genblk1[1].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[0].genblk1[1].m1/rB_reg[4]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[0].genblk1[1].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[1].genblk1[0].m1/rB_reg[3]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[1].genblk1[0].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[1].genblk1[0].m1/rB_reg[4]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[1].genblk1[0].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[1].genblk1[1].m1/rB_reg[3]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[1].genblk1[1].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[1].genblk1[1].m1/rB_reg[4]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[1].genblk1[1].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[0].genblk1[0].m1/rB_reg[2]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[0].genblk1[0].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[0].genblk1[1].m1/rB_reg[2]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[0].genblk1[1].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[1].genblk1[0].m1/rB_reg[2]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[1].genblk1[0].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[1].genblk1[1].m1/rB_reg[2]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[1].genblk1[1].m1/rB_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[0].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[0].genblk1[1].m1/rB_reg[0]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[0].genblk1[1].m1/rB_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[0].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[1].genblk1[0].m1/rB_reg[0]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[1].genblk1[0].m1/rB_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[1].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[1].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/rB_reg[7]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[1].m1/rB_reg[7]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[1].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[0].m1/rB_reg[7]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[0].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[1].m1/rB_reg[7]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[1].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/rB_reg[6]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[1].m1/rB_reg[6]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[1].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[0].m1/rB_reg[6]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[0].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[1].m1/rB_reg[6]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[1].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/rB_reg[5]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[1].m1/rB_reg[5]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[1].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[0].m1/rB_reg[5]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[0].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[1].m1/rB_reg[5]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[1].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/rB_reg[3]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/rB_reg[4]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[1].m1/rB_reg[3]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[1].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[1].m1/rB_reg[4]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[1].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[0].m1/rB_reg[3]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[0].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[0].m1/rB_reg[4]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[0].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[1].m1/rB_reg[3]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[1].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[1].m1/rB_reg[4]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[1].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/rB_reg[2]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[1].m1/rB_reg[2]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[1].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[0].m1/rB_reg[2]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[0].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[1].m1/rB_reg[2]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[1].m1/rB_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[1].m1/rB_reg[0]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[1].m1/rB_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[0].m1/rB_reg[0]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[0].m1/rB_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[0].genblk1[0].m1/rB_reg[7]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[0].genblk1[0].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[0].genblk1[1].m1/rB_reg[7]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[0].genblk1[1].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[1].genblk1[0].m1/rB_reg[7]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[1].genblk1[0].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[1].genblk1[1].m1/rB_reg[7]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[1].genblk1[1].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[0].genblk1[0].m1/rB_reg[6]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[0].genblk1[0].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[0].genblk1[1].m1/rB_reg[6]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[0].genblk1[1].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[1].genblk1[0].m1/rB_reg[6]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[1].genblk1[0].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[1].genblk1[1].m1/rB_reg[6]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[1].genblk1[1].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[0].genblk1[0].m1/rB_reg[5]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[0].genblk1[0].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[0].genblk1[1].m1/rB_reg[5]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[0].genblk1[1].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[1].genblk1[0].m1/rB_reg[5]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[1].genblk1[0].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[1].genblk1[1].m1/rB_reg[5]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[1].genblk1[1].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[0].genblk1[0].m1/rB_reg[3]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[0].genblk1[0].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[0].genblk1[0].m1/rB_reg[4]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[0].genblk1[0].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[0].genblk1[1].m1/rB_reg[3]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[0].genblk1[1].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[0].genblk1[1].m1/rB_reg[4]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[0].genblk1[1].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[1].genblk1[0].m1/rB_reg[3]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[1].genblk1[0].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[1].genblk1[0].m1/rB_reg[4]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[1].genblk1[0].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[1].genblk1[1].m1/rB_reg[3]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[1].genblk1[1].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[1].genblk1[1].m1/rB_reg[4]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[1].genblk1[1].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[0].genblk1[0].m1/rB_reg[2]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[0].genblk1[0].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[0].genblk1[1].m1/rB_reg[2]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[0].genblk1[1].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[1].genblk1[0].m1/rB_reg[2]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[1].genblk1[0].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[1].genblk1[1].m1/rB_reg[2]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[1].genblk1[1].m1/rB_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[0].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[0].genblk1[1].m1/rB_reg[0]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[0].genblk1[1].m1/rB_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[0].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[1].genblk1[0].m1/rB_reg[0]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[1].genblk1[0].m1/rB_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[1].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[1].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[0].m1/rB_reg[7]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[0].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[1].m1/rB_reg[7]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[1].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[1].genblk1[0].m1/rB_reg[7]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[1].genblk1[0].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[1].genblk1[1].m1/rB_reg[7]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[1].genblk1[1].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[0].m1/rB_reg[6]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[0].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[1].m1/rB_reg[6]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[1].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[1].genblk1[0].m1/rB_reg[6]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[1].genblk1[0].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[1].genblk1[1].m1/rB_reg[6]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[1].genblk1[1].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[0].m1/rB_reg[5]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[0].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[1].m1/rB_reg[5]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[1].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[1].genblk1[0].m1/rB_reg[5]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[1].genblk1[0].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[1].genblk1[1].m1/rB_reg[5]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[1].genblk1[1].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[0].m1/rB_reg[3]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[0].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[0].m1/rB_reg[4]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[0].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[1].m1/rB_reg[3]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[1].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[1].m1/rB_reg[4]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[1].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[1].genblk1[0].m1/rB_reg[3]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[1].genblk1[0].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[1].genblk1[0].m1/rB_reg[4]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[1].genblk1[0].m1/rB_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[1].genblk1[1].m1/rB_reg[3]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[1].genblk1[1].m1/rB_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[1].genblk1[1].m1/rB_reg[4]' (FDR) to 'inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[1].genblk1[1].m1/rB_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[1].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[1].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk3[1].genblk1[0].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk3[1].genblk1[0].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk3[1].genblk1[1].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk3[1].genblk1[1].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk3[0].genblk1[0].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk3[0].genblk1[0].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk3[0].genblk1[1].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk3[0].genblk1[1].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[1].genblk1[0].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[1].genblk1[0].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[1].genblk1[1].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[1].genblk1[1].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[0].genblk1[0].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[0].genblk1[0].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[0].genblk1[1].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[0].genblk1[1].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk5[1].genblk1[0].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk5[1].genblk1[0].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk5[1].genblk1[1].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk5[1].genblk1[1].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk5[0].genblk1[0].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk5[0].genblk1[0].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk5[0].genblk1[1].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk5[0].genblk1[1].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[1].genblk1[0].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[1].genblk1[0].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[1].genblk1[1].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[1].genblk1[1].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[0].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[0].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[1].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[1].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk7[1].genblk1[0].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk7[1].genblk1[0].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk7[1].genblk1[1].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk7[1].genblk1[1].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk7[0].genblk1[0].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk7[0].genblk1[0].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk7[0].genblk1[1].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk7[0].genblk1[1].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[1].genblk1[0].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[1].genblk1[0].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[1].genblk1[1].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[1].genblk1[1].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[0].genblk1[0].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[0].genblk1[0].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[0].genblk1[1].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[0].genblk1[1].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[1].genblk1[0].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[1].genblk1[0].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[1].genblk1[1].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[1].genblk1[1].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[1].genblk1[0].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[1].genblk1[1].m1 /\rB_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[1].genblk1[1].genblk1[0].m1 /\rB_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[1].genblk1[1].genblk1[1].m1 /\rB_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[1].genblk1[0].genblk1[0].m1 /\rB_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[1].genblk1[0].genblk1[1].m1 /\rB_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[0].genblk1[1].genblk1[0].m1 /\rB_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[0].genblk1[1].genblk1[1].m1 /\rB_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[0].genblk1[0].genblk1[0].m1 /\rB_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[0].genblk1[0].genblk1[1].m1 /\rB_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[0].genblk1[1].m1 /\M_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[1].genblk1[0].m1 /\M_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[1].m1 /\M_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[0].m1 /\M_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[0].genblk1[1].m1 /\M_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[1].genblk1[1].genblk1[0].m1 /\M_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[1].m1 /\M_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[1].genblk1[0].m1 /\M_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk3[1].genblk1[0].genblk1[1].m1 /\M_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk3[1].genblk1[1].genblk1[0].m1 /\M_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk3[0].genblk1[0].genblk1[1].m1 /\M_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk3[0].genblk1[1].genblk1[0].m1 /\M_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[1].genblk1[0].genblk1[1].m1 /\M_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[1].genblk1[1].genblk1[0].m1 /\M_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[0].genblk1[0].genblk1[1].m1 /\M_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[0].genblk1[1].genblk1[0].m1 /\M_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk5[1].genblk1[0].genblk1[1].m1 /\M_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/nn0_v1_0_S00_AXI_inst/UIP/genblk5[1].genblk1[1].genblk1[0].m1 /\M_reg[0][2] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (rB_reg[1]) is unused and will be removed from module p_multiplier__1.
WARNING: [Synth 8-3332] Sequential element (rB_reg[1]) is unused and will be removed from module p_multiplier__2.
WARNING: [Synth 8-3332] Sequential element (rA_reg[7]) is unused and will be removed from module p_multiplier__2.
WARNING: [Synth 8-3332] Sequential element (rA_reg[6]) is unused and will be removed from module p_multiplier__2.
WARNING: [Synth 8-3332] Sequential element (rA_reg[5]) is unused and will be removed from module p_multiplier__2.
WARNING: [Synth 8-3332] Sequential element (rA_reg[4]) is unused and will be removed from module p_multiplier__2.
WARNING: [Synth 8-3332] Sequential element (rA_reg[3]) is unused and will be removed from module p_multiplier__2.
WARNING: [Synth 8-3332] Sequential element (rA_reg[2]) is unused and will be removed from module p_multiplier__2.
WARNING: [Synth 8-3332] Sequential element (rA_reg[1]) is unused and will be removed from module p_multiplier__2.
WARNING: [Synth 8-3332] Sequential element (rA_reg[0]) is unused and will be removed from module p_multiplier__2.
WARNING: [Synth 8-3332] Sequential element (M_reg[0][2]) is unused and will be removed from module p_multiplier__2.
WARNING: [Synth 8-3332] Sequential element (rB_reg[1]) is unused and will be removed from module p_multiplier__3.
WARNING: [Synth 8-3332] Sequential element (rA_reg[7]) is unused and will be removed from module p_multiplier__3.
WARNING: [Synth 8-3332] Sequential element (rA_reg[6]) is unused and will be removed from module p_multiplier__3.
WARNING: [Synth 8-3332] Sequential element (rA_reg[5]) is unused and will be removed from module p_multiplier__3.
WARNING: [Synth 8-3332] Sequential element (rA_reg[4]) is unused and will be removed from module p_multiplier__3.
WARNING: [Synth 8-3332] Sequential element (rA_reg[3]) is unused and will be removed from module p_multiplier__3.
WARNING: [Synth 8-3332] Sequential element (rA_reg[2]) is unused and will be removed from module p_multiplier__3.
WARNING: [Synth 8-3332] Sequential element (rA_reg[1]) is unused and will be removed from module p_multiplier__3.
WARNING: [Synth 8-3332] Sequential element (rA_reg[0]) is unused and will be removed from module p_multiplier__3.
WARNING: [Synth 8-3332] Sequential element (M_reg[0][2]) is unused and will be removed from module p_multiplier__3.
WARNING: [Synth 8-3332] Sequential element (rB_reg[1]) is unused and will be removed from module p_multiplier__4.
WARNING: [Synth 8-3332] Sequential element (rB_reg[1]) is unused and will be removed from module p_multiplier__5.
WARNING: [Synth 8-3332] Sequential element (rB_reg[1]) is unused and will be removed from module p_multiplier__6.
WARNING: [Synth 8-3332] Sequential element (rA_reg[7]) is unused and will be removed from module p_multiplier__6.
WARNING: [Synth 8-3332] Sequential element (rA_reg[6]) is unused and will be removed from module p_multiplier__6.
WARNING: [Synth 8-3332] Sequential element (rA_reg[5]) is unused and will be removed from module p_multiplier__6.
WARNING: [Synth 8-3332] Sequential element (rA_reg[4]) is unused and will be removed from module p_multiplier__6.
WARNING: [Synth 8-3332] Sequential element (rA_reg[3]) is unused and will be removed from module p_multiplier__6.
WARNING: [Synth 8-3332] Sequential element (rA_reg[2]) is unused and will be removed from module p_multiplier__6.
WARNING: [Synth 8-3332] Sequential element (rA_reg[1]) is unused and will be removed from module p_multiplier__6.
WARNING: [Synth 8-3332] Sequential element (rA_reg[0]) is unused and will be removed from module p_multiplier__6.
WARNING: [Synth 8-3332] Sequential element (M_reg[0][2]) is unused and will be removed from module p_multiplier__6.
WARNING: [Synth 8-3332] Sequential element (rB_reg[1]) is unused and will be removed from module p_multiplier__7.
WARNING: [Synth 8-3332] Sequential element (rA_reg[7]) is unused and will be removed from module p_multiplier__7.
WARNING: [Synth 8-3332] Sequential element (rA_reg[6]) is unused and will be removed from module p_multiplier__7.
WARNING: [Synth 8-3332] Sequential element (rA_reg[5]) is unused and will be removed from module p_multiplier__7.
WARNING: [Synth 8-3332] Sequential element (rA_reg[4]) is unused and will be removed from module p_multiplier__7.
WARNING: [Synth 8-3332] Sequential element (rA_reg[3]) is unused and will be removed from module p_multiplier__7.
WARNING: [Synth 8-3332] Sequential element (rA_reg[2]) is unused and will be removed from module p_multiplier__7.
WARNING: [Synth 8-3332] Sequential element (rA_reg[1]) is unused and will be removed from module p_multiplier__7.
WARNING: [Synth 8-3332] Sequential element (rA_reg[0]) is unused and will be removed from module p_multiplier__7.
WARNING: [Synth 8-3332] Sequential element (M_reg[0][2]) is unused and will be removed from module p_multiplier__7.
WARNING: [Synth 8-3332] Sequential element (rB_reg[1]) is unused and will be removed from module p_multiplier__8.
WARNING: [Synth 8-3332] Sequential element (rB_reg[1]) is unused and will be removed from module p_multiplier__9.
WARNING: [Synth 8-3332] Sequential element (rB_reg[1]) is unused and will be removed from module p_multiplier__10.
WARNING: [Synth 8-3332] Sequential element (rA_reg[7]) is unused and will be removed from module p_multiplier__10.
WARNING: [Synth 8-3332] Sequential element (rA_reg[6]) is unused and will be removed from module p_multiplier__10.
WARNING: [Synth 8-3332] Sequential element (rA_reg[5]) is unused and will be removed from module p_multiplier__10.
WARNING: [Synth 8-3332] Sequential element (rA_reg[4]) is unused and will be removed from module p_multiplier__10.
WARNING: [Synth 8-3332] Sequential element (rA_reg[3]) is unused and will be removed from module p_multiplier__10.
WARNING: [Synth 8-3332] Sequential element (rA_reg[2]) is unused and will be removed from module p_multiplier__10.
WARNING: [Synth 8-3332] Sequential element (rA_reg[1]) is unused and will be removed from module p_multiplier__10.
WARNING: [Synth 8-3332] Sequential element (rA_reg[0]) is unused and will be removed from module p_multiplier__10.
WARNING: [Synth 8-3332] Sequential element (M_reg[0][2]) is unused and will be removed from module p_multiplier__10.
WARNING: [Synth 8-3332] Sequential element (rB_reg[1]) is unused and will be removed from module p_multiplier__11.
WARNING: [Synth 8-3332] Sequential element (rA_reg[7]) is unused and will be removed from module p_multiplier__11.
WARNING: [Synth 8-3332] Sequential element (rA_reg[6]) is unused and will be removed from module p_multiplier__11.
WARNING: [Synth 8-3332] Sequential element (rA_reg[5]) is unused and will be removed from module p_multiplier__11.
WARNING: [Synth 8-3332] Sequential element (rA_reg[4]) is unused and will be removed from module p_multiplier__11.
WARNING: [Synth 8-3332] Sequential element (rA_reg[3]) is unused and will be removed from module p_multiplier__11.
WARNING: [Synth 8-3332] Sequential element (rA_reg[2]) is unused and will be removed from module p_multiplier__11.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1460.621 ; gain = 534.148 ; free physical = 960 ; free virtual = 2926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1460.621 ; gain = 534.148 ; free physical = 914 ; free virtual = 2880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1460.621 ; gain = 534.148 ; free physical = 913 ; free virtual = 2879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1460.621 ; gain = 534.148 ; free physical = 891 ; free virtual = 2857
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1460.621 ; gain = 534.148 ; free physical = 891 ; free virtual = 2857
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1460.621 ; gain = 534.148 ; free physical = 891 ; free virtual = 2857
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1460.621 ; gain = 534.148 ; free physical = 891 ; free virtual = 2857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1460.621 ; gain = 534.148 ; free physical = 891 ; free virtual = 2857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1460.621 ; gain = 534.148 ; free physical = 890 ; free virtual = 2856
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1460.621 ; gain = 534.148 ; free physical = 890 ; free virtual = 2856
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_nn0_0_0 | inst/nn0_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[3][7]  | 4      | 32    | NO           | YES                | YES               | 32     | 0       | 
|top_nn0_0_0 | inst/nn0_v1_0_S00_AXI_inst/UIP/genblk2[0].genblk1[0].genblk1[0].m1/M_reg[3][7]  | 4      | 32    | NO           | YES                | YES               | 32     | 0       | 
|top_nn0_0_0 | inst/nn0_v1_0_S00_AXI_inst/UIP/genblk3[0].genblk1[0].genblk1[0].m1/M_reg[3][7]  | 4      | 32    | NO           | YES                | YES               | 32     | 0       | 
|top_nn0_0_0 | inst/nn0_v1_0_S00_AXI_inst/UIP/genblk4[0].genblk1[0].genblk1[0].m1/M_reg[3][7]  | 4      | 32    | NO           | YES                | YES               | 32     | 0       | 
|top_nn0_0_0 | inst/nn0_v1_0_S00_AXI_inst/UIP/genblk5[0].genblk1[0].genblk1[0].m1/M_reg[3][7]  | 4      | 32    | NO           | YES                | YES               | 32     | 0       | 
|top_nn0_0_0 | inst/nn0_v1_0_S00_AXI_inst/UIP/genblk6[0].genblk1[0].genblk1[0].m1/M_reg[3][7]  | 4      | 32    | NO           | YES                | YES               | 32     | 0       | 
|top_nn0_0_0 | inst/nn0_v1_0_S00_AXI_inst/UIP/genblk7[0].genblk1[0].genblk1[0].m1/M_reg[3][7]  | 4      | 32    | NO           | YES                | YES               | 32     | 0       | 
|top_nn0_0_0 | inst/nn0_v1_0_S00_AXI_inst/UIP/genblk8[0].genblk1[0].genblk1[0].m1/M_reg[3][7]  | 4      | 32    | NO           | YES                | YES               | 32     | 0       | 
|top_nn0_0_0 | inst/nn0_v1_0_S00_AXI_inst/UIP/genblk9[0].genblk1[0].genblk1[0].m1/M_reg[3][7]  | 4      | 32    | NO           | YES                | YES               | 32     | 0       | 
|top_nn0_0_0 | inst/nn0_v1_0_S00_AXI_inst/UIP/genblk10[0].genblk1[0].genblk1[0].m1/M_reg[3][7] | 4      | 32    | NO           | YES                | YES               | 32     | 0       | 
+------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   163|
|2     |LUT1   |   333|
|3     |LUT2   |   401|
|4     |LUT3   |    17|
|5     |LUT4   |    40|
|6     |LUT5   |     6|
|7     |LUT6   |     4|
|8     |SRL16E |   320|
|9     |FDRE   |  1054|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------------------+-----------------+------+
|      |Instance                                       |Module           |Cells |
+------+-----------------------------------------------+-----------------+------+
|1     |top                                            |                 |  2338|
|2     |  inst                                         |nn0_v1_0         |  2338|
|3     |    nn0_v1_0_S00_AXI_inst                      |nn0_v1_0_S00_AXI |  2338|
|4     |      UIP                                      |multple_mat      |  2246|
|5     |        \genblk10[0].genblk1[0].genblk1[0].m1  |p_multiplier     |    66|
|6     |        \genblk10[0].genblk1[1].genblk1[1].m1  |p_multiplier_0   |    62|
|7     |        \genblk10[1].genblk1[0].genblk1[0].m1  |p_multiplier_1   |    62|
|8     |        \genblk10[1].genblk1[1].genblk1[1].m1  |p_multiplier_2   |    62|
|9     |        \genblk1[0].genblk1[0].genblk1[0].m1   |p_multiplier_3   |    53|
|10    |        \genblk1[0].genblk1[1].genblk1[1].m1   |p_multiplier_4   |    52|
|11    |        \genblk1[1].genblk1[0].genblk1[0].m1   |p_multiplier_5   |    52|
|12    |        \genblk1[1].genblk1[1].genblk1[1].m1   |p_multiplier_6   |    52|
|13    |        \genblk2[0].genblk1[0].genblk1[0].m1   |p_multiplier_7   |    52|
|14    |        \genblk2[0].genblk1[1].genblk1[1].m1   |p_multiplier_8   |    52|
|15    |        \genblk2[1].genblk1[0].genblk1[0].m1   |p_multiplier_9   |    52|
|16    |        \genblk2[1].genblk1[1].genblk1[1].m1   |p_multiplier_10  |    52|
|17    |        \genblk3[0].genblk1[0].genblk1[0].m1   |p_multiplier_11  |    52|
|18    |        \genblk3[0].genblk1[1].genblk1[1].m1   |p_multiplier_12  |    52|
|19    |        \genblk3[1].genblk1[0].genblk1[0].m1   |p_multiplier_13  |    52|
|20    |        \genblk3[1].genblk1[1].genblk1[1].m1   |p_multiplier_14  |    52|
|21    |        \genblk4[0].genblk1[0].genblk1[0].m1   |p_multiplier_15  |    52|
|22    |        \genblk4[0].genblk1[1].genblk1[1].m1   |p_multiplier_16  |    52|
|23    |        \genblk4[1].genblk1[0].genblk1[0].m1   |p_multiplier_17  |    52|
|24    |        \genblk4[1].genblk1[1].genblk1[1].m1   |p_multiplier_18  |    52|
|25    |        \genblk5[0].genblk1[0].genblk1[0].m1   |p_multiplier_19  |    52|
|26    |        \genblk5[0].genblk1[1].genblk1[1].m1   |p_multiplier_20  |    52|
|27    |        \genblk5[1].genblk1[0].genblk1[0].m1   |p_multiplier_21  |    52|
|28    |        \genblk5[1].genblk1[1].genblk1[1].m1   |p_multiplier_22  |    52|
|29    |        \genblk6[0].genblk1[0].genblk1[0].m1   |p_multiplier_23  |    52|
|30    |        \genblk6[0].genblk1[1].genblk1[1].m1   |p_multiplier_24  |    52|
|31    |        \genblk6[1].genblk1[0].genblk1[0].m1   |p_multiplier_25  |    52|
|32    |        \genblk6[1].genblk1[1].genblk1[1].m1   |p_multiplier_26  |    52|
|33    |        \genblk7[0].genblk1[0].genblk1[0].m1   |p_multiplier_27  |    52|
|34    |        \genblk7[0].genblk1[1].genblk1[1].m1   |p_multiplier_28  |    52|
|35    |        \genblk7[1].genblk1[0].genblk1[0].m1   |p_multiplier_29  |    52|
|36    |        \genblk7[1].genblk1[1].genblk1[1].m1   |p_multiplier_30  |    52|
|37    |        \genblk8[0].genblk1[0].genblk1[0].m1   |p_multiplier_31  |    52|
|38    |        \genblk8[0].genblk1[1].genblk1[1].m1   |p_multiplier_32  |    52|
|39    |        \genblk8[1].genblk1[0].genblk1[0].m1   |p_multiplier_33  |    52|
|40    |        \genblk8[1].genblk1[1].genblk1[1].m1   |p_multiplier_34  |    52|
|41    |        \genblk9[0].genblk1[0].genblk1[0].m1   |p_multiplier_35  |    52|
|42    |        \genblk9[0].genblk1[1].genblk1[1].m1   |p_multiplier_36  |    52|
|43    |        \genblk9[1].genblk1[0].genblk1[0].m1   |p_multiplier_37  |    52|
|44    |        \genblk9[1].genblk1[1].genblk1[1].m1   |p_multiplier_38  |    52|
+------+-----------------------------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1460.621 ; gain = 534.148 ; free physical = 890 ; free virtual = 2856
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 518 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1460.621 ; gain = 108.594 ; free physical = 890 ; free virtual = 2856
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1460.621 ; gain = 534.148 ; free physical = 891 ; free virtual = 2857
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
232 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1460.621 ; gain = 444.586 ; free physical = 1122 ; free virtual = 3088
INFO: [Common 17-1381] The checkpoint '/auto/homes/yaz21/P35_clean/v3/rtl/top/top.runs/top_nn0_0_0_synth_1/top_nn0_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 43 cell refs.
INFO: [Common 17-1381] The checkpoint '/auto/homes/yaz21/P35_clean/v3/rtl/top/top.runs/top_nn0_0_0_synth_1/top_nn0_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1484.570 ; gain = 0.000 ; free physical = 1108 ; free virtual = 3076
INFO: [Common 17-206] Exiting Vivado at Thu Apr 20 19:36:18 2017...
