# Approximate-1D-DCT-architecture
This is a Verilog implementation of pipelined architecture for the computation of 1D 8-point DCT. This is an approximate architecture which uses only 12 adders and no multipliers for the whole computation.
