/*
 * Copyright 2025 NXP
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/dts-v1/;

#include <nxp/nxp_mcxn94x_ns.dtsi>
#include "frdm_mcxn947.dtsi"

/ {
	model = "NXP FRDM_N94 board";
	compatible = "nxp,mcxn947", "nxp,mcx";

	cpus {
		/delete-node/ cpu@1;
	};

	chosen {
		zephyr,sram = &non_secure_ram;
		zephyr,flash = &flash;
		zephyr,code-partition = &slot0_ns_partition;
		zephyr,flash-controller = &fmu;
		zephyr,uart-mcumgr = &flexcomm4_lpuart4;
		zephyr,console = &flexcomm4_lpuart4;
		zephyr,shell-uart = &flexcomm4_lpuart4;
		zephyr,canbus = &flexcan0;
		zephyr,entropy = &trng;
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		/* RAM split used by TFM */
		secure_ram: partition@20000000 {
			label = "secure-memory";
			reg = <0x20000000 DT_SIZE_K(196)>;
		};

		non_secure_ram: partition@20030000 {
			label = "non-secure-memory";
			reg = <0x20030000 DT_SIZE_K(128)>;
		};
	};
};

&flash {
	/delete-node/ partitions;

	partitions {
		compatible = "fixed-partitions";
		#address-cells = <1>;
		#size-cells = <1>;

		/*
		 * All partition sizes must be aligned to the flash memory sector size (8 KB).
		 *
		 * This flash layout must exactly match the upstream TF-M layout defined in
		 * the platform-specific `flash_layout.h`. Any modification to the layout
		 * must be applied consistently in both `flash_layout.h` and this file.
		 *
		 * BL2 / MCUBoot
		 */
		boot_partition: partition@0 {
			label = "mcuboot";
			reg = <0x00000000 DT_SIZE_K(64)>;  /* 64 KB */
		};

		/* Secure image - primary */
		slot0_partition: partition@10000 {
			label = "image-0";
			reg = <0x00010000 DT_SIZE_K(288)>;  /* 288 KB */
		};

		/* Non-secure image - primary */
		slot0_ns_partition: partition@58000 {
			label = "image-0-nonsecure";
			reg = <0x00058000 DT_SIZE_K(256)>;  /* 256 KB */
		};

		/* Secure image - secondary */
		slot1_partition: partition@98000 {
			label = "image-1-secondary";
			reg = <0x00098000 DT_SIZE_K(288)>;  /* 288 KB */
		};

		/* Non-secure image - secondary */
		slot1_ns_partition: partition@E0000 {
			label = "image-1-non-secure";
			reg = <0x000E0000 DT_SIZE_K(256)>;  /* 256 KB */
		};

		/* Protected Storage (PS) */
		tfm_ps_partition: partition@120000 {
			label = "tfm-ps";
			reg = <0x00120000 DT_SIZE_K(16)>;   /* 16 KB */
		};

		/* Internal Trusted Storage (ITS) */
		tfm_its_partition: partition@124000 {
			label = "tfm-its";
			reg = <0x00124000 DT_SIZE_K(16)>;   /* 16 KB */
		};

		/* OTP / NV counters */
		tfm_otp_partition: partition@128000 {
			label = "tfm-otp";
			reg = <0x00128000 DT_SIZE_K(8)>;    /* 8 KB */
		};
	};
};

/*
 * Default for this board is to allocate SRAM0-5 to cpu0 but the
 * application can have an application specific device tree to
 * allocate the SRAM0-7 differently.
 *
 * For example, SRAM0-6 could be allocated to cpu0 with only SRAM7
 * for cpu1. This would require the value of sram0 to have a DT_SIZE_K
 * of 384. You would have to make updates to cpu1 sram settings as well.
 */

&mbox {
	status = "okay";
};

&gpio4 {
	status = "okay";
};

&gpio1 {
	status = "okay";
};

&gpio0 {
	status = "okay";
};

&gpio2 {
	status = "okay";
};

&green_led {
	status = "okay";
};

&red_led {
	status = "okay";
};

&user_button_2 {
	status = "okay";
};

&edma0 {
	status = "okay";
};

&flexcomm1 {
	status = "okay";
};

&flexcomm1_lpspi1 {
	status = "okay";
};

&flexcomm2 {
	status = "okay";
};

&flexcomm2_lpi2c2 {
	status = "okay";
};

/*
 *LPFLEXCOMM supports UART and I2C on the same instance, enable this for
 * LFLEXCOMM2
 */
&flexcomm2_lpuart2 {
	status = "okay";
};

&flexcomm4 {
	status = "okay";
};

&flexcomm4_lpuart4 {
	status = "okay";
};

&flexcomm7 {
	status = "okay";
};

&flexcomm7_lpi2c7 {
	status = "okay";
};

&flexspi {
	status = "okay";
};

&w25q64jvssiq {
	status = "okay";

	partitions {
		compatible = "fixed-partitions";
		#address-cells = <1>;
		#size-cells = <1>;

		storage_partition: partition@0 {
			label = "storage";
			reg = <0x0 DT_SIZE_M(8)>;
		};
	};
};

&dac0 {
	status = "okay";
};

&enet {
	status = "okay";
};

&enet_mac {
	status = "okay";
};

&enet_mdio {
	status = "okay";
};

&phy {
	status = "okay";
};

&wwdt0 {
	status = "okay";
};

&flexpwm1_pwm0 {
	status = "okay";
};

&flexcan0 {
	status = "okay";
};

&ctimer0 {
	status = "okay";
};

&usdhc0 {
	status = "okay";

	sdmmc {
		compatible = "zephyr,sdmmc-disk";
		disk-name = "SD";
		status = "okay";
	};
};

&vref {
	status = "okay";
};

&lpadc0 {
	status = "okay";
};

zephyr_udc0: &usb1 {
	status = "okay";
	phy-handle = <&usbphy1>;
};

&usbphy1 {
	status = "okay";
	tx-d-cal = <4>;
	tx-cal-45-dp-ohms = <7>;
	tx-cal-45-dm-ohms = <7>;
};

&lptmr0 {
	status = "okay";
};

&i3c1 {
	status = "okay";
};

&flexio0 {
	status = "okay";
};

&mrt0_channel0 {
	status = "okay";
};

&rtc {
	status = "okay";
};

&sc_timer {
	status = "okay";
};

&sai1 {
	status = "okay";
};

&sai0 {
	status = "okay";
};

&fmu {
	status = "okay";
};

&trng {
	/* Disable TRNG in NS to avoid auto-enabling csprng_available option */
	status = "disabled";
};
