
front.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000b100  00000000  00000000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000001e0  20000000  0000b100  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000021d8  200001e0  0000b2e0  000201e0  2**2
                  ALLOC
  3 .stack        00002000  200023b8  0000d4b8  000201e0  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
  5 .comment      0000008c  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
  6 .debug_info   0006818c  00000000  00000000  00020294  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00008b25  00000000  00000000  00088420  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000ea1b  00000000  00000000  00090f45  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000cd8  00000000  00000000  0009f960  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000014d0  00000000  00000000  000a0638  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000232a1  00000000  00000000  000a1b08  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001e828  00000000  00000000  000c4da9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008a63f  00000000  00000000  000e35d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002fd0  00000000  00000000  0016dc10  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	b8 43 00 20 d5 2c 00 00 d1 2c 00 00 d1 2c 00 00     .C. .,...,...,..
	...
      2c:	d1 2c 00 00 00 00 00 00 00 00 00 00 d1 2c 00 00     .,...........,..
      3c:	d1 2c 00 00 d1 2c 00 00 d1 2c 00 00 d1 2c 00 00     .,...,...,...,..
      4c:	d1 2c 00 00 15 10 00 00 d1 2c 00 00 d1 2c 00 00     .,.......,...,..
      5c:	d1 2c 00 00 d1 2c 00 00 01 16 00 00 11 16 00 00     .,...,..........
      6c:	21 16 00 00 31 16 00 00 41 16 00 00 51 16 00 00     !...1...A...Q...
      7c:	41 0a 00 00 51 0a 00 00 61 0a 00 00 b1 29 00 00     A...Q...a....)..
      8c:	c1 29 00 00 d1 29 00 00 00 00 00 00 00 00 00 00     .)...)..........
      9c:	d1 2c 00 00 d1 2c 00 00 00 00 00 00 d1 2c 00 00     .,...,.......,..
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	200001e0 	.word	0x200001e0
      d4:	00000000 	.word	0x00000000
      d8:	0000b100 	.word	0x0000b100

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	200001e4 	.word	0x200001e4
     108:	0000b100 	.word	0x0000b100
     10c:	0000b100 	.word	0x0000b100
     110:	00000000 	.word	0x00000000

00000114 <artist_init_maze>:
* Created: 4/8/2017 6:38:36 PM
*  Author: credtiger96, Acka, Kyle
*/
#include "Maze.h"
void artist_init_maze (void) {
	artist_front.maze_status = STOP;
     114:	2303      	movs	r3, #3
     116:	22d9      	movs	r2, #217	; 0xd9
     118:	4902      	ldr	r1, [pc, #8]	; (124 <artist_init_maze+0x10>)
     11a:	548b      	strb	r3, [r1, r2]
	past_distance.direction = STOP;
     11c:	4a02      	ldr	r2, [pc, #8]	; (128 <artist_init_maze+0x14>)
     11e:	7013      	strb	r3, [r2, #0]
}
     120:	4770      	bx	lr
     122:	46c0      	nop			; (mov r8, r8)
     124:	200008c8 	.word	0x200008c8
     128:	20002214 	.word	0x20002214

0000012c <artist_do_maze>:
else if(artist_front.maze_status == LEFT) printf("%s\n", "LEFT\0");
else if(artist_front.maze_status == RIGHT) printf("%s\n", "RIGH\0");
else printf("%s\n", "BACK\0");
}
*/
void artist_do_maze (void) {
     12c:	b570      	push	{r4, r5, r6, lr}
	
	static int count = 1;
	if (artist_front.maze_status == LEFT || artist_front.maze_status == RIGHT) {
     12e:	23d9      	movs	r3, #217	; 0xd9
     130:	4a79      	ldr	r2, [pc, #484]	; (318 <artist_do_maze+0x1ec>)
     132:	5cd3      	ldrb	r3, [r2, r3]
     134:	3b01      	subs	r3, #1
     136:	2b01      	cmp	r3, #1
     138:	d92d      	bls.n	196 <artist_do_maze+0x6a>
			count = 1;
			}else {
			return;
		}
	}
	if(past_distance.direction == RIGHT || past_distance.direction == LEFT){
     13a:	4b78      	ldr	r3, [pc, #480]	; (31c <artist_do_maze+0x1f0>)
     13c:	781b      	ldrb	r3, [r3, #0]
     13e:	3b01      	subs	r3, #1
     140:	2b01      	cmp	r3, #1
     142:	d934      	bls.n	1ae <artist_do_maze+0x82>
		artist_front.maze_status = STRAIGHT;
	}
	else if((artist_front.center_distance) < MAZE_FRONT_WALL_LOWERBOUND) {
     144:	23cc      	movs	r3, #204	; 0xcc
     146:	4a74      	ldr	r2, [pc, #464]	; (318 <artist_do_maze+0x1ec>)
     148:	58d4      	ldr	r4, [r2, r3]
     14a:	4975      	ldr	r1, [pc, #468]	; (320 <artist_do_maze+0x1f4>)
     14c:	1c20      	adds	r0, r4, #0
     14e:	4b75      	ldr	r3, [pc, #468]	; (324 <artist_do_maze+0x1f8>)
     150:	4798      	blx	r3
     152:	2800      	cmp	r0, #0
     154:	d048      	beq.n	1e8 <artist_do_maze+0xbc>
		if (artist_front.right_distance < artist_front.left_distance)
     156:	4b70      	ldr	r3, [pc, #448]	; (318 <artist_do_maze+0x1ec>)
     158:	22d4      	movs	r2, #212	; 0xd4
     15a:	589d      	ldr	r5, [r3, r2]
     15c:	3a04      	subs	r2, #4
     15e:	589e      	ldr	r6, [r3, r2]
     160:	1c31      	adds	r1, r6, #0
     162:	1c28      	adds	r0, r5, #0
     164:	4b6f      	ldr	r3, [pc, #444]	; (324 <artist_do_maze+0x1f8>)
     166:	4798      	blx	r3
     168:	2800      	cmp	r0, #0
     16a:	d038      	beq.n	1de <artist_do_maze+0xb2>
		artist_front.maze_status = LEFT;
     16c:	2101      	movs	r1, #1
     16e:	23d9      	movs	r3, #217	; 0xd9
     170:	4a69      	ldr	r2, [pc, #420]	; (318 <artist_do_maze+0x1ec>)
     172:	54d1      	strb	r1, [r2, r3]
		else
		artist_front.maze_status = RIGHT;
		count = 2;
     174:	2202      	movs	r2, #2
     176:	4b6c      	ldr	r3, [pc, #432]	; (328 <artist_do_maze+0x1fc>)
     178:	601a      	str	r2, [r3, #0]
	}*/
	else{
		artist_front.maze_status = STRAIGHT;
	}
	
	past_distance.direction = artist_front.maze_status;
     17a:	23d9      	movs	r3, #217	; 0xd9
     17c:	4a66      	ldr	r2, [pc, #408]	; (318 <artist_do_maze+0x1ec>)
     17e:	5cd3      	ldrb	r3, [r2, r3]
     180:	4a66      	ldr	r2, [pc, #408]	; (31c <artist_do_maze+0x1f0>)
     182:	7013      	strb	r3, [r2, #0]
	past_distance.left_distance = artist_front.left_distance;
     184:	6056      	str	r6, [r2, #4]
	past_distance.center_distance = artist_front.center_distance;
     186:	6094      	str	r4, [r2, #8]
	past_distance.right_distance = artist_front.right_distance;
     188:	60d5      	str	r5, [r2, #12]
	//artist_print_ultrasonic_value();
	//if(artist_front.maze_status == STRAIGHT) printf("%s\n", "STRA\0");
	//if(artist_front.maze_status == LEFT) printf("%s\n", "LEFT\0");
	//else if(artist_front.maze_status == RIGHT) printf("%s\n", "RIGH\0");
	//else printf("%s\n", "BACK\0");
	switch (artist_front.maze_status){
     18a:	2b04      	cmp	r3, #4
     18c:	d80a      	bhi.n	1a4 <artist_do_maze+0x78>
     18e:	009b      	lsls	r3, r3, #2
     190:	4a66      	ldr	r2, [pc, #408]	; (32c <artist_do_maze+0x200>)
     192:	58d3      	ldr	r3, [r2, r3]
     194:	469f      	mov	pc, r3
		count --;
     196:	4b64      	ldr	r3, [pc, #400]	; (328 <artist_do_maze+0x1fc>)
     198:	681b      	ldr	r3, [r3, #0]
     19a:	3b01      	subs	r3, #1
		if (count <= 0) {
     19c:	2b00      	cmp	r3, #0
     19e:	dd02      	ble.n	1a6 <artist_do_maze+0x7a>
		count --;
     1a0:	4a61      	ldr	r2, [pc, #388]	; (328 <artist_do_maze+0x1fc>)
     1a2:	6013      	str	r3, [r2, #0]
		break;
		case STOP :
		usart_write_buffer_job(&(artist_front.usart_instance), "m \0\0\0", MAX_RX_BUFFER_LENGTH);
		break;
	}
}
     1a4:	bd70      	pop	{r4, r5, r6, pc}
			count = 1;
     1a6:	2201      	movs	r2, #1
     1a8:	4b5f      	ldr	r3, [pc, #380]	; (328 <artist_do_maze+0x1fc>)
     1aa:	601a      	str	r2, [r3, #0]
     1ac:	e7c5      	b.n	13a <artist_do_maze+0xe>
		artist_front.maze_status = STRAIGHT;
     1ae:	2100      	movs	r1, #0
     1b0:	23d9      	movs	r3, #217	; 0xd9
     1b2:	4a59      	ldr	r2, [pc, #356]	; (318 <artist_do_maze+0x1ec>)
     1b4:	54d1      	strb	r1, [r2, r3]
	past_distance.direction = artist_front.maze_status;
     1b6:	4b59      	ldr	r3, [pc, #356]	; (31c <artist_do_maze+0x1f0>)
     1b8:	4a57      	ldr	r2, [pc, #348]	; (318 <artist_do_maze+0x1ec>)
     1ba:	21d9      	movs	r1, #217	; 0xd9
     1bc:	5c51      	ldrb	r1, [r2, r1]
     1be:	7019      	strb	r1, [r3, #0]
	past_distance.left_distance = artist_front.left_distance;
     1c0:	21d0      	movs	r1, #208	; 0xd0
     1c2:	5851      	ldr	r1, [r2, r1]
     1c4:	6059      	str	r1, [r3, #4]
	past_distance.center_distance = artist_front.center_distance;
     1c6:	21cc      	movs	r1, #204	; 0xcc
     1c8:	5851      	ldr	r1, [r2, r1]
     1ca:	6099      	str	r1, [r3, #8]
	past_distance.right_distance = artist_front.right_distance;
     1cc:	21d4      	movs	r1, #212	; 0xd4
     1ce:	5852      	ldr	r2, [r2, r1]
     1d0:	60da      	str	r2, [r3, #12]
		usart_write_buffer_job(&(artist_front.usart_instance), "mw\0\0\0", MAX_RX_BUFFER_LENGTH);
     1d2:	2205      	movs	r2, #5
     1d4:	4956      	ldr	r1, [pc, #344]	; (330 <artist_do_maze+0x204>)
     1d6:	4857      	ldr	r0, [pc, #348]	; (334 <artist_do_maze+0x208>)
     1d8:	4b57      	ldr	r3, [pc, #348]	; (338 <artist_do_maze+0x20c>)
     1da:	4798      	blx	r3
		break;
     1dc:	e7e2      	b.n	1a4 <artist_do_maze+0x78>
		artist_front.maze_status = RIGHT;
     1de:	2102      	movs	r1, #2
     1e0:	23d9      	movs	r3, #217	; 0xd9
     1e2:	4a4d      	ldr	r2, [pc, #308]	; (318 <artist_do_maze+0x1ec>)
     1e4:	54d1      	strb	r1, [r2, r3]
     1e6:	e7c5      	b.n	174 <artist_do_maze+0x48>
	else if(artist_front.center_distance < MAZE_FRONT_WALL_EXIST_DETERMINATE){
     1e8:	2183      	movs	r1, #131	; 0x83
     1ea:	05c9      	lsls	r1, r1, #23
     1ec:	1c20      	adds	r0, r4, #0
     1ee:	4b4d      	ldr	r3, [pc, #308]	; (324 <artist_do_maze+0x1f8>)
     1f0:	4798      	blx	r3
     1f2:	2800      	cmp	r0, #0
     1f4:	d031      	beq.n	25a <artist_do_maze+0x12e>
		if (artist_front.right_distance < artist_front.left_distance)
     1f6:	4b48      	ldr	r3, [pc, #288]	; (318 <artist_do_maze+0x1ec>)
     1f8:	22d4      	movs	r2, #212	; 0xd4
     1fa:	589d      	ldr	r5, [r3, r2]
     1fc:	3a04      	subs	r2, #4
     1fe:	589e      	ldr	r6, [r3, r2]
     200:	1c31      	adds	r1, r6, #0
     202:	1c28      	adds	r0, r5, #0
     204:	4b47      	ldr	r3, [pc, #284]	; (324 <artist_do_maze+0x1f8>)
     206:	4798      	blx	r3
     208:	2800      	cmp	r0, #0
     20a:	d00f      	beq.n	22c <artist_do_maze+0x100>
		artist_front.maze_status = LEFT;
     20c:	2201      	movs	r2, #1
     20e:	23d9      	movs	r3, #217	; 0xd9
     210:	4941      	ldr	r1, [pc, #260]	; (318 <artist_do_maze+0x1ec>)
     212:	54ca      	strb	r2, [r1, r3]
	past_distance.direction = artist_front.maze_status;
     214:	4b41      	ldr	r3, [pc, #260]	; (31c <artist_do_maze+0x1f0>)
     216:	701a      	strb	r2, [r3, #0]
	past_distance.left_distance = artist_front.left_distance;
     218:	605e      	str	r6, [r3, #4]
	past_distance.center_distance = artist_front.center_distance;
     21a:	609c      	str	r4, [r3, #8]
	past_distance.right_distance = artist_front.right_distance;
     21c:	60dd      	str	r5, [r3, #12]
		usart_write_buffer_job(&(artist_front.usart_instance), "ma\0\0\0", MAX_RX_BUFFER_LENGTH);
     21e:	2205      	movs	r2, #5
     220:	4943      	ldr	r1, [pc, #268]	; (330 <artist_do_maze+0x204>)
     222:	3108      	adds	r1, #8
     224:	4843      	ldr	r0, [pc, #268]	; (334 <artist_do_maze+0x208>)
     226:	4b44      	ldr	r3, [pc, #272]	; (338 <artist_do_maze+0x20c>)
     228:	4798      	blx	r3
		break;
     22a:	e7bb      	b.n	1a4 <artist_do_maze+0x78>
		artist_front.maze_status = RIGHT;
     22c:	2102      	movs	r1, #2
     22e:	23d9      	movs	r3, #217	; 0xd9
     230:	4a39      	ldr	r2, [pc, #228]	; (318 <artist_do_maze+0x1ec>)
     232:	54d1      	strb	r1, [r2, r3]
	past_distance.direction = artist_front.maze_status;
     234:	4b39      	ldr	r3, [pc, #228]	; (31c <artist_do_maze+0x1f0>)
     236:	4a38      	ldr	r2, [pc, #224]	; (318 <artist_do_maze+0x1ec>)
     238:	21d9      	movs	r1, #217	; 0xd9
     23a:	5c51      	ldrb	r1, [r2, r1]
     23c:	7019      	strb	r1, [r3, #0]
	past_distance.left_distance = artist_front.left_distance;
     23e:	21d0      	movs	r1, #208	; 0xd0
     240:	5851      	ldr	r1, [r2, r1]
     242:	6059      	str	r1, [r3, #4]
	past_distance.center_distance = artist_front.center_distance;
     244:	609c      	str	r4, [r3, #8]
	past_distance.right_distance = artist_front.right_distance;
     246:	21d4      	movs	r1, #212	; 0xd4
     248:	5852      	ldr	r2, [r2, r1]
     24a:	60da      	str	r2, [r3, #12]
		usart_write_buffer_job(&(artist_front.usart_instance), "md\0\0\0", MAX_RX_BUFFER_LENGTH);
     24c:	2205      	movs	r2, #5
     24e:	4938      	ldr	r1, [pc, #224]	; (330 <artist_do_maze+0x204>)
     250:	3110      	adds	r1, #16
     252:	4838      	ldr	r0, [pc, #224]	; (334 <artist_do_maze+0x208>)
     254:	4b38      	ldr	r3, [pc, #224]	; (338 <artist_do_maze+0x20c>)
     256:	4798      	blx	r3
		break;
     258:	e7a4      	b.n	1a4 <artist_do_maze+0x78>
	else if(artist_front.right_distance > MAZE_RIGHT_DISTANCE_UPPERBOUND){
     25a:	23d4      	movs	r3, #212	; 0xd4
     25c:	4a2e      	ldr	r2, [pc, #184]	; (318 <artist_do_maze+0x1ec>)
     25e:	58d5      	ldr	r5, [r2, r3]
     260:	4936      	ldr	r1, [pc, #216]	; (33c <artist_do_maze+0x210>)
     262:	1c28      	adds	r0, r5, #0
     264:	4b36      	ldr	r3, [pc, #216]	; (340 <artist_do_maze+0x214>)
     266:	4798      	blx	r3
     268:	2800      	cmp	r0, #0
     26a:	d004      	beq.n	276 <artist_do_maze+0x14a>
		artist_front.maze_status = RIGHT;
     26c:	2102      	movs	r1, #2
     26e:	23d9      	movs	r3, #217	; 0xd9
     270:	4a29      	ldr	r2, [pc, #164]	; (318 <artist_do_maze+0x1ec>)
     272:	54d1      	strb	r1, [r2, r3]
     274:	e7de      	b.n	234 <artist_do_maze+0x108>
	else if(artist_front.left_distance < MAZE_LEFT_DISTANCE_LOWERBOUND
     276:	23d0      	movs	r3, #208	; 0xd0
     278:	4a27      	ldr	r2, [pc, #156]	; (318 <artist_do_maze+0x1ec>)
     27a:	58d6      	ldr	r6, [r2, r3]
     27c:	4931      	ldr	r1, [pc, #196]	; (344 <artist_do_maze+0x218>)
     27e:	1c30      	adds	r0, r6, #0
     280:	4b28      	ldr	r3, [pc, #160]	; (324 <artist_do_maze+0x1f8>)
     282:	4798      	blx	r3
     284:	2800      	cmp	r0, #0
     286:	d00a      	beq.n	29e <artist_do_maze+0x172>
	&& artist_front.right_distance < MAZE_RIGHT_DISTANCE_UPPERBOUND){
     288:	492c      	ldr	r1, [pc, #176]	; (33c <artist_do_maze+0x210>)
     28a:	1c28      	adds	r0, r5, #0
     28c:	4b25      	ldr	r3, [pc, #148]	; (324 <artist_do_maze+0x1f8>)
     28e:	4798      	blx	r3
     290:	2800      	cmp	r0, #0
     292:	d02e      	beq.n	2f2 <artist_do_maze+0x1c6>
		artist_front.maze_status = STRAIGHT;
     294:	2100      	movs	r1, #0
     296:	23d9      	movs	r3, #217	; 0xd9
     298:	4a1f      	ldr	r2, [pc, #124]	; (318 <artist_do_maze+0x1ec>)
     29a:	54d1      	strb	r1, [r2, r3]
     29c:	e78b      	b.n	1b6 <artist_do_maze+0x8a>
	else if(artist_front.left_distance > MAZE_NOTHING_LOWERBOUND
     29e:	492a      	ldr	r1, [pc, #168]	; (348 <artist_do_maze+0x21c>)
     2a0:	1c30      	adds	r0, r6, #0
     2a2:	4b27      	ldr	r3, [pc, #156]	; (340 <artist_do_maze+0x214>)
     2a4:	4798      	blx	r3
     2a6:	2800      	cmp	r0, #0
     2a8:	d00a      	beq.n	2c0 <artist_do_maze+0x194>
	&& artist_front.right_distance > MAZE_NOTHING_LOWERBOUND){
     2aa:	4927      	ldr	r1, [pc, #156]	; (348 <artist_do_maze+0x21c>)
     2ac:	1c28      	adds	r0, r5, #0
     2ae:	4b24      	ldr	r3, [pc, #144]	; (340 <artist_do_maze+0x214>)
     2b0:	4798      	blx	r3
     2b2:	2800      	cmp	r0, #0
     2b4:	d004      	beq.n	2c0 <artist_do_maze+0x194>
		artist_front.maze_status = STRAIGHT;
     2b6:	2100      	movs	r1, #0
     2b8:	23d9      	movs	r3, #217	; 0xd9
     2ba:	4a17      	ldr	r2, [pc, #92]	; (318 <artist_do_maze+0x1ec>)
     2bc:	54d1      	strb	r1, [r2, r3]
     2be:	e77a      	b.n	1b6 <artist_do_maze+0x8a>
	else if(artist_front.left_distance < MAZE_LEFT_DISTANCE_LOWERBOUND){
     2c0:	4920      	ldr	r1, [pc, #128]	; (344 <artist_do_maze+0x218>)
     2c2:	1c30      	adds	r0, r6, #0
     2c4:	4b17      	ldr	r3, [pc, #92]	; (324 <artist_do_maze+0x1f8>)
     2c6:	4798      	blx	r3
     2c8:	2800      	cmp	r0, #0
     2ca:	d118      	bne.n	2fe <artist_do_maze+0x1d2>
		artist_front.maze_status = STRAIGHT;
     2cc:	2100      	movs	r1, #0
     2ce:	23d9      	movs	r3, #217	; 0xd9
     2d0:	4a11      	ldr	r2, [pc, #68]	; (318 <artist_do_maze+0x1ec>)
     2d2:	54d1      	strb	r1, [r2, r3]
     2d4:	e76f      	b.n	1b6 <artist_do_maze+0x8a>
		usart_write_buffer_job(&(artist_front.usart_instance), "ms\0\0\0", MAX_RX_BUFFER_LENGTH);
     2d6:	2205      	movs	r2, #5
     2d8:	4915      	ldr	r1, [pc, #84]	; (330 <artist_do_maze+0x204>)
     2da:	3118      	adds	r1, #24
     2dc:	4815      	ldr	r0, [pc, #84]	; (334 <artist_do_maze+0x208>)
     2de:	4b16      	ldr	r3, [pc, #88]	; (338 <artist_do_maze+0x20c>)
     2e0:	4798      	blx	r3
		break;
     2e2:	e75f      	b.n	1a4 <artist_do_maze+0x78>
		usart_write_buffer_job(&(artist_front.usart_instance), "m \0\0\0", MAX_RX_BUFFER_LENGTH);
     2e4:	2205      	movs	r2, #5
     2e6:	4912      	ldr	r1, [pc, #72]	; (330 <artist_do_maze+0x204>)
     2e8:	3120      	adds	r1, #32
     2ea:	4812      	ldr	r0, [pc, #72]	; (334 <artist_do_maze+0x208>)
     2ec:	4b12      	ldr	r3, [pc, #72]	; (338 <artist_do_maze+0x20c>)
     2ee:	4798      	blx	r3
		break;
     2f0:	e758      	b.n	1a4 <artist_do_maze+0x78>
	else if(artist_front.left_distance > MAZE_NOTHING_LOWERBOUND
     2f2:	4915      	ldr	r1, [pc, #84]	; (348 <artist_do_maze+0x21c>)
     2f4:	1c30      	adds	r0, r6, #0
     2f6:	4b12      	ldr	r3, [pc, #72]	; (340 <artist_do_maze+0x214>)
     2f8:	4798      	blx	r3
     2fa:	2800      	cmp	r0, #0
     2fc:	d104      	bne.n	308 <artist_do_maze+0x1dc>
		artist_front.maze_status = RIGHT;
     2fe:	2102      	movs	r1, #2
     300:	23d9      	movs	r3, #217	; 0xd9
     302:	4a05      	ldr	r2, [pc, #20]	; (318 <artist_do_maze+0x1ec>)
     304:	54d1      	strb	r1, [r2, r3]
     306:	e795      	b.n	234 <artist_do_maze+0x108>
	&& artist_front.right_distance > MAZE_NOTHING_LOWERBOUND){
     308:	490f      	ldr	r1, [pc, #60]	; (348 <artist_do_maze+0x21c>)
     30a:	1c28      	adds	r0, r5, #0
     30c:	4b0c      	ldr	r3, [pc, #48]	; (340 <artist_do_maze+0x214>)
     30e:	4798      	blx	r3
     310:	2800      	cmp	r0, #0
     312:	d1d0      	bne.n	2b6 <artist_do_maze+0x18a>
     314:	e7f3      	b.n	2fe <artist_do_maze+0x1d2>
     316:	46c0      	nop			; (mov r8, r8)
     318:	200008c8 	.word	0x200008c8
     31c:	20002214 	.word	0x20002214
     320:	40b00000 	.word	0x40b00000
     324:	00008369 	.word	0x00008369
     328:	20000000 	.word	0x20000000
     32c:	0000ab34 	.word	0x0000ab34
     330:	0000ab48 	.word	0x0000ab48
     334:	20000940 	.word	0x20000940
     338:	00001e99 	.word	0x00001e99
     33c:	40f00000 	.word	0x40f00000
     340:	00008391 	.word	0x00008391
     344:	40e00000 	.word	0x40e00000
     348:	41a00000 	.word	0x41a00000

0000034c <sendDonePKT>:
	}
	return true;
}

void sendDonePKT(NWK_DataReq_t *req) {
	sendBusy = false;
     34c:	2200      	movs	r2, #0
     34e:	4b01      	ldr	r3, [pc, #4]	; (354 <sendDonePKT+0x8>)
     350:	701a      	strb	r2, [r3, #0]
}
     352:	4770      	bx	lr
     354:	200001fc 	.word	0x200001fc

00000358 <sendLNOK>:

void sendLNOK(void) {
     358:	b510      	push	{r4, lr}
	if(sendBusy)
     35a:	4b0b      	ldr	r3, [pc, #44]	; (388 <sendLNOK+0x30>)
     35c:	781b      	ldrb	r3, [r3, #0]
     35e:	2b00      	cmp	r3, #0
     360:	d000      	beq.n	364 <sendLNOK+0xc>
	appDataReq.size = MAX_ACK_SIZE;
	appDataReq.confirm = sendDonePKT;
	NWK_DataReq(&appDataReq);
	
	sendBusy = true;
}
     362:	bd10      	pop	{r4, pc}
	appDataReq.dstAddr = ARTIST_GROUND_ADDR;
     364:	4809      	ldr	r0, [pc, #36]	; (38c <sendLNOK+0x34>)
     366:	330a      	adds	r3, #10
     368:	8143      	strh	r3, [r0, #10]
	appDataReq.dstEndpoint = APP_ENDPOINT;
     36a:	2401      	movs	r4, #1
     36c:	7304      	strb	r4, [r0, #12]
	appDataReq.srcEndpoint = APP_ENDPOINT;
     36e:	7344      	strb	r4, [r0, #13]
	appDataReq.data = lnok;
     370:	4b07      	ldr	r3, [pc, #28]	; (390 <sendLNOK+0x38>)
     372:	6103      	str	r3, [r0, #16]
	appDataReq.size = MAX_ACK_SIZE;
     374:	2305      	movs	r3, #5
     376:	7503      	strb	r3, [r0, #20]
	appDataReq.confirm = sendDonePKT;
     378:	4b06      	ldr	r3, [pc, #24]	; (394 <sendLNOK+0x3c>)
     37a:	6183      	str	r3, [r0, #24]
	NWK_DataReq(&appDataReq);
     37c:	4b06      	ldr	r3, [pc, #24]	; (398 <sendLNOK+0x40>)
     37e:	4798      	blx	r3
	sendBusy = true;
     380:	4b01      	ldr	r3, [pc, #4]	; (388 <sendLNOK+0x30>)
     382:	701c      	strb	r4, [r3, #0]
     384:	e7ed      	b.n	362 <sendLNOK+0xa>
     386:	46c0      	nop			; (mov r8, r8)
     388:	200001fc 	.word	0x200001fc
     38c:	200009a4 	.word	0x200009a4
     390:	2000220c 	.word	0x2000220c
     394:	0000034d 	.word	0x0000034d
     398:	00002f81 	.word	0x00002f81

0000039c <sendNACK>:
void sendNACK(void) {
     39c:	b510      	push	{r4, lr}
	if(sendBusy)
     39e:	4b0b      	ldr	r3, [pc, #44]	; (3cc <sendNACK+0x30>)
     3a0:	781b      	ldrb	r3, [r3, #0]
     3a2:	2b00      	cmp	r3, #0
     3a4:	d000      	beq.n	3a8 <sendNACK+0xc>
	appDataReq.size = MAX_ACK_SIZE;
	appDataReq.confirm = sendDonePKT;
	NWK_DataReq(&appDataReq);
	
	sendBusy = true;
}
     3a6:	bd10      	pop	{r4, pc}
	appDataReq.dstAddr = ARTIST_GROUND_ADDR;
     3a8:	4809      	ldr	r0, [pc, #36]	; (3d0 <sendNACK+0x34>)
     3aa:	330a      	adds	r3, #10
     3ac:	8143      	strh	r3, [r0, #10]
	appDataReq.dstEndpoint = APP_ENDPOINT;
     3ae:	2401      	movs	r4, #1
     3b0:	7304      	strb	r4, [r0, #12]
	appDataReq.srcEndpoint = APP_ENDPOINT;
     3b2:	7344      	strb	r4, [r0, #13]
	appDataReq.data = nack;
     3b4:	4b07      	ldr	r3, [pc, #28]	; (3d4 <sendNACK+0x38>)
     3b6:	6103      	str	r3, [r0, #16]
	appDataReq.size = MAX_ACK_SIZE;
     3b8:	2305      	movs	r3, #5
     3ba:	7503      	strb	r3, [r0, #20]
	appDataReq.confirm = sendDonePKT;
     3bc:	4b06      	ldr	r3, [pc, #24]	; (3d8 <sendNACK+0x3c>)
     3be:	6183      	str	r3, [r0, #24]
	NWK_DataReq(&appDataReq);
     3c0:	4b06      	ldr	r3, [pc, #24]	; (3dc <sendNACK+0x40>)
     3c2:	4798      	blx	r3
	sendBusy = true;
     3c4:	4b01      	ldr	r3, [pc, #4]	; (3cc <sendNACK+0x30>)
     3c6:	701c      	strb	r4, [r3, #0]
     3c8:	e7ed      	b.n	3a6 <sendNACK+0xa>
     3ca:	46c0      	nop			; (mov r8, r8)
     3cc:	200001fc 	.word	0x200001fc
     3d0:	200009a4 	.word	0x200009a4
     3d4:	20002228 	.word	0x20002228
     3d8:	0000034d 	.word	0x0000034d
     3dc:	00002f81 	.word	0x00002f81

000003e0 <sendMDOK>:
void sendMDOK(void) {
     3e0:	b510      	push	{r4, lr}
	if(sendBusy)
     3e2:	4b0b      	ldr	r3, [pc, #44]	; (410 <sendMDOK+0x30>)
     3e4:	781b      	ldrb	r3, [r3, #0]
     3e6:	2b00      	cmp	r3, #0
     3e8:	d000      	beq.n	3ec <sendMDOK+0xc>
	appDataReq.size = MAX_ACK_SIZE;
	appDataReq.confirm = sendDonePKT;
	NWK_DataReq(&appDataReq);
	
	sendBusy = true;
}
     3ea:	bd10      	pop	{r4, pc}
	appDataReq.dstAddr = ARTIST_GROUND_ADDR;
     3ec:	4809      	ldr	r0, [pc, #36]	; (414 <sendMDOK+0x34>)
     3ee:	330a      	adds	r3, #10
     3f0:	8143      	strh	r3, [r0, #10]
	appDataReq.dstEndpoint = APP_ENDPOINT;
     3f2:	2401      	movs	r4, #1
     3f4:	7304      	strb	r4, [r0, #12]
	appDataReq.srcEndpoint = APP_ENDPOINT;
     3f6:	7344      	strb	r4, [r0, #13]
	appDataReq.data = mdok;
     3f8:	4b07      	ldr	r3, [pc, #28]	; (418 <sendMDOK+0x38>)
     3fa:	6103      	str	r3, [r0, #16]
	appDataReq.size = MAX_ACK_SIZE;
     3fc:	2305      	movs	r3, #5
     3fe:	7503      	strb	r3, [r0, #20]
	appDataReq.confirm = sendDonePKT;
     400:	4b06      	ldr	r3, [pc, #24]	; (41c <sendMDOK+0x3c>)
     402:	6183      	str	r3, [r0, #24]
	NWK_DataReq(&appDataReq);
     404:	4b06      	ldr	r3, [pc, #24]	; (420 <sendMDOK+0x40>)
     406:	4798      	blx	r3
	sendBusy = true;
     408:	4b01      	ldr	r3, [pc, #4]	; (410 <sendMDOK+0x30>)
     40a:	701c      	strb	r4, [r3, #0]
     40c:	e7ed      	b.n	3ea <sendMDOK+0xa>
     40e:	46c0      	nop			; (mov r8, r8)
     410:	200001fc 	.word	0x200001fc
     414:	200009a4 	.word	0x200009a4
     418:	200009c4 	.word	0x200009c4
     41c:	0000034d 	.word	0x0000034d
     420:	00002f81 	.word	0x00002f81

00000424 <artist_radio_configure>:
void artist_radio_configure() {
     424:	b570      	push	{r4, r5, r6, lr}
	strcpy(nack, "NACK\0");
     426:	4c0c      	ldr	r4, [pc, #48]	; (458 <artist_radio_configure+0x34>)
     428:	2205      	movs	r2, #5
     42a:	0021      	movs	r1, r4
     42c:	480b      	ldr	r0, [pc, #44]	; (45c <artist_radio_configure+0x38>)
     42e:	4d0c      	ldr	r5, [pc, #48]	; (460 <artist_radio_configure+0x3c>)
     430:	47a8      	blx	r5
	strcpy(lnok, "LNOK\0");
     432:	0021      	movs	r1, r4
     434:	3108      	adds	r1, #8
     436:	2205      	movs	r2, #5
     438:	480a      	ldr	r0, [pc, #40]	; (464 <artist_radio_configure+0x40>)
     43a:	47a8      	blx	r5
	strcpy(mdok, "MDOK\0");
     43c:	0021      	movs	r1, r4
     43e:	3110      	adds	r1, #16
     440:	2205      	movs	r2, #5
     442:	4809      	ldr	r0, [pc, #36]	; (468 <artist_radio_configure+0x44>)
     444:	47a8      	blx	r5
	receivedLine = 0;
     446:	2300      	movs	r3, #0
     448:	4a08      	ldr	r2, [pc, #32]	; (46c <artist_radio_configure+0x48>)
     44a:	6013      	str	r3, [r2, #0]
	sendBusy = false;
     44c:	4a08      	ldr	r2, [pc, #32]	; (470 <artist_radio_configure+0x4c>)
     44e:	7013      	strb	r3, [r2, #0]
	my_state = RECVMODE;
     450:	4a08      	ldr	r2, [pc, #32]	; (474 <artist_radio_configure+0x50>)
     452:	7013      	strb	r3, [r2, #0]
}
     454:	bd70      	pop	{r4, r5, r6, pc}
     456:	46c0      	nop			; (mov r8, r8)
     458:	0000ab88 	.word	0x0000ab88
     45c:	20002228 	.word	0x20002228
     460:	00005501 	.word	0x00005501
     464:	2000220c 	.word	0x2000220c
     468:	200009c4 	.word	0x200009c4
     46c:	20002224 	.word	0x20002224
     470:	200001fc 	.word	0x200001fc
     474:	2000220a 	.word	0x2000220a

00000478 <artist_drawing_init>:
void artist_drawing_init(void) {
     478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	artist_front.state = DRAWING;
     47a:	2102      	movs	r1, #2
     47c:	23d8      	movs	r3, #216	; 0xd8
     47e:	4a08      	ldr	r2, [pc, #32]	; (4a0 <artist_drawing_init+0x28>)
     480:	54d1      	strb	r1, [r2, r3]
     482:	240a      	movs	r4, #10
	usart_write_buffer_job(
     484:	4d07      	ldr	r5, [pc, #28]	; (4a4 <artist_drawing_init+0x2c>)
     486:	3518      	adds	r5, #24
     488:	4e07      	ldr	r6, [pc, #28]	; (4a8 <artist_drawing_init+0x30>)
     48a:	4f08      	ldr	r7, [pc, #32]	; (4ac <artist_drawing_init+0x34>)
     48c:	2205      	movs	r2, #5
     48e:	0029      	movs	r1, r5
     490:	0030      	movs	r0, r6
     492:	47b8      	blx	r7
     494:	3c01      	subs	r4, #1
     496:	b2e4      	uxtb	r4, r4
	for (uint8_t i = 0; i < 10; i ++)
     498:	2c00      	cmp	r4, #0
     49a:	d1f7      	bne.n	48c <artist_drawing_init+0x14>
}
     49c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     49e:	46c0      	nop			; (mov r8, r8)
     4a0:	200008c8 	.word	0x200008c8
     4a4:	0000ab88 	.word	0x0000ab88
     4a8:	20000940 	.word	0x20000940
     4ac:	00001e99 	.word	0x00001e99

000004b0 <handle_recvMode>:
void handle_recvMode(NWK_DataInd_t *ind) {
     4b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if(ind->data[0] == 0x01 && ind->data[1] == 0x02) {
     4b2:	6883      	ldr	r3, [r0, #8]
     4b4:	781a      	ldrb	r2, [r3, #0]
     4b6:	2a01      	cmp	r2, #1
     4b8:	d000      	beq.n	4bc <handle_recvMode+0xc>
}
     4ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if(ind->data[0] == 0x01 && ind->data[1] == 0x02) {
     4bc:	785a      	ldrb	r2, [r3, #1]
     4be:	2a02      	cmp	r2, #2
     4c0:	d1fb      	bne.n	4ba <handle_recvMode+0xa>
		switch(ind->data[4]) {
     4c2:	791a      	ldrb	r2, [r3, #4]
     4c4:	2a05      	cmp	r2, #5
     4c6:	d858      	bhi.n	57a <handle_recvMode+0xca>
     4c8:	0093      	lsls	r3, r2, #2
     4ca:	4a37      	ldr	r2, [pc, #220]	; (5a8 <handle_recvMode+0xf8>)
     4cc:	58d3      	ldr	r3, [r2, r3]
     4ce:	469f      	mov	pc, r3
			if (artist_front.state == DRAWING) {
     4d0:	23d8      	movs	r3, #216	; 0xd8
     4d2:	4a36      	ldr	r2, [pc, #216]	; (5ac <handle_recvMode+0xfc>)
     4d4:	5cd3      	ldrb	r3, [r2, r3]
     4d6:	2432      	movs	r4, #50	; 0x32
     4d8:	2b02      	cmp	r3, #2
     4da:	d012      	beq.n	502 <handle_recvMode+0x52>
					usart_write_buffer_job(
     4dc:	4d34      	ldr	r5, [pc, #208]	; (5b0 <handle_recvMode+0x100>)
     4de:	3528      	adds	r5, #40	; 0x28
     4e0:	4f34      	ldr	r7, [pc, #208]	; (5b4 <handle_recvMode+0x104>)
     4e2:	4e35      	ldr	r6, [pc, #212]	; (5b8 <handle_recvMode+0x108>)
     4e4:	2205      	movs	r2, #5
     4e6:	0029      	movs	r1, r5
     4e8:	0038      	movs	r0, r7
     4ea:	47b0      	blx	r6
     4ec:	3c01      	subs	r4, #1
				for (int i =0 ; i < 50; i ++){
     4ee:	2c00      	cmp	r4, #0
     4f0:	d1f8      	bne.n	4e4 <handle_recvMode+0x34>
			artist_front.state = WAIT;
     4f2:	2100      	movs	r1, #0
     4f4:	23d8      	movs	r3, #216	; 0xd8
     4f6:	4a2d      	ldr	r2, [pc, #180]	; (5ac <handle_recvMode+0xfc>)
     4f8:	54d1      	strb	r1, [r2, r3]
			SYS_TimerStart(&sendM);
     4fa:	4830      	ldr	r0, [pc, #192]	; (5bc <handle_recvMode+0x10c>)
     4fc:	4b30      	ldr	r3, [pc, #192]	; (5c0 <handle_recvMode+0x110>)
     4fe:	4798      	blx	r3
			break;
     500:	e7db      	b.n	4ba <handle_recvMode+0xa>
					usart_write_buffer_job(
     502:	4f2b      	ldr	r7, [pc, #172]	; (5b0 <handle_recvMode+0x100>)
     504:	4e2b      	ldr	r6, [pc, #172]	; (5b4 <handle_recvMode+0x104>)
     506:	2205      	movs	r2, #5
     508:	492e      	ldr	r1, [pc, #184]	; (5c4 <handle_recvMode+0x114>)
     50a:	0030      	movs	r0, r6
     50c:	4d2a      	ldr	r5, [pc, #168]	; (5b8 <handle_recvMode+0x108>)
     50e:	47a8      	blx	r5
					usart_write_buffer_job(
     510:	0039      	movs	r1, r7
     512:	3128      	adds	r1, #40	; 0x28
     514:	2205      	movs	r2, #5
     516:	0030      	movs	r0, r6
     518:	47a8      	blx	r5
     51a:	3c01      	subs	r4, #1
				for (int i =0 ; i < 50; i ++){
     51c:	2c00      	cmp	r4, #0
     51e:	d1f2      	bne.n	506 <handle_recvMode+0x56>
     520:	e7e7      	b.n	4f2 <handle_recvMode+0x42>
			printf("1\n");
     522:	4829      	ldr	r0, [pc, #164]	; (5c8 <handle_recvMode+0x118>)
     524:	4b29      	ldr	r3, [pc, #164]	; (5cc <handle_recvMode+0x11c>)
     526:	4798      	blx	r3
			break;
     528:	e7c7      	b.n	4ba <handle_recvMode+0xa>
			my_state = RECVFRAME;
     52a:	2201      	movs	r2, #1
     52c:	4b28      	ldr	r3, [pc, #160]	; (5d0 <handle_recvMode+0x120>)
     52e:	701a      	strb	r2, [r3, #0]
			artist_front.state = WAIT;
     530:	2100      	movs	r1, #0
     532:	23d8      	movs	r3, #216	; 0xd8
     534:	4a1d      	ldr	r2, [pc, #116]	; (5ac <handle_recvMode+0xfc>)
     536:	54d1      	strb	r1, [r2, r3]
     538:	240a      	movs	r4, #10
			usart_write_buffer_job(
     53a:	4d1d      	ldr	r5, [pc, #116]	; (5b0 <handle_recvMode+0x100>)
     53c:	3528      	adds	r5, #40	; 0x28
     53e:	4f1d      	ldr	r7, [pc, #116]	; (5b4 <handle_recvMode+0x104>)
     540:	4e1d      	ldr	r6, [pc, #116]	; (5b8 <handle_recvMode+0x108>)
     542:	2205      	movs	r2, #5
     544:	0029      	movs	r1, r5
     546:	0038      	movs	r0, r7
     548:	47b0      	blx	r6
     54a:	3c01      	subs	r4, #1
			for (int i =0 ; i < 10; i ++)
     54c:	2c00      	cmp	r4, #0
     54e:	d1f8      	bne.n	542 <handle_recvMode+0x92>
			SYS_TimerStart(&sendM);
     550:	481a      	ldr	r0, [pc, #104]	; (5bc <handle_recvMode+0x10c>)
     552:	4b1b      	ldr	r3, [pc, #108]	; (5c0 <handle_recvMode+0x110>)
     554:	4798      	blx	r3
			break;
     556:	e7b0      	b.n	4ba <handle_recvMode+0xa>
			printf("MAZE MODE\n");
     558:	481e      	ldr	r0, [pc, #120]	; (5d4 <handle_recvMode+0x124>)
     55a:	4b1c      	ldr	r3, [pc, #112]	; (5cc <handle_recvMode+0x11c>)
     55c:	4798      	blx	r3
			artist_front.state = DOING_MAZE;
     55e:	2101      	movs	r1, #1
     560:	23d8      	movs	r3, #216	; 0xd8
     562:	4a12      	ldr	r2, [pc, #72]	; (5ac <handle_recvMode+0xfc>)
     564:	54d1      	strb	r1, [r2, r3]
			SYS_TimerStart(&sendM);
     566:	4815      	ldr	r0, [pc, #84]	; (5bc <handle_recvMode+0x10c>)
     568:	4b15      	ldr	r3, [pc, #84]	; (5c0 <handle_recvMode+0x110>)
     56a:	4798      	blx	r3
			break;
     56c:	e7a5      	b.n	4ba <handle_recvMode+0xa>
			artist_drawing_init();
     56e:	4b1a      	ldr	r3, [pc, #104]	; (5d8 <handle_recvMode+0x128>)
     570:	4798      	blx	r3
			SYS_TimerStart(&sendM);
     572:	4812      	ldr	r0, [pc, #72]	; (5bc <handle_recvMode+0x10c>)
     574:	4b12      	ldr	r3, [pc, #72]	; (5c0 <handle_recvMode+0x110>)
     576:	4798      	blx	r3
			break;
     578:	e79f      	b.n	4ba <handle_recvMode+0xa>
			printf("unknowm message (WAIT)");
     57a:	4818      	ldr	r0, [pc, #96]	; (5dc <handle_recvMode+0x12c>)
     57c:	4b18      	ldr	r3, [pc, #96]	; (5e0 <handle_recvMode+0x130>)
     57e:	4798      	blx	r3
			artist_front.state = WAIT;
     580:	2100      	movs	r1, #0
     582:	23d8      	movs	r3, #216	; 0xd8
     584:	4a09      	ldr	r2, [pc, #36]	; (5ac <handle_recvMode+0xfc>)
     586:	54d1      	strb	r1, [r2, r3]
     588:	2432      	movs	r4, #50	; 0x32
			usart_write_buffer_job(
     58a:	4d09      	ldr	r5, [pc, #36]	; (5b0 <handle_recvMode+0x100>)
     58c:	3528      	adds	r5, #40	; 0x28
     58e:	4f09      	ldr	r7, [pc, #36]	; (5b4 <handle_recvMode+0x104>)
     590:	4e09      	ldr	r6, [pc, #36]	; (5b8 <handle_recvMode+0x108>)
     592:	2205      	movs	r2, #5
     594:	0029      	movs	r1, r5
     596:	0038      	movs	r0, r7
     598:	47b0      	blx	r6
     59a:	3c01      	subs	r4, #1
			for (int i =0 ; i < 50; i ++)
     59c:	2c00      	cmp	r4, #0
     59e:	d1f8      	bne.n	592 <handle_recvMode+0xe2>
			printf("undefined message\n");
     5a0:	4810      	ldr	r0, [pc, #64]	; (5e4 <handle_recvMode+0x134>)
     5a2:	4b0a      	ldr	r3, [pc, #40]	; (5cc <handle_recvMode+0x11c>)
     5a4:	4798      	blx	r3
}
     5a6:	e788      	b.n	4ba <handle_recvMode+0xa>
     5a8:	0000ab70 	.word	0x0000ab70
     5ac:	200008c8 	.word	0x200008c8
     5b0:	0000ab88 	.word	0x0000ab88
     5b4:	20000940 	.word	0x20000940
     5b8:	00001e99 	.word	0x00001e99
     5bc:	20000214 	.word	0x20000214
     5c0:	00004431 	.word	0x00004431
     5c4:	0000aba8 	.word	0x0000aba8
     5c8:	0000abc4 	.word	0x0000abc4
     5cc:	00005f21 	.word	0x00005f21
     5d0:	2000220a 	.word	0x2000220a
     5d4:	0000abc8 	.word	0x0000abc8
     5d8:	00000479 	.word	0x00000479
     5dc:	0000abd4 	.word	0x0000abd4
     5e0:	00005e05 	.word	0x00005e05
     5e4:	0000abec 	.word	0x0000abec

000005e8 <handle_recvFrame>:
void handle_recvFrame(NWK_DataInd_t *ind) {
     5e8:	b510      	push	{r4, lr}
	image_frame.height = ind->data[0];
     5ea:	6883      	ldr	r3, [r0, #8]
     5ec:	7819      	ldrb	r1, [r3, #0]
     5ee:	4c0c      	ldr	r4, [pc, #48]	; (620 <handle_recvFrame+0x38>)
     5f0:	7021      	strb	r1, [r4, #0]
	image_frame.width = ind->data[1];
     5f2:	785a      	ldrb	r2, [r3, #1]
     5f4:	7062      	strb	r2, [r4, #1]
	printf("%d %d\n", image_frame.height, image_frame.width);
     5f6:	480b      	ldr	r0, [pc, #44]	; (624 <handle_recvFrame+0x3c>)
     5f8:	4b0b      	ldr	r3, [pc, #44]	; (628 <handle_recvFrame+0x40>)
     5fa:	4798      	blx	r3
	if(image_frame.height == 30 || image_frame.width == 30) {
     5fc:	7823      	ldrb	r3, [r4, #0]
     5fe:	2b1e      	cmp	r3, #30
     600:	d007      	beq.n	612 <handle_recvFrame+0x2a>
     602:	4b07      	ldr	r3, [pc, #28]	; (620 <handle_recvFrame+0x38>)
     604:	785b      	ldrb	r3, [r3, #1]
     606:	2b1e      	cmp	r3, #30
     608:	d003      	beq.n	612 <handle_recvFrame+0x2a>
	receivedLine = 0;
     60a:	2200      	movs	r2, #0
     60c:	4b07      	ldr	r3, [pc, #28]	; (62c <handle_recvFrame+0x44>)
     60e:	601a      	str	r2, [r3, #0]
}
     610:	bd10      	pop	{r4, pc}
		SYS_TimerStart(&sendL);		my_state = RECVLINE;
     612:	4807      	ldr	r0, [pc, #28]	; (630 <handle_recvFrame+0x48>)
     614:	4b07      	ldr	r3, [pc, #28]	; (634 <handle_recvFrame+0x4c>)
     616:	4798      	blx	r3
     618:	2202      	movs	r2, #2
     61a:	4b07      	ldr	r3, [pc, #28]	; (638 <handle_recvFrame+0x50>)
     61c:	701a      	strb	r2, [r3, #0]
     61e:	e7f4      	b.n	60a <handle_recvFrame+0x22>
     620:	200008c4 	.word	0x200008c4
     624:	0000abb8 	.word	0x0000abb8
     628:	00005e05 	.word	0x00005e05
     62c:	20002224 	.word	0x20002224
     630:	20000200 	.word	0x20000200
     634:	00004431 	.word	0x00004431
     638:	2000220a 	.word	0x2000220a

0000063c <handle_recvLine>:
void handle_recvLine(NWK_DataInd_t *ind) {
     63c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     63e:	46ce      	mov	lr, r9
     640:	4647      	mov	r7, r8
     642:	b580      	push	{r7, lr}
	int packet_num = ind->data[0];
     644:	6883      	ldr	r3, [r0, #8]
     646:	781c      	ldrb	r4, [r3, #0]
     648:	0161      	lsls	r1, r4, #5
     64a:	1b09      	subs	r1, r1, r4
     64c:	4b22      	ldr	r3, [pc, #136]	; (6d8 <handle_recvLine+0x9c>)
     64e:	18c9      	adds	r1, r1, r3
	for(int i = 0; i<MAX_FRAME_SIZE + 1; i++) {
     650:	2300      	movs	r3, #0
		r_data[packet_num][i] = ind->data[i];
     652:	6882      	ldr	r2, [r0, #8]
     654:	5cd2      	ldrb	r2, [r2, r3]
     656:	54ca      	strb	r2, [r1, r3]
	for(int i = 0; i<MAX_FRAME_SIZE + 1; i++) {
     658:	3301      	adds	r3, #1
     65a:	2b1f      	cmp	r3, #31
     65c:	d1f9      	bne.n	652 <handle_recvLine+0x16>
	if(packet_num == receivedLine) {
     65e:	4b1f      	ldr	r3, [pc, #124]	; (6dc <handle_recvLine+0xa0>)
     660:	681b      	ldr	r3, [r3, #0]
     662:	429c      	cmp	r4, r3
     664:	d00c      	beq.n	680 <handle_recvLine+0x44>
	else if(packet_num == receivedLine - 1) {
     666:	3b01      	subs	r3, #1
     668:	429c      	cmp	r4, r3
     66a:	d011      	beq.n	690 <handle_recvLine+0x54>
	if(receivedLine == image_frame.height) {
     66c:	4b1c      	ldr	r3, [pc, #112]	; (6e0 <handle_recvLine+0xa4>)
     66e:	781b      	ldrb	r3, [r3, #0]
     670:	4a1a      	ldr	r2, [pc, #104]	; (6dc <handle_recvLine+0xa0>)
     672:	6812      	ldr	r2, [r2, #0]
     674:	4293      	cmp	r3, r2
     676:	d00f      	beq.n	698 <handle_recvLine+0x5c>
}
     678:	bc0c      	pop	{r2, r3}
     67a:	4690      	mov	r8, r2
     67c:	4699      	mov	r9, r3
     67e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		SYS_TimerStart(&sendL);
     680:	4818      	ldr	r0, [pc, #96]	; (6e4 <handle_recvLine+0xa8>)
     682:	4b19      	ldr	r3, [pc, #100]	; (6e8 <handle_recvLine+0xac>)
     684:	4798      	blx	r3
		receivedLine++;
     686:	4a15      	ldr	r2, [pc, #84]	; (6dc <handle_recvLine+0xa0>)
     688:	6813      	ldr	r3, [r2, #0]
     68a:	3301      	adds	r3, #1
     68c:	6013      	str	r3, [r2, #0]
     68e:	e7ed      	b.n	66c <handle_recvLine+0x30>
		SYS_TimerStart(&sendN);
     690:	4816      	ldr	r0, [pc, #88]	; (6ec <handle_recvLine+0xb0>)
     692:	4b15      	ldr	r3, [pc, #84]	; (6e8 <handle_recvLine+0xac>)
     694:	4798      	blx	r3
     696:	e7e9      	b.n	66c <handle_recvLine+0x30>
		my_state = RECVMODE;
     698:	2100      	movs	r1, #0
     69a:	4a15      	ldr	r2, [pc, #84]	; (6f0 <handle_recvLine+0xb4>)
     69c:	7011      	strb	r1, [r2, #0]
		for(int i = 0; i<image_frame.height; i++) {
     69e:	2b00      	cmp	r3, #0
     6a0:	ddea      	ble.n	678 <handle_recvLine+0x3c>
     6a2:	4c0d      	ldr	r4, [pc, #52]	; (6d8 <handle_recvLine+0x9c>)
     6a4:	2300      	movs	r3, #0
     6a6:	4698      	mov	r8, r3
				printf("%2d", r_data[i][j]);
     6a8:	4e12      	ldr	r6, [pc, #72]	; (6f4 <handle_recvLine+0xb8>)
     6aa:	4f13      	ldr	r7, [pc, #76]	; (6f8 <handle_recvLine+0xbc>)
			printf("\n");
     6ac:	4b13      	ldr	r3, [pc, #76]	; (6fc <handle_recvLine+0xc0>)
     6ae:	4699      	mov	r9, r3
     6b0:	0025      	movs	r5, r4
     6b2:	351f      	adds	r5, #31
				printf("%2d", r_data[i][j]);
     6b4:	7821      	ldrb	r1, [r4, #0]
     6b6:	0030      	movs	r0, r6
     6b8:	47b8      	blx	r7
     6ba:	3401      	adds	r4, #1
			for(int j = 0; j<MAX_FRAME_SIZE + 1; j++) {
     6bc:	42ac      	cmp	r4, r5
     6be:	d1f9      	bne.n	6b4 <handle_recvLine+0x78>
			printf("\n");
     6c0:	200a      	movs	r0, #10
     6c2:	47c8      	blx	r9
		for(int i = 0; i<image_frame.height; i++) {
     6c4:	2301      	movs	r3, #1
     6c6:	469c      	mov	ip, r3
     6c8:	44e0      	add	r8, ip
     6ca:	002c      	movs	r4, r5
     6cc:	4b04      	ldr	r3, [pc, #16]	; (6e0 <handle_recvLine+0xa4>)
     6ce:	781b      	ldrb	r3, [r3, #0]
     6d0:	4543      	cmp	r3, r8
     6d2:	dced      	bgt.n	6b0 <handle_recvLine+0x74>
     6d4:	e7d0      	b.n	678 <handle_recvLine+0x3c>
     6d6:	46c0      	nop			; (mov r8, r8)
     6d8:	200009cc 	.word	0x200009cc
     6dc:	20002224 	.word	0x20002224
     6e0:	200008c4 	.word	0x200008c4
     6e4:	20000200 	.word	0x20000200
     6e8:	00004431 	.word	0x00004431
     6ec:	20000228 	.word	0x20000228
     6f0:	2000220a 	.word	0x2000220a
     6f4:	0000abc0 	.word	0x0000abc0
     6f8:	00005e05 	.word	0x00005e05
     6fc:	00005e39 	.word	0x00005e39

00000700 <receivePKT>:
bool receivePKT(NWK_DataInd_t *ind) {
     700:	b510      	push	{r4, lr}
	switch (my_state) {
     702:	4b09      	ldr	r3, [pc, #36]	; (728 <receivePKT+0x28>)
     704:	781b      	ldrb	r3, [r3, #0]
     706:	2b01      	cmp	r3, #1
     708:	d008      	beq.n	71c <receivePKT+0x1c>
     70a:	2b00      	cmp	r3, #0
     70c:	d003      	beq.n	716 <receivePKT+0x16>
     70e:	2b02      	cmp	r3, #2
     710:	d007      	beq.n	722 <receivePKT+0x22>
}
     712:	2001      	movs	r0, #1
     714:	bd10      	pop	{r4, pc}
		handle_recvMode(ind);
     716:	4b05      	ldr	r3, [pc, #20]	; (72c <receivePKT+0x2c>)
     718:	4798      	blx	r3
		break;
     71a:	e7fa      	b.n	712 <receivePKT+0x12>
		handle_recvFrame(ind);
     71c:	4b04      	ldr	r3, [pc, #16]	; (730 <receivePKT+0x30>)
     71e:	4798      	blx	r3
		break;
     720:	e7f7      	b.n	712 <receivePKT+0x12>
		handle_recvLine(ind);
     722:	4b04      	ldr	r3, [pc, #16]	; (734 <receivePKT+0x34>)
     724:	4798      	blx	r3
		break;
     726:	e7f4      	b.n	712 <receivePKT+0x12>
     728:	2000220a 	.word	0x2000220a
     72c:	000004b1 	.word	0x000004b1
     730:	000005e9 	.word	0x000005e9
     734:	0000063d 	.word	0x0000063d

00000738 <radioInit>:

void radioInit(void) {
     738:	b510      	push	{r4, lr}
	artist_radio_configure();
     73a:	4b12      	ldr	r3, [pc, #72]	; (784 <radioInit+0x4c>)
     73c:	4798      	blx	r3
	
	NWK_SetAddr(ARTIST_FRONT_ADDR);  //주소 설정
     73e:	200b      	movs	r0, #11
     740:	4b11      	ldr	r3, [pc, #68]	; (788 <radioInit+0x50>)
     742:	4798      	blx	r3
	NWK_SetPanId(APP_PANID);  //PANID : Personal Area Network ID
     744:	4811      	ldr	r0, [pc, #68]	; (78c <radioInit+0x54>)
     746:	4b12      	ldr	r3, [pc, #72]	; (790 <radioInit+0x58>)
     748:	4798      	blx	r3
	PHY_SetChannel(ARTIST_CHANNEL);
     74a:	200e      	movs	r0, #14
     74c:	4b11      	ldr	r3, [pc, #68]	; (794 <radioInit+0x5c>)
     74e:	4798      	blx	r3
	PHY_SetRxState(true);
     750:	2001      	movs	r0, #1
     752:	4b11      	ldr	r3, [pc, #68]	; (798 <radioInit+0x60>)
     754:	4798      	blx	r3
	NWK_OpenEndpoint(APP_ENDPOINT, receivePKT);
     756:	4911      	ldr	r1, [pc, #68]	; (79c <radioInit+0x64>)
     758:	2001      	movs	r0, #1
     75a:	4b11      	ldr	r3, [pc, #68]	; (7a0 <radioInit+0x68>)
     75c:	4798      	blx	r3
	
	sendL.interval = 100;
     75e:	4b11      	ldr	r3, [pc, #68]	; (7a4 <radioInit+0x6c>)
     760:	2164      	movs	r1, #100	; 0x64
     762:	6099      	str	r1, [r3, #8]
	sendL.mode = SYS_TIMER_INTERVAL_MODE;
     764:	2200      	movs	r2, #0
     766:	731a      	strb	r2, [r3, #12]
	sendL.handler = sendLNOK;
     768:	480f      	ldr	r0, [pc, #60]	; (7a8 <radioInit+0x70>)
     76a:	6118      	str	r0, [r3, #16]
	
	sendN.interval = 100;
     76c:	4b0f      	ldr	r3, [pc, #60]	; (7ac <radioInit+0x74>)
     76e:	6099      	str	r1, [r3, #8]
	sendN.mode = SYS_TIMER_INTERVAL_MODE;
     770:	731a      	strb	r2, [r3, #12]
	sendN.handler = sendNACK;
     772:	480f      	ldr	r0, [pc, #60]	; (7b0 <radioInit+0x78>)
     774:	6118      	str	r0, [r3, #16]
	
	sendM.interval = 100;
     776:	4b0f      	ldr	r3, [pc, #60]	; (7b4 <radioInit+0x7c>)
     778:	6099      	str	r1, [r3, #8]
	sendM.mode = SYS_TIMER_INTERVAL_MODE;
     77a:	731a      	strb	r2, [r3, #12]
	sendM.handler = sendMDOK;
     77c:	4a0e      	ldr	r2, [pc, #56]	; (7b8 <radioInit+0x80>)
     77e:	611a      	str	r2, [r3, #16]
}
     780:	bd10      	pop	{r4, pc}
     782:	46c0      	nop			; (mov r8, r8)
     784:	00000425 	.word	0x00000425
     788:	00002edd 	.word	0x00002edd
     78c:	00004567 	.word	0x00004567
     790:	00002ef1 	.word	0x00002ef1
     794:	00004159 	.word	0x00004159
     798:	00004145 	.word	0x00004145
     79c:	00000701 	.word	0x00000701
     7a0:	00002f05 	.word	0x00002f05
     7a4:	20000200 	.word	0x20000200
     7a8:	00000359 	.word	0x00000359
     7ac:	20000228 	.word	0x20000228
     7b0:	0000039d 	.word	0x0000039d
     7b4:	20000214 	.word	0x20000214
     7b8:	000003e1 	.word	0x000003e1

000007bc <artist_ultrasonic_configure>:
 */
#include "TheArtist.h"
#include "UltraSonic.h"

void artist_ultrasonic_configure (struct artist_ultrasonic_module * module, uint8_t echo, uint8_t trig) {
	module->echo_pin	= echo; 
     7bc:	7001      	strb	r1, [r0, #0]
	module->trigger_pin = trig;  
     7be:	7042      	strb	r2, [r0, #1]
	module->filter_large_change_counts = 0; 
     7c0:	2300      	movs	r3, #0
     7c2:	7083      	strb	r3, [r0, #2]
	module->fliter_old_val = 0; 
     7c4:	2300      	movs	r3, #0
     7c6:	6043      	str	r3, [r0, #4]
}
     7c8:	4770      	bx	lr
	...

000007cc <artist_ultrasonic_gpio_init>:

void artist_ultrasonic_gpio_init() {
     7cc:	b5f0      	push	{r4, r5, r6, r7, lr}
     7ce:	b085      	sub	sp, #20
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     7d0:	a903      	add	r1, sp, #12
     7d2:	2201      	movs	r2, #1
     7d4:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     7d6:	2300      	movs	r3, #0
     7d8:	708b      	strb	r3, [r1, #2]
	config->direction  = PORT_PIN_DIR_INPUT;
     7da:	ad02      	add	r5, sp, #8
     7dc:	702b      	strb	r3, [r5, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     7de:	706a      	strb	r2, [r5, #1]
	config->powersave  = false;
     7e0:	70ab      	strb	r3, [r5, #2]
	config->direction  = PORT_PIN_DIR_INPUT;
     7e2:	4668      	mov	r0, sp
     7e4:	7003      	strb	r3, [r0, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     7e6:	7042      	strb	r2, [r0, #1]
	config->powersave  = false;
     7e8:	7083      	strb	r3, [r0, #2]
	config->direction  = PORT_PIN_DIR_INPUT;
     7ea:	ac01      	add	r4, sp, #4
     7ec:	7023      	strb	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     7ee:	7062      	strb	r2, [r4, #1]
	config->powersave  = false;
     7f0:	70a3      	strb	r3, [r4, #2]
	port_get_config_defaults(&pin_config_trig);
	port_get_config_defaults(&pin_config_echo_center);
	port_get_config_defaults(&pin_config_echo_right);
	port_get_config_defaults(&pin_config_echo_left);

	pin_config_trig.direction			=	PORT_PIN_DIR_OUTPUT;
     7f2:	700a      	strb	r2, [r1, #0]
	
	pin_config_echo_right.direction		=	PORT_PIN_DIR_INPUT;
	pin_config_echo_right.input_pull	=	PORT_PIN_PULL_UP;
	
	
	port_pin_set_config(artist_front.us_instance_center.trigger_pin, &pin_config_trig);
     7f4:	4f09      	ldr	r7, [pc, #36]	; (81c <artist_ultrasonic_gpio_init+0x50>)
     7f6:	33b5      	adds	r3, #181	; 0xb5
     7f8:	5cf8      	ldrb	r0, [r7, r3]
     7fa:	4e09      	ldr	r6, [pc, #36]	; (820 <artist_ultrasonic_gpio_init+0x54>)
     7fc:	47b0      	blx	r6
	port_pin_set_config(artist_front.us_instance_center.echo_pin, &pin_config_echo_center);
     7fe:	23b4      	movs	r3, #180	; 0xb4
     800:	5cf8      	ldrb	r0, [r7, r3]
     802:	0029      	movs	r1, r5
     804:	47b0      	blx	r6
	port_pin_set_config(artist_front.us_instance_left.echo_pin, &pin_config_echo_left);
     806:	23bc      	movs	r3, #188	; 0xbc
     808:	5cf8      	ldrb	r0, [r7, r3]
     80a:	0021      	movs	r1, r4
     80c:	47b0      	blx	r6
	port_pin_set_config(artist_front.us_instance_right.echo_pin, &pin_config_echo_right); 
     80e:	23c4      	movs	r3, #196	; 0xc4
     810:	5cf8      	ldrb	r0, [r7, r3]
     812:	4669      	mov	r1, sp
     814:	47b0      	blx	r6
}
     816:	b005      	add	sp, #20
     818:	bdf0      	pop	{r4, r5, r6, r7, pc}
     81a:	46c0      	nop			; (mov r8, r8)
     81c:	200008c8 	.word	0x200008c8
     820:	00001179 	.word	0x00001179

00000824 <artist_ultrasonic_get_value>:
	printf("%5.2f, %5.2f, %5.2f\n", 
				artist_front.left_distance, 
				artist_front.center_distance, 
				artist_front.right_distance);  
}
float artist_ultrasonic_get_value(struct artist_ultrasonic_module * const module) {
     824:	b5f0      	push	{r4, r5, r6, r7, lr}
     826:	b083      	sub	sp, #12
     828:	0004      	movs	r4, r0
	// TODO : use timer callback function!
	uint16_t start, end;
	uint16_t count = 0;
	
	port_pin_set_output_level(module->trigger_pin, false);
     82a:	7842      	ldrb	r2, [r0, #1]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     82c:	09d1      	lsrs	r1, r2, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     82e:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     830:	2900      	cmp	r1, #0
     832:	d104      	bne.n	83e <artist_ultrasonic_get_value+0x1a>
		return &(ports[port_index]->Group[group_index]);
     834:	0953      	lsrs	r3, r2, #5
     836:	01db      	lsls	r3, r3, #7
     838:	495c      	ldr	r1, [pc, #368]	; (9ac <artist_ultrasonic_get_value+0x188>)
     83a:	468c      	mov	ip, r1
     83c:	4463      	add	r3, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     83e:	211f      	movs	r1, #31
     840:	4011      	ands	r1, r2
     842:	2201      	movs	r2, #1
     844:	408a      	lsls	r2, r1

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     846:	615a      	str	r2, [r3, #20]
	delay_us(40);
     848:	2028      	movs	r0, #40	; 0x28
     84a:	4b59      	ldr	r3, [pc, #356]	; (9b0 <artist_ultrasonic_get_value+0x18c>)
     84c:	4798      	blx	r3
	port_pin_set_output_level(module->trigger_pin, true);
     84e:	7862      	ldrb	r2, [r4, #1]
	if (port_index < PORT_INST_NUM) {
     850:	09d1      	lsrs	r1, r2, #7
		return NULL;
     852:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     854:	2900      	cmp	r1, #0
     856:	d104      	bne.n	862 <artist_ultrasonic_get_value+0x3e>
		return &(ports[port_index]->Group[group_index]);
     858:	0953      	lsrs	r3, r2, #5
     85a:	01db      	lsls	r3, r3, #7
     85c:	4953      	ldr	r1, [pc, #332]	; (9ac <artist_ultrasonic_get_value+0x188>)
     85e:	468c      	mov	ip, r1
     860:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     862:	211f      	movs	r1, #31
     864:	4011      	ands	r1, r2
     866:	2201      	movs	r2, #1
     868:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
     86a:	619a      	str	r2, [r3, #24]
	delay_us(10);
     86c:	200a      	movs	r0, #10
     86e:	4b50      	ldr	r3, [pc, #320]	; (9b0 <artist_ultrasonic_get_value+0x18c>)
     870:	4798      	blx	r3
	port_pin_set_output_level(module->trigger_pin, false);
     872:	7862      	ldrb	r2, [r4, #1]
	if (port_index < PORT_INST_NUM) {
     874:	09d1      	lsrs	r1, r2, #7
		return NULL;
     876:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     878:	2900      	cmp	r1, #0
     87a:	d104      	bne.n	886 <artist_ultrasonic_get_value+0x62>
		return &(ports[port_index]->Group[group_index]);
     87c:	0953      	lsrs	r3, r2, #5
     87e:	01db      	lsls	r3, r3, #7
     880:	494a      	ldr	r1, [pc, #296]	; (9ac <artist_ultrasonic_get_value+0x188>)
     882:	468c      	mov	ip, r1
     884:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     886:	211f      	movs	r1, #31
     888:	4011      	ands	r1, r2
     88a:	2201      	movs	r2, #1
     88c:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
     88e:	615a      	str	r2, [r3, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     890:	4b48      	ldr	r3, [pc, #288]	; (9b4 <artist_ultrasonic_get_value+0x190>)
     892:	681a      	ldr	r2, [r3, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     894:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
     896:	b25b      	sxtb	r3, r3
     898:	2b00      	cmp	r3, #0
     89a:	dbfb      	blt.n	894 <artist_ultrasonic_get_value+0x70>
		/* Wait for sync */
	}

	/* Make certain that there are no conflicting commands in the register */
	tc_module->CTRLBCLR.reg = TC_CTRLBCLR_CMD_NONE;
     89c:	2300      	movs	r3, #0
     89e:	7113      	strb	r3, [r2, #4]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     8a0:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
     8a2:	b25b      	sxtb	r3, r3
     8a4:	2b00      	cmp	r3, #0
     8a6:	dbfb      	blt.n	8a0 <artist_ultrasonic_get_value+0x7c>
		/* Wait for sync */
	}

	/* Write command to execute */
	tc_module->CTRLBSET.reg = TC_CTRLBSET_CMD(TC_CTRLBSET_CMD_RETRIGGER_Val);
     8a8:	2340      	movs	r3, #64	; 0x40
     8aa:	7153      	strb	r3, [r2, #5]
	tc_start_counter(&(artist_front.tc_instance_ultrasonic)); 
	while (!(port_pin_get_input_level(module->echo_pin))) {
     8ac:	7823      	ldrb	r3, [r4, #0]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     8ae:	221f      	movs	r2, #31
     8b0:	401a      	ands	r2, r3
     8b2:	2001      	movs	r0, #1
     8b4:	4090      	lsls	r0, r2
     8b6:	09da      	lsrs	r2, r3, #7
     8b8:	2100      	movs	r1, #0
     8ba:	2a00      	cmp	r2, #0
     8bc:	d104      	bne.n	8c8 <artist_ultrasonic_get_value+0xa4>
     8be:	0959      	lsrs	r1, r3, #5
     8c0:	01c9      	lsls	r1, r1, #7
     8c2:	4b3a      	ldr	r3, [pc, #232]	; (9ac <artist_ultrasonic_get_value+0x188>)
     8c4:	469c      	mov	ip, r3
     8c6:	4461      	add	r1, ip
     8c8:	4b3b      	ldr	r3, [pc, #236]	; (9b8 <artist_ultrasonic_get_value+0x194>)
	return (port_base->IN.reg & pin_mask);
     8ca:	6a0a      	ldr	r2, [r1, #32]
     8cc:	4202      	tst	r2, r0
     8ce:	d105      	bne.n	8dc <artist_ultrasonic_get_value+0xb8>
     8d0:	3b01      	subs	r3, #1
     8d2:	b29b      	uxth	r3, r3
		count ++;
		if (count > 0xFF00) return module->fliter_old_val; 
     8d4:	2b00      	cmp	r3, #0
     8d6:	d1f8      	bne.n	8ca <artist_ultrasonic_get_value+0xa6>
     8d8:	6860      	ldr	r0, [r4, #4]
     8da:	e062      	b.n	9a2 <artist_ultrasonic_get_value+0x17e>
	}
	count =0; 
	start = tc_get_count_value(&(artist_front.tc_instance_ultrasonic));
     8dc:	4835      	ldr	r0, [pc, #212]	; (9b4 <artist_ultrasonic_get_value+0x190>)
     8de:	4b37      	ldr	r3, [pc, #220]	; (9bc <artist_ultrasonic_get_value+0x198>)
     8e0:	4798      	blx	r3
     8e2:	0005      	movs	r5, r0
	while ((port_pin_get_input_level(module->echo_pin)))  {
     8e4:	7823      	ldrb	r3, [r4, #0]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     8e6:	221f      	movs	r2, #31
     8e8:	401a      	ands	r2, r3
     8ea:	2001      	movs	r0, #1
     8ec:	4090      	lsls	r0, r2
     8ee:	09da      	lsrs	r2, r3, #7
     8f0:	2100      	movs	r1, #0
     8f2:	2a00      	cmp	r2, #0
     8f4:	d104      	bne.n	900 <artist_ultrasonic_get_value+0xdc>
     8f6:	0959      	lsrs	r1, r3, #5
     8f8:	01c9      	lsls	r1, r1, #7
     8fa:	4b2c      	ldr	r3, [pc, #176]	; (9ac <artist_ultrasonic_get_value+0x188>)
     8fc:	469c      	mov	ip, r3
     8fe:	4461      	add	r1, ip
     900:	4b2d      	ldr	r3, [pc, #180]	; (9b8 <artist_ultrasonic_get_value+0x194>)
	return (port_base->IN.reg & pin_mask);
     902:	6a0a      	ldr	r2, [r1, #32]
     904:	4202      	tst	r2, r0
     906:	d005      	beq.n	914 <artist_ultrasonic_get_value+0xf0>
     908:	3b01      	subs	r3, #1
     90a:	b29b      	uxth	r3, r3
		count ++;
		if (count > 0xFF00) return module->fliter_old_val;  
     90c:	2b00      	cmp	r3, #0
     90e:	d1f8      	bne.n	902 <artist_ultrasonic_get_value+0xde>
     910:	6860      	ldr	r0, [r4, #4]
     912:	e046      	b.n	9a2 <artist_ultrasonic_get_value+0x17e>
	}
	end = tc_get_count_value(&(artist_front.tc_instance_ultrasonic));
     914:	4e27      	ldr	r6, [pc, #156]	; (9b4 <artist_ultrasonic_get_value+0x190>)
     916:	0030      	movs	r0, r6
     918:	4b28      	ldr	r3, [pc, #160]	; (9bc <artist_ultrasonic_get_value+0x198>)
     91a:	4798      	blx	r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     91c:	6832      	ldr	r2, [r6, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     91e:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
     920:	b25b      	sxtb	r3, r3
     922:	2b00      	cmp	r3, #0
     924:	dbfb      	blt.n	91e <artist_ultrasonic_get_value+0xfa>
	tc_module->CTRLBSET.reg = TC_CTRLBSET_CMD(TC_CTRLBSET_CMD_STOP_Val);
     926:	2380      	movs	r3, #128	; 0x80
     928:	7153      	strb	r3, [r2, #5]
	tc_stop_counter(&(artist_front.tc_instance_ultrasonic));

	float new = ((float)(end - start)) * 0.017;
     92a:	0400      	lsls	r0, r0, #16
     92c:	0c00      	lsrs	r0, r0, #16
     92e:	042d      	lsls	r5, r5, #16
     930:	0c2d      	lsrs	r5, r5, #16
     932:	1b40      	subs	r0, r0, r5
     934:	4f22      	ldr	r7, [pc, #136]	; (9c0 <artist_ultrasonic_get_value+0x19c>)
     936:	47b8      	blx	r7
     938:	4b22      	ldr	r3, [pc, #136]	; (9c4 <artist_ultrasonic_get_value+0x1a0>)
     93a:	4798      	blx	r3
     93c:	4a22      	ldr	r2, [pc, #136]	; (9c8 <artist_ultrasonic_get_value+0x1a4>)
     93e:	4b23      	ldr	r3, [pc, #140]	; (9cc <artist_ultrasonic_get_value+0x1a8>)
     940:	4d23      	ldr	r5, [pc, #140]	; (9d0 <artist_ultrasonic_get_value+0x1ac>)
     942:	47a8      	blx	r5
     944:	4b23      	ldr	r3, [pc, #140]	; (9d4 <artist_ultrasonic_get_value+0x1b0>)
     946:	4798      	blx	r3
     948:	9001      	str	r0, [sp, #4]
	module->fliter_old_val = artist_HC_SR04_filter(module, new, module->fliter_old_val, CONF_ARTIST_ULTRASONIC_FILTERVAL);
     94a:	6865      	ldr	r5, [r4, #4]
	if (new > old * module->filter_large_change_counts ||
     94c:	78a6      	ldrb	r6, [r4, #2]
     94e:	0030      	movs	r0, r6
     950:	47b8      	blx	r7
     952:	1c07      	adds	r7, r0, #0
     954:	1c01      	adds	r1, r0, #0
     956:	1c28      	adds	r0, r5, #0
     958:	4b1f      	ldr	r3, [pc, #124]	; (9d8 <artist_ultrasonic_get_value+0x1b4>)
     95a:	4798      	blx	r3
     95c:	1c01      	adds	r1, r0, #0
     95e:	9801      	ldr	r0, [sp, #4]
     960:	4b1e      	ldr	r3, [pc, #120]	; (9dc <artist_ultrasonic_get_value+0x1b8>)
     962:	4798      	blx	r3
     964:	2800      	cmp	r0, #0
     966:	d109      	bne.n	97c <artist_ultrasonic_get_value+0x158>
	new < old * 1/module->filter_large_change_counts ) {
     968:	1c39      	adds	r1, r7, #0
     96a:	1c28      	adds	r0, r5, #0
     96c:	4b1c      	ldr	r3, [pc, #112]	; (9e0 <artist_ultrasonic_get_value+0x1bc>)
     96e:	4798      	blx	r3
     970:	1c01      	adds	r1, r0, #0
	if (new > old * module->filter_large_change_counts ||
     972:	9801      	ldr	r0, [sp, #4]
     974:	4b1b      	ldr	r3, [pc, #108]	; (9e4 <artist_ultrasonic_get_value+0x1c0>)
     976:	4798      	blx	r3
     978:	2800      	cmp	r0, #0
     97a:	d005      	beq.n	988 <artist_ultrasonic_get_value+0x164>
		module->filter_large_change_counts ++;
     97c:	1c73      	adds	r3, r6, #1
     97e:	b2db      	uxtb	r3, r3
		if (module->filter_large_change_counts > 3)		
     980:	2b03      	cmp	r3, #3
     982:	d810      	bhi.n	9a6 <artist_ultrasonic_get_value+0x182>
		module->filter_large_change_counts ++;
     984:	70a3      	strb	r3, [r4, #2]
			new = old;
     986:	9501      	str	r5, [sp, #4]
	return (new * (1 - FILTER_VAL)) + (old * (FILTER_VAL));
     988:	4f13      	ldr	r7, [pc, #76]	; (9d8 <artist_ultrasonic_get_value+0x1b4>)
     98a:	4917      	ldr	r1, [pc, #92]	; (9e8 <artist_ultrasonic_get_value+0x1c4>)
     98c:	9801      	ldr	r0, [sp, #4]
     98e:	47b8      	blx	r7
     990:	1c06      	adds	r6, r0, #0
     992:	4916      	ldr	r1, [pc, #88]	; (9ec <artist_ultrasonic_get_value+0x1c8>)
     994:	1c28      	adds	r0, r5, #0
     996:	47b8      	blx	r7
     998:	1c01      	adds	r1, r0, #0
     99a:	1c30      	adds	r0, r6, #0
     99c:	4b14      	ldr	r3, [pc, #80]	; (9f0 <artist_ultrasonic_get_value+0x1cc>)
     99e:	4798      	blx	r3
	module->fliter_old_val = artist_HC_SR04_filter(module, new, module->fliter_old_val, CONF_ARTIST_ULTRASONIC_FILTERVAL);
     9a0:	6060      	str	r0, [r4, #4]
	return module->fliter_old_val;
}
     9a2:	b003      	add	sp, #12
     9a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
			module->filter_large_change_counts = 0;
     9a6:	2300      	movs	r3, #0
     9a8:	70a3      	strb	r3, [r4, #2]
     9aa:	e7ed      	b.n	988 <artist_ultrasonic_get_value+0x164>
     9ac:	41004400 	.word	0x41004400
     9b0:	00000e39 	.word	0x00000e39
     9b4:	200008c8 	.word	0x200008c8
     9b8:	0000ff01 	.word	0x0000ff01
     9bc:	00002c55 	.word	0x00002c55
     9c0:	00008d51 	.word	0x00008d51
     9c4:	0000a941 	.word	0x0000a941
     9c8:	b020c49c 	.word	0xb020c49c
     9cc:	3f916872 	.word	0x3f916872
     9d0:	00009c79 	.word	0x00009c79
     9d4:	0000a9e5 	.word	0x0000a9e5
     9d8:	00008b11 	.word	0x00008b11
     9dc:	00008391 	.word	0x00008391
     9e0:	00008731 	.word	0x00008731
     9e4:	00008369 	.word	0x00008369
     9e8:	3ecccccc 	.word	0x3ecccccc
     9ec:	3f19999a 	.word	0x3f19999a
     9f0:	0000840d 	.word	0x0000840d

000009f4 <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
     9f4:	b5f0      	push	{r4, r5, r6, r7, lr}
     9f6:	46c6      	mov	lr, r8
     9f8:	b500      	push	{lr}
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
     9fa:	0080      	lsls	r0, r0, #2
     9fc:	4b0e      	ldr	r3, [pc, #56]	; (a38 <_tcc_interrupt_handler+0x44>)
     9fe:	58c7      	ldr	r7, [r0, r3]
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
     a00:	683b      	ldr	r3, [r7, #0]
     a02:	6ade      	ldr	r6, [r3, #44]	; 0x2c
     a04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     a06:	6b7a      	ldr	r2, [r7, #52]	; 0x34
     a08:	4013      	ands	r3, r2
     a0a:	401e      	ands	r6, r3
     a0c:	2400      	movs	r4, #0
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
     a0e:	4b0b      	ldr	r3, [pc, #44]	; (a3c <_tcc_interrupt_handler+0x48>)
     a10:	4698      	mov	r8, r3
     a12:	e002      	b.n	a1a <_tcc_interrupt_handler+0x26>
     a14:	3404      	adds	r4, #4
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
     a16:	2c30      	cmp	r4, #48	; 0x30
     a18:	d00a      	beq.n	a30 <_tcc_interrupt_handler+0x3c>
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
     a1a:	4643      	mov	r3, r8
     a1c:	58e5      	ldr	r5, [r4, r3]
     a1e:	4235      	tst	r5, r6
     a20:	d0f8      	beq.n	a14 <_tcc_interrupt_handler+0x20>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
     a22:	193b      	adds	r3, r7, r4
     a24:	685b      	ldr	r3, [r3, #4]
     a26:	0038      	movs	r0, r7
     a28:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
     a2a:	683b      	ldr	r3, [r7, #0]
     a2c:	62dd      	str	r5, [r3, #44]	; 0x2c
     a2e:	e7f1      	b.n	a14 <_tcc_interrupt_handler+0x20>
		}
	}
}
     a30:	bc04      	pop	{r2}
     a32:	4690      	mov	r8, r2
     a34:	bdf0      	pop	{r4, r5, r6, r7, pc}
     a36:	46c0      	nop			; (mov r8, r8)
     a38:	20002230 	.word	0x20002230
     a3c:	0000ac00 	.word	0x0000ac00

00000a40 <TCC0_Handler>:
MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
     a40:	b510      	push	{r4, lr}
     a42:	2000      	movs	r0, #0
     a44:	4b01      	ldr	r3, [pc, #4]	; (a4c <TCC0_Handler+0xc>)
     a46:	4798      	blx	r3
     a48:	bd10      	pop	{r4, pc}
     a4a:	46c0      	nop			; (mov r8, r8)
     a4c:	000009f5 	.word	0x000009f5

00000a50 <TCC1_Handler>:
     a50:	b510      	push	{r4, lr}
     a52:	2001      	movs	r0, #1
     a54:	4b01      	ldr	r3, [pc, #4]	; (a5c <TCC1_Handler+0xc>)
     a56:	4798      	blx	r3
     a58:	bd10      	pop	{r4, pc}
     a5a:	46c0      	nop			; (mov r8, r8)
     a5c:	000009f5 	.word	0x000009f5

00000a60 <TCC2_Handler>:
     a60:	b510      	push	{r4, lr}
     a62:	2002      	movs	r0, #2
     a64:	4b01      	ldr	r3, [pc, #4]	; (a6c <TCC2_Handler+0xc>)
     a66:	4798      	blx	r3
     a68:	bd10      	pop	{r4, pc}
     a6a:	46c0      	nop			; (mov r8, r8)
     a6c:	000009f5 	.word	0x000009f5

00000a70 <usart_write_callback>:
	usart_handle_drawing(); 
	
	usart_read_buffer_job( usart_instance,
	(uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
}
void usart_write_callback(struct usart_module *const usart_module){}
     a70:	4770      	bx	lr
	...

00000a74 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
     a74:	b570      	push	{r4, r5, r6, lr}
     a76:	b082      	sub	sp, #8
     a78:	0005      	movs	r5, r0
     a7a:	000e      	movs	r6, r1
	uint16_t temp = 0;
     a7c:	2200      	movs	r2, #0
     a7e:	466b      	mov	r3, sp
     a80:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
     a82:	4c06      	ldr	r4, [pc, #24]	; (a9c <usart_serial_getchar+0x28>)
     a84:	466b      	mov	r3, sp
     a86:	1d99      	adds	r1, r3, #6
     a88:	0028      	movs	r0, r5
     a8a:	47a0      	blx	r4
     a8c:	2800      	cmp	r0, #0
     a8e:	d1f9      	bne.n	a84 <usart_serial_getchar+0x10>

	*c = temp;
     a90:	466b      	mov	r3, sp
     a92:	3306      	adds	r3, #6
     a94:	881b      	ldrh	r3, [r3, #0]
     a96:	7033      	strb	r3, [r6, #0]
}
     a98:	b002      	add	sp, #8
     a9a:	bd70      	pop	{r4, r5, r6, pc}
     a9c:	00001d85 	.word	0x00001d85

00000aa0 <usart_serial_putchar>:
{
     aa0:	b570      	push	{r4, r5, r6, lr}
     aa2:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
     aa4:	b28c      	uxth	r4, r1
     aa6:	4e03      	ldr	r6, [pc, #12]	; (ab4 <usart_serial_putchar+0x14>)
     aa8:	0021      	movs	r1, r4
     aaa:	0028      	movs	r0, r5
     aac:	47b0      	blx	r6
     aae:	2800      	cmp	r0, #0
     ab0:	d1fa      	bne.n	aa8 <usart_serial_putchar+0x8>
}
     ab2:	bd70      	pop	{r4, r5, r6, pc}
     ab4:	00001d59 	.word	0x00001d59

00000ab8 <artist_ultrasonic_tc_configure>:
void artist_ultrasonic_tc_configure() {
     ab8:	b510      	push	{r4, lr}
     aba:	b08e      	sub	sp, #56	; 0x38
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
     abc:	aa01      	add	r2, sp, #4
     abe:	2300      	movs	r3, #0
     ac0:	2100      	movs	r1, #0
     ac2:	7093      	strb	r3, [r2, #2]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
     ac4:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
     ac6:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
     ac8:	2000      	movs	r0, #0
     aca:	7050      	strb	r0, [r2, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
     acc:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
     ace:	7311      	strb	r1, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
     ad0:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
     ad2:	7351      	strb	r1, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
     ad4:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
     ad6:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
     ad8:	6193      	str	r3, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
     ada:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
     adc:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
     ade:	6253      	str	r3, [r2, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
     ae0:	8513      	strh	r3, [r2, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
     ae2:	8553      	strh	r3, [r2, #42]	; 0x2a
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
     ae4:	8593      	strh	r3, [r2, #44]	; 0x2c
	config.clock_source = GCLK_GENERATOR_3;
     ae6:	3303      	adds	r3, #3
     ae8:	7013      	strb	r3, [r2, #0]
	config.clock_prescaler = TC_CLOCK_PRESCALER_DIV8;
     aea:	23c0      	movs	r3, #192	; 0xc0
     aec:	009b      	lsls	r3, r3, #2
     aee:	8093      	strh	r3, [r2, #4]
	config.enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = true;
     af0:	2301      	movs	r3, #1
     af2:	72d3      	strb	r3, [r2, #11]
	tc_init(&(artist_front.tc_instance_ultrasonic), TC4, &config);
     af4:	4c07      	ldr	r4, [pc, #28]	; (b14 <artist_ultrasonic_tc_configure+0x5c>)
     af6:	4908      	ldr	r1, [pc, #32]	; (b18 <artist_ultrasonic_tc_configure+0x60>)
     af8:	0020      	movs	r0, r4
     afa:	4b08      	ldr	r3, [pc, #32]	; (b1c <artist_ultrasonic_tc_configure+0x64>)
     afc:	4798      	blx	r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     afe:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     b00:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
     b02:	b25b      	sxtb	r3, r3
     b04:	2b00      	cmp	r3, #0
     b06:	dbfb      	blt.n	b00 <artist_ultrasonic_tc_configure+0x48>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
     b08:	8813      	ldrh	r3, [r2, #0]
     b0a:	2102      	movs	r1, #2
     b0c:	430b      	orrs	r3, r1
     b0e:	8013      	strh	r3, [r2, #0]
}
     b10:	b00e      	add	sp, #56	; 0x38
     b12:	bd10      	pop	{r4, pc}
     b14:	200008c8 	.word	0x200008c8
     b18:	42003000 	.word	0x42003000
     b1c:	00002a19 	.word	0x00002a19

00000b20 <usart_handle_drawing>:
		switch(rx_buffer[0]) {
     b20:	4b03      	ldr	r3, [pc, #12]	; (b30 <usart_handle_drawing+0x10>)
     b22:	781b      	ldrb	r3, [r3, #0]
     b24:	2b6c      	cmp	r3, #108	; 0x6c
     b26:	d101      	bne.n	b2c <usart_handle_drawing+0xc>
			switch (rx_buffer[1]) {
     b28:	4b01      	ldr	r3, [pc, #4]	; (b30 <usart_handle_drawing+0x10>)
     b2a:	785b      	ldrb	r3, [r3, #1]
}
     b2c:	4770      	bx	lr
     b2e:	46c0      	nop			; (mov r8, r8)
     b30:	20002204 	.word	0x20002204

00000b34 <usart_read_callback>:
{
     b34:	b510      	push	{r4, lr}
     b36:	0004      	movs	r4, r0
	usart_handle_drawing(); 
     b38:	4b03      	ldr	r3, [pc, #12]	; (b48 <usart_read_callback+0x14>)
     b3a:	4798      	blx	r3
	usart_read_buffer_job( usart_instance,
     b3c:	2205      	movs	r2, #5
     b3e:	4903      	ldr	r1, [pc, #12]	; (b4c <usart_read_callback+0x18>)
     b40:	0020      	movs	r0, r4
     b42:	4b03      	ldr	r3, [pc, #12]	; (b50 <usart_read_callback+0x1c>)
     b44:	4798      	blx	r3
}
     b46:	bd10      	pop	{r4, pc}
     b48:	00000b21 	.word	0x00000b21
     b4c:	20002204 	.word	0x20002204
     b50:	00001eb9 	.word	0x00001eb9

00000b54 <configure_usart_callbacks>:


void configure_usart_callbacks(struct usart_module * usart_instance)
{
     b54:	b570      	push	{r4, r5, r6, lr}
     b56:	0004      	movs	r4, r0
	//! [setup_register_callbacks]
	usart_register_callback(usart_instance,
     b58:	2200      	movs	r2, #0
     b5a:	4906      	ldr	r1, [pc, #24]	; (b74 <configure_usart_callbacks+0x20>)
     b5c:	4d06      	ldr	r5, [pc, #24]	; (b78 <configure_usart_callbacks+0x24>)
     b5e:	47a8      	blx	r5
	usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
	
	usart_register_callback(usart_instance,
     b60:	2201      	movs	r2, #1
     b62:	4906      	ldr	r1, [pc, #24]	; (b7c <configure_usart_callbacks+0x28>)
     b64:	0020      	movs	r0, r4
     b66:	47a8      	blx	r5
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
     b68:	2231      	movs	r2, #49	; 0x31
     b6a:	5ca3      	ldrb	r3, [r4, r2]
     b6c:	2103      	movs	r1, #3
     b6e:	430b      	orrs	r3, r1
     b70:	54a3      	strb	r3, [r4, r2]

	//! [setup_enable_callbacks]
	usart_enable_callback(usart_instance, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback(usart_instance, USART_CALLBACK_BUFFER_RECEIVED);
	//! [setup_enable_callbacks]
}
     b72:	bd70      	pop	{r4, r5, r6, pc}
     b74:	00000a71 	.word	0x00000a71
     b78:	00001e81 	.word	0x00001e81
     b7c:	00000b35 	.word	0x00000b35

00000b80 <artist_usart_configure>:

void artist_usart_configure(struct usart_module * usart_instance) {
     b80:	b570      	push	{r4, r5, r6, lr}
     b82:	b090      	sub	sp, #64	; 0x40
     b84:	0004      	movs	r4, r0
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
     b86:	2380      	movs	r3, #128	; 0x80
     b88:	05db      	lsls	r3, r3, #23
     b8a:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
     b8c:	2300      	movs	r3, #0
     b8e:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
     b90:	22ff      	movs	r2, #255	; 0xff
     b92:	4669      	mov	r1, sp
     b94:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
     b96:	2200      	movs	r2, #0
     b98:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
     b9a:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
     b9c:	2196      	movs	r1, #150	; 0x96
     b9e:	0189      	lsls	r1, r1, #6
     ba0:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
     ba2:	2101      	movs	r1, #1
     ba4:	2024      	movs	r0, #36	; 0x24
     ba6:	466d      	mov	r5, sp
     ba8:	5429      	strb	r1, [r5, r0]
	config->transmitter_enable = true;
     baa:	3001      	adds	r0, #1
     bac:	5429      	strb	r1, [r5, r0]
	config->clock_polarity_inverted = false;
     bae:	3125      	adds	r1, #37	; 0x25
     bb0:	546b      	strb	r3, [r5, r1]
	config->use_external_clock = false;
     bb2:	3101      	adds	r1, #1
     bb4:	546b      	strb	r3, [r5, r1]
	config->ext_clock_freq   = 0;
     bb6:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
     bb8:	3105      	adds	r1, #5
     bba:	546b      	strb	r3, [r5, r1]
	config->generator_source = GCLK_GENERATOR_0;
     bbc:	3101      	adds	r1, #1
     bbe:	546b      	strb	r3, [r5, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
     bc0:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
     bc2:	822b      	strh	r3, [r5, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
     bc4:	76eb      	strb	r3, [r5, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
     bc6:	762a      	strb	r2, [r5, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
     bc8:	772a      	strb	r2, [r5, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
     bca:	766a      	strb	r2, [r5, #25]
	config->receive_pulse_length                    = 19;
     bcc:	2313      	movs	r3, #19
     bce:	76ab      	strb	r3, [r5, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
     bd0:	776a      	strb	r2, [r5, #29]
	struct usart_config config;
	usart_get_config_defaults(&config);
	config.baudrate = CONF_ARTIST_BAUDRATE;
	config.mux_setting	= EDBG_CDC_SERCOM_MUX_SETTING;
     bd2:	2380      	movs	r3, #128	; 0x80
     bd4:	035b      	lsls	r3, r3, #13
     bd6:	9303      	str	r3, [sp, #12]
	config.pinmux_pad0	= EDBG_CDC_SERCOM_PINMUX_PAD0;
     bd8:	4b1e      	ldr	r3, [pc, #120]	; (c54 <artist_usart_configure+0xd4>)
     bda:	930c      	str	r3, [sp, #48]	; 0x30
	config.pinmux_pad1	= EDBG_CDC_SERCOM_PINMUX_PAD1;
     bdc:	4b1e      	ldr	r3, [pc, #120]	; (c58 <artist_usart_configure+0xd8>)
     bde:	930d      	str	r3, [sp, #52]	; 0x34
	config.pinmux_pad2	= EDBG_CDC_SERCOM_PINMUX_PAD2;
     be0:	2301      	movs	r3, #1
     be2:	425b      	negs	r3, r3
     be4:	930e      	str	r3, [sp, #56]	; 0x38
	config.pinmux_pad3	= EDBG_CDC_SERCOM_PINMUX_PAD3;
     be6:	930f      	str	r3, [sp, #60]	; 0x3c
	while (usart_init(usart_instance, EDBG_CDC_MODULE, &config) != STATUS_OK);
     be8:	4e1c      	ldr	r6, [pc, #112]	; (c5c <artist_usart_configure+0xdc>)
     bea:	4d1d      	ldr	r5, [pc, #116]	; (c60 <artist_usart_configure+0xe0>)
     bec:	466a      	mov	r2, sp
     bee:	0031      	movs	r1, r6
     bf0:	0020      	movs	r0, r4
     bf2:	47a8      	blx	r5
     bf4:	2800      	cmp	r0, #0
     bf6:	d1f9      	bne.n	bec <artist_usart_configure+0x6c>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     bf8:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     bfa:	0028      	movs	r0, r5
     bfc:	4b19      	ldr	r3, [pc, #100]	; (c64 <artist_usart_configure+0xe4>)
     bfe:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     c00:	231f      	movs	r3, #31
     c02:	4018      	ands	r0, r3
     c04:	3b1e      	subs	r3, #30
     c06:	4083      	lsls	r3, r0
     c08:	4a17      	ldr	r2, [pc, #92]	; (c68 <artist_usart_configure+0xe8>)
     c0a:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
     c0c:	6822      	ldr	r2, [r4, #0]
	return (usart_hw->SYNCBUSY.reg);
     c0e:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     c10:	2b00      	cmp	r3, #0
     c12:	d1fc      	bne.n	c0e <artist_usart_configure+0x8e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     c14:	682b      	ldr	r3, [r5, #0]
     c16:	2202      	movs	r2, #2
     c18:	4313      	orrs	r3, r2
     c1a:	602b      	str	r3, [r5, #0]
	
	
	usart_enable(usart_instance);
	configure_usart_callbacks(usart_instance);
     c1c:	0020      	movs	r0, r4
     c1e:	4b13      	ldr	r3, [pc, #76]	; (c6c <artist_usart_configure+0xec>)
     c20:	4798      	blx	r3
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
     c22:	4b13      	ldr	r3, [pc, #76]	; (c70 <artist_usart_configure+0xf0>)
     c24:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
     c26:	4a13      	ldr	r2, [pc, #76]	; (c74 <artist_usart_configure+0xf4>)
     c28:	4b13      	ldr	r3, [pc, #76]	; (c78 <artist_usart_configure+0xf8>)
     c2a:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
     c2c:	4a13      	ldr	r2, [pc, #76]	; (c7c <artist_usart_configure+0xfc>)
     c2e:	4b14      	ldr	r3, [pc, #80]	; (c80 <artist_usart_configure+0x100>)
     c30:	601a      	str	r2, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
     c32:	466a      	mov	r2, sp
     c34:	4909      	ldr	r1, [pc, #36]	; (c5c <artist_usart_configure+0xdc>)
     c36:	0020      	movs	r0, r4
     c38:	4b09      	ldr	r3, [pc, #36]	; (c60 <artist_usart_configure+0xe0>)
     c3a:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
     c3c:	4d11      	ldr	r5, [pc, #68]	; (c84 <artist_usart_configure+0x104>)
     c3e:	682b      	ldr	r3, [r5, #0]
     c40:	6898      	ldr	r0, [r3, #8]
     c42:	2100      	movs	r1, #0
     c44:	4c10      	ldr	r4, [pc, #64]	; (c88 <artist_usart_configure+0x108>)
     c46:	47a0      	blx	r4
	setbuf(stdin, NULL);
     c48:	682b      	ldr	r3, [r5, #0]
     c4a:	6858      	ldr	r0, [r3, #4]
     c4c:	2100      	movs	r1, #0
     c4e:	47a0      	blx	r4
	
	stdio_serial_init(usart_instance, EDBG_CDC_MODULE, &config);
}
     c50:	b010      	add	sp, #64	; 0x40
     c52:	bd70      	pop	{r4, r5, r6, pc}
     c54:	00040003 	.word	0x00040003
     c58:	00050003 	.word	0x00050003
     c5c:	42000800 	.word	0x42000800
     c60:	00001a19 	.word	0x00001a19
     c64:	000015d1 	.word	0x000015d1
     c68:	e000e100 	.word	0xe000e100
     c6c:	00000b55 	.word	0x00000b55
     c70:	200022ac 	.word	0x200022ac
     c74:	00000aa1 	.word	0x00000aa1
     c78:	200022a8 	.word	0x200022a8
     c7c:	00000a75 	.word	0x00000a75
     c80:	200022a4 	.word	0x200022a4
     c84:	20000010 	.word	0x20000010
     c88:	00005fad 	.word	0x00005fad

00000c8c <artist_ultrasonic_update>:
	tcc_init(&(artist->tcc_instance), TCC0, &config);
	tcc_enable(&(artist->tcc_instance));
	*/
}

void artist_ultrasonic_update() {
     c8c:	b570      	push	{r4, r5, r6, lr}
	artist_front.center_distance = artist_ultrasonic_get_value(&(artist_front.us_instance_center));
     c8e:	4e09      	ldr	r6, [pc, #36]	; (cb4 <artist_ultrasonic_update+0x28>)
     c90:	0030      	movs	r0, r6
     c92:	4d09      	ldr	r5, [pc, #36]	; (cb8 <artist_ultrasonic_update+0x2c>)
     c94:	47a8      	blx	r5
     c96:	0034      	movs	r4, r6
     c98:	3cb4      	subs	r4, #180	; 0xb4
     c9a:	61b0      	str	r0, [r6, #24]
	artist_front.right_distance = artist_ultrasonic_get_value(&(artist_front.us_instance_right));
     c9c:	0020      	movs	r0, r4
     c9e:	30c4      	adds	r0, #196	; 0xc4
     ca0:	47a8      	blx	r5
     ca2:	23d4      	movs	r3, #212	; 0xd4
     ca4:	50e0      	str	r0, [r4, r3]
	artist_front.left_distance = artist_ultrasonic_get_value(&(artist_front.us_instance_left));
     ca6:	0020      	movs	r0, r4
     ca8:	30bc      	adds	r0, #188	; 0xbc
     caa:	47a8      	blx	r5
     cac:	23d0      	movs	r3, #208	; 0xd0
     cae:	50e0      	str	r0, [r4, r3]
}
     cb0:	bd70      	pop	{r4, r5, r6, pc}
     cb2:	46c0      	nop			; (mov r8, r8)
     cb4:	2000097c 	.word	0x2000097c
     cb8:	00000825 	.word	0x00000825

00000cbc <artist_scheduler_tc_configure>:

void artist_scheduler_tc_configure() {
     cbc:	b510      	push	{r4, lr}
     cbe:	b08e      	sub	sp, #56	; 0x38
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
     cc0:	aa01      	add	r2, sp, #4
     cc2:	2300      	movs	r3, #0
     cc4:	2100      	movs	r1, #0
     cc6:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
     cc8:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
     cca:	2000      	movs	r0, #0
     ccc:	7050      	strb	r0, [r2, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
     cce:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
     cd0:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
     cd2:	7311      	strb	r1, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
     cd4:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
     cd6:	7351      	strb	r1, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
     cd8:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
     cda:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
     cdc:	6193      	str	r3, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
     cde:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
     ce0:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
     ce2:	6253      	str	r3, [r2, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
     ce4:	8513      	strh	r3, [r2, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
     ce6:	8553      	strh	r3, [r2, #42]	; 0x2a
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
     ce8:	8593      	strh	r3, [r2, #44]	; 0x2c
	//! [setup_config_defaults]
	tc_get_config_defaults(&config_tc);
	//! [setup_config_defaults]

	//! [setup_change_config]
	config_tc.counter_size = TC_COUNTER_SIZE_8BIT;
     cea:	3304      	adds	r3, #4
     cec:	7093      	strb	r3, [r2, #2]
	config_tc.clock_source = GCLK_GENERATOR_3;
     cee:	3b01      	subs	r3, #1
     cf0:	7013      	strb	r3, [r2, #0]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV1024; //
     cf2:	23e0      	movs	r3, #224	; 0xe0
     cf4:	00db      	lsls	r3, r3, #3
     cf6:	8093      	strh	r3, [r2, #4]
	config_tc.counter_8_bit.period = 50;
     cf8:	2132      	movs	r1, #50	; 0x32
     cfa:	2329      	movs	r3, #41	; 0x29
     cfc:	54d1      	strb	r1, [r2, r3]
	//config_tc.counter_8_bit.compare_capture_channel[0] = 5;
	//config_tc.counter_8_bit.compare_capture_channel[1] = 54;
	//! [setup_change_config]

	//! [20 Hz setup_set_config]
	tc_init(&(artist_front.tc_instance_timer), TC5, &config_tc);
     cfe:	4c08      	ldr	r4, [pc, #32]	; (d20 <artist_scheduler_tc_configure+0x64>)
     d00:	4908      	ldr	r1, [pc, #32]	; (d24 <artist_scheduler_tc_configure+0x68>)
     d02:	0020      	movs	r0, r4
     d04:	4b08      	ldr	r3, [pc, #32]	; (d28 <artist_scheduler_tc_configure+0x6c>)
     d06:	4798      	blx	r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     d08:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     d0a:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
     d0c:	b25b      	sxtb	r3, r3
     d0e:	2b00      	cmp	r3, #0
     d10:	dbfb      	blt.n	d0a <artist_scheduler_tc_configure+0x4e>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
     d12:	8813      	ldrh	r3, [r2, #0]
     d14:	2102      	movs	r1, #2
     d16:	430b      	orrs	r3, r1
     d18:	8013      	strh	r3, [r2, #0]
	//! [setup_set_config]

	//! [setup_enable]
	tc_enable(&(artist_front.tc_instance_timer));
	//! [setup_enable]
}
     d1a:	b00e      	add	sp, #56	; 0x38
     d1c:	bd10      	pop	{r4, pc}
     d1e:	46c0      	nop			; (mov r8, r8)
     d20:	200008e4 	.word	0x200008e4
     d24:	42003400 	.word	0x42003400
     d28:	00002a19 	.word	0x00002a19

00000d2c <do_state_maze>:


enum artist_state do_state_maze() {
     d2c:	b510      	push	{r4, lr}
	// [ultra sonic]
	static uint16_t ultrasonic_counter		= 0;
	ultrasonic_counter ++;
     d2e:	4a0e      	ldr	r2, [pc, #56]	; (d68 <do_state_maze+0x3c>)
     d30:	8813      	ldrh	r3, [r2, #0]
     d32:	3301      	adds	r3, #1
     d34:	b29b      	uxth	r3, r3
     d36:	8013      	strh	r3, [r2, #0]
	if (ultrasonic_counter > 5) {
     d38:	2b05      	cmp	r3, #5
     d3a:	d808      	bhi.n	d4e <do_state_maze+0x22>
	}
	
	
	
	static uint16_t maze_counter = 0;
	maze_counter ++;
     d3c:	4a0b      	ldr	r2, [pc, #44]	; (d6c <do_state_maze+0x40>)
     d3e:	8813      	ldrh	r3, [r2, #0]
     d40:	3301      	adds	r3, #1
     d42:	b29b      	uxth	r3, r3
     d44:	8013      	strh	r3, [r2, #0]
	if (maze_counter > 30) {
     d46:	2b1e      	cmp	r3, #30
     d48:	d807      	bhi.n	d5a <do_state_maze+0x2e>
	#endif
	

	// ! [ultra sonic]
	return DOING_MAZE;
}
     d4a:	2001      	movs	r0, #1
     d4c:	bd10      	pop	{r4, pc}
		artist_ultrasonic_update();
     d4e:	4b08      	ldr	r3, [pc, #32]	; (d70 <do_state_maze+0x44>)
     d50:	4798      	blx	r3
		ultrasonic_counter = 0;
     d52:	2200      	movs	r2, #0
     d54:	4b04      	ldr	r3, [pc, #16]	; (d68 <do_state_maze+0x3c>)
     d56:	801a      	strh	r2, [r3, #0]
     d58:	e7f0      	b.n	d3c <do_state_maze+0x10>
		artist_do_maze();
     d5a:	4b06      	ldr	r3, [pc, #24]	; (d74 <do_state_maze+0x48>)
     d5c:	4798      	blx	r3
		maze_counter = 0;
     d5e:	2200      	movs	r2, #0
     d60:	4b02      	ldr	r3, [pc, #8]	; (d6c <do_state_maze+0x40>)
     d62:	801a      	strh	r2, [r3, #0]
     d64:	e7f1      	b.n	d4a <do_state_maze+0x1e>
     d66:	46c0      	nop			; (mov r8, r8)
     d68:	2000023e 	.word	0x2000023e
     d6c:	2000023c 	.word	0x2000023c
     d70:	00000c8d 	.word	0x00000c8d
     d74:	0000012d 	.word	0x0000012d

00000d78 <callbacks>:
	//usart_write_buffer_job(artist_front.usart_instance, "lg\0\0\0", MAX_RX_BUFFER_LENGTH);
	return DRAWING;
}
enum artist_state do_state_wait() {return WAIT; }

void callbacks (void) {
     d78:	b510      	push	{r4, lr}
	
	
	switch (artist_front.state) {
     d7a:	23d8      	movs	r3, #216	; 0xd8
     d7c:	4a08      	ldr	r2, [pc, #32]	; (da0 <callbacks+0x28>)
     d7e:	5cd3      	ldrb	r3, [r2, r3]
     d80:	2b01      	cmp	r3, #1
     d82:	d006      	beq.n	d92 <callbacks+0x1a>
     d84:	2b02      	cmp	r3, #2
     d86:	d009      	beq.n	d9c <callbacks+0x24>
		artist_front.state = do_state_drawing();
		break;
		
		case WAIT:
		default :
		artist_front.state = do_state_wait();
     d88:	2100      	movs	r1, #0
     d8a:	23d8      	movs	r3, #216	; 0xd8
     d8c:	4a04      	ldr	r2, [pc, #16]	; (da0 <callbacks+0x28>)
     d8e:	54d1      	strb	r1, [r2, r3]
	}
}
     d90:	e004      	b.n	d9c <callbacks+0x24>
		artist_front.state = do_state_maze();
     d92:	4b04      	ldr	r3, [pc, #16]	; (da4 <callbacks+0x2c>)
     d94:	4798      	blx	r3
     d96:	23d8      	movs	r3, #216	; 0xd8
     d98:	4a01      	ldr	r2, [pc, #4]	; (da0 <callbacks+0x28>)
     d9a:	54d0      	strb	r0, [r2, r3]
}
     d9c:	bd10      	pop	{r4, pc}
     d9e:	46c0      	nop			; (mov r8, r8)
     da0:	200008c8 	.word	0x200008c8
     da4:	00000d2d 	.word	0x00000d2d

00000da8 <artist_configure_tc_callbacks>:

void artist_configure_tc_callbacks(void)
{
     da8:	b510      	push	{r4, lr}
	tc_register_callback(&(artist_front.tc_instance_timer), callbacks ,
     daa:	4c0d      	ldr	r4, [pc, #52]	; (de0 <artist_configure_tc_callbacks+0x38>)
     dac:	2200      	movs	r2, #0
     dae:	490d      	ldr	r1, [pc, #52]	; (de4 <artist_configure_tc_callbacks+0x3c>)
     db0:	0020      	movs	r0, r4
     db2:	4b0d      	ldr	r3, [pc, #52]	; (de8 <artist_configure_tc_callbacks+0x40>)
     db4:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
     db6:	6820      	ldr	r0, [r4, #0]
     db8:	3c1c      	subs	r4, #28
     dba:	4b0c      	ldr	r3, [pc, #48]	; (dec <artist_configure_tc_callbacks+0x44>)
     dbc:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
     dbe:	4b0c      	ldr	r3, [pc, #48]	; (df0 <artist_configure_tc_callbacks+0x48>)
     dc0:	5c1a      	ldrb	r2, [r3, r0]
     dc2:	231f      	movs	r3, #31
     dc4:	4013      	ands	r3, r2
     dc6:	2201      	movs	r2, #1
     dc8:	0011      	movs	r1, r2
     dca:	4099      	lsls	r1, r3
     dcc:	4b09      	ldr	r3, [pc, #36]	; (df4 <artist_configure_tc_callbacks+0x4c>)
     dce:	6019      	str	r1, [r3, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
     dd0:	2135      	movs	r1, #53	; 0x35
     dd2:	5c63      	ldrb	r3, [r4, r1]
     dd4:	2001      	movs	r0, #1
     dd6:	4303      	orrs	r3, r0
     dd8:	5463      	strb	r3, [r4, r1]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
     dda:	69e3      	ldr	r3, [r4, #28]
     ddc:	735a      	strb	r2, [r3, #13]
	TC_CALLBACK_OVERFLOW);
	
	tc_enable_callback(&(artist_front.tc_instance_timer), TC_CALLBACK_OVERFLOW);
}
     dde:	bd10      	pop	{r4, pc}
     de0:	200008e4 	.word	0x200008e4
     de4:	00000d79 	.word	0x00000d79
     de8:	00002919 	.word	0x00002919
     dec:	000029e1 	.word	0x000029e1
     df0:	0000ac30 	.word	0x0000ac30
     df4:	e000e100 	.word	0xe000e100

00000df8 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     df8:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     dfa:	2000      	movs	r0, #0
     dfc:	4b08      	ldr	r3, [pc, #32]	; (e20 <delay_init+0x28>)
     dfe:	4798      	blx	r3
     e00:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     e02:	4c08      	ldr	r4, [pc, #32]	; (e24 <delay_init+0x2c>)
     e04:	21fa      	movs	r1, #250	; 0xfa
     e06:	0089      	lsls	r1, r1, #2
     e08:	47a0      	blx	r4
     e0a:	4b07      	ldr	r3, [pc, #28]	; (e28 <delay_init+0x30>)
     e0c:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     e0e:	4907      	ldr	r1, [pc, #28]	; (e2c <delay_init+0x34>)
     e10:	0028      	movs	r0, r5
     e12:	47a0      	blx	r4
     e14:	4b06      	ldr	r3, [pc, #24]	; (e30 <delay_init+0x38>)
     e16:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     e18:	2205      	movs	r2, #5
     e1a:	4b06      	ldr	r3, [pc, #24]	; (e34 <delay_init+0x3c>)
     e1c:	601a      	str	r2, [r3, #0]
}
     e1e:	bd70      	pop	{r4, r5, r6, pc}
     e20:	000026a9 	.word	0x000026a9
     e24:	00007fdd 	.word	0x00007fdd
     e28:	20000004 	.word	0x20000004
     e2c:	000f4240 	.word	0x000f4240
     e30:	20000008 	.word	0x20000008
     e34:	e000e010 	.word	0xe000e010

00000e38 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     e38:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     e3a:	4b08      	ldr	r3, [pc, #32]	; (e5c <delay_cycles_us+0x24>)
     e3c:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     e3e:	4a08      	ldr	r2, [pc, #32]	; (e60 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     e40:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     e42:	2180      	movs	r1, #128	; 0x80
     e44:	0249      	lsls	r1, r1, #9
	while (n--) {
     e46:	3801      	subs	r0, #1
     e48:	d307      	bcc.n	e5a <delay_cycles_us+0x22>
	if (n > 0) {
     e4a:	2c00      	cmp	r4, #0
     e4c:	d0fb      	beq.n	e46 <delay_cycles_us+0xe>
		SysTick->LOAD = n;
     e4e:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     e50:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     e52:	6813      	ldr	r3, [r2, #0]
     e54:	420b      	tst	r3, r1
     e56:	d0fc      	beq.n	e52 <delay_cycles_us+0x1a>
     e58:	e7f5      	b.n	e46 <delay_cycles_us+0xe>
	}
}
     e5a:	bd30      	pop	{r4, r5, pc}
     e5c:	20000008 	.word	0x20000008
     e60:	e000e010 	.word	0xe000e010

00000e64 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     e64:	4b0c      	ldr	r3, [pc, #48]	; (e98 <cpu_irq_enter_critical+0x34>)
     e66:	681b      	ldr	r3, [r3, #0]
     e68:	2b00      	cmp	r3, #0
     e6a:	d106      	bne.n	e7a <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     e6c:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     e70:	2b00      	cmp	r3, #0
     e72:	d007      	beq.n	e84 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     e74:	2200      	movs	r2, #0
     e76:	4b09      	ldr	r3, [pc, #36]	; (e9c <cpu_irq_enter_critical+0x38>)
     e78:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     e7a:	4a07      	ldr	r2, [pc, #28]	; (e98 <cpu_irq_enter_critical+0x34>)
     e7c:	6813      	ldr	r3, [r2, #0]
     e7e:	3301      	adds	r3, #1
     e80:	6013      	str	r3, [r2, #0]
}
     e82:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     e84:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     e86:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     e8a:	2200      	movs	r2, #0
     e8c:	4b04      	ldr	r3, [pc, #16]	; (ea0 <cpu_irq_enter_critical+0x3c>)
     e8e:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     e90:	3201      	adds	r2, #1
     e92:	4b02      	ldr	r3, [pc, #8]	; (e9c <cpu_irq_enter_critical+0x38>)
     e94:	701a      	strb	r2, [r3, #0]
     e96:	e7f0      	b.n	e7a <cpu_irq_enter_critical+0x16>
     e98:	20000240 	.word	0x20000240
     e9c:	20000244 	.word	0x20000244
     ea0:	2000000c 	.word	0x2000000c

00000ea4 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     ea4:	4b08      	ldr	r3, [pc, #32]	; (ec8 <cpu_irq_leave_critical+0x24>)
     ea6:	681a      	ldr	r2, [r3, #0]
     ea8:	3a01      	subs	r2, #1
     eaa:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     eac:	681b      	ldr	r3, [r3, #0]
     eae:	2b00      	cmp	r3, #0
     eb0:	d109      	bne.n	ec6 <cpu_irq_leave_critical+0x22>
     eb2:	4b06      	ldr	r3, [pc, #24]	; (ecc <cpu_irq_leave_critical+0x28>)
     eb4:	781b      	ldrb	r3, [r3, #0]
     eb6:	2b00      	cmp	r3, #0
     eb8:	d005      	beq.n	ec6 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     eba:	2201      	movs	r2, #1
     ebc:	4b04      	ldr	r3, [pc, #16]	; (ed0 <cpu_irq_leave_critical+0x2c>)
     ebe:	701a      	strb	r2, [r3, #0]
     ec0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     ec4:	b662      	cpsie	i
	}
}
     ec6:	4770      	bx	lr
     ec8:	20000240 	.word	0x20000240
     ecc:	20000244 	.word	0x20000244
     ed0:	2000000c 	.word	0x2000000c

00000ed4 <system_board_init>:




void system_board_init(void)
{
     ed4:	b5f0      	push	{r4, r5, r6, r7, lr}
     ed6:	46c6      	mov	lr, r8
     ed8:	b500      	push	{lr}
     eda:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     edc:	ac01      	add	r4, sp, #4
     ede:	2601      	movs	r6, #1
     ee0:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
     ee2:	2700      	movs	r7, #0
     ee4:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     ee6:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     ee8:	0021      	movs	r1, r4
     eea:	2013      	movs	r0, #19
     eec:	4d27      	ldr	r5, [pc, #156]	; (f8c <system_board_init+0xb8>)
     eee:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     ef0:	4b27      	ldr	r3, [pc, #156]	; (f90 <system_board_init+0xbc>)
     ef2:	4698      	mov	r8, r3
     ef4:	2380      	movs	r3, #128	; 0x80
     ef6:	031b      	lsls	r3, r3, #12
     ef8:	4642      	mov	r2, r8
     efa:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     efc:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     efe:	7066      	strb	r6, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     f00:	0021      	movs	r1, r4
     f02:	201c      	movs	r0, #28
     f04:	47a8      	blx	r5
	config->input_pull = PORT_PIN_PULL_UP;
     f06:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
     f08:	70a7      	strb	r7, [r4, #2]
	
#ifdef CONF_BOARD_AT86RFX	

	port_get_config_defaults(&pin_conf);
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     f0a:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_SCK, &pin_conf);
     f0c:	0021      	movs	r1, r4
     f0e:	2052      	movs	r0, #82	; 0x52
     f10:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_MOSI, &pin_conf);
     f12:	0021      	movs	r1, r4
     f14:	203e      	movs	r0, #62	; 0x3e
     f16:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_CS, &pin_conf);
     f18:	0021      	movs	r1, r4
     f1a:	203f      	movs	r0, #63	; 0x3f
     f1c:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_RST_PIN, &pin_conf);
     f1e:	0021      	movs	r1, r4
     f20:	202f      	movs	r0, #47	; 0x2f
     f22:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SLP_PIN, &pin_conf);
     f24:	0021      	movs	r1, r4
     f26:	2014      	movs	r0, #20
     f28:	47a8      	blx	r5
		port_base->OUTSET.reg = pin_mask;
     f2a:	2280      	movs	r2, #128	; 0x80
     f2c:	02d2      	lsls	r2, r2, #11
     f2e:	4b19      	ldr	r3, [pc, #100]	; (f94 <system_board_init+0xc0>)
     f30:	619a      	str	r2, [r3, #24]
     f32:	4b19      	ldr	r3, [pc, #100]	; (f98 <system_board_init+0xc4>)
     f34:	2280      	movs	r2, #128	; 0x80
     f36:	05d2      	lsls	r2, r2, #23
     f38:	619a      	str	r2, [r3, #24]
     f3a:	2280      	movs	r2, #128	; 0x80
     f3c:	0612      	lsls	r2, r2, #24
     f3e:	619a      	str	r2, [r3, #24]
     f40:	2280      	movs	r2, #128	; 0x80
     f42:	0212      	lsls	r2, r2, #8
     f44:	619a      	str	r2, [r3, #24]
     f46:	2380      	movs	r3, #128	; 0x80
     f48:	035b      	lsls	r3, r3, #13
     f4a:	4642      	mov	r2, r8
     f4c:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(AT86RFX_SPI_MOSI, true);
	port_pin_set_output_level(AT86RFX_SPI_CS, true);
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);

	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     f4e:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
     f50:	0021      	movs	r1, r4
     f52:	2053      	movs	r0, #83	; 0x53
     f54:	47a8      	blx	r5
	
	/* SAMR21 Antenna Diversity Configuration */

	PM->APBCMASK.reg |= (1<<PM_APBCMASK_RFCTRL_Pos);
     f56:	4a11      	ldr	r2, [pc, #68]	; (f9c <system_board_init+0xc8>)
     f58:	6a11      	ldr	r1, [r2, #32]
     f5a:	2380      	movs	r3, #128	; 0x80
     f5c:	039b      	lsls	r3, r3, #14
     f5e:	430b      	orrs	r3, r1
     f60:	6213      	str	r3, [r2, #32]
		
	/*Pins  PA12/RFCTRL2 and PA09/RFCTRL1 are used as DIG1 and DIG2 pins respectively in SAMR21 Xplained Pro*/	
	
	/* FECTRL register is Written with value 4 => F2CFG = 00 and F1CFG = 01 */	
	REG_RFCTRL_FECFG = RFCTRL_CFG_ANT_DIV;
     f62:	2204      	movs	r2, #4
     f64:	4b0e      	ldr	r3, [pc, #56]	; (fa0 <system_board_init+0xcc>)
     f66:	801a      	strh	r2, [r3, #0]
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     f68:	466b      	mov	r3, sp
     f6a:	709e      	strb	r6, [r3, #2]
	config->powersave    = false;
     f6c:	70df      	strb	r7, [r3, #3]
	struct system_pinmux_config config_pinmux;
	system_pinmux_get_config_defaults(&config_pinmux);
	
	/*MUX Position is 'F' i.e 5 for FECTRL Function and is same for all  FECTRL supported pins
	 * as provided in the data sheet */
	config_pinmux.mux_position = MUX_PA09F_RFCTRL_FECTRL1 ;
     f6e:	2305      	movs	r3, #5
     f70:	466a      	mov	r2, sp
     f72:	7013      	strb	r3, [r2, #0]
	
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
     f74:	7056      	strb	r6, [r2, #1]
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
     f76:	4669      	mov	r1, sp
     f78:	2009      	movs	r0, #9
     f7a:	4c0a      	ldr	r4, [pc, #40]	; (fa4 <system_board_init+0xd0>)
     f7c:	47a0      	blx	r4
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
     f7e:	4669      	mov	r1, sp
     f80:	200c      	movs	r0, #12
     f82:	47a0      	blx	r4
#endif

}
     f84:	b002      	add	sp, #8
     f86:	bc04      	pop	{r2}
     f88:	4690      	mov	r8, r2
     f8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     f8c:	00001179 	.word	0x00001179
     f90:	41004400 	.word	0x41004400
     f94:	41004500 	.word	0x41004500
     f98:	41004480 	.word	0x41004480
     f9c:	40000400 	.word	0x40000400
     fa0:	42005400 	.word	0x42005400
     fa4:	000028b9 	.word	0x000028b9

00000fa8 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     fa8:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     faa:	2a00      	cmp	r2, #0
     fac:	d001      	beq.n	fb2 <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     fae:	0018      	movs	r0, r3
     fb0:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
     fb2:	008b      	lsls	r3, r1, #2
     fb4:	4a06      	ldr	r2, [pc, #24]	; (fd0 <extint_register_callback+0x28>)
     fb6:	589b      	ldr	r3, [r3, r2]
     fb8:	2b00      	cmp	r3, #0
     fba:	d003      	beq.n	fc4 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
     fbc:	4283      	cmp	r3, r0
     fbe:	d005      	beq.n	fcc <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
     fc0:	231d      	movs	r3, #29
     fc2:	e7f4      	b.n	fae <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
     fc4:	0089      	lsls	r1, r1, #2
     fc6:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
     fc8:	2300      	movs	r3, #0
     fca:	e7f0      	b.n	fae <extint_register_callback+0x6>
		return STATUS_OK;
     fcc:	2300      	movs	r3, #0
     fce:	e7ee      	b.n	fae <extint_register_callback+0x6>
     fd0:	20002240 	.word	0x20002240

00000fd4 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     fd4:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     fd6:	2900      	cmp	r1, #0
     fd8:	d001      	beq.n	fde <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
     fda:	0018      	movs	r0, r3
     fdc:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     fde:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     fe0:	281f      	cmp	r0, #31
     fe2:	d800      	bhi.n	fe6 <extint_chan_enable_callback+0x12>
		return eics[eic_index];
     fe4:	4a02      	ldr	r2, [pc, #8]	; (ff0 <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
     fe6:	2301      	movs	r3, #1
     fe8:	4083      	lsls	r3, r0
     fea:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
     fec:	2300      	movs	r3, #0
     fee:	e7f4      	b.n	fda <extint_chan_enable_callback+0x6>
     ff0:	40001800 	.word	0x40001800

00000ff4 <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     ff4:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     ff6:	2900      	cmp	r1, #0
     ff8:	d001      	beq.n	ffe <extint_chan_disable_callback+0xa>
	}

	return STATUS_OK;
}
     ffa:	0018      	movs	r0, r3
     ffc:	4770      	bx	lr
		return NULL;
     ffe:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
    1000:	281f      	cmp	r0, #31
    1002:	d800      	bhi.n	1006 <extint_chan_disable_callback+0x12>
		return eics[eic_index];
    1004:	4a02      	ldr	r2, [pc, #8]	; (1010 <extint_chan_disable_callback+0x1c>)
		eic->INTENCLR.reg = (1UL << channel);
    1006:	2301      	movs	r3, #1
    1008:	4083      	lsls	r3, r0
    100a:	6093      	str	r3, [r2, #8]
	return STATUS_OK;
    100c:	2300      	movs	r3, #0
    100e:	e7f4      	b.n	ffa <extint_chan_disable_callback+0x6>
    1010:	40001800 	.word	0x40001800

00001014 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    1014:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    1016:	2200      	movs	r2, #0
    1018:	4b10      	ldr	r3, [pc, #64]	; (105c <EIC_Handler+0x48>)
    101a:	701a      	strb	r2, [r3, #0]
    101c:	2300      	movs	r3, #0
    101e:	4910      	ldr	r1, [pc, #64]	; (1060 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    1020:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    1022:	4e10      	ldr	r6, [pc, #64]	; (1064 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    1024:	4c0d      	ldr	r4, [pc, #52]	; (105c <EIC_Handler+0x48>)
    1026:	e00a      	b.n	103e <EIC_Handler+0x2a>
		return eics[eic_index];
    1028:	490d      	ldr	r1, [pc, #52]	; (1060 <EIC_Handler+0x4c>)
    102a:	e008      	b.n	103e <EIC_Handler+0x2a>
    102c:	7823      	ldrb	r3, [r4, #0]
    102e:	3301      	adds	r3, #1
    1030:	b2db      	uxtb	r3, r3
    1032:	7023      	strb	r3, [r4, #0]
    1034:	2b0f      	cmp	r3, #15
    1036:	d810      	bhi.n	105a <EIC_Handler+0x46>
		return NULL;
    1038:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
    103a:	2b1f      	cmp	r3, #31
    103c:	d9f4      	bls.n	1028 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
    103e:	0028      	movs	r0, r5
    1040:	4018      	ands	r0, r3
    1042:	2201      	movs	r2, #1
    1044:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
    1046:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
    1048:	4210      	tst	r0, r2
    104a:	d0ef      	beq.n	102c <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    104c:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    104e:	009b      	lsls	r3, r3, #2
    1050:	599b      	ldr	r3, [r3, r6]
    1052:	2b00      	cmp	r3, #0
    1054:	d0ea      	beq.n	102c <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    1056:	4798      	blx	r3
    1058:	e7e8      	b.n	102c <EIC_Handler+0x18>
			}
		}
	}
}
    105a:	bd70      	pop	{r4, r5, r6, pc}
    105c:	2000223c 	.word	0x2000223c
    1060:	40001800 	.word	0x40001800
    1064:	20002240 	.word	0x20002240

00001068 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
    1068:	4a04      	ldr	r2, [pc, #16]	; (107c <_extint_enable+0x14>)
    106a:	7813      	ldrb	r3, [r2, #0]
    106c:	2102      	movs	r1, #2
    106e:	430b      	orrs	r3, r1
    1070:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    1072:	7853      	ldrb	r3, [r2, #1]
    1074:	b25b      	sxtb	r3, r3
    1076:	2b00      	cmp	r3, #0
    1078:	dbfb      	blt.n	1072 <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    107a:	4770      	bx	lr
    107c:	40001800 	.word	0x40001800

00001080 <_system_extint_init>:
{
    1080:	b500      	push	{lr}
    1082:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    1084:	4a12      	ldr	r2, [pc, #72]	; (10d0 <_system_extint_init+0x50>)
    1086:	6993      	ldr	r3, [r2, #24]
    1088:	2140      	movs	r1, #64	; 0x40
    108a:	430b      	orrs	r3, r1
    108c:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    108e:	a901      	add	r1, sp, #4
    1090:	2300      	movs	r3, #0
    1092:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    1094:	2005      	movs	r0, #5
    1096:	4b0f      	ldr	r3, [pc, #60]	; (10d4 <_system_extint_init+0x54>)
    1098:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
    109a:	2005      	movs	r0, #5
    109c:	4b0e      	ldr	r3, [pc, #56]	; (10d8 <_system_extint_init+0x58>)
    109e:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
    10a0:	4a0e      	ldr	r2, [pc, #56]	; (10dc <_system_extint_init+0x5c>)
    10a2:	7813      	ldrb	r3, [r2, #0]
    10a4:	2101      	movs	r1, #1
    10a6:	430b      	orrs	r3, r1
    10a8:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    10aa:	7853      	ldrb	r3, [r2, #1]
    10ac:	b25b      	sxtb	r3, r3
    10ae:	2b00      	cmp	r3, #0
    10b0:	dbfb      	blt.n	10aa <_system_extint_init+0x2a>
    10b2:	4b0b      	ldr	r3, [pc, #44]	; (10e0 <_system_extint_init+0x60>)
    10b4:	0019      	movs	r1, r3
    10b6:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
    10b8:	2200      	movs	r2, #0
    10ba:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    10bc:	4299      	cmp	r1, r3
    10be:	d1fc      	bne.n	10ba <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    10c0:	2210      	movs	r2, #16
    10c2:	4b08      	ldr	r3, [pc, #32]	; (10e4 <_system_extint_init+0x64>)
    10c4:	601a      	str	r2, [r3, #0]
	_extint_enable();
    10c6:	4b08      	ldr	r3, [pc, #32]	; (10e8 <_system_extint_init+0x68>)
    10c8:	4798      	blx	r3
}
    10ca:	b003      	add	sp, #12
    10cc:	bd00      	pop	{pc}
    10ce:	46c0      	nop			; (mov r8, r8)
    10d0:	40000400 	.word	0x40000400
    10d4:	000027c1 	.word	0x000027c1
    10d8:	00002735 	.word	0x00002735
    10dc:	40001800 	.word	0x40001800
    10e0:	20002240 	.word	0x20002240
    10e4:	e000e100 	.word	0xe000e100
    10e8:	00001069 	.word	0x00001069

000010ec <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    10ec:	2300      	movs	r3, #0
    10ee:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    10f0:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    10f2:	2201      	movs	r2, #1
    10f4:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
    10f6:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
    10f8:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    10fa:	3302      	adds	r3, #2
    10fc:	72c3      	strb	r3, [r0, #11]
}
    10fe:	4770      	bx	lr

00001100 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    1100:	b5f0      	push	{r4, r5, r6, r7, lr}
    1102:	b083      	sub	sp, #12
    1104:	0005      	movs	r5, r0
    1106:	000c      	movs	r4, r1
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1108:	a901      	add	r1, sp, #4
    110a:	2300      	movs	r3, #0
    110c:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
    110e:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    1110:	7923      	ldrb	r3, [r4, #4]
    1112:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    1114:	7a23      	ldrb	r3, [r4, #8]
    1116:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    1118:	7820      	ldrb	r0, [r4, #0]
    111a:	4b15      	ldr	r3, [pc, #84]	; (1170 <extint_chan_set_config+0x70>)
    111c:	4798      	blx	r3
		return NULL;
    111e:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
    1120:	2d1f      	cmp	r5, #31
    1122:	d800      	bhi.n	1126 <extint_chan_set_config+0x26>
		return eics[eic_index];
    1124:	4813      	ldr	r0, [pc, #76]	; (1174 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    1126:	2207      	movs	r2, #7
    1128:	402a      	ands	r2, r5
    112a:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    112c:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    112e:	7aa3      	ldrb	r3, [r4, #10]
    1130:	2b00      	cmp	r3, #0
    1132:	d001      	beq.n	1138 <extint_chan_set_config+0x38>
    1134:	2308      	movs	r3, #8
    1136:	431f      	orrs	r7, r3
    1138:	08eb      	lsrs	r3, r5, #3
    113a:	009b      	lsls	r3, r3, #2
    113c:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    113e:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    1140:	260f      	movs	r6, #15
    1142:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
    1144:	43b1      	bics	r1, r6
			(new_config << config_pos);
    1146:	4097      	lsls	r7, r2
    1148:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    114a:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
    114c:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
    114e:	7a63      	ldrb	r3, [r4, #9]
    1150:	2b00      	cmp	r3, #0
    1152:	d106      	bne.n	1162 <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
    1154:	6943      	ldr	r3, [r0, #20]
    1156:	2201      	movs	r2, #1
    1158:	40aa      	lsls	r2, r5
    115a:	4393      	bics	r3, r2
    115c:	6143      	str	r3, [r0, #20]
	}
}
    115e:	b003      	add	sp, #12
    1160:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
    1162:	6942      	ldr	r2, [r0, #20]
    1164:	2301      	movs	r3, #1
    1166:	40ab      	lsls	r3, r5
    1168:	4313      	orrs	r3, r2
    116a:	6143      	str	r3, [r0, #20]
    116c:	e7f7      	b.n	115e <extint_chan_set_config+0x5e>
    116e:	46c0      	nop			; (mov r8, r8)
    1170:	000028b9 	.word	0x000028b9
    1174:	40001800 	.word	0x40001800

00001178 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    1178:	b500      	push	{lr}
    117a:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    117c:	ab01      	add	r3, sp, #4
    117e:	2280      	movs	r2, #128	; 0x80
    1180:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    1182:	780a      	ldrb	r2, [r1, #0]
    1184:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    1186:	784a      	ldrb	r2, [r1, #1]
    1188:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    118a:	788a      	ldrb	r2, [r1, #2]
    118c:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    118e:	0019      	movs	r1, r3
    1190:	4b01      	ldr	r3, [pc, #4]	; (1198 <port_pin_set_config+0x20>)
    1192:	4798      	blx	r3
}
    1194:	b003      	add	sp, #12
    1196:	bd00      	pop	{pc}
    1198:	000028b9 	.word	0x000028b9

0000119c <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    119c:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    119e:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    11a0:	2340      	movs	r3, #64	; 0x40
    11a2:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    11a4:	4281      	cmp	r1, r0
    11a6:	d202      	bcs.n	11ae <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    11a8:	0018      	movs	r0, r3
    11aa:	bd10      	pop	{r4, pc}
		baud_calculated++;
    11ac:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    11ae:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    11b0:	1c63      	adds	r3, r4, #1
    11b2:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    11b4:	4288      	cmp	r0, r1
    11b6:	d9f9      	bls.n	11ac <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    11b8:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    11ba:	2cff      	cmp	r4, #255	; 0xff
    11bc:	d8f4      	bhi.n	11a8 <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    11be:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    11c0:	2300      	movs	r3, #0
    11c2:	e7f1      	b.n	11a8 <_sercom_get_sync_baud_val+0xc>

000011c4 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    11c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    11c6:	46de      	mov	lr, fp
    11c8:	4657      	mov	r7, sl
    11ca:	464e      	mov	r6, r9
    11cc:	4645      	mov	r5, r8
    11ce:	b5e0      	push	{r5, r6, r7, lr}
    11d0:	b089      	sub	sp, #36	; 0x24
    11d2:	000c      	movs	r4, r1
    11d4:	9205      	str	r2, [sp, #20]
    11d6:	aa12      	add	r2, sp, #72	; 0x48
    11d8:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    11da:	0005      	movs	r5, r0
    11dc:	434d      	muls	r5, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    11de:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    11e0:	42a5      	cmp	r5, r4
    11e2:	d907      	bls.n	11f4 <_sercom_get_async_baud_val+0x30>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    11e4:	0010      	movs	r0, r2
    11e6:	b009      	add	sp, #36	; 0x24
    11e8:	bc3c      	pop	{r2, r3, r4, r5}
    11ea:	4690      	mov	r8, r2
    11ec:	4699      	mov	r9, r3
    11ee:	46a2      	mov	sl, r4
    11f0:	46ab      	mov	fp, r5
    11f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    11f4:	2b00      	cmp	r3, #0
    11f6:	d155      	bne.n	12a4 <_sercom_get_async_baud_val+0xe0>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    11f8:	0002      	movs	r2, r0
    11fa:	0008      	movs	r0, r1
    11fc:	2100      	movs	r1, #0
    11fe:	4d63      	ldr	r5, [pc, #396]	; (138c <_sercom_get_async_baud_val+0x1c8>)
    1200:	47a8      	blx	r5
    1202:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    1204:	0026      	movs	r6, r4
    1206:	2700      	movs	r7, #0
	uint64_t q = 0, r = 0, bit_shift;
    1208:	2300      	movs	r3, #0
    120a:	2400      	movs	r4, #0
    120c:	9300      	str	r3, [sp, #0]
    120e:	9401      	str	r4, [sp, #4]
    1210:	2200      	movs	r2, #0
    1212:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1214:	203f      	movs	r0, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    1216:	2120      	movs	r1, #32
    1218:	468c      	mov	ip, r1
    121a:	391f      	subs	r1, #31
    121c:	9602      	str	r6, [sp, #8]
    121e:	9703      	str	r7, [sp, #12]
    1220:	e014      	b.n	124c <_sercom_get_async_baud_val+0x88>
    1222:	4664      	mov	r4, ip
    1224:	1a24      	subs	r4, r4, r0
    1226:	000d      	movs	r5, r1
    1228:	40e5      	lsrs	r5, r4
    122a:	46a8      	mov	r8, r5
    122c:	e015      	b.n	125a <_sercom_get_async_baud_val+0x96>
			r = r - d;
    122e:	9c02      	ldr	r4, [sp, #8]
    1230:	9d03      	ldr	r5, [sp, #12]
    1232:	1b12      	subs	r2, r2, r4
    1234:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    1236:	464d      	mov	r5, r9
    1238:	9e00      	ldr	r6, [sp, #0]
    123a:	9f01      	ldr	r7, [sp, #4]
    123c:	4335      	orrs	r5, r6
    123e:	003c      	movs	r4, r7
    1240:	4646      	mov	r6, r8
    1242:	4334      	orrs	r4, r6
    1244:	9500      	str	r5, [sp, #0]
    1246:	9401      	str	r4, [sp, #4]
	for (i = 63; i >= 0; i--) {
    1248:	3801      	subs	r0, #1
    124a:	d31d      	bcc.n	1288 <_sercom_get_async_baud_val+0xc4>
		bit_shift = (uint64_t)1 << i;
    124c:	2420      	movs	r4, #32
    124e:	4264      	negs	r4, r4
    1250:	1904      	adds	r4, r0, r4
    1252:	d4e6      	bmi.n	1222 <_sercom_get_async_baud_val+0x5e>
    1254:	000d      	movs	r5, r1
    1256:	40a5      	lsls	r5, r4
    1258:	46a8      	mov	r8, r5
    125a:	000c      	movs	r4, r1
    125c:	4084      	lsls	r4, r0
    125e:	46a1      	mov	r9, r4
		r = r << 1;
    1260:	1892      	adds	r2, r2, r2
    1262:	415b      	adcs	r3, r3
    1264:	0014      	movs	r4, r2
    1266:	001d      	movs	r5, r3
		if (n & bit_shift) {
    1268:	4646      	mov	r6, r8
    126a:	465f      	mov	r7, fp
    126c:	423e      	tst	r6, r7
    126e:	d003      	beq.n	1278 <_sercom_get_async_baud_val+0xb4>
			r |= 0x01;
    1270:	000e      	movs	r6, r1
    1272:	4326      	orrs	r6, r4
    1274:	0032      	movs	r2, r6
    1276:	002b      	movs	r3, r5
		if (r >= d) {
    1278:	9c02      	ldr	r4, [sp, #8]
    127a:	9d03      	ldr	r5, [sp, #12]
    127c:	429d      	cmp	r5, r3
    127e:	d8e3      	bhi.n	1248 <_sercom_get_async_baud_val+0x84>
    1280:	d1d5      	bne.n	122e <_sercom_get_async_baud_val+0x6a>
    1282:	4294      	cmp	r4, r2
    1284:	d8e0      	bhi.n	1248 <_sercom_get_async_baud_val+0x84>
    1286:	e7d2      	b.n	122e <_sercom_get_async_baud_val+0x6a>
		scale = ((uint64_t)1 << SHIFT) - ratio;
    1288:	2200      	movs	r2, #0
    128a:	2301      	movs	r3, #1
    128c:	9800      	ldr	r0, [sp, #0]
    128e:	9901      	ldr	r1, [sp, #4]
    1290:	1a12      	subs	r2, r2, r0
    1292:	418b      	sbcs	r3, r1
    1294:	0019      	movs	r1, r3
		baud_calculated = (65536 * scale) >> SHIFT;
    1296:	0c13      	lsrs	r3, r2, #16
    1298:	040a      	lsls	r2, r1, #16
    129a:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    129c:	9b05      	ldr	r3, [sp, #20]
    129e:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    12a0:	2200      	movs	r2, #0
    12a2:	e79f      	b.n	11e4 <_sercom_get_async_baud_val+0x20>
	uint64_t baud_calculated = 0;
    12a4:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    12a6:	2b01      	cmp	r3, #1
    12a8:	d1f8      	bne.n	129c <_sercom_get_async_baud_val+0xd8>
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    12aa:	0f63      	lsrs	r3, r4, #29
    12ac:	9304      	str	r3, [sp, #16]
    12ae:	00e3      	lsls	r3, r4, #3
    12b0:	4698      	mov	r8, r3
			temp2 = ((uint64_t)baudrate * sample_num);
    12b2:	000a      	movs	r2, r1
    12b4:	2300      	movs	r3, #0
    12b6:	2100      	movs	r1, #0
    12b8:	4c34      	ldr	r4, [pc, #208]	; (138c <_sercom_get_async_baud_val+0x1c8>)
    12ba:	47a0      	blx	r4
    12bc:	0004      	movs	r4, r0
    12be:	000d      	movs	r5, r1
    12c0:	2300      	movs	r3, #0
    12c2:	469c      	mov	ip, r3
    12c4:	9306      	str	r3, [sp, #24]
		bit_shift = (uint64_t)1 << i;
    12c6:	3320      	adds	r3, #32
    12c8:	469b      	mov	fp, r3
    12ca:	2601      	movs	r6, #1
			if(baud_int < BAUD_INT_MAX) {
    12cc:	4663      	mov	r3, ip
    12ce:	9307      	str	r3, [sp, #28]
    12d0:	e048      	b.n	1364 <_sercom_get_async_baud_val+0x1a0>
		bit_shift = (uint64_t)1 << i;
    12d2:	4659      	mov	r1, fp
    12d4:	1bc9      	subs	r1, r1, r7
    12d6:	0030      	movs	r0, r6
    12d8:	40c8      	lsrs	r0, r1
    12da:	4682      	mov	sl, r0
    12dc:	e010      	b.n	1300 <_sercom_get_async_baud_val+0x13c>
			r = r - d;
    12de:	9800      	ldr	r0, [sp, #0]
    12e0:	9901      	ldr	r1, [sp, #4]
    12e2:	1a12      	subs	r2, r2, r0
    12e4:	418b      	sbcs	r3, r1
			q |= bit_shift;
    12e6:	9902      	ldr	r1, [sp, #8]
    12e8:	4648      	mov	r0, r9
    12ea:	4301      	orrs	r1, r0
    12ec:	9102      	str	r1, [sp, #8]
	for (i = 63; i >= 0; i--) {
    12ee:	3f01      	subs	r7, #1
    12f0:	d325      	bcc.n	133e <_sercom_get_async_baud_val+0x17a>
		bit_shift = (uint64_t)1 << i;
    12f2:	2120      	movs	r1, #32
    12f4:	4249      	negs	r1, r1
    12f6:	1879      	adds	r1, r7, r1
    12f8:	d4eb      	bmi.n	12d2 <_sercom_get_async_baud_val+0x10e>
    12fa:	0030      	movs	r0, r6
    12fc:	4088      	lsls	r0, r1
    12fe:	4682      	mov	sl, r0
    1300:	0031      	movs	r1, r6
    1302:	40b9      	lsls	r1, r7
    1304:	4689      	mov	r9, r1
		r = r << 1;
    1306:	1892      	adds	r2, r2, r2
    1308:	415b      	adcs	r3, r3
    130a:	0010      	movs	r0, r2
    130c:	0019      	movs	r1, r3
		if (n & bit_shift) {
    130e:	4644      	mov	r4, r8
    1310:	464d      	mov	r5, r9
    1312:	402c      	ands	r4, r5
    1314:	46a4      	mov	ip, r4
    1316:	4654      	mov	r4, sl
    1318:	9d04      	ldr	r5, [sp, #16]
    131a:	402c      	ands	r4, r5
    131c:	46a2      	mov	sl, r4
    131e:	4664      	mov	r4, ip
    1320:	4655      	mov	r5, sl
    1322:	432c      	orrs	r4, r5
    1324:	d003      	beq.n	132e <_sercom_get_async_baud_val+0x16a>
			r |= 0x01;
    1326:	0034      	movs	r4, r6
    1328:	4304      	orrs	r4, r0
    132a:	0022      	movs	r2, r4
    132c:	000b      	movs	r3, r1
		if (r >= d) {
    132e:	9800      	ldr	r0, [sp, #0]
    1330:	9901      	ldr	r1, [sp, #4]
    1332:	4299      	cmp	r1, r3
    1334:	d8db      	bhi.n	12ee <_sercom_get_async_baud_val+0x12a>
    1336:	d1d2      	bne.n	12de <_sercom_get_async_baud_val+0x11a>
    1338:	4290      	cmp	r0, r2
    133a:	d8d8      	bhi.n	12ee <_sercom_get_async_baud_val+0x12a>
    133c:	e7cf      	b.n	12de <_sercom_get_async_baud_val+0x11a>
    133e:	9c00      	ldr	r4, [sp, #0]
    1340:	9d01      	ldr	r5, [sp, #4]
			baud_int -= baud_fp;
    1342:	9902      	ldr	r1, [sp, #8]
    1344:	9a07      	ldr	r2, [sp, #28]
    1346:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    1348:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    134a:	4911      	ldr	r1, [pc, #68]	; (1390 <_sercom_get_async_baud_val+0x1cc>)
    134c:	428b      	cmp	r3, r1
    134e:	d914      	bls.n	137a <_sercom_get_async_baud_val+0x1b6>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    1350:	9b06      	ldr	r3, [sp, #24]
    1352:	3301      	adds	r3, #1
    1354:	b2db      	uxtb	r3, r3
    1356:	0019      	movs	r1, r3
    1358:	9306      	str	r3, [sp, #24]
    135a:	0013      	movs	r3, r2
    135c:	3301      	adds	r3, #1
    135e:	9307      	str	r3, [sp, #28]
    1360:	2908      	cmp	r1, #8
    1362:	d008      	beq.n	1376 <_sercom_get_async_baud_val+0x1b2>
	uint64_t q = 0, r = 0, bit_shift;
    1364:	2300      	movs	r3, #0
    1366:	9302      	str	r3, [sp, #8]
    1368:	2200      	movs	r2, #0
    136a:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    136c:	213f      	movs	r1, #63	; 0x3f
    136e:	9400      	str	r4, [sp, #0]
    1370:	9501      	str	r5, [sp, #4]
    1372:	000f      	movs	r7, r1
    1374:	e7bd      	b.n	12f2 <_sercom_get_async_baud_val+0x12e>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1376:	2240      	movs	r2, #64	; 0x40
    1378:	e734      	b.n	11e4 <_sercom_get_async_baud_val+0x20>
    137a:	2240      	movs	r2, #64	; 0x40
		if(baud_fp == BAUD_FP_MAX) {
    137c:	9906      	ldr	r1, [sp, #24]
    137e:	2908      	cmp	r1, #8
    1380:	d100      	bne.n	1384 <_sercom_get_async_baud_val+0x1c0>
    1382:	e72f      	b.n	11e4 <_sercom_get_async_baud_val+0x20>
		baud_calculated = baud_int | (baud_fp << 13);
    1384:	034a      	lsls	r2, r1, #13
    1386:	431a      	orrs	r2, r3
    1388:	e788      	b.n	129c <_sercom_get_async_baud_val+0xd8>
    138a:	46c0      	nop			; (mov r8, r8)
    138c:	000083b9 	.word	0x000083b9
    1390:	00001fff 	.word	0x00001fff

00001394 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1394:	b510      	push	{r4, lr}
    1396:	b082      	sub	sp, #8
    1398:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    139a:	4b0e      	ldr	r3, [pc, #56]	; (13d4 <sercom_set_gclk_generator+0x40>)
    139c:	781b      	ldrb	r3, [r3, #0]
    139e:	2b00      	cmp	r3, #0
    13a0:	d007      	beq.n	13b2 <sercom_set_gclk_generator+0x1e>
    13a2:	2900      	cmp	r1, #0
    13a4:	d105      	bne.n	13b2 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    13a6:	4b0b      	ldr	r3, [pc, #44]	; (13d4 <sercom_set_gclk_generator+0x40>)
    13a8:	785b      	ldrb	r3, [r3, #1]
    13aa:	4283      	cmp	r3, r0
    13ac:	d010      	beq.n	13d0 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    13ae:	201d      	movs	r0, #29
    13b0:	e00c      	b.n	13cc <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    13b2:	a901      	add	r1, sp, #4
    13b4:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    13b6:	2013      	movs	r0, #19
    13b8:	4b07      	ldr	r3, [pc, #28]	; (13d8 <sercom_set_gclk_generator+0x44>)
    13ba:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    13bc:	2013      	movs	r0, #19
    13be:	4b07      	ldr	r3, [pc, #28]	; (13dc <sercom_set_gclk_generator+0x48>)
    13c0:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    13c2:	4b04      	ldr	r3, [pc, #16]	; (13d4 <sercom_set_gclk_generator+0x40>)
    13c4:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    13c6:	2201      	movs	r2, #1
    13c8:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    13ca:	2000      	movs	r0, #0
}
    13cc:	b002      	add	sp, #8
    13ce:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    13d0:	2000      	movs	r0, #0
    13d2:	e7fb      	b.n	13cc <sercom_set_gclk_generator+0x38>
    13d4:	20000248 	.word	0x20000248
    13d8:	000027c1 	.word	0x000027c1
    13dc:	00002735 	.word	0x00002735

000013e0 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    13e0:	4b40      	ldr	r3, [pc, #256]	; (14e4 <_sercom_get_default_pad+0x104>)
    13e2:	4298      	cmp	r0, r3
    13e4:	d031      	beq.n	144a <_sercom_get_default_pad+0x6a>
    13e6:	d90a      	bls.n	13fe <_sercom_get_default_pad+0x1e>
    13e8:	4b3f      	ldr	r3, [pc, #252]	; (14e8 <_sercom_get_default_pad+0x108>)
    13ea:	4298      	cmp	r0, r3
    13ec:	d04d      	beq.n	148a <_sercom_get_default_pad+0xaa>
    13ee:	4b3f      	ldr	r3, [pc, #252]	; (14ec <_sercom_get_default_pad+0x10c>)
    13f0:	4298      	cmp	r0, r3
    13f2:	d05a      	beq.n	14aa <_sercom_get_default_pad+0xca>
    13f4:	4b3e      	ldr	r3, [pc, #248]	; (14f0 <_sercom_get_default_pad+0x110>)
    13f6:	4298      	cmp	r0, r3
    13f8:	d037      	beq.n	146a <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    13fa:	2000      	movs	r0, #0
}
    13fc:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    13fe:	4b3d      	ldr	r3, [pc, #244]	; (14f4 <_sercom_get_default_pad+0x114>)
    1400:	4298      	cmp	r0, r3
    1402:	d00c      	beq.n	141e <_sercom_get_default_pad+0x3e>
    1404:	4b3c      	ldr	r3, [pc, #240]	; (14f8 <_sercom_get_default_pad+0x118>)
    1406:	4298      	cmp	r0, r3
    1408:	d1f7      	bne.n	13fa <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    140a:	2901      	cmp	r1, #1
    140c:	d017      	beq.n	143e <_sercom_get_default_pad+0x5e>
    140e:	2900      	cmp	r1, #0
    1410:	d05d      	beq.n	14ce <_sercom_get_default_pad+0xee>
    1412:	2902      	cmp	r1, #2
    1414:	d015      	beq.n	1442 <_sercom_get_default_pad+0x62>
    1416:	2903      	cmp	r1, #3
    1418:	d015      	beq.n	1446 <_sercom_get_default_pad+0x66>
	return 0;
    141a:	2000      	movs	r0, #0
    141c:	e7ee      	b.n	13fc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    141e:	2901      	cmp	r1, #1
    1420:	d007      	beq.n	1432 <_sercom_get_default_pad+0x52>
    1422:	2900      	cmp	r1, #0
    1424:	d051      	beq.n	14ca <_sercom_get_default_pad+0xea>
    1426:	2902      	cmp	r1, #2
    1428:	d005      	beq.n	1436 <_sercom_get_default_pad+0x56>
    142a:	2903      	cmp	r1, #3
    142c:	d005      	beq.n	143a <_sercom_get_default_pad+0x5a>
	return 0;
    142e:	2000      	movs	r0, #0
    1430:	e7e4      	b.n	13fc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1432:	4832      	ldr	r0, [pc, #200]	; (14fc <_sercom_get_default_pad+0x11c>)
    1434:	e7e2      	b.n	13fc <_sercom_get_default_pad+0x1c>
    1436:	4832      	ldr	r0, [pc, #200]	; (1500 <_sercom_get_default_pad+0x120>)
    1438:	e7e0      	b.n	13fc <_sercom_get_default_pad+0x1c>
    143a:	4832      	ldr	r0, [pc, #200]	; (1504 <_sercom_get_default_pad+0x124>)
    143c:	e7de      	b.n	13fc <_sercom_get_default_pad+0x1c>
    143e:	4832      	ldr	r0, [pc, #200]	; (1508 <_sercom_get_default_pad+0x128>)
    1440:	e7dc      	b.n	13fc <_sercom_get_default_pad+0x1c>
    1442:	4832      	ldr	r0, [pc, #200]	; (150c <_sercom_get_default_pad+0x12c>)
    1444:	e7da      	b.n	13fc <_sercom_get_default_pad+0x1c>
    1446:	4832      	ldr	r0, [pc, #200]	; (1510 <_sercom_get_default_pad+0x130>)
    1448:	e7d8      	b.n	13fc <_sercom_get_default_pad+0x1c>
    144a:	2901      	cmp	r1, #1
    144c:	d007      	beq.n	145e <_sercom_get_default_pad+0x7e>
    144e:	2900      	cmp	r1, #0
    1450:	d03f      	beq.n	14d2 <_sercom_get_default_pad+0xf2>
    1452:	2902      	cmp	r1, #2
    1454:	d005      	beq.n	1462 <_sercom_get_default_pad+0x82>
    1456:	2903      	cmp	r1, #3
    1458:	d005      	beq.n	1466 <_sercom_get_default_pad+0x86>
	return 0;
    145a:	2000      	movs	r0, #0
    145c:	e7ce      	b.n	13fc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    145e:	482d      	ldr	r0, [pc, #180]	; (1514 <_sercom_get_default_pad+0x134>)
    1460:	e7cc      	b.n	13fc <_sercom_get_default_pad+0x1c>
    1462:	482d      	ldr	r0, [pc, #180]	; (1518 <_sercom_get_default_pad+0x138>)
    1464:	e7ca      	b.n	13fc <_sercom_get_default_pad+0x1c>
    1466:	482d      	ldr	r0, [pc, #180]	; (151c <_sercom_get_default_pad+0x13c>)
    1468:	e7c8      	b.n	13fc <_sercom_get_default_pad+0x1c>
    146a:	2901      	cmp	r1, #1
    146c:	d007      	beq.n	147e <_sercom_get_default_pad+0x9e>
    146e:	2900      	cmp	r1, #0
    1470:	d031      	beq.n	14d6 <_sercom_get_default_pad+0xf6>
    1472:	2902      	cmp	r1, #2
    1474:	d005      	beq.n	1482 <_sercom_get_default_pad+0xa2>
    1476:	2903      	cmp	r1, #3
    1478:	d005      	beq.n	1486 <_sercom_get_default_pad+0xa6>
	return 0;
    147a:	2000      	movs	r0, #0
    147c:	e7be      	b.n	13fc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    147e:	4828      	ldr	r0, [pc, #160]	; (1520 <_sercom_get_default_pad+0x140>)
    1480:	e7bc      	b.n	13fc <_sercom_get_default_pad+0x1c>
    1482:	4828      	ldr	r0, [pc, #160]	; (1524 <_sercom_get_default_pad+0x144>)
    1484:	e7ba      	b.n	13fc <_sercom_get_default_pad+0x1c>
    1486:	4828      	ldr	r0, [pc, #160]	; (1528 <_sercom_get_default_pad+0x148>)
    1488:	e7b8      	b.n	13fc <_sercom_get_default_pad+0x1c>
    148a:	2901      	cmp	r1, #1
    148c:	d007      	beq.n	149e <_sercom_get_default_pad+0xbe>
    148e:	2900      	cmp	r1, #0
    1490:	d023      	beq.n	14da <_sercom_get_default_pad+0xfa>
    1492:	2902      	cmp	r1, #2
    1494:	d005      	beq.n	14a2 <_sercom_get_default_pad+0xc2>
    1496:	2903      	cmp	r1, #3
    1498:	d005      	beq.n	14a6 <_sercom_get_default_pad+0xc6>
	return 0;
    149a:	2000      	movs	r0, #0
    149c:	e7ae      	b.n	13fc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    149e:	4823      	ldr	r0, [pc, #140]	; (152c <_sercom_get_default_pad+0x14c>)
    14a0:	e7ac      	b.n	13fc <_sercom_get_default_pad+0x1c>
    14a2:	4823      	ldr	r0, [pc, #140]	; (1530 <_sercom_get_default_pad+0x150>)
    14a4:	e7aa      	b.n	13fc <_sercom_get_default_pad+0x1c>
    14a6:	4823      	ldr	r0, [pc, #140]	; (1534 <_sercom_get_default_pad+0x154>)
    14a8:	e7a8      	b.n	13fc <_sercom_get_default_pad+0x1c>
    14aa:	2901      	cmp	r1, #1
    14ac:	d007      	beq.n	14be <_sercom_get_default_pad+0xde>
    14ae:	2900      	cmp	r1, #0
    14b0:	d015      	beq.n	14de <_sercom_get_default_pad+0xfe>
    14b2:	2902      	cmp	r1, #2
    14b4:	d005      	beq.n	14c2 <_sercom_get_default_pad+0xe2>
    14b6:	2903      	cmp	r1, #3
    14b8:	d005      	beq.n	14c6 <_sercom_get_default_pad+0xe6>
	return 0;
    14ba:	2000      	movs	r0, #0
    14bc:	e79e      	b.n	13fc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    14be:	481e      	ldr	r0, [pc, #120]	; (1538 <_sercom_get_default_pad+0x158>)
    14c0:	e79c      	b.n	13fc <_sercom_get_default_pad+0x1c>
    14c2:	481e      	ldr	r0, [pc, #120]	; (153c <_sercom_get_default_pad+0x15c>)
    14c4:	e79a      	b.n	13fc <_sercom_get_default_pad+0x1c>
    14c6:	481e      	ldr	r0, [pc, #120]	; (1540 <_sercom_get_default_pad+0x160>)
    14c8:	e798      	b.n	13fc <_sercom_get_default_pad+0x1c>
    14ca:	481e      	ldr	r0, [pc, #120]	; (1544 <_sercom_get_default_pad+0x164>)
    14cc:	e796      	b.n	13fc <_sercom_get_default_pad+0x1c>
    14ce:	2003      	movs	r0, #3
    14d0:	e794      	b.n	13fc <_sercom_get_default_pad+0x1c>
    14d2:	481d      	ldr	r0, [pc, #116]	; (1548 <_sercom_get_default_pad+0x168>)
    14d4:	e792      	b.n	13fc <_sercom_get_default_pad+0x1c>
    14d6:	481d      	ldr	r0, [pc, #116]	; (154c <_sercom_get_default_pad+0x16c>)
    14d8:	e790      	b.n	13fc <_sercom_get_default_pad+0x1c>
    14da:	481d      	ldr	r0, [pc, #116]	; (1550 <_sercom_get_default_pad+0x170>)
    14dc:	e78e      	b.n	13fc <_sercom_get_default_pad+0x1c>
    14de:	481d      	ldr	r0, [pc, #116]	; (1554 <_sercom_get_default_pad+0x174>)
    14e0:	e78c      	b.n	13fc <_sercom_get_default_pad+0x1c>
    14e2:	46c0      	nop			; (mov r8, r8)
    14e4:	42001000 	.word	0x42001000
    14e8:	42001800 	.word	0x42001800
    14ec:	42001c00 	.word	0x42001c00
    14f0:	42001400 	.word	0x42001400
    14f4:	42000800 	.word	0x42000800
    14f8:	42000c00 	.word	0x42000c00
    14fc:	00050003 	.word	0x00050003
    1500:	00060003 	.word	0x00060003
    1504:	00070003 	.word	0x00070003
    1508:	00010003 	.word	0x00010003
    150c:	001e0003 	.word	0x001e0003
    1510:	001f0003 	.word	0x001f0003
    1514:	000d0002 	.word	0x000d0002
    1518:	000e0002 	.word	0x000e0002
    151c:	000f0002 	.word	0x000f0002
    1520:	00110003 	.word	0x00110003
    1524:	00120003 	.word	0x00120003
    1528:	00130003 	.word	0x00130003
    152c:	003f0005 	.word	0x003f0005
    1530:	003e0005 	.word	0x003e0005
    1534:	00520005 	.word	0x00520005
    1538:	00170003 	.word	0x00170003
    153c:	00180003 	.word	0x00180003
    1540:	00190003 	.word	0x00190003
    1544:	00040003 	.word	0x00040003
    1548:	000c0002 	.word	0x000c0002
    154c:	00100003 	.word	0x00100003
    1550:	00530005 	.word	0x00530005
    1554:	00160003 	.word	0x00160003

00001558 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1558:	b530      	push	{r4, r5, lr}
    155a:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    155c:	4b0b      	ldr	r3, [pc, #44]	; (158c <_sercom_get_sercom_inst_index+0x34>)
    155e:	466a      	mov	r2, sp
    1560:	cb32      	ldmia	r3!, {r1, r4, r5}
    1562:	c232      	stmia	r2!, {r1, r4, r5}
    1564:	cb32      	ldmia	r3!, {r1, r4, r5}
    1566:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1568:	9b00      	ldr	r3, [sp, #0]
    156a:	4283      	cmp	r3, r0
    156c:	d00b      	beq.n	1586 <_sercom_get_sercom_inst_index+0x2e>
    156e:	2301      	movs	r3, #1
    1570:	009a      	lsls	r2, r3, #2
    1572:	4669      	mov	r1, sp
    1574:	5852      	ldr	r2, [r2, r1]
    1576:	4282      	cmp	r2, r0
    1578:	d006      	beq.n	1588 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    157a:	3301      	adds	r3, #1
    157c:	2b06      	cmp	r3, #6
    157e:	d1f7      	bne.n	1570 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1580:	2000      	movs	r0, #0
}
    1582:	b007      	add	sp, #28
    1584:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1586:	2300      	movs	r3, #0
			return i;
    1588:	b2d8      	uxtb	r0, r3
    158a:	e7fa      	b.n	1582 <_sercom_get_sercom_inst_index+0x2a>
    158c:	0000ac34 	.word	0x0000ac34

00001590 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    1590:	4770      	bx	lr
	...

00001594 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    1594:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    1596:	4b0a      	ldr	r3, [pc, #40]	; (15c0 <_sercom_set_handler+0x2c>)
    1598:	781b      	ldrb	r3, [r3, #0]
    159a:	2b00      	cmp	r3, #0
    159c:	d10c      	bne.n	15b8 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    159e:	4f09      	ldr	r7, [pc, #36]	; (15c4 <_sercom_set_handler+0x30>)
    15a0:	4e09      	ldr	r6, [pc, #36]	; (15c8 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    15a2:	4d0a      	ldr	r5, [pc, #40]	; (15cc <_sercom_set_handler+0x38>)
    15a4:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    15a6:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    15a8:	195a      	adds	r2, r3, r5
    15aa:	6014      	str	r4, [r2, #0]
    15ac:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    15ae:	2b18      	cmp	r3, #24
    15b0:	d1f9      	bne.n	15a6 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    15b2:	2201      	movs	r2, #1
    15b4:	4b02      	ldr	r3, [pc, #8]	; (15c0 <_sercom_set_handler+0x2c>)
    15b6:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    15b8:	0080      	lsls	r0, r0, #2
    15ba:	4b02      	ldr	r3, [pc, #8]	; (15c4 <_sercom_set_handler+0x30>)
    15bc:	50c1      	str	r1, [r0, r3]
}
    15be:	bdf0      	pop	{r4, r5, r6, r7, pc}
    15c0:	2000024a 	.word	0x2000024a
    15c4:	2000024c 	.word	0x2000024c
    15c8:	00001591 	.word	0x00001591
    15cc:	20002280 	.word	0x20002280

000015d0 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    15d0:	b500      	push	{lr}
    15d2:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    15d4:	2309      	movs	r3, #9
    15d6:	466a      	mov	r2, sp
    15d8:	7013      	strb	r3, [r2, #0]
    15da:	3301      	adds	r3, #1
    15dc:	7053      	strb	r3, [r2, #1]
    15de:	3301      	adds	r3, #1
    15e0:	7093      	strb	r3, [r2, #2]
    15e2:	3301      	adds	r3, #1
    15e4:	70d3      	strb	r3, [r2, #3]
    15e6:	3301      	adds	r3, #1
    15e8:	7113      	strb	r3, [r2, #4]
    15ea:	3301      	adds	r3, #1
    15ec:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    15ee:	4b03      	ldr	r3, [pc, #12]	; (15fc <_sercom_get_interrupt_vector+0x2c>)
    15f0:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    15f2:	466b      	mov	r3, sp
    15f4:	5618      	ldrsb	r0, [r3, r0]
}
    15f6:	b003      	add	sp, #12
    15f8:	bd00      	pop	{pc}
    15fa:	46c0      	nop			; (mov r8, r8)
    15fc:	00001559 	.word	0x00001559

00001600 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    1600:	b510      	push	{r4, lr}
    1602:	4b02      	ldr	r3, [pc, #8]	; (160c <SERCOM0_Handler+0xc>)
    1604:	681b      	ldr	r3, [r3, #0]
    1606:	2000      	movs	r0, #0
    1608:	4798      	blx	r3
    160a:	bd10      	pop	{r4, pc}
    160c:	2000024c 	.word	0x2000024c

00001610 <SERCOM1_Handler>:
    1610:	b510      	push	{r4, lr}
    1612:	4b02      	ldr	r3, [pc, #8]	; (161c <SERCOM1_Handler+0xc>)
    1614:	685b      	ldr	r3, [r3, #4]
    1616:	2001      	movs	r0, #1
    1618:	4798      	blx	r3
    161a:	bd10      	pop	{r4, pc}
    161c:	2000024c 	.word	0x2000024c

00001620 <SERCOM2_Handler>:
    1620:	b510      	push	{r4, lr}
    1622:	4b02      	ldr	r3, [pc, #8]	; (162c <SERCOM2_Handler+0xc>)
    1624:	689b      	ldr	r3, [r3, #8]
    1626:	2002      	movs	r0, #2
    1628:	4798      	blx	r3
    162a:	bd10      	pop	{r4, pc}
    162c:	2000024c 	.word	0x2000024c

00001630 <SERCOM3_Handler>:
    1630:	b510      	push	{r4, lr}
    1632:	4b02      	ldr	r3, [pc, #8]	; (163c <SERCOM3_Handler+0xc>)
    1634:	68db      	ldr	r3, [r3, #12]
    1636:	2003      	movs	r0, #3
    1638:	4798      	blx	r3
    163a:	bd10      	pop	{r4, pc}
    163c:	2000024c 	.word	0x2000024c

00001640 <SERCOM4_Handler>:
    1640:	b510      	push	{r4, lr}
    1642:	4b02      	ldr	r3, [pc, #8]	; (164c <SERCOM4_Handler+0xc>)
    1644:	691b      	ldr	r3, [r3, #16]
    1646:	2004      	movs	r0, #4
    1648:	4798      	blx	r3
    164a:	bd10      	pop	{r4, pc}
    164c:	2000024c 	.word	0x2000024c

00001650 <SERCOM5_Handler>:
    1650:	b510      	push	{r4, lr}
    1652:	4b02      	ldr	r3, [pc, #8]	; (165c <SERCOM5_Handler+0xc>)
    1654:	695b      	ldr	r3, [r3, #20]
    1656:	2005      	movs	r0, #5
    1658:	4798      	blx	r3
    165a:	bd10      	pop	{r4, pc}
    165c:	2000024c 	.word	0x2000024c

00001660 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    1660:	b5f0      	push	{r4, r5, r6, r7, lr}
    1662:	46d6      	mov	lr, sl
    1664:	464f      	mov	r7, r9
    1666:	b580      	push	{r7, lr}
    1668:	b08b      	sub	sp, #44	; 0x2c
    166a:	4681      	mov	r9, r0
    166c:	000f      	movs	r7, r1
    166e:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    1670:	0003      	movs	r3, r0
    1672:	6019      	str	r1, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    1674:	680b      	ldr	r3, [r1, #0]
    1676:	079b      	lsls	r3, r3, #30
    1678:	d409      	bmi.n	168e <spi_init+0x2e>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    167a:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    167c:	2005      	movs	r0, #5
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    167e:	07db      	lsls	r3, r3, #31
    1680:	d400      	bmi.n	1684 <spi_init+0x24>
    1682:	e098      	b.n	17b6 <spi_init+0x156>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    1684:	b00b      	add	sp, #44	; 0x2c
    1686:	bc0c      	pop	{r2, r3}
    1688:	4691      	mov	r9, r2
    168a:	469a      	mov	sl, r3
    168c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t pad_pinmuxes[] = {
    168e:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1690:	9305      	str	r3, [sp, #20]
    1692:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    1694:	9306      	str	r3, [sp, #24]
    1696:	6b13      	ldr	r3, [r2, #48]	; 0x30
    1698:	9307      	str	r3, [sp, #28]
    169a:	6b53      	ldr	r3, [r2, #52]	; 0x34
    169c:	9308      	str	r3, [sp, #32]
    169e:	2600      	movs	r6, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    16a0:	ab05      	add	r3, sp, #20
    16a2:	9301      	str	r3, [sp, #4]
    16a4:	e00a      	b.n	16bc <spi_init+0x5c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    16a6:	0038      	movs	r0, r7
    16a8:	4b93      	ldr	r3, [pc, #588]	; (18f8 <spi_init+0x298>)
    16aa:	4798      	blx	r3
    16ac:	e00c      	b.n	16c8 <spi_init+0x68>

	if (pin_index & 1) {
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    16ae:	230f      	movs	r3, #15
    16b0:	4018      	ands	r0, r3
		if ((current_pinmux & 0xFFFF) !=
    16b2:	4281      	cmp	r1, r0
    16b4:	d12d      	bne.n	1712 <spi_init+0xb2>
    16b6:	3601      	adds	r6, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    16b8:	2e04      	cmp	r6, #4
    16ba:	d02f      	beq.n	171c <spi_init+0xbc>
    16bc:	b2f1      	uxtb	r1, r6
		uint32_t current_pinmux = pad_pinmuxes[pad];
    16be:	00b3      	lsls	r3, r6, #2
    16c0:	9a01      	ldr	r2, [sp, #4]
    16c2:	5898      	ldr	r0, [r3, r2]
		if (current_pinmux == PINMUX_DEFAULT) {
    16c4:	2800      	cmp	r0, #0
    16c6:	d0ee      	beq.n	16a6 <spi_init+0x46>
		if (current_pinmux == PINMUX_UNUSED) {
    16c8:	1c43      	adds	r3, r0, #1
    16ca:	d0f4      	beq.n	16b6 <spi_init+0x56>
		if ((current_pinmux & 0xFFFF) !=
    16cc:	0401      	lsls	r1, r0, #16
    16ce:	0c09      	lsrs	r1, r1, #16
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    16d0:	0c00      	lsrs	r0, r0, #16
	if (port_index < PORT_INST_NUM) {
    16d2:	b2c3      	uxtb	r3, r0
    16d4:	469c      	mov	ip, r3
		return NULL;
    16d6:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    16d8:	0602      	lsls	r2, r0, #24
    16da:	d405      	bmi.n	16e8 <spi_init+0x88>
		return &(ports[port_index]->Group[group_index]);
    16dc:	4663      	mov	r3, ip
    16de:	095b      	lsrs	r3, r3, #5
    16e0:	01db      	lsls	r3, r3, #7
    16e2:	4a86      	ldr	r2, [pc, #536]	; (18fc <spi_init+0x29c>)
    16e4:	4692      	mov	sl, r2
    16e6:	4453      	add	r3, sl
	uint32_t pin_index = (gpio_pin % 32);
    16e8:	221f      	movs	r2, #31
    16ea:	4660      	mov	r0, ip
    16ec:	4002      	ands	r2, r0
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    16ee:	1898      	adds	r0, r3, r2
    16f0:	3040      	adds	r0, #64	; 0x40
    16f2:	7800      	ldrb	r0, [r0, #0]
    16f4:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    16f6:	2080      	movs	r0, #128	; 0x80
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    16f8:	4655      	mov	r5, sl
    16fa:	07ed      	lsls	r5, r5, #31
    16fc:	d5d9      	bpl.n	16b2 <spi_init+0x52>
	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    16fe:	0852      	lsrs	r2, r2, #1
    1700:	189b      	adds	r3, r3, r2
    1702:	3330      	adds	r3, #48	; 0x30
    1704:	7818      	ldrb	r0, [r3, #0]
    1706:	b2c0      	uxtb	r0, r0
	if (pin_index & 1) {
    1708:	4663      	mov	r3, ip
    170a:	07db      	lsls	r3, r3, #31
    170c:	d5cf      	bpl.n	16ae <spi_init+0x4e>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    170e:	0900      	lsrs	r0, r0, #4
    1710:	e7cf      	b.n	16b2 <spi_init+0x52>
			module->hw = NULL;
    1712:	2300      	movs	r3, #0
    1714:	464a      	mov	r2, r9
    1716:	6013      	str	r3, [r2, #0]
			return STATUS_ERR_DENIED;
    1718:	201c      	movs	r0, #28
    171a:	e7b3      	b.n	1684 <spi_init+0x24>
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    171c:	2013      	movs	r0, #19
    171e:	4b78      	ldr	r3, [pc, #480]	; (1900 <spi_init+0x2a0>)
    1720:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    1722:	7822      	ldrb	r2, [r4, #0]
	uint32_t ctrla = 0;
    1724:	2500      	movs	r5, #0
	if (config->mode == SPI_MODE_MASTER) {
    1726:	2a01      	cmp	r2, #1
    1728:	d027      	beq.n	177a <spi_init+0x11a>
	ctrla |= config->mux_setting;
    172a:	6863      	ldr	r3, [r4, #4]
    172c:	68a2      	ldr	r2, [r4, #8]
    172e:	4313      	orrs	r3, r2
    1730:	68e2      	ldr	r2, [r4, #12]
    1732:	4313      	orrs	r3, r2
    1734:	432b      	orrs	r3, r5
	ctrlb |= config->character_size;
    1736:	7c22      	ldrb	r2, [r4, #16]
	if (config->run_in_standby) {
    1738:	7c61      	ldrb	r1, [r4, #17]
    173a:	2900      	cmp	r1, #0
    173c:	d001      	beq.n	1742 <spi_init+0xe2>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    173e:	2180      	movs	r1, #128	; 0x80
    1740:	430b      	orrs	r3, r1
	if (config->receiver_enable) {
    1742:	7ca1      	ldrb	r1, [r4, #18]
    1744:	2900      	cmp	r1, #0
    1746:	d002      	beq.n	174e <spi_init+0xee>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    1748:	2180      	movs	r1, #128	; 0x80
    174a:	0289      	lsls	r1, r1, #10
    174c:	430a      	orrs	r2, r1
	if (config->select_slave_low_detect_enable) {
    174e:	7ce1      	ldrb	r1, [r4, #19]
    1750:	2900      	cmp	r1, #0
    1752:	d002      	beq.n	175a <spi_init+0xfa>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    1754:	2180      	movs	r1, #128	; 0x80
    1756:	0089      	lsls	r1, r1, #2
    1758:	430a      	orrs	r2, r1
	if (config->master_slave_select_enable) {
    175a:	7d21      	ldrb	r1, [r4, #20]
    175c:	2900      	cmp	r1, #0
    175e:	d002      	beq.n	1766 <spi_init+0x106>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    1760:	2180      	movs	r1, #128	; 0x80
    1762:	0189      	lsls	r1, r1, #6
    1764:	430a      	orrs	r2, r1
	if (spi_module->CTRLA.reg == ctrla &&
    1766:	6839      	ldr	r1, [r7, #0]
	ctrla |= SERCOM_SPI_CTRLA_ENABLE;
    1768:	2002      	movs	r0, #2
    176a:	4303      	orrs	r3, r0
	if (spi_module->CTRLA.reg == ctrla &&
    176c:	428b      	cmp	r3, r1
    176e:	d018      	beq.n	17a2 <spi_init+0x142>
	module->hw = NULL;
    1770:	2300      	movs	r3, #0
    1772:	464a      	mov	r2, r9
    1774:	6013      	str	r3, [r2, #0]
	return STATUS_ERR_DENIED;
    1776:	201c      	movs	r0, #28
    1778:	e784      	b.n	1684 <spi_init+0x24>
		enum status_code error_code = _sercom_get_sync_baud_val(
    177a:	aa04      	add	r2, sp, #16
    177c:	0001      	movs	r1, r0
    177e:	69a0      	ldr	r0, [r4, #24]
    1780:	4b60      	ldr	r3, [pc, #384]	; (1904 <spi_init+0x2a4>)
    1782:	4798      	blx	r3
    1784:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    1786:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    1788:	2b00      	cmp	r3, #0
    178a:	d000      	beq.n	178e <spi_init+0x12e>
    178c:	e77a      	b.n	1684 <spi_init+0x24>
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    178e:	7b3b      	ldrb	r3, [r7, #12]
    1790:	b2db      	uxtb	r3, r3
    1792:	aa04      	add	r2, sp, #16
    1794:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    1796:	3005      	adds	r0, #5
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    1798:	429a      	cmp	r2, r3
    179a:	d000      	beq.n	179e <spi_init+0x13e>
    179c:	e772      	b.n	1684 <spi_init+0x24>
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    179e:	350c      	adds	r5, #12
    17a0:	e7c3      	b.n	172a <spi_init+0xca>
			spi_module->CTRLB.reg == ctrlb) {
    17a2:	687b      	ldr	r3, [r7, #4]
	if (spi_module->CTRLA.reg == ctrla &&
    17a4:	4293      	cmp	r3, r2
    17a6:	d1e3      	bne.n	1770 <spi_init+0x110>
		module->mode           = config->mode;
    17a8:	7823      	ldrb	r3, [r4, #0]
    17aa:	464a      	mov	r2, r9
    17ac:	7153      	strb	r3, [r2, #5]
		module->character_size = config->character_size;
    17ae:	7c23      	ldrb	r3, [r4, #16]
    17b0:	7193      	strb	r3, [r2, #6]
		return STATUS_OK;
    17b2:	2000      	movs	r0, #0
    17b4:	e766      	b.n	1684 <spi_init+0x24>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    17b6:	0008      	movs	r0, r1
    17b8:	4b53      	ldr	r3, [pc, #332]	; (1908 <spi_init+0x2a8>)
    17ba:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    17bc:	4a53      	ldr	r2, [pc, #332]	; (190c <spi_init+0x2ac>)
    17be:	6a11      	ldr	r1, [r2, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    17c0:	1c85      	adds	r5, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    17c2:	2301      	movs	r3, #1
    17c4:	40ab      	lsls	r3, r5
    17c6:	430b      	orrs	r3, r1
    17c8:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    17ca:	a909      	add	r1, sp, #36	; 0x24
    17cc:	2624      	movs	r6, #36	; 0x24
    17ce:	5da3      	ldrb	r3, [r4, r6]
    17d0:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    17d2:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    17d4:	b2c5      	uxtb	r5, r0
    17d6:	0028      	movs	r0, r5
    17d8:	4b4d      	ldr	r3, [pc, #308]	; (1910 <spi_init+0x2b0>)
    17da:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    17dc:	0028      	movs	r0, r5
    17de:	4b4d      	ldr	r3, [pc, #308]	; (1914 <spi_init+0x2b4>)
    17e0:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    17e2:	5da0      	ldrb	r0, [r4, r6]
    17e4:	2100      	movs	r1, #0
    17e6:	4b4c      	ldr	r3, [pc, #304]	; (1918 <spi_init+0x2b8>)
    17e8:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    17ea:	7823      	ldrb	r3, [r4, #0]
    17ec:	2b01      	cmp	r3, #1
    17ee:	d019      	beq.n	1824 <spi_init+0x1c4>
	SercomSpi *const spi_module = &(module->hw->SPI);
    17f0:	464b      	mov	r3, r9
    17f2:	681e      	ldr	r6, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    17f4:	ab04      	add	r3, sp, #16
    17f6:	2280      	movs	r2, #128	; 0x80
    17f8:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    17fa:	2200      	movs	r2, #0
    17fc:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    17fe:	2101      	movs	r1, #1
    1800:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    1802:	70da      	strb	r2, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
    1804:	7823      	ldrb	r3, [r4, #0]
    1806:	2b00      	cmp	r3, #0
    1808:	d101      	bne.n	180e <spi_init+0x1ae>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    180a:	ab04      	add	r3, sp, #16
    180c:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    180e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1810:	9305      	str	r3, [sp, #20]
    1812:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    1814:	9306      	str	r3, [sp, #24]
    1816:	6b23      	ldr	r3, [r4, #48]	; 0x30
    1818:	9307      	str	r3, [sp, #28]
    181a:	6b63      	ldr	r3, [r4, #52]	; 0x34
    181c:	9308      	str	r3, [sp, #32]
    181e:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1820:	ad05      	add	r5, sp, #20
    1822:	e011      	b.n	1848 <spi_init+0x1e8>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    1824:	683b      	ldr	r3, [r7, #0]
    1826:	220c      	movs	r2, #12
    1828:	4313      	orrs	r3, r2
    182a:	603b      	str	r3, [r7, #0]
    182c:	e7e0      	b.n	17f0 <spi_init+0x190>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    182e:	0030      	movs	r0, r6
    1830:	4b31      	ldr	r3, [pc, #196]	; (18f8 <spi_init+0x298>)
    1832:	4798      	blx	r3
    1834:	e00d      	b.n	1852 <spi_init+0x1f2>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1836:	a904      	add	r1, sp, #16
    1838:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    183a:	0c00      	lsrs	r0, r0, #16
    183c:	b2c0      	uxtb	r0, r0
    183e:	4b37      	ldr	r3, [pc, #220]	; (191c <spi_init+0x2bc>)
    1840:	4798      	blx	r3
    1842:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    1844:	2f04      	cmp	r7, #4
    1846:	d007      	beq.n	1858 <spi_init+0x1f8>
    1848:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    184a:	00bb      	lsls	r3, r7, #2
    184c:	5958      	ldr	r0, [r3, r5]
		if (current_pinmux == PINMUX_DEFAULT) {
    184e:	2800      	cmp	r0, #0
    1850:	d0ed      	beq.n	182e <spi_init+0x1ce>
		if (current_pinmux != PINMUX_UNUSED) {
    1852:	1c43      	adds	r3, r0, #1
    1854:	d1ef      	bne.n	1836 <spi_init+0x1d6>
    1856:	e7f4      	b.n	1842 <spi_init+0x1e2>
	module->mode             = config->mode;
    1858:	7823      	ldrb	r3, [r4, #0]
    185a:	464a      	mov	r2, r9
    185c:	7153      	strb	r3, [r2, #5]
	module->character_size   = config->character_size;
    185e:	7c23      	ldrb	r3, [r4, #16]
    1860:	7193      	strb	r3, [r2, #6]
	module->receiver_enabled = config->receiver_enable;
    1862:	7ca3      	ldrb	r3, [r4, #18]
    1864:	71d3      	strb	r3, [r2, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
    1866:	7d23      	ldrb	r3, [r4, #20]
    1868:	7213      	strb	r3, [r2, #8]
	uint16_t baud = 0;
    186a:	2200      	movs	r2, #0
    186c:	ab02      	add	r3, sp, #8
    186e:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
    1870:	7823      	ldrb	r3, [r4, #0]
    1872:	2b01      	cmp	r3, #1
    1874:	d028      	beq.n	18c8 <spi_init+0x268>
	ctrla |= config->transfer_mode;
    1876:	6863      	ldr	r3, [r4, #4]
    1878:	68a2      	ldr	r2, [r4, #8]
    187a:	4313      	orrs	r3, r2
	ctrla |= config->mux_setting;
    187c:	68e2      	ldr	r2, [r4, #12]
    187e:	4313      	orrs	r3, r2
	ctrlb |= config->character_size;
    1880:	7c21      	ldrb	r1, [r4, #16]
	if (config->run_in_standby || system_is_debugger_present()) {
    1882:	7c62      	ldrb	r2, [r4, #17]
    1884:	2a00      	cmp	r2, #0
    1886:	d103      	bne.n	1890 <spi_init+0x230>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    1888:	4a25      	ldr	r2, [pc, #148]	; (1920 <spi_init+0x2c0>)
    188a:	7892      	ldrb	r2, [r2, #2]
    188c:	0792      	lsls	r2, r2, #30
    188e:	d501      	bpl.n	1894 <spi_init+0x234>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    1890:	2280      	movs	r2, #128	; 0x80
    1892:	4313      	orrs	r3, r2
	if (config->receiver_enable) {
    1894:	7ca2      	ldrb	r2, [r4, #18]
    1896:	2a00      	cmp	r2, #0
    1898:	d002      	beq.n	18a0 <spi_init+0x240>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    189a:	2280      	movs	r2, #128	; 0x80
    189c:	0292      	lsls	r2, r2, #10
    189e:	4311      	orrs	r1, r2
	if (config->select_slave_low_detect_enable) {
    18a0:	7ce2      	ldrb	r2, [r4, #19]
    18a2:	2a00      	cmp	r2, #0
    18a4:	d002      	beq.n	18ac <spi_init+0x24c>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    18a6:	2280      	movs	r2, #128	; 0x80
    18a8:	0092      	lsls	r2, r2, #2
    18aa:	4311      	orrs	r1, r2
	if (config->master_slave_select_enable) {
    18ac:	7d22      	ldrb	r2, [r4, #20]
    18ae:	2a00      	cmp	r2, #0
    18b0:	d002      	beq.n	18b8 <spi_init+0x258>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    18b2:	2280      	movs	r2, #128	; 0x80
    18b4:	0192      	lsls	r2, r2, #6
    18b6:	4311      	orrs	r1, r2
	spi_module->CTRLA.reg |= ctrla;
    18b8:	6832      	ldr	r2, [r6, #0]
    18ba:	4313      	orrs	r3, r2
    18bc:	6033      	str	r3, [r6, #0]
	spi_module->CTRLB.reg |= ctrlb;
    18be:	6873      	ldr	r3, [r6, #4]
    18c0:	430b      	orrs	r3, r1
    18c2:	6073      	str	r3, [r6, #4]
	return STATUS_OK;
    18c4:	2000      	movs	r0, #0
    18c6:	e6dd      	b.n	1684 <spi_init+0x24>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    18c8:	464b      	mov	r3, r9
    18ca:	6818      	ldr	r0, [r3, #0]
    18cc:	4b0e      	ldr	r3, [pc, #56]	; (1908 <spi_init+0x2a8>)
    18ce:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    18d0:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    18d2:	b2c0      	uxtb	r0, r0
    18d4:	4b0a      	ldr	r3, [pc, #40]	; (1900 <spi_init+0x2a0>)
    18d6:	4798      	blx	r3
    18d8:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
    18da:	ab02      	add	r3, sp, #8
    18dc:	1d9a      	adds	r2, r3, #6
    18de:	69a0      	ldr	r0, [r4, #24]
    18e0:	4b08      	ldr	r3, [pc, #32]	; (1904 <spi_init+0x2a4>)
    18e2:	4798      	blx	r3
    18e4:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    18e6:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    18e8:	2b00      	cmp	r3, #0
    18ea:	d000      	beq.n	18ee <spi_init+0x28e>
    18ec:	e6ca      	b.n	1684 <spi_init+0x24>
		spi_module->BAUD.reg = (uint8_t)baud;
    18ee:	ab02      	add	r3, sp, #8
    18f0:	3306      	adds	r3, #6
    18f2:	781b      	ldrb	r3, [r3, #0]
    18f4:	7333      	strb	r3, [r6, #12]
    18f6:	e7be      	b.n	1876 <spi_init+0x216>
    18f8:	000013e1 	.word	0x000013e1
    18fc:	41004400 	.word	0x41004400
    1900:	000027dd 	.word	0x000027dd
    1904:	0000119d 	.word	0x0000119d
    1908:	00001559 	.word	0x00001559
    190c:	40000400 	.word	0x40000400
    1910:	000027c1 	.word	0x000027c1
    1914:	00002735 	.word	0x00002735
    1918:	00001395 	.word	0x00001395
    191c:	000028b9 	.word	0x000028b9
    1920:	41002000 	.word	0x41002000

00001924 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    1924:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    1926:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    1928:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
    192a:	2c01      	cmp	r4, #1
    192c:	d001      	beq.n	1932 <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
    192e:	0018      	movs	r0, r3
    1930:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
    1932:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
    1934:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
    1936:	2c00      	cmp	r4, #0
    1938:	d1f9      	bne.n	192e <spi_select_slave+0xa>
		if (select) {
    193a:	2a00      	cmp	r2, #0
    193c:	d058      	beq.n	19f0 <spi_select_slave+0xcc>
			if (slave->address_enabled) {
    193e:	784b      	ldrb	r3, [r1, #1]
    1940:	2b00      	cmp	r3, #0
    1942:	d044      	beq.n	19ce <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1944:	6803      	ldr	r3, [r0, #0]
    1946:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
    1948:	07db      	lsls	r3, r3, #31
    194a:	d410      	bmi.n	196e <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
    194c:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    194e:	09d1      	lsrs	r1, r2, #7
		return NULL;
    1950:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1952:	2900      	cmp	r1, #0
    1954:	d104      	bne.n	1960 <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
    1956:	0953      	lsrs	r3, r2, #5
    1958:	01db      	lsls	r3, r3, #7
    195a:	492e      	ldr	r1, [pc, #184]	; (1a14 <spi_select_slave+0xf0>)
    195c:	468c      	mov	ip, r1
    195e:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1960:	211f      	movs	r1, #31
    1962:	4011      	ands	r1, r2
    1964:	2201      	movs	r2, #1
    1966:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    1968:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
    196a:	2305      	movs	r3, #5
    196c:	e7df      	b.n	192e <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    196e:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    1970:	09d4      	lsrs	r4, r2, #7
		return NULL;
    1972:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1974:	2c00      	cmp	r4, #0
    1976:	d104      	bne.n	1982 <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    1978:	0953      	lsrs	r3, r2, #5
    197a:	01db      	lsls	r3, r3, #7
    197c:	4c25      	ldr	r4, [pc, #148]	; (1a14 <spi_select_slave+0xf0>)
    197e:	46a4      	mov	ip, r4
    1980:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1982:	241f      	movs	r4, #31
    1984:	4014      	ands	r4, r2
    1986:	2201      	movs	r2, #1
    1988:	40a2      	lsls	r2, r4
	} else {
		port_base->OUTCLR.reg = pin_mask;
    198a:	615a      	str	r2, [r3, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    198c:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    198e:	7e1a      	ldrb	r2, [r3, #24]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    1990:	07d2      	lsls	r2, r2, #31
    1992:	d501      	bpl.n	1998 <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    1994:	788a      	ldrb	r2, [r1, #2]
    1996:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
    1998:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
    199a:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
    199c:	2a00      	cmp	r2, #0
    199e:	d1c6      	bne.n	192e <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
    19a0:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
    19a2:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    19a4:	7e13      	ldrb	r3, [r2, #24]
    19a6:	420b      	tst	r3, r1
    19a8:	d0fc      	beq.n	19a4 <spi_select_slave+0x80>
    19aa:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
    19ac:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    19ae:	0749      	lsls	r1, r1, #29
    19b0:	d5bd      	bpl.n	192e <spi_select_slave+0xa>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    19b2:	8b53      	ldrh	r3, [r2, #26]
    19b4:	075b      	lsls	r3, r3, #29
    19b6:	d501      	bpl.n	19bc <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    19b8:	2304      	movs	r3, #4
    19ba:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    19bc:	7983      	ldrb	r3, [r0, #6]
    19be:	2b01      	cmp	r3, #1
    19c0:	d002      	beq.n	19c8 <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    19c2:	6a93      	ldr	r3, [r2, #40]	; 0x28
    19c4:	2300      	movs	r3, #0
    19c6:	e7b2      	b.n	192e <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    19c8:	6a93      	ldr	r3, [r2, #40]	; 0x28
    19ca:	2300      	movs	r3, #0
    19cc:	e7af      	b.n	192e <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    19ce:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    19d0:	09d1      	lsrs	r1, r2, #7
		return NULL;
    19d2:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    19d4:	2900      	cmp	r1, #0
    19d6:	d104      	bne.n	19e2 <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
    19d8:	0953      	lsrs	r3, r2, #5
    19da:	01db      	lsls	r3, r3, #7
    19dc:	490d      	ldr	r1, [pc, #52]	; (1a14 <spi_select_slave+0xf0>)
    19de:	468c      	mov	ip, r1
    19e0:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    19e2:	211f      	movs	r1, #31
    19e4:	4011      	ands	r1, r2
    19e6:	2201      	movs	r2, #1
    19e8:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    19ea:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
    19ec:	2300      	movs	r3, #0
    19ee:	e79e      	b.n	192e <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
    19f0:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    19f2:	09d1      	lsrs	r1, r2, #7
		return NULL;
    19f4:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    19f6:	2900      	cmp	r1, #0
    19f8:	d104      	bne.n	1a04 <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
    19fa:	0953      	lsrs	r3, r2, #5
    19fc:	01db      	lsls	r3, r3, #7
    19fe:	4905      	ldr	r1, [pc, #20]	; (1a14 <spi_select_slave+0xf0>)
    1a00:	468c      	mov	ip, r1
    1a02:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1a04:	211f      	movs	r1, #31
    1a06:	4011      	ands	r1, r2
    1a08:	2201      	movs	r2, #1
    1a0a:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    1a0c:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
    1a0e:	2300      	movs	r3, #0
    1a10:	e78d      	b.n	192e <spi_select_slave+0xa>
    1a12:	46c0      	nop			; (mov r8, r8)
    1a14:	41004400 	.word	0x41004400

00001a18 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    1a18:	b5f0      	push	{r4, r5, r6, r7, lr}
    1a1a:	46de      	mov	lr, fp
    1a1c:	4657      	mov	r7, sl
    1a1e:	464e      	mov	r6, r9
    1a20:	4645      	mov	r5, r8
    1a22:	b5e0      	push	{r5, r6, r7, lr}
    1a24:	b091      	sub	sp, #68	; 0x44
    1a26:	0005      	movs	r5, r0
    1a28:	000c      	movs	r4, r1
    1a2a:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    1a2c:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1a2e:	0008      	movs	r0, r1
    1a30:	4bbb      	ldr	r3, [pc, #748]	; (1d20 <usart_init+0x308>)
    1a32:	4798      	blx	r3
    1a34:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    1a36:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    1a38:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    1a3a:	07db      	lsls	r3, r3, #31
    1a3c:	d506      	bpl.n	1a4c <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    1a3e:	b011      	add	sp, #68	; 0x44
    1a40:	bc3c      	pop	{r2, r3, r4, r5}
    1a42:	4690      	mov	r8, r2
    1a44:	4699      	mov	r9, r3
    1a46:	46a2      	mov	sl, r4
    1a48:	46ab      	mov	fp, r5
    1a4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    1a4c:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
    1a4e:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    1a50:	079b      	lsls	r3, r3, #30
    1a52:	d4f4      	bmi.n	1a3e <usart_init+0x26>
    1a54:	49b3      	ldr	r1, [pc, #716]	; (1d24 <usart_init+0x30c>)
    1a56:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    1a58:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    1a5a:	2301      	movs	r3, #1
    1a5c:	40bb      	lsls	r3, r7
    1a5e:	4303      	orrs	r3, r0
    1a60:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    1a62:	a90f      	add	r1, sp, #60	; 0x3c
    1a64:	272d      	movs	r7, #45	; 0x2d
    1a66:	5df3      	ldrb	r3, [r6, r7]
    1a68:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1a6a:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1a6c:	b2d3      	uxtb	r3, r2
    1a6e:	9302      	str	r3, [sp, #8]
    1a70:	0018      	movs	r0, r3
    1a72:	4bad      	ldr	r3, [pc, #692]	; (1d28 <usart_init+0x310>)
    1a74:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1a76:	9802      	ldr	r0, [sp, #8]
    1a78:	4bac      	ldr	r3, [pc, #688]	; (1d2c <usart_init+0x314>)
    1a7a:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    1a7c:	5df0      	ldrb	r0, [r6, r7]
    1a7e:	2100      	movs	r1, #0
    1a80:	4bab      	ldr	r3, [pc, #684]	; (1d30 <usart_init+0x318>)
    1a82:	4798      	blx	r3
	module->character_size = config->character_size;
    1a84:	7af3      	ldrb	r3, [r6, #11]
    1a86:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    1a88:	2324      	movs	r3, #36	; 0x24
    1a8a:	5cf3      	ldrb	r3, [r6, r3]
    1a8c:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    1a8e:	2325      	movs	r3, #37	; 0x25
    1a90:	5cf3      	ldrb	r3, [r6, r3]
    1a92:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    1a94:	7ef3      	ldrb	r3, [r6, #27]
    1a96:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    1a98:	7f33      	ldrb	r3, [r6, #28]
    1a9a:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1a9c:	682b      	ldr	r3, [r5, #0]
    1a9e:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1aa0:	0018      	movs	r0, r3
    1aa2:	4b9f      	ldr	r3, [pc, #636]	; (1d20 <usart_init+0x308>)
    1aa4:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1aa6:	3014      	adds	r0, #20
	uint16_t baud  = 0;
    1aa8:	2200      	movs	r2, #0
    1aaa:	230e      	movs	r3, #14
    1aac:	a906      	add	r1, sp, #24
    1aae:	468c      	mov	ip, r1
    1ab0:	4463      	add	r3, ip
    1ab2:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    1ab4:	8a32      	ldrh	r2, [r6, #16]
    1ab6:	9202      	str	r2, [sp, #8]
    1ab8:	2380      	movs	r3, #128	; 0x80
    1aba:	01db      	lsls	r3, r3, #7
    1abc:	429a      	cmp	r2, r3
    1abe:	d100      	bne.n	1ac2 <usart_init+0xaa>
    1ac0:	e09c      	b.n	1bfc <usart_init+0x1e4>
    1ac2:	d90f      	bls.n	1ae4 <usart_init+0xcc>
    1ac4:	23c0      	movs	r3, #192	; 0xc0
    1ac6:	01db      	lsls	r3, r3, #7
    1ac8:	9a02      	ldr	r2, [sp, #8]
    1aca:	429a      	cmp	r2, r3
    1acc:	d100      	bne.n	1ad0 <usart_init+0xb8>
    1ace:	e090      	b.n	1bf2 <usart_init+0x1da>
    1ad0:	2380      	movs	r3, #128	; 0x80
    1ad2:	021b      	lsls	r3, r3, #8
    1ad4:	429a      	cmp	r2, r3
    1ad6:	d000      	beq.n	1ada <usart_init+0xc2>
    1ad8:	e11d      	b.n	1d16 <usart_init+0x2fe>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    1ada:	2303      	movs	r3, #3
    1adc:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1ade:	2300      	movs	r3, #0
    1ae0:	9307      	str	r3, [sp, #28]
    1ae2:	e008      	b.n	1af6 <usart_init+0xde>
	switch (config->sample_rate) {
    1ae4:	2380      	movs	r3, #128	; 0x80
    1ae6:	019b      	lsls	r3, r3, #6
    1ae8:	429a      	cmp	r2, r3
    1aea:	d000      	beq.n	1aee <usart_init+0xd6>
    1aec:	e113      	b.n	1d16 <usart_init+0x2fe>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1aee:	2310      	movs	r3, #16
    1af0:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1af2:	3b0f      	subs	r3, #15
    1af4:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    1af6:	6833      	ldr	r3, [r6, #0]
    1af8:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    1afa:	68f3      	ldr	r3, [r6, #12]
    1afc:	469b      	mov	fp, r3
		config->sample_adjustment |
    1afe:	6973      	ldr	r3, [r6, #20]
    1b00:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1b02:	7e33      	ldrb	r3, [r6, #24]
    1b04:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1b06:	2326      	movs	r3, #38	; 0x26
    1b08:	5cf3      	ldrb	r3, [r6, r3]
    1b0a:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    1b0c:	6873      	ldr	r3, [r6, #4]
    1b0e:	4699      	mov	r9, r3
	switch (transfer_mode)
    1b10:	2b00      	cmp	r3, #0
    1b12:	d100      	bne.n	1b16 <usart_init+0xfe>
    1b14:	e09e      	b.n	1c54 <usart_init+0x23c>
    1b16:	2380      	movs	r3, #128	; 0x80
    1b18:	055b      	lsls	r3, r3, #21
    1b1a:	4599      	cmp	r9, r3
    1b1c:	d100      	bne.n	1b20 <usart_init+0x108>
    1b1e:	e082      	b.n	1c26 <usart_init+0x20e>
	if(config->encoding_format_enable) {
    1b20:	7e73      	ldrb	r3, [r6, #25]
    1b22:	2b00      	cmp	r3, #0
    1b24:	d002      	beq.n	1b2c <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    1b26:	7eb3      	ldrb	r3, [r6, #26]
    1b28:	4642      	mov	r2, r8
    1b2a:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1b2c:	682a      	ldr	r2, [r5, #0]
    1b2e:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1b30:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1b32:	2b00      	cmp	r3, #0
    1b34:	d1fc      	bne.n	1b30 <usart_init+0x118>
	usart_hw->BAUD.reg = baud;
    1b36:	330e      	adds	r3, #14
    1b38:	aa06      	add	r2, sp, #24
    1b3a:	4694      	mov	ip, r2
    1b3c:	4463      	add	r3, ip
    1b3e:	881b      	ldrh	r3, [r3, #0]
    1b40:	4642      	mov	r2, r8
    1b42:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    1b44:	9b05      	ldr	r3, [sp, #20]
    1b46:	465a      	mov	r2, fp
    1b48:	4313      	orrs	r3, r2
    1b4a:	9a03      	ldr	r2, [sp, #12]
    1b4c:	4313      	orrs	r3, r2
    1b4e:	464a      	mov	r2, r9
    1b50:	4313      	orrs	r3, r2
    1b52:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1b54:	9b04      	ldr	r3, [sp, #16]
    1b56:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    1b58:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1b5a:	4653      	mov	r3, sl
    1b5c:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    1b5e:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    1b60:	2327      	movs	r3, #39	; 0x27
    1b62:	5cf3      	ldrb	r3, [r6, r3]
    1b64:	2b00      	cmp	r3, #0
    1b66:	d101      	bne.n	1b6c <usart_init+0x154>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    1b68:	3304      	adds	r3, #4
    1b6a:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    1b6c:	7e73      	ldrb	r3, [r6, #25]
    1b6e:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    1b70:	7f32      	ldrb	r2, [r6, #28]
    1b72:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    1b74:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    1b76:	7f72      	ldrb	r2, [r6, #29]
    1b78:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    1b7a:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    1b7c:	2224      	movs	r2, #36	; 0x24
    1b7e:	5cb2      	ldrb	r2, [r6, r2]
    1b80:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    1b82:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    1b84:	2225      	movs	r2, #37	; 0x25
    1b86:	5cb2      	ldrb	r2, [r6, r2]
    1b88:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    1b8a:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    1b8c:	7af1      	ldrb	r1, [r6, #11]
    1b8e:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    1b90:	8933      	ldrh	r3, [r6, #8]
    1b92:	2bff      	cmp	r3, #255	; 0xff
    1b94:	d100      	bne.n	1b98 <usart_init+0x180>
    1b96:	e081      	b.n	1c9c <usart_init+0x284>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    1b98:	2280      	movs	r2, #128	; 0x80
    1b9a:	0452      	lsls	r2, r2, #17
    1b9c:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    1b9e:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    1ba0:	232c      	movs	r3, #44	; 0x2c
    1ba2:	5cf3      	ldrb	r3, [r6, r3]
    1ba4:	2b00      	cmp	r3, #0
    1ba6:	d103      	bne.n	1bb0 <usart_init+0x198>
    1ba8:	4b62      	ldr	r3, [pc, #392]	; (1d34 <usart_init+0x31c>)
    1baa:	789b      	ldrb	r3, [r3, #2]
    1bac:	079b      	lsls	r3, r3, #30
    1bae:	d501      	bpl.n	1bb4 <usart_init+0x19c>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    1bb0:	2380      	movs	r3, #128	; 0x80
    1bb2:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    1bb4:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1bb6:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1bb8:	2b00      	cmp	r3, #0
    1bba:	d1fc      	bne.n	1bb6 <usart_init+0x19e>
	usart_hw->CTRLB.reg = ctrlb;
    1bbc:	4643      	mov	r3, r8
    1bbe:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1bc0:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1bc2:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1bc4:	2b00      	cmp	r3, #0
    1bc6:	d1fc      	bne.n	1bc2 <usart_init+0x1aa>
	usart_hw->CTRLA.reg = ctrla;
    1bc8:	4643      	mov	r3, r8
    1bca:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1bcc:	ab0e      	add	r3, sp, #56	; 0x38
    1bce:	2280      	movs	r2, #128	; 0x80
    1bd0:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1bd2:	2200      	movs	r2, #0
    1bd4:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    1bd6:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1bd8:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    1bda:	6b33      	ldr	r3, [r6, #48]	; 0x30
    1bdc:	930a      	str	r3, [sp, #40]	; 0x28
    1bde:	6b73      	ldr	r3, [r6, #52]	; 0x34
    1be0:	930b      	str	r3, [sp, #44]	; 0x2c
    1be2:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    1be4:	930c      	str	r3, [sp, #48]	; 0x30
    1be6:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    1be8:	9302      	str	r3, [sp, #8]
    1bea:	930d      	str	r3, [sp, #52]	; 0x34
    1bec:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1bee:	ae0a      	add	r6, sp, #40	; 0x28
    1bf0:	e063      	b.n	1cba <usart_init+0x2a2>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1bf2:	2308      	movs	r3, #8
    1bf4:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1bf6:	3b07      	subs	r3, #7
    1bf8:	9307      	str	r3, [sp, #28]
    1bfa:	e77c      	b.n	1af6 <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
    1bfc:	6833      	ldr	r3, [r6, #0]
    1bfe:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    1c00:	68f3      	ldr	r3, [r6, #12]
    1c02:	469b      	mov	fp, r3
		config->sample_adjustment |
    1c04:	6973      	ldr	r3, [r6, #20]
    1c06:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1c08:	7e33      	ldrb	r3, [r6, #24]
    1c0a:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1c0c:	2326      	movs	r3, #38	; 0x26
    1c0e:	5cf3      	ldrb	r3, [r6, r3]
    1c10:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    1c12:	6873      	ldr	r3, [r6, #4]
    1c14:	4699      	mov	r9, r3
	switch (transfer_mode)
    1c16:	2b00      	cmp	r3, #0
    1c18:	d018      	beq.n	1c4c <usart_init+0x234>
    1c1a:	2380      	movs	r3, #128	; 0x80
    1c1c:	055b      	lsls	r3, r3, #21
    1c1e:	4599      	cmp	r9, r3
    1c20:	d001      	beq.n	1c26 <usart_init+0x20e>
	enum status_code status_code = STATUS_OK;
    1c22:	2000      	movs	r0, #0
    1c24:	e025      	b.n	1c72 <usart_init+0x25a>
			if (!config->use_external_clock) {
    1c26:	2327      	movs	r3, #39	; 0x27
    1c28:	5cf3      	ldrb	r3, [r6, r3]
    1c2a:	2b00      	cmp	r3, #0
    1c2c:	d000      	beq.n	1c30 <usart_init+0x218>
    1c2e:	e777      	b.n	1b20 <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    1c30:	6a33      	ldr	r3, [r6, #32]
    1c32:	001f      	movs	r7, r3
    1c34:	b2c0      	uxtb	r0, r0
    1c36:	4b40      	ldr	r3, [pc, #256]	; (1d38 <usart_init+0x320>)
    1c38:	4798      	blx	r3
    1c3a:	0001      	movs	r1, r0
    1c3c:	220e      	movs	r2, #14
    1c3e:	ab06      	add	r3, sp, #24
    1c40:	469c      	mov	ip, r3
    1c42:	4462      	add	r2, ip
    1c44:	0038      	movs	r0, r7
    1c46:	4b3d      	ldr	r3, [pc, #244]	; (1d3c <usart_init+0x324>)
    1c48:	4798      	blx	r3
    1c4a:	e012      	b.n	1c72 <usart_init+0x25a>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1c4c:	2308      	movs	r3, #8
    1c4e:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1c50:	2300      	movs	r3, #0
    1c52:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    1c54:	2327      	movs	r3, #39	; 0x27
    1c56:	5cf3      	ldrb	r3, [r6, r3]
    1c58:	2b00      	cmp	r3, #0
    1c5a:	d00e      	beq.n	1c7a <usart_init+0x262>
				status_code =
    1c5c:	9b06      	ldr	r3, [sp, #24]
    1c5e:	9300      	str	r3, [sp, #0]
    1c60:	9b07      	ldr	r3, [sp, #28]
    1c62:	220e      	movs	r2, #14
    1c64:	a906      	add	r1, sp, #24
    1c66:	468c      	mov	ip, r1
    1c68:	4462      	add	r2, ip
    1c6a:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    1c6c:	6a30      	ldr	r0, [r6, #32]
    1c6e:	4f34      	ldr	r7, [pc, #208]	; (1d40 <usart_init+0x328>)
    1c70:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    1c72:	2800      	cmp	r0, #0
    1c74:	d000      	beq.n	1c78 <usart_init+0x260>
    1c76:	e6e2      	b.n	1a3e <usart_init+0x26>
    1c78:	e752      	b.n	1b20 <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
    1c7a:	6a33      	ldr	r3, [r6, #32]
    1c7c:	001f      	movs	r7, r3
    1c7e:	b2c0      	uxtb	r0, r0
    1c80:	4b2d      	ldr	r3, [pc, #180]	; (1d38 <usart_init+0x320>)
    1c82:	4798      	blx	r3
    1c84:	0001      	movs	r1, r0
				status_code =
    1c86:	9b06      	ldr	r3, [sp, #24]
    1c88:	9300      	str	r3, [sp, #0]
    1c8a:	9b07      	ldr	r3, [sp, #28]
    1c8c:	220e      	movs	r2, #14
    1c8e:	a806      	add	r0, sp, #24
    1c90:	4684      	mov	ip, r0
    1c92:	4462      	add	r2, ip
    1c94:	0038      	movs	r0, r7
    1c96:	4f2a      	ldr	r7, [pc, #168]	; (1d40 <usart_init+0x328>)
    1c98:	47b8      	blx	r7
    1c9a:	e7ea      	b.n	1c72 <usart_init+0x25a>
		if(config->lin_slave_enable) {
    1c9c:	7ef3      	ldrb	r3, [r6, #27]
    1c9e:	2b00      	cmp	r3, #0
    1ca0:	d100      	bne.n	1ca4 <usart_init+0x28c>
    1ca2:	e77d      	b.n	1ba0 <usart_init+0x188>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    1ca4:	2380      	movs	r3, #128	; 0x80
    1ca6:	04db      	lsls	r3, r3, #19
    1ca8:	431f      	orrs	r7, r3
    1caa:	e779      	b.n	1ba0 <usart_init+0x188>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1cac:	0020      	movs	r0, r4
    1cae:	4b25      	ldr	r3, [pc, #148]	; (1d44 <usart_init+0x32c>)
    1cb0:	4798      	blx	r3
    1cb2:	e007      	b.n	1cc4 <usart_init+0x2ac>
    1cb4:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    1cb6:	2f04      	cmp	r7, #4
    1cb8:	d00d      	beq.n	1cd6 <usart_init+0x2be>
    1cba:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1cbc:	00bb      	lsls	r3, r7, #2
    1cbe:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    1cc0:	2800      	cmp	r0, #0
    1cc2:	d0f3      	beq.n	1cac <usart_init+0x294>
		if (current_pinmux != PINMUX_UNUSED) {
    1cc4:	1c43      	adds	r3, r0, #1
    1cc6:	d0f5      	beq.n	1cb4 <usart_init+0x29c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1cc8:	a90e      	add	r1, sp, #56	; 0x38
    1cca:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1ccc:	0c00      	lsrs	r0, r0, #16
    1cce:	b2c0      	uxtb	r0, r0
    1cd0:	4b1d      	ldr	r3, [pc, #116]	; (1d48 <usart_init+0x330>)
    1cd2:	4798      	blx	r3
    1cd4:	e7ee      	b.n	1cb4 <usart_init+0x29c>
		module->callback[i]            = NULL;
    1cd6:	2300      	movs	r3, #0
    1cd8:	60eb      	str	r3, [r5, #12]
    1cda:	612b      	str	r3, [r5, #16]
    1cdc:	616b      	str	r3, [r5, #20]
    1cde:	61ab      	str	r3, [r5, #24]
    1ce0:	61eb      	str	r3, [r5, #28]
    1ce2:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    1ce4:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    1ce6:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    1ce8:	2200      	movs	r2, #0
    1cea:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    1cec:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    1cee:	3330      	adds	r3, #48	; 0x30
    1cf0:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    1cf2:	3301      	adds	r3, #1
    1cf4:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    1cf6:	3301      	adds	r3, #1
    1cf8:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    1cfa:	3301      	adds	r3, #1
    1cfc:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    1cfe:	6828      	ldr	r0, [r5, #0]
    1d00:	4b07      	ldr	r3, [pc, #28]	; (1d20 <usart_init+0x308>)
    1d02:	4798      	blx	r3
    1d04:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    1d06:	4911      	ldr	r1, [pc, #68]	; (1d4c <usart_init+0x334>)
    1d08:	4b11      	ldr	r3, [pc, #68]	; (1d50 <usart_init+0x338>)
    1d0a:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1d0c:	00a4      	lsls	r4, r4, #2
    1d0e:	4b11      	ldr	r3, [pc, #68]	; (1d54 <usart_init+0x33c>)
    1d10:	50e5      	str	r5, [r4, r3]
	return status_code;
    1d12:	2000      	movs	r0, #0
    1d14:	e693      	b.n	1a3e <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1d16:	2310      	movs	r3, #16
    1d18:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1d1a:	2300      	movs	r3, #0
    1d1c:	9307      	str	r3, [sp, #28]
    1d1e:	e6ea      	b.n	1af6 <usart_init+0xde>
    1d20:	00001559 	.word	0x00001559
    1d24:	40000400 	.word	0x40000400
    1d28:	000027c1 	.word	0x000027c1
    1d2c:	00002735 	.word	0x00002735
    1d30:	00001395 	.word	0x00001395
    1d34:	41002000 	.word	0x41002000
    1d38:	000027dd 	.word	0x000027dd
    1d3c:	0000119d 	.word	0x0000119d
    1d40:	000011c5 	.word	0x000011c5
    1d44:	000013e1 	.word	0x000013e1
    1d48:	000028b9 	.word	0x000028b9
    1d4c:	00001ed9 	.word	0x00001ed9
    1d50:	00001595 	.word	0x00001595
    1d54:	20002280 	.word	0x20002280

00001d58 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1d58:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    1d5a:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    1d5c:	2a00      	cmp	r2, #0
    1d5e:	d101      	bne.n	1d64 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    1d60:	0018      	movs	r0, r3
    1d62:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    1d64:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    1d66:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1d68:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    1d6a:	2a00      	cmp	r2, #0
    1d6c:	d1f8      	bne.n	1d60 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1d6e:	6803      	ldr	r3, [r0, #0]
	return (usart_hw->SYNCBUSY.reg);
    1d70:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    1d72:	2a00      	cmp	r2, #0
    1d74:	d1fc      	bne.n	1d70 <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
    1d76:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    1d78:	2102      	movs	r1, #2
    1d7a:	7e1a      	ldrb	r2, [r3, #24]
    1d7c:	420a      	tst	r2, r1
    1d7e:	d0fc      	beq.n	1d7a <usart_write_wait+0x22>
	return STATUS_OK;
    1d80:	2300      	movs	r3, #0
    1d82:	e7ed      	b.n	1d60 <usart_write_wait+0x8>

00001d84 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1d84:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    1d86:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    1d88:	2a00      	cmp	r2, #0
    1d8a:	d101      	bne.n	1d90 <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    1d8c:	0018      	movs	r0, r3
    1d8e:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    1d90:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    1d92:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1d94:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    1d96:	2a00      	cmp	r2, #0
    1d98:	d1f8      	bne.n	1d8c <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1d9a:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    1d9c:	7e10      	ldrb	r0, [r2, #24]
    1d9e:	0740      	lsls	r0, r0, #29
    1da0:	d5f4      	bpl.n	1d8c <usart_read_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
    1da2:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1da4:	2b00      	cmp	r3, #0
    1da6:	d1fc      	bne.n	1da2 <usart_read_wait+0x1e>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1da8:	8b53      	ldrh	r3, [r2, #26]
    1daa:	b2db      	uxtb	r3, r3
	if (error_code) {
    1dac:	0698      	lsls	r0, r3, #26
    1dae:	d01d      	beq.n	1dec <usart_read_wait+0x68>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    1db0:	0798      	lsls	r0, r3, #30
    1db2:	d503      	bpl.n	1dbc <usart_read_wait+0x38>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1db4:	2302      	movs	r3, #2
    1db6:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    1db8:	3318      	adds	r3, #24
    1dba:	e7e7      	b.n	1d8c <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1dbc:	0758      	lsls	r0, r3, #29
    1dbe:	d503      	bpl.n	1dc8 <usart_read_wait+0x44>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1dc0:	2304      	movs	r3, #4
    1dc2:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    1dc4:	331a      	adds	r3, #26
    1dc6:	e7e1      	b.n	1d8c <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1dc8:	07d8      	lsls	r0, r3, #31
    1dca:	d503      	bpl.n	1dd4 <usart_read_wait+0x50>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1dcc:	2301      	movs	r3, #1
    1dce:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    1dd0:	3312      	adds	r3, #18
    1dd2:	e7db      	b.n	1d8c <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    1dd4:	06d8      	lsls	r0, r3, #27
    1dd6:	d503      	bpl.n	1de0 <usart_read_wait+0x5c>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1dd8:	2310      	movs	r3, #16
    1dda:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    1ddc:	3332      	adds	r3, #50	; 0x32
    1dde:	e7d5      	b.n	1d8c <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    1de0:	069b      	lsls	r3, r3, #26
    1de2:	d503      	bpl.n	1dec <usart_read_wait+0x68>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1de4:	2320      	movs	r3, #32
    1de6:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    1de8:	3321      	adds	r3, #33	; 0x21
    1dea:	e7cf      	b.n	1d8c <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    1dec:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    1dee:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    1df0:	2300      	movs	r3, #0
    1df2:	e7cb      	b.n	1d8c <usart_read_wait+0x8>

00001df4 <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    1df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1df6:	0006      	movs	r6, r0
    1df8:	000c      	movs	r4, r1
    1dfa:	0015      	movs	r5, r2
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1dfc:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
    1dfe:	4b0a      	ldr	r3, [pc, #40]	; (1e28 <_usart_write_buffer+0x34>)
    1e00:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
    1e02:	8df3      	ldrh	r3, [r6, #46]	; 0x2e
    1e04:	b29b      	uxth	r3, r3
    1e06:	2b00      	cmp	r3, #0
    1e08:	d003      	beq.n	1e12 <_usart_write_buffer+0x1e>
	cpu_irq_leave_critical();
    1e0a:	4b08      	ldr	r3, [pc, #32]	; (1e2c <_usart_write_buffer+0x38>)
    1e0c:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    1e0e:	2005      	movs	r0, #5

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;

	return STATUS_OK;
}
    1e10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_tx_buffer_length = length;
    1e12:	85f5      	strh	r5, [r6, #46]	; 0x2e
    1e14:	4b05      	ldr	r3, [pc, #20]	; (1e2c <_usart_write_buffer+0x38>)
    1e16:	4798      	blx	r3
	module->tx_buffer_ptr              = tx_data;
    1e18:	62b4      	str	r4, [r6, #40]	; 0x28
	module->tx_status                  = STATUS_BUSY;
    1e1a:	2205      	movs	r2, #5
    1e1c:	2333      	movs	r3, #51	; 0x33
    1e1e:	54f2      	strb	r2, [r6, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
    1e20:	3b32      	subs	r3, #50	; 0x32
    1e22:	75bb      	strb	r3, [r7, #22]
	return STATUS_OK;
    1e24:	2000      	movs	r0, #0
    1e26:	e7f3      	b.n	1e10 <_usart_write_buffer+0x1c>
    1e28:	00000e65 	.word	0x00000e65
    1e2c:	00000ea5 	.word	0x00000ea5

00001e30 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    1e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1e32:	0004      	movs	r4, r0
    1e34:	000d      	movs	r5, r1
    1e36:	0016      	movs	r6, r2
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1e38:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
    1e3a:	4b0f      	ldr	r3, [pc, #60]	; (1e78 <_usart_read_buffer+0x48>)
    1e3c:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    1e3e:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    1e40:	b29b      	uxth	r3, r3
    1e42:	2b00      	cmp	r3, #0
    1e44:	d003      	beq.n	1e4e <_usart_read_buffer+0x1e>
	cpu_irq_leave_critical();
    1e46:	4b0d      	ldr	r3, [pc, #52]	; (1e7c <_usart_read_buffer+0x4c>)
    1e48:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    1e4a:	2005      	movs	r0, #5
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
}
    1e4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_rx_buffer_length = length;
    1e4e:	85a6      	strh	r6, [r4, #44]	; 0x2c
    1e50:	4b0a      	ldr	r3, [pc, #40]	; (1e7c <_usart_read_buffer+0x4c>)
    1e52:	4798      	blx	r3
	module->rx_buffer_ptr              = rx_data;
    1e54:	6265      	str	r5, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    1e56:	2205      	movs	r2, #5
    1e58:	2332      	movs	r3, #50	; 0x32
    1e5a:	54e2      	strb	r2, [r4, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    1e5c:	3b2e      	subs	r3, #46	; 0x2e
    1e5e:	75bb      	strb	r3, [r7, #22]
	if(module->lin_slave_enabled) {
    1e60:	7a23      	ldrb	r3, [r4, #8]
    1e62:	2b00      	cmp	r3, #0
    1e64:	d001      	beq.n	1e6a <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    1e66:	2320      	movs	r3, #32
    1e68:	75bb      	strb	r3, [r7, #22]
	if(module->start_frame_detection_enabled) {
    1e6a:	7a63      	ldrb	r3, [r4, #9]
	return STATUS_OK;
    1e6c:	2000      	movs	r0, #0
	if(module->start_frame_detection_enabled) {
    1e6e:	2b00      	cmp	r3, #0
    1e70:	d0ec      	beq.n	1e4c <_usart_read_buffer+0x1c>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    1e72:	2308      	movs	r3, #8
    1e74:	75bb      	strb	r3, [r7, #22]
    1e76:	e7e9      	b.n	1e4c <_usart_read_buffer+0x1c>
    1e78:	00000e65 	.word	0x00000e65
    1e7c:	00000ea5 	.word	0x00000ea5

00001e80 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1e80:	1c93      	adds	r3, r2, #2
    1e82:	009b      	lsls	r3, r3, #2
    1e84:	18c3      	adds	r3, r0, r3
    1e86:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    1e88:	2130      	movs	r1, #48	; 0x30
    1e8a:	2301      	movs	r3, #1
    1e8c:	4093      	lsls	r3, r2
    1e8e:	001a      	movs	r2, r3
    1e90:	5c43      	ldrb	r3, [r0, r1]
    1e92:	4313      	orrs	r3, r2
    1e94:	5443      	strb	r3, [r0, r1]
}
    1e96:	4770      	bx	lr

00001e98 <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    1e98:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1e9a:	2317      	movs	r3, #23
	if (length == 0) {
    1e9c:	2a00      	cmp	r2, #0
    1e9e:	d101      	bne.n	1ea4 <usart_write_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
}
    1ea0:	0018      	movs	r0, r3
    1ea2:	bd10      	pop	{r4, pc}
	if (!(module->transmitter_enabled)) {
    1ea4:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    1ea6:	3305      	adds	r3, #5
	if (!(module->transmitter_enabled)) {
    1ea8:	2c00      	cmp	r4, #0
    1eaa:	d0f9      	beq.n	1ea0 <usart_write_buffer_job+0x8>
	return _usart_write_buffer(module, tx_data, length);
    1eac:	4b01      	ldr	r3, [pc, #4]	; (1eb4 <usart_write_buffer_job+0x1c>)
    1eae:	4798      	blx	r3
    1eb0:	0003      	movs	r3, r0
    1eb2:	e7f5      	b.n	1ea0 <usart_write_buffer_job+0x8>
    1eb4:	00001df5 	.word	0x00001df5

00001eb8 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    1eb8:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1eba:	2317      	movs	r3, #23
	if (length == 0) {
    1ebc:	2a00      	cmp	r2, #0
    1ebe:	d101      	bne.n	1ec4 <usart_read_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
}
    1ec0:	0018      	movs	r0, r3
    1ec2:	bd10      	pop	{r4, pc}
	if (!(module->receiver_enabled)) {
    1ec4:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    1ec6:	3305      	adds	r3, #5
	if (!(module->receiver_enabled)) {
    1ec8:	2c00      	cmp	r4, #0
    1eca:	d0f9      	beq.n	1ec0 <usart_read_buffer_job+0x8>
	return _usart_read_buffer(module, rx_data, length);
    1ecc:	4b01      	ldr	r3, [pc, #4]	; (1ed4 <usart_read_buffer_job+0x1c>)
    1ece:	4798      	blx	r3
    1ed0:	0003      	movs	r3, r0
    1ed2:	e7f5      	b.n	1ec0 <usart_read_buffer_job+0x8>
    1ed4:	00001e31 	.word	0x00001e31

00001ed8 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    1ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    1eda:	0080      	lsls	r0, r0, #2
    1edc:	4b62      	ldr	r3, [pc, #392]	; (2068 <STACK_SIZE+0x68>)
    1ede:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    1ee0:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1ee2:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    1ee4:	2b00      	cmp	r3, #0
    1ee6:	d1fc      	bne.n	1ee2 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    1ee8:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    1eea:	7da6      	ldrb	r6, [r4, #22]
    1eec:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    1eee:	2330      	movs	r3, #48	; 0x30
    1ef0:	5ceb      	ldrb	r3, [r5, r3]
    1ef2:	2231      	movs	r2, #49	; 0x31
    1ef4:	5caf      	ldrb	r7, [r5, r2]
    1ef6:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    1ef8:	07f3      	lsls	r3, r6, #31
    1efa:	d522      	bpl.n	1f42 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    1efc:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1efe:	b29b      	uxth	r3, r3
    1f00:	2b00      	cmp	r3, #0
    1f02:	d01c      	beq.n	1f3e <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1f04:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    1f06:	7813      	ldrb	r3, [r2, #0]
    1f08:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    1f0a:	1c51      	adds	r1, r2, #1
    1f0c:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1f0e:	7969      	ldrb	r1, [r5, #5]
    1f10:	2901      	cmp	r1, #1
    1f12:	d00e      	beq.n	1f32 <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1f14:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    1f16:	05db      	lsls	r3, r3, #23
    1f18:	0ddb      	lsrs	r3, r3, #23
    1f1a:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    1f1c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1f1e:	3b01      	subs	r3, #1
    1f20:	b29b      	uxth	r3, r3
    1f22:	85eb      	strh	r3, [r5, #46]	; 0x2e
    1f24:	2b00      	cmp	r3, #0
    1f26:	d10c      	bne.n	1f42 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1f28:	3301      	adds	r3, #1
    1f2a:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    1f2c:	3301      	adds	r3, #1
    1f2e:	75a3      	strb	r3, [r4, #22]
    1f30:	e007      	b.n	1f42 <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    1f32:	7851      	ldrb	r1, [r2, #1]
    1f34:	0209      	lsls	r1, r1, #8
    1f36:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    1f38:	3202      	adds	r2, #2
    1f3a:	62aa      	str	r2, [r5, #40]	; 0x28
    1f3c:	e7eb      	b.n	1f16 <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1f3e:	2301      	movs	r3, #1
    1f40:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    1f42:	07b3      	lsls	r3, r6, #30
    1f44:	d506      	bpl.n	1f54 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    1f46:	2302      	movs	r3, #2
    1f48:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    1f4a:	2200      	movs	r2, #0
    1f4c:	3331      	adds	r3, #49	; 0x31
    1f4e:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    1f50:	07fb      	lsls	r3, r7, #31
    1f52:	d41a      	bmi.n	1f8a <_usart_interrupt_handler+0xb2>

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    1f54:	0773      	lsls	r3, r6, #29
    1f56:	d565      	bpl.n	2024 <STACK_SIZE+0x24>

		if (module->remaining_rx_buffer_length) {
    1f58:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1f5a:	b29b      	uxth	r3, r3
    1f5c:	2b00      	cmp	r3, #0
    1f5e:	d05f      	beq.n	2020 <STACK_SIZE+0x20>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1f60:	8b63      	ldrh	r3, [r4, #26]
    1f62:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    1f64:	071a      	lsls	r2, r3, #28
    1f66:	d414      	bmi.n	1f92 <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1f68:	223f      	movs	r2, #63	; 0x3f
    1f6a:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    1f6c:	2b00      	cmp	r3, #0
    1f6e:	d034      	beq.n	1fda <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    1f70:	079a      	lsls	r2, r3, #30
    1f72:	d511      	bpl.n	1f98 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    1f74:	221a      	movs	r2, #26
    1f76:	2332      	movs	r3, #50	; 0x32
    1f78:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1f7a:	3b30      	subs	r3, #48	; 0x30
    1f7c:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    1f7e:	077b      	lsls	r3, r7, #29
    1f80:	d550      	bpl.n	2024 <STACK_SIZE+0x24>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    1f82:	0028      	movs	r0, r5
    1f84:	696b      	ldr	r3, [r5, #20]
    1f86:	4798      	blx	r3
    1f88:	e04c      	b.n	2024 <STACK_SIZE+0x24>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    1f8a:	0028      	movs	r0, r5
    1f8c:	68eb      	ldr	r3, [r5, #12]
    1f8e:	4798      	blx	r3
    1f90:	e7e0      	b.n	1f54 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    1f92:	2237      	movs	r2, #55	; 0x37
    1f94:	4013      	ands	r3, r2
    1f96:	e7e9      	b.n	1f6c <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1f98:	075a      	lsls	r2, r3, #29
    1f9a:	d505      	bpl.n	1fa8 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    1f9c:	221e      	movs	r2, #30
    1f9e:	2332      	movs	r3, #50	; 0x32
    1fa0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1fa2:	3b2e      	subs	r3, #46	; 0x2e
    1fa4:	8363      	strh	r3, [r4, #26]
    1fa6:	e7ea      	b.n	1f7e <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1fa8:	07da      	lsls	r2, r3, #31
    1faa:	d505      	bpl.n	1fb8 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    1fac:	2213      	movs	r2, #19
    1fae:	2332      	movs	r3, #50	; 0x32
    1fb0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1fb2:	3b31      	subs	r3, #49	; 0x31
    1fb4:	8363      	strh	r3, [r4, #26]
    1fb6:	e7e2      	b.n	1f7e <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    1fb8:	06da      	lsls	r2, r3, #27
    1fba:	d505      	bpl.n	1fc8 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    1fbc:	2242      	movs	r2, #66	; 0x42
    1fbe:	2332      	movs	r3, #50	; 0x32
    1fc0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1fc2:	3b22      	subs	r3, #34	; 0x22
    1fc4:	8363      	strh	r3, [r4, #26]
    1fc6:	e7da      	b.n	1f7e <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    1fc8:	2220      	movs	r2, #32
    1fca:	421a      	tst	r2, r3
    1fcc:	d0d7      	beq.n	1f7e <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    1fce:	3221      	adds	r2, #33	; 0x21
    1fd0:	2332      	movs	r3, #50	; 0x32
    1fd2:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1fd4:	3b12      	subs	r3, #18
    1fd6:	8363      	strh	r3, [r4, #26]
    1fd8:	e7d1      	b.n	1f7e <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    1fda:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    1fdc:	05db      	lsls	r3, r3, #23
    1fde:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    1fe0:	b2da      	uxtb	r2, r3
    1fe2:	6a69      	ldr	r1, [r5, #36]	; 0x24
    1fe4:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    1fe6:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    1fe8:	1c51      	adds	r1, r2, #1
    1fea:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1fec:	7969      	ldrb	r1, [r5, #5]
    1fee:	2901      	cmp	r1, #1
    1ff0:	d010      	beq.n	2014 <STACK_SIZE+0x14>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    1ff2:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1ff4:	3b01      	subs	r3, #1
    1ff6:	b29b      	uxth	r3, r3
    1ff8:	85ab      	strh	r3, [r5, #44]	; 0x2c
    1ffa:	2b00      	cmp	r3, #0
    1ffc:	d112      	bne.n	2024 <STACK_SIZE+0x24>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1ffe:	3304      	adds	r3, #4
    2000:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    2002:	2200      	movs	r2, #0
    2004:	332e      	adds	r3, #46	; 0x2e
    2006:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    2008:	07bb      	lsls	r3, r7, #30
    200a:	d50b      	bpl.n	2024 <STACK_SIZE+0x24>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    200c:	0028      	movs	r0, r5
    200e:	692b      	ldr	r3, [r5, #16]
    2010:	4798      	blx	r3
    2012:	e007      	b.n	2024 <STACK_SIZE+0x24>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    2014:	0a1b      	lsrs	r3, r3, #8
    2016:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    2018:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    201a:	3301      	adds	r3, #1
    201c:	626b      	str	r3, [r5, #36]	; 0x24
    201e:	e7e8      	b.n	1ff2 <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    2020:	2304      	movs	r3, #4
    2022:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    2024:	06f3      	lsls	r3, r6, #27
    2026:	d504      	bpl.n	2032 <STACK_SIZE+0x32>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    2028:	2310      	movs	r3, #16
    202a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    202c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    202e:	06fb      	lsls	r3, r7, #27
    2030:	d40e      	bmi.n	2050 <STACK_SIZE+0x50>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    2032:	06b3      	lsls	r3, r6, #26
    2034:	d504      	bpl.n	2040 <STACK_SIZE+0x40>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    2036:	2320      	movs	r3, #32
    2038:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    203a:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    203c:	073b      	lsls	r3, r7, #28
    203e:	d40b      	bmi.n	2058 <STACK_SIZE+0x58>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    2040:	0733      	lsls	r3, r6, #28
    2042:	d504      	bpl.n	204e <STACK_SIZE+0x4e>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    2044:	2308      	movs	r3, #8
    2046:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    2048:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    204a:	06bb      	lsls	r3, r7, #26
    204c:	d408      	bmi.n	2060 <STACK_SIZE+0x60>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    204e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    2050:	0028      	movs	r0, r5
    2052:	69eb      	ldr	r3, [r5, #28]
    2054:	4798      	blx	r3
    2056:	e7ec      	b.n	2032 <STACK_SIZE+0x32>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    2058:	0028      	movs	r0, r5
    205a:	69ab      	ldr	r3, [r5, #24]
    205c:	4798      	blx	r3
    205e:	e7ef      	b.n	2040 <STACK_SIZE+0x40>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    2060:	6a2b      	ldr	r3, [r5, #32]
    2062:	0028      	movs	r0, r5
    2064:	4798      	blx	r3
}
    2066:	e7f2      	b.n	204e <STACK_SIZE+0x4e>
    2068:	20002280 	.word	0x20002280

0000206c <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    206c:	b510      	push	{r4, lr}
	switch (clock_source) {
    206e:	2808      	cmp	r0, #8
    2070:	d803      	bhi.n	207a <system_clock_source_get_hz+0xe>
    2072:	0080      	lsls	r0, r0, #2
    2074:	4b1b      	ldr	r3, [pc, #108]	; (20e4 <system_clock_source_get_hz+0x78>)
    2076:	581b      	ldr	r3, [r3, r0]
    2078:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    207a:	2000      	movs	r0, #0
    207c:	e030      	b.n	20e0 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc.frequency;
    207e:	4b1a      	ldr	r3, [pc, #104]	; (20e8 <system_clock_source_get_hz+0x7c>)
    2080:	6918      	ldr	r0, [r3, #16]
    2082:	e02d      	b.n	20e0 <system_clock_source_get_hz+0x74>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    2084:	4b19      	ldr	r3, [pc, #100]	; (20ec <system_clock_source_get_hz+0x80>)
    2086:	6a1b      	ldr	r3, [r3, #32]
    2088:	059b      	lsls	r3, r3, #22
    208a:	0f9b      	lsrs	r3, r3, #30
    208c:	4818      	ldr	r0, [pc, #96]	; (20f0 <system_clock_source_get_hz+0x84>)
    208e:	40d8      	lsrs	r0, r3
    2090:	e026      	b.n	20e0 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc32k.frequency;
    2092:	4b15      	ldr	r3, [pc, #84]	; (20e8 <system_clock_source_get_hz+0x7c>)
    2094:	6958      	ldr	r0, [r3, #20]
    2096:	e023      	b.n	20e0 <system_clock_source_get_hz+0x74>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2098:	4b13      	ldr	r3, [pc, #76]	; (20e8 <system_clock_source_get_hz+0x7c>)
    209a:	681b      	ldr	r3, [r3, #0]
			return 0;
    209c:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    209e:	079b      	lsls	r3, r3, #30
    20a0:	d51e      	bpl.n	20e0 <system_clock_source_get_hz+0x74>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    20a2:	4912      	ldr	r1, [pc, #72]	; (20ec <system_clock_source_get_hz+0x80>)
    20a4:	2210      	movs	r2, #16
    20a6:	68cb      	ldr	r3, [r1, #12]
    20a8:	421a      	tst	r2, r3
    20aa:	d0fc      	beq.n	20a6 <system_clock_source_get_hz+0x3a>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    20ac:	4b0e      	ldr	r3, [pc, #56]	; (20e8 <system_clock_source_get_hz+0x7c>)
    20ae:	681b      	ldr	r3, [r3, #0]
    20b0:	075b      	lsls	r3, r3, #29
    20b2:	d401      	bmi.n	20b8 <system_clock_source_get_hz+0x4c>
		return 48000000UL;
    20b4:	480f      	ldr	r0, [pc, #60]	; (20f4 <system_clock_source_get_hz+0x88>)
    20b6:	e013      	b.n	20e0 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    20b8:	2000      	movs	r0, #0
    20ba:	4b0f      	ldr	r3, [pc, #60]	; (20f8 <system_clock_source_get_hz+0x8c>)
    20bc:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    20be:	4b0a      	ldr	r3, [pc, #40]	; (20e8 <system_clock_source_get_hz+0x7c>)
    20c0:	689b      	ldr	r3, [r3, #8]
    20c2:	041b      	lsls	r3, r3, #16
    20c4:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    20c6:	4358      	muls	r0, r3
    20c8:	e00a      	b.n	20e0 <system_clock_source_get_hz+0x74>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    20ca:	2350      	movs	r3, #80	; 0x50
    20cc:	4a07      	ldr	r2, [pc, #28]	; (20ec <system_clock_source_get_hz+0x80>)
    20ce:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    20d0:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    20d2:	075b      	lsls	r3, r3, #29
    20d4:	d504      	bpl.n	20e0 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.dpll.frequency;
    20d6:	4b04      	ldr	r3, [pc, #16]	; (20e8 <system_clock_source_get_hz+0x7c>)
    20d8:	68d8      	ldr	r0, [r3, #12]
    20da:	e001      	b.n	20e0 <system_clock_source_get_hz+0x74>
		return 32768UL;
    20dc:	2080      	movs	r0, #128	; 0x80
    20de:	0200      	lsls	r0, r0, #8
	}
}
    20e0:	bd10      	pop	{r4, pc}
    20e2:	46c0      	nop			; (mov r8, r8)
    20e4:	0000ac4c 	.word	0x0000ac4c
    20e8:	20000264 	.word	0x20000264
    20ec:	40000800 	.word	0x40000800
    20f0:	007a1200 	.word	0x007a1200
    20f4:	02dc6c00 	.word	0x02dc6c00
    20f8:	000027dd 	.word	0x000027dd

000020fc <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    20fc:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    20fe:	490c      	ldr	r1, [pc, #48]	; (2130 <system_clock_source_osc8m_set_config+0x34>)
    2100:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    2102:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    2104:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    2106:	7840      	ldrb	r0, [r0, #1]
    2108:	2201      	movs	r2, #1
    210a:	4010      	ands	r0, r2
    210c:	0180      	lsls	r0, r0, #6
    210e:	2640      	movs	r6, #64	; 0x40
    2110:	43b3      	bics	r3, r6
    2112:	4303      	orrs	r3, r0
    2114:	402a      	ands	r2, r5
    2116:	01d2      	lsls	r2, r2, #7
    2118:	2080      	movs	r0, #128	; 0x80
    211a:	4383      	bics	r3, r0
    211c:	4313      	orrs	r3, r2
    211e:	2203      	movs	r2, #3
    2120:	4022      	ands	r2, r4
    2122:	0212      	lsls	r2, r2, #8
    2124:	4803      	ldr	r0, [pc, #12]	; (2134 <system_clock_source_osc8m_set_config+0x38>)
    2126:	4003      	ands	r3, r0
    2128:	4313      	orrs	r3, r2
    212a:	620b      	str	r3, [r1, #32]
}
    212c:	bd70      	pop	{r4, r5, r6, pc}
    212e:	46c0      	nop			; (mov r8, r8)
    2130:	40000800 	.word	0x40000800
    2134:	fffffcff 	.word	0xfffffcff

00002138 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    2138:	b5f0      	push	{r4, r5, r6, r7, lr}
    213a:	46ce      	mov	lr, r9
    213c:	4647      	mov	r7, r8
    213e:	b580      	push	{r7, lr}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    2140:	4b19      	ldr	r3, [pc, #100]	; (21a8 <system_clock_source_osc32k_set_config+0x70>)
    2142:	4699      	mov	r9, r3
    2144:	699b      	ldr	r3, [r3, #24]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    2146:	7841      	ldrb	r1, [r0, #1]
    2148:	468c      	mov	ip, r1
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    214a:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    214c:	7906      	ldrb	r6, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    214e:	78c7      	ldrb	r7, [r0, #3]
	temp.bit.WRTLOCK  = config->write_once;
    2150:	7944      	ldrb	r4, [r0, #5]

	SYSCTRL->OSC32K  = temp;
    2152:	7880      	ldrb	r0, [r0, #2]
    2154:	2101      	movs	r1, #1
    2156:	4008      	ands	r0, r1
    2158:	0080      	lsls	r0, r0, #2
    215a:	2204      	movs	r2, #4
    215c:	4393      	bics	r3, r2
    215e:	4303      	orrs	r3, r0
    2160:	4660      	mov	r0, ip
    2162:	4008      	ands	r0, r1
    2164:	00c0      	lsls	r0, r0, #3
    2166:	3204      	adds	r2, #4
    2168:	4393      	bics	r3, r2
    216a:	4303      	orrs	r3, r0
    216c:	0038      	movs	r0, r7
    216e:	4008      	ands	r0, r1
    2170:	0180      	lsls	r0, r0, #6
    2172:	2740      	movs	r7, #64	; 0x40
    2174:	43bb      	bics	r3, r7
    2176:	4303      	orrs	r3, r0
    2178:	0030      	movs	r0, r6
    217a:	4008      	ands	r0, r1
    217c:	01c0      	lsls	r0, r0, #7
    217e:	2680      	movs	r6, #128	; 0x80
    2180:	43b3      	bics	r3, r6
    2182:	4303      	orrs	r3, r0
    2184:	2007      	movs	r0, #7
    2186:	4005      	ands	r5, r0
    2188:	022d      	lsls	r5, r5, #8
    218a:	4808      	ldr	r0, [pc, #32]	; (21ac <system_clock_source_osc32k_set_config+0x74>)
    218c:	4003      	ands	r3, r0
    218e:	432b      	orrs	r3, r5
    2190:	4021      	ands	r1, r4
    2192:	0309      	lsls	r1, r1, #12
    2194:	4806      	ldr	r0, [pc, #24]	; (21b0 <system_clock_source_osc32k_set_config+0x78>)
    2196:	4003      	ands	r3, r0
    2198:	430b      	orrs	r3, r1
    219a:	464a      	mov	r2, r9
    219c:	6193      	str	r3, [r2, #24]
}
    219e:	bc0c      	pop	{r2, r3}
    21a0:	4690      	mov	r8, r2
    21a2:	4699      	mov	r9, r3
    21a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    21a6:	46c0      	nop			; (mov r8, r8)
    21a8:	40000800 	.word	0x40000800
    21ac:	fffff8ff 	.word	0xfffff8ff
    21b0:	ffffefff 	.word	0xffffefff

000021b4 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    21b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    21b6:	46de      	mov	lr, fp
    21b8:	4657      	mov	r7, sl
    21ba:	464e      	mov	r6, r9
    21bc:	4645      	mov	r5, r8
    21be:	b5e0      	push	{r5, r6, r7, lr}
    21c0:	0001      	movs	r1, r0
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    21c2:	4b26      	ldr	r3, [pc, #152]	; (225c <system_clock_source_xosc32k_set_config+0xa8>)
    21c4:	469b      	mov	fp, r3
    21c6:	8a9b      	ldrh	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
    21c8:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    21ca:	7800      	ldrb	r0, [r0, #0]
    21cc:	4242      	negs	r2, r0
    21ce:	4142      	adcs	r2, r0
    21d0:	4691      	mov	r9, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    21d2:	7888      	ldrb	r0, [r1, #2]
	temp.bit.EN1K = config->enable_1khz_output;
    21d4:	78ca      	ldrb	r2, [r1, #3]
    21d6:	4694      	mov	ip, r2
	temp.bit.EN32K = config->enable_32khz_output;
    21d8:	790a      	ldrb	r2, [r1, #4]
    21da:	4690      	mov	r8, r2

	temp.bit.ONDEMAND = config->on_demand;
    21dc:	7b4e      	ldrb	r6, [r1, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    21de:	7b0f      	ldrb	r7, [r1, #12]
	temp.bit.WRTLOCK  = config->write_once;
    21e0:	7b8c      	ldrb	r4, [r1, #14]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    21e2:	688a      	ldr	r2, [r1, #8]
    21e4:	491e      	ldr	r1, [pc, #120]	; (2260 <system_clock_source_xosc32k_set_config+0xac>)
    21e6:	614a      	str	r2, [r1, #20]

	SYSCTRL->XOSC32K = temp;
    21e8:	2101      	movs	r1, #1
    21ea:	464a      	mov	r2, r9
    21ec:	0092      	lsls	r2, r2, #2
    21ee:	4691      	mov	r9, r2
    21f0:	2204      	movs	r2, #4
    21f2:	4393      	bics	r3, r2
    21f4:	464a      	mov	r2, r9
    21f6:	4313      	orrs	r3, r2
    21f8:	4642      	mov	r2, r8
    21fa:	400a      	ands	r2, r1
    21fc:	00d2      	lsls	r2, r2, #3
    21fe:	4690      	mov	r8, r2
    2200:	2208      	movs	r2, #8
    2202:	4393      	bics	r3, r2
    2204:	4642      	mov	r2, r8
    2206:	4313      	orrs	r3, r2
    2208:	4662      	mov	r2, ip
    220a:	400a      	ands	r2, r1
    220c:	0112      	lsls	r2, r2, #4
    220e:	4694      	mov	ip, r2
    2210:	2210      	movs	r2, #16
    2212:	4393      	bics	r3, r2
    2214:	4662      	mov	r2, ip
    2216:	4313      	orrs	r3, r2
    2218:	4008      	ands	r0, r1
    221a:	0140      	lsls	r0, r0, #5
    221c:	2220      	movs	r2, #32
    221e:	4393      	bics	r3, r2
    2220:	4303      	orrs	r3, r0
    2222:	400f      	ands	r7, r1
    2224:	01bf      	lsls	r7, r7, #6
    2226:	2040      	movs	r0, #64	; 0x40
    2228:	4383      	bics	r3, r0
    222a:	433b      	orrs	r3, r7
    222c:	400e      	ands	r6, r1
    222e:	01f6      	lsls	r6, r6, #7
    2230:	3040      	adds	r0, #64	; 0x40
    2232:	4383      	bics	r3, r0
    2234:	4333      	orrs	r3, r6
    2236:	3879      	subs	r0, #121	; 0x79
    2238:	4005      	ands	r5, r0
    223a:	022d      	lsls	r5, r5, #8
    223c:	4809      	ldr	r0, [pc, #36]	; (2264 <system_clock_source_xosc32k_set_config+0xb0>)
    223e:	4003      	ands	r3, r0
    2240:	432b      	orrs	r3, r5
    2242:	4021      	ands	r1, r4
    2244:	0309      	lsls	r1, r1, #12
    2246:	4808      	ldr	r0, [pc, #32]	; (2268 <system_clock_source_xosc32k_set_config+0xb4>)
    2248:	4003      	ands	r3, r0
    224a:	430b      	orrs	r3, r1
    224c:	465a      	mov	r2, fp
    224e:	8293      	strh	r3, [r2, #20]
}
    2250:	bc3c      	pop	{r2, r3, r4, r5}
    2252:	4690      	mov	r8, r2
    2254:	4699      	mov	r9, r3
    2256:	46a2      	mov	sl, r4
    2258:	46ab      	mov	fp, r5
    225a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    225c:	40000800 	.word	0x40000800
    2260:	20000264 	.word	0x20000264
    2264:	fffff8ff 	.word	0xfffff8ff
    2268:	ffffefff 	.word	0xffffefff

0000226c <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    226c:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    226e:	7a03      	ldrb	r3, [r0, #8]
    2270:	069b      	lsls	r3, r3, #26
    2272:	0c1b      	lsrs	r3, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    2274:	8942      	ldrh	r2, [r0, #10]
    2276:	0592      	lsls	r2, r2, #22
    2278:	0d92      	lsrs	r2, r2, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    227a:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    227c:	4918      	ldr	r1, [pc, #96]	; (22e0 <system_clock_source_dfll_set_config+0x74>)
    227e:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    2280:	7983      	ldrb	r3, [r0, #6]
    2282:	79c2      	ldrb	r2, [r0, #7]
    2284:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    2286:	8842      	ldrh	r2, [r0, #2]
    2288:	8884      	ldrh	r4, [r0, #4]
    228a:	4322      	orrs	r2, r4
    228c:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    228e:	7842      	ldrb	r2, [r0, #1]
    2290:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    2292:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    2294:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    2296:	7803      	ldrb	r3, [r0, #0]
    2298:	2b04      	cmp	r3, #4
    229a:	d011      	beq.n	22c0 <system_clock_source_dfll_set_config+0x54>
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    229c:	2b20      	cmp	r3, #32
    229e:	d10e      	bne.n	22be <system_clock_source_dfll_set_config+0x52>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    22a0:	7b03      	ldrb	r3, [r0, #12]
    22a2:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    22a4:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    22a6:	4313      	orrs	r3, r2
    22a8:	89c2      	ldrh	r2, [r0, #14]
    22aa:	0412      	lsls	r2, r2, #16
    22ac:	490d      	ldr	r1, [pc, #52]	; (22e4 <system_clock_source_dfll_set_config+0x78>)
    22ae:	400a      	ands	r2, r1
    22b0:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    22b2:	4a0b      	ldr	r2, [pc, #44]	; (22e0 <system_clock_source_dfll_set_config+0x74>)
    22b4:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    22b6:	6811      	ldr	r1, [r2, #0]
    22b8:	4b0b      	ldr	r3, [pc, #44]	; (22e8 <system_clock_source_dfll_set_config+0x7c>)
    22ba:	430b      	orrs	r3, r1
    22bc:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    22be:	bd10      	pop	{r4, pc}
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    22c0:	7b03      	ldrb	r3, [r0, #12]
    22c2:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    22c4:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    22c6:	4313      	orrs	r3, r2
    22c8:	89c2      	ldrh	r2, [r0, #14]
    22ca:	0412      	lsls	r2, r2, #16
    22cc:	4905      	ldr	r1, [pc, #20]	; (22e4 <system_clock_source_dfll_set_config+0x78>)
    22ce:	400a      	ands	r2, r1
    22d0:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    22d2:	4a03      	ldr	r2, [pc, #12]	; (22e0 <system_clock_source_dfll_set_config+0x74>)
    22d4:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    22d6:	6813      	ldr	r3, [r2, #0]
    22d8:	2104      	movs	r1, #4
    22da:	430b      	orrs	r3, r1
    22dc:	6013      	str	r3, [r2, #0]
    22de:	e7ee      	b.n	22be <system_clock_source_dfll_set_config+0x52>
    22e0:	20000264 	.word	0x20000264
    22e4:	03ff0000 	.word	0x03ff0000
    22e8:	00000424 	.word	0x00000424

000022ec <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    22ec:	2808      	cmp	r0, #8
    22ee:	d803      	bhi.n	22f8 <system_clock_source_enable+0xc>
    22f0:	0080      	lsls	r0, r0, #2
    22f2:	4b25      	ldr	r3, [pc, #148]	; (2388 <system_clock_source_enable+0x9c>)
    22f4:	581b      	ldr	r3, [r3, r0]
    22f6:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    22f8:	2017      	movs	r0, #23
    22fa:	e044      	b.n	2386 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    22fc:	4a23      	ldr	r2, [pc, #140]	; (238c <system_clock_source_enable+0xa0>)
    22fe:	6a13      	ldr	r3, [r2, #32]
    2300:	2102      	movs	r1, #2
    2302:	430b      	orrs	r3, r1
    2304:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    2306:	2000      	movs	r0, #0
    2308:	e03d      	b.n	2386 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    230a:	4a20      	ldr	r2, [pc, #128]	; (238c <system_clock_source_enable+0xa0>)
    230c:	6993      	ldr	r3, [r2, #24]
    230e:	2102      	movs	r1, #2
    2310:	430b      	orrs	r3, r1
    2312:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    2314:	2000      	movs	r0, #0
		break;
    2316:	e036      	b.n	2386 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    2318:	4a1c      	ldr	r2, [pc, #112]	; (238c <system_clock_source_enable+0xa0>)
    231a:	8a13      	ldrh	r3, [r2, #16]
    231c:	2102      	movs	r1, #2
    231e:	430b      	orrs	r3, r1
    2320:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    2322:	2000      	movs	r0, #0
		break;
    2324:	e02f      	b.n	2386 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    2326:	4a19      	ldr	r2, [pc, #100]	; (238c <system_clock_source_enable+0xa0>)
    2328:	8a93      	ldrh	r3, [r2, #20]
    232a:	2102      	movs	r1, #2
    232c:	430b      	orrs	r3, r1
    232e:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    2330:	2000      	movs	r0, #0
		break;
    2332:	e028      	b.n	2386 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    2334:	4916      	ldr	r1, [pc, #88]	; (2390 <system_clock_source_enable+0xa4>)
    2336:	680b      	ldr	r3, [r1, #0]
    2338:	2202      	movs	r2, #2
    233a:	4313      	orrs	r3, r2
    233c:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    233e:	4b13      	ldr	r3, [pc, #76]	; (238c <system_clock_source_enable+0xa0>)
    2340:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2342:	0019      	movs	r1, r3
    2344:	320e      	adds	r2, #14
    2346:	68cb      	ldr	r3, [r1, #12]
    2348:	421a      	tst	r2, r3
    234a:	d0fc      	beq.n	2346 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    234c:	4a10      	ldr	r2, [pc, #64]	; (2390 <system_clock_source_enable+0xa4>)
    234e:	6891      	ldr	r1, [r2, #8]
    2350:	4b0e      	ldr	r3, [pc, #56]	; (238c <system_clock_source_enable+0xa0>)
    2352:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    2354:	6852      	ldr	r2, [r2, #4]
    2356:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    2358:	2200      	movs	r2, #0
    235a:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    235c:	0019      	movs	r1, r3
    235e:	3210      	adds	r2, #16
    2360:	68cb      	ldr	r3, [r1, #12]
    2362:	421a      	tst	r2, r3
    2364:	d0fc      	beq.n	2360 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    2366:	4b0a      	ldr	r3, [pc, #40]	; (2390 <system_clock_source_enable+0xa4>)
    2368:	681b      	ldr	r3, [r3, #0]
    236a:	b29b      	uxth	r3, r3
    236c:	4a07      	ldr	r2, [pc, #28]	; (238c <system_clock_source_enable+0xa0>)
    236e:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    2370:	2000      	movs	r0, #0
    2372:	e008      	b.n	2386 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    2374:	4905      	ldr	r1, [pc, #20]	; (238c <system_clock_source_enable+0xa0>)
    2376:	2244      	movs	r2, #68	; 0x44
    2378:	5c8b      	ldrb	r3, [r1, r2]
    237a:	2002      	movs	r0, #2
    237c:	4303      	orrs	r3, r0
    237e:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    2380:	2000      	movs	r0, #0
		break;
    2382:	e000      	b.n	2386 <system_clock_source_enable+0x9a>
		return STATUS_OK;
    2384:	2000      	movs	r0, #0
}
    2386:	4770      	bx	lr
    2388:	0000ac70 	.word	0x0000ac70
    238c:	40000800 	.word	0x40000800
    2390:	20000264 	.word	0x20000264

00002394 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2394:	b5f0      	push	{r4, r5, r6, r7, lr}
    2396:	46d6      	mov	lr, sl
    2398:	464f      	mov	r7, r9
    239a:	4646      	mov	r6, r8
    239c:	b5c0      	push	{r6, r7, lr}
    239e:	b090      	sub	sp, #64	; 0x40
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    23a0:	22c2      	movs	r2, #194	; 0xc2
    23a2:	00d2      	lsls	r2, r2, #3
    23a4:	4b69      	ldr	r3, [pc, #420]	; (254c <system_clock_init+0x1b8>)
    23a6:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    23a8:	4a69      	ldr	r2, [pc, #420]	; (2550 <system_clock_init+0x1bc>)
    23aa:	6853      	ldr	r3, [r2, #4]
    23ac:	211e      	movs	r1, #30
    23ae:	438b      	bics	r3, r1
    23b0:	391a      	subs	r1, #26
    23b2:	430b      	orrs	r3, r1
    23b4:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_5;
    23b6:	2205      	movs	r2, #5
    23b8:	ab01      	add	r3, sp, #4
    23ba:	701a      	strb	r2, [r3, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    23bc:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    23be:	4d65      	ldr	r5, [pc, #404]	; (2554 <system_clock_init+0x1c0>)
    23c0:	b2e0      	uxtb	r0, r4
    23c2:	a901      	add	r1, sp, #4
    23c4:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    23c6:	3401      	adds	r4, #1
    23c8:	2c25      	cmp	r4, #37	; 0x25
    23ca:	d1f9      	bne.n	23c0 <system_clock_init+0x2c>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    23cc:	a80c      	add	r0, sp, #48	; 0x30
    23ce:	2300      	movs	r3, #0
    23d0:	7003      	strb	r3, [r0, #0]
	config->frequency           = 32768UL;
    23d2:	2280      	movs	r2, #128	; 0x80
    23d4:	0212      	lsls	r2, r2, #8
    23d6:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    23d8:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    23da:	2201      	movs	r2, #1
    23dc:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    23de:	7303      	strb	r3, [r0, #12]
	config->write_once          = false;
    23e0:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    23e2:	2106      	movs	r1, #6
    23e4:	7041      	strb	r1, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
    23e6:	7082      	strb	r2, [r0, #2]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    23e8:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    23ea:	4b5b      	ldr	r3, [pc, #364]	; (2558 <system_clock_init+0x1c4>)
    23ec:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    23ee:	2005      	movs	r0, #5
    23f0:	4b5a      	ldr	r3, [pc, #360]	; (255c <system_clock_init+0x1c8>)
    23f2:	4798      	blx	r3
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    23f4:	4955      	ldr	r1, [pc, #340]	; (254c <system_clock_init+0x1b8>)
    23f6:	2202      	movs	r2, #2
    23f8:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    23fa:	421a      	tst	r2, r3
    23fc:	d0fc      	beq.n	23f8 <system_clock_init+0x64>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    23fe:	4953      	ldr	r1, [pc, #332]	; (254c <system_clock_init+0x1b8>)
    2400:	8a8b      	ldrh	r3, [r1, #20]
    2402:	2280      	movs	r2, #128	; 0x80
    2404:	4313      	orrs	r3, r2
    2406:	828b      	strh	r3, [r1, #20]


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> 
    2408:	4c55      	ldr	r4, [pc, #340]	; (2560 <system_clock_init+0x1cc>)
	SYSCTRL->OSC32K.bit.CALIB =
    240a:	6823      	ldr	r3, [r4, #0]
    240c:	04db      	lsls	r3, r3, #19
    240e:	698a      	ldr	r2, [r1, #24]
    2410:	0e5b      	lsrs	r3, r3, #25
    2412:	041b      	lsls	r3, r3, #16
    2414:	4853      	ldr	r0, [pc, #332]	; (2564 <system_clock_init+0x1d0>)
    2416:	4002      	ands	r2, r0
    2418:	4313      	orrs	r3, r2
    241a:	618b      	str	r3, [r1, #24]
	config->enable_1khz_output  = true;
    241c:	a80a      	add	r0, sp, #40	; 0x28
    241e:	2301      	movs	r3, #1
    2420:	7043      	strb	r3, [r0, #1]
	config->enable_32khz_output = true;
    2422:	7083      	strb	r3, [r0, #2]
	config->on_demand           = true;
    2424:	7103      	strb	r3, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    2426:	2207      	movs	r2, #7
    2428:	7002      	strb	r2, [r0, #0]
	config->write_once          = false;
    242a:	2500      	movs	r5, #0
    242c:	7145      	strb	r5, [r0, #5]

	osc32k_conf.startup_time        = CONF_CLOCK_OSC32K_STARTUP_TIME;
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;
    242e:	70c3      	strb	r3, [r0, #3]

	system_clock_source_osc32k_set_config(&osc32k_conf);
    2430:	4b4d      	ldr	r3, [pc, #308]	; (2568 <system_clock_init+0x1d4>)
    2432:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    2434:	2004      	movs	r0, #4
    2436:	4b49      	ldr	r3, [pc, #292]	; (255c <system_clock_init+0x1c8>)
    2438:	4798      	blx	r3
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    243a:	ab05      	add	r3, sp, #20
    243c:	2200      	movs	r2, #0
    243e:	805d      	strh	r5, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    2440:	809d      	strh	r5, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    2442:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    2444:	71da      	strb	r2, [r3, #7]
	config->fine_value      = 0xff / 4; /* Midpoint */
    2446:	213f      	movs	r1, #63	; 0x3f
    2448:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    244a:	393b      	subs	r1, #59	; 0x3b
    244c:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    244e:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    2450:	6823      	ldr	r3, [r4, #0]
    2452:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    2454:	2b3f      	cmp	r3, #63	; 0x3f
    2456:	d100      	bne.n	245a <system_clock_init+0xc6>
    2458:	e075      	b.n	2546 <system_clock_init+0x1b2>
		coarse = 0x1f;
	}
	dfll_conf.coarse_value = coarse;
    245a:	a805      	add	r0, sp, #20
    245c:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    245e:	23b7      	movs	r3, #183	; 0xb7
    2460:	00db      	lsls	r3, r3, #3
    2462:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    2464:	2307      	movs	r3, #7
    2466:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    2468:	3338      	adds	r3, #56	; 0x38
    246a:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    246c:	4b3f      	ldr	r3, [pc, #252]	; (256c <system_clock_init+0x1d8>)
    246e:	4798      	blx	r3
	config->run_in_standby  = false;
    2470:	a804      	add	r0, sp, #16
    2472:	2500      	movs	r5, #0
    2474:	7045      	strb	r5, [r0, #1]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    2476:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    2478:	7085      	strb	r5, [r0, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    247a:	4b3d      	ldr	r3, [pc, #244]	; (2570 <system_clock_init+0x1dc>)
    247c:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    247e:	2006      	movs	r0, #6
    2480:	4b36      	ldr	r3, [pc, #216]	; (255c <system_clock_init+0x1c8>)
    2482:	4699      	mov	r9, r3
    2484:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    2486:	4b3b      	ldr	r3, [pc, #236]	; (2574 <system_clock_init+0x1e0>)
    2488:	4798      	blx	r3
	config->division_factor    = 1;
    248a:	ac01      	add	r4, sp, #4
    248c:	2601      	movs	r6, #1
    248e:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    2490:	7065      	strb	r5, [r4, #1]
	config->run_in_standby     = false;
    2492:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    2494:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    2496:	2305      	movs	r3, #5
    2498:	7023      	strb	r3, [r4, #0]
    249a:	0021      	movs	r1, r4
    249c:	2001      	movs	r0, #1
    249e:	4b36      	ldr	r3, [pc, #216]	; (2578 <system_clock_init+0x1e4>)
    24a0:	4698      	mov	r8, r3
    24a2:	4798      	blx	r3
    24a4:	2001      	movs	r0, #1
    24a6:	4f35      	ldr	r7, [pc, #212]	; (257c <system_clock_init+0x1e8>)
    24a8:	47b8      	blx	r7
	config->high_when_disabled = false;
    24aa:	7065      	strb	r5, [r4, #1]
	config->output_enable      = false;
    24ac:	7265      	strb	r5, [r4, #9]
    24ae:	2304      	movs	r3, #4
    24b0:	7023      	strb	r3, [r4, #0]
    24b2:	331c      	adds	r3, #28
    24b4:	469a      	mov	sl, r3
    24b6:	6063      	str	r3, [r4, #4]
    24b8:	7226      	strb	r6, [r4, #8]
    24ba:	0021      	movs	r1, r4
    24bc:	2002      	movs	r0, #2
    24be:	47c0      	blx	r8
    24c0:	2002      	movs	r0, #2
    24c2:	47b8      	blx	r7
	config->division_factor    = 1;
    24c4:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    24c6:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    24c8:	2306      	movs	r3, #6
    24ca:	7023      	strb	r3, [r4, #0]
	config->run_in_standby     = false;
    24cc:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    24ce:	7265      	strb	r5, [r4, #9]
    24d0:	0021      	movs	r1, r4
    24d2:	2003      	movs	r0, #3
    24d4:	47c0      	blx	r8
    24d6:	2003      	movs	r0, #3
    24d8:	47b8      	blx	r7
	config->high_when_disabled = false;
    24da:	7065      	strb	r5, [r4, #1]
	config->run_in_standby     = false;
    24dc:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    24de:	7265      	strb	r5, [r4, #9]
    24e0:	2303      	movs	r3, #3
    24e2:	7023      	strb	r3, [r4, #0]
    24e4:	4653      	mov	r3, sl
    24e6:	6063      	str	r3, [r4, #4]
    24e8:	0021      	movs	r1, r4
    24ea:	2004      	movs	r0, #4
    24ec:	47c0      	blx	r8
    24ee:	2004      	movs	r0, #4
    24f0:	47b8      	blx	r7
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    24f2:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    24f4:	0021      	movs	r1, r4
    24f6:	2000      	movs	r0, #0
    24f8:	4b16      	ldr	r3, [pc, #88]	; (2554 <system_clock_init+0x1c0>)
    24fa:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    24fc:	2000      	movs	r0, #0
    24fe:	4b20      	ldr	r3, [pc, #128]	; (2580 <system_clock_init+0x1ec>)
    2500:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    2502:	2007      	movs	r0, #7
    2504:	47c8      	blx	r9
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    2506:	4911      	ldr	r1, [pc, #68]	; (254c <system_clock_init+0x1b8>)
    2508:	22d0      	movs	r2, #208	; 0xd0
    250a:	68cb      	ldr	r3, [r1, #12]
    250c:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    250e:	2bd0      	cmp	r3, #208	; 0xd0
    2510:	d1fb      	bne.n	250a <system_clock_init+0x176>
	PM->CPUSEL.reg = (uint32_t)divider;
    2512:	4a1c      	ldr	r2, [pc, #112]	; (2584 <system_clock_init+0x1f0>)
    2514:	2300      	movs	r3, #0
    2516:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    2518:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    251a:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    251c:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
    251e:	a901      	add	r1, sp, #4
    2520:	2201      	movs	r2, #1
    2522:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    2524:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    2526:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    2528:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    252a:	3307      	adds	r3, #7
    252c:	700b      	strb	r3, [r1, #0]
    252e:	2000      	movs	r0, #0
    2530:	4b11      	ldr	r3, [pc, #68]	; (2578 <system_clock_init+0x1e4>)
    2532:	4798      	blx	r3
    2534:	2000      	movs	r0, #0
    2536:	4b11      	ldr	r3, [pc, #68]	; (257c <system_clock_init+0x1e8>)
    2538:	4798      	blx	r3
#endif
}
    253a:	b010      	add	sp, #64	; 0x40
    253c:	bc1c      	pop	{r2, r3, r4}
    253e:	4690      	mov	r8, r2
    2540:	4699      	mov	r9, r3
    2542:	46a2      	mov	sl, r4
    2544:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    2546:	3b20      	subs	r3, #32
    2548:	e787      	b.n	245a <system_clock_init+0xc6>
    254a:	46c0      	nop			; (mov r8, r8)
    254c:	40000800 	.word	0x40000800
    2550:	41004000 	.word	0x41004000
    2554:	000027c1 	.word	0x000027c1
    2558:	000021b5 	.word	0x000021b5
    255c:	000022ed 	.word	0x000022ed
    2560:	00806024 	.word	0x00806024
    2564:	ff80ffff 	.word	0xff80ffff
    2568:	00002139 	.word	0x00002139
    256c:	0000226d 	.word	0x0000226d
    2570:	000020fd 	.word	0x000020fd
    2574:	00002589 	.word	0x00002589
    2578:	000025ad 	.word	0x000025ad
    257c:	00002665 	.word	0x00002665
    2580:	00002735 	.word	0x00002735
    2584:	40000400 	.word	0x40000400

00002588 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    2588:	4a06      	ldr	r2, [pc, #24]	; (25a4 <system_gclk_init+0x1c>)
    258a:	6993      	ldr	r3, [r2, #24]
    258c:	2108      	movs	r1, #8
    258e:	430b      	orrs	r3, r1
    2590:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    2592:	2201      	movs	r2, #1
    2594:	4b04      	ldr	r3, [pc, #16]	; (25a8 <system_gclk_init+0x20>)
    2596:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2598:	0019      	movs	r1, r3
    259a:	780b      	ldrb	r3, [r1, #0]
    259c:	4213      	tst	r3, r2
    259e:	d1fc      	bne.n	259a <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    25a0:	4770      	bx	lr
    25a2:	46c0      	nop			; (mov r8, r8)
    25a4:	40000400 	.word	0x40000400
    25a8:	40000c00 	.word	0x40000c00

000025ac <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    25ac:	b570      	push	{r4, r5, r6, lr}
    25ae:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    25b0:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    25b2:	780d      	ldrb	r5, [r1, #0]
    25b4:	022d      	lsls	r5, r5, #8
    25b6:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    25b8:	784b      	ldrb	r3, [r1, #1]
    25ba:	2b00      	cmp	r3, #0
    25bc:	d002      	beq.n	25c4 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    25be:	2380      	movs	r3, #128	; 0x80
    25c0:	02db      	lsls	r3, r3, #11
    25c2:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    25c4:	7a4b      	ldrb	r3, [r1, #9]
    25c6:	2b00      	cmp	r3, #0
    25c8:	d002      	beq.n	25d0 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    25ca:	2380      	movs	r3, #128	; 0x80
    25cc:	031b      	lsls	r3, r3, #12
    25ce:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    25d0:	6848      	ldr	r0, [r1, #4]
    25d2:	2801      	cmp	r0, #1
    25d4:	d910      	bls.n	25f8 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    25d6:	1e43      	subs	r3, r0, #1
    25d8:	4218      	tst	r0, r3
    25da:	d134      	bne.n	2646 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    25dc:	2802      	cmp	r0, #2
    25de:	d930      	bls.n	2642 <system_gclk_gen_set_config+0x96>
    25e0:	2302      	movs	r3, #2
    25e2:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    25e4:	3201      	adds	r2, #1
						mask <<= 1) {
    25e6:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    25e8:	4298      	cmp	r0, r3
    25ea:	d8fb      	bhi.n	25e4 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    25ec:	0212      	lsls	r2, r2, #8
    25ee:	4332      	orrs	r2, r6
    25f0:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    25f2:	2380      	movs	r3, #128	; 0x80
    25f4:	035b      	lsls	r3, r3, #13
    25f6:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    25f8:	7a0b      	ldrb	r3, [r1, #8]
    25fa:	2b00      	cmp	r3, #0
    25fc:	d002      	beq.n	2604 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    25fe:	2380      	movs	r3, #128	; 0x80
    2600:	039b      	lsls	r3, r3, #14
    2602:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2604:	4a13      	ldr	r2, [pc, #76]	; (2654 <system_gclk_gen_set_config+0xa8>)
    2606:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    2608:	b25b      	sxtb	r3, r3
    260a:	2b00      	cmp	r3, #0
    260c:	dbfb      	blt.n	2606 <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    260e:	4b12      	ldr	r3, [pc, #72]	; (2658 <system_gclk_gen_set_config+0xac>)
    2610:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2612:	4b12      	ldr	r3, [pc, #72]	; (265c <system_gclk_gen_set_config+0xb0>)
    2614:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2616:	4a0f      	ldr	r2, [pc, #60]	; (2654 <system_gclk_gen_set_config+0xa8>)
    2618:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    261a:	b25b      	sxtb	r3, r3
    261c:	2b00      	cmp	r3, #0
    261e:	dbfb      	blt.n	2618 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    2620:	4b0c      	ldr	r3, [pc, #48]	; (2654 <system_gclk_gen_set_config+0xa8>)
    2622:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2624:	001a      	movs	r2, r3
    2626:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    2628:	b25b      	sxtb	r3, r3
    262a:	2b00      	cmp	r3, #0
    262c:	dbfb      	blt.n	2626 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    262e:	4a09      	ldr	r2, [pc, #36]	; (2654 <system_gclk_gen_set_config+0xa8>)
    2630:	6853      	ldr	r3, [r2, #4]
    2632:	2180      	movs	r1, #128	; 0x80
    2634:	0249      	lsls	r1, r1, #9
    2636:	400b      	ands	r3, r1
    2638:	431d      	orrs	r5, r3
    263a:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    263c:	4b08      	ldr	r3, [pc, #32]	; (2660 <system_gclk_gen_set_config+0xb4>)
    263e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2640:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    2642:	2200      	movs	r2, #0
    2644:	e7d2      	b.n	25ec <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    2646:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    2648:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    264a:	2380      	movs	r3, #128	; 0x80
    264c:	029b      	lsls	r3, r3, #10
    264e:	431d      	orrs	r5, r3
    2650:	e7d2      	b.n	25f8 <system_gclk_gen_set_config+0x4c>
    2652:	46c0      	nop			; (mov r8, r8)
    2654:	40000c00 	.word	0x40000c00
    2658:	00000e65 	.word	0x00000e65
    265c:	40000c08 	.word	0x40000c08
    2660:	00000ea5 	.word	0x00000ea5

00002664 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2664:	b510      	push	{r4, lr}
    2666:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2668:	4a0b      	ldr	r2, [pc, #44]	; (2698 <system_gclk_gen_enable+0x34>)
    266a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    266c:	b25b      	sxtb	r3, r3
    266e:	2b00      	cmp	r3, #0
    2670:	dbfb      	blt.n	266a <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    2672:	4b0a      	ldr	r3, [pc, #40]	; (269c <system_gclk_gen_enable+0x38>)
    2674:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2676:	4b0a      	ldr	r3, [pc, #40]	; (26a0 <system_gclk_gen_enable+0x3c>)
    2678:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    267a:	4a07      	ldr	r2, [pc, #28]	; (2698 <system_gclk_gen_enable+0x34>)
    267c:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    267e:	b25b      	sxtb	r3, r3
    2680:	2b00      	cmp	r3, #0
    2682:	dbfb      	blt.n	267c <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    2684:	4a04      	ldr	r2, [pc, #16]	; (2698 <system_gclk_gen_enable+0x34>)
    2686:	6851      	ldr	r1, [r2, #4]
    2688:	2380      	movs	r3, #128	; 0x80
    268a:	025b      	lsls	r3, r3, #9
    268c:	430b      	orrs	r3, r1
    268e:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    2690:	4b04      	ldr	r3, [pc, #16]	; (26a4 <system_gclk_gen_enable+0x40>)
    2692:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2694:	bd10      	pop	{r4, pc}
    2696:	46c0      	nop			; (mov r8, r8)
    2698:	40000c00 	.word	0x40000c00
    269c:	00000e65 	.word	0x00000e65
    26a0:	40000c04 	.word	0x40000c04
    26a4:	00000ea5 	.word	0x00000ea5

000026a8 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    26a8:	b570      	push	{r4, r5, r6, lr}
    26aa:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    26ac:	4a1a      	ldr	r2, [pc, #104]	; (2718 <system_gclk_gen_get_hz+0x70>)
    26ae:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    26b0:	b25b      	sxtb	r3, r3
    26b2:	2b00      	cmp	r3, #0
    26b4:	dbfb      	blt.n	26ae <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    26b6:	4b19      	ldr	r3, [pc, #100]	; (271c <system_gclk_gen_get_hz+0x74>)
    26b8:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    26ba:	4b19      	ldr	r3, [pc, #100]	; (2720 <system_gclk_gen_get_hz+0x78>)
    26bc:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    26be:	4a16      	ldr	r2, [pc, #88]	; (2718 <system_gclk_gen_get_hz+0x70>)
    26c0:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    26c2:	b25b      	sxtb	r3, r3
    26c4:	2b00      	cmp	r3, #0
    26c6:	dbfb      	blt.n	26c0 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    26c8:	4e13      	ldr	r6, [pc, #76]	; (2718 <system_gclk_gen_get_hz+0x70>)
    26ca:	6870      	ldr	r0, [r6, #4]
    26cc:	04c0      	lsls	r0, r0, #19
    26ce:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    26d0:	4b14      	ldr	r3, [pc, #80]	; (2724 <system_gclk_gen_get_hz+0x7c>)
    26d2:	4798      	blx	r3
    26d4:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    26d6:	4b12      	ldr	r3, [pc, #72]	; (2720 <system_gclk_gen_get_hz+0x78>)
    26d8:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    26da:	6876      	ldr	r6, [r6, #4]
    26dc:	02f6      	lsls	r6, r6, #11
    26de:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    26e0:	4b11      	ldr	r3, [pc, #68]	; (2728 <system_gclk_gen_get_hz+0x80>)
    26e2:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    26e4:	4a0c      	ldr	r2, [pc, #48]	; (2718 <system_gclk_gen_get_hz+0x70>)
    26e6:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    26e8:	b25b      	sxtb	r3, r3
    26ea:	2b00      	cmp	r3, #0
    26ec:	dbfb      	blt.n	26e6 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    26ee:	4b0a      	ldr	r3, [pc, #40]	; (2718 <system_gclk_gen_get_hz+0x70>)
    26f0:	689c      	ldr	r4, [r3, #8]
    26f2:	0224      	lsls	r4, r4, #8
    26f4:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    26f6:	4b0d      	ldr	r3, [pc, #52]	; (272c <system_gclk_gen_get_hz+0x84>)
    26f8:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    26fa:	2e00      	cmp	r6, #0
    26fc:	d107      	bne.n	270e <system_gclk_gen_get_hz+0x66>
    26fe:	2c01      	cmp	r4, #1
    2700:	d907      	bls.n	2712 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    2702:	0021      	movs	r1, r4
    2704:	0028      	movs	r0, r5
    2706:	4b0a      	ldr	r3, [pc, #40]	; (2730 <system_gclk_gen_get_hz+0x88>)
    2708:	4798      	blx	r3
    270a:	0005      	movs	r5, r0
    270c:	e001      	b.n	2712 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    270e:	3401      	adds	r4, #1
    2710:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    2712:	0028      	movs	r0, r5
    2714:	bd70      	pop	{r4, r5, r6, pc}
    2716:	46c0      	nop			; (mov r8, r8)
    2718:	40000c00 	.word	0x40000c00
    271c:	00000e65 	.word	0x00000e65
    2720:	40000c04 	.word	0x40000c04
    2724:	0000206d 	.word	0x0000206d
    2728:	40000c08 	.word	0x40000c08
    272c:	00000ea5 	.word	0x00000ea5
    2730:	00007fdd 	.word	0x00007fdd

00002734 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    2734:	b510      	push	{r4, lr}
    2736:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2738:	4b06      	ldr	r3, [pc, #24]	; (2754 <system_gclk_chan_enable+0x20>)
    273a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    273c:	4b06      	ldr	r3, [pc, #24]	; (2758 <system_gclk_chan_enable+0x24>)
    273e:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    2740:	4a06      	ldr	r2, [pc, #24]	; (275c <system_gclk_chan_enable+0x28>)
    2742:	8853      	ldrh	r3, [r2, #2]
    2744:	2180      	movs	r1, #128	; 0x80
    2746:	01c9      	lsls	r1, r1, #7
    2748:	430b      	orrs	r3, r1
    274a:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    274c:	4b04      	ldr	r3, [pc, #16]	; (2760 <system_gclk_chan_enable+0x2c>)
    274e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2750:	bd10      	pop	{r4, pc}
    2752:	46c0      	nop			; (mov r8, r8)
    2754:	00000e65 	.word	0x00000e65
    2758:	40000c02 	.word	0x40000c02
    275c:	40000c00 	.word	0x40000c00
    2760:	00000ea5 	.word	0x00000ea5

00002764 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    2764:	b510      	push	{r4, lr}
    2766:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2768:	4b0f      	ldr	r3, [pc, #60]	; (27a8 <system_gclk_chan_disable+0x44>)
    276a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    276c:	4b0f      	ldr	r3, [pc, #60]	; (27ac <system_gclk_chan_disable+0x48>)
    276e:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    2770:	4a0f      	ldr	r2, [pc, #60]	; (27b0 <system_gclk_chan_disable+0x4c>)
    2772:	8853      	ldrh	r3, [r2, #2]
    2774:	051b      	lsls	r3, r3, #20
    2776:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    2778:	8853      	ldrh	r3, [r2, #2]
    277a:	490e      	ldr	r1, [pc, #56]	; (27b4 <system_gclk_chan_disable+0x50>)
    277c:	400b      	ands	r3, r1
    277e:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    2780:	8853      	ldrh	r3, [r2, #2]
    2782:	490d      	ldr	r1, [pc, #52]	; (27b8 <system_gclk_chan_disable+0x54>)
    2784:	400b      	ands	r3, r1
    2786:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    2788:	0011      	movs	r1, r2
    278a:	2280      	movs	r2, #128	; 0x80
    278c:	01d2      	lsls	r2, r2, #7
    278e:	884b      	ldrh	r3, [r1, #2]
    2790:	4213      	tst	r3, r2
    2792:	d1fc      	bne.n	278e <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    2794:	4906      	ldr	r1, [pc, #24]	; (27b0 <system_gclk_chan_disable+0x4c>)
    2796:	884a      	ldrh	r2, [r1, #2]
    2798:	0203      	lsls	r3, r0, #8
    279a:	4806      	ldr	r0, [pc, #24]	; (27b4 <system_gclk_chan_disable+0x50>)
    279c:	4002      	ands	r2, r0
    279e:	4313      	orrs	r3, r2
    27a0:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    27a2:	4b06      	ldr	r3, [pc, #24]	; (27bc <system_gclk_chan_disable+0x58>)
    27a4:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    27a6:	bd10      	pop	{r4, pc}
    27a8:	00000e65 	.word	0x00000e65
    27ac:	40000c02 	.word	0x40000c02
    27b0:	40000c00 	.word	0x40000c00
    27b4:	fffff0ff 	.word	0xfffff0ff
    27b8:	ffffbfff 	.word	0xffffbfff
    27bc:	00000ea5 	.word	0x00000ea5

000027c0 <system_gclk_chan_set_config>:
{
    27c0:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    27c2:	780c      	ldrb	r4, [r1, #0]
    27c4:	0224      	lsls	r4, r4, #8
    27c6:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    27c8:	4b02      	ldr	r3, [pc, #8]	; (27d4 <system_gclk_chan_set_config+0x14>)
    27ca:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    27cc:	b2a4      	uxth	r4, r4
    27ce:	4b02      	ldr	r3, [pc, #8]	; (27d8 <system_gclk_chan_set_config+0x18>)
    27d0:	805c      	strh	r4, [r3, #2]
}
    27d2:	bd10      	pop	{r4, pc}
    27d4:	00002765 	.word	0x00002765
    27d8:	40000c00 	.word	0x40000c00

000027dc <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    27dc:	b510      	push	{r4, lr}
    27de:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    27e0:	4b06      	ldr	r3, [pc, #24]	; (27fc <system_gclk_chan_get_hz+0x20>)
    27e2:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    27e4:	4b06      	ldr	r3, [pc, #24]	; (2800 <system_gclk_chan_get_hz+0x24>)
    27e6:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    27e8:	4b06      	ldr	r3, [pc, #24]	; (2804 <system_gclk_chan_get_hz+0x28>)
    27ea:	885c      	ldrh	r4, [r3, #2]
    27ec:	0524      	lsls	r4, r4, #20
    27ee:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    27f0:	4b05      	ldr	r3, [pc, #20]	; (2808 <system_gclk_chan_get_hz+0x2c>)
    27f2:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    27f4:	0020      	movs	r0, r4
    27f6:	4b05      	ldr	r3, [pc, #20]	; (280c <system_gclk_chan_get_hz+0x30>)
    27f8:	4798      	blx	r3
}
    27fa:	bd10      	pop	{r4, pc}
    27fc:	00000e65 	.word	0x00000e65
    2800:	40000c02 	.word	0x40000c02
    2804:	40000c00 	.word	0x40000c00
    2808:	00000ea5 	.word	0x00000ea5
    280c:	000026a9 	.word	0x000026a9

00002810 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    2810:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    2812:	78d3      	ldrb	r3, [r2, #3]
    2814:	2b00      	cmp	r3, #0
    2816:	d135      	bne.n	2884 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2818:	7813      	ldrb	r3, [r2, #0]
    281a:	2b80      	cmp	r3, #128	; 0x80
    281c:	d029      	beq.n	2872 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    281e:	061b      	lsls	r3, r3, #24
    2820:	2480      	movs	r4, #128	; 0x80
    2822:	0264      	lsls	r4, r4, #9
    2824:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    2826:	7854      	ldrb	r4, [r2, #1]
    2828:	2502      	movs	r5, #2
    282a:	43ac      	bics	r4, r5
    282c:	d106      	bne.n	283c <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    282e:	7894      	ldrb	r4, [r2, #2]
    2830:	2c00      	cmp	r4, #0
    2832:	d120      	bne.n	2876 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    2834:	2480      	movs	r4, #128	; 0x80
    2836:	02a4      	lsls	r4, r4, #10
    2838:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    283a:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    283c:	7854      	ldrb	r4, [r2, #1]
    283e:	3c01      	subs	r4, #1
    2840:	2c01      	cmp	r4, #1
    2842:	d91c      	bls.n	287e <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2844:	040d      	lsls	r5, r1, #16
    2846:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2848:	24a0      	movs	r4, #160	; 0xa0
    284a:	05e4      	lsls	r4, r4, #23
    284c:	432c      	orrs	r4, r5
    284e:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2850:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2852:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2854:	24d0      	movs	r4, #208	; 0xd0
    2856:	0624      	lsls	r4, r4, #24
    2858:	432c      	orrs	r4, r5
    285a:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    285c:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    285e:	78d4      	ldrb	r4, [r2, #3]
    2860:	2c00      	cmp	r4, #0
    2862:	d122      	bne.n	28aa <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2864:	035b      	lsls	r3, r3, #13
    2866:	d51c      	bpl.n	28a2 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    2868:	7893      	ldrb	r3, [r2, #2]
    286a:	2b01      	cmp	r3, #1
    286c:	d01e      	beq.n	28ac <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    286e:	6141      	str	r1, [r0, #20]
    2870:	e017      	b.n	28a2 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    2872:	2300      	movs	r3, #0
    2874:	e7d7      	b.n	2826 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    2876:	24c0      	movs	r4, #192	; 0xc0
    2878:	02e4      	lsls	r4, r4, #11
    287a:	4323      	orrs	r3, r4
    287c:	e7dd      	b.n	283a <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    287e:	4c0d      	ldr	r4, [pc, #52]	; (28b4 <_system_pinmux_config+0xa4>)
    2880:	4023      	ands	r3, r4
    2882:	e7df      	b.n	2844 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    2884:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2886:	040c      	lsls	r4, r1, #16
    2888:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    288a:	23a0      	movs	r3, #160	; 0xa0
    288c:	05db      	lsls	r3, r3, #23
    288e:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2890:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2892:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2894:	23d0      	movs	r3, #208	; 0xd0
    2896:	061b      	lsls	r3, r3, #24
    2898:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    289a:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    289c:	78d3      	ldrb	r3, [r2, #3]
    289e:	2b00      	cmp	r3, #0
    28a0:	d103      	bne.n	28aa <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    28a2:	7853      	ldrb	r3, [r2, #1]
    28a4:	3b01      	subs	r3, #1
    28a6:	2b01      	cmp	r3, #1
    28a8:	d902      	bls.n	28b0 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    28aa:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    28ac:	6181      	str	r1, [r0, #24]
    28ae:	e7f8      	b.n	28a2 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    28b0:	6081      	str	r1, [r0, #8]
}
    28b2:	e7fa      	b.n	28aa <_system_pinmux_config+0x9a>
    28b4:	fffbffff 	.word	0xfffbffff

000028b8 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    28b8:	b510      	push	{r4, lr}
    28ba:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    28bc:	09c1      	lsrs	r1, r0, #7
		return NULL;
    28be:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    28c0:	2900      	cmp	r1, #0
    28c2:	d104      	bne.n	28ce <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    28c4:	0943      	lsrs	r3, r0, #5
    28c6:	01db      	lsls	r3, r3, #7
    28c8:	4905      	ldr	r1, [pc, #20]	; (28e0 <system_pinmux_pin_set_config+0x28>)
    28ca:	468c      	mov	ip, r1
    28cc:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    28ce:	241f      	movs	r4, #31
    28d0:	4020      	ands	r0, r4
    28d2:	2101      	movs	r1, #1
    28d4:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    28d6:	0018      	movs	r0, r3
    28d8:	4b02      	ldr	r3, [pc, #8]	; (28e4 <system_pinmux_pin_set_config+0x2c>)
    28da:	4798      	blx	r3
}
    28dc:	bd10      	pop	{r4, pc}
    28de:	46c0      	nop			; (mov r8, r8)
    28e0:	41004400 	.word	0x41004400
    28e4:	00002811 	.word	0x00002811

000028e8 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    28e8:	4770      	bx	lr
	...

000028ec <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    28ec:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    28ee:	4b05      	ldr	r3, [pc, #20]	; (2904 <system_init+0x18>)
    28f0:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    28f2:	4b05      	ldr	r3, [pc, #20]	; (2908 <system_init+0x1c>)
    28f4:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    28f6:	4b05      	ldr	r3, [pc, #20]	; (290c <system_init+0x20>)
    28f8:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    28fa:	4b05      	ldr	r3, [pc, #20]	; (2910 <system_init+0x24>)
    28fc:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    28fe:	4b05      	ldr	r3, [pc, #20]	; (2914 <system_init+0x28>)
    2900:	4798      	blx	r3
}
    2902:	bd10      	pop	{r4, pc}
    2904:	00002395 	.word	0x00002395
    2908:	00000ed5 	.word	0x00000ed5
    290c:	000028e9 	.word	0x000028e9
    2910:	00001081 	.word	0x00001081
    2914:	000028e9 	.word	0x000028e9

00002918 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    2918:	1c93      	adds	r3, r2, #2
    291a:	009b      	lsls	r3, r3, #2
    291c:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    291e:	2a02      	cmp	r2, #2
    2920:	d009      	beq.n	2936 <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    2922:	2a03      	cmp	r2, #3
    2924:	d00c      	beq.n	2940 <tc_register_callback+0x28>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    2926:	2301      	movs	r3, #1
    2928:	4093      	lsls	r3, r2
    292a:	001a      	movs	r2, r3
    292c:	7e03      	ldrb	r3, [r0, #24]
    292e:	4313      	orrs	r3, r2
    2930:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    2932:	2000      	movs	r0, #0
    2934:	4770      	bx	lr
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    2936:	7e03      	ldrb	r3, [r0, #24]
    2938:	2210      	movs	r2, #16
    293a:	4313      	orrs	r3, r2
    293c:	7603      	strb	r3, [r0, #24]
    293e:	e7f8      	b.n	2932 <tc_register_callback+0x1a>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    2940:	7e03      	ldrb	r3, [r0, #24]
    2942:	2220      	movs	r2, #32
    2944:	4313      	orrs	r3, r2
    2946:	7603      	strb	r3, [r0, #24]
    2948:	e7f3      	b.n	2932 <tc_register_callback+0x1a>
	...

0000294c <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    294c:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    294e:	0080      	lsls	r0, r0, #2
    2950:	4b16      	ldr	r3, [pc, #88]	; (29ac <_tc_interrupt_handler+0x60>)
    2952:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    2954:	6823      	ldr	r3, [r4, #0]
    2956:	7b9d      	ldrb	r5, [r3, #14]
    2958:	7e22      	ldrb	r2, [r4, #24]
    295a:	7e63      	ldrb	r3, [r4, #25]
    295c:	4013      	ands	r3, r2
    295e:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    2960:	07eb      	lsls	r3, r5, #31
    2962:	d406      	bmi.n	2972 <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    2964:	07ab      	lsls	r3, r5, #30
    2966:	d40b      	bmi.n	2980 <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    2968:	06eb      	lsls	r3, r5, #27
    296a:	d410      	bmi.n	298e <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    296c:	06ab      	lsls	r3, r5, #26
    296e:	d415      	bmi.n	299c <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
    2970:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    2972:	0020      	movs	r0, r4
    2974:	68a3      	ldr	r3, [r4, #8]
    2976:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    2978:	2301      	movs	r3, #1
    297a:	6822      	ldr	r2, [r4, #0]
    297c:	7393      	strb	r3, [r2, #14]
    297e:	e7f1      	b.n	2964 <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
    2980:	0020      	movs	r0, r4
    2982:	68e3      	ldr	r3, [r4, #12]
    2984:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    2986:	2302      	movs	r3, #2
    2988:	6822      	ldr	r2, [r4, #0]
    298a:	7393      	strb	r3, [r2, #14]
    298c:	e7ec      	b.n	2968 <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    298e:	0020      	movs	r0, r4
    2990:	6923      	ldr	r3, [r4, #16]
    2992:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    2994:	2310      	movs	r3, #16
    2996:	6822      	ldr	r2, [r4, #0]
    2998:	7393      	strb	r3, [r2, #14]
    299a:	e7e7      	b.n	296c <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    299c:	0020      	movs	r0, r4
    299e:	6963      	ldr	r3, [r4, #20]
    29a0:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    29a2:	6823      	ldr	r3, [r4, #0]
    29a4:	2220      	movs	r2, #32
    29a6:	739a      	strb	r2, [r3, #14]
}
    29a8:	e7e2      	b.n	2970 <_tc_interrupt_handler+0x24>
    29aa:	46c0      	nop			; (mov r8, r8)
    29ac:	20002298 	.word	0x20002298

000029b0 <TC3_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    29b0:	b510      	push	{r4, lr}
    29b2:	2000      	movs	r0, #0
    29b4:	4b01      	ldr	r3, [pc, #4]	; (29bc <TC3_Handler+0xc>)
    29b6:	4798      	blx	r3
    29b8:	bd10      	pop	{r4, pc}
    29ba:	46c0      	nop			; (mov r8, r8)
    29bc:	0000294d 	.word	0x0000294d

000029c0 <TC4_Handler>:
    29c0:	b510      	push	{r4, lr}
    29c2:	2001      	movs	r0, #1
    29c4:	4b01      	ldr	r3, [pc, #4]	; (29cc <TC4_Handler+0xc>)
    29c6:	4798      	blx	r3
    29c8:	bd10      	pop	{r4, pc}
    29ca:	46c0      	nop			; (mov r8, r8)
    29cc:	0000294d 	.word	0x0000294d

000029d0 <TC5_Handler>:
    29d0:	b510      	push	{r4, lr}
    29d2:	2002      	movs	r0, #2
    29d4:	4b01      	ldr	r3, [pc, #4]	; (29dc <TC5_Handler+0xc>)
    29d6:	4798      	blx	r3
    29d8:	bd10      	pop	{r4, pc}
    29da:	46c0      	nop			; (mov r8, r8)
    29dc:	0000294d 	.word	0x0000294d

000029e0 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    29e0:	b530      	push	{r4, r5, lr}
    29e2:	b085      	sub	sp, #20
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    29e4:	aa01      	add	r2, sp, #4
    29e6:	4b0b      	ldr	r3, [pc, #44]	; (2a14 <_tc_get_inst_index+0x34>)
    29e8:	cb32      	ldmia	r3!, {r1, r4, r5}
    29ea:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    29ec:	9b01      	ldr	r3, [sp, #4]
    29ee:	4298      	cmp	r0, r3
    29f0:	d00d      	beq.n	2a0e <_tc_get_inst_index+0x2e>
    29f2:	9b02      	ldr	r3, [sp, #8]
    29f4:	4298      	cmp	r0, r3
    29f6:	d008      	beq.n	2a0a <_tc_get_inst_index+0x2a>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    29f8:	2300      	movs	r3, #0
		if (hw == tc_modules[i]) {
    29fa:	9a03      	ldr	r2, [sp, #12]
    29fc:	4282      	cmp	r2, r0
    29fe:	d002      	beq.n	2a06 <_tc_get_inst_index+0x26>
}
    2a00:	0018      	movs	r0, r3
    2a02:	b005      	add	sp, #20
    2a04:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    2a06:	3302      	adds	r3, #2
    2a08:	e002      	b.n	2a10 <_tc_get_inst_index+0x30>
    2a0a:	2301      	movs	r3, #1
    2a0c:	e000      	b.n	2a10 <_tc_get_inst_index+0x30>
    2a0e:	2300      	movs	r3, #0
			return i;
    2a10:	b2db      	uxtb	r3, r3
    2a12:	e7f5      	b.n	2a00 <_tc_get_inst_index+0x20>
    2a14:	0000ac94 	.word	0x0000ac94

00002a18 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    2a18:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a1a:	b087      	sub	sp, #28
    2a1c:	0004      	movs	r4, r0
    2a1e:	000d      	movs	r5, r1
    2a20:	0016      	movs	r6, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    2a22:	0008      	movs	r0, r1
    2a24:	4b85      	ldr	r3, [pc, #532]	; (2c3c <tc_init+0x224>)
    2a26:	4798      	blx	r3
    2a28:	0007      	movs	r7, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    2a2a:	ab05      	add	r3, sp, #20
    2a2c:	221b      	movs	r2, #27
    2a2e:	701a      	strb	r2, [r3, #0]
    2a30:	3201      	adds	r2, #1
    2a32:	705a      	strb	r2, [r3, #1]
    2a34:	709a      	strb	r2, [r3, #2]
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    2a36:	ab03      	add	r3, sp, #12
    2a38:	2280      	movs	r2, #128	; 0x80
    2a3a:	0112      	lsls	r2, r2, #4
    2a3c:	801a      	strh	r2, [r3, #0]
    2a3e:	2280      	movs	r2, #128	; 0x80
    2a40:	0152      	lsls	r2, r2, #5
    2a42:	805a      	strh	r2, [r3, #2]
    2a44:	2280      	movs	r2, #128	; 0x80
    2a46:	0192      	lsls	r2, r2, #6
    2a48:	809a      	strh	r2, [r3, #4]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    2a4a:	2300      	movs	r3, #0
    2a4c:	60a3      	str	r3, [r4, #8]
    2a4e:	60e3      	str	r3, [r4, #12]
    2a50:	6123      	str	r3, [r4, #16]
    2a52:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    2a54:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    2a56:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    2a58:	0082      	lsls	r2, r0, #2
    2a5a:	4b79      	ldr	r3, [pc, #484]	; (2c40 <tc_init+0x228>)
    2a5c:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    2a5e:	6025      	str	r5, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    2a60:	78b3      	ldrb	r3, [r6, #2]
    2a62:	2b08      	cmp	r3, #8
    2a64:	d006      	beq.n	2a74 <tc_init+0x5c>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    2a66:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    2a68:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    2a6a:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    2a6c:	07db      	lsls	r3, r3, #31
    2a6e:	d505      	bpl.n	2a7c <tc_init+0x64>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    2a70:	b007      	add	sp, #28
    2a72:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    2a74:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    2a76:	07fa      	lsls	r2, r7, #31
    2a78:	d5fa      	bpl.n	2a70 <tc_init+0x58>
    2a7a:	e7f4      	b.n	2a66 <tc_init+0x4e>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    2a7c:	7beb      	ldrb	r3, [r5, #15]
		return STATUS_ERR_DENIED;
    2a7e:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    2a80:	06db      	lsls	r3, r3, #27
    2a82:	d4f5      	bmi.n	2a70 <tc_init+0x58>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    2a84:	882b      	ldrh	r3, [r5, #0]
    2a86:	079b      	lsls	r3, r3, #30
    2a88:	d4f2      	bmi.n	2a70 <tc_init+0x58>
	if (config->pwm_channel[0].enabled) {
    2a8a:	7c33      	ldrb	r3, [r6, #16]
    2a8c:	2b00      	cmp	r3, #0
    2a8e:	d179      	bne.n	2b84 <tc_init+0x16c>
	if (config->pwm_channel[1].enabled) {
    2a90:	7f33      	ldrb	r3, [r6, #28]
    2a92:	2b00      	cmp	r3, #0
    2a94:	d000      	beq.n	2a98 <tc_init+0x80>
    2a96:	e081      	b.n	2b9c <tc_init+0x184>
			PM->APBCMASK.reg |= mask;
    2a98:	496a      	ldr	r1, [pc, #424]	; (2c44 <tc_init+0x22c>)
    2a9a:	6a08      	ldr	r0, [r1, #32]
			inst_pm_apbmask[instance]);
    2a9c:	007a      	lsls	r2, r7, #1
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    2a9e:	ab03      	add	r3, sp, #12
    2aa0:	5ad3      	ldrh	r3, [r2, r3]
    2aa2:	4303      	orrs	r3, r0
    2aa4:	620b      	str	r3, [r1, #32]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    2aa6:	78b3      	ldrb	r3, [r6, #2]
    2aa8:	2b08      	cmp	r3, #8
    2aaa:	d100      	bne.n	2aae <tc_init+0x96>
    2aac:	e086      	b.n	2bbc <tc_init+0x1a4>
	gclk_chan_config.source_generator = config->clock_source;
    2aae:	a901      	add	r1, sp, #4
    2ab0:	7833      	ldrb	r3, [r6, #0]
    2ab2:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    2ab4:	ab05      	add	r3, sp, #20
    2ab6:	5ddf      	ldrb	r7, [r3, r7]
    2ab8:	0038      	movs	r0, r7
    2aba:	4b63      	ldr	r3, [pc, #396]	; (2c48 <tc_init+0x230>)
    2abc:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    2abe:	0038      	movs	r0, r7
    2ac0:	4b62      	ldr	r3, [pc, #392]	; (2c4c <tc_init+0x234>)
    2ac2:	4798      	blx	r3
	ctrla_tmp =
    2ac4:	8931      	ldrh	r1, [r6, #8]
    2ac6:	88b3      	ldrh	r3, [r6, #4]
    2ac8:	430b      	orrs	r3, r1
			(uint32_t)config->wave_generation |
    2aca:	78b1      	ldrb	r1, [r6, #2]
    2acc:	79b2      	ldrb	r2, [r6, #6]
    2ace:	4311      	orrs	r1, r2
	ctrla_tmp =
    2ad0:	4319      	orrs	r1, r3
	if (config->run_in_standby) {
    2ad2:	7873      	ldrb	r3, [r6, #1]
    2ad4:	2b00      	cmp	r3, #0
    2ad6:	d002      	beq.n	2ade <tc_init+0xc6>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    2ad8:	2380      	movs	r3, #128	; 0x80
    2ada:	011b      	lsls	r3, r3, #4
    2adc:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2ade:	6822      	ldr	r2, [r4, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2ae0:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    2ae2:	b25b      	sxtb	r3, r3
    2ae4:	2b00      	cmp	r3, #0
    2ae6:	dbfb      	blt.n	2ae0 <tc_init+0xc8>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    2ae8:	8029      	strh	r1, [r5, #0]
	if (config->oneshot) {
    2aea:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    2aec:	1e4b      	subs	r3, r1, #1
    2aee:	4199      	sbcs	r1, r3
    2af0:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
    2af2:	7bb3      	ldrb	r3, [r6, #14]
    2af4:	2b00      	cmp	r3, #0
    2af6:	d001      	beq.n	2afc <tc_init+0xe4>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    2af8:	2301      	movs	r3, #1
    2afa:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2afc:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2afe:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    2b00:	b25b      	sxtb	r3, r3
    2b02:	2b00      	cmp	r3, #0
    2b04:	dbfb      	blt.n	2afe <tc_init+0xe6>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    2b06:	23ff      	movs	r3, #255	; 0xff
    2b08:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
    2b0a:	2900      	cmp	r1, #0
    2b0c:	d005      	beq.n	2b1a <tc_init+0x102>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b0e:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b10:	7bd3      	ldrb	r3, [r2, #15]
		while (tc_is_syncing(module_inst)) {
    2b12:	b25b      	sxtb	r3, r3
    2b14:	2b00      	cmp	r3, #0
    2b16:	dbfb      	blt.n	2b10 <tc_init+0xf8>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    2b18:	7169      	strb	r1, [r5, #5]
	ctrlc_tmp = config->waveform_invert_output;
    2b1a:	7ab1      	ldrb	r1, [r6, #10]
		if (config->enable_capture_on_channel[i] == true) {
    2b1c:	7af3      	ldrb	r3, [r6, #11]
    2b1e:	2b00      	cmp	r3, #0
    2b20:	d001      	beq.n	2b26 <tc_init+0x10e>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    2b22:	2310      	movs	r3, #16
    2b24:	4319      	orrs	r1, r3
		if (config->enable_capture_on_channel[i] == true) {
    2b26:	7b33      	ldrb	r3, [r6, #12]
    2b28:	2b00      	cmp	r3, #0
    2b2a:	d001      	beq.n	2b30 <tc_init+0x118>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    2b2c:	2320      	movs	r3, #32
    2b2e:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b30:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b32:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    2b34:	b25b      	sxtb	r3, r3
    2b36:	2b00      	cmp	r3, #0
    2b38:	dbfb      	blt.n	2b32 <tc_init+0x11a>
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    2b3a:	71a9      	strb	r1, [r5, #6]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b3c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b3e:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    2b40:	b25b      	sxtb	r3, r3
    2b42:	2b00      	cmp	r3, #0
    2b44:	dbfb      	blt.n	2b3e <tc_init+0x126>
	switch (module_inst->counter_size) {
    2b46:	7923      	ldrb	r3, [r4, #4]
    2b48:	2b04      	cmp	r3, #4
    2b4a:	d03f      	beq.n	2bcc <tc_init+0x1b4>
    2b4c:	2b08      	cmp	r3, #8
    2b4e:	d05e      	beq.n	2c0e <tc_init+0x1f6>
	return STATUS_ERR_INVALID_ARG;
    2b50:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    2b52:	2b00      	cmp	r3, #0
    2b54:	d000      	beq.n	2b58 <tc_init+0x140>
    2b56:	e78b      	b.n	2a70 <tc_init+0x58>
    2b58:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2b5a:	b25b      	sxtb	r3, r3
    2b5c:	2b00      	cmp	r3, #0
    2b5e:	dbfb      	blt.n	2b58 <tc_init+0x140>
				= config->counter_16_bit.value;
    2b60:	8d33      	ldrh	r3, [r6, #40]	; 0x28
    2b62:	822b      	strh	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b64:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b66:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2b68:	b25b      	sxtb	r3, r3
    2b6a:	2b00      	cmp	r3, #0
    2b6c:	dbfb      	blt.n	2b66 <tc_init+0x14e>
					config->counter_16_bit.compare_capture_channel[0];
    2b6e:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    2b70:	832b      	strh	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b72:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b74:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2b76:	b25b      	sxtb	r3, r3
    2b78:	2b00      	cmp	r3, #0
    2b7a:	dbfb      	blt.n	2b74 <tc_init+0x15c>
					config->counter_16_bit.compare_capture_channel[1];
    2b7c:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    2b7e:	836b      	strh	r3, [r5, #26]
			return STATUS_OK;
    2b80:	2000      	movs	r0, #0
    2b82:	e775      	b.n	2a70 <tc_init+0x58>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2b84:	a902      	add	r1, sp, #8
    2b86:	2301      	movs	r3, #1
    2b88:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    2b8a:	2200      	movs	r2, #0
    2b8c:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    2b8e:	7e32      	ldrb	r2, [r6, #24]
    2b90:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    2b92:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    2b94:	7d30      	ldrb	r0, [r6, #20]
    2b96:	4b2e      	ldr	r3, [pc, #184]	; (2c50 <tc_init+0x238>)
    2b98:	4798      	blx	r3
    2b9a:	e779      	b.n	2a90 <tc_init+0x78>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2b9c:	a902      	add	r1, sp, #8
    2b9e:	2301      	movs	r3, #1
    2ba0:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    2ba2:	2200      	movs	r2, #0
    2ba4:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    2ba6:	3224      	adds	r2, #36	; 0x24
    2ba8:	18b2      	adds	r2, r6, r2
    2baa:	7812      	ldrb	r2, [r2, #0]
    2bac:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    2bae:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    2bb0:	331f      	adds	r3, #31
    2bb2:	18f3      	adds	r3, r6, r3
    2bb4:	7818      	ldrb	r0, [r3, #0]
    2bb6:	4b26      	ldr	r3, [pc, #152]	; (2c50 <tc_init+0x238>)
    2bb8:	4798      	blx	r3
    2bba:	e76d      	b.n	2a98 <tc_init+0x80>
    2bbc:	6a08      	ldr	r0, [r1, #32]
				inst_pm_apbmask[instance + 1]);
    2bbe:	1c7a      	adds	r2, r7, #1
    2bc0:	0052      	lsls	r2, r2, #1
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    2bc2:	ab03      	add	r3, sp, #12
    2bc4:	5ad3      	ldrh	r3, [r2, r3]
    2bc6:	4303      	orrs	r3, r0
    2bc8:	620b      	str	r3, [r1, #32]
    2bca:	e770      	b.n	2aae <tc_init+0x96>
    2bcc:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2bce:	b25b      	sxtb	r3, r3
    2bd0:	2b00      	cmp	r3, #0
    2bd2:	dbfb      	blt.n	2bcc <tc_init+0x1b4>
					config->counter_8_bit.value;
    2bd4:	2328      	movs	r3, #40	; 0x28
    2bd6:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
    2bd8:	742b      	strb	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2bda:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2bdc:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2bde:	b25b      	sxtb	r3, r3
    2be0:	2b00      	cmp	r3, #0
    2be2:	dbfb      	blt.n	2bdc <tc_init+0x1c4>
					config->counter_8_bit.period;
    2be4:	2329      	movs	r3, #41	; 0x29
    2be6:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
    2be8:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2bea:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2bec:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2bee:	b25b      	sxtb	r3, r3
    2bf0:	2b00      	cmp	r3, #0
    2bf2:	dbfb      	blt.n	2bec <tc_init+0x1d4>
					config->counter_8_bit.compare_capture_channel[0];
    2bf4:	232a      	movs	r3, #42	; 0x2a
    2bf6:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
    2bf8:	762b      	strb	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2bfa:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2bfc:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2bfe:	b25b      	sxtb	r3, r3
    2c00:	2b00      	cmp	r3, #0
    2c02:	dbfb      	blt.n	2bfc <tc_init+0x1e4>
					config->counter_8_bit.compare_capture_channel[1];
    2c04:	232b      	movs	r3, #43	; 0x2b
    2c06:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
    2c08:	766b      	strb	r3, [r5, #25]
			return STATUS_OK;
    2c0a:	2000      	movs	r0, #0
    2c0c:	e730      	b.n	2a70 <tc_init+0x58>
    2c0e:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2c10:	b25b      	sxtb	r3, r3
    2c12:	2b00      	cmp	r3, #0
    2c14:	dbfb      	blt.n	2c0e <tc_init+0x1f6>
				= config->counter_32_bit.value;
    2c16:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    2c18:	612b      	str	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2c1a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2c1c:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2c1e:	b25b      	sxtb	r3, r3
    2c20:	2b00      	cmp	r3, #0
    2c22:	dbfb      	blt.n	2c1c <tc_init+0x204>
			hw->COUNT32.CC[0].reg =
    2c24:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    2c26:	61ab      	str	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2c28:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2c2a:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2c2c:	b25b      	sxtb	r3, r3
    2c2e:	2b00      	cmp	r3, #0
    2c30:	dbfb      	blt.n	2c2a <tc_init+0x212>
					config->counter_32_bit.compare_capture_channel[1];
    2c32:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    2c34:	61eb      	str	r3, [r5, #28]
			return STATUS_OK;
    2c36:	2000      	movs	r0, #0
    2c38:	e71a      	b.n	2a70 <tc_init+0x58>
    2c3a:	46c0      	nop			; (mov r8, r8)
    2c3c:	000029e1 	.word	0x000029e1
    2c40:	20002298 	.word	0x20002298
    2c44:	40000400 	.word	0x40000400
    2c48:	000027c1 	.word	0x000027c1
    2c4c:	00002735 	.word	0x00002735
    2c50:	000028b9 	.word	0x000028b9

00002c54 <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    2c54:	6802      	ldr	r2, [r0, #0]
    2c56:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    2c58:	b25b      	sxtb	r3, r3
    2c5a:	2b00      	cmp	r3, #0
    2c5c:	dbfb      	blt.n	2c56 <tc_get_count_value+0x2>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    2c5e:	7903      	ldrb	r3, [r0, #4]
    2c60:	2b04      	cmp	r3, #4
    2c62:	d005      	beq.n	2c70 <tc_get_count_value+0x1c>
    2c64:	2b08      	cmp	r3, #8
    2c66:	d009      	beq.n	2c7c <tc_get_count_value+0x28>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    2c68:	2000      	movs	r0, #0
	switch (module_inst->counter_size) {
    2c6a:	2b00      	cmp	r3, #0
    2c6c:	d003      	beq.n	2c76 <tc_get_count_value+0x22>
}
    2c6e:	4770      	bx	lr
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    2c70:	7c10      	ldrb	r0, [r2, #16]
    2c72:	b2c0      	uxtb	r0, r0
    2c74:	e7fb      	b.n	2c6e <tc_get_count_value+0x1a>
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    2c76:	8a10      	ldrh	r0, [r2, #16]
    2c78:	b280      	uxth	r0, r0
    2c7a:	e7f8      	b.n	2c6e <tc_get_count_value+0x1a>
			return tc_module->COUNT32.COUNT.reg;
    2c7c:	6910      	ldr	r0, [r2, #16]
    2c7e:	e7f6      	b.n	2c6e <tc_get_count_value+0x1a>

00002c80 <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    2c80:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    2c82:	6804      	ldr	r4, [r0, #0]
    2c84:	7be3      	ldrb	r3, [r4, #15]

	while (tc_is_syncing(module_inst)) {
    2c86:	b25b      	sxtb	r3, r3
    2c88:	2b00      	cmp	r3, #0
    2c8a:	dbfb      	blt.n	2c84 <tc_set_compare_value+0x4>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    2c8c:	7903      	ldrb	r3, [r0, #4]
    2c8e:	2b04      	cmp	r3, #4
    2c90:	d005      	beq.n	2c9e <tc_set_compare_value+0x1e>
    2c92:	2b08      	cmp	r3, #8
    2c94:	d014      	beq.n	2cc0 <tc_set_compare_value+0x40>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    2c96:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    2c98:	2b00      	cmp	r3, #0
    2c9a:	d008      	beq.n	2cae <tc_set_compare_value+0x2e>
}
    2c9c:	bd10      	pop	{r4, pc}
	return STATUS_ERR_INVALID_ARG;
    2c9e:	2017      	movs	r0, #23
			if (channel_index <
    2ca0:	2901      	cmp	r1, #1
    2ca2:	d8fb      	bhi.n	2c9c <tc_set_compare_value+0x1c>
						(uint8_t)compare;
    2ca4:	b2d2      	uxtb	r2, r2
				tc_module->COUNT8.CC[channel_index].reg  =
    2ca6:	1861      	adds	r1, r4, r1
    2ca8:	760a      	strb	r2, [r1, #24]
				return STATUS_OK;
    2caa:	2000      	movs	r0, #0
    2cac:	e7f6      	b.n	2c9c <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    2cae:	2017      	movs	r0, #23
			if (channel_index <
    2cb0:	2901      	cmp	r1, #1
    2cb2:	d8f3      	bhi.n	2c9c <tc_set_compare_value+0x1c>
						(uint16_t)compare;
    2cb4:	b292      	uxth	r2, r2
				tc_module->COUNT16.CC[channel_index].reg =
    2cb6:	310c      	adds	r1, #12
    2cb8:	0049      	lsls	r1, r1, #1
    2cba:	530a      	strh	r2, [r1, r4]
				return STATUS_OK;
    2cbc:	2000      	movs	r0, #0
    2cbe:	e7ed      	b.n	2c9c <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    2cc0:	2017      	movs	r0, #23
			if (channel_index <
    2cc2:	2901      	cmp	r1, #1
    2cc4:	d8ea      	bhi.n	2c9c <tc_set_compare_value+0x1c>
				tc_module->COUNT32.CC[channel_index].reg =
    2cc6:	3106      	adds	r1, #6
    2cc8:	0089      	lsls	r1, r1, #2
    2cca:	510a      	str	r2, [r1, r4]
				return STATUS_OK;
    2ccc:	2000      	movs	r0, #0
    2cce:	e7e5      	b.n	2c9c <tc_set_compare_value+0x1c>

00002cd0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    2cd0:	e7fe      	b.n	2cd0 <Dummy_Handler>
	...

00002cd4 <Reset_Handler>:
{
    2cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    2cd6:	4a2a      	ldr	r2, [pc, #168]	; (2d80 <Reset_Handler+0xac>)
    2cd8:	4b2a      	ldr	r3, [pc, #168]	; (2d84 <Reset_Handler+0xb0>)
    2cda:	429a      	cmp	r2, r3
    2cdc:	d011      	beq.n	2d02 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    2cde:	001a      	movs	r2, r3
    2ce0:	4b29      	ldr	r3, [pc, #164]	; (2d88 <Reset_Handler+0xb4>)
    2ce2:	429a      	cmp	r2, r3
    2ce4:	d20d      	bcs.n	2d02 <Reset_Handler+0x2e>
    2ce6:	4a29      	ldr	r2, [pc, #164]	; (2d8c <Reset_Handler+0xb8>)
    2ce8:	3303      	adds	r3, #3
    2cea:	1a9b      	subs	r3, r3, r2
    2cec:	089b      	lsrs	r3, r3, #2
    2cee:	3301      	adds	r3, #1
    2cf0:	009b      	lsls	r3, r3, #2
    2cf2:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    2cf4:	4823      	ldr	r0, [pc, #140]	; (2d84 <Reset_Handler+0xb0>)
    2cf6:	4922      	ldr	r1, [pc, #136]	; (2d80 <Reset_Handler+0xac>)
    2cf8:	588c      	ldr	r4, [r1, r2]
    2cfa:	5084      	str	r4, [r0, r2]
    2cfc:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    2cfe:	429a      	cmp	r2, r3
    2d00:	d1fa      	bne.n	2cf8 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    2d02:	4a23      	ldr	r2, [pc, #140]	; (2d90 <Reset_Handler+0xbc>)
    2d04:	4b23      	ldr	r3, [pc, #140]	; (2d94 <Reset_Handler+0xc0>)
    2d06:	429a      	cmp	r2, r3
    2d08:	d20a      	bcs.n	2d20 <Reset_Handler+0x4c>
    2d0a:	43d3      	mvns	r3, r2
    2d0c:	4921      	ldr	r1, [pc, #132]	; (2d94 <Reset_Handler+0xc0>)
    2d0e:	185b      	adds	r3, r3, r1
    2d10:	2103      	movs	r1, #3
    2d12:	438b      	bics	r3, r1
    2d14:	3304      	adds	r3, #4
    2d16:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    2d18:	2100      	movs	r1, #0
    2d1a:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    2d1c:	4293      	cmp	r3, r2
    2d1e:	d1fc      	bne.n	2d1a <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2d20:	4a1d      	ldr	r2, [pc, #116]	; (2d98 <Reset_Handler+0xc4>)
    2d22:	21ff      	movs	r1, #255	; 0xff
    2d24:	4b1d      	ldr	r3, [pc, #116]	; (2d9c <Reset_Handler+0xc8>)
    2d26:	438b      	bics	r3, r1
    2d28:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    2d2a:	39fd      	subs	r1, #253	; 0xfd
    2d2c:	2390      	movs	r3, #144	; 0x90
    2d2e:	005b      	lsls	r3, r3, #1
    2d30:	4a1b      	ldr	r2, [pc, #108]	; (2da0 <Reset_Handler+0xcc>)
    2d32:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    2d34:	4a1b      	ldr	r2, [pc, #108]	; (2da4 <Reset_Handler+0xd0>)
    2d36:	78d3      	ldrb	r3, [r2, #3]
    2d38:	2503      	movs	r5, #3
    2d3a:	43ab      	bics	r3, r5
    2d3c:	2402      	movs	r4, #2
    2d3e:	4323      	orrs	r3, r4
    2d40:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    2d42:	78d3      	ldrb	r3, [r2, #3]
    2d44:	270c      	movs	r7, #12
    2d46:	43bb      	bics	r3, r7
    2d48:	2608      	movs	r6, #8
    2d4a:	4333      	orrs	r3, r6
    2d4c:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    2d4e:	4b16      	ldr	r3, [pc, #88]	; (2da8 <Reset_Handler+0xd4>)
    2d50:	7b98      	ldrb	r0, [r3, #14]
    2d52:	2230      	movs	r2, #48	; 0x30
    2d54:	4390      	bics	r0, r2
    2d56:	2220      	movs	r2, #32
    2d58:	4310      	orrs	r0, r2
    2d5a:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    2d5c:	7b99      	ldrb	r1, [r3, #14]
    2d5e:	43b9      	bics	r1, r7
    2d60:	4331      	orrs	r1, r6
    2d62:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    2d64:	7b9a      	ldrb	r2, [r3, #14]
    2d66:	43aa      	bics	r2, r5
    2d68:	4322      	orrs	r2, r4
    2d6a:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    2d6c:	4a0f      	ldr	r2, [pc, #60]	; (2dac <Reset_Handler+0xd8>)
    2d6e:	6853      	ldr	r3, [r2, #4]
    2d70:	2180      	movs	r1, #128	; 0x80
    2d72:	430b      	orrs	r3, r1
    2d74:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    2d76:	4b0e      	ldr	r3, [pc, #56]	; (2db0 <Reset_Handler+0xdc>)
    2d78:	4798      	blx	r3
        main();
    2d7a:	4b0e      	ldr	r3, [pc, #56]	; (2db4 <Reset_Handler+0xe0>)
    2d7c:	4798      	blx	r3
    2d7e:	e7fe      	b.n	2d7e <Reset_Handler+0xaa>
    2d80:	0000b100 	.word	0x0000b100
    2d84:	20000000 	.word	0x20000000
    2d88:	200001e0 	.word	0x200001e0
    2d8c:	20000004 	.word	0x20000004
    2d90:	200001e0 	.word	0x200001e0
    2d94:	200023b8 	.word	0x200023b8
    2d98:	e000ed00 	.word	0xe000ed00
    2d9c:	00000000 	.word	0x00000000
    2da0:	41007000 	.word	0x41007000
    2da4:	41005000 	.word	0x41005000
    2da8:	41004800 	.word	0x41004800
    2dac:	41004000 	.word	0x41004000
    2db0:	000054b9 	.word	0x000054b9
    2db4:	000053a9 	.word	0x000053a9

00002db8 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    2db8:	b5f0      	push	{r4, r5, r6, r7, lr}
    2dba:	46c6      	mov	lr, r8
    2dbc:	b500      	push	{lr}
    2dbe:	000c      	movs	r4, r1
    2dc0:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    2dc2:	2800      	cmp	r0, #0
    2dc4:	d10f      	bne.n	2de6 <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    2dc6:	2a00      	cmp	r2, #0
    2dc8:	dd11      	ble.n	2dee <_read+0x36>
    2dca:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    2dcc:	4e09      	ldr	r6, [pc, #36]	; (2df4 <_read+0x3c>)
    2dce:	4d0a      	ldr	r5, [pc, #40]	; (2df8 <_read+0x40>)
    2dd0:	6830      	ldr	r0, [r6, #0]
    2dd2:	0021      	movs	r1, r4
    2dd4:	682b      	ldr	r3, [r5, #0]
    2dd6:	4798      	blx	r3
		ptr++;
    2dd8:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    2dda:	42bc      	cmp	r4, r7
    2ddc:	d1f8      	bne.n	2dd0 <_read+0x18>
		nChars++;
	}
	return nChars;
}
    2dde:	4640      	mov	r0, r8
    2de0:	bc04      	pop	{r2}
    2de2:	4690      	mov	r8, r2
    2de4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    2de6:	2301      	movs	r3, #1
    2de8:	425b      	negs	r3, r3
    2dea:	4698      	mov	r8, r3
    2dec:	e7f7      	b.n	2dde <_read+0x26>
	for (; len > 0; --len) {
    2dee:	4680      	mov	r8, r0
    2df0:	e7f5      	b.n	2dde <_read+0x26>
    2df2:	46c0      	nop			; (mov r8, r8)
    2df4:	200022ac 	.word	0x200022ac
    2df8:	200022a4 	.word	0x200022a4

00002dfc <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    2dfc:	b5f0      	push	{r4, r5, r6, r7, lr}
    2dfe:	46c6      	mov	lr, r8
    2e00:	b500      	push	{lr}
    2e02:	000e      	movs	r6, r1
    2e04:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    2e06:	3801      	subs	r0, #1
    2e08:	2802      	cmp	r0, #2
    2e0a:	d810      	bhi.n	2e2e <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    2e0c:	2a00      	cmp	r2, #0
    2e0e:	d011      	beq.n	2e34 <_write+0x38>
    2e10:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    2e12:	4b0c      	ldr	r3, [pc, #48]	; (2e44 <_write+0x48>)
    2e14:	4698      	mov	r8, r3
    2e16:	4f0c      	ldr	r7, [pc, #48]	; (2e48 <_write+0x4c>)
    2e18:	4643      	mov	r3, r8
    2e1a:	6818      	ldr	r0, [r3, #0]
    2e1c:	5d31      	ldrb	r1, [r6, r4]
    2e1e:	683b      	ldr	r3, [r7, #0]
    2e20:	4798      	blx	r3
    2e22:	2800      	cmp	r0, #0
    2e24:	db08      	blt.n	2e38 <_write+0x3c>
			return -1;
		}
		++nChars;
    2e26:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    2e28:	42a5      	cmp	r5, r4
    2e2a:	d1f5      	bne.n	2e18 <_write+0x1c>
    2e2c:	e006      	b.n	2e3c <_write+0x40>
		return -1;
    2e2e:	2401      	movs	r4, #1
    2e30:	4264      	negs	r4, r4
    2e32:	e003      	b.n	2e3c <_write+0x40>
	for (; len != 0; --len) {
    2e34:	0014      	movs	r4, r2
    2e36:	e001      	b.n	2e3c <_write+0x40>
			return -1;
    2e38:	2401      	movs	r4, #1
    2e3a:	4264      	negs	r4, r4
	}
	return nChars;
}
    2e3c:	0020      	movs	r0, r4
    2e3e:	bc04      	pop	{r2}
    2e40:	4690      	mov	r8, r2
    2e42:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2e44:	200022ac 	.word	0x200022ac
    2e48:	200022a8 	.word	0x200022a8

00002e4c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    2e4c:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    2e4e:	4a06      	ldr	r2, [pc, #24]	; (2e68 <_sbrk+0x1c>)
    2e50:	6812      	ldr	r2, [r2, #0]
    2e52:	2a00      	cmp	r2, #0
    2e54:	d004      	beq.n	2e60 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    2e56:	4a04      	ldr	r2, [pc, #16]	; (2e68 <_sbrk+0x1c>)
    2e58:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    2e5a:	18c3      	adds	r3, r0, r3
    2e5c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    2e5e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    2e60:	4902      	ldr	r1, [pc, #8]	; (2e6c <_sbrk+0x20>)
    2e62:	4a01      	ldr	r2, [pc, #4]	; (2e68 <_sbrk+0x1c>)
    2e64:	6011      	str	r1, [r2, #0]
    2e66:	e7f6      	b.n	2e56 <_sbrk+0xa>
    2e68:	2000027c 	.word	0x2000027c
    2e6c:	200043b8 	.word	0x200043b8

00002e70 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    2e70:	2001      	movs	r0, #1
    2e72:	4240      	negs	r0, r0
    2e74:	4770      	bx	lr

00002e76 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    2e76:	2380      	movs	r3, #128	; 0x80
    2e78:	019b      	lsls	r3, r3, #6
    2e7a:	604b      	str	r3, [r1, #4]

	return 0;
}
    2e7c:	2000      	movs	r0, #0
    2e7e:	4770      	bx	lr

00002e80 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    2e80:	2001      	movs	r0, #1
    2e82:	4770      	bx	lr

00002e84 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    2e84:	2000      	movs	r0, #0
    2e86:	4770      	bx	lr

00002e88 <NWK_Init>:

/*************************************************************************//**
*  @brief Initializes all network layer modules
*****************************************************************************/
void NWK_Init(void)
{
    2e88:	b510      	push	{r4, lr}
	nwkIb.nwkSeqNum = 0;
    2e8a:	4a0d      	ldr	r2, [pc, #52]	; (2ec0 <NWK_Init+0x38>)
    2e8c:	2300      	movs	r3, #0
    2e8e:	7113      	strb	r3, [r2, #4]
	nwkIb.macSeqNum = 0;
    2e90:	7153      	strb	r3, [r2, #5]
	nwkIb.addr = 0;
    2e92:	8013      	strh	r3, [r2, #0]
	nwkIb.lock = 0;
    2e94:	2158      	movs	r1, #88	; 0x58
    2e96:	5253      	strh	r3, [r2, r1]
    2e98:	0013      	movs	r3, r2
    2e9a:	3240      	adds	r2, #64	; 0x40

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
		nwkIb.endpoint[i] = NULL;
    2e9c:	2100      	movs	r1, #0
    2e9e:	6099      	str	r1, [r3, #8]
    2ea0:	3304      	adds	r3, #4
	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
    2ea2:	4293      	cmp	r3, r2
    2ea4:	d1fb      	bne.n	2e9e <NWK_Init+0x16>
	}

	nwkTxInit();
    2ea6:	4b07      	ldr	r3, [pc, #28]	; (2ec4 <NWK_Init+0x3c>)
    2ea8:	4798      	blx	r3
	nwkRxInit();
    2eaa:	4b07      	ldr	r3, [pc, #28]	; (2ec8 <NWK_Init+0x40>)
    2eac:	4798      	blx	r3
	nwkFrameInit();
    2eae:	4b07      	ldr	r3, [pc, #28]	; (2ecc <NWK_Init+0x44>)
    2eb0:	4798      	blx	r3
	nwkDataReqInit();
    2eb2:	4b07      	ldr	r3, [pc, #28]	; (2ed0 <NWK_Init+0x48>)
    2eb4:	4798      	blx	r3

#ifdef NWK_ENABLE_ROUTING
	nwkRouteInit();
    2eb6:	4b07      	ldr	r3, [pc, #28]	; (2ed4 <NWK_Init+0x4c>)
    2eb8:	4798      	blx	r3
#endif

#ifdef NWK_ENABLE_SECURITY
	nwkSecurityInit();
    2eba:	4b07      	ldr	r3, [pc, #28]	; (2ed8 <NWK_Init+0x50>)
    2ebc:	4798      	blx	r3
#endif

#ifdef NWK_ENABLE_ROUTE_DISCOVERY
	nwkRouteDiscoveryInit();
#endif
}
    2ebe:	bd10      	pop	{r4, pc}
    2ec0:	200022b0 	.word	0x200022b0
    2ec4:	00003d7d 	.word	0x00003d7d
    2ec8:	000035d5 	.word	0x000035d5
    2ecc:	000030ed 	.word	0x000030ed
    2ed0:	00002f75 	.word	0x00002f75
    2ed4:	000031e5 	.word	0x000031e5
    2ed8:	00003a5d 	.word	0x00003a5d

00002edc <NWK_SetAddr>:
/*************************************************************************//**
*  @brief Sets network address of the node
*  @param[in] addr Adddress to set
*****************************************************************************/
void NWK_SetAddr(uint16_t addr)
{
    2edc:	b510      	push	{r4, lr}
	nwkIb.addr = addr;
    2ede:	4b02      	ldr	r3, [pc, #8]	; (2ee8 <NWK_SetAddr+0xc>)
    2ee0:	8018      	strh	r0, [r3, #0]
	PHY_SetShortAddr(addr);
    2ee2:	4b02      	ldr	r3, [pc, #8]	; (2eec <NWK_SetAddr+0x10>)
    2ee4:	4798      	blx	r3
}
    2ee6:	bd10      	pop	{r4, pc}
    2ee8:	200022b0 	.word	0x200022b0
    2eec:	0000419d 	.word	0x0000419d

00002ef0 <NWK_SetPanId>:
/*************************************************************************//**
*  @brief Sets network identifier (PAN) of the node
*  @param[in] panId PAN ID to set
*****************************************************************************/
void NWK_SetPanId(uint16_t panId)
{
    2ef0:	b510      	push	{r4, lr}
	nwkIb.panId = panId;
    2ef2:	4b02      	ldr	r3, [pc, #8]	; (2efc <NWK_SetPanId+0xc>)
    2ef4:	8058      	strh	r0, [r3, #2]
	PHY_SetPanId(panId);
    2ef6:	4b02      	ldr	r3, [pc, #8]	; (2f00 <NWK_SetPanId+0x10>)
    2ef8:	4798      	blx	r3
}
    2efa:	bd10      	pop	{r4, pc}
    2efc:	200022b0 	.word	0x200022b0
    2f00:	0000417d 	.word	0x0000417d

00002f04 <NWK_OpenEndpoint>:
*  @param[in] id Endpoint index (1-15)
*  @param[in] handler Pointer to the callback function
*****************************************************************************/
void NWK_OpenEndpoint(uint8_t id, bool (*handler)(NWK_DataInd_t *ind))
{
	nwkIb.endpoint[id] = handler;
    2f04:	3002      	adds	r0, #2
    2f06:	0080      	lsls	r0, r0, #2
    2f08:	4b01      	ldr	r3, [pc, #4]	; (2f10 <NWK_OpenEndpoint+0xc>)
    2f0a:	50c1      	str	r1, [r0, r3]
}
    2f0c:	4770      	bx	lr
    2f0e:	46c0      	nop			; (mov r8, r8)
    2f10:	200022b0 	.word	0x200022b0

00002f14 <NWK_TaskHandler>:

/*************************************************************************//**
*  @brief Network layer task handler
*****************************************************************************/
void NWK_TaskHandler(void)
{
    2f14:	b510      	push	{r4, lr}
	nwkRxTaskHandler();
    2f16:	4b04      	ldr	r3, [pc, #16]	; (2f28 <NWK_TaskHandler+0x14>)
    2f18:	4798      	blx	r3
	nwkTxTaskHandler();
    2f1a:	4b04      	ldr	r3, [pc, #16]	; (2f2c <NWK_TaskHandler+0x18>)
    2f1c:	4798      	blx	r3
	nwkDataReqTaskHandler();
    2f1e:	4b04      	ldr	r3, [pc, #16]	; (2f30 <NWK_TaskHandler+0x1c>)
    2f20:	4798      	blx	r3
#ifdef NWK_ENABLE_SECURITY
	nwkSecurityTaskHandler();
    2f22:	4b04      	ldr	r3, [pc, #16]	; (2f34 <NWK_TaskHandler+0x20>)
    2f24:	4798      	blx	r3
#endif
}
    2f26:	bd10      	pop	{r4, pc}
    2f28:	00003675 	.word	0x00003675
    2f2c:	00003f79 	.word	0x00003f79
    2f30:	00002fb5 	.word	0x00002fb5
    2f34:	00003b3d 	.word	0x00003b3d

00002f38 <nwkDataReqTxConf>:
/*************************************************************************//**
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
    2f38:	b510      	push	{r4, lr}
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2f3a:	4b0c      	ldr	r3, [pc, #48]	; (2f6c <nwkDataReqTxConf+0x34>)
    2f3c:	681b      	ldr	r3, [r3, #0]
    2f3e:	2b00      	cmp	r3, #0
    2f40:	d010      	beq.n	2f64 <nwkDataReqTxConf+0x2c>
		if (req->frame == frame) {
    2f42:	685a      	ldr	r2, [r3, #4]
    2f44:	4290      	cmp	r0, r2
    2f46:	d005      	beq.n	2f54 <nwkDataReqTxConf+0x1c>
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2f48:	681b      	ldr	r3, [r3, #0]
    2f4a:	2b00      	cmp	r3, #0
    2f4c:	d00a      	beq.n	2f64 <nwkDataReqTxConf+0x2c>
		if (req->frame == frame) {
    2f4e:	685a      	ldr	r2, [r3, #4]
    2f50:	4282      	cmp	r2, r0
    2f52:	d1f9      	bne.n	2f48 <nwkDataReqTxConf+0x10>
			req->status = frame->tx.status;
    2f54:	2285      	movs	r2, #133	; 0x85
    2f56:	5c82      	ldrb	r2, [r0, r2]
    2f58:	771a      	strb	r2, [r3, #28]
			req->control = frame->tx.control;
    2f5a:	2288      	movs	r2, #136	; 0x88
    2f5c:	5c82      	ldrb	r2, [r0, r2]
    2f5e:	775a      	strb	r2, [r3, #29]
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
    2f60:	2202      	movs	r2, #2
    2f62:	721a      	strb	r2, [r3, #8]
			break;
		}
	}

	nwkFrameFree(frame);
    2f64:	4b02      	ldr	r3, [pc, #8]	; (2f70 <nwkDataReqTxConf+0x38>)
    2f66:	4798      	blx	r3
}
    2f68:	bd10      	pop	{r4, pc}
    2f6a:	46c0      	nop			; (mov r8, r8)
    2f6c:	20000280 	.word	0x20000280
    2f70:	00003175 	.word	0x00003175

00002f74 <nwkDataReqInit>:
	nwkDataReqQueue = NULL;
    2f74:	2200      	movs	r2, #0
    2f76:	4b01      	ldr	r3, [pc, #4]	; (2f7c <nwkDataReqInit+0x8>)
    2f78:	601a      	str	r2, [r3, #0]
}
    2f7a:	4770      	bx	lr
    2f7c:	20000280 	.word	0x20000280

00002f80 <NWK_DataReq>:
	req->state = NWK_DATA_REQ_STATE_INITIAL;
    2f80:	2300      	movs	r3, #0
    2f82:	7203      	strb	r3, [r0, #8]
	req->status = NWK_SUCCESS_STATUS;
    2f84:	7703      	strb	r3, [r0, #28]
	req->frame = NULL;
    2f86:	6043      	str	r3, [r0, #4]
	nwkIb.lock++;
    2f88:	4908      	ldr	r1, [pc, #32]	; (2fac <NWK_DataReq+0x2c>)
    2f8a:	2258      	movs	r2, #88	; 0x58
    2f8c:	5a8b      	ldrh	r3, [r1, r2]
    2f8e:	3301      	adds	r3, #1
    2f90:	528b      	strh	r3, [r1, r2]
	if (NULL == nwkDataReqQueue) {
    2f92:	4b07      	ldr	r3, [pc, #28]	; (2fb0 <NWK_DataReq+0x30>)
    2f94:	681b      	ldr	r3, [r3, #0]
    2f96:	2b00      	cmp	r3, #0
    2f98:	d003      	beq.n	2fa2 <NWK_DataReq+0x22>
		req->next = nwkDataReqQueue;
    2f9a:	6003      	str	r3, [r0, #0]
		nwkDataReqQueue = req;
    2f9c:	4b04      	ldr	r3, [pc, #16]	; (2fb0 <NWK_DataReq+0x30>)
    2f9e:	6018      	str	r0, [r3, #0]
}
    2fa0:	4770      	bx	lr
		req->next = NULL;
    2fa2:	6003      	str	r3, [r0, #0]
		nwkDataReqQueue = req;
    2fa4:	4b02      	ldr	r3, [pc, #8]	; (2fb0 <NWK_DataReq+0x30>)
    2fa6:	6018      	str	r0, [r3, #0]
    2fa8:	e7fa      	b.n	2fa0 <NWK_DataReq+0x20>
    2faa:	46c0      	nop			; (mov r8, r8)
    2fac:	200022b0 	.word	0x200022b0
    2fb0:	20000280 	.word	0x20000280

00002fb4 <nwkDataReqTaskHandler>:

/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
    2fb4:	b570      	push	{r4, r5, r6, lr}
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2fb6:	4b47      	ldr	r3, [pc, #284]	; (30d4 <nwkDataReqTaskHandler+0x120>)
    2fb8:	681a      	ldr	r2, [r3, #0]
    2fba:	2a00      	cmp	r2, #0
    2fbc:	d100      	bne.n	2fc0 <nwkDataReqTaskHandler+0xc>
    2fbe:	e088      	b.n	30d2 <nwkDataReqTaskHandler+0x11e>
    2fc0:	0014      	movs	r4, r2
		switch (req->state) {
    2fc2:	7a23      	ldrb	r3, [r4, #8]
    2fc4:	2b00      	cmp	r3, #0
    2fc6:	d005      	beq.n	2fd4 <nwkDataReqTaskHandler+0x20>
    2fc8:	2b02      	cmp	r3, #2
    2fca:	d06e      	beq.n	30aa <nwkDataReqTaskHandler+0xf6>
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2fcc:	6824      	ldr	r4, [r4, #0]
    2fce:	2c00      	cmp	r4, #0
    2fd0:	d1f7      	bne.n	2fc2 <nwkDataReqTaskHandler+0xe>
    2fd2:	e07e      	b.n	30d2 <nwkDataReqTaskHandler+0x11e>
	if (NULL == (frame = nwkFrameAlloc())) {
    2fd4:	4b40      	ldr	r3, [pc, #256]	; (30d8 <nwkDataReqTaskHandler+0x124>)
    2fd6:	4798      	blx	r3
    2fd8:	1e05      	subs	r5, r0, #0
    2fda:	d062      	beq.n	30a2 <nwkDataReqTaskHandler+0xee>
	req->frame = frame;
    2fdc:	6060      	str	r0, [r4, #4]
	req->state = NWK_DATA_REQ_STATE_WAIT_CONF;
    2fde:	2001      	movs	r0, #1
    2fe0:	7220      	strb	r0, [r4, #8]
	frame->tx.confirm = nwkDataReqTxConf;
    2fe2:	4b3e      	ldr	r3, [pc, #248]	; (30dc <nwkDataReqTaskHandler+0x128>)
    2fe4:	2289      	movs	r2, #137	; 0x89
    2fe6:	54ab      	strb	r3, [r5, r2]
    2fe8:	0a19      	lsrs	r1, r3, #8
    2fea:	002a      	movs	r2, r5
    2fec:	3289      	adds	r2, #137	; 0x89
    2fee:	7051      	strb	r1, [r2, #1]
    2ff0:	0c19      	lsrs	r1, r3, #16
    2ff2:	7091      	strb	r1, [r2, #2]
    2ff4:	0e1b      	lsrs	r3, r3, #24
    2ff6:	70d3      	strb	r3, [r2, #3]
			: 0;
    2ff8:	7ba2      	ldrb	r2, [r4, #14]
    2ffa:	0892      	lsrs	r2, r2, #2
    2ffc:	2301      	movs	r3, #1
    2ffe:	401a      	ands	r2, r3
	frame->tx.control = req->options &
    3000:	2188      	movs	r1, #136	; 0x88
    3002:	546a      	strb	r2, [r5, r1]
			NWK_OPT_ACK_REQUEST ? 1 : 0;
    3004:	7ba1      	ldrb	r1, [r4, #14]
	frame->header.nwkFcf.ackRequest = req->options &
    3006:	4019      	ands	r1, r3
    3008:	7aea      	ldrb	r2, [r5, #11]
    300a:	4382      	bics	r2, r0
    300c:	430a      	orrs	r2, r1
    300e:	72ea      	strb	r2, [r5, #11]
			NWK_OPT_LINK_LOCAL ? 1 : 0;
    3010:	7ba2      	ldrb	r2, [r4, #14]
    3012:	08d2      	lsrs	r2, r2, #3
	frame->header.nwkFcf.linkLocal = req->options &
    3014:	401a      	ands	r2, r3
    3016:	0092      	lsls	r2, r2, #2
    3018:	7ae9      	ldrb	r1, [r5, #11]
    301a:	3003      	adds	r0, #3
    301c:	4381      	bics	r1, r0
    301e:	430a      	orrs	r2, r1
    3020:	72ea      	strb	r2, [r5, #11]
			NWK_OPT_ENABLE_SECURITY ? 1 : 0;
    3022:	7ba2      	ldrb	r2, [r4, #14]
    3024:	0852      	lsrs	r2, r2, #1
	frame->header.nwkFcf.security = req->options &
    3026:	4013      	ands	r3, r2
    3028:	005b      	lsls	r3, r3, #1
    302a:	7aea      	ldrb	r2, [r5, #11]
    302c:	2102      	movs	r1, #2
    302e:	438a      	bics	r2, r1
    3030:	4313      	orrs	r3, r2
    3032:	72eb      	strb	r3, [r5, #11]
	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    3034:	4a2a      	ldr	r2, [pc, #168]	; (30e0 <nwkDataReqTaskHandler+0x12c>)
    3036:	7913      	ldrb	r3, [r2, #4]
    3038:	3301      	adds	r3, #1
    303a:	b2db      	uxtb	r3, r3
    303c:	7113      	strb	r3, [r2, #4]
    303e:	732b      	strb	r3, [r5, #12]
	frame->header.nwkSrcAddr = nwkIb.addr;
    3040:	7813      	ldrb	r3, [r2, #0]
    3042:	736b      	strb	r3, [r5, #13]
    3044:	7853      	ldrb	r3, [r2, #1]
    3046:	73ab      	strb	r3, [r5, #14]
	frame->header.nwkDstAddr = req->dstAddr;
    3048:	8963      	ldrh	r3, [r4, #10]
    304a:	7aa2      	ldrb	r2, [r4, #10]
    304c:	73ea      	strb	r2, [r5, #15]
    304e:	0a1b      	lsrs	r3, r3, #8
    3050:	742b      	strb	r3, [r5, #16]
	frame->header.nwkSrcEndpoint = req->srcEndpoint;
    3052:	7b61      	ldrb	r1, [r4, #13]
    3054:	230f      	movs	r3, #15
    3056:	4019      	ands	r1, r3
    3058:	7c6a      	ldrb	r2, [r5, #17]
    305a:	300b      	adds	r0, #11
    305c:	4382      	bics	r2, r0
    305e:	430a      	orrs	r2, r1
    3060:	746a      	strb	r2, [r5, #17]
	frame->header.nwkDstEndpoint = req->dstEndpoint;
    3062:	7b22      	ldrb	r2, [r4, #12]
    3064:	0112      	lsls	r2, r2, #4
    3066:	7c69      	ldrb	r1, [r5, #17]
    3068:	400b      	ands	r3, r1
    306a:	4313      	orrs	r3, r2
    306c:	746b      	strb	r3, [r5, #17]
	memcpy(frame->payload, req->data, req->size);
    306e:	2381      	movs	r3, #129	; 0x81
    3070:	5ce8      	ldrb	r0, [r5, r3]
    3072:	3301      	adds	r3, #1
    3074:	5ceb      	ldrb	r3, [r5, r3]
    3076:	021b      	lsls	r3, r3, #8
    3078:	4303      	orrs	r3, r0
    307a:	2283      	movs	r2, #131	; 0x83
    307c:	5ca8      	ldrb	r0, [r5, r2]
    307e:	0400      	lsls	r0, r0, #16
    3080:	4303      	orrs	r3, r0
    3082:	3201      	adds	r2, #1
    3084:	5ca8      	ldrb	r0, [r5, r2]
    3086:	0600      	lsls	r0, r0, #24
    3088:	4318      	orrs	r0, r3
    308a:	7d22      	ldrb	r2, [r4, #20]
    308c:	6921      	ldr	r1, [r4, #16]
    308e:	4b15      	ldr	r3, [pc, #84]	; (30e4 <nwkDataReqTaskHandler+0x130>)
    3090:	4798      	blx	r3
	frame->size += req->size;
    3092:	786b      	ldrb	r3, [r5, #1]
    3094:	7d22      	ldrb	r2, [r4, #20]
    3096:	189b      	adds	r3, r3, r2
    3098:	706b      	strb	r3, [r5, #1]
	nwkTxFrame(frame);
    309a:	0028      	movs	r0, r5
    309c:	4b12      	ldr	r3, [pc, #72]	; (30e8 <nwkDataReqTaskHandler+0x134>)
    309e:	4798      	blx	r3
    30a0:	e017      	b.n	30d2 <nwkDataReqTaskHandler+0x11e>
		req->state = NWK_DATA_REQ_STATE_CONFIRM;
    30a2:	2302      	movs	r3, #2
    30a4:	7223      	strb	r3, [r4, #8]
		req->status = NWK_OUT_OF_MEMORY_STATUS;
    30a6:	7723      	strb	r3, [r4, #28]
    30a8:	e013      	b.n	30d2 <nwkDataReqTaskHandler+0x11e>
	if (nwkDataReqQueue == req) {
    30aa:	42a2      	cmp	r2, r4
    30ac:	d104      	bne.n	30b8 <nwkDataReqTaskHandler+0x104>
		nwkDataReqQueue = nwkDataReqQueue->next;
    30ae:	4b09      	ldr	r3, [pc, #36]	; (30d4 <nwkDataReqTaskHandler+0x120>)
    30b0:	6822      	ldr	r2, [r4, #0]
    30b2:	601a      	str	r2, [r3, #0]
    30b4:	e005      	b.n	30c2 <nwkDataReqTaskHandler+0x10e>
			prev = prev->next;
    30b6:	001a      	movs	r2, r3
		while (prev->next != req) {
    30b8:	6813      	ldr	r3, [r2, #0]
    30ba:	429c      	cmp	r4, r3
    30bc:	d1fb      	bne.n	30b6 <nwkDataReqTaskHandler+0x102>
		prev->next = ((NWK_DataReq_t *)prev->next)->next;
    30be:	6823      	ldr	r3, [r4, #0]
    30c0:	6013      	str	r3, [r2, #0]
	nwkIb.lock--;
    30c2:	4907      	ldr	r1, [pc, #28]	; (30e0 <nwkDataReqTaskHandler+0x12c>)
    30c4:	2258      	movs	r2, #88	; 0x58
    30c6:	5a8b      	ldrh	r3, [r1, r2]
    30c8:	3b01      	subs	r3, #1
    30ca:	528b      	strh	r3, [r1, r2]
	req->confirm(req);
    30cc:	69a3      	ldr	r3, [r4, #24]
    30ce:	0020      	movs	r0, r4
    30d0:	4798      	blx	r3

		default:
			break;
		}
	}
}
    30d2:	bd70      	pop	{r4, r5, r6, pc}
    30d4:	20000280 	.word	0x20000280
    30d8:	00003101 	.word	0x00003101
    30dc:	00002f39 	.word	0x00002f39
    30e0:	200022b0 	.word	0x200022b0
    30e4:	00005501 	.word	0x00005501
    30e8:	00003db1 	.word	0x00003db1

000030ec <nwkFrameInit>:
*  @brief Initializes the Frame module
*****************************************************************************/
void nwkFrameInit(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
    30ec:	4b03      	ldr	r3, [pc, #12]	; (30fc <nwkFrameInit+0x10>)
    30ee:	2200      	movs	r2, #0
    30f0:	701a      	strb	r2, [r3, #0]
    30f2:	218d      	movs	r1, #141	; 0x8d
    30f4:	545a      	strb	r2, [r3, r1]
    30f6:	318d      	adds	r1, #141	; 0x8d
    30f8:	545a      	strb	r2, [r3, r1]
	}
}
    30fa:	4770      	bx	lr
    30fc:	20000284 	.word	0x20000284

00003100 <nwkFrameAlloc>:
/*************************************************************************//**
*  @brief Allocates an empty frame from the buffer pool
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
    3100:	b570      	push	{r4, r5, r6, lr}
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    3102:	4b19      	ldr	r3, [pc, #100]	; (3168 <nwkFrameAlloc+0x68>)
    3104:	781b      	ldrb	r3, [r3, #0]
    3106:	2b00      	cmp	r3, #0
    3108:	d010      	beq.n	312c <nwkFrameAlloc+0x2c>
    310a:	238d      	movs	r3, #141	; 0x8d
    310c:	4a16      	ldr	r2, [pc, #88]	; (3168 <nwkFrameAlloc+0x68>)
    310e:	5cd3      	ldrb	r3, [r2, r3]
    3110:	2b00      	cmp	r3, #0
    3112:	d009      	beq.n	3128 <nwkFrameAlloc+0x28>
    3114:	238d      	movs	r3, #141	; 0x8d
    3116:	005b      	lsls	r3, r3, #1
    3118:	5cd3      	ldrb	r3, [r2, r3]
					sizeof(NwkFrameHeader_t);
			nwkIb.lock++;
			return &nwkFrameFrames[i];
		}
	}
	return NULL;
    311a:	2400      	movs	r4, #0
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    311c:	2b00      	cmp	r3, #0
    311e:	d001      	beq.n	3124 <nwkFrameAlloc+0x24>
}
    3120:	0020      	movs	r0, r4
    3122:	bd70      	pop	{r4, r5, r6, pc}
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    3124:	3302      	adds	r3, #2
    3126:	e002      	b.n	312e <nwkFrameAlloc+0x2e>
    3128:	2301      	movs	r3, #1
    312a:	e000      	b.n	312e <nwkFrameAlloc+0x2e>
    312c:	2300      	movs	r3, #0
    312e:	268d      	movs	r6, #141	; 0x8d
    3130:	435e      	muls	r6, r3
			memset(&nwkFrameFrames[i], 0, sizeof(NwkFrame_t));
    3132:	4d0d      	ldr	r5, [pc, #52]	; (3168 <nwkFrameAlloc+0x68>)
    3134:	19ac      	adds	r4, r5, r6
    3136:	228d      	movs	r2, #141	; 0x8d
    3138:	2100      	movs	r1, #0
    313a:	0020      	movs	r0, r4
    313c:	4b0b      	ldr	r3, [pc, #44]	; (316c <nwkFrameAlloc+0x6c>)
    313e:	4798      	blx	r3
			nwkFrameFrames[i].size = sizeof(NwkFrameHeader_t);
    3140:	2310      	movs	r3, #16
    3142:	7063      	strb	r3, [r4, #1]
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data +
    3144:	0033      	movs	r3, r6
    3146:	3312      	adds	r3, #18
    3148:	18eb      	adds	r3, r5, r3
    314a:	0022      	movs	r2, r4
    314c:	3281      	adds	r2, #129	; 0x81
    314e:	7013      	strb	r3, [r2, #0]
    3150:	0a19      	lsrs	r1, r3, #8
    3152:	7051      	strb	r1, [r2, #1]
    3154:	0c19      	lsrs	r1, r3, #16
    3156:	7091      	strb	r1, [r2, #2]
    3158:	0e1b      	lsrs	r3, r3, #24
    315a:	70d3      	strb	r3, [r2, #3]
			nwkIb.lock++;
    315c:	4904      	ldr	r1, [pc, #16]	; (3170 <nwkFrameAlloc+0x70>)
    315e:	2258      	movs	r2, #88	; 0x58
    3160:	5a8b      	ldrh	r3, [r1, r2]
    3162:	3301      	adds	r3, #1
    3164:	528b      	strh	r3, [r1, r2]
			return &nwkFrameFrames[i];
    3166:	e7db      	b.n	3120 <nwkFrameAlloc+0x20>
    3168:	20000284 	.word	0x20000284
    316c:	00005513 	.word	0x00005513
    3170:	200022b0 	.word	0x200022b0

00003174 <nwkFrameFree>:
*  @brief Frees a @a frame and returns it to the buffer pool
*  @param[in] frame Pointer to the frame to be freed
*****************************************************************************/
void nwkFrameFree(NwkFrame_t *frame)
{
	frame->state = NWK_FRAME_STATE_FREE;
    3174:	2300      	movs	r3, #0
    3176:	7003      	strb	r3, [r0, #0]
	nwkIb.lock--;
    3178:	4902      	ldr	r1, [pc, #8]	; (3184 <nwkFrameFree+0x10>)
    317a:	2258      	movs	r2, #88	; 0x58
    317c:	5a8b      	ldrh	r3, [r1, r2]
    317e:	3b01      	subs	r3, #1
    3180:	528b      	strh	r3, [r1, r2]
}
    3182:	4770      	bx	lr
    3184:	200022b0 	.word	0x200022b0

00003188 <nwkFrameNext>:
*  @param[in] frame Pointer to the current frame or @c NULL for the first frame
*  @return Next allocated frame or @c NULL if there are no more frames
*****************************************************************************/
NwkFrame_t *nwkFrameNext(NwkFrame_t *frame)
{
	if (NULL == frame) {
    3188:	2800      	cmp	r0, #0
    318a:	d012      	beq.n	31b2 <nwkFrameNext+0x2a>
		frame = nwkFrameFrames;
	} else {
		frame++;
    318c:	308d      	adds	r0, #141	; 0x8d
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    318e:	4b0c      	ldr	r3, [pc, #48]	; (31c0 <nwkFrameNext+0x38>)
    3190:	33a8      	adds	r3, #168	; 0xa8
    3192:	33ff      	adds	r3, #255	; 0xff
    3194:	4298      	cmp	r0, r3
    3196:	d210      	bcs.n	31ba <nwkFrameNext+0x32>
		if (NWK_FRAME_STATE_FREE != frame->state) {
    3198:	7803      	ldrb	r3, [r0, #0]
    319a:	2b00      	cmp	r3, #0
    319c:	d10c      	bne.n	31b8 <nwkFrameNext+0x30>
	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    319e:	4a08      	ldr	r2, [pc, #32]	; (31c0 <nwkFrameNext+0x38>)
    31a0:	32a8      	adds	r2, #168	; 0xa8
    31a2:	32ff      	adds	r2, #255	; 0xff
    31a4:	308d      	adds	r0, #141	; 0x8d
    31a6:	4290      	cmp	r0, r2
    31a8:	d205      	bcs.n	31b6 <nwkFrameNext+0x2e>
		if (NWK_FRAME_STATE_FREE != frame->state) {
    31aa:	7803      	ldrb	r3, [r0, #0]
    31ac:	2b00      	cmp	r3, #0
    31ae:	d0f9      	beq.n	31a4 <nwkFrameNext+0x1c>
    31b0:	e002      	b.n	31b8 <nwkFrameNext+0x30>
		frame = nwkFrameFrames;
    31b2:	4803      	ldr	r0, [pc, #12]	; (31c0 <nwkFrameNext+0x38>)
    31b4:	e7f0      	b.n	3198 <nwkFrameNext+0x10>
			return frame;
		}
	}

	return NULL;
    31b6:	2000      	movs	r0, #0
}
    31b8:	4770      	bx	lr
	return NULL;
    31ba:	2000      	movs	r0, #0
    31bc:	e7fc      	b.n	31b8 <nwkFrameNext+0x30>
    31be:	46c0      	nop			; (mov r8, r8)
    31c0:	20000284 	.word	0x20000284

000031c4 <nwkFrameCommandInit>:
*  @brief Sets default parameters for the the command @a frame
*  @param[in] frame Pointer to the command frame
*****************************************************************************/
void nwkFrameCommandInit(NwkFrame_t *frame)
{
	frame->tx.status = NWK_SUCCESS_STATUS;
    31c4:	2200      	movs	r2, #0
    31c6:	2385      	movs	r3, #133	; 0x85
    31c8:	54c2      	strb	r2, [r0, r3]
	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    31ca:	4a05      	ldr	r2, [pc, #20]	; (31e0 <nwkFrameCommandInit+0x1c>)
    31cc:	7913      	ldrb	r3, [r2, #4]
    31ce:	3301      	adds	r3, #1
    31d0:	b2db      	uxtb	r3, r3
    31d2:	7113      	strb	r3, [r2, #4]
    31d4:	7303      	strb	r3, [r0, #12]
	frame->header.nwkSrcAddr = nwkIb.addr;
    31d6:	7813      	ldrb	r3, [r2, #0]
    31d8:	7343      	strb	r3, [r0, #13]
    31da:	7853      	ldrb	r3, [r2, #1]
    31dc:	7383      	strb	r3, [r0, #14]
#ifdef NWK_ENABLE_SECURE_COMMANDS
	frame->header.nwkFcf.security = 1;
#endif
}
    31de:	4770      	bx	lr
    31e0:	200022b0 	.word	0x200022b0

000031e4 <nwkRouteInit>:

/*************************************************************************//**
*  @brief Initializes the Routing module
*****************************************************************************/
void nwkRouteInit(void)
{
    31e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    31e6:	4b09      	ldr	r3, [pc, #36]	; (320c <nwkRouteInit+0x28>)
    31e8:	3302      	adds	r3, #2
    31ea:	2200      	movs	r2, #0
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
    31ec:	2701      	movs	r7, #1
    31ee:	427f      	negs	r7, r7
		nwkRouteTable[i].fixed = 0;
    31f0:	4c06      	ldr	r4, [pc, #24]	; (320c <nwkRouteInit+0x28>)
    31f2:	2601      	movs	r6, #1
		nwkRouteTable[i].rank = 0;
    31f4:	2500      	movs	r5, #0
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
    31f6:	801f      	strh	r7, [r3, #0]
		nwkRouteTable[i].fixed = 0;
    31f8:	00d0      	lsls	r0, r2, #3
    31fa:	5d01      	ldrb	r1, [r0, r4]
    31fc:	43b1      	bics	r1, r6
    31fe:	5501      	strb	r1, [r0, r4]
		nwkRouteTable[i].rank = 0;
    3200:	711d      	strb	r5, [r3, #4]
    3202:	3201      	adds	r2, #1
    3204:	3308      	adds	r3, #8
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    3206:	2a64      	cmp	r2, #100	; 0x64
    3208:	d1f5      	bne.n	31f6 <nwkRouteInit+0x12>
	}
}
    320a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    320c:	2000042c 	.word	0x2000042c

00003210 <NWK_RouteFindEntry>:

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
    3210:	b530      	push	{r4, r5, lr}
    3212:	4a0c      	ldr	r2, [pc, #48]	; (3244 <NWK_RouteFindEntry+0x34>)
    3214:	3202      	adds	r2, #2
    3216:	2300      	movs	r3, #0
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		if (nwkRouteTable[i].dstAddr == dst &&
				nwkRouteTable[i].multicast == multicast) {
    3218:	4d0a      	ldr	r5, [pc, #40]	; (3244 <NWK_RouteFindEntry+0x34>)
    321a:	e003      	b.n	3224 <NWK_RouteFindEntry+0x14>
    321c:	3301      	adds	r3, #1
    321e:	3208      	adds	r2, #8
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    3220:	2b64      	cmp	r3, #100	; 0x64
    3222:	d00c      	beq.n	323e <NWK_RouteFindEntry+0x2e>
		if (nwkRouteTable[i].dstAddr == dst &&
    3224:	8814      	ldrh	r4, [r2, #0]
    3226:	4284      	cmp	r4, r0
    3228:	d1f8      	bne.n	321c <NWK_RouteFindEntry+0xc>
				nwkRouteTable[i].multicast == multicast) {
    322a:	00dc      	lsls	r4, r3, #3
    322c:	5d64      	ldrb	r4, [r4, r5]
    322e:	07a4      	lsls	r4, r4, #30
    3230:	0fe4      	lsrs	r4, r4, #31
		if (nwkRouteTable[i].dstAddr == dst &&
    3232:	428c      	cmp	r4, r1
    3234:	d1f2      	bne.n	321c <NWK_RouteFindEntry+0xc>
			return &nwkRouteTable[i];
    3236:	00db      	lsls	r3, r3, #3
    3238:	4802      	ldr	r0, [pc, #8]	; (3244 <NWK_RouteFindEntry+0x34>)
    323a:	18c0      	adds	r0, r0, r3
		}
	}

	return NULL;
}
    323c:	bd30      	pop	{r4, r5, pc}
	return NULL;
    323e:	2000      	movs	r0, #0
    3240:	e7fc      	b.n	323c <NWK_RouteFindEntry+0x2c>
    3242:	46c0      	nop			; (mov r8, r8)
    3244:	2000042c 	.word	0x2000042c

00003248 <NWK_RouteNewEntry>:

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
    3248:	b530      	push	{r4, r5, lr}
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
	NWK_RouteTableEntry_t *entry = NULL;
    324a:	2200      	movs	r2, #0
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
    324c:	4813      	ldr	r0, [pc, #76]	; (329c <NWK_RouteNewEntry+0x54>)

	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
		if (iter->fixed) {
    324e:	2401      	movs	r4, #1
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
    3250:	0003      	movs	r3, r0
    3252:	25c8      	movs	r5, #200	; 0xc8
    3254:	00ad      	lsls	r5, r5, #2
    3256:	46ac      	mov	ip, r5
    3258:	4463      	add	r3, ip
    325a:	0019      	movs	r1, r3
    325c:	e003      	b.n	3266 <NWK_RouteNewEntry+0x1e>
    325e:	0002      	movs	r2, r0
    3260:	3008      	adds	r0, #8
    3262:	4288      	cmp	r0, r1
    3264:	d00c      	beq.n	3280 <NWK_RouteNewEntry+0x38>
		if (iter->fixed) {
    3266:	7803      	ldrb	r3, [r0, #0]
    3268:	421c      	tst	r4, r3
    326a:	d1f9      	bne.n	3260 <NWK_RouteNewEntry+0x18>
			continue;
		}

		if (0 == iter->rank) {
    326c:	7983      	ldrb	r3, [r0, #6]
    326e:	2b00      	cmp	r3, #0
    3270:	d007      	beq.n	3282 <NWK_RouteNewEntry+0x3a>
			entry = iter;
			break;
		}

		if (NULL == entry || iter->rank < entry->rank) {
    3272:	2a00      	cmp	r2, #0
    3274:	d0f3      	beq.n	325e <NWK_RouteNewEntry+0x16>
    3276:	7995      	ldrb	r5, [r2, #6]
    3278:	429d      	cmp	r5, r3
    327a:	d9f1      	bls.n	3260 <NWK_RouteNewEntry+0x18>
    327c:	0002      	movs	r2, r0
    327e:	e7ef      	b.n	3260 <NWK_RouteNewEntry+0x18>
    3280:	0010      	movs	r0, r2
			entry = iter;
		}
	}

	entry->multicast = 0;
    3282:	7803      	ldrb	r3, [r0, #0]
	entry->score = NWK_ROUTE_DEFAULT_SCORE;
    3284:	2202      	movs	r2, #2
    3286:	4393      	bics	r3, r2
    3288:	001a      	movs	r2, r3
    328a:	230f      	movs	r3, #15
    328c:	4013      	ands	r3, r2
    328e:	2230      	movs	r2, #48	; 0x30
    3290:	4313      	orrs	r3, r2
    3292:	7003      	strb	r3, [r0, #0]
	entry->rank = NWK_ROUTE_DEFAULT_RANK;
    3294:	2380      	movs	r3, #128	; 0x80
    3296:	7183      	strb	r3, [r0, #6]

	return entry;
}
    3298:	bd30      	pop	{r4, r5, pc}
    329a:	46c0      	nop			; (mov r8, r8)
    329c:	2000042c 	.word	0x2000042c

000032a0 <NWK_RouteFreeEntry>:

/*************************************************************************//**
*****************************************************************************/
void NWK_RouteFreeEntry(NWK_RouteTableEntry_t *entry)
{
	if (entry->fixed) {
    32a0:	7803      	ldrb	r3, [r0, #0]
    32a2:	07db      	lsls	r3, r3, #31
    32a4:	d404      	bmi.n	32b0 <NWK_RouteFreeEntry+0x10>
		return;
	}

	entry->dstAddr = NWK_ROUTE_UNKNOWN;
    32a6:	2301      	movs	r3, #1
    32a8:	425b      	negs	r3, r3
    32aa:	8043      	strh	r3, [r0, #2]
	entry->rank = 0;
    32ac:	2300      	movs	r3, #0
    32ae:	7183      	strb	r3, [r0, #6]
}
    32b0:	4770      	bx	lr
	...

000032b4 <NWK_RouteNextHop>:

/*************************************************************************//**
*****************************************************************************/
uint16_t NWK_RouteNextHop(uint16_t dst, uint8_t multicast)
{
    32b4:	b510      	push	{r4, lr}
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    32b6:	4b04      	ldr	r3, [pc, #16]	; (32c8 <NWK_RouteNextHop+0x14>)
    32b8:	4798      	blx	r3
	if (entry) {
    32ba:	2800      	cmp	r0, #0
    32bc:	d001      	beq.n	32c2 <NWK_RouteNextHop+0xe>
		return entry->nextHopAddr;
    32be:	8880      	ldrh	r0, [r0, #4]
	}

	return NWK_ROUTE_UNKNOWN;
}
    32c0:	bd10      	pop	{r4, pc}
	return NWK_ROUTE_UNKNOWN;
    32c2:	4802      	ldr	r0, [pc, #8]	; (32cc <NWK_RouteNextHop+0x18>)
    32c4:	e7fc      	b.n	32c0 <NWK_RouteNextHop+0xc>
    32c6:	46c0      	nop			; (mov r8, r8)
    32c8:	00003211 	.word	0x00003211
    32cc:	0000ffff 	.word	0x0000ffff

000032d0 <nwkRouteRemove>:
}

/*************************************************************************//**
*****************************************************************************/
void nwkRouteRemove(uint16_t dst, uint8_t multicast)
{
    32d0:	b510      	push	{r4, lr}
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    32d2:	4b03      	ldr	r3, [pc, #12]	; (32e0 <nwkRouteRemove+0x10>)
    32d4:	4798      	blx	r3
	if (entry) {
    32d6:	2800      	cmp	r0, #0
    32d8:	d001      	beq.n	32de <nwkRouteRemove+0xe>
		NWK_RouteFreeEntry(entry);
    32da:	4b02      	ldr	r3, [pc, #8]	; (32e4 <nwkRouteRemove+0x14>)
    32dc:	4798      	blx	r3
	}
}
    32de:	bd10      	pop	{r4, pc}
    32e0:	00003211 	.word	0x00003211
    32e4:	000032a1 	.word	0x000032a1

000032e8 <nwkRouteFrameReceived>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrameReceived(NwkFrame_t *frame)
{
    32e8:	b570      	push	{r4, r5, r6, lr}
    32ea:	0005      	movs	r5, r0
#ifndef NWK_ENABLE_ROUTE_DISCOVERY
	NwkFrameHeader_t *header = &frame->header;
	NWK_RouteTableEntry_t *entry;

	if ((header->macSrcAddr & NWK_ROUTE_NON_ROUTING) &&
    32ec:	7a42      	ldrb	r2, [r0, #9]
    32ee:	7a84      	ldrb	r4, [r0, #10]
    32f0:	0224      	lsls	r4, r4, #8
    32f2:	4314      	orrs	r4, r2
    32f4:	b223      	sxth	r3, r4
    32f6:	2b00      	cmp	r3, #0
    32f8:	db29      	blt.n	334e <nwkRouteFrameReceived+0x66>
			(header->macSrcAddr != header->nwkSrcAddr)) {
		return;
	}

	if (NWK_BROADCAST_PANID == header->macDstPanId) {
    32fa:	7969      	ldrb	r1, [r5, #5]
    32fc:	79ab      	ldrb	r3, [r5, #6]
    32fe:	021b      	lsls	r3, r3, #8
    3300:	430b      	orrs	r3, r1
    3302:	4a21      	ldr	r2, [pc, #132]	; (3388 <nwkRouteFrameReceived+0xa0>)
    3304:	4293      	cmp	r3, r2
    3306:	d021      	beq.n	334c <nwkRouteFrameReceived+0x64>
		return;
	}

	entry = NWK_RouteFindEntry(header->nwkSrcAddr, false);
    3308:	7b6a      	ldrb	r2, [r5, #13]
    330a:	7ba8      	ldrb	r0, [r5, #14]
    330c:	0200      	lsls	r0, r0, #8
    330e:	4310      	orrs	r0, r2
    3310:	2100      	movs	r1, #0
    3312:	4b1e      	ldr	r3, [pc, #120]	; (338c <nwkRouteFrameReceived+0xa4>)
    3314:	4798      	blx	r3

	if (entry) {
    3316:	2800      	cmp	r0, #0
    3318:	d029      	beq.n	336e <nwkRouteFrameReceived+0x86>
		bool discovery = (NWK_BROADCAST_ADDR == header->macDstAddr &&
    331a:	79e9      	ldrb	r1, [r5, #7]
    331c:	7a2b      	ldrb	r3, [r5, #8]
    331e:	021b      	lsls	r3, r3, #8
    3320:	430b      	orrs	r3, r1
    3322:	4a19      	ldr	r2, [pc, #100]	; (3388 <nwkRouteFrameReceived+0xa0>)
    3324:	4293      	cmp	r3, r2
    3326:	d019      	beq.n	335c <nwkRouteFrameReceived+0x74>
				nwkIb.addr == header->nwkDstAddr);

		if ((entry->nextHopAddr != header->macSrcAddr && frame->rx.lqi >
    3328:	8883      	ldrh	r3, [r0, #4]
    332a:	42a3      	cmp	r3, r4
    332c:	d00b      	beq.n	3346 <nwkRouteFrameReceived+0x5e>
    332e:	79c2      	ldrb	r2, [r0, #7]
    3330:	2385      	movs	r3, #133	; 0x85
    3332:	5ceb      	ldrb	r3, [r5, r3]
    3334:	429a      	cmp	r2, r3
    3336:	d206      	bcs.n	3346 <nwkRouteFrameReceived+0x5e>
				entry->lqi) || discovery) {
			entry->nextHopAddr = header->macSrcAddr;
    3338:	8084      	strh	r4, [r0, #4]
			entry->score = NWK_ROUTE_DEFAULT_SCORE;
    333a:	7802      	ldrb	r2, [r0, #0]
    333c:	230f      	movs	r3, #15
    333e:	4013      	ands	r3, r2
    3340:	2230      	movs	r2, #48	; 0x30
    3342:	4313      	orrs	r3, r2
    3344:	7003      	strb	r3, [r0, #0]

		entry->dstAddr = header->nwkSrcAddr;
		entry->nextHopAddr = header->macSrcAddr;
	}

	entry->lqi = frame->rx.lqi;
    3346:	2385      	movs	r3, #133	; 0x85
    3348:	5ceb      	ldrb	r3, [r5, r3]
    334a:	71c3      	strb	r3, [r0, #7]
#else
	(void)frame;
#endif
}
    334c:	bd70      	pop	{r4, r5, r6, pc}
			(header->macSrcAddr != header->nwkSrcAddr)) {
    334e:	7b41      	ldrb	r1, [r0, #13]
    3350:	7b83      	ldrb	r3, [r0, #14]
    3352:	021b      	lsls	r3, r3, #8
	if ((header->macSrcAddr & NWK_ROUTE_NON_ROUTING) &&
    3354:	430b      	orrs	r3, r1
    3356:	429c      	cmp	r4, r3
    3358:	d1f8      	bne.n	334c <nwkRouteFrameReceived+0x64>
    335a:	e7ce      	b.n	32fa <nwkRouteFrameReceived+0x12>
				nwkIb.addr == header->nwkDstAddr);
    335c:	7be9      	ldrb	r1, [r5, #15]
    335e:	7c2b      	ldrb	r3, [r5, #16]
    3360:	021b      	lsls	r3, r3, #8
		bool discovery = (NWK_BROADCAST_ADDR == header->macDstAddr &&
    3362:	4a0b      	ldr	r2, [pc, #44]	; (3390 <nwkRouteFrameReceived+0xa8>)
    3364:	8812      	ldrh	r2, [r2, #0]
    3366:	430b      	orrs	r3, r1
    3368:	429a      	cmp	r2, r3
    336a:	d1dd      	bne.n	3328 <nwkRouteFrameReceived+0x40>
    336c:	e7e4      	b.n	3338 <nwkRouteFrameReceived+0x50>
		entry = NWK_RouteNewEntry();
    336e:	4b09      	ldr	r3, [pc, #36]	; (3394 <nwkRouteFrameReceived+0xac>)
    3370:	4798      	blx	r3
		entry->dstAddr = header->nwkSrcAddr;
    3372:	7b69      	ldrb	r1, [r5, #13]
    3374:	7bab      	ldrb	r3, [r5, #14]
    3376:	021b      	lsls	r3, r3, #8
    3378:	430b      	orrs	r3, r1
    337a:	8043      	strh	r3, [r0, #2]
		entry->nextHopAddr = header->macSrcAddr;
    337c:	7a69      	ldrb	r1, [r5, #9]
    337e:	7aab      	ldrb	r3, [r5, #10]
    3380:	021b      	lsls	r3, r3, #8
    3382:	430b      	orrs	r3, r1
    3384:	8083      	strh	r3, [r0, #4]
    3386:	e7de      	b.n	3346 <nwkRouteFrameReceived+0x5e>
    3388:	0000ffff 	.word	0x0000ffff
    338c:	00003211 	.word	0x00003211
    3390:	200022b0 	.word	0x200022b0
    3394:	00003249 	.word	0x00003249

00003398 <nwkRouteFrameSent>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrameSent(NwkFrame_t *frame)
{
    3398:	b510      	push	{r4, lr}
    339a:	0004      	movs	r4, r0
	NWK_RouteTableEntry_t *entry;

	if (NWK_BROADCAST_ADDR == frame->header.nwkDstAddr) {
    339c:	7bc3      	ldrb	r3, [r0, #15]
    339e:	7c00      	ldrb	r0, [r0, #16]
    33a0:	0200      	lsls	r0, r0, #8
    33a2:	4318      	orrs	r0, r3
    33a4:	4b1c      	ldr	r3, [pc, #112]	; (3418 <nwkRouteFrameSent+0x80>)
    33a6:	4298      	cmp	r0, r3
    33a8:	d019      	beq.n	33de <nwkRouteFrameSent+0x46>
		return;
	}

	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
			frame->header.nwkFcf.multicast);
    33aa:	7ae1      	ldrb	r1, [r4, #11]
    33ac:	0709      	lsls	r1, r1, #28
	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
    33ae:	0fc9      	lsrs	r1, r1, #31
    33b0:	4b1a      	ldr	r3, [pc, #104]	; (341c <nwkRouteFrameSent+0x84>)
    33b2:	4798      	blx	r3

	if (NULL == entry || entry->fixed) {
    33b4:	2800      	cmp	r0, #0
    33b6:	d012      	beq.n	33de <nwkRouteFrameSent+0x46>
    33b8:	7803      	ldrb	r3, [r0, #0]
    33ba:	07db      	lsls	r3, r3, #31
    33bc:	d40f      	bmi.n	33de <nwkRouteFrameSent+0x46>
		return;
	}

	if (NWK_SUCCESS_STATUS == frame->tx.status) {
    33be:	2385      	movs	r3, #133	; 0x85
    33c0:	5ce3      	ldrb	r3, [r4, r3]
    33c2:	2b00      	cmp	r3, #0
    33c4:	d119      	bne.n	33fa <nwkRouteFrameSent+0x62>
		entry->score = NWK_ROUTE_DEFAULT_SCORE;
    33c6:	7802      	ldrb	r2, [r0, #0]
    33c8:	330f      	adds	r3, #15
    33ca:	4013      	ands	r3, r2
    33cc:	2230      	movs	r2, #48	; 0x30
    33ce:	4313      	orrs	r3, r2
    33d0:	7003      	strb	r3, [r0, #0]

		if (NWK_ROUTE_MAX_RANK == ++entry->rank) {
    33d2:	7983      	ldrb	r3, [r0, #6]
    33d4:	3301      	adds	r3, #1
    33d6:	b2db      	uxtb	r3, r3
    33d8:	7183      	strb	r3, [r0, #6]
    33da:	2bff      	cmp	r3, #255	; 0xff
    33dc:	d000      	beq.n	33e0 <nwkRouteFrameSent+0x48>
	} else {
		if (0 == --entry->score) {
			NWK_RouteFreeEntry(entry);
		}
	}
}
    33de:	bd10      	pop	{r4, pc}
    33e0:	490f      	ldr	r1, [pc, #60]	; (3420 <nwkRouteFrameSent+0x88>)
    33e2:	1d8a      	adds	r2, r1, #6
    33e4:	4b0f      	ldr	r3, [pc, #60]	; (3424 <nwkRouteFrameSent+0x8c>)
    33e6:	469c      	mov	ip, r3
    33e8:	4461      	add	r1, ip
/*************************************************************************//**
*****************************************************************************/
static void nwkRouteNormalizeRanks(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].rank = (nwkRouteTable[i].rank >> 1) + 1;
    33ea:	7813      	ldrb	r3, [r2, #0]
    33ec:	085b      	lsrs	r3, r3, #1
    33ee:	3301      	adds	r3, #1
    33f0:	7013      	strb	r3, [r2, #0]
    33f2:	3208      	adds	r2, #8
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    33f4:	428a      	cmp	r2, r1
    33f6:	d1f8      	bne.n	33ea <nwkRouteFrameSent+0x52>
    33f8:	e7f1      	b.n	33de <nwkRouteFrameSent+0x46>
		if (0 == --entry->score) {
    33fa:	7801      	ldrb	r1, [r0, #0]
    33fc:	090b      	lsrs	r3, r1, #4
    33fe:	330f      	adds	r3, #15
    3400:	220f      	movs	r2, #15
    3402:	4013      	ands	r3, r2
    3404:	011c      	lsls	r4, r3, #4
    3406:	400a      	ands	r2, r1
    3408:	4322      	orrs	r2, r4
    340a:	7002      	strb	r2, [r0, #0]
    340c:	2b00      	cmp	r3, #0
    340e:	d1e6      	bne.n	33de <nwkRouteFrameSent+0x46>
			NWK_RouteFreeEntry(entry);
    3410:	4b05      	ldr	r3, [pc, #20]	; (3428 <nwkRouteFrameSent+0x90>)
    3412:	4798      	blx	r3
    3414:	e7e3      	b.n	33de <nwkRouteFrameSent+0x46>
    3416:	46c0      	nop			; (mov r8, r8)
    3418:	0000ffff 	.word	0x0000ffff
    341c:	00003211 	.word	0x00003211
    3420:	2000042c 	.word	0x2000042c
    3424:	00000326 	.word	0x00000326
    3428:	000032a1 	.word	0x000032a1

0000342c <nwkRoutePrepareTx>:
{
    342c:	b510      	push	{r4, lr}
    342e:	0004      	movs	r4, r0
	if (NWK_BROADCAST_ADDR == header->nwkDstAddr) {
    3430:	7bc2      	ldrb	r2, [r0, #15]
    3432:	7c00      	ldrb	r0, [r0, #16]
    3434:	0200      	lsls	r0, r0, #8
    3436:	4310      	orrs	r0, r2
    3438:	4b0b      	ldr	r3, [pc, #44]	; (3468 <nwkRoutePrepareTx+0x3c>)
    343a:	4298      	cmp	r0, r3
    343c:	d00b      	beq.n	3456 <nwkRoutePrepareTx+0x2a>
	} else if (header->nwkFcf.linkLocal) {
    343e:	7ae3      	ldrb	r3, [r4, #11]
    3440:	075b      	lsls	r3, r3, #29
    3442:	d40d      	bmi.n	3460 <nwkRoutePrepareTx+0x34>
				header->nwkFcf.multicast);
    3444:	7ae1      	ldrb	r1, [r4, #11]
    3446:	0709      	lsls	r1, r1, #28
		header->macDstAddr = NWK_RouteNextHop(header->nwkDstAddr,
    3448:	0fc9      	lsrs	r1, r1, #31
    344a:	4b08      	ldr	r3, [pc, #32]	; (346c <nwkRoutePrepareTx+0x40>)
    344c:	4798      	blx	r3
    344e:	71e0      	strb	r0, [r4, #7]
    3450:	0a00      	lsrs	r0, r0, #8
    3452:	7220      	strb	r0, [r4, #8]
}
    3454:	bd10      	pop	{r4, pc}
		header->macDstAddr = NWK_BROADCAST_ADDR;
    3456:	2301      	movs	r3, #1
    3458:	425b      	negs	r3, r3
    345a:	71e3      	strb	r3, [r4, #7]
    345c:	7223      	strb	r3, [r4, #8]
    345e:	e7f9      	b.n	3454 <nwkRoutePrepareTx+0x28>
		header->macDstAddr = header->nwkDstAddr;
    3460:	71e0      	strb	r0, [r4, #7]
    3462:	0a00      	lsrs	r0, r0, #8
    3464:	7220      	strb	r0, [r4, #8]
    3466:	e7f5      	b.n	3454 <nwkRoutePrepareTx+0x28>
    3468:	0000ffff 	.word	0x0000ffff
    346c:	000032b5 	.word	0x000032b5

00003470 <nwkRouteFrame>:
{
    3470:	b5f0      	push	{r4, r5, r6, r7, lr}
    3472:	46c6      	mov	lr, r8
    3474:	b500      	push	{lr}
    3476:	0007      	movs	r7, r0
			NWK_RouteNextHop(header->nwkDstAddr,
    3478:	7bc2      	ldrb	r2, [r0, #15]
    347a:	7c04      	ldrb	r4, [r0, #16]
    347c:	0224      	lsls	r4, r4, #8
    347e:	4314      	orrs	r4, r2
			header->nwkFcf.multicast)) {
    3480:	7ac5      	ldrb	r5, [r0, #11]
    3482:	072d      	lsls	r5, r5, #28
    3484:	0fed      	lsrs	r5, r5, #31
			NWK_RouteNextHop(header->nwkDstAddr,
    3486:	b2e9      	uxtb	r1, r5
    3488:	0020      	movs	r0, r4
    348a:	4b27      	ldr	r3, [pc, #156]	; (3528 <nwkRouteFrame+0xb8>)
    348c:	4798      	blx	r3
	if (NWK_ROUTE_UNKNOWN !=
    348e:	4b27      	ldr	r3, [pc, #156]	; (352c <nwkRouteFrame+0xbc>)
    3490:	4298      	cmp	r0, r3
    3492:	d010      	beq.n	34b6 <nwkRouteFrame+0x46>
		frame->tx.confirm = NULL;
    3494:	2200      	movs	r2, #0
    3496:	2389      	movs	r3, #137	; 0x89
    3498:	54fa      	strb	r2, [r7, r3]
    349a:	003b      	movs	r3, r7
    349c:	3389      	adds	r3, #137	; 0x89
    349e:	705a      	strb	r2, [r3, #1]
    34a0:	709a      	strb	r2, [r3, #2]
    34a2:	70da      	strb	r2, [r3, #3]
		frame->tx.control = NWK_TX_CONTROL_ROUTING;
    34a4:	3202      	adds	r2, #2
    34a6:	2388      	movs	r3, #136	; 0x88
    34a8:	54fa      	strb	r2, [r7, r3]
		nwkTxFrame(frame);
    34aa:	0038      	movs	r0, r7
    34ac:	4b20      	ldr	r3, [pc, #128]	; (3530 <nwkRouteFrame+0xc0>)
    34ae:	4798      	blx	r3
}
    34b0:	bc04      	pop	{r2}
    34b2:	4690      	mov	r8, r2
    34b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nwkRouteSendRouteError(header->nwkSrcAddr, header->nwkDstAddr,
    34b6:	7b7a      	ldrb	r2, [r7, #13]
    34b8:	7bbb      	ldrb	r3, [r7, #14]
    34ba:	021b      	lsls	r3, r3, #8
    34bc:	4313      	orrs	r3, r2
    34be:	4698      	mov	r8, r3
	if (NULL == (frame = nwkFrameAlloc())) {
    34c0:	4b1c      	ldr	r3, [pc, #112]	; (3534 <nwkRouteFrame+0xc4>)
    34c2:	4798      	blx	r3
    34c4:	1e06      	subs	r6, r0, #0
    34c6:	d02b      	beq.n	3520 <nwkRouteFrame+0xb0>
	nwkFrameCommandInit(frame);
    34c8:	4b1b      	ldr	r3, [pc, #108]	; (3538 <nwkRouteFrame+0xc8>)
    34ca:	4798      	blx	r3
	frame->size += sizeof(NwkCommandRouteError_t);
    34cc:	7873      	ldrb	r3, [r6, #1]
    34ce:	3306      	adds	r3, #6
    34d0:	7073      	strb	r3, [r6, #1]
	frame->tx.confirm = NULL;
    34d2:	2200      	movs	r2, #0
    34d4:	2389      	movs	r3, #137	; 0x89
    34d6:	54f2      	strb	r2, [r6, r3]
    34d8:	0033      	movs	r3, r6
    34da:	3389      	adds	r3, #137	; 0x89
    34dc:	705a      	strb	r2, [r3, #1]
    34de:	709a      	strb	r2, [r3, #2]
    34e0:	70da      	strb	r2, [r3, #3]
	frame->header.nwkDstAddr = src;
    34e2:	20ff      	movs	r0, #255	; 0xff
    34e4:	4643      	mov	r3, r8
    34e6:	4018      	ands	r0, r3
    34e8:	73f0      	strb	r0, [r6, #15]
    34ea:	0a1a      	lsrs	r2, r3, #8
    34ec:	7432      	strb	r2, [r6, #16]
	command = (NwkCommandRouteError_t *)frame->payload;
    34ee:	2381      	movs	r3, #129	; 0x81
    34f0:	5cf3      	ldrb	r3, [r6, r3]
    34f2:	2182      	movs	r1, #130	; 0x82
    34f4:	5c71      	ldrb	r1, [r6, r1]
    34f6:	0209      	lsls	r1, r1, #8
    34f8:	4319      	orrs	r1, r3
    34fa:	2383      	movs	r3, #131	; 0x83
    34fc:	5cf3      	ldrb	r3, [r6, r3]
    34fe:	041b      	lsls	r3, r3, #16
    3500:	4319      	orrs	r1, r3
    3502:	2384      	movs	r3, #132	; 0x84
    3504:	5cf3      	ldrb	r3, [r6, r3]
    3506:	061b      	lsls	r3, r3, #24
    3508:	430b      	orrs	r3, r1
	command->id = NWK_COMMAND_ROUTE_ERROR;
    350a:	2101      	movs	r1, #1
    350c:	7019      	strb	r1, [r3, #0]
	command->srcAddr = src;
    350e:	7058      	strb	r0, [r3, #1]
    3510:	709a      	strb	r2, [r3, #2]
	command->dstAddr = dst;
    3512:	70dc      	strb	r4, [r3, #3]
    3514:	0a24      	lsrs	r4, r4, #8
    3516:	711c      	strb	r4, [r3, #4]
	command->multicast = multicast;
    3518:	715d      	strb	r5, [r3, #5]
	nwkTxFrame(frame);
    351a:	0030      	movs	r0, r6
    351c:	4b04      	ldr	r3, [pc, #16]	; (3530 <nwkRouteFrame+0xc0>)
    351e:	4798      	blx	r3
		nwkFrameFree(frame);
    3520:	0038      	movs	r0, r7
    3522:	4b06      	ldr	r3, [pc, #24]	; (353c <nwkRouteFrame+0xcc>)
    3524:	4798      	blx	r3
}
    3526:	e7c3      	b.n	34b0 <nwkRouteFrame+0x40>
    3528:	000032b5 	.word	0x000032b5
    352c:	0000ffff 	.word	0x0000ffff
    3530:	00003db1 	.word	0x00003db1
    3534:	00003101 	.word	0x00003101
    3538:	000031c5 	.word	0x000031c5
    353c:	00003175 	.word	0x00003175

00003540 <nwkRouteErrorReceived>:
{
    3540:	b510      	push	{r4, lr}
	if (sizeof(NwkCommandRouteError_t) != ind->size) {
    3542:	7b02      	ldrb	r2, [r0, #12]
		return false;
    3544:	2300      	movs	r3, #0
	if (sizeof(NwkCommandRouteError_t) != ind->size) {
    3546:	2a06      	cmp	r2, #6
    3548:	d001      	beq.n	354e <nwkRouteErrorReceived+0xe>
}
    354a:	0018      	movs	r0, r3
    354c:	bd10      	pop	{r4, pc}
	NwkCommandRouteError_t *command = (NwkCommandRouteError_t *)ind->data;
    354e:	6883      	ldr	r3, [r0, #8]
	nwkRouteRemove(command->dstAddr, command->multicast);
    3550:	7959      	ldrb	r1, [r3, #5]
    3552:	78da      	ldrb	r2, [r3, #3]
    3554:	7918      	ldrb	r0, [r3, #4]
    3556:	0200      	lsls	r0, r0, #8
    3558:	4310      	orrs	r0, r2
    355a:	4b02      	ldr	r3, [pc, #8]	; (3564 <nwkRouteErrorReceived+0x24>)
    355c:	4798      	blx	r3
	return true;
    355e:	2301      	movs	r3, #1
    3560:	e7f3      	b.n	354a <nwkRouteErrorReceived+0xa>
    3562:	46c0      	nop			; (mov r8, r8)
    3564:	000032d1 	.word	0x000032d1

00003568 <nwkRxSeriveDataInd>:
}

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxSeriveDataInd(NWK_DataInd_t *ind)
{
    3568:	b510      	push	{r4, lr}
	if (0 == (ind->options & NWK_IND_OPT_SECURED)) {
		return false;
	}
#endif

	if (ind->size < 1) {
    356a:	7b02      	ldrb	r2, [r0, #12]
		return false;
    356c:	2300      	movs	r3, #0
	if (ind->size < 1) {
    356e:	2a00      	cmp	r2, #0
    3570:	d00a      	beq.n	3588 <nwkRxSeriveDataInd+0x20>
	}

	switch (ind->data[0]) {
    3572:	6883      	ldr	r3, [r0, #8]
    3574:	781b      	ldrb	r3, [r3, #0]
    3576:	2b00      	cmp	r3, #0
    3578:	d003      	beq.n	3582 <nwkRxSeriveDataInd+0x1a>
    357a:	2b01      	cmp	r3, #1
    357c:	d006      	beq.n	358c <nwkRxSeriveDataInd+0x24>
	case NWK_COMMAND_ROUTE_REPLY:
		return nwkRouteDiscoveryReplyReceived(ind);
#endif

	default:
		return false;
    357e:	2300      	movs	r3, #0
    3580:	e002      	b.n	3588 <nwkRxSeriveDataInd+0x20>
		return nwkTxAckReceived(ind);
    3582:	4b04      	ldr	r3, [pc, #16]	; (3594 <nwkRxSeriveDataInd+0x2c>)
    3584:	4798      	blx	r3
    3586:	0003      	movs	r3, r0
	}
}
    3588:	0018      	movs	r0, r3
    358a:	bd10      	pop	{r4, pc}
		return nwkRouteErrorReceived(ind);
    358c:	4b02      	ldr	r3, [pc, #8]	; (3598 <nwkRxSeriveDataInd+0x30>)
    358e:	4798      	blx	r3
    3590:	0003      	movs	r3, r0
    3592:	e7f9      	b.n	3588 <nwkRxSeriveDataInd+0x20>
    3594:	00003ef5 	.word	0x00003ef5
    3598:	00003541 	.word	0x00003541

0000359c <nwkRxDuplicateRejectionTimerHandler>:
{
    359c:	b570      	push	{r4, r5, r6, lr}
    359e:	490b      	ldr	r1, [pc, #44]	; (35cc <nwkRxDuplicateRejectionTimerHandler+0x30>)
    35a0:	1d0b      	adds	r3, r1, #4
    35a2:	3140      	adds	r1, #64	; 0x40
	bool restart = false;
    35a4:	2400      	movs	r4, #0
			restart = true;
    35a6:	2501      	movs	r5, #1
    35a8:	e002      	b.n	35b0 <nwkRxDuplicateRejectionTimerHandler+0x14>
    35aa:	3306      	adds	r3, #6
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    35ac:	428b      	cmp	r3, r1
    35ae:	d006      	beq.n	35be <nwkRxDuplicateRejectionTimerHandler+0x22>
		if (nwkRxDuplicateRejectionTable[i].ttl) {
    35b0:	781a      	ldrb	r2, [r3, #0]
    35b2:	2a00      	cmp	r2, #0
    35b4:	d0f9      	beq.n	35aa <nwkRxDuplicateRejectionTimerHandler+0xe>
			nwkRxDuplicateRejectionTable[i].ttl--;
    35b6:	3a01      	subs	r2, #1
    35b8:	701a      	strb	r2, [r3, #0]
			restart = true;
    35ba:	002c      	movs	r4, r5
    35bc:	e7f5      	b.n	35aa <nwkRxDuplicateRejectionTimerHandler+0xe>
	if (restart) {
    35be:	2c00      	cmp	r4, #0
    35c0:	d100      	bne.n	35c4 <nwkRxDuplicateRejectionTimerHandler+0x28>
}
    35c2:	bd70      	pop	{r4, r5, r6, pc}
		SYS_TimerStart(timer);
    35c4:	4b02      	ldr	r3, [pc, #8]	; (35d0 <nwkRxDuplicateRejectionTimerHandler+0x34>)
    35c6:	4798      	blx	r3
}
    35c8:	e7fb      	b.n	35c2 <nwkRxDuplicateRejectionTimerHandler+0x26>
    35ca:	46c0      	nop			; (mov r8, r8)
    35cc:	20000750 	.word	0x20000750
    35d0:	00004431 	.word	0x00004431

000035d4 <nwkRxInit>:
{
    35d4:	b510      	push	{r4, lr}
    35d6:	4a0a      	ldr	r2, [pc, #40]	; (3600 <nwkRxInit+0x2c>)
    35d8:	1d13      	adds	r3, r2, #4
    35da:	3240      	adds	r2, #64	; 0x40
		nwkRxDuplicateRejectionTable[i].ttl = 0;
    35dc:	2100      	movs	r1, #0
    35de:	7019      	strb	r1, [r3, #0]
    35e0:	3306      	adds	r3, #6
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    35e2:	4293      	cmp	r3, r2
    35e4:	d1fb      	bne.n	35de <nwkRxInit+0xa>
		= NWK_RX_DUPLICATE_REJECTION_TIMER_INTERVAL;
    35e6:	4b07      	ldr	r3, [pc, #28]	; (3604 <nwkRxInit+0x30>)
    35e8:	2264      	movs	r2, #100	; 0x64
    35ea:	609a      	str	r2, [r3, #8]
	nwkRxDuplicateRejectionTimer.mode = SYS_TIMER_INTERVAL_MODE;
    35ec:	2200      	movs	r2, #0
    35ee:	731a      	strb	r2, [r3, #12]
		= nwkRxDuplicateRejectionTimerHandler;
    35f0:	4a05      	ldr	r2, [pc, #20]	; (3608 <nwkRxInit+0x34>)
    35f2:	611a      	str	r2, [r3, #16]
	NWK_OpenEndpoint(NWK_SERVICE_ENDPOINT_ID, nwkRxSeriveDataInd);
    35f4:	4905      	ldr	r1, [pc, #20]	; (360c <nwkRxInit+0x38>)
    35f6:	2000      	movs	r0, #0
    35f8:	4b05      	ldr	r3, [pc, #20]	; (3610 <nwkRxInit+0x3c>)
    35fa:	4798      	blx	r3
}
    35fc:	bd10      	pop	{r4, pc}
    35fe:	46c0      	nop			; (mov r8, r8)
    3600:	20000750 	.word	0x20000750
    3604:	2000078c 	.word	0x2000078c
    3608:	0000359d 	.word	0x0000359d
    360c:	00003569 	.word	0x00003569
    3610:	00002f05 	.word	0x00002f05

00003614 <PHY_DataInd>:
{
    3614:	b510      	push	{r4, lr}
    3616:	0004      	movs	r4, r0
	if (0x88 != ind->data[1] ||
    3618:	6803      	ldr	r3, [r0, #0]
    361a:	785a      	ldrb	r2, [r3, #1]
    361c:	2a88      	cmp	r2, #136	; 0x88
    361e:	d000      	beq.n	3622 <PHY_DataInd+0xe>
}
    3620:	bd10      	pop	{r4, pc}
			(0x61 != ind->data[0] && 0x41 != ind->data[0]) ||
    3622:	781b      	ldrb	r3, [r3, #0]
    3624:	3a68      	subs	r2, #104	; 0x68
    3626:	4393      	bics	r3, r2
    3628:	2b41      	cmp	r3, #65	; 0x41
    362a:	d1f9      	bne.n	3620 <PHY_DataInd+0xc>
    362c:	7903      	ldrb	r3, [r0, #4]
    362e:	2b0f      	cmp	r3, #15
    3630:	d9f6      	bls.n	3620 <PHY_DataInd+0xc>
	if (NULL == (frame = nwkFrameAlloc())) {
    3632:	4b0a      	ldr	r3, [pc, #40]	; (365c <PHY_DataInd+0x48>)
    3634:	4798      	blx	r3
    3636:	2800      	cmp	r0, #0
    3638:	d0f2      	beq.n	3620 <PHY_DataInd+0xc>
	frame->state = NWK_RX_STATE_RECEIVED;
    363a:	2320      	movs	r3, #32
    363c:	7003      	strb	r3, [r0, #0]
	frame->size = ind->size;
    363e:	7923      	ldrb	r3, [r4, #4]
    3640:	7043      	strb	r3, [r0, #1]
	frame->rx.lqi = ind->lqi;
    3642:	7962      	ldrb	r2, [r4, #5]
    3644:	2385      	movs	r3, #133	; 0x85
    3646:	54c2      	strb	r2, [r0, r3]
	frame->rx.rssi = ind->rssi;
    3648:	2206      	movs	r2, #6
    364a:	56a2      	ldrsb	r2, [r4, r2]
    364c:	3301      	adds	r3, #1
    364e:	54c2      	strb	r2, [r0, r3]
	memcpy(frame->data, ind->data, ind->size);
    3650:	3002      	adds	r0, #2
    3652:	7922      	ldrb	r2, [r4, #4]
    3654:	6821      	ldr	r1, [r4, #0]
    3656:	4b02      	ldr	r3, [pc, #8]	; (3660 <PHY_DataInd+0x4c>)
    3658:	4798      	blx	r3
    365a:	e7e1      	b.n	3620 <PHY_DataInd+0xc>
    365c:	00003101 	.word	0x00003101
    3660:	00005501 	.word	0x00005501

00003664 <nwkRxDecryptConf>:
	if (status) {
    3664:	2900      	cmp	r1, #0
    3666:	d102      	bne.n	366e <nwkRxDecryptConf+0xa>
		frame->state = NWK_RX_STATE_FINISH;
    3668:	2324      	movs	r3, #36	; 0x24
    366a:	7003      	strb	r3, [r0, #0]
}
    366c:	4770      	bx	lr
		frame->state = NWK_RX_STATE_INDICATE;
    366e:	2322      	movs	r3, #34	; 0x22
    3670:	7003      	strb	r3, [r0, #0]
    3672:	e7fb      	b.n	366c <nwkRxDecryptConf+0x8>

00003674 <nwkRxTaskHandler>:

/*************************************************************************//**
*  @brief Rx Module task handler
*****************************************************************************/
void nwkRxTaskHandler(void)
{
    3674:	b5f0      	push	{r4, r5, r6, r7, lr}
    3676:	46ce      	mov	lr, r9
    3678:	4647      	mov	r7, r8
    367a:	b580      	push	{r7, lr}
    367c:	b087      	sub	sp, #28
	NwkFrame_t *frame = NULL;
    367e:	2400      	movs	r4, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    3680:	4dd5      	ldr	r5, [pc, #852]	; (39d8 <nwkRxTaskHandler+0x364>)
		switch (frame->state) {
    3682:	4ed6      	ldr	r6, [pc, #856]	; (39dc <nwkRxTaskHandler+0x368>)
	while (NULL != (frame = nwkFrameNext(frame))) {
    3684:	e0df      	b.n	3846 <nwkRxTaskHandler+0x1d2>
	frame->state = NWK_RX_STATE_FINISH;
    3686:	2324      	movs	r3, #36	; 0x24
    3688:	7023      	strb	r3, [r4, #0]
	if (header->nwkFcf.multicast) {
    368a:	7ae2      	ldrb	r2, [r4, #11]
    368c:	0713      	lsls	r3, r2, #28
    368e:	d500      	bpl.n	3692 <nwkRxTaskHandler+0x1e>
    3690:	e0d9      	b.n	3846 <nwkRxTaskHandler+0x1d2>
	if (NWK_BROADCAST_PANID == header->macDstPanId) {
    3692:	7960      	ldrb	r0, [r4, #5]
    3694:	79a3      	ldrb	r3, [r4, #6]
    3696:	021b      	lsls	r3, r3, #8
    3698:	4303      	orrs	r3, r0
    369a:	49d1      	ldr	r1, [pc, #836]	; (39e0 <nwkRxTaskHandler+0x36c>)
    369c:	428b      	cmp	r3, r1
    369e:	d018      	beq.n	36d2 <nwkRxTaskHandler+0x5e>
	if (NWK_BROADCAST_ADDR == header->nwkDstAddr &&
    36a0:	7be0      	ldrb	r0, [r4, #15]
    36a2:	7c23      	ldrb	r3, [r4, #16]
    36a4:	021b      	lsls	r3, r3, #8
    36a6:	4303      	orrs	r3, r0
    36a8:	49cd      	ldr	r1, [pc, #820]	; (39e0 <nwkRxTaskHandler+0x36c>)
    36aa:	428b      	cmp	r3, r1
    36ac:	d025      	beq.n	36fa <nwkRxTaskHandler+0x86>
	if (nwkIb.addr == header->nwkSrcAddr) {
    36ae:	7b61      	ldrb	r1, [r4, #13]
    36b0:	7ba3      	ldrb	r3, [r4, #14]
    36b2:	021b      	lsls	r3, r3, #8
    36b4:	4acb      	ldr	r2, [pc, #812]	; (39e4 <nwkRxTaskHandler+0x370>)
    36b6:	8812      	ldrh	r2, [r2, #0]
    36b8:	430b      	orrs	r3, r1
    36ba:	429a      	cmp	r2, r3
    36bc:	d100      	bne.n	36c0 <nwkRxTaskHandler+0x4c>
    36be:	e0c2      	b.n	3846 <nwkRxTaskHandler+0x1d2>
	nwkRouteFrameReceived(frame);
    36c0:	0020      	movs	r0, r4
    36c2:	4bc9      	ldr	r3, [pc, #804]	; (39e8 <nwkRxTaskHandler+0x374>)
    36c4:	4798      	blx	r3
    36c6:	49c9      	ldr	r1, [pc, #804]	; (39ec <nwkRxTaskHandler+0x378>)
    36c8:	2000      	movs	r0, #0
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;
    36ca:	2300      	movs	r3, #0
    36cc:	469c      	mov	ip, r3
		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    36ce:	1ca7      	adds	r7, r4, #2
    36d0:	e039      	b.n	3746 <nwkRxTaskHandler+0xd2>
		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    36d2:	7be0      	ldrb	r0, [r4, #15]
    36d4:	7c23      	ldrb	r3, [r4, #16]
    36d6:	021b      	lsls	r3, r3, #8
    36d8:	4303      	orrs	r3, r0
    36da:	49c2      	ldr	r1, [pc, #776]	; (39e4 <nwkRxTaskHandler+0x370>)
    36dc:	8809      	ldrh	r1, [r1, #0]
    36de:	4299      	cmp	r1, r3
    36e0:	d003      	beq.n	36ea <nwkRxTaskHandler+0x76>
    36e2:	49bf      	ldr	r1, [pc, #764]	; (39e0 <nwkRxTaskHandler+0x36c>)
    36e4:	428b      	cmp	r3, r1
    36e6:	d000      	beq.n	36ea <nwkRxTaskHandler+0x76>
    36e8:	e0ad      	b.n	3846 <nwkRxTaskHandler+0x1d2>
			if (header->nwkFcf.security) {
    36ea:	0793      	lsls	r3, r2, #30
    36ec:	d502      	bpl.n	36f4 <nwkRxTaskHandler+0x80>
				frame->state = NWK_RX_STATE_DECRYPT;
    36ee:	2321      	movs	r3, #33	; 0x21
    36f0:	7023      	strb	r3, [r4, #0]
    36f2:	e0a8      	b.n	3846 <nwkRxTaskHandler+0x1d2>
			frame->state = NWK_RX_STATE_INDICATE;
    36f4:	2322      	movs	r3, #34	; 0x22
    36f6:	7023      	strb	r3, [r4, #0]
    36f8:	e0a5      	b.n	3846 <nwkRxTaskHandler+0x1d2>
	if (NWK_BROADCAST_ADDR == header->nwkDstAddr &&
    36fa:	07d3      	lsls	r3, r2, #31
    36fc:	d5d7      	bpl.n	36ae <nwkRxTaskHandler+0x3a>
    36fe:	e0a2      	b.n	3846 <nwkRxTaskHandler+0x1d2>
				entry->mask |= (1 << diff);
    3700:	9a01      	ldr	r2, [sp, #4]
    3702:	0050      	lsls	r0, r2, #1
    3704:	1882      	adds	r2, r0, r2
    3706:	0052      	lsls	r2, r2, #1
    3708:	48b8      	ldr	r0, [pc, #736]	; (39ec <nwkRxTaskHandler+0x378>)
    370a:	1880      	adds	r0, r0, r2
    370c:	2201      	movs	r2, #1
    370e:	409a      	lsls	r2, r3
    3710:	4311      	orrs	r1, r2
    3712:	70c1      	strb	r1, [r0, #3]
    3714:	e060      	b.n	37d8 <nwkRxTaskHandler+0x164>
				entry->seq = header->nwkSeq;
    3716:	4ab5      	ldr	r2, [pc, #724]	; (39ec <nwkRxTaskHandler+0x378>)
    3718:	4694      	mov	ip, r2
    371a:	9a01      	ldr	r2, [sp, #4]
    371c:	0057      	lsls	r7, r2, #1
    371e:	18b9      	adds	r1, r7, r2
    3720:	0049      	lsls	r1, r1, #1
    3722:	4461      	add	r1, ip
    3724:	7088      	strb	r0, [r1, #2]
				entry->mask = (entry->mask << shift) | 1;
    3726:	78c8      	ldrb	r0, [r1, #3]
				uint8_t shift = -(int8_t)diff;
    3728:	425b      	negs	r3, r3
				entry->mask = (entry->mask << shift) | 1;
    372a:	b2db      	uxtb	r3, r3
    372c:	4098      	lsls	r0, r3
    372e:	0003      	movs	r3, r0
    3730:	2001      	movs	r0, #1
    3732:	4303      	orrs	r3, r0
    3734:	70cb      	strb	r3, [r1, #3]
				entry->ttl = DUPLICATE_REJECTION_TTL;
    3736:	231f      	movs	r3, #31
    3738:	710b      	strb	r3, [r1, #4]
    373a:	e04d      	b.n	37d8 <nwkRxTaskHandler+0x164>
			freeEntry = entry;
    373c:	468c      	mov	ip, r1
    373e:	3001      	adds	r0, #1
    3740:	3106      	adds	r1, #6
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    3742:	280a      	cmp	r0, #10
    3744:	d036      	beq.n	37b4 <nwkRxTaskHandler+0x140>
		entry = &nwkRxDuplicateRejectionTable[i];
    3746:	9001      	str	r0, [sp, #4]
		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    3748:	790b      	ldrb	r3, [r1, #4]
    374a:	2b00      	cmp	r3, #0
    374c:	d0f6      	beq.n	373c <nwkRxTaskHandler+0xc8>
    374e:	7afb      	ldrb	r3, [r7, #11]
    3750:	4699      	mov	r9, r3
    3752:	7b3b      	ldrb	r3, [r7, #12]
    3754:	021b      	lsls	r3, r3, #8
    3756:	880a      	ldrh	r2, [r1, #0]
    3758:	4690      	mov	r8, r2
    375a:	464a      	mov	r2, r9
    375c:	4313      	orrs	r3, r2
    375e:	4598      	cmp	r8, r3
    3760:	d1ed      	bne.n	373e <nwkRxTaskHandler+0xca>
			uint8_t diff = (int8_t)entry->seq - header->nwkSeq;
    3762:	7b20      	ldrb	r0, [r4, #12]
    3764:	9f01      	ldr	r7, [sp, #4]
    3766:	007b      	lsls	r3, r7, #1
    3768:	46bc      	mov	ip, r7
    376a:	4463      	add	r3, ip
    376c:	005b      	lsls	r3, r3, #1
    376e:	499f      	ldr	r1, [pc, #636]	; (39ec <nwkRxTaskHandler+0x378>)
    3770:	18cb      	adds	r3, r1, r3
    3772:	789b      	ldrb	r3, [r3, #2]
    3774:	1a1b      	subs	r3, r3, r0
    3776:	b2db      	uxtb	r3, r3
			if (diff < 8) {
    3778:	2b07      	cmp	r3, #7
    377a:	d8cc      	bhi.n	3716 <nwkRxTaskHandler+0xa2>
				if (entry->mask & (1 << diff)) {
    377c:	0079      	lsls	r1, r7, #1
    377e:	4461      	add	r1, ip
    3780:	0049      	lsls	r1, r1, #1
    3782:	489a      	ldr	r0, [pc, #616]	; (39ec <nwkRxTaskHandler+0x378>)
    3784:	1841      	adds	r1, r0, r1
    3786:	78c9      	ldrb	r1, [r1, #3]
    3788:	0008      	movs	r0, r1
    378a:	4118      	asrs	r0, r3
    378c:	07c2      	lsls	r2, r0, #31
    378e:	d5b7      	bpl.n	3700 <nwkRxTaskHandler+0x8c>
					if (nwkIb.addr == header->macDstAddr) {
    3790:	79e1      	ldrb	r1, [r4, #7]
    3792:	7a23      	ldrb	r3, [r4, #8]
    3794:	021b      	lsls	r3, r3, #8
    3796:	4a93      	ldr	r2, [pc, #588]	; (39e4 <nwkRxTaskHandler+0x370>)
    3798:	8812      	ldrh	r2, [r2, #0]
    379a:	430b      	orrs	r3, r1
    379c:	429a      	cmp	r2, r3
    379e:	d152      	bne.n	3846 <nwkRxTaskHandler+0x1d2>
								header->nwkFcf.multicast);
    37a0:	7ae1      	ldrb	r1, [r4, #11]
    37a2:	0709      	lsls	r1, r1, #28
						nwkRouteRemove(
    37a4:	0fc9      	lsrs	r1, r1, #31
    37a6:	7be2      	ldrb	r2, [r4, #15]
    37a8:	7c20      	ldrb	r0, [r4, #16]
    37aa:	0200      	lsls	r0, r0, #8
    37ac:	4310      	orrs	r0, r2
    37ae:	4b90      	ldr	r3, [pc, #576]	; (39f0 <nwkRxTaskHandler+0x37c>)
    37b0:	4798      	blx	r3
    37b2:	e048      	b.n	3846 <nwkRxTaskHandler+0x1d2>
	if (NULL == freeEntry) {
    37b4:	4663      	mov	r3, ip
    37b6:	2b00      	cmp	r3, #0
    37b8:	d045      	beq.n	3846 <nwkRxTaskHandler+0x1d2>
	freeEntry->src = header->nwkSrcAddr;
    37ba:	7b61      	ldrb	r1, [r4, #13]
    37bc:	7ba3      	ldrb	r3, [r4, #14]
    37be:	021b      	lsls	r3, r3, #8
    37c0:	430b      	orrs	r3, r1
    37c2:	4661      	mov	r1, ip
    37c4:	800b      	strh	r3, [r1, #0]
	freeEntry->seq = header->nwkSeq;
    37c6:	7b23      	ldrb	r3, [r4, #12]
    37c8:	708b      	strb	r3, [r1, #2]
	freeEntry->mask = 1;
    37ca:	2301      	movs	r3, #1
    37cc:	70cb      	strb	r3, [r1, #3]
	freeEntry->ttl = DUPLICATE_REJECTION_TTL;
    37ce:	331e      	adds	r3, #30
    37d0:	710b      	strb	r3, [r1, #4]
	SYS_TimerStart(&nwkRxDuplicateRejectionTimer);
    37d2:	4888      	ldr	r0, [pc, #544]	; (39f4 <nwkRxTaskHandler+0x380>)
    37d4:	4b88      	ldr	r3, [pc, #544]	; (39f8 <nwkRxTaskHandler+0x384>)
    37d6:	4798      	blx	r3
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    37d8:	79e1      	ldrb	r1, [r4, #7]
    37da:	7a23      	ldrb	r3, [r4, #8]
    37dc:	021b      	lsls	r3, r3, #8
    37de:	430b      	orrs	r3, r1
    37e0:	4a7f      	ldr	r2, [pc, #508]	; (39e0 <nwkRxTaskHandler+0x36c>)
    37e2:	4293      	cmp	r3, r2
    37e4:	d013      	beq.n	380e <nwkRxTaskHandler+0x19a>
		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    37e6:	4b7f      	ldr	r3, [pc, #508]	; (39e4 <nwkRxTaskHandler+0x370>)
    37e8:	881a      	ldrh	r2, [r3, #0]
    37ea:	7be0      	ldrb	r0, [r4, #15]
    37ec:	7c23      	ldrb	r3, [r4, #16]
    37ee:	021b      	lsls	r3, r3, #8
    37f0:	4303      	orrs	r3, r0
    37f2:	429a      	cmp	r2, r3
    37f4:	d01a      	beq.n	382c <nwkRxTaskHandler+0x1b8>
    37f6:	497a      	ldr	r1, [pc, #488]	; (39e0 <nwkRxTaskHandler+0x36c>)
    37f8:	428b      	cmp	r3, r1
    37fa:	d017      	beq.n	382c <nwkRxTaskHandler+0x1b8>
		else if (nwkIb.addr == header->macDstAddr) {
    37fc:	79e0      	ldrb	r0, [r4, #7]
    37fe:	7a23      	ldrb	r3, [r4, #8]
    3800:	021b      	lsls	r3, r3, #8
    3802:	4303      	orrs	r3, r0
    3804:	4293      	cmp	r3, r2
    3806:	d11e      	bne.n	3846 <nwkRxTaskHandler+0x1d2>
			frame->state = NWK_RX_STATE_ROUTE;
    3808:	2323      	movs	r3, #35	; 0x23
    380a:	7023      	strb	r3, [r4, #0]
    380c:	e01b      	b.n	3846 <nwkRxTaskHandler+0x1d2>
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    380e:	4b75      	ldr	r3, [pc, #468]	; (39e4 <nwkRxTaskHandler+0x370>)
    3810:	881a      	ldrh	r2, [r3, #0]
				header->nwkDstAddr &&
    3812:	7be0      	ldrb	r0, [r4, #15]
    3814:	7c23      	ldrb	r3, [r4, #16]
    3816:	021b      	lsls	r3, r3, #8
    3818:	4303      	orrs	r3, r0
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    381a:	429a      	cmp	r2, r3
    381c:	d006      	beq.n	382c <nwkRxTaskHandler+0x1b8>
				0 == header->nwkFcf.linkLocal) {
    381e:	7ae1      	ldrb	r1, [r4, #11]
				header->nwkDstAddr &&
    3820:	0749      	lsls	r1, r1, #29
    3822:	d4e8      	bmi.n	37f6 <nwkRxTaskHandler+0x182>
			nwkTxBroadcastFrame(frame);
    3824:	0020      	movs	r0, r4
    3826:	4b75      	ldr	r3, [pc, #468]	; (39fc <nwkRxTaskHandler+0x388>)
    3828:	4798      	blx	r3
    382a:	e7dc      	b.n	37e6 <nwkRxTaskHandler+0x172>
			if (header->nwkFcf.security) {
    382c:	7ae3      	ldrb	r3, [r4, #11]
    382e:	079b      	lsls	r3, r3, #30
    3830:	d502      	bpl.n	3838 <nwkRxTaskHandler+0x1c4>
				frame->state = NWK_RX_STATE_DECRYPT;
    3832:	2321      	movs	r3, #33	; 0x21
    3834:	7023      	strb	r3, [r4, #0]
    3836:	e006      	b.n	3846 <nwkRxTaskHandler+0x1d2>
			frame->state = NWK_RX_STATE_INDICATE;
    3838:	2322      	movs	r3, #34	; 0x22
    383a:	7023      	strb	r3, [r4, #0]
    383c:	e003      	b.n	3846 <nwkRxTaskHandler+0x1d2>
		break;

#ifdef NWK_ENABLE_SECURITY
		case NWK_RX_STATE_DECRYPT:
		{
			nwkSecurityProcess(frame, false);
    383e:	2100      	movs	r1, #0
    3840:	0020      	movs	r0, r4
    3842:	4b6f      	ldr	r3, [pc, #444]	; (3a00 <nwkRxTaskHandler+0x38c>)
    3844:	4798      	blx	r3
	while (NULL != (frame = nwkFrameNext(frame))) {
    3846:	0020      	movs	r0, r4
    3848:	47a8      	blx	r5
    384a:	1e04      	subs	r4, r0, #0
    384c:	d100      	bne.n	3850 <nwkRxTaskHandler+0x1dc>
    384e:	e0f9      	b.n	3a44 <nwkRxTaskHandler+0x3d0>
		switch (frame->state) {
    3850:	7823      	ldrb	r3, [r4, #0]
    3852:	3b20      	subs	r3, #32
    3854:	b2da      	uxtb	r2, r3
    3856:	2a04      	cmp	r2, #4
    3858:	d8f5      	bhi.n	3846 <nwkRxTaskHandler+0x1d2>
    385a:	0093      	lsls	r3, r2, #2
    385c:	58f3      	ldr	r3, [r6, r3]
    385e:	469f      	mov	pc, r3
	nwkRxAckControl = 0;
    3860:	2200      	movs	r2, #0
    3862:	4b68      	ldr	r3, [pc, #416]	; (3a04 <nwkRxTaskHandler+0x390>)
    3864:	701a      	strb	r2, [r3, #0]
	if (NULL == nwkIb.endpoint[header->nwkDstEndpoint]) {
    3866:	7c63      	ldrb	r3, [r4, #17]
    3868:	091b      	lsrs	r3, r3, #4
    386a:	469c      	mov	ip, r3
    386c:	466a      	mov	r2, sp
    386e:	7113      	strb	r3, [r2, #4]
    3870:	7913      	ldrb	r3, [r2, #4]
    3872:	3302      	adds	r3, #2
    3874:	009b      	lsls	r3, r3, #2
    3876:	4a5b      	ldr	r2, [pc, #364]	; (39e4 <nwkRxTaskHandler+0x370>)
    3878:	5899      	ldr	r1, [r3, r2]
    387a:	2900      	cmp	r1, #0
    387c:	d100      	bne.n	3880 <nwkRxTaskHandler+0x20c>
    387e:	e0cb      	b.n	3a18 <nwkRxTaskHandler+0x3a4>
	ind.srcAddr = header->nwkSrcAddr;
    3880:	1ca0      	adds	r0, r4, #2
    3882:	7b62      	ldrb	r2, [r4, #13]
    3884:	7ba3      	ldrb	r3, [r4, #14]
    3886:	021b      	lsls	r3, r3, #8
    3888:	4313      	orrs	r3, r2
    388a:	4699      	mov	r9, r3
    388c:	ab02      	add	r3, sp, #8
    388e:	464a      	mov	r2, r9
    3890:	801a      	strh	r2, [r3, #0]
	ind.dstAddr = header->nwkDstAddr;
    3892:	7be2      	ldrb	r2, [r4, #15]
    3894:	7c27      	ldrb	r7, [r4, #16]
    3896:	023f      	lsls	r7, r7, #8
    3898:	4317      	orrs	r7, r2
    389a:	805f      	strh	r7, [r3, #2]
	ind.srcEndpoint = header->nwkSrcEndpoint;
    389c:	7c62      	ldrb	r2, [r4, #17]
    389e:	0712      	lsls	r2, r2, #28
    38a0:	0f12      	lsrs	r2, r2, #28
    38a2:	711a      	strb	r2, [r3, #4]
	ind.dstEndpoint = header->nwkDstEndpoint;
    38a4:	4662      	mov	r2, ip
    38a6:	715a      	strb	r2, [r3, #5]
	ind.data = frame->payload;
    38a8:	2281      	movs	r2, #129	; 0x81
    38aa:	5ca3      	ldrb	r3, [r4, r2]
    38ac:	3201      	adds	r2, #1
    38ae:	5ca2      	ldrb	r2, [r4, r2]
    38b0:	0212      	lsls	r2, r2, #8
    38b2:	4313      	orrs	r3, r2
    38b4:	2283      	movs	r2, #131	; 0x83
    38b6:	5ca2      	ldrb	r2, [r4, r2]
    38b8:	0412      	lsls	r2, r2, #16
    38ba:	4313      	orrs	r3, r2
    38bc:	2284      	movs	r2, #132	; 0x84
    38be:	5ca2      	ldrb	r2, [r4, r2]
    38c0:	0612      	lsls	r2, r2, #24
    38c2:	431a      	orrs	r2, r3
    38c4:	9204      	str	r2, [sp, #16]

/*************************************************************************//**
*****************************************************************************/
static inline uint8_t nwkFramePayloadSize(NwkFrame_t *frame)
{
	return frame->size - (frame->payload - frame->data);
    38c6:	1a12      	subs	r2, r2, r0
    38c8:	7863      	ldrb	r3, [r4, #1]
    38ca:	1a9a      	subs	r2, r3, r2
	ind.size = nwkFramePayloadSize(frame);
    38cc:	ab02      	add	r3, sp, #8
    38ce:	731a      	strb	r2, [r3, #12]
	ind.lqi = frame->rx.lqi;
    38d0:	2285      	movs	r2, #133	; 0x85
    38d2:	5ca2      	ldrb	r2, [r4, r2]
    38d4:	735a      	strb	r2, [r3, #13]
	ind.rssi = frame->rx.rssi;
    38d6:	2286      	movs	r2, #134	; 0x86
    38d8:	5ca2      	ldrb	r2, [r4, r2]
    38da:	739a      	strb	r2, [r3, #14]
		= (header->nwkFcf.ackRequest) ? NWK_IND_OPT_ACK_REQUESTED : 0;
    38dc:	7ae0      	ldrb	r0, [r4, #11]
	ind.options |= (header->nwkFcf.security) ? NWK_IND_OPT_SECURED : 0;
    38de:	2203      	movs	r2, #3
    38e0:	4002      	ands	r2, r0
	ind.options |= (header->nwkFcf.linkLocal) ? NWK_IND_OPT_LINK_LOCAL : 0;
    38e2:	0743      	lsls	r3, r0, #29
    38e4:	0fdb      	lsrs	r3, r3, #31
    38e6:	015b      	lsls	r3, r3, #5
    38e8:	431a      	orrs	r2, r3
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
    38ea:	0700      	lsls	r0, r0, #28
    38ec:	0fc0      	lsrs	r0, r0, #31
    38ee:	0180      	lsls	r0, r0, #6
    38f0:	4310      	orrs	r0, r2
		|= (NWK_BROADCAST_ADDR ==
    38f2:	4b45      	ldr	r3, [pc, #276]	; (3a08 <nwkRxTaskHandler+0x394>)
    38f4:	469c      	mov	ip, r3
    38f6:	4467      	add	r7, ip
    38f8:	427a      	negs	r2, r7
    38fa:	4157      	adcs	r7, r2
    38fc:	00bf      	lsls	r7, r7, #2
    38fe:	4338      	orrs	r0, r7
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
    3900:	1ca7      	adds	r7, r4, #2
    3902:	7a63      	ldrb	r3, [r4, #9]
    3904:	7aa2      	ldrb	r2, [r4, #10]
    3906:	0212      	lsls	r2, r2, #8
		|= (header->nwkSrcAddr ==
    3908:	431a      	orrs	r2, r3
    390a:	464b      	mov	r3, r9
    390c:	1a9b      	subs	r3, r3, r2
    390e:	425a      	negs	r2, r3
    3910:	4153      	adcs	r3, r2
    3912:	00db      	lsls	r3, r3, #3
    3914:	4303      	orrs	r3, r0
			header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;
    3916:	0038      	movs	r0, r7
    3918:	78ff      	ldrb	r7, [r7, #3]
    391a:	7902      	ldrb	r2, [r0, #4]
    391c:	0212      	lsls	r2, r2, #8
		|= (NWK_BROADCAST_PANID ==
    391e:	433a      	orrs	r2, r7
    3920:	4839      	ldr	r0, [pc, #228]	; (3a08 <nwkRxTaskHandler+0x394>)
    3922:	4684      	mov	ip, r0
    3924:	4462      	add	r2, ip
    3926:	4250      	negs	r0, r2
    3928:	4142      	adcs	r2, r0
    392a:	0112      	lsls	r2, r2, #4
    392c:	431a      	orrs	r2, r3
    392e:	ab02      	add	r3, sp, #8
    3930:	719a      	strb	r2, [r3, #6]
	return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    3932:	0018      	movs	r0, r3
    3934:	4788      	blx	r1
	if (0 == frame->header.nwkFcf.ackRequest) {
    3936:	7ae2      	ldrb	r2, [r4, #11]
		ack = false;
    3938:	07d3      	lsls	r3, r2, #31
    393a:	17db      	asrs	r3, r3, #31
    393c:	4018      	ands	r0, r3
	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    393e:	79e1      	ldrb	r1, [r4, #7]
    3940:	7a23      	ldrb	r3, [r4, #8]
    3942:	021b      	lsls	r3, r3, #8
    3944:	430b      	orrs	r3, r1
    3946:	4926      	ldr	r1, [pc, #152]	; (39e0 <nwkRxTaskHandler+0x36c>)
    3948:	428b      	cmp	r3, r1
    394a:	d067      	beq.n	3a1c <nwkRxTaskHandler+0x3a8>
	if (NWK_BROADCAST_PANID == frame->header.macDstPanId) {
    394c:	7962      	ldrb	r2, [r4, #5]
    394e:	79a3      	ldrb	r3, [r4, #6]
    3950:	021b      	lsls	r3, r3, #8
    3952:	4313      	orrs	r3, r2
    3954:	4a22      	ldr	r2, [pc, #136]	; (39e0 <nwkRxTaskHandler+0x36c>)
    3956:	4293      	cmp	r3, r2
    3958:	d03b      	beq.n	39d2 <nwkRxTaskHandler+0x35e>
	if (NWK_BROADCAST_ADDR == nwkIb.addr) {
    395a:	4b22      	ldr	r3, [pc, #136]	; (39e4 <nwkRxTaskHandler+0x370>)
    395c:	881a      	ldrh	r2, [r3, #0]
    395e:	4b20      	ldr	r3, [pc, #128]	; (39e0 <nwkRxTaskHandler+0x36c>)
    3960:	429a      	cmp	r2, r3
    3962:	d036      	beq.n	39d2 <nwkRxTaskHandler+0x35e>
	if (ack) {
    3964:	2800      	cmp	r0, #0
    3966:	d034      	beq.n	39d2 <nwkRxTaskHandler+0x35e>
	if (NULL == (ack = nwkFrameAlloc())) {
    3968:	4b28      	ldr	r3, [pc, #160]	; (3a0c <nwkRxTaskHandler+0x398>)
    396a:	4798      	blx	r3
    396c:	1e07      	subs	r7, r0, #0
    396e:	d030      	beq.n	39d2 <nwkRxTaskHandler+0x35e>
	nwkFrameCommandInit(ack);
    3970:	4b27      	ldr	r3, [pc, #156]	; (3a10 <nwkRxTaskHandler+0x39c>)
    3972:	4798      	blx	r3
	ack->size += sizeof(NwkCommandAck_t);
    3974:	787b      	ldrb	r3, [r7, #1]
    3976:	3303      	adds	r3, #3
    3978:	707b      	strb	r3, [r7, #1]
	ack->tx.confirm = NULL;
    397a:	2200      	movs	r2, #0
    397c:	2389      	movs	r3, #137	; 0x89
    397e:	54fa      	strb	r2, [r7, r3]
    3980:	003b      	movs	r3, r7
    3982:	3389      	adds	r3, #137	; 0x89
    3984:	705a      	strb	r2, [r3, #1]
    3986:	709a      	strb	r2, [r3, #2]
    3988:	70da      	strb	r2, [r3, #3]
	ack->header.nwkFcf.security = frame->header.nwkFcf.security;
    398a:	7ae3      	ldrb	r3, [r4, #11]
    398c:	3202      	adds	r2, #2
    398e:	401a      	ands	r2, r3
    3990:	7afb      	ldrb	r3, [r7, #11]
    3992:	2102      	movs	r1, #2
    3994:	438b      	bics	r3, r1
    3996:	4313      	orrs	r3, r2
    3998:	72fb      	strb	r3, [r7, #11]
	ack->header.nwkDstAddr = frame->header.nwkSrcAddr;
    399a:	7b62      	ldrb	r2, [r4, #13]
    399c:	7ba3      	ldrb	r3, [r4, #14]
    399e:	73fa      	strb	r2, [r7, #15]
    39a0:	743b      	strb	r3, [r7, #16]
	command = (NwkCommandAck_t *)ack->payload;
    39a2:	2381      	movs	r3, #129	; 0x81
    39a4:	5cfb      	ldrb	r3, [r7, r3]
    39a6:	2282      	movs	r2, #130	; 0x82
    39a8:	5cba      	ldrb	r2, [r7, r2]
    39aa:	0212      	lsls	r2, r2, #8
    39ac:	431a      	orrs	r2, r3
    39ae:	2383      	movs	r3, #131	; 0x83
    39b0:	5cfb      	ldrb	r3, [r7, r3]
    39b2:	041b      	lsls	r3, r3, #16
    39b4:	431a      	orrs	r2, r3
    39b6:	2384      	movs	r3, #132	; 0x84
    39b8:	5cfb      	ldrb	r3, [r7, r3]
    39ba:	061b      	lsls	r3, r3, #24
    39bc:	4313      	orrs	r3, r2
	command->id = NWK_COMMAND_ACK;
    39be:	2200      	movs	r2, #0
    39c0:	701a      	strb	r2, [r3, #0]
	command->control = nwkRxAckControl;
    39c2:	4a10      	ldr	r2, [pc, #64]	; (3a04 <nwkRxTaskHandler+0x390>)
    39c4:	7812      	ldrb	r2, [r2, #0]
    39c6:	709a      	strb	r2, [r3, #2]
	command->seq = frame->header.nwkSeq;
    39c8:	7b22      	ldrb	r2, [r4, #12]
    39ca:	705a      	strb	r2, [r3, #1]
	nwkTxFrame(ack);
    39cc:	0038      	movs	r0, r7
    39ce:	4b11      	ldr	r3, [pc, #68]	; (3a14 <nwkRxTaskHandler+0x3a0>)
    39d0:	4798      	blx	r3
	frame->state = NWK_RX_STATE_FINISH;
    39d2:	2324      	movs	r3, #36	; 0x24
    39d4:	7023      	strb	r3, [r4, #0]
    39d6:	e736      	b.n	3846 <nwkRxTaskHandler+0x1d2>
    39d8:	00003189 	.word	0x00003189
    39dc:	0000aca0 	.word	0x0000aca0
    39e0:	0000ffff 	.word	0x0000ffff
    39e4:	200022b0 	.word	0x200022b0
    39e8:	000032e9 	.word	0x000032e9
    39ec:	20000750 	.word	0x20000750
    39f0:	000032d1 	.word	0x000032d1
    39f4:	2000078c 	.word	0x2000078c
    39f8:	00004431 	.word	0x00004431
    39fc:	00003e6d 	.word	0x00003e6d
    3a00:	00003a71 	.word	0x00003a71
    3a04:	2000074c 	.word	0x2000074c
    3a08:	ffff0001 	.word	0xffff0001
    3a0c:	00003101 	.word	0x00003101
    3a10:	000031c5 	.word	0x000031c5
    3a14:	00003db1 	.word	0x00003db1
		return false;
    3a18:	2000      	movs	r0, #0
    3a1a:	e78c      	b.n	3936 <nwkRxTaskHandler+0x2c2>
			nwkIb.addr == frame->header.nwkDstAddr &&
    3a1c:	7be7      	ldrb	r7, [r4, #15]
    3a1e:	7c23      	ldrb	r3, [r4, #16]
    3a20:	021b      	lsls	r3, r3, #8
	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    3a22:	490b      	ldr	r1, [pc, #44]	; (3a50 <nwkRxTaskHandler+0x3dc>)
    3a24:	8809      	ldrh	r1, [r1, #0]
    3a26:	433b      	orrs	r3, r7
    3a28:	4299      	cmp	r1, r3
    3a2a:	d18f      	bne.n	394c <nwkRxTaskHandler+0x2d8>
			nwkIb.addr == frame->header.nwkDstAddr &&
    3a2c:	0713      	lsls	r3, r2, #28
    3a2e:	d48d      	bmi.n	394c <nwkRxTaskHandler+0x2d8>
		ack = true;
    3a30:	2001      	movs	r0, #1
    3a32:	e78b      	b.n	394c <nwkRxTaskHandler+0x2d8>
		break;

#ifdef NWK_ENABLE_ROUTING
		case NWK_RX_STATE_ROUTE:
		{
			nwkRouteFrame(frame);
    3a34:	0020      	movs	r0, r4
    3a36:	4b07      	ldr	r3, [pc, #28]	; (3a54 <nwkRxTaskHandler+0x3e0>)
    3a38:	4798      	blx	r3
		}
		break;
    3a3a:	e704      	b.n	3846 <nwkRxTaskHandler+0x1d2>
#endif

		case NWK_RX_STATE_FINISH:
		{
			nwkFrameFree(frame);
    3a3c:	0020      	movs	r0, r4
    3a3e:	4b06      	ldr	r3, [pc, #24]	; (3a58 <nwkRxTaskHandler+0x3e4>)
    3a40:	4798      	blx	r3
		}
		break;
    3a42:	e700      	b.n	3846 <nwkRxTaskHandler+0x1d2>
		}
	}
}
    3a44:	b007      	add	sp, #28
    3a46:	bc0c      	pop	{r2, r3}
    3a48:	4690      	mov	r8, r2
    3a4a:	4699      	mov	r9, r3
    3a4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3a4e:	46c0      	nop			; (mov r8, r8)
    3a50:	200022b0 	.word	0x200022b0
    3a54:	00003471 	.word	0x00003471
    3a58:	00003175 	.word	0x00003175

00003a5c <nwkSecurityInit>:
/*************************************************************************//**
*  @brief Initializes the Security module
*****************************************************************************/
void nwkSecurityInit(void)
{
	nwkSecurityActiveFrames = 0;
    3a5c:	2300      	movs	r3, #0
    3a5e:	4a02      	ldr	r2, [pc, #8]	; (3a68 <nwkSecurityInit+0xc>)
    3a60:	7013      	strb	r3, [r2, #0]
	nwkSecurityActiveFrame = NULL;
    3a62:	4a02      	ldr	r2, [pc, #8]	; (3a6c <nwkSecurityInit+0x10>)
    3a64:	6013      	str	r3, [r2, #0]
}
    3a66:	4770      	bx	lr
    3a68:	200007a4 	.word	0x200007a4
    3a6c:	200007a0 	.word	0x200007a0

00003a70 <nwkSecurityProcess>:

/*************************************************************************//**
*****************************************************************************/
void nwkSecurityProcess(NwkFrame_t *frame, bool encrypt)
{
	if (encrypt) {
    3a70:	2900      	cmp	r1, #0
    3a72:	d106      	bne.n	3a82 <nwkSecurityProcess+0x12>
		frame->state = NWK_SECURITY_STATE_ENCRYPT_PENDING;
	} else {
		frame->state = NWK_SECURITY_STATE_DECRYPT_PENDING;
    3a74:	2331      	movs	r3, #49	; 0x31
    3a76:	7003      	strb	r3, [r0, #0]
	}

	++nwkSecurityActiveFrames;
    3a78:	4a03      	ldr	r2, [pc, #12]	; (3a88 <nwkSecurityProcess+0x18>)
    3a7a:	7813      	ldrb	r3, [r2, #0]
    3a7c:	3301      	adds	r3, #1
    3a7e:	7013      	strb	r3, [r2, #0]
}
    3a80:	4770      	bx	lr
		frame->state = NWK_SECURITY_STATE_ENCRYPT_PENDING;
    3a82:	2330      	movs	r3, #48	; 0x30
    3a84:	7003      	strb	r3, [r0, #0]
    3a86:	e7f7      	b.n	3a78 <nwkSecurityProcess+0x8>
    3a88:	200007a4 	.word	0x200007a4

00003a8c <SYS_EncryptConf>:
}

/*************************************************************************//**
*****************************************************************************/
void SYS_EncryptConf(void)
{
    3a8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    3a8e:	46c6      	mov	lr, r8
    3a90:	b500      	push	{lr}
	uint8_t *vector = (uint8_t *)nwkSecurityVector;
	uint8_t *text = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
    3a92:	4b25      	ldr	r3, [pc, #148]	; (3b28 <SYS_EncryptConf+0x9c>)
    3a94:	681b      	ldr	r3, [r3, #0]
    3a96:	469c      	mov	ip, r3
    3a98:	2381      	movs	r3, #129	; 0x81
    3a9a:	4662      	mov	r2, ip
    3a9c:	5cd1      	ldrb	r1, [r2, r3]
    3a9e:	3301      	adds	r3, #1
    3aa0:	5cd3      	ldrb	r3, [r2, r3]
    3aa2:	021b      	lsls	r3, r3, #8
    3aa4:	4319      	orrs	r1, r3
    3aa6:	2383      	movs	r3, #131	; 0x83
    3aa8:	5cd3      	ldrb	r3, [r2, r3]
    3aaa:	041b      	lsls	r3, r3, #16
    3aac:	430b      	orrs	r3, r1
    3aae:	2284      	movs	r2, #132	; 0x84
    3ab0:	4661      	mov	r1, ip
    3ab2:	5c89      	ldrb	r1, [r1, r2]
    3ab4:	0609      	lsls	r1, r1, #24
    3ab6:	4319      	orrs	r1, r3
    3ab8:	4b1c      	ldr	r3, [pc, #112]	; (3b2c <SYS_EncryptConf+0xa0>)
    3aba:	781b      	ldrb	r3, [r3, #0]
    3abc:	4698      	mov	r8, r3
	uint8_t block;

	block
		= (nwkSecuritySize <
    3abe:	4b1c      	ldr	r3, [pc, #112]	; (3b30 <SYS_EncryptConf+0xa4>)
    3ac0:	781e      	ldrb	r6, [r3, #0]
    3ac2:	1c37      	adds	r7, r6, #0
    3ac4:	2e10      	cmp	r6, #16
    3ac6:	d900      	bls.n	3aca <SYS_EncryptConf+0x3e>
    3ac8:	2710      	movs	r7, #16
    3aca:	b2ff      	uxtb	r7, r7
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
    3acc:	2f00      	cmp	r7, #0
    3ace:	d017      	beq.n	3b00 <SYS_EncryptConf+0x74>
		text[i] ^= vector[i];

		if (nwkSecurityEncrypt) {
    3ad0:	4b18      	ldr	r3, [pc, #96]	; (3b34 <SYS_EncryptConf+0xa8>)
    3ad2:	781d      	ldrb	r5, [r3, #0]
    3ad4:	4441      	add	r1, r8
    3ad6:	4a18      	ldr	r2, [pc, #96]	; (3b38 <SYS_EncryptConf+0xac>)
    3ad8:	1e7c      	subs	r4, r7, #1
    3ada:	b2e4      	uxtb	r4, r4
    3adc:	3401      	adds	r4, #1
    3ade:	1914      	adds	r4, r2, r4
    3ae0:	e006      	b.n	3af0 <SYS_EncryptConf+0x64>
			vector[i] = text[i];
		} else {
			vector[i] ^= text[i];
    3ae2:	7810      	ldrb	r0, [r2, #0]
    3ae4:	4043      	eors	r3, r0
    3ae6:	7013      	strb	r3, [r2, #0]
    3ae8:	3101      	adds	r1, #1
    3aea:	3201      	adds	r2, #1
	for (uint8_t i = 0; i < block; i++) {
    3aec:	42a2      	cmp	r2, r4
    3aee:	d007      	beq.n	3b00 <SYS_EncryptConf+0x74>
		text[i] ^= vector[i];
    3af0:	780b      	ldrb	r3, [r1, #0]
    3af2:	7810      	ldrb	r0, [r2, #0]
    3af4:	4043      	eors	r3, r0
    3af6:	700b      	strb	r3, [r1, #0]
		if (nwkSecurityEncrypt) {
    3af8:	2d00      	cmp	r5, #0
    3afa:	d0f2      	beq.n	3ae2 <SYS_EncryptConf+0x56>
			vector[i] = text[i];
    3afc:	7013      	strb	r3, [r2, #0]
    3afe:	e7f3      	b.n	3ae8 <SYS_EncryptConf+0x5c>
		}
	}

	nwkSecurityOffset += block;
    3b00:	4643      	mov	r3, r8
    3b02:	19db      	adds	r3, r3, r7
    3b04:	4a09      	ldr	r2, [pc, #36]	; (3b2c <SYS_EncryptConf+0xa0>)
    3b06:	7013      	strb	r3, [r2, #0]
	nwkSecuritySize -= block;
    3b08:	1bf6      	subs	r6, r6, r7
    3b0a:	b2f6      	uxtb	r6, r6
    3b0c:	4b08      	ldr	r3, [pc, #32]	; (3b30 <SYS_EncryptConf+0xa4>)
    3b0e:	701e      	strb	r6, [r3, #0]

	if (nwkSecuritySize > 0) {
    3b10:	2e00      	cmp	r6, #0
    3b12:	d105      	bne.n	3b20 <SYS_EncryptConf+0x94>
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
	} else {
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_CONFIRM;
    3b14:	2334      	movs	r3, #52	; 0x34
    3b16:	4662      	mov	r2, ip
    3b18:	7013      	strb	r3, [r2, #0]
	}
}
    3b1a:	bc04      	pop	{r2}
    3b1c:	4690      	mov	r8, r2
    3b1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
    3b20:	2332      	movs	r3, #50	; 0x32
    3b22:	4662      	mov	r2, ip
    3b24:	7013      	strb	r3, [r2, #0]
    3b26:	e7f8      	b.n	3b1a <SYS_EncryptConf+0x8e>
    3b28:	200007a0 	.word	0x200007a0
    3b2c:	200007a6 	.word	0x200007a6
    3b30:	200007a7 	.word	0x200007a7
    3b34:	200007a5 	.word	0x200007a5
    3b38:	200007a8 	.word	0x200007a8

00003b3c <nwkSecurityTaskHandler>:

/*************************************************************************//**
*  @brief Security Module task handler
*****************************************************************************/
void nwkSecurityTaskHandler(void)
{
    3b3c:	b570      	push	{r4, r5, r6, lr}
    3b3e:	b082      	sub	sp, #8
	NwkFrame_t *frame = NULL;

	if (0 == nwkSecurityActiveFrames) {
    3b40:	4b55      	ldr	r3, [pc, #340]	; (3c98 <nwkSecurityTaskHandler+0x15c>)
    3b42:	781b      	ldrb	r3, [r3, #0]
    3b44:	2b00      	cmp	r3, #0
    3b46:	d008      	beq.n	3b5a <nwkSecurityTaskHandler+0x1e>
		return;
	}

	if (nwkSecurityActiveFrame) {
    3b48:	4b54      	ldr	r3, [pc, #336]	; (3c9c <nwkSecurityTaskHandler+0x160>)
    3b4a:	681c      	ldr	r4, [r3, #0]
    3b4c:	2c00      	cmp	r4, #0
    3b4e:	d057      	beq.n	3c00 <nwkSecurityTaskHandler+0xc4>
		if (NWK_SECURITY_STATE_CONFIRM ==
				nwkSecurityActiveFrame->state) {
    3b50:	7823      	ldrb	r3, [r4, #0]
		if (NWK_SECURITY_STATE_CONFIRM ==
    3b52:	2b34      	cmp	r3, #52	; 0x34
    3b54:	d003      	beq.n	3b5e <nwkSecurityTaskHandler+0x22>
						micStatus);
			}

			nwkSecurityActiveFrame = NULL;
			--nwkSecurityActiveFrames;
		} else if (NWK_SECURITY_STATE_PROCESS ==
    3b56:	2b32      	cmp	r3, #50	; 0x32
    3b58:	d047      	beq.n	3bea <nwkSecurityTaskHandler+0xae>
			nwkSecurityActiveFrame = frame;
			nwkSecurityStart();
			return;
		}
	}
}
    3b5a:	b002      	add	sp, #8
    3b5c:	bd70      	pop	{r4, r5, r6, pc}
	uint8_t *mic = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
    3b5e:	334d      	adds	r3, #77	; 0x4d
    3b60:	5ce0      	ldrb	r0, [r4, r3]
    3b62:	3301      	adds	r3, #1
    3b64:	5ce3      	ldrb	r3, [r4, r3]
    3b66:	021b      	lsls	r3, r3, #8
    3b68:	4303      	orrs	r3, r0
    3b6a:	2283      	movs	r2, #131	; 0x83
    3b6c:	5ca0      	ldrb	r0, [r4, r2]
    3b6e:	0400      	lsls	r0, r0, #16
    3b70:	4303      	orrs	r3, r0
    3b72:	3201      	adds	r2, #1
    3b74:	5ca0      	ldrb	r0, [r4, r2]
    3b76:	0600      	lsls	r0, r0, #24
    3b78:	4318      	orrs	r0, r3
    3b7a:	4b49      	ldr	r3, [pc, #292]	; (3ca0 <nwkSecurityTaskHandler+0x164>)
    3b7c:	781b      	ldrb	r3, [r3, #0]
    3b7e:	18c0      	adds	r0, r0, r3
	uint32_t vmic = nwkSecurityVector[0] ^ nwkSecurityVector[1] ^
    3b80:	4b48      	ldr	r3, [pc, #288]	; (3ca4 <nwkSecurityTaskHandler+0x168>)
    3b82:	681d      	ldr	r5, [r3, #0]
    3b84:	685a      	ldr	r2, [r3, #4]
    3b86:	4055      	eors	r5, r2
    3b88:	689a      	ldr	r2, [r3, #8]
    3b8a:	4055      	eors	r5, r2
			nwkSecurityVector[2] ^ nwkSecurityVector[3];
    3b8c:	68db      	ldr	r3, [r3, #12]
    3b8e:	405d      	eors	r5, r3
	uint32_t vmic = nwkSecurityVector[0] ^ nwkSecurityVector[1] ^
    3b90:	9500      	str	r5, [sp, #0]
	if (nwkSecurityEncrypt) {
    3b92:	4b45      	ldr	r3, [pc, #276]	; (3ca8 <nwkSecurityTaskHandler+0x16c>)
    3b94:	781e      	ldrb	r6, [r3, #0]
    3b96:	2e00      	cmp	r6, #0
    3b98:	d119      	bne.n	3bce <nwkSecurityTaskHandler+0x92>
		memcpy((uint8_t *)&tmic, mic, NWK_SECURITY_MIC_SIZE);
    3b9a:	2204      	movs	r2, #4
    3b9c:	0001      	movs	r1, r0
    3b9e:	a801      	add	r0, sp, #4
    3ba0:	4b42      	ldr	r3, [pc, #264]	; (3cac <nwkSecurityTaskHandler+0x170>)
    3ba2:	4798      	blx	r3
		return vmic == tmic;
    3ba4:	9b01      	ldr	r3, [sp, #4]
    3ba6:	1b5d      	subs	r5, r3, r5
    3ba8:	426e      	negs	r6, r5
    3baa:	416e      	adcs	r6, r5
    3bac:	b2f6      	uxtb	r6, r6
			if (nwkSecurityEncrypt) {
    3bae:	4b3e      	ldr	r3, [pc, #248]	; (3ca8 <nwkSecurityTaskHandler+0x16c>)
    3bb0:	781b      	ldrb	r3, [r3, #0]
    3bb2:	2b00      	cmp	r3, #0
    3bb4:	d013      	beq.n	3bde <nwkSecurityTaskHandler+0xa2>
				nwkTxEncryptConf(nwkSecurityActiveFrame);
    3bb6:	4b39      	ldr	r3, [pc, #228]	; (3c9c <nwkSecurityTaskHandler+0x160>)
    3bb8:	6818      	ldr	r0, [r3, #0]
    3bba:	4b3d      	ldr	r3, [pc, #244]	; (3cb0 <nwkSecurityTaskHandler+0x174>)
    3bbc:	4798      	blx	r3
			nwkSecurityActiveFrame = NULL;
    3bbe:	2200      	movs	r2, #0
    3bc0:	4b36      	ldr	r3, [pc, #216]	; (3c9c <nwkSecurityTaskHandler+0x160>)
    3bc2:	601a      	str	r2, [r3, #0]
			--nwkSecurityActiveFrames;
    3bc4:	4a34      	ldr	r2, [pc, #208]	; (3c98 <nwkSecurityTaskHandler+0x15c>)
    3bc6:	7813      	ldrb	r3, [r2, #0]
    3bc8:	3b01      	subs	r3, #1
    3bca:	7013      	strb	r3, [r2, #0]
    3bcc:	e7c5      	b.n	3b5a <nwkSecurityTaskHandler+0x1e>
		memcpy(mic, (uint8_t *)&vmic, NWK_SECURITY_MIC_SIZE);
    3bce:	2204      	movs	r2, #4
    3bd0:	4669      	mov	r1, sp
    3bd2:	4b36      	ldr	r3, [pc, #216]	; (3cac <nwkSecurityTaskHandler+0x170>)
    3bd4:	4798      	blx	r3
		nwkSecurityActiveFrame->size += NWK_SECURITY_MIC_SIZE;
    3bd6:	7863      	ldrb	r3, [r4, #1]
    3bd8:	3304      	adds	r3, #4
    3bda:	7063      	strb	r3, [r4, #1]
    3bdc:	e7e7      	b.n	3bae <nwkSecurityTaskHandler+0x72>
				nwkRxDecryptConf(nwkSecurityActiveFrame,
    3bde:	4b2f      	ldr	r3, [pc, #188]	; (3c9c <nwkSecurityTaskHandler+0x160>)
    3be0:	6818      	ldr	r0, [r3, #0]
    3be2:	0031      	movs	r1, r6
    3be4:	4b33      	ldr	r3, [pc, #204]	; (3cb4 <nwkSecurityTaskHandler+0x178>)
    3be6:	4798      	blx	r3
    3be8:	e7e9      	b.n	3bbe <nwkSecurityTaskHandler+0x82>
			nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_WAIT;
    3bea:	3301      	adds	r3, #1
    3bec:	7023      	strb	r3, [r4, #0]
			SYS_EncryptReq((uint32_t *)nwkSecurityVector,
    3bee:	4932      	ldr	r1, [pc, #200]	; (3cb8 <nwkSecurityTaskHandler+0x17c>)
    3bf0:	482c      	ldr	r0, [pc, #176]	; (3ca4 <nwkSecurityTaskHandler+0x168>)
    3bf2:	4b32      	ldr	r3, [pc, #200]	; (3cbc <nwkSecurityTaskHandler+0x180>)
    3bf4:	4798      	blx	r3
    3bf6:	e7b0      	b.n	3b5a <nwkSecurityTaskHandler+0x1e>
		nwkSecurityActiveFrame->size -= NWK_SECURITY_MIC_SIZE;
    3bf8:	7863      	ldrb	r3, [r4, #1]
    3bfa:	3b04      	subs	r3, #4
    3bfc:	7063      	strb	r3, [r4, #1]
    3bfe:	e02b      	b.n	3c58 <nwkSecurityTaskHandler+0x11c>
	while (NULL != (frame = nwkFrameNext(frame))) {
    3c00:	4d2f      	ldr	r5, [pc, #188]	; (3cc0 <nwkSecurityTaskHandler+0x184>)
    3c02:	0020      	movs	r0, r4
    3c04:	47a8      	blx	r5
    3c06:	1e04      	subs	r4, r0, #0
    3c08:	d0a7      	beq.n	3b5a <nwkSecurityTaskHandler+0x1e>
		if (NWK_SECURITY_STATE_ENCRYPT_PENDING == frame->state ||
    3c0a:	7823      	ldrb	r3, [r4, #0]
    3c0c:	3b30      	subs	r3, #48	; 0x30
    3c0e:	2b01      	cmp	r3, #1
    3c10:	d8f7      	bhi.n	3c02 <nwkSecurityTaskHandler+0xc6>
			nwkSecurityActiveFrame = frame;
    3c12:	4b22      	ldr	r3, [pc, #136]	; (3c9c <nwkSecurityTaskHandler+0x160>)
    3c14:	601c      	str	r4, [r3, #0]
	nwkSecurityVector[0] = header->nwkSeq;
    3c16:	4923      	ldr	r1, [pc, #140]	; (3ca4 <nwkSecurityTaskHandler+0x168>)
    3c18:	7b23      	ldrb	r3, [r4, #12]
    3c1a:	600b      	str	r3, [r1, #0]
		= ((uint32_t)header->nwkDstAddr <<
    3c1c:	7be0      	ldrb	r0, [r4, #15]
    3c1e:	7c23      	ldrb	r3, [r4, #16]
    3c20:	021b      	lsls	r3, r3, #8
    3c22:	4303      	orrs	r3, r0
    3c24:	041b      	lsls	r3, r3, #16
			16) | header->nwkDstEndpoint;
    3c26:	7c60      	ldrb	r0, [r4, #17]
    3c28:	0900      	lsrs	r0, r0, #4
    3c2a:	4303      	orrs	r3, r0
		= ((uint32_t)header->nwkDstAddr <<
    3c2c:	604b      	str	r3, [r1, #4]
		= ((uint32_t)header->nwkSrcAddr <<
    3c2e:	7b60      	ldrb	r0, [r4, #13]
    3c30:	7ba3      	ldrb	r3, [r4, #14]
    3c32:	021b      	lsls	r3, r3, #8
    3c34:	4303      	orrs	r3, r0
    3c36:	041b      	lsls	r3, r3, #16
			16) | header->nwkSrcEndpoint;
    3c38:	7c60      	ldrb	r0, [r4, #17]
    3c3a:	0700      	lsls	r0, r0, #28
    3c3c:	0f00      	lsrs	r0, r0, #28
    3c3e:	4303      	orrs	r3, r0
		= ((uint32_t)header->nwkSrcAddr <<
    3c40:	608b      	str	r3, [r1, #8]
		= ((uint32_t)header->macDstPanId <<
    3c42:	7960      	ldrb	r0, [r4, #5]
    3c44:	79a3      	ldrb	r3, [r4, #6]
    3c46:	021b      	lsls	r3, r3, #8
    3c48:	4303      	orrs	r3, r0
    3c4a:	041b      	lsls	r3, r3, #16
			16) | *(uint8_t *)&header->nwkFcf;
    3c4c:	7ae2      	ldrb	r2, [r4, #11]
    3c4e:	4313      	orrs	r3, r2
		= ((uint32_t)header->macDstPanId <<
    3c50:	60cb      	str	r3, [r1, #12]
			nwkSecurityActiveFrame->state) {
    3c52:	7820      	ldrb	r0, [r4, #0]
	if (NWK_SECURITY_STATE_DECRYPT_PENDING ==
    3c54:	2831      	cmp	r0, #49	; 0x31
    3c56:	d0cf      	beq.n	3bf8 <nwkSecurityTaskHandler+0xbc>
    3c58:	2381      	movs	r3, #129	; 0x81
    3c5a:	5ce1      	ldrb	r1, [r4, r3]
    3c5c:	3301      	adds	r3, #1
    3c5e:	5ce2      	ldrb	r2, [r4, r3]
    3c60:	0212      	lsls	r2, r2, #8
    3c62:	4311      	orrs	r1, r2
    3c64:	3301      	adds	r3, #1
    3c66:	5ce2      	ldrb	r2, [r4, r3]
    3c68:	0412      	lsls	r2, r2, #16
    3c6a:	4311      	orrs	r1, r2
    3c6c:	3301      	adds	r3, #1
    3c6e:	5ce3      	ldrb	r3, [r4, r3]
    3c70:	061b      	lsls	r3, r3, #24
    3c72:	430b      	orrs	r3, r1
    3c74:	1ca2      	adds	r2, r4, #2
    3c76:	1a9b      	subs	r3, r3, r2
    3c78:	7862      	ldrb	r2, [r4, #1]
    3c7a:	1ad3      	subs	r3, r2, r3
	nwkSecuritySize = nwkFramePayloadSize(nwkSecurityActiveFrame);
    3c7c:	4a11      	ldr	r2, [pc, #68]	; (3cc4 <nwkSecurityTaskHandler+0x188>)
    3c7e:	7013      	strb	r3, [r2, #0]
	nwkSecurityOffset = 0;
    3c80:	2200      	movs	r2, #0
    3c82:	4b07      	ldr	r3, [pc, #28]	; (3ca0 <nwkSecurityTaskHandler+0x164>)
    3c84:	701a      	strb	r2, [r3, #0]
		= (NWK_SECURITY_STATE_ENCRYPT_PENDING ==
    3c86:	0003      	movs	r3, r0
    3c88:	3b30      	subs	r3, #48	; 0x30
    3c8a:	4259      	negs	r1, r3
    3c8c:	4159      	adcs	r1, r3
    3c8e:	4a06      	ldr	r2, [pc, #24]	; (3ca8 <nwkSecurityTaskHandler+0x16c>)
    3c90:	7011      	strb	r1, [r2, #0]
	nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
    3c92:	2332      	movs	r3, #50	; 0x32
    3c94:	7023      	strb	r3, [r4, #0]
    3c96:	e760      	b.n	3b5a <nwkSecurityTaskHandler+0x1e>
    3c98:	200007a4 	.word	0x200007a4
    3c9c:	200007a0 	.word	0x200007a0
    3ca0:	200007a6 	.word	0x200007a6
    3ca4:	200007a8 	.word	0x200007a8
    3ca8:	200007a5 	.word	0x200007a5
    3cac:	00005501 	.word	0x00005501
    3cb0:	00003f35 	.word	0x00003f35
    3cb4:	00003665 	.word	0x00003665
    3cb8:	200022f8 	.word	0x200022f8
    3cbc:	0000433d 	.word	0x0000433d
    3cc0:	00003189 	.word	0x00003189
    3cc4:	200007a7 	.word	0x200007a7

00003cc8 <nwkTxDelayTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
    3cc8:	b5f0      	push	{r4, r5, r6, r7, lr}
    3cca:	b083      	sub	sp, #12
    3ccc:	9001      	str	r0, [sp, #4]
	NwkFrame_t *frame = NULL;
	bool restart = false;
    3cce:	2400      	movs	r4, #0
	NwkFrame_t *frame = NULL;
    3cd0:	2000      	movs	r0, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    3cd2:	4d11      	ldr	r5, [pc, #68]	; (3d18 <nwkTxDelayTimerHandler+0x50>)
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
			restart = true;

			if (0 == --frame->tx.timeout) {
    3cd4:	2686      	movs	r6, #134	; 0x86
    3cd6:	2787      	movs	r7, #135	; 0x87
	while (NULL != (frame = nwkFrameNext(frame))) {
    3cd8:	47a8      	blx	r5
    3cda:	2800      	cmp	r0, #0
    3cdc:	d013      	beq.n	3d06 <nwkTxDelayTimerHandler+0x3e>
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
    3cde:	7803      	ldrb	r3, [r0, #0]
    3ce0:	2b11      	cmp	r3, #17
    3ce2:	d1f9      	bne.n	3cd8 <nwkTxDelayTimerHandler+0x10>
			if (0 == --frame->tx.timeout) {
    3ce4:	5d82      	ldrb	r2, [r0, r6]
    3ce6:	5dc3      	ldrb	r3, [r0, r7]
    3ce8:	021b      	lsls	r3, r3, #8
    3cea:	4313      	orrs	r3, r2
    3cec:	3b01      	subs	r3, #1
    3cee:	b29b      	uxth	r3, r3
    3cf0:	5583      	strb	r3, [r0, r6]
    3cf2:	0a19      	lsrs	r1, r3, #8
    3cf4:	0002      	movs	r2, r0
    3cf6:	3286      	adds	r2, #134	; 0x86
    3cf8:	7051      	strb	r1, [r2, #1]
			restart = true;
    3cfa:	2401      	movs	r4, #1
			if (0 == --frame->tx.timeout) {
    3cfc:	2b00      	cmp	r3, #0
    3cfe:	d1eb      	bne.n	3cd8 <nwkTxDelayTimerHandler+0x10>
				frame->state = NWK_TX_STATE_SEND;
    3d00:	3313      	adds	r3, #19
    3d02:	7003      	strb	r3, [r0, #0]
    3d04:	e7e8      	b.n	3cd8 <nwkTxDelayTimerHandler+0x10>
			}
		}
	}

	if (restart) {
    3d06:	2c00      	cmp	r4, #0
    3d08:	d101      	bne.n	3d0e <nwkTxDelayTimerHandler+0x46>
		SYS_TimerStart(timer);
	}
}
    3d0a:	b003      	add	sp, #12
    3d0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		SYS_TimerStart(timer);
    3d0e:	9801      	ldr	r0, [sp, #4]
    3d10:	4b02      	ldr	r3, [pc, #8]	; (3d1c <nwkTxDelayTimerHandler+0x54>)
    3d12:	4798      	blx	r3
}
    3d14:	e7f9      	b.n	3d0a <nwkTxDelayTimerHandler+0x42>
    3d16:	46c0      	nop			; (mov r8, r8)
    3d18:	00003189 	.word	0x00003189
    3d1c:	00004431 	.word	0x00004431

00003d20 <nwkTxAckWaitTimerHandler>:
{
    3d20:	b5f0      	push	{r4, r5, r6, r7, lr}
    3d22:	b083      	sub	sp, #12
    3d24:	9001      	str	r0, [sp, #4]
	bool restart = false;
    3d26:	2400      	movs	r4, #0
	NwkFrame_t *frame = NULL;
    3d28:	2000      	movs	r0, #0
	while (NULL != (frame = nwkFrameNext(frame))) {
    3d2a:	4d12      	ldr	r5, [pc, #72]	; (3d74 <nwkTxAckWaitTimerHandler+0x54>)
			if (0 == --frame->tx.timeout) {
    3d2c:	2686      	movs	r6, #134	; 0x86
    3d2e:	2787      	movs	r7, #135	; 0x87
	while (NULL != (frame = nwkFrameNext(frame))) {
    3d30:	47a8      	blx	r5
    3d32:	2800      	cmp	r0, #0
    3d34:	d016      	beq.n	3d64 <nwkTxAckWaitTimerHandler+0x44>
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
    3d36:	7803      	ldrb	r3, [r0, #0]
    3d38:	2b16      	cmp	r3, #22
    3d3a:	d1f9      	bne.n	3d30 <nwkTxAckWaitTimerHandler+0x10>
			if (0 == --frame->tx.timeout) {
    3d3c:	5d82      	ldrb	r2, [r0, r6]
    3d3e:	5dc3      	ldrb	r3, [r0, r7]
    3d40:	021b      	lsls	r3, r3, #8
    3d42:	4313      	orrs	r3, r2
    3d44:	3b01      	subs	r3, #1
    3d46:	b29b      	uxth	r3, r3
    3d48:	5583      	strb	r3, [r0, r6]
    3d4a:	0a19      	lsrs	r1, r3, #8
    3d4c:	0002      	movs	r2, r0
    3d4e:	3286      	adds	r2, #134	; 0x86
    3d50:	7051      	strb	r1, [r2, #1]
			restart = true;
    3d52:	2401      	movs	r4, #1
			if (0 == --frame->tx.timeout) {
    3d54:	2b00      	cmp	r3, #0
    3d56:	d1eb      	bne.n	3d30 <nwkTxAckWaitTimerHandler+0x10>
	frame->state = NWK_TX_STATE_CONFIRM;
    3d58:	3317      	adds	r3, #23
    3d5a:	7003      	strb	r3, [r0, #0]
	frame->tx.status = status;
    3d5c:	2210      	movs	r2, #16
    3d5e:	336e      	adds	r3, #110	; 0x6e
    3d60:	54c2      	strb	r2, [r0, r3]
    3d62:	e7e5      	b.n	3d30 <nwkTxAckWaitTimerHandler+0x10>
	if (restart) {
    3d64:	2c00      	cmp	r4, #0
    3d66:	d101      	bne.n	3d6c <nwkTxAckWaitTimerHandler+0x4c>
}
    3d68:	b003      	add	sp, #12
    3d6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		SYS_TimerStart(timer);
    3d6c:	9801      	ldr	r0, [sp, #4]
    3d6e:	4b02      	ldr	r3, [pc, #8]	; (3d78 <nwkTxAckWaitTimerHandler+0x58>)
    3d70:	4798      	blx	r3
}
    3d72:	e7f9      	b.n	3d68 <nwkTxAckWaitTimerHandler+0x48>
    3d74:	00003189 	.word	0x00003189
    3d78:	00004431 	.word	0x00004431

00003d7c <nwkTxInit>:
	nwkTxPhyActiveFrame = NULL;
    3d7c:	2200      	movs	r2, #0
    3d7e:	4b07      	ldr	r3, [pc, #28]	; (3d9c <nwkTxInit+0x20>)
    3d80:	601a      	str	r2, [r3, #0]
	nwkTxAckWaitTimer.interval = NWK_TX_ACK_WAIT_TIMER_INTERVAL;
    3d82:	4b07      	ldr	r3, [pc, #28]	; (3da0 <nwkTxInit+0x24>)
    3d84:	2132      	movs	r1, #50	; 0x32
    3d86:	6099      	str	r1, [r3, #8]
	nwkTxAckWaitTimer.mode = SYS_TIMER_INTERVAL_MODE;
    3d88:	731a      	strb	r2, [r3, #12]
	nwkTxAckWaitTimer.handler = nwkTxAckWaitTimerHandler;
    3d8a:	4906      	ldr	r1, [pc, #24]	; (3da4 <nwkTxInit+0x28>)
    3d8c:	6119      	str	r1, [r3, #16]
	nwkTxDelayTimer.interval = NWK_TX_DELAY_TIMER_INTERVAL;
    3d8e:	4b06      	ldr	r3, [pc, #24]	; (3da8 <nwkTxInit+0x2c>)
    3d90:	210a      	movs	r1, #10
    3d92:	6099      	str	r1, [r3, #8]
	nwkTxDelayTimer.mode = SYS_TIMER_INTERVAL_MODE;
    3d94:	731a      	strb	r2, [r3, #12]
	nwkTxDelayTimer.handler = nwkTxDelayTimerHandler;
    3d96:	4a05      	ldr	r2, [pc, #20]	; (3dac <nwkTxInit+0x30>)
    3d98:	611a      	str	r2, [r3, #16]
}
    3d9a:	4770      	bx	lr
    3d9c:	200007e0 	.word	0x200007e0
    3da0:	200007b8 	.word	0x200007b8
    3da4:	00003d21 	.word	0x00003d21
    3da8:	200007cc 	.word	0x200007cc
    3dac:	00003cc9 	.word	0x00003cc9

00003db0 <nwkTxFrame>:
{
    3db0:	b510      	push	{r4, lr}
    3db2:	0004      	movs	r4, r0
	if (frame->tx.control & NWK_TX_CONTROL_ROUTING) {
    3db4:	2388      	movs	r3, #136	; 0x88
    3db6:	5cc3      	ldrb	r3, [r0, r3]
    3db8:	079a      	lsls	r2, r3, #30
    3dba:	d52d      	bpl.n	3e18 <nwkTxFrame+0x68>
		frame->state = NWK_TX_STATE_DELAY;
    3dbc:	2212      	movs	r2, #18
    3dbe:	7002      	strb	r2, [r0, #0]
	frame->tx.status = NWK_SUCCESS_STATUS;
    3dc0:	2100      	movs	r1, #0
    3dc2:	2285      	movs	r2, #133	; 0x85
    3dc4:	54a1      	strb	r1, [r4, r2]
	if (frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID) {
    3dc6:	07da      	lsls	r2, r3, #31
    3dc8:	d52f      	bpl.n	3e2a <nwkTxFrame+0x7a>
		header->macDstPanId = NWK_BROADCAST_PANID;
    3dca:	2201      	movs	r2, #1
    3dcc:	4252      	negs	r2, r2
    3dce:	7162      	strb	r2, [r4, #5]
    3dd0:	71a2      	strb	r2, [r4, #6]
	if (0 == (frame->tx.control & NWK_TX_CONTROL_DIRECT_LINK) &&
    3dd2:	2205      	movs	r2, #5
    3dd4:	421a      	tst	r2, r3
    3dd6:	d02e      	beq.n	3e36 <nwkTxFrame+0x86>
	header->macDstAddr = header->nwkDstAddr;
    3dd8:	7be2      	ldrb	r2, [r4, #15]
    3dda:	7c23      	ldrb	r3, [r4, #16]
    3ddc:	71e2      	strb	r2, [r4, #7]
    3dde:	7223      	strb	r3, [r4, #8]
	header->macSrcAddr = nwkIb.addr;
    3de0:	491e      	ldr	r1, [pc, #120]	; (3e5c <nwkTxFrame+0xac>)
    3de2:	780b      	ldrb	r3, [r1, #0]
    3de4:	7263      	strb	r3, [r4, #9]
    3de6:	784b      	ldrb	r3, [r1, #1]
    3de8:	72a3      	strb	r3, [r4, #10]
	header->macSeq = ++nwkIb.macSeqNum;
    3dea:	794b      	ldrb	r3, [r1, #5]
    3dec:	3301      	adds	r3, #1
    3dee:	b2db      	uxtb	r3, r3
    3df0:	714b      	strb	r3, [r1, #5]
    3df2:	7123      	strb	r3, [r4, #4]
	if (NWK_BROADCAST_ADDR == header->macDstAddr) {
    3df4:	79e1      	ldrb	r1, [r4, #7]
    3df6:	7a23      	ldrb	r3, [r4, #8]
    3df8:	021b      	lsls	r3, r3, #8
    3dfa:	430b      	orrs	r3, r1
    3dfc:	4a18      	ldr	r2, [pc, #96]	; (3e60 <nwkTxFrame+0xb0>)
    3dfe:	4293      	cmp	r3, r2
    3e00:	d01d      	beq.n	3e3e <nwkTxFrame+0x8e>
		header->macFcf = 0x8861;
    3e02:	2361      	movs	r3, #97	; 0x61
    3e04:	70a3      	strb	r3, [r4, #2]
    3e06:	3bd9      	subs	r3, #217	; 0xd9
    3e08:	70e3      	strb	r3, [r4, #3]
		frame->tx.timeout = 0;
    3e0a:	2200      	movs	r2, #0
    3e0c:	33fe      	adds	r3, #254	; 0xfe
    3e0e:	54e2      	strb	r2, [r4, r3]
    3e10:	3486      	adds	r4, #134	; 0x86
    3e12:	2300      	movs	r3, #0
    3e14:	7063      	strb	r3, [r4, #1]
}
    3e16:	bd10      	pop	{r4, pc}
		if (header->nwkFcf.security) {
    3e18:	7ac2      	ldrb	r2, [r0, #11]
    3e1a:	0792      	lsls	r2, r2, #30
    3e1c:	d502      	bpl.n	3e24 <nwkTxFrame+0x74>
			frame->state = NWK_TX_STATE_ENCRYPT;
    3e1e:	2210      	movs	r2, #16
    3e20:	7002      	strb	r2, [r0, #0]
    3e22:	e7cd      	b.n	3dc0 <nwkTxFrame+0x10>
		frame->state = NWK_TX_STATE_DELAY;
    3e24:	2212      	movs	r2, #18
    3e26:	7002      	strb	r2, [r0, #0]
    3e28:	e7ca      	b.n	3dc0 <nwkTxFrame+0x10>
		header->macDstPanId = nwkIb.panId;
    3e2a:	4a0c      	ldr	r2, [pc, #48]	; (3e5c <nwkTxFrame+0xac>)
    3e2c:	7891      	ldrb	r1, [r2, #2]
    3e2e:	7161      	strb	r1, [r4, #5]
    3e30:	78d2      	ldrb	r2, [r2, #3]
    3e32:	71a2      	strb	r2, [r4, #6]
    3e34:	e7cd      	b.n	3dd2 <nwkTxFrame+0x22>
		nwkRoutePrepareTx(frame);
    3e36:	0020      	movs	r0, r4
    3e38:	4b0a      	ldr	r3, [pc, #40]	; (3e64 <nwkTxFrame+0xb4>)
    3e3a:	4798      	blx	r3
    3e3c:	e7d0      	b.n	3de0 <nwkTxFrame+0x30>
		header->macFcf = 0x8841;
    3e3e:	2341      	movs	r3, #65	; 0x41
    3e40:	70a3      	strb	r3, [r4, #2]
    3e42:	3bb9      	subs	r3, #185	; 0xb9
    3e44:	70e3      	strb	r3, [r4, #3]
		frame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    3e46:	4b08      	ldr	r3, [pc, #32]	; (3e68 <nwkTxFrame+0xb8>)
    3e48:	4798      	blx	r3
    3e4a:	2307      	movs	r3, #7
    3e4c:	4018      	ands	r0, r3
    3e4e:	3001      	adds	r0, #1
    3e50:	337f      	adds	r3, #127	; 0x7f
    3e52:	54e0      	strb	r0, [r4, r3]
    3e54:	3486      	adds	r4, #134	; 0x86
    3e56:	2300      	movs	r3, #0
    3e58:	7063      	strb	r3, [r4, #1]
    3e5a:	e7dc      	b.n	3e16 <nwkTxFrame+0x66>
    3e5c:	200022b0 	.word	0x200022b0
    3e60:	0000ffff 	.word	0x0000ffff
    3e64:	0000342d 	.word	0x0000342d
    3e68:	00005f35 	.word	0x00005f35

00003e6c <nwkTxBroadcastFrame>:
{
    3e6c:	b570      	push	{r4, r5, r6, lr}
    3e6e:	0005      	movs	r5, r0
	if (NULL == (newFrame = nwkFrameAlloc())) {
    3e70:	4b1c      	ldr	r3, [pc, #112]	; (3ee4 <nwkTxBroadcastFrame+0x78>)
    3e72:	4798      	blx	r3
    3e74:	1e04      	subs	r4, r0, #0
    3e76:	d033      	beq.n	3ee0 <nwkTxBroadcastFrame+0x74>
	newFrame->state = NWK_TX_STATE_DELAY;
    3e78:	2312      	movs	r3, #18
    3e7a:	7003      	strb	r3, [r0, #0]
	newFrame->size = frame->size;
    3e7c:	786b      	ldrb	r3, [r5, #1]
    3e7e:	7043      	strb	r3, [r0, #1]
	newFrame->tx.status = NWK_SUCCESS_STATUS;
    3e80:	2200      	movs	r2, #0
    3e82:	2385      	movs	r3, #133	; 0x85
    3e84:	54c2      	strb	r2, [r0, r3]
	newFrame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    3e86:	4b18      	ldr	r3, [pc, #96]	; (3ee8 <nwkTxBroadcastFrame+0x7c>)
    3e88:	4798      	blx	r3
    3e8a:	2307      	movs	r3, #7
    3e8c:	4018      	ands	r0, r3
    3e8e:	3001      	adds	r0, #1
    3e90:	337f      	adds	r3, #127	; 0x7f
    3e92:	54e0      	strb	r0, [r4, r3]
    3e94:	0c00      	lsrs	r0, r0, #16
    3e96:	0023      	movs	r3, r4
    3e98:	3386      	adds	r3, #134	; 0x86
    3e9a:	7058      	strb	r0, [r3, #1]
	newFrame->tx.confirm = NULL;
    3e9c:	2200      	movs	r2, #0
    3e9e:	2389      	movs	r3, #137	; 0x89
    3ea0:	54e2      	strb	r2, [r4, r3]
    3ea2:	0023      	movs	r3, r4
    3ea4:	3389      	adds	r3, #137	; 0x89
    3ea6:	705a      	strb	r2, [r3, #1]
    3ea8:	709a      	strb	r2, [r3, #2]
    3eaa:	70da      	strb	r2, [r3, #3]
	memcpy(newFrame->data, frame->data, frame->size);
    3eac:	1ca0      	adds	r0, r4, #2
    3eae:	786a      	ldrb	r2, [r5, #1]
    3eb0:	1ca9      	adds	r1, r5, #2
    3eb2:	4b0e      	ldr	r3, [pc, #56]	; (3eec <nwkTxBroadcastFrame+0x80>)
    3eb4:	4798      	blx	r3
	newFrame->header.macFcf = 0x8841;
    3eb6:	2341      	movs	r3, #65	; 0x41
    3eb8:	70a3      	strb	r3, [r4, #2]
    3eba:	3bb9      	subs	r3, #185	; 0xb9
    3ebc:	70e3      	strb	r3, [r4, #3]
	newFrame->header.macDstAddr = NWK_BROADCAST_ADDR;
    3ebe:	3377      	adds	r3, #119	; 0x77
    3ec0:	71e3      	strb	r3, [r4, #7]
    3ec2:	7223      	strb	r3, [r4, #8]
	newFrame->header.macDstPanId = frame->header.macDstPanId;
    3ec4:	796a      	ldrb	r2, [r5, #5]
    3ec6:	79ab      	ldrb	r3, [r5, #6]
    3ec8:	7162      	strb	r2, [r4, #5]
    3eca:	71a3      	strb	r3, [r4, #6]
	newFrame->header.macSrcAddr = nwkIb.addr;
    3ecc:	4a08      	ldr	r2, [pc, #32]	; (3ef0 <nwkTxBroadcastFrame+0x84>)
    3ece:	7813      	ldrb	r3, [r2, #0]
    3ed0:	7263      	strb	r3, [r4, #9]
    3ed2:	7853      	ldrb	r3, [r2, #1]
    3ed4:	72a3      	strb	r3, [r4, #10]
	newFrame->header.macSeq = ++nwkIb.macSeqNum;
    3ed6:	7953      	ldrb	r3, [r2, #5]
    3ed8:	3301      	adds	r3, #1
    3eda:	b2db      	uxtb	r3, r3
    3edc:	7153      	strb	r3, [r2, #5]
    3ede:	7123      	strb	r3, [r4, #4]
}
    3ee0:	bd70      	pop	{r4, r5, r6, pc}
    3ee2:	46c0      	nop			; (mov r8, r8)
    3ee4:	00003101 	.word	0x00003101
    3ee8:	00005f35 	.word	0x00005f35
    3eec:	00005501 	.word	0x00005501
    3ef0:	200022b0 	.word	0x200022b0

00003ef4 <nwkTxAckReceived>:
{
    3ef4:	b570      	push	{r4, r5, r6, lr}
	if (sizeof(NwkCommandAck_t) != ind->size) {
    3ef6:	7b02      	ldrb	r2, [r0, #12]
		return false;
    3ef8:	2300      	movs	r3, #0
	if (sizeof(NwkCommandAck_t) != ind->size) {
    3efa:	2a03      	cmp	r2, #3
    3efc:	d001      	beq.n	3f02 <nwkTxAckReceived+0xe>
}
    3efe:	0018      	movs	r0, r3
    3f00:	bd70      	pop	{r4, r5, r6, pc}
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
    3f02:	6885      	ldr	r5, [r0, #8]
    3f04:	2000      	movs	r0, #0
	while (NULL != (frame = nwkFrameNext(frame))) {
    3f06:	4c0a      	ldr	r4, [pc, #40]	; (3f30 <nwkTxAckReceived+0x3c>)
    3f08:	47a0      	blx	r4
    3f0a:	2800      	cmp	r0, #0
    3f0c:	d00d      	beq.n	3f2a <nwkTxAckReceived+0x36>
		if (NWK_TX_STATE_WAIT_ACK == frame->state &&
    3f0e:	7803      	ldrb	r3, [r0, #0]
    3f10:	2b16      	cmp	r3, #22
    3f12:	d1f9      	bne.n	3f08 <nwkTxAckReceived+0x14>
    3f14:	7b02      	ldrb	r2, [r0, #12]
    3f16:	786b      	ldrb	r3, [r5, #1]
    3f18:	429a      	cmp	r2, r3
    3f1a:	d1f5      	bne.n	3f08 <nwkTxAckReceived+0x14>
			frame->state = NWK_TX_STATE_CONFIRM;
    3f1c:	2317      	movs	r3, #23
    3f1e:	7003      	strb	r3, [r0, #0]
			frame->tx.control = command->control;
    3f20:	78aa      	ldrb	r2, [r5, #2]
    3f22:	3371      	adds	r3, #113	; 0x71
    3f24:	54c2      	strb	r2, [r0, r3]
			return true;
    3f26:	3b87      	subs	r3, #135	; 0x87
    3f28:	e7e9      	b.n	3efe <nwkTxAckReceived+0xa>
	return false;
    3f2a:	2300      	movs	r3, #0
    3f2c:	e7e7      	b.n	3efe <nwkTxAckReceived+0xa>
    3f2e:	46c0      	nop			; (mov r8, r8)
    3f30:	00003189 	.word	0x00003189

00003f34 <nwkTxEncryptConf>:
	frame->state = NWK_TX_STATE_DELAY;
    3f34:	2312      	movs	r3, #18
    3f36:	7003      	strb	r3, [r0, #0]
}
    3f38:	4770      	bx	lr
	...

00003f3c <PHY_DataConf>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    3f3c:	4b0c      	ldr	r3, [pc, #48]	; (3f70 <PHY_DataConf+0x34>)
    3f3e:	681b      	ldr	r3, [r3, #0]
	switch (status) {
    3f40:	2801      	cmp	r0, #1
    3f42:	d005      	beq.n	3f50 <PHY_DataConf+0x14>
    3f44:	2800      	cmp	r0, #0
    3f46:	d004      	beq.n	3f52 <PHY_DataConf+0x16>
    3f48:	2802      	cmp	r0, #2
    3f4a:	d00f      	beq.n	3f6c <PHY_DataConf+0x30>
		return NWK_ERROR_STATUS;
    3f4c:	2001      	movs	r0, #1
    3f4e:	e000      	b.n	3f52 <PHY_DataConf+0x16>
		return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;
    3f50:	2020      	movs	r0, #32
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    3f52:	2285      	movs	r2, #133	; 0x85
    3f54:	5498      	strb	r0, [r3, r2]
	nwkTxPhyActiveFrame->state = NWK_TX_STATE_SENT;
    3f56:	3a70      	subs	r2, #112	; 0x70
    3f58:	701a      	strb	r2, [r3, #0]
	nwkTxPhyActiveFrame = NULL;
    3f5a:	2200      	movs	r2, #0
    3f5c:	4b04      	ldr	r3, [pc, #16]	; (3f70 <PHY_DataConf+0x34>)
    3f5e:	601a      	str	r2, [r3, #0]
	nwkIb.lock--;
    3f60:	4904      	ldr	r1, [pc, #16]	; (3f74 <PHY_DataConf+0x38>)
    3f62:	3258      	adds	r2, #88	; 0x58
    3f64:	5a8b      	ldrh	r3, [r1, r2]
    3f66:	3b01      	subs	r3, #1
    3f68:	528b      	strh	r3, [r1, r2]
}
    3f6a:	4770      	bx	lr
		return NWK_PHY_NO_ACK_STATUS;
    3f6c:	2021      	movs	r0, #33	; 0x21
    3f6e:	e7f0      	b.n	3f52 <PHY_DataConf+0x16>
    3f70:	200007e0 	.word	0x200007e0
    3f74:	200022b0 	.word	0x200022b0

00003f78 <nwkTxTaskHandler>:

/*************************************************************************//**
*  @brief Tx Module task handler
*****************************************************************************/
void nwkTxTaskHandler(void)
{
    3f78:	b570      	push	{r4, r5, r6, lr}
	NwkFrame_t *frame = NULL;
    3f7a:	2400      	movs	r4, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    3f7c:	4d37      	ldr	r5, [pc, #220]	; (405c <nwkTxTaskHandler+0xe4>)
		switch (frame->state) {
    3f7e:	4e38      	ldr	r6, [pc, #224]	; (4060 <nwkTxTaskHandler+0xe8>)
	while (NULL != (frame = nwkFrameNext(frame))) {
    3f80:	e003      	b.n	3f8a <nwkTxTaskHandler+0x12>
#ifdef NWK_ENABLE_SECURITY
		case NWK_TX_STATE_ENCRYPT:
		{
			nwkSecurityProcess(frame, true);
    3f82:	2101      	movs	r1, #1
    3f84:	0020      	movs	r0, r4
    3f86:	4b37      	ldr	r3, [pc, #220]	; (4064 <nwkTxTaskHandler+0xec>)
    3f88:	4798      	blx	r3
	while (NULL != (frame = nwkFrameNext(frame))) {
    3f8a:	0020      	movs	r0, r4
    3f8c:	47a8      	blx	r5
    3f8e:	1e04      	subs	r4, r0, #0
    3f90:	d063      	beq.n	405a <nwkTxTaskHandler+0xe2>
		switch (frame->state) {
    3f92:	7823      	ldrb	r3, [r4, #0]
    3f94:	3b10      	subs	r3, #16
    3f96:	b2da      	uxtb	r2, r3
    3f98:	2a07      	cmp	r2, #7
    3f9a:	d8f6      	bhi.n	3f8a <nwkTxTaskHandler+0x12>
    3f9c:	0093      	lsls	r3, r2, #2
    3f9e:	58f3      	ldr	r3, [r6, r3]
    3fa0:	469f      	mov	pc, r3
		break;
#endif

		case NWK_TX_STATE_DELAY:
		{
			if (frame->tx.timeout > 0) {
    3fa2:	2386      	movs	r3, #134	; 0x86
    3fa4:	5ce2      	ldrb	r2, [r4, r3]
    3fa6:	3301      	adds	r3, #1
    3fa8:	5ce3      	ldrb	r3, [r4, r3]
    3faa:	021b      	lsls	r3, r3, #8
    3fac:	4313      	orrs	r3, r2
    3fae:	d102      	bne.n	3fb6 <nwkTxTaskHandler+0x3e>
				frame->state = NWK_TX_STATE_WAIT_DELAY;
				SYS_TimerStart(&nwkTxDelayTimer);
			} else {
				frame->state = NWK_TX_STATE_SEND;
    3fb0:	2313      	movs	r3, #19
    3fb2:	7023      	strb	r3, [r4, #0]
    3fb4:	e7e9      	b.n	3f8a <nwkTxTaskHandler+0x12>
				frame->state = NWK_TX_STATE_WAIT_DELAY;
    3fb6:	2311      	movs	r3, #17
    3fb8:	7023      	strb	r3, [r4, #0]
				SYS_TimerStart(&nwkTxDelayTimer);
    3fba:	482b      	ldr	r0, [pc, #172]	; (4068 <nwkTxTaskHandler+0xf0>)
    3fbc:	4b2b      	ldr	r3, [pc, #172]	; (406c <nwkTxTaskHandler+0xf4>)
    3fbe:	4798      	blx	r3
    3fc0:	e7e3      	b.n	3f8a <nwkTxTaskHandler+0x12>
		}
		break;

		case NWK_TX_STATE_SEND:
		{
			if (NULL == nwkTxPhyActiveFrame) {
    3fc2:	4b2b      	ldr	r3, [pc, #172]	; (4070 <nwkTxTaskHandler+0xf8>)
    3fc4:	681b      	ldr	r3, [r3, #0]
    3fc6:	2b00      	cmp	r3, #0
    3fc8:	d1df      	bne.n	3f8a <nwkTxTaskHandler+0x12>
				nwkTxPhyActiveFrame = frame;
    3fca:	4b29      	ldr	r3, [pc, #164]	; (4070 <nwkTxTaskHandler+0xf8>)
    3fcc:	601c      	str	r4, [r3, #0]
				frame->state = NWK_TX_STATE_WAIT_CONF;
    3fce:	2314      	movs	r3, #20
    3fd0:	7023      	strb	r3, [r4, #0]
				PHY_DataReq(&(frame->size));
    3fd2:	1c60      	adds	r0, r4, #1
    3fd4:	4b27      	ldr	r3, [pc, #156]	; (4074 <nwkTxTaskHandler+0xfc>)
    3fd6:	4798      	blx	r3
				nwkIb.lock++;
    3fd8:	4927      	ldr	r1, [pc, #156]	; (4078 <nwkTxTaskHandler+0x100>)
    3fda:	2258      	movs	r2, #88	; 0x58
    3fdc:	5a8b      	ldrh	r3, [r1, r2]
    3fde:	3301      	adds	r3, #1
    3fe0:	528b      	strh	r3, [r1, r2]
    3fe2:	e7d2      	b.n	3f8a <nwkTxTaskHandler+0x12>
		case NWK_TX_STATE_WAIT_CONF:
			break;

		case NWK_TX_STATE_SENT:
		{
			if (NWK_SUCCESS_STATUS == frame->tx.status) {
    3fe4:	2385      	movs	r3, #133	; 0x85
    3fe6:	5ce3      	ldrb	r3, [r4, r3]
    3fe8:	2b00      	cmp	r3, #0
    3fea:	d11a      	bne.n	4022 <nwkTxTaskHandler+0xaa>
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
    3fec:	7b61      	ldrb	r1, [r4, #13]
    3fee:	7ba3      	ldrb	r3, [r4, #14]
    3ff0:	021b      	lsls	r3, r3, #8
    3ff2:	4a21      	ldr	r2, [pc, #132]	; (4078 <nwkTxTaskHandler+0x100>)
    3ff4:	8812      	ldrh	r2, [r2, #0]
    3ff6:	430b      	orrs	r3, r1
    3ff8:	429a      	cmp	r2, r3
    3ffa:	d002      	beq.n	4002 <nwkTxTaskHandler+0x8a>
					frame->tx.timeout = NWK_ACK_WAIT_TIME /
							NWK_TX_ACK_WAIT_TIMER_INTERVAL
							+ 1;
					SYS_TimerStart(&nwkTxAckWaitTimer);
				} else {
					frame->state = NWK_TX_STATE_CONFIRM;
    3ffc:	2317      	movs	r3, #23
    3ffe:	7023      	strb	r3, [r4, #0]
    4000:	e7c3      	b.n	3f8a <nwkTxTaskHandler+0x12>
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
    4002:	7ae3      	ldrb	r3, [r4, #11]
    4004:	07db      	lsls	r3, r3, #31
    4006:	d5f9      	bpl.n	3ffc <nwkTxTaskHandler+0x84>
					frame->state = NWK_TX_STATE_WAIT_ACK;
    4008:	2316      	movs	r3, #22
    400a:	7023      	strb	r3, [r4, #0]
					frame->tx.timeout = NWK_ACK_WAIT_TIME /
    400c:	2215      	movs	r2, #21
    400e:	3370      	adds	r3, #112	; 0x70
    4010:	54e2      	strb	r2, [r4, r3]
    4012:	2200      	movs	r2, #0
    4014:	0023      	movs	r3, r4
    4016:	3386      	adds	r3, #134	; 0x86
    4018:	705a      	strb	r2, [r3, #1]
					SYS_TimerStart(&nwkTxAckWaitTimer);
    401a:	4818      	ldr	r0, [pc, #96]	; (407c <nwkTxTaskHandler+0x104>)
    401c:	4b13      	ldr	r3, [pc, #76]	; (406c <nwkTxTaskHandler+0xf4>)
    401e:	4798      	blx	r3
    4020:	e7b3      	b.n	3f8a <nwkTxTaskHandler+0x12>
				}
			} else {
				frame->state = NWK_TX_STATE_CONFIRM;
    4022:	2317      	movs	r3, #23
    4024:	7023      	strb	r3, [r4, #0]
    4026:	e7b0      	b.n	3f8a <nwkTxTaskHandler+0x12>
			break;

		case NWK_TX_STATE_CONFIRM:
		{
#ifdef NWK_ENABLE_ROUTING
			nwkRouteFrameSent(frame);
    4028:	0020      	movs	r0, r4
    402a:	4b15      	ldr	r3, [pc, #84]	; (4080 <nwkTxTaskHandler+0x108>)
    402c:	4798      	blx	r3
#endif
			if (NULL == frame->tx.confirm) {
    402e:	2389      	movs	r3, #137	; 0x89
    4030:	5ce3      	ldrb	r3, [r4, r3]
    4032:	228a      	movs	r2, #138	; 0x8a
    4034:	5ca2      	ldrb	r2, [r4, r2]
    4036:	0212      	lsls	r2, r2, #8
    4038:	431a      	orrs	r2, r3
    403a:	238b      	movs	r3, #139	; 0x8b
    403c:	5ce3      	ldrb	r3, [r4, r3]
    403e:	041b      	lsls	r3, r3, #16
    4040:	431a      	orrs	r2, r3
    4042:	238c      	movs	r3, #140	; 0x8c
    4044:	5ce3      	ldrb	r3, [r4, r3]
    4046:	061b      	lsls	r3, r3, #24
    4048:	4313      	orrs	r3, r2
    404a:	d002      	beq.n	4052 <nwkTxTaskHandler+0xda>
				nwkFrameFree(frame);
			} else {
				frame->tx.confirm(frame);
    404c:	0020      	movs	r0, r4
    404e:	4798      	blx	r3
    4050:	e79b      	b.n	3f8a <nwkTxTaskHandler+0x12>
				nwkFrameFree(frame);
    4052:	0020      	movs	r0, r4
    4054:	4b0b      	ldr	r3, [pc, #44]	; (4084 <nwkTxTaskHandler+0x10c>)
    4056:	4798      	blx	r3
    4058:	e797      	b.n	3f8a <nwkTxTaskHandler+0x12>

		default:
			break;
		}
	}
}
    405a:	bd70      	pop	{r4, r5, r6, pc}
    405c:	00003189 	.word	0x00003189
    4060:	0000acb4 	.word	0x0000acb4
    4064:	00003a71 	.word	0x00003a71
    4068:	200007cc 	.word	0x200007cc
    406c:	00004431 	.word	0x00004431
    4070:	200007e0 	.word	0x200007e0
    4074:	000041c9 	.word	0x000041c9
    4078:	200022b0 	.word	0x200022b0
    407c:	200007b8 	.word	0x200007b8
    4080:	00003399 	.word	0x00003399
    4084:	00003175 	.word	0x00003175

00004088 <phyTrxSetState>:
}

/*************************************************************************//**
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
    4088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    408a:	0004      	movs	r4, r0
	trx_reg_write(reg, value);
    408c:	4f0b      	ldr	r7, [pc, #44]	; (40bc <phyTrxSetState+0x34>)
	value = trx_reg_read(reg);
    408e:	4e0c      	ldr	r6, [pc, #48]	; (40c0 <phyTrxSetState+0x38>)
	do { phyWriteRegister(TRX_STATE_REG, TRX_CMD_FORCE_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    4090:	251f      	movs	r5, #31
	trx_reg_write(reg, value);
    4092:	2103      	movs	r1, #3
    4094:	2002      	movs	r0, #2
    4096:	47b8      	blx	r7
	value = trx_reg_read(reg);
    4098:	2001      	movs	r0, #1
    409a:	47b0      	blx	r6
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    409c:	4028      	ands	r0, r5
    409e:	2808      	cmp	r0, #8
    40a0:	d1f7      	bne.n	4092 <phyTrxSetState+0xa>
	trx_reg_write(reg, value);
    40a2:	4f06      	ldr	r7, [pc, #24]	; (40bc <phyTrxSetState+0x34>)
	value = trx_reg_read(reg);
    40a4:	4e06      	ldr	r6, [pc, #24]	; (40c0 <phyTrxSetState+0x38>)

	do { phyWriteRegister(TRX_STATE_REG,
			     state); } while (state !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    40a6:	251f      	movs	r5, #31
	trx_reg_write(reg, value);
    40a8:	0021      	movs	r1, r4
    40aa:	2002      	movs	r0, #2
    40ac:	47b8      	blx	r7
	value = trx_reg_read(reg);
    40ae:	2001      	movs	r0, #1
    40b0:	47b0      	blx	r6
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    40b2:	4028      	ands	r0, r5
    40b4:	4284      	cmp	r4, r0
    40b6:	d1f7      	bne.n	40a8 <phyTrxSetState+0x20>
}
    40b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    40ba:	46c0      	nop			; (mov r8, r8)
    40bc:	00004a85 	.word	0x00004a85
    40c0:	00004989 	.word	0x00004989

000040c4 <phySetRxState>:
{
    40c4:	b510      	push	{r4, lr}
	phyTrxSetState(TRX_CMD_TRX_OFF);
    40c6:	2008      	movs	r0, #8
    40c8:	4b06      	ldr	r3, [pc, #24]	; (40e4 <phySetRxState+0x20>)
    40ca:	4798      	blx	r3
	value = trx_reg_read(reg);
    40cc:	200f      	movs	r0, #15
    40ce:	4b06      	ldr	r3, [pc, #24]	; (40e8 <phySetRxState+0x24>)
    40d0:	4798      	blx	r3
	if (phyRxState) {
    40d2:	4b06      	ldr	r3, [pc, #24]	; (40ec <phySetRxState+0x28>)
    40d4:	781b      	ldrb	r3, [r3, #0]
    40d6:	2b00      	cmp	r3, #0
    40d8:	d100      	bne.n	40dc <phySetRxState+0x18>
}
    40da:	bd10      	pop	{r4, pc}
		phyTrxSetState(TRX_CMD_RX_AACK_ON);
    40dc:	2016      	movs	r0, #22
    40de:	4b01      	ldr	r3, [pc, #4]	; (40e4 <phySetRxState+0x20>)
    40e0:	4798      	blx	r3
}
    40e2:	e7fa      	b.n	40da <phySetRxState+0x16>
    40e4:	00004089 	.word	0x00004089
    40e8:	00004989 	.word	0x00004989
    40ec:	20000864 	.word	0x20000864

000040f0 <PHY_Init>:
{
    40f0:	b570      	push	{r4, r5, r6, lr}
	trx_spi_init();
    40f2:	4b0e      	ldr	r3, [pc, #56]	; (412c <PHY_Init+0x3c>)
    40f4:	4798      	blx	r3
	PhyReset();
    40f6:	4b0e      	ldr	r3, [pc, #56]	; (4130 <PHY_Init+0x40>)
    40f8:	4798      	blx	r3
	phyRxState = false;
    40fa:	2200      	movs	r2, #0
    40fc:	4b0d      	ldr	r3, [pc, #52]	; (4134 <PHY_Init+0x44>)
    40fe:	701a      	strb	r2, [r3, #0]
	phyState = PHY_STATE_IDLE;
    4100:	3201      	adds	r2, #1
    4102:	4b0d      	ldr	r3, [pc, #52]	; (4138 <PHY_Init+0x48>)
    4104:	701a      	strb	r2, [r3, #0]
	trx_reg_write(reg, value);
    4106:	4e0d      	ldr	r6, [pc, #52]	; (413c <PHY_Init+0x4c>)
	value = trx_reg_read(reg);
    4108:	4d0d      	ldr	r5, [pc, #52]	; (4140 <PHY_Init+0x50>)
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    410a:	241f      	movs	r4, #31
	trx_reg_write(reg, value);
    410c:	2108      	movs	r1, #8
    410e:	2002      	movs	r0, #2
    4110:	47b0      	blx	r6
	value = trx_reg_read(reg);
    4112:	2001      	movs	r0, #1
    4114:	47a8      	blx	r5
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    4116:	4020      	ands	r0, r4
    4118:	2808      	cmp	r0, #8
    411a:	d1f7      	bne.n	410c <PHY_Init+0x1c>
	trx_reg_write(reg, value);
    411c:	212e      	movs	r1, #46	; 0x2e
    411e:	3804      	subs	r0, #4
    4120:	4c06      	ldr	r4, [pc, #24]	; (413c <PHY_Init+0x4c>)
    4122:	47a0      	blx	r4
    4124:	21a0      	movs	r1, #160	; 0xa0
    4126:	200c      	movs	r0, #12
    4128:	47a0      	blx	r4
}
    412a:	bd70      	pop	{r4, r5, r6, pc}
    412c:	0000483d 	.word	0x0000483d
    4130:	00004959 	.word	0x00004959
    4134:	20000864 	.word	0x20000864
    4138:	20000865 	.word	0x20000865
    413c:	00004a85 	.word	0x00004a85
    4140:	00004989 	.word	0x00004989

00004144 <PHY_SetRxState>:
{
    4144:	b510      	push	{r4, lr}
	phyRxState = rx;
    4146:	4b02      	ldr	r3, [pc, #8]	; (4150 <PHY_SetRxState+0xc>)
    4148:	7018      	strb	r0, [r3, #0]
	phySetRxState();
    414a:	4b02      	ldr	r3, [pc, #8]	; (4154 <PHY_SetRxState+0x10>)
    414c:	4798      	blx	r3
}
    414e:	bd10      	pop	{r4, pc}
    4150:	20000864 	.word	0x20000864
    4154:	000040c5 	.word	0x000040c5

00004158 <PHY_SetChannel>:
{
    4158:	b510      	push	{r4, lr}
    415a:	0004      	movs	r4, r0
	value = trx_reg_read(reg);
    415c:	2008      	movs	r0, #8
    415e:	4b05      	ldr	r3, [pc, #20]	; (4174 <PHY_SetChannel+0x1c>)
    4160:	4798      	blx	r3
	reg = phyReadRegister(PHY_CC_CCA_REG) & ~0x1f;
    4162:	231f      	movs	r3, #31
    4164:	0001      	movs	r1, r0
    4166:	4399      	bics	r1, r3
	phyWriteRegister(PHY_CC_CCA_REG, reg | channel);
    4168:	4321      	orrs	r1, r4
	trx_reg_write(reg, value);
    416a:	b2c9      	uxtb	r1, r1
    416c:	2008      	movs	r0, #8
    416e:	4b02      	ldr	r3, [pc, #8]	; (4178 <PHY_SetChannel+0x20>)
    4170:	4798      	blx	r3
}
    4172:	bd10      	pop	{r4, pc}
    4174:	00004989 	.word	0x00004989
    4178:	00004a85 	.word	0x00004a85

0000417c <PHY_SetPanId>:
{
    417c:	b530      	push	{r4, r5, lr}
    417e:	b083      	sub	sp, #12
    4180:	466b      	mov	r3, sp
    4182:	1d9d      	adds	r5, r3, #6
    4184:	80d8      	strh	r0, [r3, #6]
	trx_reg_write(reg, value);
    4186:	b2c1      	uxtb	r1, r0
    4188:	2022      	movs	r0, #34	; 0x22
    418a:	4c03      	ldr	r4, [pc, #12]	; (4198 <PHY_SetPanId+0x1c>)
    418c:	47a0      	blx	r4
    418e:	7869      	ldrb	r1, [r5, #1]
    4190:	2023      	movs	r0, #35	; 0x23
    4192:	47a0      	blx	r4
}
    4194:	b003      	add	sp, #12
    4196:	bd30      	pop	{r4, r5, pc}
    4198:	00004a85 	.word	0x00004a85

0000419c <PHY_SetShortAddr>:
{
    419c:	b570      	push	{r4, r5, r6, lr}
    419e:	b082      	sub	sp, #8
    41a0:	466b      	mov	r3, sp
    41a2:	1d9e      	adds	r6, r3, #6
    41a4:	80d8      	strh	r0, [r3, #6]
	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
    41a6:	b2c4      	uxtb	r4, r0
	trx_reg_write(reg, value);
    41a8:	0021      	movs	r1, r4
    41aa:	2020      	movs	r0, #32
    41ac:	4d05      	ldr	r5, [pc, #20]	; (41c4 <PHY_SetShortAddr+0x28>)
    41ae:	47a8      	blx	r5
	phyWriteRegister(SHORT_ADDR_1_REG, d[1]);
    41b0:	7876      	ldrb	r6, [r6, #1]
	trx_reg_write(reg, value);
    41b2:	0031      	movs	r1, r6
    41b4:	2021      	movs	r0, #33	; 0x21
    41b6:	47a8      	blx	r5
	phyWriteRegister(CSMA_SEED_0_REG, d[0] + d[1]);
    41b8:	19a4      	adds	r4, r4, r6
	trx_reg_write(reg, value);
    41ba:	b2e1      	uxtb	r1, r4
    41bc:	202d      	movs	r0, #45	; 0x2d
    41be:	47a8      	blx	r5
}
    41c0:	b002      	add	sp, #8
    41c2:	bd70      	pop	{r4, r5, r6, pc}
    41c4:	00004a85 	.word	0x00004a85

000041c8 <PHY_DataReq>:
{
    41c8:	b510      	push	{r4, lr}
    41ca:	0004      	movs	r4, r0
	phyTrxSetState(TRX_CMD_TX_ARET_ON);
    41cc:	2019      	movs	r0, #25
    41ce:	4b0c      	ldr	r3, [pc, #48]	; (4200 <PHY_DataReq+0x38>)
    41d0:	4798      	blx	r3
	value = trx_reg_read(reg);
    41d2:	200f      	movs	r0, #15
    41d4:	4b0b      	ldr	r3, [pc, #44]	; (4204 <PHY_DataReq+0x3c>)
    41d6:	4798      	blx	r3
	data[0] += 2;
    41d8:	7821      	ldrb	r1, [r4, #0]
    41da:	1c8b      	adds	r3, r1, #2
    41dc:	7023      	strb	r3, [r4, #0]
	trx_frame_write(data, (data[0] - 1) /* length value*/);
    41de:	3101      	adds	r1, #1
    41e0:	b2c9      	uxtb	r1, r1
    41e2:	0020      	movs	r0, r4
    41e4:	4b08      	ldr	r3, [pc, #32]	; (4208 <PHY_DataReq+0x40>)
    41e6:	4798      	blx	r3
	phyState = PHY_STATE_TX_WAIT_END;
    41e8:	2203      	movs	r2, #3
    41ea:	4b08      	ldr	r3, [pc, #32]	; (420c <PHY_DataReq+0x44>)
    41ec:	701a      	strb	r2, [r3, #0]
    41ee:	4b08      	ldr	r3, [pc, #32]	; (4210 <PHY_DataReq+0x48>)
    41f0:	2280      	movs	r2, #128	; 0x80
    41f2:	0352      	lsls	r2, r2, #13
    41f4:	619a      	str	r2, [r3, #24]
  __ASM volatile ("nop");
    41f6:	46c0      	nop			; (mov r8, r8)
    41f8:	46c0      	nop			; (mov r8, r8)
		port_base->OUTCLR.reg = pin_mask;
    41fa:	615a      	str	r2, [r3, #20]
}
    41fc:	bd10      	pop	{r4, pc}
    41fe:	46c0      	nop			; (mov r8, r8)
    4200:	00004089 	.word	0x00004089
    4204:	00004989 	.word	0x00004989
    4208:	00004cb5 	.word	0x00004cb5
    420c:	20000865 	.word	0x20000865
    4210:	41004400 	.word	0x41004400

00004214 <PHY_EncryptReq>:
{
    4214:	b510      	push	{r4, lr}
    4216:	0004      	movs	r4, r0
    4218:	0008      	movs	r0, r1
	sal_aes_setup(key, AES_MODE_ECB, AES_DIR_ENCRYPT);
    421a:	2200      	movs	r2, #0
    421c:	2100      	movs	r1, #0
    421e:	4b05      	ldr	r3, [pc, #20]	; (4234 <PHY_EncryptReq+0x20>)
    4220:	4798      	blx	r3
	sal_aes_wrrd(text, NULL);
    4222:	2100      	movs	r1, #0
    4224:	0020      	movs	r0, r4
    4226:	4b04      	ldr	r3, [pc, #16]	; (4238 <PHY_EncryptReq+0x24>)
    4228:	4798      	blx	r3
	sal_aes_read(text);
    422a:	0020      	movs	r0, r4
    422c:	4b03      	ldr	r3, [pc, #12]	; (423c <PHY_EncryptReq+0x28>)
    422e:	4798      	blx	r3
}
    4230:	bd10      	pop	{r4, pc}
    4232:	46c0      	nop			; (mov r8, r8)
    4234:	000046d5 	.word	0x000046d5
    4238:	00004669 	.word	0x00004669
    423c:	0000480d 	.word	0x0000480d

00004240 <PHY_TaskHandler>:
}

/*************************************************************************//**
*****************************************************************************/
void PHY_TaskHandler(void)
{
    4240:	b5f0      	push	{r4, r5, r6, r7, lr}
    4242:	b085      	sub	sp, #20
	if (PHY_STATE_SLEEP == phyState) {
    4244:	4b26      	ldr	r3, [pc, #152]	; (42e0 <PHY_TaskHandler+0xa0>)
    4246:	781b      	ldrb	r3, [r3, #0]
    4248:	2b02      	cmp	r3, #2
    424a:	d00a      	beq.n	4262 <PHY_TaskHandler+0x22>
	value = trx_reg_read(reg);
    424c:	200f      	movs	r0, #15
    424e:	4b25      	ldr	r3, [pc, #148]	; (42e4 <PHY_TaskHandler+0xa4>)
    4250:	4798      	blx	r3
		return;
	}

	if (phyReadRegister(IRQ_STATUS_REG) & (1 << TRX_END)) {
    4252:	0703      	lsls	r3, r0, #28
    4254:	d505      	bpl.n	4262 <PHY_TaskHandler+0x22>
		if (PHY_STATE_IDLE == phyState) {
    4256:	4b22      	ldr	r3, [pc, #136]	; (42e0 <PHY_TaskHandler+0xa0>)
    4258:	781b      	ldrb	r3, [r3, #0]
    425a:	2b01      	cmp	r3, #1
    425c:	d003      	beq.n	4266 <PHY_TaskHandler+0x26>
			ind.lqi  = phyRxBuffer[size + 1];
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
			PHY_DataInd(&ind);

			phyWaitState(TRX_STATUS_RX_AACK_ON);
		} else if (PHY_STATE_TX_WAIT_END == phyState) {
    425e:	2b03      	cmp	r3, #3
    4260:	d026      	beq.n	42b0 <PHY_TaskHandler+0x70>
			phyState = PHY_STATE_IDLE;

			PHY_DataConf(status);
		}
	}
}
    4262:	b005      	add	sp, #20
    4264:	bdf0      	pop	{r4, r5, r6, r7, pc}
	value = trx_reg_read(reg);
    4266:	2007      	movs	r0, #7
    4268:	4b1e      	ldr	r3, [pc, #120]	; (42e4 <PHY_TaskHandler+0xa4>)
    426a:	4798      	blx	r3
    426c:	0006      	movs	r6, r0
			trx_frame_read(&size, 1);
    426e:	466b      	mov	r3, sp
    4270:	1ddd      	adds	r5, r3, #7
    4272:	2101      	movs	r1, #1
    4274:	0028      	movs	r0, r5
    4276:	4f1c      	ldr	r7, [pc, #112]	; (42e8 <PHY_TaskHandler+0xa8>)
    4278:	47b8      	blx	r7
			trx_frame_read(phyRxBuffer, size + 2);
    427a:	7829      	ldrb	r1, [r5, #0]
    427c:	3102      	adds	r1, #2
    427e:	b2c9      	uxtb	r1, r1
    4280:	4c1a      	ldr	r4, [pc, #104]	; (42ec <PHY_TaskHandler+0xac>)
    4282:	0020      	movs	r0, r4
    4284:	47b8      	blx	r7
			ind.data = phyRxBuffer + 1;
    4286:	a802      	add	r0, sp, #8
    4288:	1c63      	adds	r3, r4, #1
    428a:	9302      	str	r3, [sp, #8]
			ind.size = size - PHY_CRC_SIZE;
    428c:	782b      	ldrb	r3, [r5, #0]
    428e:	1e9a      	subs	r2, r3, #2
    4290:	7102      	strb	r2, [r0, #4]
			ind.lqi  = phyRxBuffer[size + 1];
    4292:	18e4      	adds	r4, r4, r3
    4294:	7863      	ldrb	r3, [r4, #1]
    4296:	7143      	strb	r3, [r0, #5]
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
    4298:	3e5b      	subs	r6, #91	; 0x5b
    429a:	7186      	strb	r6, [r0, #6]
			PHY_DataInd(&ind);
    429c:	4b14      	ldr	r3, [pc, #80]	; (42f0 <PHY_TaskHandler+0xb0>)
    429e:	4798      	blx	r3
	value = trx_reg_read(reg);
    42a0:	4d10      	ldr	r5, [pc, #64]	; (42e4 <PHY_TaskHandler+0xa4>)
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    42a2:	241f      	movs	r4, #31
	value = trx_reg_read(reg);
    42a4:	2001      	movs	r0, #1
    42a6:	47a8      	blx	r5
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    42a8:	4020      	ands	r0, r4
    42aa:	2816      	cmp	r0, #22
    42ac:	d1fa      	bne.n	42a4 <PHY_TaskHandler+0x64>
    42ae:	e7d8      	b.n	4262 <PHY_TaskHandler+0x22>
	value = trx_reg_read(reg);
    42b0:	2002      	movs	r0, #2
    42b2:	4b0c      	ldr	r3, [pc, #48]	; (42e4 <PHY_TaskHandler+0xa4>)
    42b4:	4798      	blx	r3
					TRAC_STATUS) & 7;
    42b6:	0940      	lsrs	r0, r0, #5
    42b8:	b2c4      	uxtb	r4, r0
			if (TRAC_STATUS_SUCCESS == status) {
    42ba:	2c00      	cmp	r4, #0
    42bc:	d005      	beq.n	42ca <PHY_TaskHandler+0x8a>
			} else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE ==
    42be:	2c03      	cmp	r4, #3
    42c0:	d00c      	beq.n	42dc <PHY_TaskHandler+0x9c>
				status = PHY_STATUS_ERROR;
    42c2:	3c05      	subs	r4, #5
    42c4:	1e63      	subs	r3, r4, #1
    42c6:	419c      	sbcs	r4, r3
    42c8:	3402      	adds	r4, #2
			phySetRxState();
    42ca:	4b0a      	ldr	r3, [pc, #40]	; (42f4 <PHY_TaskHandler+0xb4>)
    42cc:	4798      	blx	r3
			phyState = PHY_STATE_IDLE;
    42ce:	2201      	movs	r2, #1
    42d0:	4b03      	ldr	r3, [pc, #12]	; (42e0 <PHY_TaskHandler+0xa0>)
    42d2:	701a      	strb	r2, [r3, #0]
			PHY_DataConf(status);
    42d4:	0020      	movs	r0, r4
    42d6:	4b08      	ldr	r3, [pc, #32]	; (42f8 <PHY_TaskHandler+0xb8>)
    42d8:	4798      	blx	r3
    42da:	e7c2      	b.n	4262 <PHY_TaskHandler+0x22>
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
    42dc:	2401      	movs	r4, #1
    42de:	e7f4      	b.n	42ca <PHY_TaskHandler+0x8a>
    42e0:	20000865 	.word	0x20000865
    42e4:	00004989 	.word	0x00004989
    42e8:	00004b85 	.word	0x00004b85
    42ec:	200007e4 	.word	0x200007e4
    42f0:	00003615 	.word	0x00003615
    42f4:	000040c5 	.word	0x000040c5
    42f8:	00003f3d 	.word	0x00003f3d

000042fc <SYS_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_Init(void)
{
    42fc:	b510      	push	{r4, lr}
	SYS_TimerInit();
    42fe:	4b04      	ldr	r3, [pc, #16]	; (4310 <SYS_Init+0x14>)
    4300:	4798      	blx	r3
#if SYS_SECURITY_MODE == 0
	sal_init();
    4302:	4b04      	ldr	r3, [pc, #16]	; (4314 <SYS_Init+0x18>)
    4304:	4798      	blx	r3
#endif
	PHY_Init();
    4306:	4b04      	ldr	r3, [pc, #16]	; (4318 <SYS_Init+0x1c>)
    4308:	4798      	blx	r3
	NWK_Init();
    430a:	4b04      	ldr	r3, [pc, #16]	; (431c <SYS_Init+0x20>)
    430c:	4798      	blx	r3
}
    430e:	bd10      	pop	{r4, pc}
    4310:	000043c9 	.word	0x000043c9
    4314:	00004665 	.word	0x00004665
    4318:	000040f1 	.word	0x000040f1
    431c:	00002e89 	.word	0x00002e89

00004320 <SYS_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TaskHandler(void)
{
    4320:	b510      	push	{r4, lr}
	PHY_TaskHandler();
    4322:	4b03      	ldr	r3, [pc, #12]	; (4330 <SYS_TaskHandler+0x10>)
    4324:	4798      	blx	r3
	NWK_TaskHandler();
    4326:	4b03      	ldr	r3, [pc, #12]	; (4334 <SYS_TaskHandler+0x14>)
    4328:	4798      	blx	r3
	SYS_TimerTaskHandler();
    432a:	4b03      	ldr	r3, [pc, #12]	; (4338 <SYS_TaskHandler+0x18>)
    432c:	4798      	blx	r3
}
    432e:	bd10      	pop	{r4, pc}
    4330:	00004241 	.word	0x00004241
    4334:	00002f15 	.word	0x00002f15
    4338:	00004451 	.word	0x00004451

0000433c <SYS_EncryptReq>:
#endif

/*************************************************************************//**
*****************************************************************************/
void SYS_EncryptReq(uint32_t *text, uint32_t *key)
{
    433c:	b510      	push	{r4, lr}
#if SYS_SECURITY_MODE == 0
	PHY_EncryptReq((uint8_t *)text, (uint8_t *)key);
    433e:	4b02      	ldr	r3, [pc, #8]	; (4348 <SYS_EncryptReq+0xc>)
    4340:	4798      	blx	r3
	text[2] ^= text[0];
	text[3] ^= text[1];
	xtea(&text[2], key);
#endif

	SYS_EncryptConf();
    4342:	4b02      	ldr	r3, [pc, #8]	; (434c <SYS_EncryptReq+0x10>)
    4344:	4798      	blx	r3
}
    4346:	bd10      	pop	{r4, pc}
    4348:	00004215 	.word	0x00004215
    434c:	00003a8d 	.word	0x00003a8d

00004350 <placeTimer>:
}

/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    4350:	b530      	push	{r4, r5, lr}
	if (timers) {
    4352:	4b14      	ldr	r3, [pc, #80]	; (43a4 <placeTimer+0x54>)
    4354:	681d      	ldr	r5, [r3, #0]
    4356:	2d00      	cmp	r5, #0
    4358:	d01c      	beq.n	4394 <placeTimer+0x44>
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;
    435a:	6882      	ldr	r2, [r0, #8]

		for (SYS_Timer_t *t = timers; t; t = t->next) {
			if (timeout < t->timeout) {
    435c:	6869      	ldr	r1, [r5, #4]
    435e:	428a      	cmp	r2, r1
    4360:	d309      	bcc.n	4376 <placeTimer+0x26>
    4362:	002c      	movs	r4, r5
				t->timeout -= timeout;
				break;
			} else {
				timeout -= t->timeout;
    4364:	1a52      	subs	r2, r2, r1
		for (SYS_Timer_t *t = timers; t; t = t->next) {
    4366:	6823      	ldr	r3, [r4, #0]
    4368:	2b00      	cmp	r3, #0
    436a:	d008      	beq.n	437e <placeTimer+0x2e>
			if (timeout < t->timeout) {
    436c:	6859      	ldr	r1, [r3, #4]
    436e:	4291      	cmp	r1, r2
    4370:	d803      	bhi.n	437a <placeTimer+0x2a>
		for (SYS_Timer_t *t = timers; t; t = t->next) {
    4372:	001c      	movs	r4, r3
    4374:	e7f6      	b.n	4364 <placeTimer+0x14>
    4376:	002b      	movs	r3, r5
		SYS_Timer_t *prev = NULL;
    4378:	2400      	movs	r4, #0
				t->timeout -= timeout;
    437a:	1a89      	subs	r1, r1, r2
    437c:	6059      	str	r1, [r3, #4]
			}

			prev = t;
		}

		timer->timeout = timeout;
    437e:	6042      	str	r2, [r0, #4]

		if (prev) {
    4380:	2c00      	cmp	r4, #0
    4382:	d003      	beq.n	438c <placeTimer+0x3c>
			timer->next = prev->next;
    4384:	6823      	ldr	r3, [r4, #0]
    4386:	6003      	str	r3, [r0, #0]
			prev->next = timer;
    4388:	6020      	str	r0, [r4, #0]
	} else {
		timer->next = NULL;
		timer->timeout = timer->interval;
		timers = timer;
	}
}
    438a:	bd30      	pop	{r4, r5, pc}
			timer->next = timers;
    438c:	6005      	str	r5, [r0, #0]
			timers = timer;
    438e:	4b05      	ldr	r3, [pc, #20]	; (43a4 <placeTimer+0x54>)
    4390:	6018      	str	r0, [r3, #0]
    4392:	e7fa      	b.n	438a <placeTimer+0x3a>
		timer->next = NULL;
    4394:	2300      	movs	r3, #0
    4396:	6003      	str	r3, [r0, #0]
		timer->timeout = timer->interval;
    4398:	6883      	ldr	r3, [r0, #8]
    439a:	6043      	str	r3, [r0, #4]
		timers = timer;
    439c:	4b01      	ldr	r3, [pc, #4]	; (43a4 <placeTimer+0x54>)
    439e:	6018      	str	r0, [r3, #0]
}
    43a0:	e7f3      	b.n	438a <placeTimer+0x3a>
    43a2:	46c0      	nop			; (mov r8, r8)
    43a4:	20000868 	.word	0x20000868

000043a8 <SYS_HwExpiry_Cb>:

/*****************************************************************************
*****************************************************************************/
void SYS_HwExpiry_Cb(void)
{
    43a8:	b510      	push	{r4, lr}
	SysTimerIrqCount++;
    43aa:	4a04      	ldr	r2, [pc, #16]	; (43bc <SYS_HwExpiry_Cb+0x14>)
    43ac:	7813      	ldrb	r3, [r2, #0]
    43ae:	3301      	adds	r3, #1
    43b0:	b2db      	uxtb	r3, r3
    43b2:	7013      	strb	r3, [r2, #0]
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    43b4:	4802      	ldr	r0, [pc, #8]	; (43c0 <SYS_HwExpiry_Cb+0x18>)
    43b6:	4b03      	ldr	r3, [pc, #12]	; (43c4 <SYS_HwExpiry_Cb+0x1c>)
    43b8:	4798      	blx	r3
}
    43ba:	bd10      	pop	{r4, pc}
    43bc:	2000230c 	.word	0x2000230c
    43c0:	00002710 	.word	0x00002710
    43c4:	000053bd 	.word	0x000053bd

000043c8 <SYS_TimerInit>:
{
    43c8:	b510      	push	{r4, lr}
	SysTimerIrqCount = 0;
    43ca:	2400      	movs	r4, #0
    43cc:	4b06      	ldr	r3, [pc, #24]	; (43e8 <SYS_TimerInit+0x20>)
    43ce:	701c      	strb	r4, [r3, #0]
	set_common_tc_expiry_callback(SYS_HwExpiry_Cb);
    43d0:	4806      	ldr	r0, [pc, #24]	; (43ec <SYS_TimerInit+0x24>)
    43d2:	4b07      	ldr	r3, [pc, #28]	; (43f0 <SYS_TimerInit+0x28>)
    43d4:	4798      	blx	r3
	common_tc_init();
    43d6:	4b07      	ldr	r3, [pc, #28]	; (43f4 <SYS_TimerInit+0x2c>)
    43d8:	4798      	blx	r3
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    43da:	4807      	ldr	r0, [pc, #28]	; (43f8 <SYS_TimerInit+0x30>)
    43dc:	4b07      	ldr	r3, [pc, #28]	; (43fc <SYS_TimerInit+0x34>)
    43de:	4798      	blx	r3
	timers = NULL;
    43e0:	4b07      	ldr	r3, [pc, #28]	; (4400 <SYS_TimerInit+0x38>)
    43e2:	601c      	str	r4, [r3, #0]
}
    43e4:	bd10      	pop	{r4, pc}
    43e6:	46c0      	nop			; (mov r8, r8)
    43e8:	2000230c 	.word	0x2000230c
    43ec:	000043a9 	.word	0x000043a9
    43f0:	000054ad 	.word	0x000054ad
    43f4:	00005429 	.word	0x00005429
    43f8:	00002710 	.word	0x00002710
    43fc:	000053bd 	.word	0x000053bd
    4400:	20000868 	.word	0x20000868

00004404 <SYS_TimerStarted>:
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    4404:	4b09      	ldr	r3, [pc, #36]	; (442c <SYS_TimerStarted+0x28>)
    4406:	681b      	ldr	r3, [r3, #0]
    4408:	2b00      	cmp	r3, #0
    440a:	d00a      	beq.n	4422 <SYS_TimerStarted+0x1e>
		if (t == timer) {
    440c:	4283      	cmp	r3, r0
    440e:	d00a      	beq.n	4426 <SYS_TimerStarted+0x22>
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    4410:	681b      	ldr	r3, [r3, #0]
    4412:	2b00      	cmp	r3, #0
    4414:	d003      	beq.n	441e <SYS_TimerStarted+0x1a>
		if (t == timer) {
    4416:	4298      	cmp	r0, r3
    4418:	d1fa      	bne.n	4410 <SYS_TimerStarted+0xc>
			return true;
    441a:	2001      	movs	r0, #1
    441c:	e000      	b.n	4420 <SYS_TimerStarted+0x1c>
	return false;
    441e:	2000      	movs	r0, #0
}
    4420:	4770      	bx	lr
	return false;
    4422:	2000      	movs	r0, #0
    4424:	e7fc      	b.n	4420 <SYS_TimerStarted+0x1c>
			return true;
    4426:	2001      	movs	r0, #1
    4428:	e7fa      	b.n	4420 <SYS_TimerStarted+0x1c>
    442a:	46c0      	nop			; (mov r8, r8)
    442c:	20000868 	.word	0x20000868

00004430 <SYS_TimerStart>:
{
    4430:	b510      	push	{r4, lr}
    4432:	0004      	movs	r4, r0
	if (!SYS_TimerStarted(timer)) {
    4434:	4b04      	ldr	r3, [pc, #16]	; (4448 <SYS_TimerStart+0x18>)
    4436:	4798      	blx	r3
    4438:	2800      	cmp	r0, #0
    443a:	d000      	beq.n	443e <SYS_TimerStart+0xe>
}
    443c:	bd10      	pop	{r4, pc}
		placeTimer(timer);
    443e:	0020      	movs	r0, r4
    4440:	4b02      	ldr	r3, [pc, #8]	; (444c <SYS_TimerStart+0x1c>)
    4442:	4798      	blx	r3
}
    4444:	e7fa      	b.n	443c <SYS_TimerStart+0xc>
    4446:	46c0      	nop			; (mov r8, r8)
    4448:	00004405 	.word	0x00004405
    444c:	00004351 	.word	0x00004351

00004450 <SYS_TimerTaskHandler>:
{
    4450:	b5f0      	push	{r4, r5, r6, r7, lr}
    4452:	b083      	sub	sp, #12
	if (0 == SysTimerIrqCount) {
    4454:	4b1d      	ldr	r3, [pc, #116]	; (44cc <SYS_TimerTaskHandler+0x7c>)
    4456:	781b      	ldrb	r3, [r3, #0]
    4458:	2b00      	cmp	r3, #0
    445a:	d035      	beq.n	44c8 <SYS_TimerTaskHandler+0x78>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    445c:	f3ef 8210 	mrs	r2, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4460:	4253      	negs	r3, r2
    4462:	4153      	adcs	r3, r2
    4464:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    4466:	b672      	cpsid	i
  __ASM volatile ("dmb");
    4468:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    446c:	2100      	movs	r1, #0
    446e:	4b18      	ldr	r3, [pc, #96]	; (44d0 <SYS_TimerTaskHandler+0x80>)
    4470:	7019      	strb	r1, [r3, #0]
	return flags;
    4472:	9801      	ldr	r0, [sp, #4]
	cnt = SysTimerIrqCount;
    4474:	4a15      	ldr	r2, [pc, #84]	; (44cc <SYS_TimerTaskHandler+0x7c>)
    4476:	7813      	ldrb	r3, [r2, #0]
    4478:	b2db      	uxtb	r3, r3
	SysTimerIrqCount = 0;
    447a:	7011      	strb	r1, [r2, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    447c:	2800      	cmp	r0, #0
    447e:	d005      	beq.n	448c <SYS_TimerTaskHandler+0x3c>
		cpu_irq_enable();
    4480:	3101      	adds	r1, #1
    4482:	4a13      	ldr	r2, [pc, #76]	; (44d0 <SYS_TimerTaskHandler+0x80>)
    4484:	7011      	strb	r1, [r2, #0]
    4486:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    448a:	b662      	cpsie	i
	elapsed = cnt * SYS_TIMER_INTERVAL;
    448c:	009d      	lsls	r5, r3, #2
    448e:	18ed      	adds	r5, r5, r3
    4490:	006d      	lsls	r5, r5, #1
	while (timers && (timers->timeout <= elapsed)) {
    4492:	4e10      	ldr	r6, [pc, #64]	; (44d4 <SYS_TimerTaskHandler+0x84>)
		timers = timers->next;
    4494:	0037      	movs	r7, r6
	while (timers && (timers->timeout <= elapsed)) {
    4496:	e005      	b.n	44a4 <SYS_TimerTaskHandler+0x54>
			placeTimer(timer);
    4498:	0020      	movs	r0, r4
    449a:	4b0f      	ldr	r3, [pc, #60]	; (44d8 <SYS_TimerTaskHandler+0x88>)
    449c:	4798      	blx	r3
    449e:	e00d      	b.n	44bc <SYS_TimerTaskHandler+0x6c>
			timer->handler(timer);
    44a0:	0020      	movs	r0, r4
    44a2:	4798      	blx	r3
	while (timers && (timers->timeout <= elapsed)) {
    44a4:	6834      	ldr	r4, [r6, #0]
    44a6:	2c00      	cmp	r4, #0
    44a8:	d00e      	beq.n	44c8 <SYS_TimerTaskHandler+0x78>
    44aa:	6863      	ldr	r3, [r4, #4]
    44ac:	429d      	cmp	r5, r3
    44ae:	d309      	bcc.n	44c4 <SYS_TimerTaskHandler+0x74>
		elapsed -= timers->timeout;
    44b0:	1aed      	subs	r5, r5, r3
		timers = timers->next;
    44b2:	6823      	ldr	r3, [r4, #0]
    44b4:	603b      	str	r3, [r7, #0]
		if (SYS_TIMER_PERIODIC_MODE == timer->mode) {
    44b6:	7b23      	ldrb	r3, [r4, #12]
    44b8:	2b01      	cmp	r3, #1
    44ba:	d0ed      	beq.n	4498 <SYS_TimerTaskHandler+0x48>
		if (timer->handler) {
    44bc:	6923      	ldr	r3, [r4, #16]
    44be:	2b00      	cmp	r3, #0
    44c0:	d1ee      	bne.n	44a0 <SYS_TimerTaskHandler+0x50>
    44c2:	e7ef      	b.n	44a4 <SYS_TimerTaskHandler+0x54>
		timers->timeout -= elapsed;
    44c4:	1b5d      	subs	r5, r3, r5
    44c6:	6065      	str	r5, [r4, #4]
}
    44c8:	b003      	add	sp, #12
    44ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    44cc:	2000230c 	.word	0x2000230c
    44d0:	2000000c 	.word	0x2000000c
    44d4:	20000868 	.word	0x20000868
    44d8:	00004351 	.word	0x00004351

000044dc <tc_cca_callback>:
}

/*! \brief  hw timer compare callback
 */
static void tc_cca_callback(struct tc_module *const module_instance)
{
    44dc:	b510      	push	{r4, lr}
	tmr_cca_callback();
    44de:	4b01      	ldr	r3, [pc, #4]	; (44e4 <tc_cca_callback+0x8>)
    44e0:	4798      	blx	r3
}
    44e2:	bd10      	pop	{r4, pc}
    44e4:	00005491 	.word	0x00005491

000044e8 <tc_ovf_callback>:
{
    44e8:	b510      	push	{r4, lr}
	tmr_ovf_callback();
    44ea:	4b01      	ldr	r3, [pc, #4]	; (44f0 <tc_ovf_callback+0x8>)
    44ec:	4798      	blx	r3
}
    44ee:	bd10      	pop	{r4, pc}
    44f0:	00005449 	.word	0x00005449

000044f4 <tmr_read_count>:
{
    44f4:	b510      	push	{r4, lr}
	return ((uint16_t)tc_get_count_value(&module_inst));
    44f6:	4802      	ldr	r0, [pc, #8]	; (4500 <tmr_read_count+0xc>)
    44f8:	4b02      	ldr	r3, [pc, #8]	; (4504 <tmr_read_count+0x10>)
    44fa:	4798      	blx	r3
    44fc:	b280      	uxth	r0, r0
}
    44fe:	bd10      	pop	{r4, pc}
    4500:	20002344 	.word	0x20002344
    4504:	00002c55 	.word	0x00002c55

00004508 <tmr_disable_cc_interrupt>:
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    4508:	4b03      	ldr	r3, [pc, #12]	; (4518 <tmr_disable_cc_interrupt+0x10>)
    450a:	2110      	movs	r1, #16
    450c:	681a      	ldr	r2, [r3, #0]
    450e:	7311      	strb	r1, [r2, #12]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    4510:	7e5a      	ldrb	r2, [r3, #25]
    4512:	438a      	bics	r2, r1
    4514:	765a      	strb	r2, [r3, #25]
}
    4516:	4770      	bx	lr
    4518:	20002344 	.word	0x20002344

0000451c <tmr_enable_cc_interrupt>:
{
    451c:	b510      	push	{r4, lr}
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    451e:	4c0a      	ldr	r4, [pc, #40]	; (4548 <tmr_enable_cc_interrupt+0x2c>)
    4520:	6820      	ldr	r0, [r4, #0]
    4522:	4b0a      	ldr	r3, [pc, #40]	; (454c <tmr_enable_cc_interrupt+0x30>)
    4524:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    4526:	4b0a      	ldr	r3, [pc, #40]	; (4550 <tmr_enable_cc_interrupt+0x34>)
    4528:	5c1b      	ldrb	r3, [r3, r0]
    452a:	221f      	movs	r2, #31
    452c:	401a      	ands	r2, r3
    452e:	2301      	movs	r3, #1
    4530:	4093      	lsls	r3, r2
    4532:	4a08      	ldr	r2, [pc, #32]	; (4554 <tmr_enable_cc_interrupt+0x38>)
    4534:	6013      	str	r3, [r2, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    4536:	7e63      	ldrb	r3, [r4, #25]
    4538:	2210      	movs	r2, #16
    453a:	4313      	orrs	r3, r2
    453c:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    453e:	6823      	ldr	r3, [r4, #0]
    4540:	2210      	movs	r2, #16
    4542:	735a      	strb	r2, [r3, #13]
}
    4544:	bd10      	pop	{r4, pc}
    4546:	46c0      	nop			; (mov r8, r8)
    4548:	20002344 	.word	0x20002344
    454c:	000029e1 	.word	0x000029e1
    4550:	0000acd4 	.word	0x0000acd4
    4554:	e000e100 	.word	0xe000e100

00004558 <tmr_write_cmpreg>:
{
    4558:	b510      	push	{r4, lr}
    455a:	0002      	movs	r2, r0
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    455c:	2100      	movs	r1, #0
    455e:	4802      	ldr	r0, [pc, #8]	; (4568 <tmr_write_cmpreg+0x10>)
    4560:	4b02      	ldr	r3, [pc, #8]	; (456c <tmr_write_cmpreg+0x14>)
    4562:	4798      	blx	r3
}
    4564:	bd10      	pop	{r4, pc}
    4566:	46c0      	nop			; (mov r8, r8)
    4568:	20002344 	.word	0x20002344
    456c:	00002c81 	.word	0x00002c81

00004570 <tmr_init>:

/*! \brief  to initialize hw timer
 */
uint8_t tmr_init(void)
{
    4570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4572:	46ce      	mov	lr, r9
    4574:	4647      	mov	r7, r8
    4576:	b580      	push	{r7, lr}
	config->clock_source               = GCLK_GENERATOR_0;
    4578:	4a2d      	ldr	r2, [pc, #180]	; (4630 <tmr_init+0xc0>)
    457a:	2300      	movs	r3, #0
    457c:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    457e:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    4580:	2100      	movs	r1, #0
    4582:	8093      	strh	r3, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    4584:	7191      	strb	r1, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    4586:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    4588:	7051      	strb	r1, [r2, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    458a:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    458c:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    458e:	7311      	strb	r1, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
    4590:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    4592:	7351      	strb	r1, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    4594:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    4596:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    4598:	6193      	str	r3, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    459a:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    459c:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    459e:	6253      	str	r3, [r2, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
    45a0:	8513      	strh	r3, [r2, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    45a2:	8593      	strh	r3, [r2, #44]	; 0x2c
		timer_config.clock_source = GCLK_GENERATOR_1;
		timer_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV2;
		timer_config.run_in_standby = true;
	}
	#endif
	timer_config.counter_16_bit.compare_capture_channel[0] = TIMER_PERIOD;
    45a4:	3b01      	subs	r3, #1
    45a6:	8553      	strh	r3, [r2, #42]	; 0x2a
	tc_init(&module_inst, TIMER, &timer_config);
    45a8:	4c22      	ldr	r4, [pc, #136]	; (4634 <tmr_init+0xc4>)
    45aa:	4923      	ldr	r1, [pc, #140]	; (4638 <tmr_init+0xc8>)
    45ac:	0020      	movs	r0, r4
    45ae:	4b23      	ldr	r3, [pc, #140]	; (463c <tmr_init+0xcc>)
    45b0:	4798      	blx	r3
	tc_register_callback(&module_inst, tc_ovf_callback,
    45b2:	2200      	movs	r2, #0
    45b4:	4922      	ldr	r1, [pc, #136]	; (4640 <tmr_init+0xd0>)
    45b6:	0020      	movs	r0, r4
    45b8:	4d22      	ldr	r5, [pc, #136]	; (4644 <tmr_init+0xd4>)
    45ba:	47a8      	blx	r5
			TC_CALLBACK_OVERFLOW);
	tc_register_callback(&module_inst, tc_cca_callback,
    45bc:	2202      	movs	r2, #2
    45be:	4922      	ldr	r1, [pc, #136]	; (4648 <tmr_init+0xd8>)
    45c0:	0020      	movs	r0, r4
    45c2:	47a8      	blx	r5
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    45c4:	6820      	ldr	r0, [r4, #0]
    45c6:	4b21      	ldr	r3, [pc, #132]	; (464c <tmr_init+0xdc>)
    45c8:	4699      	mov	r9, r3
    45ca:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    45cc:	4b20      	ldr	r3, [pc, #128]	; (4650 <tmr_init+0xe0>)
    45ce:	4698      	mov	r8, r3
    45d0:	5c1b      	ldrb	r3, [r3, r0]
    45d2:	261f      	movs	r6, #31
    45d4:	4033      	ands	r3, r6
    45d6:	2501      	movs	r5, #1
    45d8:	002a      	movs	r2, r5
    45da:	409a      	lsls	r2, r3
    45dc:	4f1d      	ldr	r7, [pc, #116]	; (4654 <tmr_init+0xe4>)
    45de:	603a      	str	r2, [r7, #0]
		module->enable_callback_mask |= (1 << callback_type);
    45e0:	7e63      	ldrb	r3, [r4, #25]
    45e2:	2201      	movs	r2, #1
    45e4:	4313      	orrs	r3, r2
    45e6:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    45e8:	6823      	ldr	r3, [r4, #0]
    45ea:	735d      	strb	r5, [r3, #13]
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    45ec:	0018      	movs	r0, r3
    45ee:	47c8      	blx	r9
    45f0:	4643      	mov	r3, r8
    45f2:	5c1b      	ldrb	r3, [r3, r0]
    45f4:	401e      	ands	r6, r3
    45f6:	40b5      	lsls	r5, r6
    45f8:	603d      	str	r5, [r7, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    45fa:	7e63      	ldrb	r3, [r4, #25]
    45fc:	2210      	movs	r2, #16
    45fe:	4313      	orrs	r3, r2
    4600:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    4602:	6822      	ldr	r2, [r4, #0]
    4604:	2310      	movs	r3, #16
    4606:	7353      	strb	r3, [r2, #13]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    4608:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    460a:	b25b      	sxtb	r3, r3
    460c:	2b00      	cmp	r3, #0
    460e:	dbfb      	blt.n	4608 <tmr_init+0x98>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    4610:	8813      	ldrh	r3, [r2, #0]
    4612:	2102      	movs	r1, #2
    4614:	430b      	orrs	r3, r1
    4616:	8013      	strh	r3, [r2, #0]
	} else {
		timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
	}

    #else
	timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
    4618:	2000      	movs	r0, #0
    461a:	4b0f      	ldr	r3, [pc, #60]	; (4658 <tmr_init+0xe8>)
    461c:	4798      	blx	r3
    461e:	490f      	ldr	r1, [pc, #60]	; (465c <tmr_init+0xec>)
    4620:	4b0f      	ldr	r3, [pc, #60]	; (4660 <tmr_init+0xf0>)
    4622:	4798      	blx	r3
	#endif
	return timer_multiplier;
    4624:	b2c0      	uxtb	r0, r0
}
    4626:	bc0c      	pop	{r2, r3}
    4628:	4690      	mov	r8, r2
    462a:	4699      	mov	r9, r3
    462c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    462e:	46c0      	nop			; (mov r8, r8)
    4630:	20002310 	.word	0x20002310
    4634:	20002344 	.word	0x20002344
    4638:	42002c00 	.word	0x42002c00
    463c:	00002a19 	.word	0x00002a19
    4640:	000044e9 	.word	0x000044e9
    4644:	00002919 	.word	0x00002919
    4648:	000044dd 	.word	0x000044dd
    464c:	000029e1 	.word	0x000029e1
    4650:	0000acd4 	.word	0x0000acd4
    4654:	e000e100 	.word	0xe000e100
    4658:	000026a9 	.word	0x000026a9
    465c:	000f4240 	.word	0x000f4240
    4660:	00007fdd 	.word	0x00007fdd

00004664 <sal_init>:
 *
 * This functions initializes the SAL.
 */
void sal_init(void)
{
}
    4664:	4770      	bx	lr
	...

00004668 <sal_aes_wrrd>:
 * @param[in]  idata  AES block to be en/decrypted
 * @param[out] odata  Result of previous operation
 *                    (odata may be NULL or equal to idata)
 */
void sal_aes_wrrd(uint8_t *idata, uint8_t *odata)
{
    4668:	b570      	push	{r4, r5, r6, lr}
    466a:	0003      	movs	r3, r0
    466c:	000d      	movs	r5, r1
	 * Write data and start the operation.
	 * AES_MODE in aes_buf[0] and aes_buf[AES_BLOCKSIZE+1] as well as
	 * AES_REQUEST in aes_buf[AES_BLOCKSIZE+1]
	 * were set before in sal_aes_setup()
	 */
	memcpy(aes_buf + 1, idata, AES_BLOCKSIZE);
    466e:	4c14      	ldr	r4, [pc, #80]	; (46c0 <sal_aes_wrrd+0x58>)
    4670:	1c60      	adds	r0, r4, #1
    4672:	2210      	movs	r2, #16
    4674:	0019      	movs	r1, r3
    4676:	4b13      	ldr	r3, [pc, #76]	; (46c4 <sal_aes_wrrd+0x5c>)
    4678:	4798      	blx	r3

	/* trx_aes_wrrd() overwrites aes_buf, the last byte must be saved.
	**/
	save_cmd = aes_buf[AES_BLOCKSIZE + 1];
    467a:	7c64      	ldrb	r4, [r4, #17]

	if (setup_flag) {
    467c:	4b12      	ldr	r3, [pc, #72]	; (46c8 <sal_aes_wrrd+0x60>)
    467e:	781b      	ldrb	r3, [r3, #0]
    4680:	2b00      	cmp	r3, #0
    4682:	d015      	beq.n	46b0 <sal_aes_wrrd+0x48>
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    4684:	2212      	movs	r2, #18
    4686:	490e      	ldr	r1, [pc, #56]	; (46c0 <sal_aes_wrrd+0x58>)
    4688:	2083      	movs	r0, #131	; 0x83
    468a:	4b10      	ldr	r3, [pc, #64]	; (46cc <sal_aes_wrrd+0x64>)
    468c:	4798      	blx	r3
				AES_BLOCKSIZE + 2);

		setup_flag = false;
    468e:	2200      	movs	r2, #0
    4690:	4b0d      	ldr	r3, [pc, #52]	; (46c8 <sal_aes_wrrd+0x60>)
    4692:	701a      	strb	r2, [r3, #0]
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
				aes_buf + 1, AES_BLOCKSIZE + 1);
	}

	/* Restore the result. */
	if (odata != NULL) {
    4694:	2d00      	cmp	r5, #0
    4696:	d005      	beq.n	46a4 <sal_aes_wrrd+0x3c>
		memcpy(odata, aes_buf + 1, AES_BLOCKSIZE);
    4698:	2210      	movs	r2, #16
    469a:	4909      	ldr	r1, [pc, #36]	; (46c0 <sal_aes_wrrd+0x58>)
    469c:	3101      	adds	r1, #1
    469e:	0028      	movs	r0, r5
    46a0:	4b08      	ldr	r3, [pc, #32]	; (46c4 <sal_aes_wrrd+0x5c>)
    46a2:	4798      	blx	r3
	}

	aes_buf[AES_BLOCKSIZE + 1] = save_cmd;
    46a4:	4b06      	ldr	r3, [pc, #24]	; (46c0 <sal_aes_wrrd+0x58>)
    46a6:	745c      	strb	r4, [r3, #17]

	/* Wait for the operation to finish for 24 us. */
	delay_us(24);
    46a8:	2018      	movs	r0, #24
    46aa:	4b09      	ldr	r3, [pc, #36]	; (46d0 <sal_aes_wrrd+0x68>)
    46ac:	4798      	blx	r3
}
    46ae:	bd70      	pop	{r4, r5, r6, pc}
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
    46b0:	2211      	movs	r2, #17
    46b2:	4903      	ldr	r1, [pc, #12]	; (46c0 <sal_aes_wrrd+0x58>)
    46b4:	3101      	adds	r1, #1
    46b6:	2084      	movs	r0, #132	; 0x84
    46b8:	4b04      	ldr	r3, [pc, #16]	; (46cc <sal_aes_wrrd+0x64>)
    46ba:	4798      	blx	r3
    46bc:	e7ea      	b.n	4694 <sal_aes_wrrd+0x2c>
    46be:	46c0      	nop			; (mov r8, r8)
    46c0:	2000086c 	.word	0x2000086c
    46c4:	00005501 	.word	0x00005501
    46c8:	200008a0 	.word	0x200008a0
    46cc:	000050c5 	.word	0x000050c5
    46d0:	00000e39 	.word	0x00000e39

000046d4 <sal_aes_setup>:
{
    46d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    46d6:	46c6      	mov	lr, r8
    46d8:	b500      	push	{lr}
    46da:	b084      	sub	sp, #16
    46dc:	0005      	movs	r5, r0
    46de:	000e      	movs	r6, r1
    46e0:	0014      	movs	r4, r2
	if (key != NULL) {
    46e2:	2800      	cmp	r0, #0
    46e4:	d017      	beq.n	4716 <sal_aes_setup+0x42>
		dec_initialized = false;
    46e6:	2200      	movs	r2, #0
    46e8:	4b3e      	ldr	r3, [pc, #248]	; (47e4 <sal_aes_setup+0x110>)
    46ea:	701a      	strb	r2, [r3, #0]
		last_dir = AES_DIR_VOID;
    46ec:	3202      	adds	r2, #2
    46ee:	4b3e      	ldr	r3, [pc, #248]	; (47e8 <sal_aes_setup+0x114>)
    46f0:	701a      	strb	r2, [r3, #0]
		memcpy(enc_key, key, AES_KEYSIZE);
    46f2:	320e      	adds	r2, #14
    46f4:	0001      	movs	r1, r0
    46f6:	483d      	ldr	r0, [pc, #244]	; (47ec <sal_aes_setup+0x118>)
    46f8:	4b3d      	ldr	r3, [pc, #244]	; (47f0 <sal_aes_setup+0x11c>)
    46fa:	4698      	mov	r8, r3
    46fc:	4798      	blx	r3
		aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    46fe:	4f3d      	ldr	r7, [pc, #244]	; (47f4 <sal_aes_setup+0x120>)
    4700:	2310      	movs	r3, #16
    4702:	703b      	strb	r3, [r7, #0]
		memcpy(aes_buf + 1, key, AES_KEYSIZE);
    4704:	1c78      	adds	r0, r7, #1
    4706:	2210      	movs	r2, #16
    4708:	0029      	movs	r1, r5
    470a:	47c0      	blx	r8
		trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    470c:	2211      	movs	r2, #17
    470e:	0039      	movs	r1, r7
    4710:	2083      	movs	r0, #131	; 0x83
    4712:	4b39      	ldr	r3, [pc, #228]	; (47f8 <sal_aes_setup+0x124>)
    4714:	4798      	blx	r3
	switch (dir) {
    4716:	2c00      	cmp	r4, #0
    4718:	d003      	beq.n	4722 <sal_aes_setup+0x4e>
    471a:	2c01      	cmp	r4, #1
    471c:	d02f      	beq.n	477e <sal_aes_setup+0xaa>
		return false;
    471e:	2000      	movs	r0, #0
    4720:	e01b      	b.n	475a <sal_aes_setup+0x86>
		if (last_dir == AES_DIR_DECRYPT) {
    4722:	4b31      	ldr	r3, [pc, #196]	; (47e8 <sal_aes_setup+0x114>)
    4724:	781b      	ldrb	r3, [r3, #0]
    4726:	2b01      	cmp	r3, #1
    4728:	d01b      	beq.n	4762 <sal_aes_setup+0x8e>
	last_dir = dir;
    472a:	4b2f      	ldr	r3, [pc, #188]	; (47e8 <sal_aes_setup+0x114>)
    472c:	701c      	strb	r4, [r3, #0]
	switch (enc_mode) {
    472e:	2e00      	cmp	r6, #0
    4730:	d002      	beq.n	4738 <sal_aes_setup+0x64>
		return (false);
    4732:	2000      	movs	r0, #0
	switch (enc_mode) {
    4734:	2e02      	cmp	r6, #2
    4736:	d110      	bne.n	475a <sal_aes_setup+0x86>
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    4738:	0136      	lsls	r6, r6, #4
    473a:	2370      	movs	r3, #112	; 0x70
    473c:	401e      	ands	r6, r3
				SR_MASK(SR_AES_DIR, dir);
    473e:	00e4      	lsls	r4, r4, #3
    4740:	3b68      	subs	r3, #104	; 0x68
    4742:	401c      	ands	r4, r3
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    4744:	4334      	orrs	r4, r6
    4746:	4b2b      	ldr	r3, [pc, #172]	; (47f4 <sal_aes_setup+0x120>)
    4748:	701c      	strb	r4, [r3, #0]
				SR_MASK(SR_AES_DIR, dir) |
    474a:	2680      	movs	r6, #128	; 0x80
    474c:	4276      	negs	r6, r6
    474e:	4334      	orrs	r4, r6
		aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(SR_AES_MODE, enc_mode) |
    4750:	745c      	strb	r4, [r3, #17]
	setup_flag = true;
    4752:	2201      	movs	r2, #1
    4754:	4b29      	ldr	r3, [pc, #164]	; (47fc <sal_aes_setup+0x128>)
    4756:	701a      	strb	r2, [r3, #0]
	return (true);
    4758:	2001      	movs	r0, #1
}
    475a:	b004      	add	sp, #16
    475c:	bc04      	pop	{r2}
    475e:	4690      	mov	r8, r2
    4760:	bdf0      	pop	{r4, r5, r6, r7, pc}
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    4762:	4d24      	ldr	r5, [pc, #144]	; (47f4 <sal_aes_setup+0x120>)
    4764:	330f      	adds	r3, #15
    4766:	702b      	strb	r3, [r5, #0]
			memcpy(aes_buf + 1, enc_key, AES_KEYSIZE);
    4768:	1c68      	adds	r0, r5, #1
    476a:	2210      	movs	r2, #16
    476c:	491f      	ldr	r1, [pc, #124]	; (47ec <sal_aes_setup+0x118>)
    476e:	4b20      	ldr	r3, [pc, #128]	; (47f0 <sal_aes_setup+0x11c>)
    4770:	4798      	blx	r3
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    4772:	2211      	movs	r2, #17
    4774:	0029      	movs	r1, r5
    4776:	2083      	movs	r0, #131	; 0x83
    4778:	4b1f      	ldr	r3, [pc, #124]	; (47f8 <sal_aes_setup+0x124>)
    477a:	4798      	blx	r3
    477c:	e7d5      	b.n	472a <sal_aes_setup+0x56>
		if (last_dir != AES_DIR_DECRYPT) {
    477e:	4b1a      	ldr	r3, [pc, #104]	; (47e8 <sal_aes_setup+0x114>)
    4780:	781b      	ldrb	r3, [r3, #0]
    4782:	2b01      	cmp	r3, #1
    4784:	d0d1      	beq.n	472a <sal_aes_setup+0x56>
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    4786:	2210      	movs	r2, #16
    4788:	4b1a      	ldr	r3, [pc, #104]	; (47f4 <sal_aes_setup+0x120>)
    478a:	701a      	strb	r2, [r3, #0]
			if (!dec_initialized) {
    478c:	4b15      	ldr	r3, [pc, #84]	; (47e4 <sal_aes_setup+0x110>)
    478e:	781b      	ldrb	r3, [r3, #0]
    4790:	2b00      	cmp	r3, #0
    4792:	d00e      	beq.n	47b2 <sal_aes_setup+0xde>
			memcpy(aes_buf + 1, dec_key, AES_KEYSIZE);
    4794:	4d17      	ldr	r5, [pc, #92]	; (47f4 <sal_aes_setup+0x120>)
    4796:	1c68      	adds	r0, r5, #1
    4798:	2210      	movs	r2, #16
    479a:	4919      	ldr	r1, [pc, #100]	; (4800 <sal_aes_setup+0x12c>)
    479c:	4b14      	ldr	r3, [pc, #80]	; (47f0 <sal_aes_setup+0x11c>)
    479e:	4798      	blx	r3
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    47a0:	2211      	movs	r2, #17
    47a2:	0029      	movs	r1, r5
    47a4:	2083      	movs	r0, #131	; 0x83
    47a6:	4b14      	ldr	r3, [pc, #80]	; (47f8 <sal_aes_setup+0x124>)
    47a8:	4798      	blx	r3
			dec_initialized = true;
    47aa:	4b0e      	ldr	r3, [pc, #56]	; (47e4 <sal_aes_setup+0x110>)
    47ac:	2201      	movs	r2, #1
    47ae:	701a      	strb	r2, [r3, #0]
    47b0:	e7bb      	b.n	472a <sal_aes_setup+0x56>
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_ECB);
    47b2:	4d10      	ldr	r5, [pc, #64]	; (47f4 <sal_aes_setup+0x120>)
    47b4:	702b      	strb	r3, [r5, #0]
				aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(
    47b6:	3380      	adds	r3, #128	; 0x80
    47b8:	746b      	strb	r3, [r5, #17]
				setup_flag = true; /* Needed in sal_aes_wrrd().
    47ba:	3a0f      	subs	r2, #15
    47bc:	4b0f      	ldr	r3, [pc, #60]	; (47fc <sal_aes_setup+0x128>)
    47be:	701a      	strb	r2, [r3, #0]
				sal_aes_wrrd(dummy, NULL);
    47c0:	2100      	movs	r1, #0
    47c2:	4668      	mov	r0, sp
    47c4:	4b0f      	ldr	r3, [pc, #60]	; (4804 <sal_aes_setup+0x130>)
    47c6:	4798      	blx	r3
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    47c8:	2310      	movs	r3, #16
    47ca:	702b      	strb	r3, [r5, #0]
				trx_sram_write(
    47cc:	2201      	movs	r2, #1
    47ce:	0029      	movs	r1, r5
    47d0:	2083      	movs	r0, #131	; 0x83
    47d2:	4b09      	ldr	r3, [pc, #36]	; (47f8 <sal_aes_setup+0x124>)
    47d4:	4798      	blx	r3
				trx_sram_read((AES_BASE_ADDR +
    47d6:	2210      	movs	r2, #16
    47d8:	4909      	ldr	r1, [pc, #36]	; (4800 <sal_aes_setup+0x12c>)
    47da:	2084      	movs	r0, #132	; 0x84
    47dc:	4b0a      	ldr	r3, [pc, #40]	; (4808 <sal_aes_setup+0x134>)
    47de:	4798      	blx	r3
    47e0:	e7d8      	b.n	4794 <sal_aes_setup+0xc0>
    47e2:	46c0      	nop			; (mov r8, r8)
    47e4:	2000087e 	.word	0x2000087e
    47e8:	2000000d 	.word	0x2000000d
    47ec:	20000890 	.word	0x20000890
    47f0:	00005501 	.word	0x00005501
    47f4:	2000086c 	.word	0x2000086c
    47f8:	00004dd1 	.word	0x00004dd1
    47fc:	200008a0 	.word	0x200008a0
    4800:	20000880 	.word	0x20000880
    4804:	00004669 	.word	0x00004669
    4808:	00004f3d 	.word	0x00004f3d

0000480c <sal_aes_read>:
 * of a series of sal_aes_wrrd() calls.
 *
 * @param[out] data     - result of previous operation
 */
void sal_aes_read(uint8_t *data)
{
    480c:	b510      	push	{r4, lr}
    480e:	0001      	movs	r1, r0
	trx_sram_read((AES_BASE_ADDR + RG_AES_STATE_KEY_0), data,
    4810:	2210      	movs	r2, #16
    4812:	2084      	movs	r0, #132	; 0x84
    4814:	4b01      	ldr	r3, [pc, #4]	; (481c <sal_aes_read+0x10>)
    4816:	4798      	blx	r3
			AES_BLOCKSIZE);
}
    4818:	bd10      	pop	{r4, pc}
    481a:	46c0      	nop			; (mov r8, r8)
    481c:	00004f3d 	.word	0x00004f3d

00004820 <AT86RFX_ISR>:
void AT86RFX_ISR(void)
#else
AT86RFX_ISR()
#endif

{
    4820:	b510      	push	{r4, lr}
	eic_module->INTFLAG.reg = eic_mask;
    4822:	2201      	movs	r2, #1
    4824:	4b03      	ldr	r3, [pc, #12]	; (4834 <AT86RFX_ISR+0x14>)
    4826:	611a      	str	r2, [r3, #16]
	/*Clearing the RF interrupt*/
	trx_irq_flag_clr();
  	/*Calling the interrupt routines*/
	if (irq_hdl_trx) {
    4828:	4b03      	ldr	r3, [pc, #12]	; (4838 <AT86RFX_ISR+0x18>)
    482a:	681b      	ldr	r3, [r3, #0]
    482c:	2b00      	cmp	r3, #0
    482e:	d000      	beq.n	4832 <AT86RFX_ISR+0x12>
		irq_hdl_trx();
    4830:	4798      	blx	r3
	}
}
    4832:	bd10      	pop	{r4, pc}
    4834:	40001800 	.word	0x40001800
    4838:	200008a4 	.word	0x200008a4

0000483c <trx_spi_init>:

void trx_spi_init(void)
{
    483c:	b530      	push	{r4, r5, lr}
    483e:	b085      	sub	sp, #20
	config->address_enabled = false;
    4840:	4a34      	ldr	r2, [pc, #208]	; (4914 <trx_spi_init+0xd8>)
    4842:	2300      	movs	r3, #0
    4844:	7053      	strb	r3, [r2, #1]
	config->address         = 0;
    4846:	7093      	strb	r3, [r2, #2]
	/* Initialize SPI in master mode to access the transceiver */
#if SAMD || SAMR21 || SAML21
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = AT86RFX_SPI_CS;
    4848:	213f      	movs	r1, #63	; 0x3f
    484a:	7011      	strb	r1, [r2, #0]
	slave->ss_pin          = config->ss_pin;
    484c:	4c32      	ldr	r4, [pc, #200]	; (4918 <trx_spi_init+0xdc>)
    484e:	7021      	strb	r1, [r4, #0]
	slave->address_enabled = config->address_enabled;
    4850:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    4852:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
    4854:	2201      	movs	r2, #1
    4856:	4669      	mov	r1, sp
    4858:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    485a:	708b      	strb	r3, [r1, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    485c:	700a      	strb	r2, [r1, #0]
	port_pin_set_config(slave->ss_pin, &pin_conf);
    485e:	203f      	movs	r0, #63	; 0x3f
    4860:	4b2e      	ldr	r3, [pc, #184]	; (491c <trx_spi_init+0xe0>)
    4862:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    4864:	7822      	ldrb	r2, [r4, #0]
	if (port_index < PORT_INST_NUM) {
    4866:	09d1      	lsrs	r1, r2, #7
		return NULL;
    4868:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    486a:	2900      	cmp	r1, #0
    486c:	d104      	bne.n	4878 <trx_spi_init+0x3c>
		return &(ports[port_index]->Group[group_index]);
    486e:	0953      	lsrs	r3, r2, #5
    4870:	01db      	lsls	r3, r3, #7
    4872:	492b      	ldr	r1, [pc, #172]	; (4920 <trx_spi_init+0xe4>)
    4874:	468c      	mov	ip, r1
    4876:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    4878:	211f      	movs	r1, #31
    487a:	4011      	ands	r1, r2
    487c:	2201      	movs	r2, #1
    487e:	0010      	movs	r0, r2
    4880:	4088      	lsls	r0, r1
		port_base->OUTSET.reg = pin_mask;
    4882:	6198      	str	r0, [r3, #24]
	config->mode             = SPI_MODE_MASTER;
    4884:	4c27      	ldr	r4, [pc, #156]	; (4924 <trx_spi_init+0xe8>)
    4886:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    4888:	2300      	movs	r3, #0
    488a:	6063      	str	r3, [r4, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    488c:	60a3      	str	r3, [r4, #8]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    488e:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    4890:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    4892:	74a2      	strb	r2, [r4, #18]
	config->select_slave_low_detect_enable= true;
    4894:	74e2      	strb	r2, [r4, #19]
	config->master_slave_select_enable= false;
    4896:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
    4898:	3223      	adds	r2, #35	; 0x23
    489a:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    489c:	0020      	movs	r0, r4
    489e:	3018      	adds	r0, #24
    48a0:	3a18      	subs	r2, #24
    48a2:	2100      	movs	r1, #0
    48a4:	4b20      	ldr	r3, [pc, #128]	; (4928 <trx_spi_init+0xec>)
    48a6:	4798      	blx	r3
	spi_attach_slave(&slave, &slave_dev_config);
	spi_get_config_defaults(&config);
	config.mux_setting = AT86RFX_SPI_SERCOM_MUX_SETTING;
    48a8:	2380      	movs	r3, #128	; 0x80
    48aa:	025b      	lsls	r3, r3, #9
    48ac:	60e3      	str	r3, [r4, #12]
	config.mode_specific.master.baudrate = AT86RFX_SPI_BAUDRATE;
    48ae:	4b1f      	ldr	r3, [pc, #124]	; (492c <trx_spi_init+0xf0>)
    48b0:	61a3      	str	r3, [r4, #24]
	config.pinmux_pad0 = AT86RFX_SPI_SERCOM_PINMUX_PAD0;
    48b2:	4b1f      	ldr	r3, [pc, #124]	; (4930 <trx_spi_init+0xf4>)
    48b4:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = AT86RFX_SPI_SERCOM_PINMUX_PAD1;
    48b6:	2301      	movs	r3, #1
    48b8:	425b      	negs	r3, r3
    48ba:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = AT86RFX_SPI_SERCOM_PINMUX_PAD2;
    48bc:	4b1d      	ldr	r3, [pc, #116]	; (4934 <trx_spi_init+0xf8>)
    48be:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = AT86RFX_SPI_SERCOM_PINMUX_PAD3;
    48c0:	4b1d      	ldr	r3, [pc, #116]	; (4938 <trx_spi_init+0xfc>)
    48c2:	6363      	str	r3, [r4, #52]	; 0x34
	spi_init(&master, AT86RFX_SPI, &config);
    48c4:	4d1d      	ldr	r5, [pc, #116]	; (493c <trx_spi_init+0x100>)
    48c6:	0022      	movs	r2, r4
    48c8:	491d      	ldr	r1, [pc, #116]	; (4940 <trx_spi_init+0x104>)
    48ca:	0028      	movs	r0, r5
    48cc:	4b1d      	ldr	r3, [pc, #116]	; (4944 <trx_spi_init+0x108>)
    48ce:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    48d0:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    48d2:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    48d4:	2b00      	cmp	r3, #0
    48d6:	d1fc      	bne.n	48d2 <trx_spi_init+0x96>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    48d8:	6813      	ldr	r3, [r2, #0]
    48da:	2502      	movs	r5, #2
    48dc:	432b      	orrs	r3, r5
    48de:	6013      	str	r3, [r2, #0]
	spi_enable(&master);

	struct extint_chan_conf eint_chan_conf;
	extint_chan_get_config_defaults(&eint_chan_conf);
    48e0:	ac01      	add	r4, sp, #4
    48e2:	0020      	movs	r0, r4
    48e4:	4b18      	ldr	r3, [pc, #96]	; (4948 <trx_spi_init+0x10c>)
    48e6:	4798      	blx	r3
	eint_chan_conf.gpio_pin = AT86RFX_IRQ_PIN;
    48e8:	2320      	movs	r3, #32
    48ea:	9301      	str	r3, [sp, #4]
	eint_chan_conf.gpio_pin_mux = AT86RFX_IRQ_PINMUX;
    48ec:	2380      	movs	r3, #128	; 0x80
    48ee:	039b      	lsls	r3, r3, #14
    48f0:	6063      	str	r3, [r4, #4]
	eint_chan_conf.gpio_pin_pull      = EXTINT_PULL_DOWN;
    48f2:	7225      	strb	r5, [r4, #8]
	#if (SAML21)
	eint_chan_conf.enable_async_edge_detection = false;
	#else
	eint_chan_conf.wake_if_sleeping    = true;
    48f4:	2301      	movs	r3, #1
    48f6:	7263      	strb	r3, [r4, #9]
	#endif
	eint_chan_conf.filter_input_signal = false;
    48f8:	2200      	movs	r2, #0
    48fa:	72a2      	strb	r2, [r4, #10]
	eint_chan_conf.detection_criteria  = EXTINT_DETECT_RISING;
    48fc:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(AT86RFX_IRQ_CHAN, &eint_chan_conf);
    48fe:	0021      	movs	r1, r4
    4900:	2000      	movs	r0, #0
    4902:	4b12      	ldr	r3, [pc, #72]	; (494c <trx_spi_init+0x110>)
    4904:	4798      	blx	r3
	extint_register_callback(AT86RFX_ISR, AT86RFX_IRQ_CHAN,
    4906:	2200      	movs	r2, #0
    4908:	2100      	movs	r1, #0
    490a:	4811      	ldr	r0, [pc, #68]	; (4950 <trx_spi_init+0x114>)
    490c:	4b11      	ldr	r3, [pc, #68]	; (4954 <trx_spi_init+0x118>)
    490e:	4798      	blx	r3
	spi_master_setup_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE, SPI_MODE_0,
			AT86RFX_SPI_BAUDRATE, 0);
	spi_enable(AT86RFX_SPI);
	AT86RFX_INTC_INIT();
#endif
}
    4910:	b005      	add	sp, #20
    4912:	bd30      	pop	{r4, r5, pc}
    4914:	20002364 	.word	0x20002364
    4918:	20002368 	.word	0x20002368
    491c:	00001179 	.word	0x00001179
    4920:	41004400 	.word	0x41004400
    4924:	2000236c 	.word	0x2000236c
    4928:	00005513 	.word	0x00005513
    492c:	004c4b40 	.word	0x004c4b40
    4930:	00530005 	.word	0x00530005
    4934:	003e0005 	.word	0x003e0005
    4938:	00520005 	.word	0x00520005
    493c:	200023a4 	.word	0x200023a4
    4940:	42001800 	.word	0x42001800
    4944:	00001661 	.word	0x00001661
    4948:	000010ed 	.word	0x000010ed
    494c:	00001101 	.word	0x00001101
    4950:	00004821 	.word	0x00004821
    4954:	00000fa9 	.word	0x00000fa9

00004958 <PhyReset>:

void PhyReset(void)
{
    4958:	b570      	push	{r4, r5, r6, lr}
    495a:	4c08      	ldr	r4, [pc, #32]	; (497c <PhyReset+0x24>)
    495c:	2580      	movs	r5, #128	; 0x80
    495e:	022d      	lsls	r5, r5, #8
    4960:	61a5      	str	r5, [r4, #24]
		port_base->OUTCLR.reg = pin_mask;
    4962:	2280      	movs	r2, #128	; 0x80
    4964:	0352      	lsls	r2, r2, #13
    4966:	4b06      	ldr	r3, [pc, #24]	; (4980 <PhyReset+0x28>)
    4968:	615a      	str	r2, [r3, #20]
	/* Ensure control lines have correct levels. */
	RST_HIGH();
	SLP_TR_LOW();

	/* Wait typical time of timer TR1. */
	delay_us(330);
    496a:	20a5      	movs	r0, #165	; 0xa5
    496c:	0040      	lsls	r0, r0, #1
    496e:	4e05      	ldr	r6, [pc, #20]	; (4984 <PhyReset+0x2c>)
    4970:	47b0      	blx	r6
    4972:	6165      	str	r5, [r4, #20]

	RST_LOW();
	delay_us(10);
    4974:	200a      	movs	r0, #10
    4976:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
    4978:	61a5      	str	r5, [r4, #24]
	RST_HIGH();
}
    497a:	bd70      	pop	{r4, r5, r6, pc}
    497c:	41004480 	.word	0x41004480
    4980:	41004400 	.word	0x41004400
    4984:	00000e39 	.word	0x00000e39

00004988 <trx_reg_read>:

uint8_t trx_reg_read(uint8_t addr)
{
    4988:	b570      	push	{r4, r5, r6, lr}
    498a:	b082      	sub	sp, #8
    498c:	0005      	movs	r5, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    498e:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4992:	425a      	negs	r2, r3
    4994:	4153      	adcs	r3, r2
    4996:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    4998:	b672      	cpsid	i
    499a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    499e:	2200      	movs	r2, #0
    49a0:	4b33      	ldr	r3, [pc, #204]	; (4a70 <trx_reg_read+0xe8>)
    49a2:	701a      	strb	r2, [r3, #0]
	return flags;
    49a4:	9c01      	ldr	r4, [sp, #4]
	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    49a6:	4e33      	ldr	r6, [pc, #204]	; (4a74 <trx_reg_read+0xec>)
    49a8:	3201      	adds	r2, #1
    49aa:	4933      	ldr	r1, [pc, #204]	; (4a78 <trx_reg_read+0xf0>)
    49ac:	0030      	movs	r0, r6
    49ae:	4b33      	ldr	r3, [pc, #204]	; (4a7c <trx_reg_read+0xf4>)
    49b0:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    49b2:	6833      	ldr	r3, [r6, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    49b4:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    49b6:	7e1a      	ldrb	r2, [r3, #24]
    49b8:	420a      	tst	r2, r1
    49ba:	d0fc      	beq.n	49b6 <trx_reg_read+0x2e>
    49bc:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    49be:	07d2      	lsls	r2, r2, #31
    49c0:	d502      	bpl.n	49c8 <trx_reg_read+0x40>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    49c2:	2280      	movs	r2, #128	; 0x80
    49c4:	4315      	orrs	r5, r2
    49c6:	629d      	str	r5, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    49c8:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    49ca:	7e1a      	ldrb	r2, [r3, #24]
    49cc:	420a      	tst	r2, r1
    49ce:	d0fc      	beq.n	49ca <trx_reg_read+0x42>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    49d0:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    49d2:	7e1a      	ldrb	r2, [r3, #24]
    49d4:	420a      	tst	r2, r1
    49d6:	d0fc      	beq.n	49d2 <trx_reg_read+0x4a>
    49d8:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    49da:	0752      	lsls	r2, r2, #29
    49dc:	d50c      	bpl.n	49f8 <trx_reg_read+0x70>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    49de:	8b5a      	ldrh	r2, [r3, #26]
    49e0:	0752      	lsls	r2, r2, #29
    49e2:	d501      	bpl.n	49e8 <trx_reg_read+0x60>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    49e4:	2204      	movs	r2, #4
    49e6:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    49e8:	4a22      	ldr	r2, [pc, #136]	; (4a74 <trx_reg_read+0xec>)
    49ea:	7992      	ldrb	r2, [r2, #6]
    49ec:	2a01      	cmp	r2, #1
    49ee:	d034      	beq.n	4a5a <trx_reg_read+0xd2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    49f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    49f2:	b2d2      	uxtb	r2, r2
    49f4:	4922      	ldr	r1, [pc, #136]	; (4a80 <trx_reg_read+0xf8>)
    49f6:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	while (!spi_is_ready_to_write(&master)) {
    49f8:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    49fa:	7e1a      	ldrb	r2, [r3, #24]
    49fc:	420a      	tst	r2, r1
    49fe:	d0fc      	beq.n	49fa <trx_reg_read+0x72>
    4a00:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4a02:	07d2      	lsls	r2, r2, #31
    4a04:	d501      	bpl.n	4a0a <trx_reg_read+0x82>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4a06:	2200      	movs	r2, #0
    4a08:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    4a0a:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4a0c:	7e1a      	ldrb	r2, [r3, #24]
    4a0e:	420a      	tst	r2, r1
    4a10:	d0fc      	beq.n	4a0c <trx_reg_read+0x84>
	}
	while (!spi_is_ready_to_read(&master)) {
    4a12:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4a14:	7e1a      	ldrb	r2, [r3, #24]
    4a16:	420a      	tst	r2, r1
    4a18:	d0fc      	beq.n	4a14 <trx_reg_read+0x8c>
    4a1a:	7e1a      	ldrb	r2, [r3, #24]
	uint16_t register_value = 0;
    4a1c:	2500      	movs	r5, #0
	if (!spi_is_ready_to_read(module)) {
    4a1e:	0752      	lsls	r2, r2, #29
    4a20:	d50a      	bpl.n	4a38 <trx_reg_read+0xb0>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4a22:	8b5a      	ldrh	r2, [r3, #26]
    4a24:	0752      	lsls	r2, r2, #29
    4a26:	d501      	bpl.n	4a2c <trx_reg_read+0xa4>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4a28:	2204      	movs	r2, #4
    4a2a:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4a2c:	4a11      	ldr	r2, [pc, #68]	; (4a74 <trx_reg_read+0xec>)
    4a2e:	7992      	ldrb	r2, [r2, #6]
    4a30:	2a01      	cmp	r2, #1
    4a32:	d018      	beq.n	4a66 <trx_reg_read+0xde>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4a34:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    4a36:	b2ed      	uxtb	r5, r5
	}
	spi_read(&master, &register_value);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4a38:	2200      	movs	r2, #0
    4a3a:	490f      	ldr	r1, [pc, #60]	; (4a78 <trx_reg_read+0xf0>)
    4a3c:	480d      	ldr	r0, [pc, #52]	; (4a74 <trx_reg_read+0xec>)
    4a3e:	4b0f      	ldr	r3, [pc, #60]	; (4a7c <trx_reg_read+0xf4>)
    4a40:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    4a42:	23ff      	movs	r3, #255	; 0xff
    4a44:	4223      	tst	r3, r4
    4a46:	d005      	beq.n	4a54 <trx_reg_read+0xcc>
		cpu_irq_enable();
    4a48:	2201      	movs	r2, #1
    4a4a:	4b09      	ldr	r3, [pc, #36]	; (4a70 <trx_reg_read+0xe8>)
    4a4c:	701a      	strb	r2, [r3, #0]
    4a4e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4a52:	b662      	cpsie	i

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();

	return register_value;
    4a54:	b2e8      	uxtb	r0, r5
}
    4a56:	b002      	add	sp, #8
    4a58:	bd70      	pop	{r4, r5, r6, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4a5a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4a5c:	05d2      	lsls	r2, r2, #23
    4a5e:	0dd2      	lsrs	r2, r2, #23
    4a60:	4907      	ldr	r1, [pc, #28]	; (4a80 <trx_reg_read+0xf8>)
    4a62:	800a      	strh	r2, [r1, #0]
    4a64:	e7c8      	b.n	49f8 <trx_reg_read+0x70>
    4a66:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    4a68:	05ed      	lsls	r5, r5, #23
    4a6a:	0ded      	lsrs	r5, r5, #23
    4a6c:	e7e4      	b.n	4a38 <trx_reg_read+0xb0>
    4a6e:	46c0      	nop			; (mov r8, r8)
    4a70:	2000000c 	.word	0x2000000c
    4a74:	200023a4 	.word	0x200023a4
    4a78:	20002368 	.word	0x20002368
    4a7c:	00001925 	.word	0x00001925
    4a80:	20002360 	.word	0x20002360

00004a84 <trx_reg_write>:

void trx_reg_write(uint8_t addr, uint8_t data)
{
    4a84:	b5f0      	push	{r4, r5, r6, r7, lr}
    4a86:	b083      	sub	sp, #12
    4a88:	0006      	movs	r6, r0
    4a8a:	000c      	movs	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4a8c:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4a90:	425a      	negs	r2, r3
    4a92:	4153      	adcs	r3, r2
    4a94:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    4a96:	b672      	cpsid	i
    4a98:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4a9c:	2200      	movs	r2, #0
    4a9e:	4b34      	ldr	r3, [pc, #208]	; (4b70 <trx_reg_write+0xec>)
    4aa0:	701a      	strb	r2, [r3, #0]
	return flags;
    4aa2:	9d01      	ldr	r5, [sp, #4]
	/* Prepare the command byte */
	addr |= WRITE_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4aa4:	4f33      	ldr	r7, [pc, #204]	; (4b74 <trx_reg_write+0xf0>)
    4aa6:	3201      	adds	r2, #1
    4aa8:	4933      	ldr	r1, [pc, #204]	; (4b78 <trx_reg_write+0xf4>)
    4aaa:	0038      	movs	r0, r7
    4aac:	4b33      	ldr	r3, [pc, #204]	; (4b7c <trx_reg_write+0xf8>)
    4aae:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    4ab0:	683b      	ldr	r3, [r7, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    4ab2:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4ab4:	7e1a      	ldrb	r2, [r3, #24]
    4ab6:	420a      	tst	r2, r1
    4ab8:	d0fc      	beq.n	4ab4 <trx_reg_write+0x30>
    4aba:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4abc:	07d2      	lsls	r2, r2, #31
    4abe:	d502      	bpl.n	4ac6 <trx_reg_write+0x42>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4ac0:	22c0      	movs	r2, #192	; 0xc0
    4ac2:	4316      	orrs	r6, r2
    4ac4:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    4ac6:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4ac8:	7e1a      	ldrb	r2, [r3, #24]
    4aca:	420a      	tst	r2, r1
    4acc:	d0fc      	beq.n	4ac8 <trx_reg_write+0x44>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4ace:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4ad0:	7e1a      	ldrb	r2, [r3, #24]
    4ad2:	420a      	tst	r2, r1
    4ad4:	d0fc      	beq.n	4ad0 <trx_reg_write+0x4c>
    4ad6:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4ad8:	0752      	lsls	r2, r2, #29
    4ada:	d50c      	bpl.n	4af6 <trx_reg_write+0x72>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4adc:	8b5a      	ldrh	r2, [r3, #26]
    4ade:	0752      	lsls	r2, r2, #29
    4ae0:	d501      	bpl.n	4ae6 <trx_reg_write+0x62>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4ae2:	2204      	movs	r2, #4
    4ae4:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4ae6:	4a23      	ldr	r2, [pc, #140]	; (4b74 <trx_reg_write+0xf0>)
    4ae8:	7992      	ldrb	r2, [r2, #6]
    4aea:	2a01      	cmp	r2, #1
    4aec:	d033      	beq.n	4b56 <trx_reg_write+0xd2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4aee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4af0:	b2d2      	uxtb	r2, r2
    4af2:	4923      	ldr	r1, [pc, #140]	; (4b80 <trx_reg_write+0xfc>)
    4af4:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master)) {
    4af6:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4af8:	7e1a      	ldrb	r2, [r3, #24]
    4afa:	420a      	tst	r2, r1
    4afc:	d0fc      	beq.n	4af8 <trx_reg_write+0x74>
    4afe:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4b00:	07d2      	lsls	r2, r2, #31
    4b02:	d500      	bpl.n	4b06 <trx_reg_write+0x82>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4b04:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, data);
	while (!spi_is_write_complete(&master)) {
    4b06:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4b08:	7e1a      	ldrb	r2, [r3, #24]
    4b0a:	420a      	tst	r2, r1
    4b0c:	d0fc      	beq.n	4b08 <trx_reg_write+0x84>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4b0e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4b10:	7e1a      	ldrb	r2, [r3, #24]
    4b12:	420a      	tst	r2, r1
    4b14:	d0fc      	beq.n	4b10 <trx_reg_write+0x8c>
    4b16:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4b18:	0752      	lsls	r2, r2, #29
    4b1a:	d50c      	bpl.n	4b36 <trx_reg_write+0xb2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4b1c:	8b5a      	ldrh	r2, [r3, #26]
    4b1e:	0752      	lsls	r2, r2, #29
    4b20:	d501      	bpl.n	4b26 <trx_reg_write+0xa2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4b22:	2204      	movs	r2, #4
    4b24:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4b26:	4a13      	ldr	r2, [pc, #76]	; (4b74 <trx_reg_write+0xf0>)
    4b28:	7992      	ldrb	r2, [r2, #6]
    4b2a:	2a01      	cmp	r2, #1
    4b2c:	d019      	beq.n	4b62 <trx_reg_write+0xde>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4b2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4b30:	b2db      	uxtb	r3, r3
    4b32:	4a13      	ldr	r2, [pc, #76]	; (4b80 <trx_reg_write+0xfc>)
    4b34:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4b36:	2200      	movs	r2, #0
    4b38:	490f      	ldr	r1, [pc, #60]	; (4b78 <trx_reg_write+0xf4>)
    4b3a:	480e      	ldr	r0, [pc, #56]	; (4b74 <trx_reg_write+0xf0>)
    4b3c:	4b0f      	ldr	r3, [pc, #60]	; (4b7c <trx_reg_write+0xf8>)
    4b3e:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    4b40:	23ff      	movs	r3, #255	; 0xff
    4b42:	422b      	tst	r3, r5
    4b44:	d005      	beq.n	4b52 <trx_reg_write+0xce>
		cpu_irq_enable();
    4b46:	2201      	movs	r2, #1
    4b48:	4b09      	ldr	r3, [pc, #36]	; (4b70 <trx_reg_write+0xec>)
    4b4a:	701a      	strb	r2, [r3, #0]
    4b4c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4b50:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4b52:	b003      	add	sp, #12
    4b54:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4b56:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4b58:	05d2      	lsls	r2, r2, #23
    4b5a:	0dd2      	lsrs	r2, r2, #23
    4b5c:	4908      	ldr	r1, [pc, #32]	; (4b80 <trx_reg_write+0xfc>)
    4b5e:	800a      	strh	r2, [r1, #0]
    4b60:	e7c9      	b.n	4af6 <trx_reg_write+0x72>
    4b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4b64:	05db      	lsls	r3, r3, #23
    4b66:	0ddb      	lsrs	r3, r3, #23
    4b68:	4a05      	ldr	r2, [pc, #20]	; (4b80 <trx_reg_write+0xfc>)
    4b6a:	8013      	strh	r3, [r2, #0]
    4b6c:	e7e3      	b.n	4b36 <trx_reg_write+0xb2>
    4b6e:	46c0      	nop			; (mov r8, r8)
    4b70:	2000000c 	.word	0x2000000c
    4b74:	200023a4 	.word	0x200023a4
    4b78:	20002368 	.word	0x20002368
    4b7c:	00001925 	.word	0x00001925
    4b80:	20002360 	.word	0x20002360

00004b84 <trx_frame_read>:
	new_value |= current_reg_value;
	trx_reg_write(reg_addr, new_value);
}

void trx_frame_read(uint8_t *data, uint8_t length)
{
    4b84:	b5f0      	push	{r4, r5, r6, r7, lr}
    4b86:	46d6      	mov	lr, sl
    4b88:	464f      	mov	r7, r9
    4b8a:	4646      	mov	r6, r8
    4b8c:	b5c0      	push	{r6, r7, lr}
    4b8e:	b082      	sub	sp, #8
    4b90:	0005      	movs	r5, r0
    4b92:	000c      	movs	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4b94:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4b98:	425a      	negs	r2, r3
    4b9a:	4153      	adcs	r3, r2
    4b9c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    4b9e:	b672      	cpsid	i
    4ba0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4ba4:	2200      	movs	r2, #0
    4ba6:	4b3e      	ldr	r3, [pc, #248]	; (4ca0 <trx_frame_read+0x11c>)
    4ba8:	701a      	strb	r2, [r3, #0]
	return flags;
    4baa:	9b01      	ldr	r3, [sp, #4]
    4bac:	4698      	mov	r8, r3
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4bae:	4f3d      	ldr	r7, [pc, #244]	; (4ca4 <trx_frame_read+0x120>)
    4bb0:	3201      	adds	r2, #1
    4bb2:	493d      	ldr	r1, [pc, #244]	; (4ca8 <trx_frame_read+0x124>)
    4bb4:	0038      	movs	r0, r7
    4bb6:	4b3d      	ldr	r3, [pc, #244]	; (4cac <trx_frame_read+0x128>)
    4bb8:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    4bba:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4bbc:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4bbe:	7e1a      	ldrb	r2, [r3, #24]
    4bc0:	420a      	tst	r2, r1
    4bc2:	d0fc      	beq.n	4bbe <trx_frame_read+0x3a>
    4bc4:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4bc6:	07d2      	lsls	r2, r2, #31
    4bc8:	d501      	bpl.n	4bce <trx_frame_read+0x4a>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4bca:	2220      	movs	r2, #32
    4bcc:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4bce:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4bd0:	7e1a      	ldrb	r2, [r3, #24]
    4bd2:	420a      	tst	r2, r1
    4bd4:	d0fc      	beq.n	4bd0 <trx_frame_read+0x4c>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4bd6:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4bd8:	7e1a      	ldrb	r2, [r3, #24]
    4bda:	420a      	tst	r2, r1
    4bdc:	d0fc      	beq.n	4bd8 <trx_frame_read+0x54>
    4bde:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4be0:	0752      	lsls	r2, r2, #29
    4be2:	d50c      	bpl.n	4bfe <trx_frame_read+0x7a>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4be4:	8b5a      	ldrh	r2, [r3, #26]
    4be6:	0752      	lsls	r2, r2, #29
    4be8:	d501      	bpl.n	4bee <trx_frame_read+0x6a>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4bea:	2204      	movs	r2, #4
    4bec:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4bee:	4a2d      	ldr	r2, [pc, #180]	; (4ca4 <trx_frame_read+0x120>)
    4bf0:	7992      	ldrb	r2, [r2, #6]
    4bf2:	2a01      	cmp	r2, #1
    4bf4:	d013      	beq.n	4c1e <trx_frame_read+0x9a>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4bf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4bf8:	b2db      	uxtb	r3, r3
    4bfa:	4a2d      	ldr	r2, [pc, #180]	; (4cb0 <trx_frame_read+0x12c>)
    4bfc:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    4bfe:	1e63      	subs	r3, r4, #1
    4c00:	b2db      	uxtb	r3, r3
    4c02:	2c00      	cmp	r4, #0
    4c04:	d036      	beq.n	4c74 <trx_frame_read+0xf0>
    4c06:	3301      	adds	r3, #1
    4c08:	469c      	mov	ip, r3
    4c0a:	44ac      	add	ip, r5
    4c0c:	2720      	movs	r7, #32
	SercomSpi *const spi_module = &(module->hw->SPI);
    4c0e:	4e25      	ldr	r6, [pc, #148]	; (4ca4 <trx_frame_read+0x120>)
		while (!spi_is_ready_to_write(&master)) {
    4c10:	2001      	movs	r0, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4c12:	2300      	movs	r3, #0
    4c14:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    4c16:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4c18:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4c1a:	46b1      	mov	r9, r6
    4c1c:	e00f      	b.n	4c3e <trx_frame_read+0xba>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4c1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4c20:	05db      	lsls	r3, r3, #23
    4c22:	0ddb      	lsrs	r3, r3, #23
    4c24:	4a22      	ldr	r2, [pc, #136]	; (4cb0 <trx_frame_read+0x12c>)
    4c26:	8013      	strh	r3, [r2, #0]
    4c28:	e7e9      	b.n	4bfe <trx_frame_read+0x7a>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4c2a:	464a      	mov	r2, r9
    4c2c:	7992      	ldrb	r2, [r2, #6]
    4c2e:	2a01      	cmp	r2, #1
    4c30:	d01c      	beq.n	4c6c <trx_frame_read+0xe8>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4c32:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4c34:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    4c36:	702f      	strb	r7, [r5, #0]
		data++;
    4c38:	3501      	adds	r5, #1
	while (length--) {
    4c3a:	4565      	cmp	r5, ip
    4c3c:	d01a      	beq.n	4c74 <trx_frame_read+0xf0>
	SercomSpi *const spi_module = &(module->hw->SPI);
    4c3e:	6833      	ldr	r3, [r6, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4c40:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    4c42:	4202      	tst	r2, r0
    4c44:	d0fc      	beq.n	4c40 <trx_frame_read+0xbc>
    4c46:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4c48:	4202      	tst	r2, r0
    4c4a:	d001      	beq.n	4c50 <trx_frame_read+0xcc>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4c4c:	4652      	mov	r2, sl
    4c4e:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4c50:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    4c52:	4222      	tst	r2, r4
    4c54:	d0fc      	beq.n	4c50 <trx_frame_read+0xcc>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4c56:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    4c58:	420a      	tst	r2, r1
    4c5a:	d0fc      	beq.n	4c56 <trx_frame_read+0xd2>
    4c5c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4c5e:	420a      	tst	r2, r1
    4c60:	d0e9      	beq.n	4c36 <trx_frame_read+0xb2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4c62:	8b5a      	ldrh	r2, [r3, #26]
    4c64:	420a      	tst	r2, r1
    4c66:	d0e0      	beq.n	4c2a <trx_frame_read+0xa6>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4c68:	8359      	strh	r1, [r3, #26]
    4c6a:	e7de      	b.n	4c2a <trx_frame_read+0xa6>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4c6c:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4c6e:	05ff      	lsls	r7, r7, #23
    4c70:	0dff      	lsrs	r7, r7, #23
    4c72:	e7e0      	b.n	4c36 <trx_frame_read+0xb2>
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4c74:	2200      	movs	r2, #0
    4c76:	490c      	ldr	r1, [pc, #48]	; (4ca8 <trx_frame_read+0x124>)
    4c78:	480a      	ldr	r0, [pc, #40]	; (4ca4 <trx_frame_read+0x120>)
    4c7a:	4b0c      	ldr	r3, [pc, #48]	; (4cac <trx_frame_read+0x128>)
    4c7c:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    4c7e:	23ff      	movs	r3, #255	; 0xff
    4c80:	4642      	mov	r2, r8
    4c82:	4213      	tst	r3, r2
    4c84:	d005      	beq.n	4c92 <trx_frame_read+0x10e>
		cpu_irq_enable();
    4c86:	2201      	movs	r2, #1
    4c88:	4b05      	ldr	r3, [pc, #20]	; (4ca0 <trx_frame_read+0x11c>)
    4c8a:	701a      	strb	r2, [r3, #0]
    4c8c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4c90:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4c92:	b002      	add	sp, #8
    4c94:	bc1c      	pop	{r2, r3, r4}
    4c96:	4690      	mov	r8, r2
    4c98:	4699      	mov	r9, r3
    4c9a:	46a2      	mov	sl, r4
    4c9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4c9e:	46c0      	nop			; (mov r8, r8)
    4ca0:	2000000c 	.word	0x2000000c
    4ca4:	200023a4 	.word	0x200023a4
    4ca8:	20002368 	.word	0x20002368
    4cac:	00001925 	.word	0x00001925
    4cb0:	20002360 	.word	0x20002360

00004cb4 <trx_frame_write>:

void trx_frame_write(uint8_t *data, uint8_t length)
{
    4cb4:	b5f0      	push	{r4, r5, r6, r7, lr}
    4cb6:	46c6      	mov	lr, r8
    4cb8:	b500      	push	{lr}
    4cba:	b082      	sub	sp, #8
    4cbc:	0004      	movs	r4, r0
    4cbe:	000d      	movs	r5, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4cc0:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4cc4:	425a      	negs	r2, r3
    4cc6:	4153      	adcs	r3, r2
    4cc8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    4cca:	b672      	cpsid	i
    4ccc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4cd0:	2200      	movs	r2, #0
    4cd2:	4b3a      	ldr	r3, [pc, #232]	; (4dbc <trx_frame_write+0x108>)
    4cd4:	701a      	strb	r2, [r3, #0]
	return flags;
    4cd6:	9b01      	ldr	r3, [sp, #4]
    4cd8:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4cda:	4f39      	ldr	r7, [pc, #228]	; (4dc0 <trx_frame_write+0x10c>)
    4cdc:	3201      	adds	r2, #1
    4cde:	4939      	ldr	r1, [pc, #228]	; (4dc4 <trx_frame_write+0x110>)
    4ce0:	0038      	movs	r0, r7
    4ce2:	4b39      	ldr	r3, [pc, #228]	; (4dc8 <trx_frame_write+0x114>)
    4ce4:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    4ce6:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4ce8:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4cea:	7e1a      	ldrb	r2, [r3, #24]
    4cec:	420a      	tst	r2, r1
    4cee:	d0fc      	beq.n	4cea <trx_frame_write+0x36>
    4cf0:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4cf2:	07d2      	lsls	r2, r2, #31
    4cf4:	d501      	bpl.n	4cfa <trx_frame_write+0x46>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4cf6:	2260      	movs	r2, #96	; 0x60
    4cf8:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4cfa:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4cfc:	7e1a      	ldrb	r2, [r3, #24]
    4cfe:	420a      	tst	r2, r1
    4d00:	d0fc      	beq.n	4cfc <trx_frame_write+0x48>
	} 
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4d02:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4d04:	7e1a      	ldrb	r2, [r3, #24]
    4d06:	420a      	tst	r2, r1
    4d08:	d0fc      	beq.n	4d04 <trx_frame_write+0x50>
    4d0a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4d0c:	0752      	lsls	r2, r2, #29
    4d0e:	d50c      	bpl.n	4d2a <trx_frame_write+0x76>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4d10:	8b5a      	ldrh	r2, [r3, #26]
    4d12:	0752      	lsls	r2, r2, #29
    4d14:	d501      	bpl.n	4d1a <trx_frame_write+0x66>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4d16:	2204      	movs	r2, #4
    4d18:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4d1a:	4a29      	ldr	r2, [pc, #164]	; (4dc0 <trx_frame_write+0x10c>)
    4d1c:	7992      	ldrb	r2, [r2, #6]
    4d1e:	2a01      	cmp	r2, #1
    4d20:	d00b      	beq.n	4d3a <trx_frame_write+0x86>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4d22:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4d24:	b2d2      	uxtb	r2, r2
    4d26:	4929      	ldr	r1, [pc, #164]	; (4dcc <trx_frame_write+0x118>)
    4d28:	800a      	strh	r2, [r1, #0]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4d2a:	4a25      	ldr	r2, [pc, #148]	; (4dc0 <trx_frame_write+0x10c>)
    4d2c:	7992      	ldrb	r2, [r2, #6]
    4d2e:	4694      	mov	ip, r2
    4d30:	0021      	movs	r1, r4
	}
	spi_read(&master, &dummy_read);
	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    4d32:	2701      	movs	r7, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    4d34:	2002      	movs	r0, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4d36:	2404      	movs	r4, #4
    4d38:	e00d      	b.n	4d56 <trx_frame_write+0xa2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4d3a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4d3c:	05d2      	lsls	r2, r2, #23
    4d3e:	0dd2      	lsrs	r2, r2, #23
    4d40:	4922      	ldr	r1, [pc, #136]	; (4dcc <trx_frame_write+0x118>)
    4d42:	800a      	strh	r2, [r1, #0]
    4d44:	e7f1      	b.n	4d2a <trx_frame_write+0x76>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4d46:	4662      	mov	r2, ip
    4d48:	2a01      	cmp	r2, #1
    4d4a:	d01e      	beq.n	4d8a <trx_frame_write+0xd6>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4d4c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4d4e:	b2d2      	uxtb	r2, r2
    4d50:	4e1e      	ldr	r6, [pc, #120]	; (4dcc <trx_frame_write+0x118>)
    4d52:	8032      	strh	r2, [r6, #0]
    4d54:	3101      	adds	r1, #1
	while (length--) {
    4d56:	3d01      	subs	r5, #1
    4d58:	b2ed      	uxtb	r5, r5
    4d5a:	2dff      	cmp	r5, #255	; 0xff
    4d5c:	d01b      	beq.n	4d96 <trx_frame_write+0xe2>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4d5e:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    4d60:	423a      	tst	r2, r7
    4d62:	d0fc      	beq.n	4d5e <trx_frame_write+0xaa>
    4d64:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4d66:	423a      	tst	r2, r7
    4d68:	d001      	beq.n	4d6e <trx_frame_write+0xba>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4d6a:	780a      	ldrb	r2, [r1, #0]
    4d6c:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4d6e:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    4d70:	4202      	tst	r2, r0
    4d72:	d0fc      	beq.n	4d6e <trx_frame_write+0xba>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4d74:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    4d76:	4222      	tst	r2, r4
    4d78:	d0fc      	beq.n	4d74 <trx_frame_write+0xc0>
    4d7a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4d7c:	4222      	tst	r2, r4
    4d7e:	d0e9      	beq.n	4d54 <trx_frame_write+0xa0>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4d80:	8b5a      	ldrh	r2, [r3, #26]
    4d82:	4222      	tst	r2, r4
    4d84:	d0df      	beq.n	4d46 <trx_frame_write+0x92>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4d86:	835c      	strh	r4, [r3, #26]
    4d88:	e7dd      	b.n	4d46 <trx_frame_write+0x92>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4d8a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4d8c:	05d2      	lsls	r2, r2, #23
    4d8e:	0dd2      	lsrs	r2, r2, #23
    4d90:	4e0e      	ldr	r6, [pc, #56]	; (4dcc <trx_frame_write+0x118>)
    4d92:	8032      	strh	r2, [r6, #0]
    4d94:	e7de      	b.n	4d54 <trx_frame_write+0xa0>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4d96:	2200      	movs	r2, #0
    4d98:	490a      	ldr	r1, [pc, #40]	; (4dc4 <trx_frame_write+0x110>)
    4d9a:	4809      	ldr	r0, [pc, #36]	; (4dc0 <trx_frame_write+0x10c>)
    4d9c:	4b0a      	ldr	r3, [pc, #40]	; (4dc8 <trx_frame_write+0x114>)
    4d9e:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    4da0:	23ff      	movs	r3, #255	; 0xff
    4da2:	4642      	mov	r2, r8
    4da4:	4213      	tst	r3, r2
    4da6:	d005      	beq.n	4db4 <trx_frame_write+0x100>
		cpu_irq_enable();
    4da8:	2201      	movs	r2, #1
    4daa:	4b04      	ldr	r3, [pc, #16]	; (4dbc <trx_frame_write+0x108>)
    4dac:	701a      	strb	r2, [r3, #0]
    4dae:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4db2:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4db4:	b002      	add	sp, #8
    4db6:	bc04      	pop	{r2}
    4db8:	4690      	mov	r8, r2
    4dba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4dbc:	2000000c 	.word	0x2000000c
    4dc0:	200023a4 	.word	0x200023a4
    4dc4:	20002368 	.word	0x20002368
    4dc8:	00001925 	.word	0x00001925
    4dcc:	20002360 	.word	0x20002360

00004dd0 <trx_sram_write>:
 * @param addr Start address in the SRAM for the write operation
 * @param data Pointer to the data to be written into SRAM
 * @param length Number of bytes to be written into SRAM
 */
void trx_sram_write(uint8_t addr, uint8_t *data, uint8_t length)
{
    4dd0:	b5f0      	push	{r4, r5, r6, r7, lr}
    4dd2:	46c6      	mov	lr, r8
    4dd4:	b500      	push	{lr}
    4dd6:	b082      	sub	sp, #8
    4dd8:	0006      	movs	r6, r0
    4dda:	000d      	movs	r5, r1
    4ddc:	0014      	movs	r4, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4dde:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4de2:	425a      	negs	r2, r3
    4de4:	4153      	adcs	r3, r2
    4de6:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    4de8:	b672      	cpsid	i
    4dea:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4dee:	2200      	movs	r2, #0
    4df0:	4b4d      	ldr	r3, [pc, #308]	; (4f28 <trx_sram_write+0x158>)
    4df2:	701a      	strb	r2, [r3, #0]
	return flags;
    4df4:	9b01      	ldr	r3, [sp, #4]
    4df6:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4df8:	4f4c      	ldr	r7, [pc, #304]	; (4f2c <trx_sram_write+0x15c>)
    4dfa:	3201      	adds	r2, #1
    4dfc:	494c      	ldr	r1, [pc, #304]	; (4f30 <trx_sram_write+0x160>)
    4dfe:	0038      	movs	r0, r7
    4e00:	4b4c      	ldr	r3, [pc, #304]	; (4f34 <trx_sram_write+0x164>)
    4e02:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    4e04:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4e06:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4e08:	7e1a      	ldrb	r2, [r3, #24]
    4e0a:	420a      	tst	r2, r1
    4e0c:	d0fc      	beq.n	4e08 <trx_sram_write+0x38>
    4e0e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4e10:	07d2      	lsls	r2, r2, #31
    4e12:	d501      	bpl.n	4e18 <trx_sram_write+0x48>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4e14:	2240      	movs	r2, #64	; 0x40
    4e16:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4e18:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4e1a:	7e1a      	ldrb	r2, [r3, #24]
    4e1c:	420a      	tst	r2, r1
    4e1e:	d0fc      	beq.n	4e1a <trx_sram_write+0x4a>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4e20:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4e22:	7e1a      	ldrb	r2, [r3, #24]
    4e24:	420a      	tst	r2, r1
    4e26:	d0fc      	beq.n	4e22 <trx_sram_write+0x52>
    4e28:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4e2a:	0752      	lsls	r2, r2, #29
    4e2c:	d50c      	bpl.n	4e48 <trx_sram_write+0x78>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4e2e:	8b5a      	ldrh	r2, [r3, #26]
    4e30:	0752      	lsls	r2, r2, #29
    4e32:	d501      	bpl.n	4e38 <trx_sram_write+0x68>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4e34:	2204      	movs	r2, #4
    4e36:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4e38:	4a3c      	ldr	r2, [pc, #240]	; (4f2c <trx_sram_write+0x15c>)
    4e3a:	7992      	ldrb	r2, [r2, #6]
    4e3c:	2a01      	cmp	r2, #1
    4e3e:	d02b      	beq.n	4e98 <trx_sram_write+0xc8>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4e40:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4e42:	b2d2      	uxtb	r2, r2
    4e44:	493c      	ldr	r1, [pc, #240]	; (4f38 <trx_sram_write+0x168>)
    4e46:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the write operation should start */
	while (!spi_is_ready_to_write(&master)) {
    4e48:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4e4a:	7e1a      	ldrb	r2, [r3, #24]
    4e4c:	420a      	tst	r2, r1
    4e4e:	d0fc      	beq.n	4e4a <trx_sram_write+0x7a>
    4e50:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4e52:	07d2      	lsls	r2, r2, #31
    4e54:	d500      	bpl.n	4e58 <trx_sram_write+0x88>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4e56:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    4e58:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4e5a:	7e1a      	ldrb	r2, [r3, #24]
    4e5c:	420a      	tst	r2, r1
    4e5e:	d0fc      	beq.n	4e5a <trx_sram_write+0x8a>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4e60:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4e62:	7e1a      	ldrb	r2, [r3, #24]
    4e64:	420a      	tst	r2, r1
    4e66:	d0fc      	beq.n	4e62 <trx_sram_write+0x92>
    4e68:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4e6a:	0752      	lsls	r2, r2, #29
    4e6c:	d50c      	bpl.n	4e88 <trx_sram_write+0xb8>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4e6e:	8b5a      	ldrh	r2, [r3, #26]
    4e70:	0752      	lsls	r2, r2, #29
    4e72:	d501      	bpl.n	4e78 <trx_sram_write+0xa8>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4e74:	2204      	movs	r2, #4
    4e76:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4e78:	4a2c      	ldr	r2, [pc, #176]	; (4f2c <trx_sram_write+0x15c>)
    4e7a:	7992      	ldrb	r2, [r2, #6]
    4e7c:	2a01      	cmp	r2, #1
    4e7e:	d011      	beq.n	4ea4 <trx_sram_write+0xd4>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4e80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4e82:	b2d2      	uxtb	r2, r2
    4e84:	492c      	ldr	r1, [pc, #176]	; (4f38 <trx_sram_write+0x168>)
    4e86:	800a      	strh	r2, [r1, #0]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4e88:	4a28      	ldr	r2, [pc, #160]	; (4f2c <trx_sram_write+0x15c>)
    4e8a:	7992      	ldrb	r2, [r2, #6]
    4e8c:	4694      	mov	ip, r2
    4e8e:	0028      	movs	r0, r5
	}
	spi_read(&master, &dummy_read);

	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    4e90:	2601      	movs	r6, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    4e92:	2502      	movs	r5, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4e94:	2104      	movs	r1, #4
    4e96:	e013      	b.n	4ec0 <trx_sram_write+0xf0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4e98:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4e9a:	05d2      	lsls	r2, r2, #23
    4e9c:	0dd2      	lsrs	r2, r2, #23
    4e9e:	4926      	ldr	r1, [pc, #152]	; (4f38 <trx_sram_write+0x168>)
    4ea0:	800a      	strh	r2, [r1, #0]
    4ea2:	e7d1      	b.n	4e48 <trx_sram_write+0x78>
    4ea4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4ea6:	05d2      	lsls	r2, r2, #23
    4ea8:	0dd2      	lsrs	r2, r2, #23
    4eaa:	4923      	ldr	r1, [pc, #140]	; (4f38 <trx_sram_write+0x168>)
    4eac:	800a      	strh	r2, [r1, #0]
    4eae:	e7eb      	b.n	4e88 <trx_sram_write+0xb8>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4eb0:	4662      	mov	r2, ip
    4eb2:	2a01      	cmp	r2, #1
    4eb4:	d01e      	beq.n	4ef4 <trx_sram_write+0x124>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4eb6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4eb8:	b2d2      	uxtb	r2, r2
    4eba:	4f1f      	ldr	r7, [pc, #124]	; (4f38 <trx_sram_write+0x168>)
    4ebc:	803a      	strh	r2, [r7, #0]
    4ebe:	3001      	adds	r0, #1
	while (length--) {
    4ec0:	3c01      	subs	r4, #1
    4ec2:	b2e4      	uxtb	r4, r4
    4ec4:	2cff      	cmp	r4, #255	; 0xff
    4ec6:	d01b      	beq.n	4f00 <trx_sram_write+0x130>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4ec8:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    4eca:	4232      	tst	r2, r6
    4ecc:	d0fc      	beq.n	4ec8 <trx_sram_write+0xf8>
    4ece:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4ed0:	4232      	tst	r2, r6
    4ed2:	d001      	beq.n	4ed8 <trx_sram_write+0x108>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4ed4:	7802      	ldrb	r2, [r0, #0]
    4ed6:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4ed8:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    4eda:	422a      	tst	r2, r5
    4edc:	d0fc      	beq.n	4ed8 <trx_sram_write+0x108>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4ede:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    4ee0:	420a      	tst	r2, r1
    4ee2:	d0fc      	beq.n	4ede <trx_sram_write+0x10e>
    4ee4:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4ee6:	420a      	tst	r2, r1
    4ee8:	d0e9      	beq.n	4ebe <trx_sram_write+0xee>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4eea:	8b5a      	ldrh	r2, [r3, #26]
    4eec:	420a      	tst	r2, r1
    4eee:	d0df      	beq.n	4eb0 <trx_sram_write+0xe0>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4ef0:	8359      	strh	r1, [r3, #26]
    4ef2:	e7dd      	b.n	4eb0 <trx_sram_write+0xe0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4ef4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4ef6:	05d2      	lsls	r2, r2, #23
    4ef8:	0dd2      	lsrs	r2, r2, #23
    4efa:	4f0f      	ldr	r7, [pc, #60]	; (4f38 <trx_sram_write+0x168>)
    4efc:	803a      	strh	r2, [r7, #0]
    4efe:	e7de      	b.n	4ebe <trx_sram_write+0xee>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4f00:	2200      	movs	r2, #0
    4f02:	490b      	ldr	r1, [pc, #44]	; (4f30 <trx_sram_write+0x160>)
    4f04:	4809      	ldr	r0, [pc, #36]	; (4f2c <trx_sram_write+0x15c>)
    4f06:	4b0b      	ldr	r3, [pc, #44]	; (4f34 <trx_sram_write+0x164>)
    4f08:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    4f0a:	23ff      	movs	r3, #255	; 0xff
    4f0c:	4642      	mov	r2, r8
    4f0e:	4213      	tst	r3, r2
    4f10:	d005      	beq.n	4f1e <trx_sram_write+0x14e>
		cpu_irq_enable();
    4f12:	2201      	movs	r2, #1
    4f14:	4b04      	ldr	r3, [pc, #16]	; (4f28 <trx_sram_write+0x158>)
    4f16:	701a      	strb	r2, [r3, #0]
    4f18:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4f1c:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4f1e:	b002      	add	sp, #8
    4f20:	bc04      	pop	{r2}
    4f22:	4690      	mov	r8, r2
    4f24:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4f26:	46c0      	nop			; (mov r8, r8)
    4f28:	2000000c 	.word	0x2000000c
    4f2c:	200023a4 	.word	0x200023a4
    4f30:	20002368 	.word	0x20002368
    4f34:	00001925 	.word	0x00001925
    4f38:	20002360 	.word	0x20002360

00004f3c <trx_sram_read>:
 * @param[in] addr Start address in SRAM for read operation
 * @param[out] data Pointer to the location where data stored
 * @param[in] length Number of bytes to be read from SRAM
 */
void trx_sram_read(uint8_t addr, uint8_t *data, uint8_t length)
{
    4f3c:	b5f0      	push	{r4, r5, r6, r7, lr}
    4f3e:	46d6      	mov	lr, sl
    4f40:	464f      	mov	r7, r9
    4f42:	4646      	mov	r6, r8
    4f44:	b5c0      	push	{r6, r7, lr}
    4f46:	b082      	sub	sp, #8
    4f48:	0004      	movs	r4, r0
    4f4a:	000d      	movs	r5, r1
    4f4c:	0017      	movs	r7, r2
	delay_us(1); /* wap_rf4ce */
    4f4e:	2001      	movs	r0, #1
    4f50:	4b56      	ldr	r3, [pc, #344]	; (50ac <trx_sram_read+0x170>)
    4f52:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4f54:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4f58:	425a      	negs	r2, r3
    4f5a:	4153      	adcs	r3, r2
    4f5c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    4f5e:	b672      	cpsid	i
    4f60:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4f64:	2200      	movs	r2, #0
    4f66:	4b52      	ldr	r3, [pc, #328]	; (50b0 <trx_sram_read+0x174>)
    4f68:	701a      	strb	r2, [r3, #0]
	return flags;
    4f6a:	9b01      	ldr	r3, [sp, #4]
    4f6c:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();
#if SAMD || SAMR21 || SAML21
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4f6e:	4e51      	ldr	r6, [pc, #324]	; (50b4 <trx_sram_read+0x178>)
    4f70:	3201      	adds	r2, #1
    4f72:	4951      	ldr	r1, [pc, #324]	; (50b8 <trx_sram_read+0x17c>)
    4f74:	0030      	movs	r0, r6
    4f76:	4b51      	ldr	r3, [pc, #324]	; (50bc <trx_sram_read+0x180>)
    4f78:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    4f7a:	6833      	ldr	r3, [r6, #0]

	temp = TRX_CMD_SR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4f7c:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4f7e:	7e1a      	ldrb	r2, [r3, #24]
    4f80:	420a      	tst	r2, r1
    4f82:	d0fc      	beq.n	4f7e <trx_sram_read+0x42>
    4f84:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4f86:	07d2      	lsls	r2, r2, #31
    4f88:	d501      	bpl.n	4f8e <trx_sram_read+0x52>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4f8a:	2200      	movs	r2, #0
    4f8c:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4f8e:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4f90:	7e1a      	ldrb	r2, [r3, #24]
    4f92:	420a      	tst	r2, r1
    4f94:	d0fc      	beq.n	4f90 <trx_sram_read+0x54>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4f96:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4f98:	7e1a      	ldrb	r2, [r3, #24]
    4f9a:	420a      	tst	r2, r1
    4f9c:	d0fc      	beq.n	4f98 <trx_sram_read+0x5c>
    4f9e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4fa0:	0752      	lsls	r2, r2, #29
    4fa2:	d50c      	bpl.n	4fbe <trx_sram_read+0x82>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4fa4:	8b5a      	ldrh	r2, [r3, #26]
    4fa6:	0752      	lsls	r2, r2, #29
    4fa8:	d501      	bpl.n	4fae <trx_sram_read+0x72>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4faa:	2204      	movs	r2, #4
    4fac:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4fae:	4a41      	ldr	r2, [pc, #260]	; (50b4 <trx_sram_read+0x178>)
    4fb0:	7992      	ldrb	r2, [r2, #6]
    4fb2:	2a01      	cmp	r2, #1
    4fb4:	d033      	beq.n	501e <trx_sram_read+0xe2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4fb6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4fb8:	b2d2      	uxtb	r2, r2
    4fba:	4941      	ldr	r1, [pc, #260]	; (50c0 <trx_sram_read+0x184>)
    4fbc:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the read operation should start */
	while (!spi_is_ready_to_write(&master)) {
    4fbe:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4fc0:	7e1a      	ldrb	r2, [r3, #24]
    4fc2:	420a      	tst	r2, r1
    4fc4:	d0fc      	beq.n	4fc0 <trx_sram_read+0x84>
    4fc6:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4fc8:	07d2      	lsls	r2, r2, #31
    4fca:	d500      	bpl.n	4fce <trx_sram_read+0x92>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4fcc:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    4fce:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4fd0:	7e1a      	ldrb	r2, [r3, #24]
    4fd2:	420a      	tst	r2, r1
    4fd4:	d0fc      	beq.n	4fd0 <trx_sram_read+0x94>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4fd6:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4fd8:	7e1a      	ldrb	r2, [r3, #24]
    4fda:	420a      	tst	r2, r1
    4fdc:	d0fc      	beq.n	4fd8 <trx_sram_read+0x9c>
    4fde:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4fe0:	0752      	lsls	r2, r2, #29
    4fe2:	d50c      	bpl.n	4ffe <trx_sram_read+0xc2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4fe4:	8b5a      	ldrh	r2, [r3, #26]
    4fe6:	0752      	lsls	r2, r2, #29
    4fe8:	d501      	bpl.n	4fee <trx_sram_read+0xb2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4fea:	2204      	movs	r2, #4
    4fec:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4fee:	4a31      	ldr	r2, [pc, #196]	; (50b4 <trx_sram_read+0x178>)
    4ff0:	7992      	ldrb	r2, [r2, #6]
    4ff2:	2a01      	cmp	r2, #1
    4ff4:	d019      	beq.n	502a <trx_sram_read+0xee>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4ff6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4ff8:	b2db      	uxtb	r3, r3
    4ffa:	4a31      	ldr	r2, [pc, #196]	; (50c0 <trx_sram_read+0x184>)
    4ffc:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
    4ffe:	1e7b      	subs	r3, r7, #1
    5000:	b2db      	uxtb	r3, r3
    5002:	2f00      	cmp	r7, #0
    5004:	d03c      	beq.n	5080 <trx_sram_read+0x144>
    5006:	3301      	adds	r3, #1
    5008:	469c      	mov	ip, r3
    500a:	44ac      	add	ip, r5
    500c:	2700      	movs	r7, #0
	SercomSpi *const spi_module = &(module->hw->SPI);
    500e:	4e29      	ldr	r6, [pc, #164]	; (50b4 <trx_sram_read+0x178>)
		while (!spi_is_ready_to_write(&master)) {
    5010:	2001      	movs	r0, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    5012:	2300      	movs	r3, #0
    5014:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    5016:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    5018:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    501a:	46b1      	mov	r9, r6
    501c:	e015      	b.n	504a <trx_sram_read+0x10e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    501e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    5020:	05d2      	lsls	r2, r2, #23
    5022:	0dd2      	lsrs	r2, r2, #23
    5024:	4926      	ldr	r1, [pc, #152]	; (50c0 <trx_sram_read+0x184>)
    5026:	800a      	strh	r2, [r1, #0]
    5028:	e7c9      	b.n	4fbe <trx_sram_read+0x82>
    502a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    502c:	05db      	lsls	r3, r3, #23
    502e:	0ddb      	lsrs	r3, r3, #23
    5030:	4a23      	ldr	r2, [pc, #140]	; (50c0 <trx_sram_read+0x184>)
    5032:	8013      	strh	r3, [r2, #0]
    5034:	e7e3      	b.n	4ffe <trx_sram_read+0xc2>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    5036:	464a      	mov	r2, r9
    5038:	7992      	ldrb	r2, [r2, #6]
    503a:	2a01      	cmp	r2, #1
    503c:	d01c      	beq.n	5078 <trx_sram_read+0x13c>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    503e:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    5040:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    5042:	702f      	strb	r7, [r5, #0]
		data++;
    5044:	3501      	adds	r5, #1
	while (length--) {
    5046:	4565      	cmp	r5, ip
    5048:	d01a      	beq.n	5080 <trx_sram_read+0x144>
	SercomSpi *const spi_module = &(module->hw->SPI);
    504a:	6833      	ldr	r3, [r6, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    504c:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    504e:	4202      	tst	r2, r0
    5050:	d0fc      	beq.n	504c <trx_sram_read+0x110>
    5052:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    5054:	4202      	tst	r2, r0
    5056:	d001      	beq.n	505c <trx_sram_read+0x120>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    5058:	4652      	mov	r2, sl
    505a:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    505c:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    505e:	4222      	tst	r2, r4
    5060:	d0fc      	beq.n	505c <trx_sram_read+0x120>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5062:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    5064:	420a      	tst	r2, r1
    5066:	d0fc      	beq.n	5062 <trx_sram_read+0x126>
    5068:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    506a:	420a      	tst	r2, r1
    506c:	d0e9      	beq.n	5042 <trx_sram_read+0x106>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    506e:	8b5a      	ldrh	r2, [r3, #26]
    5070:	420a      	tst	r2, r1
    5072:	d0e0      	beq.n	5036 <trx_sram_read+0xfa>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    5074:	8359      	strh	r1, [r3, #26]
    5076:	e7de      	b.n	5036 <trx_sram_read+0xfa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    5078:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    507a:	05ff      	lsls	r7, r7, #23
    507c:	0dff      	lsrs	r7, r7, #23
    507e:	e7e0      	b.n	5042 <trx_sram_read+0x106>
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    5080:	2200      	movs	r2, #0
    5082:	490d      	ldr	r1, [pc, #52]	; (50b8 <trx_sram_read+0x17c>)
    5084:	480b      	ldr	r0, [pc, #44]	; (50b4 <trx_sram_read+0x178>)
    5086:	4b0d      	ldr	r3, [pc, #52]	; (50bc <trx_sram_read+0x180>)
    5088:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    508a:	23ff      	movs	r3, #255	; 0xff
    508c:	4642      	mov	r2, r8
    508e:	4213      	tst	r3, r2
    5090:	d005      	beq.n	509e <trx_sram_read+0x162>
		cpu_irq_enable();
    5092:	2201      	movs	r2, #1
    5094:	4b06      	ldr	r3, [pc, #24]	; (50b0 <trx_sram_read+0x174>)
    5096:	701a      	strb	r2, [r3, #0]
    5098:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    509c:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    509e:	b002      	add	sp, #8
    50a0:	bc1c      	pop	{r2, r3, r4}
    50a2:	4690      	mov	r8, r2
    50a4:	4699      	mov	r9, r3
    50a6:	46a2      	mov	sl, r4
    50a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    50aa:	46c0      	nop			; (mov r8, r8)
    50ac:	00000e39 	.word	0x00000e39
    50b0:	2000000c 	.word	0x2000000c
    50b4:	200023a4 	.word	0x200023a4
    50b8:	20002368 	.word	0x20002368
    50bc:	00001925 	.word	0x00001925
    50c0:	20002360 	.word	0x20002360

000050c4 <trx_aes_wrrd>:
 * @param addr Start address in the SRAM for the write operation
 * @param idata Pointer to the data written/read into/from SRAM
 * @param length Number of bytes written/read into/from SRAM
 */
void trx_aes_wrrd(uint8_t addr, uint8_t *idata, uint8_t length)
{
    50c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    50c6:	46d6      	mov	lr, sl
    50c8:	464f      	mov	r7, r9
    50ca:	4646      	mov	r6, r8
    50cc:	b5c0      	push	{r6, r7, lr}
    50ce:	0006      	movs	r6, r0
    50d0:	468a      	mov	sl, r1
    50d2:	0014      	movs	r4, r2
#if SAMD || SAMR21 || SAML21
	uint16_t odata_var = 0;
#endif
	uint8_t temp;

	delay_us(1); /* wap_rf4ce */
    50d4:	2001      	movs	r0, #1
    50d6:	4b76      	ldr	r3, [pc, #472]	; (52b0 <trx_aes_wrrd+0x1ec>)
    50d8:	4798      	blx	r3

	ENTER_TRX_REGION();
    50da:	2100      	movs	r1, #0
    50dc:	2000      	movs	r0, #0
    50de:	4b75      	ldr	r3, [pc, #468]	; (52b4 <trx_aes_wrrd+0x1f0>)
    50e0:	4798      	blx	r3
		/* wait until SPI gets available */
	}
#endif
#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    50e2:	4f75      	ldr	r7, [pc, #468]	; (52b8 <trx_aes_wrrd+0x1f4>)
    50e4:	2201      	movs	r2, #1
    50e6:	4975      	ldr	r1, [pc, #468]	; (52bc <trx_aes_wrrd+0x1f8>)
    50e8:	0038      	movs	r0, r7
    50ea:	4b75      	ldr	r3, [pc, #468]	; (52c0 <trx_aes_wrrd+0x1fc>)
    50ec:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    50ee:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	while (!spi_is_ready_to_write(&master)) {
    50f0:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    50f2:	7e1a      	ldrb	r2, [r3, #24]
    50f4:	420a      	tst	r2, r1
    50f6:	d0fc      	beq.n	50f2 <trx_aes_wrrd+0x2e>
    50f8:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    50fa:	07d2      	lsls	r2, r2, #31
    50fc:	d501      	bpl.n	5102 <trx_aes_wrrd+0x3e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    50fe:	2240      	movs	r2, #64	; 0x40
    5100:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    5102:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    5104:	7e1a      	ldrb	r2, [r3, #24]
    5106:	420a      	tst	r2, r1
    5108:	d0fc      	beq.n	5104 <trx_aes_wrrd+0x40>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    510a:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    510c:	7e1a      	ldrb	r2, [r3, #24]
    510e:	420a      	tst	r2, r1
    5110:	d0fc      	beq.n	510c <trx_aes_wrrd+0x48>
    5112:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    5114:	0752      	lsls	r2, r2, #29
    5116:	d50c      	bpl.n	5132 <trx_aes_wrrd+0x6e>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    5118:	8b5a      	ldrh	r2, [r3, #26]
    511a:	0752      	lsls	r2, r2, #29
    511c:	d501      	bpl.n	5122 <trx_aes_wrrd+0x5e>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    511e:	2204      	movs	r2, #4
    5120:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    5122:	4a65      	ldr	r2, [pc, #404]	; (52b8 <trx_aes_wrrd+0x1f4>)
    5124:	7992      	ldrb	r2, [r2, #6]
    5126:	2a01      	cmp	r2, #1
    5128:	d055      	beq.n	51d6 <trx_aes_wrrd+0x112>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    512a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    512c:	b2d2      	uxtb	r2, r2
    512e:	4965      	ldr	r1, [pc, #404]	; (52c4 <trx_aes_wrrd+0x200>)
    5130:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* write SRAM start address */
	while (!spi_is_ready_to_write(&master)) {
    5132:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    5134:	7e1a      	ldrb	r2, [r3, #24]
    5136:	420a      	tst	r2, r1
    5138:	d0fc      	beq.n	5134 <trx_aes_wrrd+0x70>
    513a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    513c:	07d2      	lsls	r2, r2, #31
    513e:	d500      	bpl.n	5142 <trx_aes_wrrd+0x7e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    5140:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    5142:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    5144:	7e1a      	ldrb	r2, [r3, #24]
    5146:	420a      	tst	r2, r1
    5148:	d0fc      	beq.n	5144 <trx_aes_wrrd+0x80>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    514a:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    514c:	7e1a      	ldrb	r2, [r3, #24]
    514e:	420a      	tst	r2, r1
    5150:	d0fc      	beq.n	514c <trx_aes_wrrd+0x88>
    5152:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    5154:	0752      	lsls	r2, r2, #29
    5156:	d50c      	bpl.n	5172 <trx_aes_wrrd+0xae>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    5158:	8b5a      	ldrh	r2, [r3, #26]
    515a:	0752      	lsls	r2, r2, #29
    515c:	d501      	bpl.n	5162 <trx_aes_wrrd+0x9e>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    515e:	2204      	movs	r2, #4
    5160:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    5162:	4a55      	ldr	r2, [pc, #340]	; (52b8 <trx_aes_wrrd+0x1f4>)
    5164:	7992      	ldrb	r2, [r2, #6]
    5166:	2a01      	cmp	r2, #1
    5168:	d03b      	beq.n	51e2 <trx_aes_wrrd+0x11e>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    516a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    516c:	b2d2      	uxtb	r2, r2
    516e:	4955      	ldr	r1, [pc, #340]	; (52c4 <trx_aes_wrrd+0x200>)
    5170:	800a      	strh	r2, [r1, #0]

	/* now transfer data */
	odata = idata;

	/* write data byte 0 - the obtained value in SPDR is meaningless */
	while (!spi_is_ready_to_write(&master)) {
    5172:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    5174:	7e1a      	ldrb	r2, [r3, #24]
    5176:	420a      	tst	r2, r1
    5178:	d0fc      	beq.n	5174 <trx_aes_wrrd+0xb0>
    517a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    517c:	07d2      	lsls	r2, r2, #31
    517e:	d502      	bpl.n	5186 <trx_aes_wrrd+0xc2>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    5180:	4652      	mov	r2, sl
    5182:	7812      	ldrb	r2, [r2, #0]
    5184:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, *idata++);
	while (!spi_is_write_complete(&master)) {
    5186:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    5188:	7e1a      	ldrb	r2, [r3, #24]
    518a:	420a      	tst	r2, r1
    518c:	d0fc      	beq.n	5188 <trx_aes_wrrd+0xc4>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    518e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5190:	7e1a      	ldrb	r2, [r3, #24]
    5192:	420a      	tst	r2, r1
    5194:	d0fc      	beq.n	5190 <trx_aes_wrrd+0xcc>
    5196:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    5198:	0752      	lsls	r2, r2, #29
    519a:	d50c      	bpl.n	51b6 <trx_aes_wrrd+0xf2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    519c:	8b5a      	ldrh	r2, [r3, #26]
    519e:	0752      	lsls	r2, r2, #29
    51a0:	d501      	bpl.n	51a6 <trx_aes_wrrd+0xe2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    51a2:	2204      	movs	r2, #4
    51a4:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    51a6:	4a44      	ldr	r2, [pc, #272]	; (52b8 <trx_aes_wrrd+0x1f4>)
    51a8:	7992      	ldrb	r2, [r2, #6]
    51aa:	2a01      	cmp	r2, #1
    51ac:	d01f      	beq.n	51ee <trx_aes_wrrd+0x12a>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    51ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    51b0:	b2db      	uxtb	r3, r3
    51b2:	4a44      	ldr	r2, [pc, #272]	; (52c4 <trx_aes_wrrd+0x200>)
    51b4:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
    51b6:	2700      	movs	r7, #0
    51b8:	2c00      	cmp	r4, #0
    51ba:	d043      	beq.n	5244 <trx_aes_wrrd+0x180>
    51bc:	4656      	mov	r6, sl
    51be:	3c01      	subs	r4, #1
    51c0:	b2e4      	uxtb	r4, r4
    51c2:	3401      	adds	r4, #1
    51c4:	44a2      	add	sl, r4
    51c6:	46d0      	mov	r8, sl
    51c8:	2700      	movs	r7, #0
	SercomSpi *const spi_module = &(module->hw->SPI);
    51ca:	4d3b      	ldr	r5, [pc, #236]	; (52b8 <trx_aes_wrrd+0x1f4>)
		while (!spi_is_ready_to_write(&master)) {
    51cc:	2001      	movs	r0, #1
		}
		spi_write(&master, *idata++);
		while (!spi_is_write_complete(&master)) {
    51ce:	2402      	movs	r4, #2
		}
		while (!spi_is_ready_to_read(&master)) {
    51d0:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    51d2:	46a9      	mov	r9, r5
    51d4:	e01b      	b.n	520e <trx_aes_wrrd+0x14a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    51d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    51d8:	05d2      	lsls	r2, r2, #23
    51da:	0dd2      	lsrs	r2, r2, #23
    51dc:	4939      	ldr	r1, [pc, #228]	; (52c4 <trx_aes_wrrd+0x200>)
    51de:	800a      	strh	r2, [r1, #0]
    51e0:	e7a7      	b.n	5132 <trx_aes_wrrd+0x6e>
    51e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    51e4:	05d2      	lsls	r2, r2, #23
    51e6:	0dd2      	lsrs	r2, r2, #23
    51e8:	4936      	ldr	r1, [pc, #216]	; (52c4 <trx_aes_wrrd+0x200>)
    51ea:	800a      	strh	r2, [r1, #0]
    51ec:	e7c1      	b.n	5172 <trx_aes_wrrd+0xae>
    51ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    51f0:	05db      	lsls	r3, r3, #23
    51f2:	0ddb      	lsrs	r3, r3, #23
    51f4:	4a33      	ldr	r2, [pc, #204]	; (52c4 <trx_aes_wrrd+0x200>)
    51f6:	8013      	strh	r3, [r2, #0]
    51f8:	e7dd      	b.n	51b6 <trx_aes_wrrd+0xf2>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    51fa:	464a      	mov	r2, r9
    51fc:	7992      	ldrb	r2, [r2, #6]
    51fe:	2a01      	cmp	r2, #1
    5200:	d01c      	beq.n	523c <trx_aes_wrrd+0x178>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    5202:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    5204:	b2ff      	uxtb	r7, r7
		}

#if SAMD || SAMR21 || SAML21
		spi_read(&master, &odata_var);
		*odata++ = (uint8_t)odata_var;
    5206:	7037      	strb	r7, [r6, #0]
    5208:	3601      	adds	r6, #1
	while (length > 0) {
    520a:	45b0      	cmp	r8, r6
    520c:	d01a      	beq.n	5244 <trx_aes_wrrd+0x180>
	SercomSpi *const spi_module = &(module->hw->SPI);
    520e:	682b      	ldr	r3, [r5, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    5210:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    5212:	4202      	tst	r2, r0
    5214:	d0fc      	beq.n	5210 <trx_aes_wrrd+0x14c>
    5216:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    5218:	4202      	tst	r2, r0
    521a:	d001      	beq.n	5220 <trx_aes_wrrd+0x15c>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    521c:	7872      	ldrb	r2, [r6, #1]
    521e:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    5220:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    5222:	4222      	tst	r2, r4
    5224:	d0fc      	beq.n	5220 <trx_aes_wrrd+0x15c>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5226:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    5228:	420a      	tst	r2, r1
    522a:	d0fc      	beq.n	5226 <trx_aes_wrrd+0x162>
    522c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    522e:	420a      	tst	r2, r1
    5230:	d0e9      	beq.n	5206 <trx_aes_wrrd+0x142>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    5232:	8b5a      	ldrh	r2, [r3, #26]
    5234:	420a      	tst	r2, r1
    5236:	d0e0      	beq.n	51fa <trx_aes_wrrd+0x136>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    5238:	8359      	strh	r1, [r3, #26]
    523a:	e7de      	b.n	51fa <trx_aes_wrrd+0x136>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    523c:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    523e:	05ff      	lsls	r7, r7, #23
    5240:	0dff      	lsrs	r7, r7, #23
    5242:	e7e0      	b.n	5206 <trx_aes_wrrd+0x142>
	SercomSpi *const spi_module = &(module->hw->SPI);
    5244:	4b1c      	ldr	r3, [pc, #112]	; (52b8 <trx_aes_wrrd+0x1f4>)
    5246:	681b      	ldr	r3, [r3, #0]
#endif
		length--;
	}

	/* To get the last data byte, write some dummy byte */
	while (!spi_is_ready_to_write(&master)) {
    5248:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    524a:	7e1a      	ldrb	r2, [r3, #24]
    524c:	420a      	tst	r2, r1
    524e:	d0fc      	beq.n	524a <trx_aes_wrrd+0x186>
    5250:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    5252:	07d2      	lsls	r2, r2, #31
    5254:	d501      	bpl.n	525a <trx_aes_wrrd+0x196>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    5256:	2200      	movs	r2, #0
    5258:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    525a:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    525c:	7e1a      	ldrb	r2, [r3, #24]
    525e:	420a      	tst	r2, r1
    5260:	d0fc      	beq.n	525c <trx_aes_wrrd+0x198>
	}
	while (!spi_is_ready_to_read(&master)) {
    5262:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5264:	7e1a      	ldrb	r2, [r3, #24]
    5266:	420a      	tst	r2, r1
    5268:	d0fc      	beq.n	5264 <trx_aes_wrrd+0x1a0>
    526a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    526c:	0752      	lsls	r2, r2, #29
    526e:	d50a      	bpl.n	5286 <trx_aes_wrrd+0x1c2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    5270:	8b5a      	ldrh	r2, [r3, #26]
    5272:	0752      	lsls	r2, r2, #29
    5274:	d501      	bpl.n	527a <trx_aes_wrrd+0x1b6>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    5276:	2204      	movs	r2, #4
    5278:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    527a:	4a0f      	ldr	r2, [pc, #60]	; (52b8 <trx_aes_wrrd+0x1f4>)
    527c:	7992      	ldrb	r2, [r2, #6]
    527e:	2a01      	cmp	r2, #1
    5280:	d011      	beq.n	52a6 <trx_aes_wrrd+0x1e2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    5282:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    5284:	b2ff      	uxtb	r7, r7
	}
#if SAMD || SAMR21 || SAML21
	spi_read(&master, &odata_var);
	*odata = (uint8_t)odata_var;
    5286:	4653      	mov	r3, sl
    5288:	701f      	strb	r7, [r3, #0]
#else
	spi_read(&master, (uint16_t *)odata);
#endif

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    528a:	2200      	movs	r2, #0
    528c:	490b      	ldr	r1, [pc, #44]	; (52bc <trx_aes_wrrd+0x1f8>)
    528e:	480a      	ldr	r0, [pc, #40]	; (52b8 <trx_aes_wrrd+0x1f4>)
    5290:	4b0b      	ldr	r3, [pc, #44]	; (52c0 <trx_aes_wrrd+0x1fc>)
    5292:	4798      	blx	r3
	spi_read_packet(AT86RFX_SPI, odata, 1);

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	LEAVE_TRX_REGION();
    5294:	2100      	movs	r1, #0
    5296:	2000      	movs	r0, #0
    5298:	4b0b      	ldr	r3, [pc, #44]	; (52c8 <trx_aes_wrrd+0x204>)
    529a:	4798      	blx	r3
}
    529c:	bc1c      	pop	{r2, r3, r4}
    529e:	4690      	mov	r8, r2
    52a0:	4699      	mov	r9, r3
    52a2:	46a2      	mov	sl, r4
    52a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    52a6:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    52a8:	05ff      	lsls	r7, r7, #23
    52aa:	0dff      	lsrs	r7, r7, #23
    52ac:	e7eb      	b.n	5286 <trx_aes_wrrd+0x1c2>
    52ae:	46c0      	nop			; (mov r8, r8)
    52b0:	00000e39 	.word	0x00000e39
    52b4:	00000ff5 	.word	0x00000ff5
    52b8:	200023a4 	.word	0x200023a4
    52bc:	20002368 	.word	0x20002368
    52c0:	00001925 	.word	0x00001925
    52c4:	20002360 	.word	0x20002360
    52c8:	00000fd5 	.word	0x00000fd5

000052cc <setup>:

#include "TheArtist.h"
/************************************************************************/
/*                                                                      */
/************************************************************************/
void setup(void) {
    52cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	// [SYSTEM INITIALIZE]
	// [NOTICE!]!! sequence of this calls is important!
	irq_initialize_vectors();
	system_init();
    52ce:	4b1c      	ldr	r3, [pc, #112]	; (5340 <setup+0x74>)
    52d0:	4798      	blx	r3
	delay_init();
    52d2:	4b1c      	ldr	r3, [pc, #112]	; (5344 <setup+0x78>)
    52d4:	4798      	blx	r3
	SYS_Init();	
    52d6:	4b1c      	ldr	r3, [pc, #112]	; (5348 <setup+0x7c>)
    52d8:	4798      	blx	r3
	
	artist_ultrasonic_tc_configure();
    52da:	4b1c      	ldr	r3, [pc, #112]	; (534c <setup+0x80>)
    52dc:	4798      	blx	r3
	artist_scheduler_tc_configure();
    52de:	4b1c      	ldr	r3, [pc, #112]	; (5350 <setup+0x84>)
    52e0:	4798      	blx	r3
	artist_configure_tc_callbacks();  
    52e2:	4b1c      	ldr	r3, [pc, #112]	; (5354 <setup+0x88>)
    52e4:	4798      	blx	r3
	artist_init_maze(); 
    52e6:	4b1c      	ldr	r3, [pc, #112]	; (5358 <setup+0x8c>)
    52e8:	4798      	blx	r3

	cpu_irq_enable();
    52ea:	4e1c      	ldr	r6, [pc, #112]	; (535c <setup+0x90>)
    52ec:	2701      	movs	r7, #1
    52ee:	7037      	strb	r7, [r6, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    52f0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    52f4:	b662      	cpsie	i
	
	// [ultrasonic]
	artist_ultrasonic_configure(&(artist_front.us_instance_right),
    52f6:	4c1a      	ldr	r4, [pc, #104]	; (5360 <setup+0x94>)
    52f8:	220f      	movs	r2, #15
    52fa:	211c      	movs	r1, #28
    52fc:	0020      	movs	r0, r4
    52fe:	4d19      	ldr	r5, [pc, #100]	; (5364 <setup+0x98>)
    5300:	47a8      	blx	r5
	CONF_ARTIST_RIGHT_ULTRASONIC_ECHO_PIN,
	CONF_ARTIST_ULTRASONIC_TRIGGER_PIN);
	
	artist_ultrasonic_configure(&(artist_front.us_instance_center),
    5302:	0020      	movs	r0, r4
    5304:	3810      	subs	r0, #16
    5306:	220f      	movs	r2, #15
    5308:	210d      	movs	r1, #13
    530a:	47a8      	blx	r5
	CONF_ARTIST_CENTER_ULTRASONIC_ECHO_PIN,
	CONF_ARTIST_ULTRASONIC_TRIGGER_PIN);
	
	artist_ultrasonic_configure(&(artist_front.us_instance_left),
    530c:	0020      	movs	r0, r4
    530e:	3808      	subs	r0, #8
    5310:	220f      	movs	r2, #15
    5312:	2117      	movs	r1, #23
    5314:	47a8      	blx	r5
	CONF_ARTIST_LEFT_ULTRASONIC_ECHO_PIN,
	CONF_ARTIST_ULTRASONIC_TRIGGER_PIN);
	
	artist_ultrasonic_gpio_init();
    5316:	4b14      	ldr	r3, [pc, #80]	; (5368 <setup+0x9c>)
    5318:	4798      	blx	r3
	
	//! [ultrasonic]
	
	
	artist_usart_configure(&(artist_front.usart_instance));
    531a:	3c4c      	subs	r4, #76	; 0x4c
    531c:	0020      	movs	r0, r4
    531e:	4b13      	ldr	r3, [pc, #76]	; (536c <setup+0xa0>)
    5320:	4798      	blx	r3
	cpu_irq_enable();
    5322:	7037      	strb	r7, [r6, #0]
    5324:	f3bf 8f5f 	dmb	sy
    5328:	b662      	cpsie	i
	
	system_interrupt_enable_global();

	
	usart_read_buffer_job( &(artist_front.usart_instance),
    532a:	2205      	movs	r2, #5
    532c:	4910      	ldr	r1, [pc, #64]	; (5370 <setup+0xa4>)
    532e:	0020      	movs	r0, r4
    5330:	4b10      	ldr	r3, [pc, #64]	; (5374 <setup+0xa8>)
    5332:	4798      	blx	r3
	(uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
	
	radioInit();  
    5334:	4b10      	ldr	r3, [pc, #64]	; (5378 <setup+0xac>)
    5336:	4798      	blx	r3
	
	printf("f\n\0\0\0"); 
    5338:	4810      	ldr	r0, [pc, #64]	; (537c <setup+0xb0>)
    533a:	4b11      	ldr	r3, [pc, #68]	; (5380 <setup+0xb4>)
    533c:	4798      	blx	r3
	
}
    533e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5340:	000028ed 	.word	0x000028ed
    5344:	00000df9 	.word	0x00000df9
    5348:	000042fd 	.word	0x000042fd
    534c:	00000ab9 	.word	0x00000ab9
    5350:	00000cbd 	.word	0x00000cbd
    5354:	00000da9 	.word	0x00000da9
    5358:	00000115 	.word	0x00000115
    535c:	2000000c 	.word	0x2000000c
    5360:	2000098c 	.word	0x2000098c
    5364:	000007bd 	.word	0x000007bd
    5368:	000007cd 	.word	0x000007cd
    536c:	00000b81 	.word	0x00000b81
    5370:	20002204 	.word	0x20002204
    5374:	00001eb9 	.word	0x00001eb9
    5378:	00000739 	.word	0x00000739
    537c:	0000acd8 	.word	0x0000acd8
    5380:	00005f21 	.word	0x00005f21

00005384 <loop>:
/************************************************************************/
/*                                                                      */
/************************************************************************/
void loop(void) {
    5384:	b510      	push	{r4, lr}
	
	SYS_TaskHandler();  
    5386:	4b04      	ldr	r3, [pc, #16]	; (5398 <loop+0x14>)
    5388:	4798      	blx	r3
	
	
	usart_read_buffer_job( &(artist_front.usart_instance),
    538a:	2205      	movs	r2, #5
    538c:	4903      	ldr	r1, [pc, #12]	; (539c <loop+0x18>)
    538e:	4804      	ldr	r0, [pc, #16]	; (53a0 <loop+0x1c>)
    5390:	4b04      	ldr	r3, [pc, #16]	; (53a4 <loop+0x20>)
    5392:	4798      	blx	r3
	(uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
	
}
    5394:	bd10      	pop	{r4, pc}
    5396:	46c0      	nop			; (mov r8, r8)
    5398:	00004321 	.word	0x00004321
    539c:	20002204 	.word	0x20002204
    53a0:	20000940 	.word	0x20000940
    53a4:	00001eb9 	.word	0x00001eb9

000053a8 <main>:
/************************************************************************/
/*                                                                      */
/************************************************************************/
int main (void) {
    53a8:	b510      	push	{r4, lr}
	setup();
    53aa:	4b02      	ldr	r3, [pc, #8]	; (53b4 <main+0xc>)
    53ac:	4798      	blx	r3

	while(true) loop();
    53ae:	4c02      	ldr	r4, [pc, #8]	; (53b8 <main+0x10>)
    53b0:	47a0      	blx	r4
    53b2:	e7fd      	b.n	53b0 <main+0x8>
    53b4:	000052cd 	.word	0x000052cd
    53b8:	00005385 	.word	0x00005385

000053bc <common_tc_delay>:
    53bc:	b510      	push	{r4, lr}
    53be:	1c04      	adds	r4, r0, #0
    53c0:	4b13      	ldr	r3, [pc, #76]	; (5410 <common_tc_delay+0x54>)
    53c2:	4798      	blx	r3
    53c4:	4b13      	ldr	r3, [pc, #76]	; (5414 <common_tc_delay+0x58>)
    53c6:	781a      	ldrb	r2, [r3, #0]
    53c8:	4362      	muls	r2, r4
    53ca:	1881      	adds	r1, r0, r2
    53cc:	4b12      	ldr	r3, [pc, #72]	; (5418 <common_tc_delay+0x5c>)
    53ce:	6059      	str	r1, [r3, #4]
    53d0:	6859      	ldr	r1, [r3, #4]
    53d2:	0c09      	lsrs	r1, r1, #16
    53d4:	6059      	str	r1, [r3, #4]
    53d6:	685b      	ldr	r3, [r3, #4]
    53d8:	2b00      	cmp	r3, #0
    53da:	d007      	beq.n	53ec <common_tc_delay+0x30>
    53dc:	4b0e      	ldr	r3, [pc, #56]	; (5418 <common_tc_delay+0x5c>)
    53de:	6859      	ldr	r1, [r3, #4]
    53e0:	3201      	adds	r2, #1
    53e2:	1880      	adds	r0, r0, r2
    53e4:	8118      	strh	r0, [r3, #8]
    53e6:	4b0d      	ldr	r3, [pc, #52]	; (541c <common_tc_delay+0x60>)
    53e8:	4798      	blx	r3
    53ea:	e004      	b.n	53f6 <common_tc_delay+0x3a>
    53ec:	1882      	adds	r2, r0, r2
    53ee:	4b0a      	ldr	r3, [pc, #40]	; (5418 <common_tc_delay+0x5c>)
    53f0:	811a      	strh	r2, [r3, #8]
    53f2:	4b0b      	ldr	r3, [pc, #44]	; (5420 <common_tc_delay+0x64>)
    53f4:	4798      	blx	r3
    53f6:	4b08      	ldr	r3, [pc, #32]	; (5418 <common_tc_delay+0x5c>)
    53f8:	891b      	ldrh	r3, [r3, #8]
    53fa:	2b63      	cmp	r3, #99	; 0x63
    53fc:	d802      	bhi.n	5404 <common_tc_delay+0x48>
    53fe:	3364      	adds	r3, #100	; 0x64
    5400:	4a05      	ldr	r2, [pc, #20]	; (5418 <common_tc_delay+0x5c>)
    5402:	8113      	strh	r3, [r2, #8]
    5404:	4b04      	ldr	r3, [pc, #16]	; (5418 <common_tc_delay+0x5c>)
    5406:	8918      	ldrh	r0, [r3, #8]
    5408:	4b06      	ldr	r3, [pc, #24]	; (5424 <common_tc_delay+0x68>)
    540a:	4798      	blx	r3
    540c:	bd10      	pop	{r4, pc}
    540e:	46c0      	nop			; (mov r8, r8)
    5410:	000044f5 	.word	0x000044f5
    5414:	200023b0 	.word	0x200023b0
    5418:	200008a8 	.word	0x200008a8
    541c:	00004509 	.word	0x00004509
    5420:	0000451d 	.word	0x0000451d
    5424:	00004559 	.word	0x00004559

00005428 <common_tc_init>:
    5428:	b508      	push	{r3, lr}
    542a:	2200      	movs	r2, #0
    542c:	4b03      	ldr	r3, [pc, #12]	; (543c <common_tc_init+0x14>)
    542e:	701a      	strb	r2, [r3, #0]
    5430:	4b03      	ldr	r3, [pc, #12]	; (5440 <common_tc_init+0x18>)
    5432:	4798      	blx	r3
    5434:	4b03      	ldr	r3, [pc, #12]	; (5444 <common_tc_init+0x1c>)
    5436:	7018      	strb	r0, [r3, #0]
    5438:	bd08      	pop	{r3, pc}
    543a:	46c0      	nop			; (mov r8, r8)
    543c:	200008a8 	.word	0x200008a8
    5440:	00004571 	.word	0x00004571
    5444:	200023b0 	.word	0x200023b0

00005448 <tmr_ovf_callback>:
    5448:	b508      	push	{r3, lr}
    544a:	4b0e      	ldr	r3, [pc, #56]	; (5484 <tmr_ovf_callback+0x3c>)
    544c:	685b      	ldr	r3, [r3, #4]
    544e:	2b00      	cmp	r3, #0
    5450:	d007      	beq.n	5462 <tmr_ovf_callback+0x1a>
    5452:	4a0c      	ldr	r2, [pc, #48]	; (5484 <tmr_ovf_callback+0x3c>)
    5454:	6853      	ldr	r3, [r2, #4]
    5456:	3b01      	subs	r3, #1
    5458:	6053      	str	r3, [r2, #4]
    545a:	2b00      	cmp	r3, #0
    545c:	d101      	bne.n	5462 <tmr_ovf_callback+0x1a>
    545e:	4b0a      	ldr	r3, [pc, #40]	; (5488 <tmr_ovf_callback+0x40>)
    5460:	4798      	blx	r3
    5462:	4a08      	ldr	r2, [pc, #32]	; (5484 <tmr_ovf_callback+0x3c>)
    5464:	7813      	ldrb	r3, [r2, #0]
    5466:	3301      	adds	r3, #1
    5468:	b2db      	uxtb	r3, r3
    546a:	7013      	strb	r3, [r2, #0]
    546c:	4a07      	ldr	r2, [pc, #28]	; (548c <tmr_ovf_callback+0x44>)
    546e:	7812      	ldrb	r2, [r2, #0]
    5470:	429a      	cmp	r2, r3
    5472:	d806      	bhi.n	5482 <tmr_ovf_callback+0x3a>
    5474:	4b03      	ldr	r3, [pc, #12]	; (5484 <tmr_ovf_callback+0x3c>)
    5476:	2200      	movs	r2, #0
    5478:	701a      	strb	r2, [r3, #0]
    547a:	68db      	ldr	r3, [r3, #12]
    547c:	2b00      	cmp	r3, #0
    547e:	d000      	beq.n	5482 <tmr_ovf_callback+0x3a>
    5480:	4798      	blx	r3
    5482:	bd08      	pop	{r3, pc}
    5484:	200008a8 	.word	0x200008a8
    5488:	0000451d 	.word	0x0000451d
    548c:	200023b0 	.word	0x200023b0

00005490 <tmr_cca_callback>:
    5490:	b508      	push	{r3, lr}
    5492:	4b04      	ldr	r3, [pc, #16]	; (54a4 <tmr_cca_callback+0x14>)
    5494:	4798      	blx	r3
    5496:	4b04      	ldr	r3, [pc, #16]	; (54a8 <tmr_cca_callback+0x18>)
    5498:	691b      	ldr	r3, [r3, #16]
    549a:	2b00      	cmp	r3, #0
    549c:	d000      	beq.n	54a0 <tmr_cca_callback+0x10>
    549e:	4798      	blx	r3
    54a0:	bd08      	pop	{r3, pc}
    54a2:	46c0      	nop			; (mov r8, r8)
    54a4:	00004509 	.word	0x00004509
    54a8:	200008a8 	.word	0x200008a8

000054ac <set_common_tc_expiry_callback>:
    54ac:	4b01      	ldr	r3, [pc, #4]	; (54b4 <set_common_tc_expiry_callback+0x8>)
    54ae:	6118      	str	r0, [r3, #16]
    54b0:	4770      	bx	lr
    54b2:	46c0      	nop			; (mov r8, r8)
    54b4:	200008a8 	.word	0x200008a8

000054b8 <__libc_init_array>:
    54b8:	b570      	push	{r4, r5, r6, lr}
    54ba:	2600      	movs	r6, #0
    54bc:	4d0c      	ldr	r5, [pc, #48]	; (54f0 <__libc_init_array+0x38>)
    54be:	4c0d      	ldr	r4, [pc, #52]	; (54f4 <__libc_init_array+0x3c>)
    54c0:	1b64      	subs	r4, r4, r5
    54c2:	10a4      	asrs	r4, r4, #2
    54c4:	42a6      	cmp	r6, r4
    54c6:	d109      	bne.n	54dc <__libc_init_array+0x24>
    54c8:	2600      	movs	r6, #0
    54ca:	f005 fe09 	bl	b0e0 <_init>
    54ce:	4d0a      	ldr	r5, [pc, #40]	; (54f8 <__libc_init_array+0x40>)
    54d0:	4c0a      	ldr	r4, [pc, #40]	; (54fc <__libc_init_array+0x44>)
    54d2:	1b64      	subs	r4, r4, r5
    54d4:	10a4      	asrs	r4, r4, #2
    54d6:	42a6      	cmp	r6, r4
    54d8:	d105      	bne.n	54e6 <__libc_init_array+0x2e>
    54da:	bd70      	pop	{r4, r5, r6, pc}
    54dc:	00b3      	lsls	r3, r6, #2
    54de:	58eb      	ldr	r3, [r5, r3]
    54e0:	4798      	blx	r3
    54e2:	3601      	adds	r6, #1
    54e4:	e7ee      	b.n	54c4 <__libc_init_array+0xc>
    54e6:	00b3      	lsls	r3, r6, #2
    54e8:	58eb      	ldr	r3, [r5, r3]
    54ea:	4798      	blx	r3
    54ec:	3601      	adds	r6, #1
    54ee:	e7f2      	b.n	54d6 <__libc_init_array+0x1e>
    54f0:	0000b0ec 	.word	0x0000b0ec
    54f4:	0000b0ec 	.word	0x0000b0ec
    54f8:	0000b0ec 	.word	0x0000b0ec
    54fc:	0000b0f0 	.word	0x0000b0f0

00005500 <memcpy>:
    5500:	2300      	movs	r3, #0
    5502:	b510      	push	{r4, lr}
    5504:	429a      	cmp	r2, r3
    5506:	d100      	bne.n	550a <memcpy+0xa>
    5508:	bd10      	pop	{r4, pc}
    550a:	5ccc      	ldrb	r4, [r1, r3]
    550c:	54c4      	strb	r4, [r0, r3]
    550e:	3301      	adds	r3, #1
    5510:	e7f8      	b.n	5504 <memcpy+0x4>

00005512 <memset>:
    5512:	0003      	movs	r3, r0
    5514:	1882      	adds	r2, r0, r2
    5516:	4293      	cmp	r3, r2
    5518:	d100      	bne.n	551c <memset+0xa>
    551a:	4770      	bx	lr
    551c:	7019      	strb	r1, [r3, #0]
    551e:	3301      	adds	r3, #1
    5520:	e7f9      	b.n	5516 <memset+0x4>

00005522 <__cvt>:
    5522:	b5f0      	push	{r4, r5, r6, r7, lr}
    5524:	b08b      	sub	sp, #44	; 0x2c
    5526:	0014      	movs	r4, r2
    5528:	1e1d      	subs	r5, r3, #0
    552a:	9912      	ldr	r1, [sp, #72]	; 0x48
    552c:	da53      	bge.n	55d6 <__cvt+0xb4>
    552e:	2480      	movs	r4, #128	; 0x80
    5530:	0624      	lsls	r4, r4, #24
    5532:	191b      	adds	r3, r3, r4
    5534:	001d      	movs	r5, r3
    5536:	0014      	movs	r4, r2
    5538:	232d      	movs	r3, #45	; 0x2d
    553a:	700b      	strb	r3, [r1, #0]
    553c:	2320      	movs	r3, #32
    553e:	9e14      	ldr	r6, [sp, #80]	; 0x50
    5540:	2203      	movs	r2, #3
    5542:	439e      	bics	r6, r3
    5544:	2e46      	cmp	r6, #70	; 0x46
    5546:	d007      	beq.n	5558 <__cvt+0x36>
    5548:	0033      	movs	r3, r6
    554a:	3b45      	subs	r3, #69	; 0x45
    554c:	4259      	negs	r1, r3
    554e:	414b      	adcs	r3, r1
    5550:	9910      	ldr	r1, [sp, #64]	; 0x40
    5552:	3a01      	subs	r2, #1
    5554:	18cb      	adds	r3, r1, r3
    5556:	9310      	str	r3, [sp, #64]	; 0x40
    5558:	ab09      	add	r3, sp, #36	; 0x24
    555a:	9304      	str	r3, [sp, #16]
    555c:	ab08      	add	r3, sp, #32
    555e:	9303      	str	r3, [sp, #12]
    5560:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    5562:	9200      	str	r2, [sp, #0]
    5564:	9302      	str	r3, [sp, #8]
    5566:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5568:	0022      	movs	r2, r4
    556a:	9301      	str	r3, [sp, #4]
    556c:	002b      	movs	r3, r5
    556e:	f000 ff2b 	bl	63c8 <_dtoa_r>
    5572:	0007      	movs	r7, r0
    5574:	2e47      	cmp	r6, #71	; 0x47
    5576:	d102      	bne.n	557e <__cvt+0x5c>
    5578:	9b11      	ldr	r3, [sp, #68]	; 0x44
    557a:	07db      	lsls	r3, r3, #31
    557c:	d524      	bpl.n	55c8 <__cvt+0xa6>
    557e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5580:	18fb      	adds	r3, r7, r3
    5582:	9307      	str	r3, [sp, #28]
    5584:	2e46      	cmp	r6, #70	; 0x46
    5586:	d114      	bne.n	55b2 <__cvt+0x90>
    5588:	783b      	ldrb	r3, [r7, #0]
    558a:	2b30      	cmp	r3, #48	; 0x30
    558c:	d10c      	bne.n	55a8 <__cvt+0x86>
    558e:	2200      	movs	r2, #0
    5590:	2300      	movs	r3, #0
    5592:	0020      	movs	r0, r4
    5594:	0029      	movs	r1, r5
    5596:	f002 fea7 	bl	82e8 <__aeabi_dcmpeq>
    559a:	2800      	cmp	r0, #0
    559c:	d104      	bne.n	55a8 <__cvt+0x86>
    559e:	2301      	movs	r3, #1
    55a0:	9a10      	ldr	r2, [sp, #64]	; 0x40
    55a2:	1a9b      	subs	r3, r3, r2
    55a4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    55a6:	6013      	str	r3, [r2, #0]
    55a8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    55aa:	9a07      	ldr	r2, [sp, #28]
    55ac:	681b      	ldr	r3, [r3, #0]
    55ae:	18d3      	adds	r3, r2, r3
    55b0:	9307      	str	r3, [sp, #28]
    55b2:	2200      	movs	r2, #0
    55b4:	2300      	movs	r3, #0
    55b6:	0020      	movs	r0, r4
    55b8:	0029      	movs	r1, r5
    55ba:	f002 fe95 	bl	82e8 <__aeabi_dcmpeq>
    55be:	2230      	movs	r2, #48	; 0x30
    55c0:	2800      	cmp	r0, #0
    55c2:	d00d      	beq.n	55e0 <__cvt+0xbe>
    55c4:	9b07      	ldr	r3, [sp, #28]
    55c6:	9309      	str	r3, [sp, #36]	; 0x24
    55c8:	0038      	movs	r0, r7
    55ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
    55cc:	9a15      	ldr	r2, [sp, #84]	; 0x54
    55ce:	1bdb      	subs	r3, r3, r7
    55d0:	6013      	str	r3, [r2, #0]
    55d2:	b00b      	add	sp, #44	; 0x2c
    55d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    55d6:	2300      	movs	r3, #0
    55d8:	e7af      	b.n	553a <__cvt+0x18>
    55da:	1c59      	adds	r1, r3, #1
    55dc:	9109      	str	r1, [sp, #36]	; 0x24
    55de:	701a      	strb	r2, [r3, #0]
    55e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    55e2:	9907      	ldr	r1, [sp, #28]
    55e4:	4299      	cmp	r1, r3
    55e6:	d8f8      	bhi.n	55da <__cvt+0xb8>
    55e8:	e7ee      	b.n	55c8 <__cvt+0xa6>

000055ea <__exponent>:
    55ea:	b5f0      	push	{r4, r5, r6, r7, lr}
    55ec:	232b      	movs	r3, #43	; 0x2b
    55ee:	b085      	sub	sp, #20
    55f0:	0007      	movs	r7, r0
    55f2:	000c      	movs	r4, r1
    55f4:	7002      	strb	r2, [r0, #0]
    55f6:	1c86      	adds	r6, r0, #2
    55f8:	2900      	cmp	r1, #0
    55fa:	da01      	bge.n	5600 <__exponent+0x16>
    55fc:	232d      	movs	r3, #45	; 0x2d
    55fe:	424c      	negs	r4, r1
    5600:	707b      	strb	r3, [r7, #1]
    5602:	2c09      	cmp	r4, #9
    5604:	dd23      	ble.n	564e <__exponent+0x64>
    5606:	ab02      	add	r3, sp, #8
    5608:	1ddd      	adds	r5, r3, #7
    560a:	1e6b      	subs	r3, r5, #1
    560c:	0020      	movs	r0, r4
    560e:	210a      	movs	r1, #10
    5610:	9301      	str	r3, [sp, #4]
    5612:	f002 fe53 	bl	82bc <__aeabi_idivmod>
    5616:	1e6b      	subs	r3, r5, #1
    5618:	3130      	adds	r1, #48	; 0x30
    561a:	7019      	strb	r1, [r3, #0]
    561c:	0020      	movs	r0, r4
    561e:	210a      	movs	r1, #10
    5620:	f002 fd66 	bl	80f0 <__divsi3>
    5624:	0004      	movs	r4, r0
    5626:	2809      	cmp	r0, #9
    5628:	dc0a      	bgt.n	5640 <__exponent+0x56>
    562a:	3d02      	subs	r5, #2
    562c:	3430      	adds	r4, #48	; 0x30
    562e:	702c      	strb	r4, [r5, #0]
    5630:	ab02      	add	r3, sp, #8
    5632:	3307      	adds	r3, #7
    5634:	0030      	movs	r0, r6
    5636:	42ab      	cmp	r3, r5
    5638:	d804      	bhi.n	5644 <__exponent+0x5a>
    563a:	1bc0      	subs	r0, r0, r7
    563c:	b005      	add	sp, #20
    563e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5640:	9d01      	ldr	r5, [sp, #4]
    5642:	e7e2      	b.n	560a <__exponent+0x20>
    5644:	782b      	ldrb	r3, [r5, #0]
    5646:	3501      	adds	r5, #1
    5648:	7033      	strb	r3, [r6, #0]
    564a:	3601      	adds	r6, #1
    564c:	e7f0      	b.n	5630 <__exponent+0x46>
    564e:	2330      	movs	r3, #48	; 0x30
    5650:	18e4      	adds	r4, r4, r3
    5652:	7033      	strb	r3, [r6, #0]
    5654:	1cb0      	adds	r0, r6, #2
    5656:	7074      	strb	r4, [r6, #1]
    5658:	e7ef      	b.n	563a <__exponent+0x50>
	...

0000565c <_printf_float>:
    565c:	b5f0      	push	{r4, r5, r6, r7, lr}
    565e:	b095      	sub	sp, #84	; 0x54
    5660:	000c      	movs	r4, r1
    5662:	920a      	str	r2, [sp, #40]	; 0x28
    5664:	930b      	str	r3, [sp, #44]	; 0x2c
    5666:	9d1a      	ldr	r5, [sp, #104]	; 0x68
    5668:	9009      	str	r0, [sp, #36]	; 0x24
    566a:	f001 fe23 	bl	72b4 <_localeconv_r>
    566e:	6803      	ldr	r3, [r0, #0]
    5670:	0018      	movs	r0, r3
    5672:	930d      	str	r3, [sp, #52]	; 0x34
    5674:	f000 fd50 	bl	6118 <strlen>
    5678:	2300      	movs	r3, #0
    567a:	9312      	str	r3, [sp, #72]	; 0x48
    567c:	6823      	ldr	r3, [r4, #0]
    567e:	900e      	str	r0, [sp, #56]	; 0x38
    5680:	930c      	str	r3, [sp, #48]	; 0x30
    5682:	990c      	ldr	r1, [sp, #48]	; 0x30
    5684:	7e27      	ldrb	r7, [r4, #24]
    5686:	682b      	ldr	r3, [r5, #0]
    5688:	2207      	movs	r2, #7
    568a:	05c9      	lsls	r1, r1, #23
    568c:	d547      	bpl.n	571e <_printf_float+0xc2>
    568e:	189b      	adds	r3, r3, r2
    5690:	4393      	bics	r3, r2
    5692:	001a      	movs	r2, r3
    5694:	3208      	adds	r2, #8
    5696:	602a      	str	r2, [r5, #0]
    5698:	681a      	ldr	r2, [r3, #0]
    569a:	685b      	ldr	r3, [r3, #4]
    569c:	64a2      	str	r2, [r4, #72]	; 0x48
    569e:	64e3      	str	r3, [r4, #76]	; 0x4c
    56a0:	2201      	movs	r2, #1
    56a2:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
    56a4:	6ca6      	ldr	r6, [r4, #72]	; 0x48
    56a6:	006b      	lsls	r3, r5, #1
    56a8:	085b      	lsrs	r3, r3, #1
    56aa:	930f      	str	r3, [sp, #60]	; 0x3c
    56ac:	4252      	negs	r2, r2
    56ae:	4ba7      	ldr	r3, [pc, #668]	; (594c <_printf_float+0x2f0>)
    56b0:	0030      	movs	r0, r6
    56b2:	990f      	ldr	r1, [sp, #60]	; 0x3c
    56b4:	f005 f876 	bl	a7a4 <__aeabi_dcmpun>
    56b8:	2800      	cmp	r0, #0
    56ba:	d000      	beq.n	56be <_printf_float+0x62>
    56bc:	e206      	b.n	5acc <_printf_float+0x470>
    56be:	2201      	movs	r2, #1
    56c0:	4ba2      	ldr	r3, [pc, #648]	; (594c <_printf_float+0x2f0>)
    56c2:	4252      	negs	r2, r2
    56c4:	0030      	movs	r0, r6
    56c6:	990f      	ldr	r1, [sp, #60]	; 0x3c
    56c8:	f002 fe1e 	bl	8308 <__aeabi_dcmple>
    56cc:	2800      	cmp	r0, #0
    56ce:	d000      	beq.n	56d2 <_printf_float+0x76>
    56d0:	e1fc      	b.n	5acc <_printf_float+0x470>
    56d2:	2200      	movs	r2, #0
    56d4:	2300      	movs	r3, #0
    56d6:	0030      	movs	r0, r6
    56d8:	0029      	movs	r1, r5
    56da:	f002 fe0b 	bl	82f4 <__aeabi_dcmplt>
    56de:	2800      	cmp	r0, #0
    56e0:	d003      	beq.n	56ea <_printf_float+0x8e>
    56e2:	0023      	movs	r3, r4
    56e4:	222d      	movs	r2, #45	; 0x2d
    56e6:	3343      	adds	r3, #67	; 0x43
    56e8:	701a      	strb	r2, [r3, #0]
    56ea:	4d99      	ldr	r5, [pc, #612]	; (5950 <_printf_float+0x2f4>)
    56ec:	2f47      	cmp	r7, #71	; 0x47
    56ee:	d800      	bhi.n	56f2 <_printf_float+0x96>
    56f0:	4d98      	ldr	r5, [pc, #608]	; (5954 <_printf_float+0x2f8>)
    56f2:	2303      	movs	r3, #3
    56f4:	2600      	movs	r6, #0
    56f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    56f8:	6123      	str	r3, [r4, #16]
    56fa:	3301      	adds	r3, #1
    56fc:	439a      	bics	r2, r3
    56fe:	6022      	str	r2, [r4, #0]
    5700:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    5702:	aa13      	add	r2, sp, #76	; 0x4c
    5704:	9300      	str	r3, [sp, #0]
    5706:	0021      	movs	r1, r4
    5708:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    570a:	9809      	ldr	r0, [sp, #36]	; 0x24
    570c:	f000 f9f2 	bl	5af4 <_printf_common>
    5710:	1c43      	adds	r3, r0, #1
    5712:	d000      	beq.n	5716 <_printf_float+0xba>
    5714:	e09c      	b.n	5850 <_printf_float+0x1f4>
    5716:	2001      	movs	r0, #1
    5718:	4240      	negs	r0, r0
    571a:	b015      	add	sp, #84	; 0x54
    571c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    571e:	3307      	adds	r3, #7
    5720:	e7b6      	b.n	5690 <_printf_float+0x34>
    5722:	2380      	movs	r3, #128	; 0x80
    5724:	6862      	ldr	r2, [r4, #4]
    5726:	00db      	lsls	r3, r3, #3
    5728:	1c51      	adds	r1, r2, #1
    572a:	d145      	bne.n	57b8 <_printf_float+0x15c>
    572c:	3207      	adds	r2, #7
    572e:	6062      	str	r2, [r4, #4]
    5730:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5732:	2100      	movs	r1, #0
    5734:	4313      	orrs	r3, r2
    5736:	aa12      	add	r2, sp, #72	; 0x48
    5738:	9205      	str	r2, [sp, #20]
    573a:	aa11      	add	r2, sp, #68	; 0x44
    573c:	9203      	str	r2, [sp, #12]
    573e:	2223      	movs	r2, #35	; 0x23
    5740:	6023      	str	r3, [r4, #0]
    5742:	9106      	str	r1, [sp, #24]
    5744:	9301      	str	r3, [sp, #4]
    5746:	a908      	add	r1, sp, #32
    5748:	6863      	ldr	r3, [r4, #4]
    574a:	1852      	adds	r2, r2, r1
    574c:	9202      	str	r2, [sp, #8]
    574e:	9300      	str	r3, [sp, #0]
    5750:	0032      	movs	r2, r6
    5752:	002b      	movs	r3, r5
    5754:	9704      	str	r7, [sp, #16]
    5756:	9809      	ldr	r0, [sp, #36]	; 0x24
    5758:	f7ff fee3 	bl	5522 <__cvt>
    575c:	2320      	movs	r3, #32
    575e:	003a      	movs	r2, r7
    5760:	0005      	movs	r5, r0
    5762:	439a      	bics	r2, r3
    5764:	2a47      	cmp	r2, #71	; 0x47
    5766:	d107      	bne.n	5778 <_printf_float+0x11c>
    5768:	9b11      	ldr	r3, [sp, #68]	; 0x44
    576a:	1cda      	adds	r2, r3, #3
    576c:	db02      	blt.n	5774 <_printf_float+0x118>
    576e:	6862      	ldr	r2, [r4, #4]
    5770:	4293      	cmp	r3, r2
    5772:	dd5b      	ble.n	582c <_printf_float+0x1d0>
    5774:	3f02      	subs	r7, #2
    5776:	b2ff      	uxtb	r7, r7
    5778:	9911      	ldr	r1, [sp, #68]	; 0x44
    577a:	2f65      	cmp	r7, #101	; 0x65
    577c:	d83b      	bhi.n	57f6 <_printf_float+0x19a>
    577e:	0020      	movs	r0, r4
    5780:	3901      	subs	r1, #1
    5782:	003a      	movs	r2, r7
    5784:	3050      	adds	r0, #80	; 0x50
    5786:	9111      	str	r1, [sp, #68]	; 0x44
    5788:	f7ff ff2f 	bl	55ea <__exponent>
    578c:	9a12      	ldr	r2, [sp, #72]	; 0x48
    578e:	0006      	movs	r6, r0
    5790:	1883      	adds	r3, r0, r2
    5792:	6123      	str	r3, [r4, #16]
    5794:	2a01      	cmp	r2, #1
    5796:	dc02      	bgt.n	579e <_printf_float+0x142>
    5798:	6822      	ldr	r2, [r4, #0]
    579a:	07d2      	lsls	r2, r2, #31
    579c:	d501      	bpl.n	57a2 <_printf_float+0x146>
    579e:	3301      	adds	r3, #1
    57a0:	6123      	str	r3, [r4, #16]
    57a2:	2323      	movs	r3, #35	; 0x23
    57a4:	aa08      	add	r2, sp, #32
    57a6:	189b      	adds	r3, r3, r2
    57a8:	781b      	ldrb	r3, [r3, #0]
    57aa:	2b00      	cmp	r3, #0
    57ac:	d0a8      	beq.n	5700 <_printf_float+0xa4>
    57ae:	0023      	movs	r3, r4
    57b0:	222d      	movs	r2, #45	; 0x2d
    57b2:	3343      	adds	r3, #67	; 0x43
    57b4:	701a      	strb	r2, [r3, #0]
    57b6:	e7a3      	b.n	5700 <_printf_float+0xa4>
    57b8:	2f67      	cmp	r7, #103	; 0x67
    57ba:	d001      	beq.n	57c0 <_printf_float+0x164>
    57bc:	2f47      	cmp	r7, #71	; 0x47
    57be:	d1b7      	bne.n	5730 <_printf_float+0xd4>
    57c0:	2a00      	cmp	r2, #0
    57c2:	d016      	beq.n	57f2 <_printf_float+0x196>
    57c4:	990c      	ldr	r1, [sp, #48]	; 0x30
    57c6:	a808      	add	r0, sp, #32
    57c8:	430b      	orrs	r3, r1
    57ca:	2100      	movs	r1, #0
    57cc:	9106      	str	r1, [sp, #24]
    57ce:	a912      	add	r1, sp, #72	; 0x48
    57d0:	9105      	str	r1, [sp, #20]
    57d2:	a911      	add	r1, sp, #68	; 0x44
    57d4:	9103      	str	r1, [sp, #12]
    57d6:	2123      	movs	r1, #35	; 0x23
    57d8:	1809      	adds	r1, r1, r0
    57da:	6023      	str	r3, [r4, #0]
    57dc:	9301      	str	r3, [sp, #4]
    57de:	9200      	str	r2, [sp, #0]
    57e0:	002b      	movs	r3, r5
    57e2:	9704      	str	r7, [sp, #16]
    57e4:	9102      	str	r1, [sp, #8]
    57e6:	0032      	movs	r2, r6
    57e8:	9809      	ldr	r0, [sp, #36]	; 0x24
    57ea:	f7ff fe9a 	bl	5522 <__cvt>
    57ee:	0005      	movs	r5, r0
    57f0:	e7ba      	b.n	5768 <_printf_float+0x10c>
    57f2:	2201      	movs	r2, #1
    57f4:	e79b      	b.n	572e <_printf_float+0xd2>
    57f6:	2f66      	cmp	r7, #102	; 0x66
    57f8:	d119      	bne.n	582e <_printf_float+0x1d2>
    57fa:	6863      	ldr	r3, [r4, #4]
    57fc:	2900      	cmp	r1, #0
    57fe:	dd0c      	ble.n	581a <_printf_float+0x1be>
    5800:	6121      	str	r1, [r4, #16]
    5802:	2b00      	cmp	r3, #0
    5804:	d102      	bne.n	580c <_printf_float+0x1b0>
    5806:	6822      	ldr	r2, [r4, #0]
    5808:	07d2      	lsls	r2, r2, #31
    580a:	d502      	bpl.n	5812 <_printf_float+0x1b6>
    580c:	3301      	adds	r3, #1
    580e:	185b      	adds	r3, r3, r1
    5810:	6123      	str	r3, [r4, #16]
    5812:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5814:	2600      	movs	r6, #0
    5816:	65a3      	str	r3, [r4, #88]	; 0x58
    5818:	e7c3      	b.n	57a2 <_printf_float+0x146>
    581a:	2b00      	cmp	r3, #0
    581c:	d103      	bne.n	5826 <_printf_float+0x1ca>
    581e:	2201      	movs	r2, #1
    5820:	6821      	ldr	r1, [r4, #0]
    5822:	4211      	tst	r1, r2
    5824:	d000      	beq.n	5828 <_printf_float+0x1cc>
    5826:	1c9a      	adds	r2, r3, #2
    5828:	6122      	str	r2, [r4, #16]
    582a:	e7f2      	b.n	5812 <_printf_float+0x1b6>
    582c:	2767      	movs	r7, #103	; 0x67
    582e:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5830:	9812      	ldr	r0, [sp, #72]	; 0x48
    5832:	4283      	cmp	r3, r0
    5834:	db05      	blt.n	5842 <_printf_float+0x1e6>
    5836:	6822      	ldr	r2, [r4, #0]
    5838:	6123      	str	r3, [r4, #16]
    583a:	07d2      	lsls	r2, r2, #31
    583c:	d5e9      	bpl.n	5812 <_printf_float+0x1b6>
    583e:	3301      	adds	r3, #1
    5840:	e7e6      	b.n	5810 <_printf_float+0x1b4>
    5842:	2201      	movs	r2, #1
    5844:	2b00      	cmp	r3, #0
    5846:	dc01      	bgt.n	584c <_printf_float+0x1f0>
    5848:	1892      	adds	r2, r2, r2
    584a:	1ad2      	subs	r2, r2, r3
    584c:	1812      	adds	r2, r2, r0
    584e:	e7eb      	b.n	5828 <_printf_float+0x1cc>
    5850:	6822      	ldr	r2, [r4, #0]
    5852:	0553      	lsls	r3, r2, #21
    5854:	d408      	bmi.n	5868 <_printf_float+0x20c>
    5856:	6923      	ldr	r3, [r4, #16]
    5858:	002a      	movs	r2, r5
    585a:	990a      	ldr	r1, [sp, #40]	; 0x28
    585c:	9809      	ldr	r0, [sp, #36]	; 0x24
    585e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5860:	47a8      	blx	r5
    5862:	1c43      	adds	r3, r0, #1
    5864:	d129      	bne.n	58ba <_printf_float+0x25e>
    5866:	e756      	b.n	5716 <_printf_float+0xba>
    5868:	2f65      	cmp	r7, #101	; 0x65
    586a:	d800      	bhi.n	586e <_printf_float+0x212>
    586c:	e0dc      	b.n	5a28 <_printf_float+0x3cc>
    586e:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    5870:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    5872:	2200      	movs	r2, #0
    5874:	2300      	movs	r3, #0
    5876:	f002 fd37 	bl	82e8 <__aeabi_dcmpeq>
    587a:	2800      	cmp	r0, #0
    587c:	d035      	beq.n	58ea <_printf_float+0x28e>
    587e:	2301      	movs	r3, #1
    5880:	4a35      	ldr	r2, [pc, #212]	; (5958 <_printf_float+0x2fc>)
    5882:	990a      	ldr	r1, [sp, #40]	; 0x28
    5884:	9809      	ldr	r0, [sp, #36]	; 0x24
    5886:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5888:	47a8      	blx	r5
    588a:	1c43      	adds	r3, r0, #1
    588c:	d100      	bne.n	5890 <_printf_float+0x234>
    588e:	e742      	b.n	5716 <_printf_float+0xba>
    5890:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5892:	9a12      	ldr	r2, [sp, #72]	; 0x48
    5894:	4293      	cmp	r3, r2
    5896:	db02      	blt.n	589e <_printf_float+0x242>
    5898:	6823      	ldr	r3, [r4, #0]
    589a:	07db      	lsls	r3, r3, #31
    589c:	d50d      	bpl.n	58ba <_printf_float+0x25e>
    589e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    58a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    58a2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    58a4:	990a      	ldr	r1, [sp, #40]	; 0x28
    58a6:	9809      	ldr	r0, [sp, #36]	; 0x24
    58a8:	47a8      	blx	r5
    58aa:	2500      	movs	r5, #0
    58ac:	1c43      	adds	r3, r0, #1
    58ae:	d100      	bne.n	58b2 <_printf_float+0x256>
    58b0:	e731      	b.n	5716 <_printf_float+0xba>
    58b2:	9b12      	ldr	r3, [sp, #72]	; 0x48
    58b4:	3b01      	subs	r3, #1
    58b6:	429d      	cmp	r5, r3
    58b8:	db0b      	blt.n	58d2 <_printf_float+0x276>
    58ba:	6823      	ldr	r3, [r4, #0]
    58bc:	2500      	movs	r5, #0
    58be:	079b      	lsls	r3, r3, #30
    58c0:	d500      	bpl.n	58c4 <_printf_float+0x268>
    58c2:	e0fd      	b.n	5ac0 <_printf_float+0x464>
    58c4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    58c6:	68e0      	ldr	r0, [r4, #12]
    58c8:	4298      	cmp	r0, r3
    58ca:	db00      	blt.n	58ce <_printf_float+0x272>
    58cc:	e725      	b.n	571a <_printf_float+0xbe>
    58ce:	0018      	movs	r0, r3
    58d0:	e723      	b.n	571a <_printf_float+0xbe>
    58d2:	0022      	movs	r2, r4
    58d4:	2301      	movs	r3, #1
    58d6:	321a      	adds	r2, #26
    58d8:	990a      	ldr	r1, [sp, #40]	; 0x28
    58da:	9809      	ldr	r0, [sp, #36]	; 0x24
    58dc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    58de:	47b0      	blx	r6
    58e0:	1c43      	adds	r3, r0, #1
    58e2:	d100      	bne.n	58e6 <_printf_float+0x28a>
    58e4:	e717      	b.n	5716 <_printf_float+0xba>
    58e6:	3501      	adds	r5, #1
    58e8:	e7e3      	b.n	58b2 <_printf_float+0x256>
    58ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
    58ec:	2b00      	cmp	r3, #0
    58ee:	dc35      	bgt.n	595c <_printf_float+0x300>
    58f0:	2301      	movs	r3, #1
    58f2:	4a19      	ldr	r2, [pc, #100]	; (5958 <_printf_float+0x2fc>)
    58f4:	990a      	ldr	r1, [sp, #40]	; 0x28
    58f6:	9809      	ldr	r0, [sp, #36]	; 0x24
    58f8:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    58fa:	47b0      	blx	r6
    58fc:	1c43      	adds	r3, r0, #1
    58fe:	d100      	bne.n	5902 <_printf_float+0x2a6>
    5900:	e709      	b.n	5716 <_printf_float+0xba>
    5902:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5904:	2b00      	cmp	r3, #0
    5906:	d105      	bne.n	5914 <_printf_float+0x2b8>
    5908:	9b12      	ldr	r3, [sp, #72]	; 0x48
    590a:	2b00      	cmp	r3, #0
    590c:	d102      	bne.n	5914 <_printf_float+0x2b8>
    590e:	6823      	ldr	r3, [r4, #0]
    5910:	07db      	lsls	r3, r3, #31
    5912:	d5d2      	bpl.n	58ba <_printf_float+0x25e>
    5914:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    5916:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    5918:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    591a:	990a      	ldr	r1, [sp, #40]	; 0x28
    591c:	9809      	ldr	r0, [sp, #36]	; 0x24
    591e:	47b0      	blx	r6
    5920:	2600      	movs	r6, #0
    5922:	1c43      	adds	r3, r0, #1
    5924:	d100      	bne.n	5928 <_printf_float+0x2cc>
    5926:	e6f6      	b.n	5716 <_printf_float+0xba>
    5928:	9b11      	ldr	r3, [sp, #68]	; 0x44
    592a:	425b      	negs	r3, r3
    592c:	429e      	cmp	r6, r3
    592e:	db01      	blt.n	5934 <_printf_float+0x2d8>
    5930:	9b12      	ldr	r3, [sp, #72]	; 0x48
    5932:	e791      	b.n	5858 <_printf_float+0x1fc>
    5934:	0022      	movs	r2, r4
    5936:	2301      	movs	r3, #1
    5938:	321a      	adds	r2, #26
    593a:	990a      	ldr	r1, [sp, #40]	; 0x28
    593c:	9809      	ldr	r0, [sp, #36]	; 0x24
    593e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5940:	47b8      	blx	r7
    5942:	1c43      	adds	r3, r0, #1
    5944:	d100      	bne.n	5948 <_printf_float+0x2ec>
    5946:	e6e6      	b.n	5716 <_printf_float+0xba>
    5948:	3601      	adds	r6, #1
    594a:	e7ed      	b.n	5928 <_printf_float+0x2cc>
    594c:	7fefffff 	.word	0x7fefffff
    5950:	0000ace4 	.word	0x0000ace4
    5954:	0000ace0 	.word	0x0000ace0
    5958:	0000acf0 	.word	0x0000acf0
    595c:	6da3      	ldr	r3, [r4, #88]	; 0x58
    595e:	9e12      	ldr	r6, [sp, #72]	; 0x48
    5960:	429e      	cmp	r6, r3
    5962:	dd00      	ble.n	5966 <_printf_float+0x30a>
    5964:	001e      	movs	r6, r3
    5966:	2e00      	cmp	r6, #0
    5968:	dc35      	bgt.n	59d6 <_printf_float+0x37a>
    596a:	2300      	movs	r3, #0
    596c:	930c      	str	r3, [sp, #48]	; 0x30
    596e:	43f3      	mvns	r3, r6
    5970:	17db      	asrs	r3, r3, #31
    5972:	930f      	str	r3, [sp, #60]	; 0x3c
    5974:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    5976:	6da7      	ldr	r7, [r4, #88]	; 0x58
    5978:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    597a:	4033      	ands	r3, r6
    597c:	1afb      	subs	r3, r7, r3
    597e:	429a      	cmp	r2, r3
    5980:	db32      	blt.n	59e8 <_printf_float+0x38c>
    5982:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5984:	9a12      	ldr	r2, [sp, #72]	; 0x48
    5986:	4293      	cmp	r3, r2
    5988:	db3c      	blt.n	5a04 <_printf_float+0x3a8>
    598a:	6823      	ldr	r3, [r4, #0]
    598c:	07db      	lsls	r3, r3, #31
    598e:	d439      	bmi.n	5a04 <_printf_float+0x3a8>
    5990:	9e12      	ldr	r6, [sp, #72]	; 0x48
    5992:	9a11      	ldr	r2, [sp, #68]	; 0x44
    5994:	1bf3      	subs	r3, r6, r7
    5996:	1ab6      	subs	r6, r6, r2
    5998:	429e      	cmp	r6, r3
    599a:	dd00      	ble.n	599e <_printf_float+0x342>
    599c:	001e      	movs	r6, r3
    599e:	2e00      	cmp	r6, #0
    59a0:	dc39      	bgt.n	5a16 <_printf_float+0x3ba>
    59a2:	43f7      	mvns	r7, r6
    59a4:	2500      	movs	r5, #0
    59a6:	17fb      	asrs	r3, r7, #31
    59a8:	930c      	str	r3, [sp, #48]	; 0x30
    59aa:	9a11      	ldr	r2, [sp, #68]	; 0x44
    59ac:	9b12      	ldr	r3, [sp, #72]	; 0x48
    59ae:	990c      	ldr	r1, [sp, #48]	; 0x30
    59b0:	1a9b      	subs	r3, r3, r2
    59b2:	0032      	movs	r2, r6
    59b4:	400a      	ands	r2, r1
    59b6:	1a9b      	subs	r3, r3, r2
    59b8:	429d      	cmp	r5, r3
    59ba:	db00      	blt.n	59be <_printf_float+0x362>
    59bc:	e77d      	b.n	58ba <_printf_float+0x25e>
    59be:	0022      	movs	r2, r4
    59c0:	2301      	movs	r3, #1
    59c2:	321a      	adds	r2, #26
    59c4:	990a      	ldr	r1, [sp, #40]	; 0x28
    59c6:	9809      	ldr	r0, [sp, #36]	; 0x24
    59c8:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    59ca:	47b8      	blx	r7
    59cc:	1c43      	adds	r3, r0, #1
    59ce:	d100      	bne.n	59d2 <_printf_float+0x376>
    59d0:	e6a1      	b.n	5716 <_printf_float+0xba>
    59d2:	3501      	adds	r5, #1
    59d4:	e7e9      	b.n	59aa <_printf_float+0x34e>
    59d6:	0033      	movs	r3, r6
    59d8:	002a      	movs	r2, r5
    59da:	990a      	ldr	r1, [sp, #40]	; 0x28
    59dc:	9809      	ldr	r0, [sp, #36]	; 0x24
    59de:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    59e0:	47b8      	blx	r7
    59e2:	1c43      	adds	r3, r0, #1
    59e4:	d1c1      	bne.n	596a <_printf_float+0x30e>
    59e6:	e696      	b.n	5716 <_printf_float+0xba>
    59e8:	0022      	movs	r2, r4
    59ea:	2301      	movs	r3, #1
    59ec:	321a      	adds	r2, #26
    59ee:	990a      	ldr	r1, [sp, #40]	; 0x28
    59f0:	9809      	ldr	r0, [sp, #36]	; 0x24
    59f2:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    59f4:	47b8      	blx	r7
    59f6:	1c43      	adds	r3, r0, #1
    59f8:	d100      	bne.n	59fc <_printf_float+0x3a0>
    59fa:	e68c      	b.n	5716 <_printf_float+0xba>
    59fc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    59fe:	3301      	adds	r3, #1
    5a00:	930c      	str	r3, [sp, #48]	; 0x30
    5a02:	e7b7      	b.n	5974 <_printf_float+0x318>
    5a04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    5a06:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    5a08:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a0a:	9809      	ldr	r0, [sp, #36]	; 0x24
    5a0c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    5a0e:	47b0      	blx	r6
    5a10:	1c43      	adds	r3, r0, #1
    5a12:	d1bd      	bne.n	5990 <_printf_float+0x334>
    5a14:	e67f      	b.n	5716 <_printf_float+0xba>
    5a16:	19ea      	adds	r2, r5, r7
    5a18:	0033      	movs	r3, r6
    5a1a:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a1c:	9809      	ldr	r0, [sp, #36]	; 0x24
    5a1e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5a20:	47a8      	blx	r5
    5a22:	1c43      	adds	r3, r0, #1
    5a24:	d1bd      	bne.n	59a2 <_printf_float+0x346>
    5a26:	e676      	b.n	5716 <_printf_float+0xba>
    5a28:	9b12      	ldr	r3, [sp, #72]	; 0x48
    5a2a:	2b01      	cmp	r3, #1
    5a2c:	dc02      	bgt.n	5a34 <_printf_float+0x3d8>
    5a2e:	2301      	movs	r3, #1
    5a30:	421a      	tst	r2, r3
    5a32:	d038      	beq.n	5aa6 <_printf_float+0x44a>
    5a34:	2301      	movs	r3, #1
    5a36:	002a      	movs	r2, r5
    5a38:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a3a:	9809      	ldr	r0, [sp, #36]	; 0x24
    5a3c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5a3e:	47b8      	blx	r7
    5a40:	1c43      	adds	r3, r0, #1
    5a42:	d100      	bne.n	5a46 <_printf_float+0x3ea>
    5a44:	e667      	b.n	5716 <_printf_float+0xba>
    5a46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    5a48:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    5a4a:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a4c:	9809      	ldr	r0, [sp, #36]	; 0x24
    5a4e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5a50:	47b8      	blx	r7
    5a52:	1c43      	adds	r3, r0, #1
    5a54:	d100      	bne.n	5a58 <_printf_float+0x3fc>
    5a56:	e65e      	b.n	5716 <_printf_float+0xba>
    5a58:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    5a5a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    5a5c:	2200      	movs	r2, #0
    5a5e:	2300      	movs	r3, #0
    5a60:	f002 fc42 	bl	82e8 <__aeabi_dcmpeq>
    5a64:	2800      	cmp	r0, #0
    5a66:	d008      	beq.n	5a7a <_printf_float+0x41e>
    5a68:	2500      	movs	r5, #0
    5a6a:	9b12      	ldr	r3, [sp, #72]	; 0x48
    5a6c:	3b01      	subs	r3, #1
    5a6e:	429d      	cmp	r5, r3
    5a70:	db0d      	blt.n	5a8e <_printf_float+0x432>
    5a72:	0022      	movs	r2, r4
    5a74:	0033      	movs	r3, r6
    5a76:	3250      	adds	r2, #80	; 0x50
    5a78:	e6ef      	b.n	585a <_printf_float+0x1fe>
    5a7a:	9b12      	ldr	r3, [sp, #72]	; 0x48
    5a7c:	1c6a      	adds	r2, r5, #1
    5a7e:	3b01      	subs	r3, #1
    5a80:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a82:	9809      	ldr	r0, [sp, #36]	; 0x24
    5a84:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5a86:	47a8      	blx	r5
    5a88:	1c43      	adds	r3, r0, #1
    5a8a:	d1f2      	bne.n	5a72 <_printf_float+0x416>
    5a8c:	e643      	b.n	5716 <_printf_float+0xba>
    5a8e:	0022      	movs	r2, r4
    5a90:	2301      	movs	r3, #1
    5a92:	321a      	adds	r2, #26
    5a94:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a96:	9809      	ldr	r0, [sp, #36]	; 0x24
    5a98:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5a9a:	47b8      	blx	r7
    5a9c:	1c43      	adds	r3, r0, #1
    5a9e:	d100      	bne.n	5aa2 <_printf_float+0x446>
    5aa0:	e639      	b.n	5716 <_printf_float+0xba>
    5aa2:	3501      	adds	r5, #1
    5aa4:	e7e1      	b.n	5a6a <_printf_float+0x40e>
    5aa6:	002a      	movs	r2, r5
    5aa8:	e7ea      	b.n	5a80 <_printf_float+0x424>
    5aaa:	0022      	movs	r2, r4
    5aac:	2301      	movs	r3, #1
    5aae:	3219      	adds	r2, #25
    5ab0:	990a      	ldr	r1, [sp, #40]	; 0x28
    5ab2:	9809      	ldr	r0, [sp, #36]	; 0x24
    5ab4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    5ab6:	47b0      	blx	r6
    5ab8:	1c43      	adds	r3, r0, #1
    5aba:	d100      	bne.n	5abe <_printf_float+0x462>
    5abc:	e62b      	b.n	5716 <_printf_float+0xba>
    5abe:	3501      	adds	r5, #1
    5ac0:	68e3      	ldr	r3, [r4, #12]
    5ac2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    5ac4:	1a9b      	subs	r3, r3, r2
    5ac6:	429d      	cmp	r5, r3
    5ac8:	dbef      	blt.n	5aaa <_printf_float+0x44e>
    5aca:	e6fb      	b.n	58c4 <_printf_float+0x268>
    5acc:	0032      	movs	r2, r6
    5ace:	002b      	movs	r3, r5
    5ad0:	0030      	movs	r0, r6
    5ad2:	0029      	movs	r1, r5
    5ad4:	f004 fe66 	bl	a7a4 <__aeabi_dcmpun>
    5ad8:	2800      	cmp	r0, #0
    5ada:	d100      	bne.n	5ade <_printf_float+0x482>
    5adc:	e621      	b.n	5722 <_printf_float+0xc6>
    5ade:	4d03      	ldr	r5, [pc, #12]	; (5aec <_printf_float+0x490>)
    5ae0:	2f47      	cmp	r7, #71	; 0x47
    5ae2:	d900      	bls.n	5ae6 <_printf_float+0x48a>
    5ae4:	e605      	b.n	56f2 <_printf_float+0x96>
    5ae6:	4d02      	ldr	r5, [pc, #8]	; (5af0 <_printf_float+0x494>)
    5ae8:	e603      	b.n	56f2 <_printf_float+0x96>
    5aea:	46c0      	nop			; (mov r8, r8)
    5aec:	0000acec 	.word	0x0000acec
    5af0:	0000ace8 	.word	0x0000ace8

00005af4 <_printf_common>:
    5af4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5af6:	0015      	movs	r5, r2
    5af8:	9301      	str	r3, [sp, #4]
    5afa:	688a      	ldr	r2, [r1, #8]
    5afc:	690b      	ldr	r3, [r1, #16]
    5afe:	9000      	str	r0, [sp, #0]
    5b00:	000c      	movs	r4, r1
    5b02:	4293      	cmp	r3, r2
    5b04:	da00      	bge.n	5b08 <_printf_common+0x14>
    5b06:	0013      	movs	r3, r2
    5b08:	0022      	movs	r2, r4
    5b0a:	602b      	str	r3, [r5, #0]
    5b0c:	3243      	adds	r2, #67	; 0x43
    5b0e:	7812      	ldrb	r2, [r2, #0]
    5b10:	2a00      	cmp	r2, #0
    5b12:	d001      	beq.n	5b18 <_printf_common+0x24>
    5b14:	3301      	adds	r3, #1
    5b16:	602b      	str	r3, [r5, #0]
    5b18:	6823      	ldr	r3, [r4, #0]
    5b1a:	069b      	lsls	r3, r3, #26
    5b1c:	d502      	bpl.n	5b24 <_printf_common+0x30>
    5b1e:	682b      	ldr	r3, [r5, #0]
    5b20:	3302      	adds	r3, #2
    5b22:	602b      	str	r3, [r5, #0]
    5b24:	2706      	movs	r7, #6
    5b26:	6823      	ldr	r3, [r4, #0]
    5b28:	401f      	ands	r7, r3
    5b2a:	d027      	beq.n	5b7c <_printf_common+0x88>
    5b2c:	0023      	movs	r3, r4
    5b2e:	3343      	adds	r3, #67	; 0x43
    5b30:	781b      	ldrb	r3, [r3, #0]
    5b32:	1e5a      	subs	r2, r3, #1
    5b34:	4193      	sbcs	r3, r2
    5b36:	6822      	ldr	r2, [r4, #0]
    5b38:	0692      	lsls	r2, r2, #26
    5b3a:	d430      	bmi.n	5b9e <_printf_common+0xaa>
    5b3c:	0022      	movs	r2, r4
    5b3e:	9901      	ldr	r1, [sp, #4]
    5b40:	3243      	adds	r2, #67	; 0x43
    5b42:	9800      	ldr	r0, [sp, #0]
    5b44:	9e08      	ldr	r6, [sp, #32]
    5b46:	47b0      	blx	r6
    5b48:	1c43      	adds	r3, r0, #1
    5b4a:	d025      	beq.n	5b98 <_printf_common+0xa4>
    5b4c:	2306      	movs	r3, #6
    5b4e:	6820      	ldr	r0, [r4, #0]
    5b50:	682a      	ldr	r2, [r5, #0]
    5b52:	68e1      	ldr	r1, [r4, #12]
    5b54:	4003      	ands	r3, r0
    5b56:	2500      	movs	r5, #0
    5b58:	2b04      	cmp	r3, #4
    5b5a:	d103      	bne.n	5b64 <_printf_common+0x70>
    5b5c:	1a8d      	subs	r5, r1, r2
    5b5e:	43eb      	mvns	r3, r5
    5b60:	17db      	asrs	r3, r3, #31
    5b62:	401d      	ands	r5, r3
    5b64:	68a3      	ldr	r3, [r4, #8]
    5b66:	6922      	ldr	r2, [r4, #16]
    5b68:	4293      	cmp	r3, r2
    5b6a:	dd01      	ble.n	5b70 <_printf_common+0x7c>
    5b6c:	1a9b      	subs	r3, r3, r2
    5b6e:	18ed      	adds	r5, r5, r3
    5b70:	2700      	movs	r7, #0
    5b72:	42bd      	cmp	r5, r7
    5b74:	d120      	bne.n	5bb8 <_printf_common+0xc4>
    5b76:	2000      	movs	r0, #0
    5b78:	e010      	b.n	5b9c <_printf_common+0xa8>
    5b7a:	3701      	adds	r7, #1
    5b7c:	68e3      	ldr	r3, [r4, #12]
    5b7e:	682a      	ldr	r2, [r5, #0]
    5b80:	1a9b      	subs	r3, r3, r2
    5b82:	429f      	cmp	r7, r3
    5b84:	dad2      	bge.n	5b2c <_printf_common+0x38>
    5b86:	0022      	movs	r2, r4
    5b88:	2301      	movs	r3, #1
    5b8a:	3219      	adds	r2, #25
    5b8c:	9901      	ldr	r1, [sp, #4]
    5b8e:	9800      	ldr	r0, [sp, #0]
    5b90:	9e08      	ldr	r6, [sp, #32]
    5b92:	47b0      	blx	r6
    5b94:	1c43      	adds	r3, r0, #1
    5b96:	d1f0      	bne.n	5b7a <_printf_common+0x86>
    5b98:	2001      	movs	r0, #1
    5b9a:	4240      	negs	r0, r0
    5b9c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    5b9e:	2030      	movs	r0, #48	; 0x30
    5ba0:	18e1      	adds	r1, r4, r3
    5ba2:	3143      	adds	r1, #67	; 0x43
    5ba4:	7008      	strb	r0, [r1, #0]
    5ba6:	0021      	movs	r1, r4
    5ba8:	1c5a      	adds	r2, r3, #1
    5baa:	3145      	adds	r1, #69	; 0x45
    5bac:	7809      	ldrb	r1, [r1, #0]
    5bae:	18a2      	adds	r2, r4, r2
    5bb0:	3243      	adds	r2, #67	; 0x43
    5bb2:	3302      	adds	r3, #2
    5bb4:	7011      	strb	r1, [r2, #0]
    5bb6:	e7c1      	b.n	5b3c <_printf_common+0x48>
    5bb8:	0022      	movs	r2, r4
    5bba:	2301      	movs	r3, #1
    5bbc:	321a      	adds	r2, #26
    5bbe:	9901      	ldr	r1, [sp, #4]
    5bc0:	9800      	ldr	r0, [sp, #0]
    5bc2:	9e08      	ldr	r6, [sp, #32]
    5bc4:	47b0      	blx	r6
    5bc6:	1c43      	adds	r3, r0, #1
    5bc8:	d0e6      	beq.n	5b98 <_printf_common+0xa4>
    5bca:	3701      	adds	r7, #1
    5bcc:	e7d1      	b.n	5b72 <_printf_common+0x7e>
	...

00005bd0 <_printf_i>:
    5bd0:	b5f0      	push	{r4, r5, r6, r7, lr}
    5bd2:	b08b      	sub	sp, #44	; 0x2c
    5bd4:	9206      	str	r2, [sp, #24]
    5bd6:	000a      	movs	r2, r1
    5bd8:	3243      	adds	r2, #67	; 0x43
    5bda:	9307      	str	r3, [sp, #28]
    5bdc:	9005      	str	r0, [sp, #20]
    5bde:	9204      	str	r2, [sp, #16]
    5be0:	7e0a      	ldrb	r2, [r1, #24]
    5be2:	000c      	movs	r4, r1
    5be4:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5be6:	2a6e      	cmp	r2, #110	; 0x6e
    5be8:	d100      	bne.n	5bec <_printf_i+0x1c>
    5bea:	e08f      	b.n	5d0c <_printf_i+0x13c>
    5bec:	d817      	bhi.n	5c1e <_printf_i+0x4e>
    5bee:	2a63      	cmp	r2, #99	; 0x63
    5bf0:	d02c      	beq.n	5c4c <_printf_i+0x7c>
    5bf2:	d808      	bhi.n	5c06 <_printf_i+0x36>
    5bf4:	2a00      	cmp	r2, #0
    5bf6:	d100      	bne.n	5bfa <_printf_i+0x2a>
    5bf8:	e099      	b.n	5d2e <_printf_i+0x15e>
    5bfa:	2a58      	cmp	r2, #88	; 0x58
    5bfc:	d054      	beq.n	5ca8 <_printf_i+0xd8>
    5bfe:	0026      	movs	r6, r4
    5c00:	3642      	adds	r6, #66	; 0x42
    5c02:	7032      	strb	r2, [r6, #0]
    5c04:	e029      	b.n	5c5a <_printf_i+0x8a>
    5c06:	2a64      	cmp	r2, #100	; 0x64
    5c08:	d001      	beq.n	5c0e <_printf_i+0x3e>
    5c0a:	2a69      	cmp	r2, #105	; 0x69
    5c0c:	d1f7      	bne.n	5bfe <_printf_i+0x2e>
    5c0e:	6821      	ldr	r1, [r4, #0]
    5c10:	681a      	ldr	r2, [r3, #0]
    5c12:	0608      	lsls	r0, r1, #24
    5c14:	d523      	bpl.n	5c5e <_printf_i+0x8e>
    5c16:	1d11      	adds	r1, r2, #4
    5c18:	6019      	str	r1, [r3, #0]
    5c1a:	6815      	ldr	r5, [r2, #0]
    5c1c:	e025      	b.n	5c6a <_printf_i+0x9a>
    5c1e:	2a73      	cmp	r2, #115	; 0x73
    5c20:	d100      	bne.n	5c24 <_printf_i+0x54>
    5c22:	e088      	b.n	5d36 <_printf_i+0x166>
    5c24:	d808      	bhi.n	5c38 <_printf_i+0x68>
    5c26:	2a6f      	cmp	r2, #111	; 0x6f
    5c28:	d029      	beq.n	5c7e <_printf_i+0xae>
    5c2a:	2a70      	cmp	r2, #112	; 0x70
    5c2c:	d1e7      	bne.n	5bfe <_printf_i+0x2e>
    5c2e:	2220      	movs	r2, #32
    5c30:	6809      	ldr	r1, [r1, #0]
    5c32:	430a      	orrs	r2, r1
    5c34:	6022      	str	r2, [r4, #0]
    5c36:	e003      	b.n	5c40 <_printf_i+0x70>
    5c38:	2a75      	cmp	r2, #117	; 0x75
    5c3a:	d020      	beq.n	5c7e <_printf_i+0xae>
    5c3c:	2a78      	cmp	r2, #120	; 0x78
    5c3e:	d1de      	bne.n	5bfe <_printf_i+0x2e>
    5c40:	0022      	movs	r2, r4
    5c42:	2178      	movs	r1, #120	; 0x78
    5c44:	3245      	adds	r2, #69	; 0x45
    5c46:	7011      	strb	r1, [r2, #0]
    5c48:	4a6c      	ldr	r2, [pc, #432]	; (5dfc <_printf_i+0x22c>)
    5c4a:	e030      	b.n	5cae <_printf_i+0xde>
    5c4c:	000e      	movs	r6, r1
    5c4e:	681a      	ldr	r2, [r3, #0]
    5c50:	3642      	adds	r6, #66	; 0x42
    5c52:	1d11      	adds	r1, r2, #4
    5c54:	6019      	str	r1, [r3, #0]
    5c56:	6813      	ldr	r3, [r2, #0]
    5c58:	7033      	strb	r3, [r6, #0]
    5c5a:	2301      	movs	r3, #1
    5c5c:	e079      	b.n	5d52 <_printf_i+0x182>
    5c5e:	0649      	lsls	r1, r1, #25
    5c60:	d5d9      	bpl.n	5c16 <_printf_i+0x46>
    5c62:	1d11      	adds	r1, r2, #4
    5c64:	6019      	str	r1, [r3, #0]
    5c66:	2300      	movs	r3, #0
    5c68:	5ed5      	ldrsh	r5, [r2, r3]
    5c6a:	2d00      	cmp	r5, #0
    5c6c:	da03      	bge.n	5c76 <_printf_i+0xa6>
    5c6e:	232d      	movs	r3, #45	; 0x2d
    5c70:	9a04      	ldr	r2, [sp, #16]
    5c72:	426d      	negs	r5, r5
    5c74:	7013      	strb	r3, [r2, #0]
    5c76:	4b62      	ldr	r3, [pc, #392]	; (5e00 <_printf_i+0x230>)
    5c78:	270a      	movs	r7, #10
    5c7a:	9303      	str	r3, [sp, #12]
    5c7c:	e02f      	b.n	5cde <_printf_i+0x10e>
    5c7e:	6820      	ldr	r0, [r4, #0]
    5c80:	6819      	ldr	r1, [r3, #0]
    5c82:	0605      	lsls	r5, r0, #24
    5c84:	d503      	bpl.n	5c8e <_printf_i+0xbe>
    5c86:	1d08      	adds	r0, r1, #4
    5c88:	6018      	str	r0, [r3, #0]
    5c8a:	680d      	ldr	r5, [r1, #0]
    5c8c:	e005      	b.n	5c9a <_printf_i+0xca>
    5c8e:	0640      	lsls	r0, r0, #25
    5c90:	d5f9      	bpl.n	5c86 <_printf_i+0xb6>
    5c92:	680d      	ldr	r5, [r1, #0]
    5c94:	1d08      	adds	r0, r1, #4
    5c96:	6018      	str	r0, [r3, #0]
    5c98:	b2ad      	uxth	r5, r5
    5c9a:	4b59      	ldr	r3, [pc, #356]	; (5e00 <_printf_i+0x230>)
    5c9c:	2708      	movs	r7, #8
    5c9e:	9303      	str	r3, [sp, #12]
    5ca0:	2a6f      	cmp	r2, #111	; 0x6f
    5ca2:	d018      	beq.n	5cd6 <_printf_i+0x106>
    5ca4:	270a      	movs	r7, #10
    5ca6:	e016      	b.n	5cd6 <_printf_i+0x106>
    5ca8:	3145      	adds	r1, #69	; 0x45
    5caa:	700a      	strb	r2, [r1, #0]
    5cac:	4a54      	ldr	r2, [pc, #336]	; (5e00 <_printf_i+0x230>)
    5cae:	9203      	str	r2, [sp, #12]
    5cb0:	681a      	ldr	r2, [r3, #0]
    5cb2:	6821      	ldr	r1, [r4, #0]
    5cb4:	1d10      	adds	r0, r2, #4
    5cb6:	6018      	str	r0, [r3, #0]
    5cb8:	6815      	ldr	r5, [r2, #0]
    5cba:	0608      	lsls	r0, r1, #24
    5cbc:	d522      	bpl.n	5d04 <_printf_i+0x134>
    5cbe:	07cb      	lsls	r3, r1, #31
    5cc0:	d502      	bpl.n	5cc8 <_printf_i+0xf8>
    5cc2:	2320      	movs	r3, #32
    5cc4:	4319      	orrs	r1, r3
    5cc6:	6021      	str	r1, [r4, #0]
    5cc8:	2710      	movs	r7, #16
    5cca:	2d00      	cmp	r5, #0
    5ccc:	d103      	bne.n	5cd6 <_printf_i+0x106>
    5cce:	2320      	movs	r3, #32
    5cd0:	6822      	ldr	r2, [r4, #0]
    5cd2:	439a      	bics	r2, r3
    5cd4:	6022      	str	r2, [r4, #0]
    5cd6:	0023      	movs	r3, r4
    5cd8:	2200      	movs	r2, #0
    5cda:	3343      	adds	r3, #67	; 0x43
    5cdc:	701a      	strb	r2, [r3, #0]
    5cde:	6863      	ldr	r3, [r4, #4]
    5ce0:	60a3      	str	r3, [r4, #8]
    5ce2:	2b00      	cmp	r3, #0
    5ce4:	db5c      	blt.n	5da0 <_printf_i+0x1d0>
    5ce6:	2204      	movs	r2, #4
    5ce8:	6821      	ldr	r1, [r4, #0]
    5cea:	4391      	bics	r1, r2
    5cec:	6021      	str	r1, [r4, #0]
    5cee:	2d00      	cmp	r5, #0
    5cf0:	d158      	bne.n	5da4 <_printf_i+0x1d4>
    5cf2:	9e04      	ldr	r6, [sp, #16]
    5cf4:	2b00      	cmp	r3, #0
    5cf6:	d064      	beq.n	5dc2 <_printf_i+0x1f2>
    5cf8:	0026      	movs	r6, r4
    5cfa:	9b03      	ldr	r3, [sp, #12]
    5cfc:	3642      	adds	r6, #66	; 0x42
    5cfe:	781b      	ldrb	r3, [r3, #0]
    5d00:	7033      	strb	r3, [r6, #0]
    5d02:	e05e      	b.n	5dc2 <_printf_i+0x1f2>
    5d04:	0648      	lsls	r0, r1, #25
    5d06:	d5da      	bpl.n	5cbe <_printf_i+0xee>
    5d08:	b2ad      	uxth	r5, r5
    5d0a:	e7d8      	b.n	5cbe <_printf_i+0xee>
    5d0c:	6809      	ldr	r1, [r1, #0]
    5d0e:	681a      	ldr	r2, [r3, #0]
    5d10:	0608      	lsls	r0, r1, #24
    5d12:	d505      	bpl.n	5d20 <_printf_i+0x150>
    5d14:	1d11      	adds	r1, r2, #4
    5d16:	6019      	str	r1, [r3, #0]
    5d18:	6813      	ldr	r3, [r2, #0]
    5d1a:	6962      	ldr	r2, [r4, #20]
    5d1c:	601a      	str	r2, [r3, #0]
    5d1e:	e006      	b.n	5d2e <_printf_i+0x15e>
    5d20:	0649      	lsls	r1, r1, #25
    5d22:	d5f7      	bpl.n	5d14 <_printf_i+0x144>
    5d24:	1d11      	adds	r1, r2, #4
    5d26:	6019      	str	r1, [r3, #0]
    5d28:	6813      	ldr	r3, [r2, #0]
    5d2a:	8aa2      	ldrh	r2, [r4, #20]
    5d2c:	801a      	strh	r2, [r3, #0]
    5d2e:	2300      	movs	r3, #0
    5d30:	9e04      	ldr	r6, [sp, #16]
    5d32:	6123      	str	r3, [r4, #16]
    5d34:	e054      	b.n	5de0 <_printf_i+0x210>
    5d36:	681a      	ldr	r2, [r3, #0]
    5d38:	1d11      	adds	r1, r2, #4
    5d3a:	6019      	str	r1, [r3, #0]
    5d3c:	6816      	ldr	r6, [r2, #0]
    5d3e:	2100      	movs	r1, #0
    5d40:	6862      	ldr	r2, [r4, #4]
    5d42:	0030      	movs	r0, r6
    5d44:	f001 fb32 	bl	73ac <memchr>
    5d48:	2800      	cmp	r0, #0
    5d4a:	d001      	beq.n	5d50 <_printf_i+0x180>
    5d4c:	1b80      	subs	r0, r0, r6
    5d4e:	6060      	str	r0, [r4, #4]
    5d50:	6863      	ldr	r3, [r4, #4]
    5d52:	6123      	str	r3, [r4, #16]
    5d54:	2300      	movs	r3, #0
    5d56:	9a04      	ldr	r2, [sp, #16]
    5d58:	7013      	strb	r3, [r2, #0]
    5d5a:	e041      	b.n	5de0 <_printf_i+0x210>
    5d5c:	6923      	ldr	r3, [r4, #16]
    5d5e:	0032      	movs	r2, r6
    5d60:	9906      	ldr	r1, [sp, #24]
    5d62:	9805      	ldr	r0, [sp, #20]
    5d64:	9d07      	ldr	r5, [sp, #28]
    5d66:	47a8      	blx	r5
    5d68:	1c43      	adds	r3, r0, #1
    5d6a:	d043      	beq.n	5df4 <_printf_i+0x224>
    5d6c:	6823      	ldr	r3, [r4, #0]
    5d6e:	2500      	movs	r5, #0
    5d70:	079b      	lsls	r3, r3, #30
    5d72:	d40f      	bmi.n	5d94 <_printf_i+0x1c4>
    5d74:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5d76:	68e0      	ldr	r0, [r4, #12]
    5d78:	4298      	cmp	r0, r3
    5d7a:	da3d      	bge.n	5df8 <_printf_i+0x228>
    5d7c:	0018      	movs	r0, r3
    5d7e:	e03b      	b.n	5df8 <_printf_i+0x228>
    5d80:	0022      	movs	r2, r4
    5d82:	2301      	movs	r3, #1
    5d84:	3219      	adds	r2, #25
    5d86:	9906      	ldr	r1, [sp, #24]
    5d88:	9805      	ldr	r0, [sp, #20]
    5d8a:	9e07      	ldr	r6, [sp, #28]
    5d8c:	47b0      	blx	r6
    5d8e:	1c43      	adds	r3, r0, #1
    5d90:	d030      	beq.n	5df4 <_printf_i+0x224>
    5d92:	3501      	adds	r5, #1
    5d94:	68e3      	ldr	r3, [r4, #12]
    5d96:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5d98:	1a9b      	subs	r3, r3, r2
    5d9a:	429d      	cmp	r5, r3
    5d9c:	dbf0      	blt.n	5d80 <_printf_i+0x1b0>
    5d9e:	e7e9      	b.n	5d74 <_printf_i+0x1a4>
    5da0:	2d00      	cmp	r5, #0
    5da2:	d0a9      	beq.n	5cf8 <_printf_i+0x128>
    5da4:	9e04      	ldr	r6, [sp, #16]
    5da6:	0028      	movs	r0, r5
    5da8:	0039      	movs	r1, r7
    5daa:	f002 f99d 	bl	80e8 <__aeabi_uidivmod>
    5dae:	9b03      	ldr	r3, [sp, #12]
    5db0:	3e01      	subs	r6, #1
    5db2:	5c5b      	ldrb	r3, [r3, r1]
    5db4:	0028      	movs	r0, r5
    5db6:	7033      	strb	r3, [r6, #0]
    5db8:	0039      	movs	r1, r7
    5dba:	f002 f90f 	bl	7fdc <__udivsi3>
    5dbe:	1e05      	subs	r5, r0, #0
    5dc0:	d1f1      	bne.n	5da6 <_printf_i+0x1d6>
    5dc2:	2f08      	cmp	r7, #8
    5dc4:	d109      	bne.n	5dda <_printf_i+0x20a>
    5dc6:	6823      	ldr	r3, [r4, #0]
    5dc8:	07db      	lsls	r3, r3, #31
    5dca:	d506      	bpl.n	5dda <_printf_i+0x20a>
    5dcc:	6863      	ldr	r3, [r4, #4]
    5dce:	6922      	ldr	r2, [r4, #16]
    5dd0:	4293      	cmp	r3, r2
    5dd2:	dc02      	bgt.n	5dda <_printf_i+0x20a>
    5dd4:	2330      	movs	r3, #48	; 0x30
    5dd6:	3e01      	subs	r6, #1
    5dd8:	7033      	strb	r3, [r6, #0]
    5dda:	9b04      	ldr	r3, [sp, #16]
    5ddc:	1b9b      	subs	r3, r3, r6
    5dde:	6123      	str	r3, [r4, #16]
    5de0:	9b07      	ldr	r3, [sp, #28]
    5de2:	aa09      	add	r2, sp, #36	; 0x24
    5de4:	9300      	str	r3, [sp, #0]
    5de6:	0021      	movs	r1, r4
    5de8:	9b06      	ldr	r3, [sp, #24]
    5dea:	9805      	ldr	r0, [sp, #20]
    5dec:	f7ff fe82 	bl	5af4 <_printf_common>
    5df0:	1c43      	adds	r3, r0, #1
    5df2:	d1b3      	bne.n	5d5c <_printf_i+0x18c>
    5df4:	2001      	movs	r0, #1
    5df6:	4240      	negs	r0, r0
    5df8:	b00b      	add	sp, #44	; 0x2c
    5dfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5dfc:	0000ad03 	.word	0x0000ad03
    5e00:	0000acf2 	.word	0x0000acf2

00005e04 <iprintf>:
    5e04:	b40f      	push	{r0, r1, r2, r3}
    5e06:	4b0b      	ldr	r3, [pc, #44]	; (5e34 <iprintf+0x30>)
    5e08:	b513      	push	{r0, r1, r4, lr}
    5e0a:	681c      	ldr	r4, [r3, #0]
    5e0c:	2c00      	cmp	r4, #0
    5e0e:	d005      	beq.n	5e1c <iprintf+0x18>
    5e10:	69a3      	ldr	r3, [r4, #24]
    5e12:	2b00      	cmp	r3, #0
    5e14:	d102      	bne.n	5e1c <iprintf+0x18>
    5e16:	0020      	movs	r0, r4
    5e18:	f001 f9b6 	bl	7188 <__sinit>
    5e1c:	ab05      	add	r3, sp, #20
    5e1e:	9a04      	ldr	r2, [sp, #16]
    5e20:	68a1      	ldr	r1, [r4, #8]
    5e22:	0020      	movs	r0, r4
    5e24:	9301      	str	r3, [sp, #4]
    5e26:	f001 fe8d 	bl	7b44 <_vfiprintf_r>
    5e2a:	bc16      	pop	{r1, r2, r4}
    5e2c:	bc08      	pop	{r3}
    5e2e:	b004      	add	sp, #16
    5e30:	4718      	bx	r3
    5e32:	46c0      	nop			; (mov r8, r8)
    5e34:	20000010 	.word	0x20000010

00005e38 <putchar>:
    5e38:	4b08      	ldr	r3, [pc, #32]	; (5e5c <putchar+0x24>)
    5e3a:	b570      	push	{r4, r5, r6, lr}
    5e3c:	681c      	ldr	r4, [r3, #0]
    5e3e:	0005      	movs	r5, r0
    5e40:	2c00      	cmp	r4, #0
    5e42:	d005      	beq.n	5e50 <putchar+0x18>
    5e44:	69a3      	ldr	r3, [r4, #24]
    5e46:	2b00      	cmp	r3, #0
    5e48:	d102      	bne.n	5e50 <putchar+0x18>
    5e4a:	0020      	movs	r0, r4
    5e4c:	f001 f99c 	bl	7188 <__sinit>
    5e50:	0029      	movs	r1, r5
    5e52:	68a2      	ldr	r2, [r4, #8]
    5e54:	0020      	movs	r0, r4
    5e56:	f001 ff91 	bl	7d7c <_putc_r>
    5e5a:	bd70      	pop	{r4, r5, r6, pc}
    5e5c:	20000010 	.word	0x20000010

00005e60 <_puts_r>:
    5e60:	b570      	push	{r4, r5, r6, lr}
    5e62:	0005      	movs	r5, r0
    5e64:	000e      	movs	r6, r1
    5e66:	2800      	cmp	r0, #0
    5e68:	d004      	beq.n	5e74 <_puts_r+0x14>
    5e6a:	6983      	ldr	r3, [r0, #24]
    5e6c:	2b00      	cmp	r3, #0
    5e6e:	d101      	bne.n	5e74 <_puts_r+0x14>
    5e70:	f001 f98a 	bl	7188 <__sinit>
    5e74:	69ab      	ldr	r3, [r5, #24]
    5e76:	68ac      	ldr	r4, [r5, #8]
    5e78:	2b00      	cmp	r3, #0
    5e7a:	d102      	bne.n	5e82 <_puts_r+0x22>
    5e7c:	0028      	movs	r0, r5
    5e7e:	f001 f983 	bl	7188 <__sinit>
    5e82:	4b24      	ldr	r3, [pc, #144]	; (5f14 <_puts_r+0xb4>)
    5e84:	429c      	cmp	r4, r3
    5e86:	d10f      	bne.n	5ea8 <_puts_r+0x48>
    5e88:	686c      	ldr	r4, [r5, #4]
    5e8a:	89a3      	ldrh	r3, [r4, #12]
    5e8c:	071b      	lsls	r3, r3, #28
    5e8e:	d502      	bpl.n	5e96 <_puts_r+0x36>
    5e90:	6923      	ldr	r3, [r4, #16]
    5e92:	2b00      	cmp	r3, #0
    5e94:	d120      	bne.n	5ed8 <_puts_r+0x78>
    5e96:	0021      	movs	r1, r4
    5e98:	0028      	movs	r0, r5
    5e9a:	f000 f99b 	bl	61d4 <__swsetup_r>
    5e9e:	2800      	cmp	r0, #0
    5ea0:	d01a      	beq.n	5ed8 <_puts_r+0x78>
    5ea2:	2001      	movs	r0, #1
    5ea4:	4240      	negs	r0, r0
    5ea6:	bd70      	pop	{r4, r5, r6, pc}
    5ea8:	4b1b      	ldr	r3, [pc, #108]	; (5f18 <_puts_r+0xb8>)
    5eaa:	429c      	cmp	r4, r3
    5eac:	d101      	bne.n	5eb2 <_puts_r+0x52>
    5eae:	68ac      	ldr	r4, [r5, #8]
    5eb0:	e7eb      	b.n	5e8a <_puts_r+0x2a>
    5eb2:	4b1a      	ldr	r3, [pc, #104]	; (5f1c <_puts_r+0xbc>)
    5eb4:	429c      	cmp	r4, r3
    5eb6:	d1e8      	bne.n	5e8a <_puts_r+0x2a>
    5eb8:	68ec      	ldr	r4, [r5, #12]
    5eba:	e7e6      	b.n	5e8a <_puts_r+0x2a>
    5ebc:	3b01      	subs	r3, #1
    5ebe:	3601      	adds	r6, #1
    5ec0:	60a3      	str	r3, [r4, #8]
    5ec2:	2b00      	cmp	r3, #0
    5ec4:	da04      	bge.n	5ed0 <_puts_r+0x70>
    5ec6:	69a2      	ldr	r2, [r4, #24]
    5ec8:	4293      	cmp	r3, r2
    5eca:	db16      	blt.n	5efa <_puts_r+0x9a>
    5ecc:	290a      	cmp	r1, #10
    5ece:	d014      	beq.n	5efa <_puts_r+0x9a>
    5ed0:	6823      	ldr	r3, [r4, #0]
    5ed2:	1c5a      	adds	r2, r3, #1
    5ed4:	6022      	str	r2, [r4, #0]
    5ed6:	7019      	strb	r1, [r3, #0]
    5ed8:	7831      	ldrb	r1, [r6, #0]
    5eda:	68a3      	ldr	r3, [r4, #8]
    5edc:	2900      	cmp	r1, #0
    5ede:	d1ed      	bne.n	5ebc <_puts_r+0x5c>
    5ee0:	3b01      	subs	r3, #1
    5ee2:	60a3      	str	r3, [r4, #8]
    5ee4:	2b00      	cmp	r3, #0
    5ee6:	da0f      	bge.n	5f08 <_puts_r+0xa8>
    5ee8:	0022      	movs	r2, r4
    5eea:	310a      	adds	r1, #10
    5eec:	0028      	movs	r0, r5
    5eee:	f000 f91b 	bl	6128 <__swbuf_r>
    5ef2:	1c43      	adds	r3, r0, #1
    5ef4:	d0d5      	beq.n	5ea2 <_puts_r+0x42>
    5ef6:	200a      	movs	r0, #10
    5ef8:	e7d5      	b.n	5ea6 <_puts_r+0x46>
    5efa:	0022      	movs	r2, r4
    5efc:	0028      	movs	r0, r5
    5efe:	f000 f913 	bl	6128 <__swbuf_r>
    5f02:	1c43      	adds	r3, r0, #1
    5f04:	d1e8      	bne.n	5ed8 <_puts_r+0x78>
    5f06:	e7cc      	b.n	5ea2 <_puts_r+0x42>
    5f08:	200a      	movs	r0, #10
    5f0a:	6823      	ldr	r3, [r4, #0]
    5f0c:	1c5a      	adds	r2, r3, #1
    5f0e:	6022      	str	r2, [r4, #0]
    5f10:	7018      	strb	r0, [r3, #0]
    5f12:	e7c8      	b.n	5ea6 <_puts_r+0x46>
    5f14:	0000ad44 	.word	0x0000ad44
    5f18:	0000ad64 	.word	0x0000ad64
    5f1c:	0000ad24 	.word	0x0000ad24

00005f20 <puts>:
    5f20:	b510      	push	{r4, lr}
    5f22:	4b03      	ldr	r3, [pc, #12]	; (5f30 <puts+0x10>)
    5f24:	0001      	movs	r1, r0
    5f26:	6818      	ldr	r0, [r3, #0]
    5f28:	f7ff ff9a 	bl	5e60 <_puts_r>
    5f2c:	bd10      	pop	{r4, pc}
    5f2e:	46c0      	nop			; (mov r8, r8)
    5f30:	20000010 	.word	0x20000010

00005f34 <rand>:
    5f34:	4b15      	ldr	r3, [pc, #84]	; (5f8c <rand+0x58>)
    5f36:	b510      	push	{r4, lr}
    5f38:	681c      	ldr	r4, [r3, #0]
    5f3a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    5f3c:	2b00      	cmp	r3, #0
    5f3e:	d115      	bne.n	5f6c <rand+0x38>
    5f40:	2018      	movs	r0, #24
    5f42:	f001 fa29 	bl	7398 <malloc>
    5f46:	4b12      	ldr	r3, [pc, #72]	; (5f90 <rand+0x5c>)
    5f48:	63a0      	str	r0, [r4, #56]	; 0x38
    5f4a:	8003      	strh	r3, [r0, #0]
    5f4c:	4b11      	ldr	r3, [pc, #68]	; (5f94 <rand+0x60>)
    5f4e:	2201      	movs	r2, #1
    5f50:	8043      	strh	r3, [r0, #2]
    5f52:	4b11      	ldr	r3, [pc, #68]	; (5f98 <rand+0x64>)
    5f54:	8083      	strh	r3, [r0, #4]
    5f56:	4b11      	ldr	r3, [pc, #68]	; (5f9c <rand+0x68>)
    5f58:	80c3      	strh	r3, [r0, #6]
    5f5a:	4b11      	ldr	r3, [pc, #68]	; (5fa0 <rand+0x6c>)
    5f5c:	8103      	strh	r3, [r0, #8]
    5f5e:	2305      	movs	r3, #5
    5f60:	8143      	strh	r3, [r0, #10]
    5f62:	3306      	adds	r3, #6
    5f64:	8183      	strh	r3, [r0, #12]
    5f66:	2300      	movs	r3, #0
    5f68:	6102      	str	r2, [r0, #16]
    5f6a:	6143      	str	r3, [r0, #20]
    5f6c:	6ba4      	ldr	r4, [r4, #56]	; 0x38
    5f6e:	4a0d      	ldr	r2, [pc, #52]	; (5fa4 <rand+0x70>)
    5f70:	6920      	ldr	r0, [r4, #16]
    5f72:	6961      	ldr	r1, [r4, #20]
    5f74:	4b0c      	ldr	r3, [pc, #48]	; (5fa8 <rand+0x74>)
    5f76:	f002 fa1f 	bl	83b8 <__aeabi_lmul>
    5f7a:	2201      	movs	r2, #1
    5f7c:	2300      	movs	r3, #0
    5f7e:	1880      	adds	r0, r0, r2
    5f80:	4159      	adcs	r1, r3
    5f82:	6120      	str	r0, [r4, #16]
    5f84:	6161      	str	r1, [r4, #20]
    5f86:	0048      	lsls	r0, r1, #1
    5f88:	0840      	lsrs	r0, r0, #1
    5f8a:	bd10      	pop	{r4, pc}
    5f8c:	20000010 	.word	0x20000010
    5f90:	0000330e 	.word	0x0000330e
    5f94:	ffffabcd 	.word	0xffffabcd
    5f98:	00001234 	.word	0x00001234
    5f9c:	ffffe66d 	.word	0xffffe66d
    5fa0:	ffffdeec 	.word	0xffffdeec
    5fa4:	4c957f2d 	.word	0x4c957f2d
    5fa8:	5851f42d 	.word	0x5851f42d

00005fac <setbuf>:
    5fac:	424a      	negs	r2, r1
    5fae:	414a      	adcs	r2, r1
    5fb0:	2380      	movs	r3, #128	; 0x80
    5fb2:	b510      	push	{r4, lr}
    5fb4:	0052      	lsls	r2, r2, #1
    5fb6:	00db      	lsls	r3, r3, #3
    5fb8:	f000 f802 	bl	5fc0 <setvbuf>
    5fbc:	bd10      	pop	{r4, pc}
	...

00005fc0 <setvbuf>:
    5fc0:	b5f0      	push	{r4, r5, r6, r7, lr}
    5fc2:	001d      	movs	r5, r3
    5fc4:	4b4f      	ldr	r3, [pc, #316]	; (6104 <setvbuf+0x144>)
    5fc6:	b085      	sub	sp, #20
    5fc8:	681e      	ldr	r6, [r3, #0]
    5fca:	0004      	movs	r4, r0
    5fcc:	000f      	movs	r7, r1
    5fce:	9200      	str	r2, [sp, #0]
    5fd0:	2e00      	cmp	r6, #0
    5fd2:	d005      	beq.n	5fe0 <setvbuf+0x20>
    5fd4:	69b3      	ldr	r3, [r6, #24]
    5fd6:	2b00      	cmp	r3, #0
    5fd8:	d102      	bne.n	5fe0 <setvbuf+0x20>
    5fda:	0030      	movs	r0, r6
    5fdc:	f001 f8d4 	bl	7188 <__sinit>
    5fe0:	4b49      	ldr	r3, [pc, #292]	; (6108 <setvbuf+0x148>)
    5fe2:	429c      	cmp	r4, r3
    5fe4:	d150      	bne.n	6088 <setvbuf+0xc8>
    5fe6:	6874      	ldr	r4, [r6, #4]
    5fe8:	9b00      	ldr	r3, [sp, #0]
    5fea:	2b02      	cmp	r3, #2
    5fec:	d005      	beq.n	5ffa <setvbuf+0x3a>
    5fee:	2b01      	cmp	r3, #1
    5ff0:	d900      	bls.n	5ff4 <setvbuf+0x34>
    5ff2:	e084      	b.n	60fe <setvbuf+0x13e>
    5ff4:	2d00      	cmp	r5, #0
    5ff6:	da00      	bge.n	5ffa <setvbuf+0x3a>
    5ff8:	e081      	b.n	60fe <setvbuf+0x13e>
    5ffa:	0021      	movs	r1, r4
    5ffc:	0030      	movs	r0, r6
    5ffe:	f001 f855 	bl	70ac <_fflush_r>
    6002:	6b61      	ldr	r1, [r4, #52]	; 0x34
    6004:	2900      	cmp	r1, #0
    6006:	d008      	beq.n	601a <setvbuf+0x5a>
    6008:	0023      	movs	r3, r4
    600a:	3344      	adds	r3, #68	; 0x44
    600c:	4299      	cmp	r1, r3
    600e:	d002      	beq.n	6016 <setvbuf+0x56>
    6010:	0030      	movs	r0, r6
    6012:	f001 fcc7 	bl	79a4 <_free_r>
    6016:	2300      	movs	r3, #0
    6018:	6363      	str	r3, [r4, #52]	; 0x34
    601a:	2300      	movs	r3, #0
    601c:	61a3      	str	r3, [r4, #24]
    601e:	6063      	str	r3, [r4, #4]
    6020:	89a3      	ldrh	r3, [r4, #12]
    6022:	061b      	lsls	r3, r3, #24
    6024:	d503      	bpl.n	602e <setvbuf+0x6e>
    6026:	6921      	ldr	r1, [r4, #16]
    6028:	0030      	movs	r0, r6
    602a:	f001 fcbb 	bl	79a4 <_free_r>
    602e:	89a3      	ldrh	r3, [r4, #12]
    6030:	4a36      	ldr	r2, [pc, #216]	; (610c <setvbuf+0x14c>)
    6032:	4013      	ands	r3, r2
    6034:	81a3      	strh	r3, [r4, #12]
    6036:	9b00      	ldr	r3, [sp, #0]
    6038:	2b02      	cmp	r3, #2
    603a:	d05a      	beq.n	60f2 <setvbuf+0x132>
    603c:	ab03      	add	r3, sp, #12
    603e:	aa02      	add	r2, sp, #8
    6040:	0021      	movs	r1, r4
    6042:	0030      	movs	r0, r6
    6044:	f001 f942 	bl	72cc <__swhatbuf_r>
    6048:	89a3      	ldrh	r3, [r4, #12]
    604a:	4318      	orrs	r0, r3
    604c:	81a0      	strh	r0, [r4, #12]
    604e:	2d00      	cmp	r5, #0
    6050:	d124      	bne.n	609c <setvbuf+0xdc>
    6052:	9d02      	ldr	r5, [sp, #8]
    6054:	0028      	movs	r0, r5
    6056:	f001 f99f 	bl	7398 <malloc>
    605a:	9501      	str	r5, [sp, #4]
    605c:	1e07      	subs	r7, r0, #0
    605e:	d142      	bne.n	60e6 <setvbuf+0x126>
    6060:	9b02      	ldr	r3, [sp, #8]
    6062:	9301      	str	r3, [sp, #4]
    6064:	42ab      	cmp	r3, r5
    6066:	d139      	bne.n	60dc <setvbuf+0x11c>
    6068:	2001      	movs	r0, #1
    606a:	4240      	negs	r0, r0
    606c:	2302      	movs	r3, #2
    606e:	89a2      	ldrh	r2, [r4, #12]
    6070:	4313      	orrs	r3, r2
    6072:	81a3      	strh	r3, [r4, #12]
    6074:	2300      	movs	r3, #0
    6076:	60a3      	str	r3, [r4, #8]
    6078:	0023      	movs	r3, r4
    607a:	3347      	adds	r3, #71	; 0x47
    607c:	6023      	str	r3, [r4, #0]
    607e:	6123      	str	r3, [r4, #16]
    6080:	2301      	movs	r3, #1
    6082:	6163      	str	r3, [r4, #20]
    6084:	b005      	add	sp, #20
    6086:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6088:	4b21      	ldr	r3, [pc, #132]	; (6110 <setvbuf+0x150>)
    608a:	429c      	cmp	r4, r3
    608c:	d101      	bne.n	6092 <setvbuf+0xd2>
    608e:	68b4      	ldr	r4, [r6, #8]
    6090:	e7aa      	b.n	5fe8 <setvbuf+0x28>
    6092:	4b20      	ldr	r3, [pc, #128]	; (6114 <setvbuf+0x154>)
    6094:	429c      	cmp	r4, r3
    6096:	d1a7      	bne.n	5fe8 <setvbuf+0x28>
    6098:	68f4      	ldr	r4, [r6, #12]
    609a:	e7a5      	b.n	5fe8 <setvbuf+0x28>
    609c:	2f00      	cmp	r7, #0
    609e:	d0d9      	beq.n	6054 <setvbuf+0x94>
    60a0:	69b3      	ldr	r3, [r6, #24]
    60a2:	2b00      	cmp	r3, #0
    60a4:	d102      	bne.n	60ac <setvbuf+0xec>
    60a6:	0030      	movs	r0, r6
    60a8:	f001 f86e 	bl	7188 <__sinit>
    60ac:	9b00      	ldr	r3, [sp, #0]
    60ae:	2b01      	cmp	r3, #1
    60b0:	d103      	bne.n	60ba <setvbuf+0xfa>
    60b2:	89a3      	ldrh	r3, [r4, #12]
    60b4:	9a00      	ldr	r2, [sp, #0]
    60b6:	431a      	orrs	r2, r3
    60b8:	81a2      	strh	r2, [r4, #12]
    60ba:	2008      	movs	r0, #8
    60bc:	89a3      	ldrh	r3, [r4, #12]
    60be:	6027      	str	r7, [r4, #0]
    60c0:	6127      	str	r7, [r4, #16]
    60c2:	6165      	str	r5, [r4, #20]
    60c4:	4018      	ands	r0, r3
    60c6:	d018      	beq.n	60fa <setvbuf+0x13a>
    60c8:	2001      	movs	r0, #1
    60ca:	4018      	ands	r0, r3
    60cc:	2300      	movs	r3, #0
    60ce:	4298      	cmp	r0, r3
    60d0:	d011      	beq.n	60f6 <setvbuf+0x136>
    60d2:	426d      	negs	r5, r5
    60d4:	60a3      	str	r3, [r4, #8]
    60d6:	61a5      	str	r5, [r4, #24]
    60d8:	0018      	movs	r0, r3
    60da:	e7d3      	b.n	6084 <setvbuf+0xc4>
    60dc:	9801      	ldr	r0, [sp, #4]
    60de:	f001 f95b 	bl	7398 <malloc>
    60e2:	1e07      	subs	r7, r0, #0
    60e4:	d0c0      	beq.n	6068 <setvbuf+0xa8>
    60e6:	2380      	movs	r3, #128	; 0x80
    60e8:	89a2      	ldrh	r2, [r4, #12]
    60ea:	9d01      	ldr	r5, [sp, #4]
    60ec:	4313      	orrs	r3, r2
    60ee:	81a3      	strh	r3, [r4, #12]
    60f0:	e7d6      	b.n	60a0 <setvbuf+0xe0>
    60f2:	2000      	movs	r0, #0
    60f4:	e7ba      	b.n	606c <setvbuf+0xac>
    60f6:	60a5      	str	r5, [r4, #8]
    60f8:	e7c4      	b.n	6084 <setvbuf+0xc4>
    60fa:	60a0      	str	r0, [r4, #8]
    60fc:	e7c2      	b.n	6084 <setvbuf+0xc4>
    60fe:	2001      	movs	r0, #1
    6100:	4240      	negs	r0, r0
    6102:	e7bf      	b.n	6084 <setvbuf+0xc4>
    6104:	20000010 	.word	0x20000010
    6108:	0000ad44 	.word	0x0000ad44
    610c:	fffff35c 	.word	0xfffff35c
    6110:	0000ad64 	.word	0x0000ad64
    6114:	0000ad24 	.word	0x0000ad24

00006118 <strlen>:
    6118:	2300      	movs	r3, #0
    611a:	5cc2      	ldrb	r2, [r0, r3]
    611c:	3301      	adds	r3, #1
    611e:	2a00      	cmp	r2, #0
    6120:	d1fb      	bne.n	611a <strlen+0x2>
    6122:	1e58      	subs	r0, r3, #1
    6124:	4770      	bx	lr
	...

00006128 <__swbuf_r>:
    6128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    612a:	0005      	movs	r5, r0
    612c:	000e      	movs	r6, r1
    612e:	0014      	movs	r4, r2
    6130:	2800      	cmp	r0, #0
    6132:	d004      	beq.n	613e <__swbuf_r+0x16>
    6134:	6983      	ldr	r3, [r0, #24]
    6136:	2b00      	cmp	r3, #0
    6138:	d101      	bne.n	613e <__swbuf_r+0x16>
    613a:	f001 f825 	bl	7188 <__sinit>
    613e:	4b22      	ldr	r3, [pc, #136]	; (61c8 <__swbuf_r+0xa0>)
    6140:	429c      	cmp	r4, r3
    6142:	d12d      	bne.n	61a0 <__swbuf_r+0x78>
    6144:	686c      	ldr	r4, [r5, #4]
    6146:	69a3      	ldr	r3, [r4, #24]
    6148:	60a3      	str	r3, [r4, #8]
    614a:	89a3      	ldrh	r3, [r4, #12]
    614c:	071b      	lsls	r3, r3, #28
    614e:	d531      	bpl.n	61b4 <__swbuf_r+0x8c>
    6150:	6923      	ldr	r3, [r4, #16]
    6152:	2b00      	cmp	r3, #0
    6154:	d02e      	beq.n	61b4 <__swbuf_r+0x8c>
    6156:	6823      	ldr	r3, [r4, #0]
    6158:	6922      	ldr	r2, [r4, #16]
    615a:	b2f7      	uxtb	r7, r6
    615c:	1a98      	subs	r0, r3, r2
    615e:	6963      	ldr	r3, [r4, #20]
    6160:	b2f6      	uxtb	r6, r6
    6162:	4298      	cmp	r0, r3
    6164:	db05      	blt.n	6172 <__swbuf_r+0x4a>
    6166:	0021      	movs	r1, r4
    6168:	0028      	movs	r0, r5
    616a:	f000 ff9f 	bl	70ac <_fflush_r>
    616e:	2800      	cmp	r0, #0
    6170:	d126      	bne.n	61c0 <__swbuf_r+0x98>
    6172:	68a3      	ldr	r3, [r4, #8]
    6174:	3001      	adds	r0, #1
    6176:	3b01      	subs	r3, #1
    6178:	60a3      	str	r3, [r4, #8]
    617a:	6823      	ldr	r3, [r4, #0]
    617c:	1c5a      	adds	r2, r3, #1
    617e:	6022      	str	r2, [r4, #0]
    6180:	701f      	strb	r7, [r3, #0]
    6182:	6963      	ldr	r3, [r4, #20]
    6184:	4298      	cmp	r0, r3
    6186:	d004      	beq.n	6192 <__swbuf_r+0x6a>
    6188:	89a3      	ldrh	r3, [r4, #12]
    618a:	07db      	lsls	r3, r3, #31
    618c:	d51a      	bpl.n	61c4 <__swbuf_r+0x9c>
    618e:	2e0a      	cmp	r6, #10
    6190:	d118      	bne.n	61c4 <__swbuf_r+0x9c>
    6192:	0021      	movs	r1, r4
    6194:	0028      	movs	r0, r5
    6196:	f000 ff89 	bl	70ac <_fflush_r>
    619a:	2800      	cmp	r0, #0
    619c:	d012      	beq.n	61c4 <__swbuf_r+0x9c>
    619e:	e00f      	b.n	61c0 <__swbuf_r+0x98>
    61a0:	4b0a      	ldr	r3, [pc, #40]	; (61cc <__swbuf_r+0xa4>)
    61a2:	429c      	cmp	r4, r3
    61a4:	d101      	bne.n	61aa <__swbuf_r+0x82>
    61a6:	68ac      	ldr	r4, [r5, #8]
    61a8:	e7cd      	b.n	6146 <__swbuf_r+0x1e>
    61aa:	4b09      	ldr	r3, [pc, #36]	; (61d0 <__swbuf_r+0xa8>)
    61ac:	429c      	cmp	r4, r3
    61ae:	d1ca      	bne.n	6146 <__swbuf_r+0x1e>
    61b0:	68ec      	ldr	r4, [r5, #12]
    61b2:	e7c8      	b.n	6146 <__swbuf_r+0x1e>
    61b4:	0021      	movs	r1, r4
    61b6:	0028      	movs	r0, r5
    61b8:	f000 f80c 	bl	61d4 <__swsetup_r>
    61bc:	2800      	cmp	r0, #0
    61be:	d0ca      	beq.n	6156 <__swbuf_r+0x2e>
    61c0:	2601      	movs	r6, #1
    61c2:	4276      	negs	r6, r6
    61c4:	0030      	movs	r0, r6
    61c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    61c8:	0000ad44 	.word	0x0000ad44
    61cc:	0000ad64 	.word	0x0000ad64
    61d0:	0000ad24 	.word	0x0000ad24

000061d4 <__swsetup_r>:
    61d4:	4b36      	ldr	r3, [pc, #216]	; (62b0 <__swsetup_r+0xdc>)
    61d6:	b570      	push	{r4, r5, r6, lr}
    61d8:	681d      	ldr	r5, [r3, #0]
    61da:	0006      	movs	r6, r0
    61dc:	000c      	movs	r4, r1
    61de:	2d00      	cmp	r5, #0
    61e0:	d005      	beq.n	61ee <__swsetup_r+0x1a>
    61e2:	69ab      	ldr	r3, [r5, #24]
    61e4:	2b00      	cmp	r3, #0
    61e6:	d102      	bne.n	61ee <__swsetup_r+0x1a>
    61e8:	0028      	movs	r0, r5
    61ea:	f000 ffcd 	bl	7188 <__sinit>
    61ee:	4b31      	ldr	r3, [pc, #196]	; (62b4 <__swsetup_r+0xe0>)
    61f0:	429c      	cmp	r4, r3
    61f2:	d10f      	bne.n	6214 <__swsetup_r+0x40>
    61f4:	686c      	ldr	r4, [r5, #4]
    61f6:	230c      	movs	r3, #12
    61f8:	5ee2      	ldrsh	r2, [r4, r3]
    61fa:	b293      	uxth	r3, r2
    61fc:	0719      	lsls	r1, r3, #28
    61fe:	d42d      	bmi.n	625c <__swsetup_r+0x88>
    6200:	06d9      	lsls	r1, r3, #27
    6202:	d411      	bmi.n	6228 <__swsetup_r+0x54>
    6204:	2309      	movs	r3, #9
    6206:	2001      	movs	r0, #1
    6208:	6033      	str	r3, [r6, #0]
    620a:	3337      	adds	r3, #55	; 0x37
    620c:	4313      	orrs	r3, r2
    620e:	81a3      	strh	r3, [r4, #12]
    6210:	4240      	negs	r0, r0
    6212:	bd70      	pop	{r4, r5, r6, pc}
    6214:	4b28      	ldr	r3, [pc, #160]	; (62b8 <__swsetup_r+0xe4>)
    6216:	429c      	cmp	r4, r3
    6218:	d101      	bne.n	621e <__swsetup_r+0x4a>
    621a:	68ac      	ldr	r4, [r5, #8]
    621c:	e7eb      	b.n	61f6 <__swsetup_r+0x22>
    621e:	4b27      	ldr	r3, [pc, #156]	; (62bc <__swsetup_r+0xe8>)
    6220:	429c      	cmp	r4, r3
    6222:	d1e8      	bne.n	61f6 <__swsetup_r+0x22>
    6224:	68ec      	ldr	r4, [r5, #12]
    6226:	e7e6      	b.n	61f6 <__swsetup_r+0x22>
    6228:	075b      	lsls	r3, r3, #29
    622a:	d513      	bpl.n	6254 <__swsetup_r+0x80>
    622c:	6b61      	ldr	r1, [r4, #52]	; 0x34
    622e:	2900      	cmp	r1, #0
    6230:	d008      	beq.n	6244 <__swsetup_r+0x70>
    6232:	0023      	movs	r3, r4
    6234:	3344      	adds	r3, #68	; 0x44
    6236:	4299      	cmp	r1, r3
    6238:	d002      	beq.n	6240 <__swsetup_r+0x6c>
    623a:	0030      	movs	r0, r6
    623c:	f001 fbb2 	bl	79a4 <_free_r>
    6240:	2300      	movs	r3, #0
    6242:	6363      	str	r3, [r4, #52]	; 0x34
    6244:	2224      	movs	r2, #36	; 0x24
    6246:	89a3      	ldrh	r3, [r4, #12]
    6248:	4393      	bics	r3, r2
    624a:	81a3      	strh	r3, [r4, #12]
    624c:	2300      	movs	r3, #0
    624e:	6063      	str	r3, [r4, #4]
    6250:	6923      	ldr	r3, [r4, #16]
    6252:	6023      	str	r3, [r4, #0]
    6254:	2308      	movs	r3, #8
    6256:	89a2      	ldrh	r2, [r4, #12]
    6258:	4313      	orrs	r3, r2
    625a:	81a3      	strh	r3, [r4, #12]
    625c:	6923      	ldr	r3, [r4, #16]
    625e:	2b00      	cmp	r3, #0
    6260:	d10b      	bne.n	627a <__swsetup_r+0xa6>
    6262:	21a0      	movs	r1, #160	; 0xa0
    6264:	2280      	movs	r2, #128	; 0x80
    6266:	89a3      	ldrh	r3, [r4, #12]
    6268:	0089      	lsls	r1, r1, #2
    626a:	0092      	lsls	r2, r2, #2
    626c:	400b      	ands	r3, r1
    626e:	4293      	cmp	r3, r2
    6270:	d003      	beq.n	627a <__swsetup_r+0xa6>
    6272:	0021      	movs	r1, r4
    6274:	0030      	movs	r0, r6
    6276:	f001 f851 	bl	731c <__smakebuf_r>
    627a:	2301      	movs	r3, #1
    627c:	89a2      	ldrh	r2, [r4, #12]
    627e:	4013      	ands	r3, r2
    6280:	d011      	beq.n	62a6 <__swsetup_r+0xd2>
    6282:	2300      	movs	r3, #0
    6284:	60a3      	str	r3, [r4, #8]
    6286:	6963      	ldr	r3, [r4, #20]
    6288:	425b      	negs	r3, r3
    628a:	61a3      	str	r3, [r4, #24]
    628c:	2000      	movs	r0, #0
    628e:	6923      	ldr	r3, [r4, #16]
    6290:	4283      	cmp	r3, r0
    6292:	d1be      	bne.n	6212 <__swsetup_r+0x3e>
    6294:	230c      	movs	r3, #12
    6296:	5ee2      	ldrsh	r2, [r4, r3]
    6298:	0613      	lsls	r3, r2, #24
    629a:	d5ba      	bpl.n	6212 <__swsetup_r+0x3e>
    629c:	2340      	movs	r3, #64	; 0x40
    629e:	4313      	orrs	r3, r2
    62a0:	81a3      	strh	r3, [r4, #12]
    62a2:	3801      	subs	r0, #1
    62a4:	e7b5      	b.n	6212 <__swsetup_r+0x3e>
    62a6:	0792      	lsls	r2, r2, #30
    62a8:	d400      	bmi.n	62ac <__swsetup_r+0xd8>
    62aa:	6963      	ldr	r3, [r4, #20]
    62ac:	60a3      	str	r3, [r4, #8]
    62ae:	e7ed      	b.n	628c <__swsetup_r+0xb8>
    62b0:	20000010 	.word	0x20000010
    62b4:	0000ad44 	.word	0x0000ad44
    62b8:	0000ad64 	.word	0x0000ad64
    62bc:	0000ad24 	.word	0x0000ad24

000062c0 <quorem>:
    62c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    62c2:	6903      	ldr	r3, [r0, #16]
    62c4:	690c      	ldr	r4, [r1, #16]
    62c6:	b089      	sub	sp, #36	; 0x24
    62c8:	0007      	movs	r7, r0
    62ca:	9105      	str	r1, [sp, #20]
    62cc:	2600      	movs	r6, #0
    62ce:	429c      	cmp	r4, r3
    62d0:	dc6d      	bgt.n	63ae <quorem+0xee>
    62d2:	000b      	movs	r3, r1
    62d4:	3c01      	subs	r4, #1
    62d6:	3314      	adds	r3, #20
    62d8:	00a5      	lsls	r5, r4, #2
    62da:	9303      	str	r3, [sp, #12]
    62dc:	195b      	adds	r3, r3, r5
    62de:	9304      	str	r3, [sp, #16]
    62e0:	0003      	movs	r3, r0
    62e2:	3314      	adds	r3, #20
    62e4:	9302      	str	r3, [sp, #8]
    62e6:	195d      	adds	r5, r3, r5
    62e8:	9b04      	ldr	r3, [sp, #16]
    62ea:	6828      	ldr	r0, [r5, #0]
    62ec:	681b      	ldr	r3, [r3, #0]
    62ee:	1c59      	adds	r1, r3, #1
    62f0:	9301      	str	r3, [sp, #4]
    62f2:	f001 fe73 	bl	7fdc <__udivsi3>
    62f6:	9001      	str	r0, [sp, #4]
    62f8:	42b0      	cmp	r0, r6
    62fa:	d02d      	beq.n	6358 <quorem+0x98>
    62fc:	9b03      	ldr	r3, [sp, #12]
    62fe:	9802      	ldr	r0, [sp, #8]
    6300:	469c      	mov	ip, r3
    6302:	9606      	str	r6, [sp, #24]
    6304:	4662      	mov	r2, ip
    6306:	ca08      	ldmia	r2!, {r3}
    6308:	4694      	mov	ip, r2
    630a:	9a01      	ldr	r2, [sp, #4]
    630c:	b299      	uxth	r1, r3
    630e:	4351      	muls	r1, r2
    6310:	0c1b      	lsrs	r3, r3, #16
    6312:	4353      	muls	r3, r2
    6314:	1989      	adds	r1, r1, r6
    6316:	0c0a      	lsrs	r2, r1, #16
    6318:	189b      	adds	r3, r3, r2
    631a:	9307      	str	r3, [sp, #28]
    631c:	8802      	ldrh	r2, [r0, #0]
    631e:	0c1e      	lsrs	r6, r3, #16
    6320:	9b06      	ldr	r3, [sp, #24]
    6322:	b289      	uxth	r1, r1
    6324:	18d2      	adds	r2, r2, r3
    6326:	6803      	ldr	r3, [r0, #0]
    6328:	1a52      	subs	r2, r2, r1
    632a:	0c19      	lsrs	r1, r3, #16
    632c:	466b      	mov	r3, sp
    632e:	8b9b      	ldrh	r3, [r3, #28]
    6330:	1acb      	subs	r3, r1, r3
    6332:	1411      	asrs	r1, r2, #16
    6334:	185b      	adds	r3, r3, r1
    6336:	1419      	asrs	r1, r3, #16
    6338:	b292      	uxth	r2, r2
    633a:	041b      	lsls	r3, r3, #16
    633c:	431a      	orrs	r2, r3
    633e:	9b04      	ldr	r3, [sp, #16]
    6340:	9106      	str	r1, [sp, #24]
    6342:	c004      	stmia	r0!, {r2}
    6344:	4563      	cmp	r3, ip
    6346:	d2dd      	bcs.n	6304 <quorem+0x44>
    6348:	682b      	ldr	r3, [r5, #0]
    634a:	2b00      	cmp	r3, #0
    634c:	d104      	bne.n	6358 <quorem+0x98>
    634e:	9b02      	ldr	r3, [sp, #8]
    6350:	3d04      	subs	r5, #4
    6352:	42ab      	cmp	r3, r5
    6354:	d32e      	bcc.n	63b4 <quorem+0xf4>
    6356:	613c      	str	r4, [r7, #16]
    6358:	9905      	ldr	r1, [sp, #20]
    635a:	0038      	movs	r0, r7
    635c:	f001 fa43 	bl	77e6 <__mcmp>
    6360:	2800      	cmp	r0, #0
    6362:	db23      	blt.n	63ac <quorem+0xec>
    6364:	2500      	movs	r5, #0
    6366:	9b01      	ldr	r3, [sp, #4]
    6368:	9802      	ldr	r0, [sp, #8]
    636a:	3301      	adds	r3, #1
    636c:	9903      	ldr	r1, [sp, #12]
    636e:	9301      	str	r3, [sp, #4]
    6370:	c908      	ldmia	r1!, {r3}
    6372:	8802      	ldrh	r2, [r0, #0]
    6374:	1955      	adds	r5, r2, r5
    6376:	b29a      	uxth	r2, r3
    6378:	1aaa      	subs	r2, r5, r2
    637a:	6805      	ldr	r5, [r0, #0]
    637c:	0c1b      	lsrs	r3, r3, #16
    637e:	0c2d      	lsrs	r5, r5, #16
    6380:	1aeb      	subs	r3, r5, r3
    6382:	1415      	asrs	r5, r2, #16
    6384:	195b      	adds	r3, r3, r5
    6386:	141d      	asrs	r5, r3, #16
    6388:	b292      	uxth	r2, r2
    638a:	041b      	lsls	r3, r3, #16
    638c:	4313      	orrs	r3, r2
    638e:	c008      	stmia	r0!, {r3}
    6390:	9b04      	ldr	r3, [sp, #16]
    6392:	428b      	cmp	r3, r1
    6394:	d2ec      	bcs.n	6370 <quorem+0xb0>
    6396:	9a02      	ldr	r2, [sp, #8]
    6398:	00a3      	lsls	r3, r4, #2
    639a:	18d3      	adds	r3, r2, r3
    639c:	681a      	ldr	r2, [r3, #0]
    639e:	2a00      	cmp	r2, #0
    63a0:	d104      	bne.n	63ac <quorem+0xec>
    63a2:	9a02      	ldr	r2, [sp, #8]
    63a4:	3b04      	subs	r3, #4
    63a6:	429a      	cmp	r2, r3
    63a8:	d309      	bcc.n	63be <quorem+0xfe>
    63aa:	613c      	str	r4, [r7, #16]
    63ac:	9e01      	ldr	r6, [sp, #4]
    63ae:	0030      	movs	r0, r6
    63b0:	b009      	add	sp, #36	; 0x24
    63b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    63b4:	682b      	ldr	r3, [r5, #0]
    63b6:	2b00      	cmp	r3, #0
    63b8:	d1cd      	bne.n	6356 <quorem+0x96>
    63ba:	3c01      	subs	r4, #1
    63bc:	e7c7      	b.n	634e <quorem+0x8e>
    63be:	681a      	ldr	r2, [r3, #0]
    63c0:	2a00      	cmp	r2, #0
    63c2:	d1f2      	bne.n	63aa <quorem+0xea>
    63c4:	3c01      	subs	r4, #1
    63c6:	e7ec      	b.n	63a2 <quorem+0xe2>

000063c8 <_dtoa_r>:
    63c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    63ca:	0016      	movs	r6, r2
    63cc:	001f      	movs	r7, r3
    63ce:	6a44      	ldr	r4, [r0, #36]	; 0x24
    63d0:	b09d      	sub	sp, #116	; 0x74
    63d2:	9004      	str	r0, [sp, #16]
    63d4:	9d25      	ldr	r5, [sp, #148]	; 0x94
    63d6:	9606      	str	r6, [sp, #24]
    63d8:	9707      	str	r7, [sp, #28]
    63da:	2c00      	cmp	r4, #0
    63dc:	d108      	bne.n	63f0 <_dtoa_r+0x28>
    63de:	2010      	movs	r0, #16
    63e0:	f000 ffda 	bl	7398 <malloc>
    63e4:	9b04      	ldr	r3, [sp, #16]
    63e6:	6258      	str	r0, [r3, #36]	; 0x24
    63e8:	6044      	str	r4, [r0, #4]
    63ea:	6084      	str	r4, [r0, #8]
    63ec:	6004      	str	r4, [r0, #0]
    63ee:	60c4      	str	r4, [r0, #12]
    63f0:	9b04      	ldr	r3, [sp, #16]
    63f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    63f4:	6819      	ldr	r1, [r3, #0]
    63f6:	2900      	cmp	r1, #0
    63f8:	d00b      	beq.n	6412 <_dtoa_r+0x4a>
    63fa:	685a      	ldr	r2, [r3, #4]
    63fc:	2301      	movs	r3, #1
    63fe:	4093      	lsls	r3, r2
    6400:	604a      	str	r2, [r1, #4]
    6402:	608b      	str	r3, [r1, #8]
    6404:	9804      	ldr	r0, [sp, #16]
    6406:	f001 f814 	bl	7432 <_Bfree>
    640a:	2200      	movs	r2, #0
    640c:	9b04      	ldr	r3, [sp, #16]
    640e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    6410:	601a      	str	r2, [r3, #0]
    6412:	9b07      	ldr	r3, [sp, #28]
    6414:	2b00      	cmp	r3, #0
    6416:	da1f      	bge.n	6458 <_dtoa_r+0x90>
    6418:	2301      	movs	r3, #1
    641a:	602b      	str	r3, [r5, #0]
    641c:	007b      	lsls	r3, r7, #1
    641e:	085b      	lsrs	r3, r3, #1
    6420:	9307      	str	r3, [sp, #28]
    6422:	9c07      	ldr	r4, [sp, #28]
    6424:	4bb7      	ldr	r3, [pc, #732]	; (6704 <_dtoa_r+0x33c>)
    6426:	0022      	movs	r2, r4
    6428:	9319      	str	r3, [sp, #100]	; 0x64
    642a:	401a      	ands	r2, r3
    642c:	429a      	cmp	r2, r3
    642e:	d116      	bne.n	645e <_dtoa_r+0x96>
    6430:	4bb5      	ldr	r3, [pc, #724]	; (6708 <_dtoa_r+0x340>)
    6432:	9a24      	ldr	r2, [sp, #144]	; 0x90
    6434:	6013      	str	r3, [r2, #0]
    6436:	9b06      	ldr	r3, [sp, #24]
    6438:	2b00      	cmp	r3, #0
    643a:	d103      	bne.n	6444 <_dtoa_r+0x7c>
    643c:	0324      	lsls	r4, r4, #12
    643e:	d101      	bne.n	6444 <_dtoa_r+0x7c>
    6440:	f000 fd91 	bl	6f66 <_dtoa_r+0xb9e>
    6444:	4bb1      	ldr	r3, [pc, #708]	; (670c <_dtoa_r+0x344>)
    6446:	9a26      	ldr	r2, [sp, #152]	; 0x98
    6448:	930a      	str	r3, [sp, #40]	; 0x28
    644a:	4bb1      	ldr	r3, [pc, #708]	; (6710 <_dtoa_r+0x348>)
    644c:	2a00      	cmp	r2, #0
    644e:	d001      	beq.n	6454 <_dtoa_r+0x8c>
    6450:	f000 fd8f 	bl	6f72 <_dtoa_r+0xbaa>
    6454:	f000 fd8f 	bl	6f76 <_dtoa_r+0xbae>
    6458:	2300      	movs	r3, #0
    645a:	602b      	str	r3, [r5, #0]
    645c:	e7e1      	b.n	6422 <_dtoa_r+0x5a>
    645e:	9e06      	ldr	r6, [sp, #24]
    6460:	9f07      	ldr	r7, [sp, #28]
    6462:	2200      	movs	r2, #0
    6464:	2300      	movs	r3, #0
    6466:	0030      	movs	r0, r6
    6468:	0039      	movs	r1, r7
    646a:	f001 ff3d 	bl	82e8 <__aeabi_dcmpeq>
    646e:	1e05      	subs	r5, r0, #0
    6470:	d00e      	beq.n	6490 <_dtoa_r+0xc8>
    6472:	2301      	movs	r3, #1
    6474:	9a24      	ldr	r2, [sp, #144]	; 0x90
    6476:	6013      	str	r3, [r2, #0]
    6478:	4ba6      	ldr	r3, [pc, #664]	; (6714 <_dtoa_r+0x34c>)
    647a:	9a26      	ldr	r2, [sp, #152]	; 0x98
    647c:	930a      	str	r3, [sp, #40]	; 0x28
    647e:	2a00      	cmp	r2, #0
    6480:	d101      	bne.n	6486 <_dtoa_r+0xbe>
    6482:	f000 fd78 	bl	6f76 <_dtoa_r+0xbae>
    6486:	4aa4      	ldr	r2, [pc, #656]	; (6718 <_dtoa_r+0x350>)
    6488:	9926      	ldr	r1, [sp, #152]	; 0x98
    648a:	600a      	str	r2, [r1, #0]
    648c:	f000 fd73 	bl	6f76 <_dtoa_r+0xbae>
    6490:	ab1a      	add	r3, sp, #104	; 0x68
    6492:	9301      	str	r3, [sp, #4]
    6494:	ab1b      	add	r3, sp, #108	; 0x6c
    6496:	9300      	str	r3, [sp, #0]
    6498:	0032      	movs	r2, r6
    649a:	003b      	movs	r3, r7
    649c:	9804      	ldr	r0, [sp, #16]
    649e:	f001 fa1f 	bl	78e0 <__d2b>
    64a2:	0063      	lsls	r3, r4, #1
    64a4:	9005      	str	r0, [sp, #20]
    64a6:	0d5b      	lsrs	r3, r3, #21
    64a8:	d100      	bne.n	64ac <_dtoa_r+0xe4>
    64aa:	e07f      	b.n	65ac <_dtoa_r+0x1e4>
    64ac:	033a      	lsls	r2, r7, #12
    64ae:	4c9b      	ldr	r4, [pc, #620]	; (671c <_dtoa_r+0x354>)
    64b0:	0b12      	lsrs	r2, r2, #12
    64b2:	4314      	orrs	r4, r2
    64b4:	0021      	movs	r1, r4
    64b6:	4a9a      	ldr	r2, [pc, #616]	; (6720 <_dtoa_r+0x358>)
    64b8:	0030      	movs	r0, r6
    64ba:	9518      	str	r5, [sp, #96]	; 0x60
    64bc:	189e      	adds	r6, r3, r2
    64be:	2200      	movs	r2, #0
    64c0:	4b98      	ldr	r3, [pc, #608]	; (6724 <_dtoa_r+0x35c>)
    64c2:	f003 fe59 	bl	a178 <__aeabi_dsub>
    64c6:	4a98      	ldr	r2, [pc, #608]	; (6728 <_dtoa_r+0x360>)
    64c8:	4b98      	ldr	r3, [pc, #608]	; (672c <_dtoa_r+0x364>)
    64ca:	f003 fbd5 	bl	9c78 <__aeabi_dmul>
    64ce:	4a98      	ldr	r2, [pc, #608]	; (6730 <_dtoa_r+0x368>)
    64d0:	4b98      	ldr	r3, [pc, #608]	; (6734 <_dtoa_r+0x36c>)
    64d2:	f002 fc8d 	bl	8df0 <__aeabi_dadd>
    64d6:	0004      	movs	r4, r0
    64d8:	0030      	movs	r0, r6
    64da:	000d      	movs	r5, r1
    64dc:	f004 f9b6 	bl	a84c <__aeabi_i2d>
    64e0:	4a95      	ldr	r2, [pc, #596]	; (6738 <_dtoa_r+0x370>)
    64e2:	4b96      	ldr	r3, [pc, #600]	; (673c <_dtoa_r+0x374>)
    64e4:	f003 fbc8 	bl	9c78 <__aeabi_dmul>
    64e8:	0002      	movs	r2, r0
    64ea:	000b      	movs	r3, r1
    64ec:	0020      	movs	r0, r4
    64ee:	0029      	movs	r1, r5
    64f0:	f002 fc7e 	bl	8df0 <__aeabi_dadd>
    64f4:	0004      	movs	r4, r0
    64f6:	000d      	movs	r5, r1
    64f8:	f004 f974 	bl	a7e4 <__aeabi_d2iz>
    64fc:	2200      	movs	r2, #0
    64fe:	9003      	str	r0, [sp, #12]
    6500:	2300      	movs	r3, #0
    6502:	0020      	movs	r0, r4
    6504:	0029      	movs	r1, r5
    6506:	f001 fef5 	bl	82f4 <__aeabi_dcmplt>
    650a:	2800      	cmp	r0, #0
    650c:	d00e      	beq.n	652c <_dtoa_r+0x164>
    650e:	9803      	ldr	r0, [sp, #12]
    6510:	f004 f99c 	bl	a84c <__aeabi_i2d>
    6514:	000b      	movs	r3, r1
    6516:	0002      	movs	r2, r0
    6518:	0029      	movs	r1, r5
    651a:	0020      	movs	r0, r4
    651c:	f001 fee4 	bl	82e8 <__aeabi_dcmpeq>
    6520:	0003      	movs	r3, r0
    6522:	4258      	negs	r0, r3
    6524:	4158      	adcs	r0, r3
    6526:	9b03      	ldr	r3, [sp, #12]
    6528:	1a1b      	subs	r3, r3, r0
    652a:	9303      	str	r3, [sp, #12]
    652c:	2301      	movs	r3, #1
    652e:	9316      	str	r3, [sp, #88]	; 0x58
    6530:	9b03      	ldr	r3, [sp, #12]
    6532:	2b16      	cmp	r3, #22
    6534:	d80f      	bhi.n	6556 <_dtoa_r+0x18e>
    6536:	4982      	ldr	r1, [pc, #520]	; (6740 <_dtoa_r+0x378>)
    6538:	00db      	lsls	r3, r3, #3
    653a:	18c9      	adds	r1, r1, r3
    653c:	6808      	ldr	r0, [r1, #0]
    653e:	6849      	ldr	r1, [r1, #4]
    6540:	9a06      	ldr	r2, [sp, #24]
    6542:	9b07      	ldr	r3, [sp, #28]
    6544:	f001 feea 	bl	831c <__aeabi_dcmpgt>
    6548:	2800      	cmp	r0, #0
    654a:	d04b      	beq.n	65e4 <_dtoa_r+0x21c>
    654c:	9b03      	ldr	r3, [sp, #12]
    654e:	3b01      	subs	r3, #1
    6550:	9303      	str	r3, [sp, #12]
    6552:	2300      	movs	r3, #0
    6554:	9316      	str	r3, [sp, #88]	; 0x58
    6556:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    6558:	1b9e      	subs	r6, r3, r6
    655a:	2300      	movs	r3, #0
    655c:	930b      	str	r3, [sp, #44]	; 0x2c
    655e:	0033      	movs	r3, r6
    6560:	3b01      	subs	r3, #1
    6562:	930c      	str	r3, [sp, #48]	; 0x30
    6564:	d504      	bpl.n	6570 <_dtoa_r+0x1a8>
    6566:	2301      	movs	r3, #1
    6568:	1b9b      	subs	r3, r3, r6
    656a:	930b      	str	r3, [sp, #44]	; 0x2c
    656c:	2300      	movs	r3, #0
    656e:	930c      	str	r3, [sp, #48]	; 0x30
    6570:	9b03      	ldr	r3, [sp, #12]
    6572:	2b00      	cmp	r3, #0
    6574:	db38      	blt.n	65e8 <_dtoa_r+0x220>
    6576:	9a03      	ldr	r2, [sp, #12]
    6578:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    657a:	4694      	mov	ip, r2
    657c:	4463      	add	r3, ip
    657e:	930c      	str	r3, [sp, #48]	; 0x30
    6580:	2300      	movs	r3, #0
    6582:	920f      	str	r2, [sp, #60]	; 0x3c
    6584:	9308      	str	r3, [sp, #32]
    6586:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6588:	2501      	movs	r5, #1
    658a:	2b09      	cmp	r3, #9
    658c:	d900      	bls.n	6590 <_dtoa_r+0x1c8>
    658e:	e091      	b.n	66b4 <_dtoa_r+0x2ec>
    6590:	2b05      	cmp	r3, #5
    6592:	dd02      	ble.n	659a <_dtoa_r+0x1d2>
    6594:	2500      	movs	r5, #0
    6596:	3b04      	subs	r3, #4
    6598:	9322      	str	r3, [sp, #136]	; 0x88
    659a:	9b22      	ldr	r3, [sp, #136]	; 0x88
    659c:	1e98      	subs	r0, r3, #2
    659e:	2803      	cmp	r0, #3
    65a0:	d900      	bls.n	65a4 <_dtoa_r+0x1dc>
    65a2:	e091      	b.n	66c8 <_dtoa_r+0x300>
    65a4:	f001 fd10 	bl	7fc8 <__gnu_thumb1_case_uqi>
    65a8:	76298482 	.word	0x76298482
    65ac:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    65ae:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    65b0:	189e      	adds	r6, r3, r2
    65b2:	4b64      	ldr	r3, [pc, #400]	; (6744 <_dtoa_r+0x37c>)
    65b4:	18f2      	adds	r2, r6, r3
    65b6:	2a20      	cmp	r2, #32
    65b8:	dd0f      	ble.n	65da <_dtoa_r+0x212>
    65ba:	4b63      	ldr	r3, [pc, #396]	; (6748 <_dtoa_r+0x380>)
    65bc:	9806      	ldr	r0, [sp, #24]
    65be:	18f3      	adds	r3, r6, r3
    65c0:	40d8      	lsrs	r0, r3
    65c2:	2340      	movs	r3, #64	; 0x40
    65c4:	1a9b      	subs	r3, r3, r2
    65c6:	409c      	lsls	r4, r3
    65c8:	4320      	orrs	r0, r4
    65ca:	f004 f981 	bl	a8d0 <__aeabi_ui2d>
    65ce:	2301      	movs	r3, #1
    65d0:	4c5e      	ldr	r4, [pc, #376]	; (674c <_dtoa_r+0x384>)
    65d2:	3e01      	subs	r6, #1
    65d4:	1909      	adds	r1, r1, r4
    65d6:	9318      	str	r3, [sp, #96]	; 0x60
    65d8:	e771      	b.n	64be <_dtoa_r+0xf6>
    65da:	2320      	movs	r3, #32
    65dc:	9806      	ldr	r0, [sp, #24]
    65de:	1a9b      	subs	r3, r3, r2
    65e0:	4098      	lsls	r0, r3
    65e2:	e7f2      	b.n	65ca <_dtoa_r+0x202>
    65e4:	9016      	str	r0, [sp, #88]	; 0x58
    65e6:	e7b6      	b.n	6556 <_dtoa_r+0x18e>
    65e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    65ea:	9a03      	ldr	r2, [sp, #12]
    65ec:	1a9b      	subs	r3, r3, r2
    65ee:	930b      	str	r3, [sp, #44]	; 0x2c
    65f0:	4253      	negs	r3, r2
    65f2:	9308      	str	r3, [sp, #32]
    65f4:	2300      	movs	r3, #0
    65f6:	930f      	str	r3, [sp, #60]	; 0x3c
    65f8:	e7c5      	b.n	6586 <_dtoa_r+0x1be>
    65fa:	2301      	movs	r3, #1
    65fc:	930e      	str	r3, [sp, #56]	; 0x38
    65fe:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    6600:	2b00      	cmp	r3, #0
    6602:	dd65      	ble.n	66d0 <_dtoa_r+0x308>
    6604:	001f      	movs	r7, r3
    6606:	930d      	str	r3, [sp, #52]	; 0x34
    6608:	9a04      	ldr	r2, [sp, #16]
    660a:	6a54      	ldr	r4, [r2, #36]	; 0x24
    660c:	2200      	movs	r2, #0
    660e:	6062      	str	r2, [r4, #4]
    6610:	3204      	adds	r2, #4
    6612:	0011      	movs	r1, r2
    6614:	3114      	adds	r1, #20
    6616:	4299      	cmp	r1, r3
    6618:	d95f      	bls.n	66da <_dtoa_r+0x312>
    661a:	6861      	ldr	r1, [r4, #4]
    661c:	9804      	ldr	r0, [sp, #16]
    661e:	f000 fed0 	bl	73c2 <_Balloc>
    6622:	9b04      	ldr	r3, [sp, #16]
    6624:	6020      	str	r0, [r4, #0]
    6626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    6628:	681b      	ldr	r3, [r3, #0]
    662a:	930a      	str	r3, [sp, #40]	; 0x28
    662c:	2f0e      	cmp	r7, #14
    662e:	d900      	bls.n	6632 <_dtoa_r+0x26a>
    6630:	e105      	b.n	683e <_dtoa_r+0x476>
    6632:	2d00      	cmp	r5, #0
    6634:	d100      	bne.n	6638 <_dtoa_r+0x270>
    6636:	e102      	b.n	683e <_dtoa_r+0x476>
    6638:	9b06      	ldr	r3, [sp, #24]
    663a:	9c07      	ldr	r4, [sp, #28]
    663c:	9314      	str	r3, [sp, #80]	; 0x50
    663e:	9415      	str	r4, [sp, #84]	; 0x54
    6640:	9b03      	ldr	r3, [sp, #12]
    6642:	2b00      	cmp	r3, #0
    6644:	dc00      	bgt.n	6648 <_dtoa_r+0x280>
    6646:	e085      	b.n	6754 <_dtoa_r+0x38c>
    6648:	001a      	movs	r2, r3
    664a:	210f      	movs	r1, #15
    664c:	4b3c      	ldr	r3, [pc, #240]	; (6740 <_dtoa_r+0x378>)
    664e:	400a      	ands	r2, r1
    6650:	00d2      	lsls	r2, r2, #3
    6652:	189b      	adds	r3, r3, r2
    6654:	685c      	ldr	r4, [r3, #4]
    6656:	681b      	ldr	r3, [r3, #0]
    6658:	9310      	str	r3, [sp, #64]	; 0x40
    665a:	9411      	str	r4, [sp, #68]	; 0x44
    665c:	9b03      	ldr	r3, [sp, #12]
    665e:	2402      	movs	r4, #2
    6660:	111d      	asrs	r5, r3, #4
    6662:	06eb      	lsls	r3, r5, #27
    6664:	d50a      	bpl.n	667c <_dtoa_r+0x2b4>
    6666:	4b3a      	ldr	r3, [pc, #232]	; (6750 <_dtoa_r+0x388>)
    6668:	400d      	ands	r5, r1
    666a:	6a1a      	ldr	r2, [r3, #32]
    666c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    666e:	9814      	ldr	r0, [sp, #80]	; 0x50
    6670:	9915      	ldr	r1, [sp, #84]	; 0x54
    6672:	f002 fecd 	bl	9410 <__aeabi_ddiv>
    6676:	9006      	str	r0, [sp, #24]
    6678:	9107      	str	r1, [sp, #28]
    667a:	3401      	adds	r4, #1
    667c:	4e34      	ldr	r6, [pc, #208]	; (6750 <_dtoa_r+0x388>)
    667e:	2d00      	cmp	r5, #0
    6680:	d130      	bne.n	66e4 <_dtoa_r+0x31c>
    6682:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6684:	9b11      	ldr	r3, [sp, #68]	; 0x44
    6686:	9806      	ldr	r0, [sp, #24]
    6688:	9907      	ldr	r1, [sp, #28]
    668a:	f002 fec1 	bl	9410 <__aeabi_ddiv>
    668e:	9006      	str	r0, [sp, #24]
    6690:	9107      	str	r1, [sp, #28]
    6692:	e07a      	b.n	678a <_dtoa_r+0x3c2>
    6694:	2301      	movs	r3, #1
    6696:	9a23      	ldr	r2, [sp, #140]	; 0x8c
    6698:	930e      	str	r3, [sp, #56]	; 0x38
    669a:	4694      	mov	ip, r2
    669c:	9b03      	ldr	r3, [sp, #12]
    669e:	4463      	add	r3, ip
    66a0:	1c5f      	adds	r7, r3, #1
    66a2:	930d      	str	r3, [sp, #52]	; 0x34
    66a4:	1e3b      	subs	r3, r7, #0
    66a6:	dcaf      	bgt.n	6608 <_dtoa_r+0x240>
    66a8:	2301      	movs	r3, #1
    66aa:	e7ad      	b.n	6608 <_dtoa_r+0x240>
    66ac:	2300      	movs	r3, #0
    66ae:	e7a5      	b.n	65fc <_dtoa_r+0x234>
    66b0:	2300      	movs	r3, #0
    66b2:	e7f0      	b.n	6696 <_dtoa_r+0x2ce>
    66b4:	2300      	movs	r3, #0
    66b6:	950e      	str	r5, [sp, #56]	; 0x38
    66b8:	9322      	str	r3, [sp, #136]	; 0x88
    66ba:	3b01      	subs	r3, #1
    66bc:	2200      	movs	r2, #0
    66be:	930d      	str	r3, [sp, #52]	; 0x34
    66c0:	001f      	movs	r7, r3
    66c2:	3313      	adds	r3, #19
    66c4:	9223      	str	r2, [sp, #140]	; 0x8c
    66c6:	e79f      	b.n	6608 <_dtoa_r+0x240>
    66c8:	2301      	movs	r3, #1
    66ca:	930e      	str	r3, [sp, #56]	; 0x38
    66cc:	3b02      	subs	r3, #2
    66ce:	e7f5      	b.n	66bc <_dtoa_r+0x2f4>
    66d0:	2301      	movs	r3, #1
    66d2:	930d      	str	r3, [sp, #52]	; 0x34
    66d4:	001f      	movs	r7, r3
    66d6:	001a      	movs	r2, r3
    66d8:	e7f4      	b.n	66c4 <_dtoa_r+0x2fc>
    66da:	6861      	ldr	r1, [r4, #4]
    66dc:	0052      	lsls	r2, r2, #1
    66de:	3101      	adds	r1, #1
    66e0:	6061      	str	r1, [r4, #4]
    66e2:	e796      	b.n	6612 <_dtoa_r+0x24a>
    66e4:	2301      	movs	r3, #1
    66e6:	421d      	tst	r5, r3
    66e8:	d008      	beq.n	66fc <_dtoa_r+0x334>
    66ea:	9810      	ldr	r0, [sp, #64]	; 0x40
    66ec:	9911      	ldr	r1, [sp, #68]	; 0x44
    66ee:	18e4      	adds	r4, r4, r3
    66f0:	6832      	ldr	r2, [r6, #0]
    66f2:	6873      	ldr	r3, [r6, #4]
    66f4:	f003 fac0 	bl	9c78 <__aeabi_dmul>
    66f8:	9010      	str	r0, [sp, #64]	; 0x40
    66fa:	9111      	str	r1, [sp, #68]	; 0x44
    66fc:	106d      	asrs	r5, r5, #1
    66fe:	3608      	adds	r6, #8
    6700:	e7bd      	b.n	667e <_dtoa_r+0x2b6>
    6702:	46c0      	nop			; (mov r8, r8)
    6704:	7ff00000 	.word	0x7ff00000
    6708:	0000270f 	.word	0x0000270f
    670c:	0000ad1d 	.word	0x0000ad1d
    6710:	0000ad20 	.word	0x0000ad20
    6714:	0000acf0 	.word	0x0000acf0
    6718:	0000acf1 	.word	0x0000acf1
    671c:	3ff00000 	.word	0x3ff00000
    6720:	fffffc01 	.word	0xfffffc01
    6724:	3ff80000 	.word	0x3ff80000
    6728:	636f4361 	.word	0x636f4361
    672c:	3fd287a7 	.word	0x3fd287a7
    6730:	8b60c8b3 	.word	0x8b60c8b3
    6734:	3fc68a28 	.word	0x3fc68a28
    6738:	509f79fb 	.word	0x509f79fb
    673c:	3fd34413 	.word	0x3fd34413
    6740:	0000adb0 	.word	0x0000adb0
    6744:	00000432 	.word	0x00000432
    6748:	00000412 	.word	0x00000412
    674c:	fe100000 	.word	0xfe100000
    6750:	0000ad88 	.word	0x0000ad88
    6754:	9b03      	ldr	r3, [sp, #12]
    6756:	2402      	movs	r4, #2
    6758:	2b00      	cmp	r3, #0
    675a:	d016      	beq.n	678a <_dtoa_r+0x3c2>
    675c:	9814      	ldr	r0, [sp, #80]	; 0x50
    675e:	9915      	ldr	r1, [sp, #84]	; 0x54
    6760:	425d      	negs	r5, r3
    6762:	230f      	movs	r3, #15
    6764:	4aca      	ldr	r2, [pc, #808]	; (6a90 <_dtoa_r+0x6c8>)
    6766:	402b      	ands	r3, r5
    6768:	00db      	lsls	r3, r3, #3
    676a:	18d3      	adds	r3, r2, r3
    676c:	681a      	ldr	r2, [r3, #0]
    676e:	685b      	ldr	r3, [r3, #4]
    6770:	f003 fa82 	bl	9c78 <__aeabi_dmul>
    6774:	2300      	movs	r3, #0
    6776:	9006      	str	r0, [sp, #24]
    6778:	9107      	str	r1, [sp, #28]
    677a:	4ec6      	ldr	r6, [pc, #792]	; (6a94 <_dtoa_r+0x6cc>)
    677c:	112d      	asrs	r5, r5, #4
    677e:	2d00      	cmp	r5, #0
    6780:	d000      	beq.n	6784 <_dtoa_r+0x3bc>
    6782:	e08c      	b.n	689e <_dtoa_r+0x4d6>
    6784:	2b00      	cmp	r3, #0
    6786:	d000      	beq.n	678a <_dtoa_r+0x3c2>
    6788:	e781      	b.n	668e <_dtoa_r+0x2c6>
    678a:	9b16      	ldr	r3, [sp, #88]	; 0x58
    678c:	2b00      	cmp	r3, #0
    678e:	d100      	bne.n	6792 <_dtoa_r+0x3ca>
    6790:	e091      	b.n	68b6 <_dtoa_r+0x4ee>
    6792:	9a06      	ldr	r2, [sp, #24]
    6794:	9b07      	ldr	r3, [sp, #28]
    6796:	9210      	str	r2, [sp, #64]	; 0x40
    6798:	9311      	str	r3, [sp, #68]	; 0x44
    679a:	9810      	ldr	r0, [sp, #64]	; 0x40
    679c:	9911      	ldr	r1, [sp, #68]	; 0x44
    679e:	2200      	movs	r2, #0
    67a0:	4bbd      	ldr	r3, [pc, #756]	; (6a98 <_dtoa_r+0x6d0>)
    67a2:	f001 fda7 	bl	82f4 <__aeabi_dcmplt>
    67a6:	2800      	cmp	r0, #0
    67a8:	d100      	bne.n	67ac <_dtoa_r+0x3e4>
    67aa:	e084      	b.n	68b6 <_dtoa_r+0x4ee>
    67ac:	2f00      	cmp	r7, #0
    67ae:	d100      	bne.n	67b2 <_dtoa_r+0x3ea>
    67b0:	e081      	b.n	68b6 <_dtoa_r+0x4ee>
    67b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    67b4:	2b00      	cmp	r3, #0
    67b6:	dd3e      	ble.n	6836 <_dtoa_r+0x46e>
    67b8:	9810      	ldr	r0, [sp, #64]	; 0x40
    67ba:	9911      	ldr	r1, [sp, #68]	; 0x44
    67bc:	9b03      	ldr	r3, [sp, #12]
    67be:	2200      	movs	r2, #0
    67c0:	1e5e      	subs	r6, r3, #1
    67c2:	4bb6      	ldr	r3, [pc, #728]	; (6a9c <_dtoa_r+0x6d4>)
    67c4:	f003 fa58 	bl	9c78 <__aeabi_dmul>
    67c8:	9006      	str	r0, [sp, #24]
    67ca:	9107      	str	r1, [sp, #28]
    67cc:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    67ce:	3401      	adds	r4, #1
    67d0:	0020      	movs	r0, r4
    67d2:	f004 f83b 	bl	a84c <__aeabi_i2d>
    67d6:	9a06      	ldr	r2, [sp, #24]
    67d8:	9b07      	ldr	r3, [sp, #28]
    67da:	f003 fa4d 	bl	9c78 <__aeabi_dmul>
    67de:	2200      	movs	r2, #0
    67e0:	4baf      	ldr	r3, [pc, #700]	; (6aa0 <_dtoa_r+0x6d8>)
    67e2:	f002 fb05 	bl	8df0 <__aeabi_dadd>
    67e6:	9012      	str	r0, [sp, #72]	; 0x48
    67e8:	9113      	str	r1, [sp, #76]	; 0x4c
    67ea:	9b12      	ldr	r3, [sp, #72]	; 0x48
    67ec:	9c13      	ldr	r4, [sp, #76]	; 0x4c
    67ee:	4aad      	ldr	r2, [pc, #692]	; (6aa4 <_dtoa_r+0x6dc>)
    67f0:	9310      	str	r3, [sp, #64]	; 0x40
    67f2:	9411      	str	r4, [sp, #68]	; 0x44
    67f4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    67f6:	189c      	adds	r4, r3, r2
    67f8:	9411      	str	r4, [sp, #68]	; 0x44
    67fa:	2d00      	cmp	r5, #0
    67fc:	d15e      	bne.n	68bc <_dtoa_r+0x4f4>
    67fe:	9806      	ldr	r0, [sp, #24]
    6800:	9907      	ldr	r1, [sp, #28]
    6802:	2200      	movs	r2, #0
    6804:	4ba8      	ldr	r3, [pc, #672]	; (6aa8 <_dtoa_r+0x6e0>)
    6806:	f003 fcb7 	bl	a178 <__aeabi_dsub>
    680a:	9a10      	ldr	r2, [sp, #64]	; 0x40
    680c:	0023      	movs	r3, r4
    680e:	9006      	str	r0, [sp, #24]
    6810:	9107      	str	r1, [sp, #28]
    6812:	f001 fd83 	bl	831c <__aeabi_dcmpgt>
    6816:	2800      	cmp	r0, #0
    6818:	d000      	beq.n	681c <_dtoa_r+0x454>
    681a:	e301      	b.n	6e20 <_dtoa_r+0xa58>
    681c:	48a3      	ldr	r0, [pc, #652]	; (6aac <_dtoa_r+0x6e4>)
    681e:	9913      	ldr	r1, [sp, #76]	; 0x4c
    6820:	4684      	mov	ip, r0
    6822:	4461      	add	r1, ip
    6824:	000b      	movs	r3, r1
    6826:	9806      	ldr	r0, [sp, #24]
    6828:	9907      	ldr	r1, [sp, #28]
    682a:	9a10      	ldr	r2, [sp, #64]	; 0x40
    682c:	f001 fd62 	bl	82f4 <__aeabi_dcmplt>
    6830:	2800      	cmp	r0, #0
    6832:	d000      	beq.n	6836 <_dtoa_r+0x46e>
    6834:	e2e8      	b.n	6e08 <_dtoa_r+0xa40>
    6836:	9b14      	ldr	r3, [sp, #80]	; 0x50
    6838:	9c15      	ldr	r4, [sp, #84]	; 0x54
    683a:	9306      	str	r3, [sp, #24]
    683c:	9407      	str	r4, [sp, #28]
    683e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    6840:	2b00      	cmp	r3, #0
    6842:	da00      	bge.n	6846 <_dtoa_r+0x47e>
    6844:	e157      	b.n	6af6 <_dtoa_r+0x72e>
    6846:	9a03      	ldr	r2, [sp, #12]
    6848:	2a0e      	cmp	r2, #14
    684a:	dd00      	ble.n	684e <_dtoa_r+0x486>
    684c:	e153      	b.n	6af6 <_dtoa_r+0x72e>
    684e:	4b90      	ldr	r3, [pc, #576]	; (6a90 <_dtoa_r+0x6c8>)
    6850:	00d2      	lsls	r2, r2, #3
    6852:	189b      	adds	r3, r3, r2
    6854:	685c      	ldr	r4, [r3, #4]
    6856:	681b      	ldr	r3, [r3, #0]
    6858:	9308      	str	r3, [sp, #32]
    685a:	9409      	str	r4, [sp, #36]	; 0x24
    685c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    685e:	2b00      	cmp	r3, #0
    6860:	db00      	blt.n	6864 <_dtoa_r+0x49c>
    6862:	e0ce      	b.n	6a02 <_dtoa_r+0x63a>
    6864:	2f00      	cmp	r7, #0
    6866:	dd00      	ble.n	686a <_dtoa_r+0x4a2>
    6868:	e0cb      	b.n	6a02 <_dtoa_r+0x63a>
    686a:	d000      	beq.n	686e <_dtoa_r+0x4a6>
    686c:	e2cf      	b.n	6e0e <_dtoa_r+0xa46>
    686e:	9808      	ldr	r0, [sp, #32]
    6870:	9909      	ldr	r1, [sp, #36]	; 0x24
    6872:	2200      	movs	r2, #0
    6874:	4b8c      	ldr	r3, [pc, #560]	; (6aa8 <_dtoa_r+0x6e0>)
    6876:	f003 f9ff 	bl	9c78 <__aeabi_dmul>
    687a:	9a06      	ldr	r2, [sp, #24]
    687c:	9b07      	ldr	r3, [sp, #28]
    687e:	f001 fd57 	bl	8330 <__aeabi_dcmpge>
    6882:	003e      	movs	r6, r7
    6884:	9708      	str	r7, [sp, #32]
    6886:	2800      	cmp	r0, #0
    6888:	d000      	beq.n	688c <_dtoa_r+0x4c4>
    688a:	e2a4      	b.n	6dd6 <_dtoa_r+0xa0e>
    688c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    688e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6890:	1c5d      	adds	r5, r3, #1
    6892:	2331      	movs	r3, #49	; 0x31
    6894:	7013      	strb	r3, [r2, #0]
    6896:	9b03      	ldr	r3, [sp, #12]
    6898:	3301      	adds	r3, #1
    689a:	9303      	str	r3, [sp, #12]
    689c:	e29f      	b.n	6dde <_dtoa_r+0xa16>
    689e:	2201      	movs	r2, #1
    68a0:	4215      	tst	r5, r2
    68a2:	d005      	beq.n	68b0 <_dtoa_r+0x4e8>
    68a4:	18a4      	adds	r4, r4, r2
    68a6:	6832      	ldr	r2, [r6, #0]
    68a8:	6873      	ldr	r3, [r6, #4]
    68aa:	f003 f9e5 	bl	9c78 <__aeabi_dmul>
    68ae:	2301      	movs	r3, #1
    68b0:	106d      	asrs	r5, r5, #1
    68b2:	3608      	adds	r6, #8
    68b4:	e763      	b.n	677e <_dtoa_r+0x3b6>
    68b6:	9e03      	ldr	r6, [sp, #12]
    68b8:	003d      	movs	r5, r7
    68ba:	e789      	b.n	67d0 <_dtoa_r+0x408>
    68bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    68be:	1e69      	subs	r1, r5, #1
    68c0:	1952      	adds	r2, r2, r5
    68c2:	9217      	str	r2, [sp, #92]	; 0x5c
    68c4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    68c6:	4b72      	ldr	r3, [pc, #456]	; (6a90 <_dtoa_r+0x6c8>)
    68c8:	00c9      	lsls	r1, r1, #3
    68ca:	2a00      	cmp	r2, #0
    68cc:	d04a      	beq.n	6964 <_dtoa_r+0x59c>
    68ce:	185b      	adds	r3, r3, r1
    68d0:	681a      	ldr	r2, [r3, #0]
    68d2:	685b      	ldr	r3, [r3, #4]
    68d4:	2000      	movs	r0, #0
    68d6:	4976      	ldr	r1, [pc, #472]	; (6ab0 <_dtoa_r+0x6e8>)
    68d8:	f002 fd9a 	bl	9410 <__aeabi_ddiv>
    68dc:	9a10      	ldr	r2, [sp, #64]	; 0x40
    68de:	9b11      	ldr	r3, [sp, #68]	; 0x44
    68e0:	f003 fc4a 	bl	a178 <__aeabi_dsub>
    68e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    68e6:	9010      	str	r0, [sp, #64]	; 0x40
    68e8:	9111      	str	r1, [sp, #68]	; 0x44
    68ea:	9312      	str	r3, [sp, #72]	; 0x48
    68ec:	9806      	ldr	r0, [sp, #24]
    68ee:	9907      	ldr	r1, [sp, #28]
    68f0:	f003 ff78 	bl	a7e4 <__aeabi_d2iz>
    68f4:	0004      	movs	r4, r0
    68f6:	f003 ffa9 	bl	a84c <__aeabi_i2d>
    68fa:	0002      	movs	r2, r0
    68fc:	000b      	movs	r3, r1
    68fe:	9806      	ldr	r0, [sp, #24]
    6900:	9907      	ldr	r1, [sp, #28]
    6902:	f003 fc39 	bl	a178 <__aeabi_dsub>
    6906:	9b12      	ldr	r3, [sp, #72]	; 0x48
    6908:	3430      	adds	r4, #48	; 0x30
    690a:	1c5d      	adds	r5, r3, #1
    690c:	701c      	strb	r4, [r3, #0]
    690e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6910:	9b11      	ldr	r3, [sp, #68]	; 0x44
    6912:	9006      	str	r0, [sp, #24]
    6914:	9107      	str	r1, [sp, #28]
    6916:	f001 fced 	bl	82f4 <__aeabi_dcmplt>
    691a:	2800      	cmp	r0, #0
    691c:	d165      	bne.n	69ea <_dtoa_r+0x622>
    691e:	9a06      	ldr	r2, [sp, #24]
    6920:	9b07      	ldr	r3, [sp, #28]
    6922:	2000      	movs	r0, #0
    6924:	495c      	ldr	r1, [pc, #368]	; (6a98 <_dtoa_r+0x6d0>)
    6926:	f003 fc27 	bl	a178 <__aeabi_dsub>
    692a:	9a10      	ldr	r2, [sp, #64]	; 0x40
    692c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    692e:	f001 fce1 	bl	82f4 <__aeabi_dcmplt>
    6932:	2800      	cmp	r0, #0
    6934:	d000      	beq.n	6938 <_dtoa_r+0x570>
    6936:	e0be      	b.n	6ab6 <_dtoa_r+0x6ee>
    6938:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    693a:	429d      	cmp	r5, r3
    693c:	d100      	bne.n	6940 <_dtoa_r+0x578>
    693e:	e77a      	b.n	6836 <_dtoa_r+0x46e>
    6940:	9810      	ldr	r0, [sp, #64]	; 0x40
    6942:	9911      	ldr	r1, [sp, #68]	; 0x44
    6944:	2200      	movs	r2, #0
    6946:	4b55      	ldr	r3, [pc, #340]	; (6a9c <_dtoa_r+0x6d4>)
    6948:	f003 f996 	bl	9c78 <__aeabi_dmul>
    694c:	2200      	movs	r2, #0
    694e:	9010      	str	r0, [sp, #64]	; 0x40
    6950:	9111      	str	r1, [sp, #68]	; 0x44
    6952:	9806      	ldr	r0, [sp, #24]
    6954:	9907      	ldr	r1, [sp, #28]
    6956:	4b51      	ldr	r3, [pc, #324]	; (6a9c <_dtoa_r+0x6d4>)
    6958:	f003 f98e 	bl	9c78 <__aeabi_dmul>
    695c:	9512      	str	r5, [sp, #72]	; 0x48
    695e:	9006      	str	r0, [sp, #24]
    6960:	9107      	str	r1, [sp, #28]
    6962:	e7c3      	b.n	68ec <_dtoa_r+0x524>
    6964:	1859      	adds	r1, r3, r1
    6966:	6808      	ldr	r0, [r1, #0]
    6968:	6849      	ldr	r1, [r1, #4]
    696a:	9a10      	ldr	r2, [sp, #64]	; 0x40
    696c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    696e:	f003 f983 	bl	9c78 <__aeabi_dmul>
    6972:	9010      	str	r0, [sp, #64]	; 0x40
    6974:	9111      	str	r1, [sp, #68]	; 0x44
    6976:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    6978:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    697a:	9806      	ldr	r0, [sp, #24]
    697c:	9907      	ldr	r1, [sp, #28]
    697e:	f003 ff31 	bl	a7e4 <__aeabi_d2iz>
    6982:	9012      	str	r0, [sp, #72]	; 0x48
    6984:	f003 ff62 	bl	a84c <__aeabi_i2d>
    6988:	0002      	movs	r2, r0
    698a:	000b      	movs	r3, r1
    698c:	9806      	ldr	r0, [sp, #24]
    698e:	9907      	ldr	r1, [sp, #28]
    6990:	f003 fbf2 	bl	a178 <__aeabi_dsub>
    6994:	9b12      	ldr	r3, [sp, #72]	; 0x48
    6996:	9006      	str	r0, [sp, #24]
    6998:	9107      	str	r1, [sp, #28]
    699a:	3330      	adds	r3, #48	; 0x30
    699c:	7023      	strb	r3, [r4, #0]
    699e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    69a0:	3401      	adds	r4, #1
    69a2:	2200      	movs	r2, #0
    69a4:	42a3      	cmp	r3, r4
    69a6:	d124      	bne.n	69f2 <_dtoa_r+0x62a>
    69a8:	4b41      	ldr	r3, [pc, #260]	; (6ab0 <_dtoa_r+0x6e8>)
    69aa:	9810      	ldr	r0, [sp, #64]	; 0x40
    69ac:	9911      	ldr	r1, [sp, #68]	; 0x44
    69ae:	f002 fa1f 	bl	8df0 <__aeabi_dadd>
    69b2:	0002      	movs	r2, r0
    69b4:	000b      	movs	r3, r1
    69b6:	9806      	ldr	r0, [sp, #24]
    69b8:	9907      	ldr	r1, [sp, #28]
    69ba:	f001 fcaf 	bl	831c <__aeabi_dcmpgt>
    69be:	2800      	cmp	r0, #0
    69c0:	d000      	beq.n	69c4 <_dtoa_r+0x5fc>
    69c2:	e078      	b.n	6ab6 <_dtoa_r+0x6ee>
    69c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
    69c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
    69c8:	2000      	movs	r0, #0
    69ca:	4939      	ldr	r1, [pc, #228]	; (6ab0 <_dtoa_r+0x6e8>)
    69cc:	f003 fbd4 	bl	a178 <__aeabi_dsub>
    69d0:	0002      	movs	r2, r0
    69d2:	000b      	movs	r3, r1
    69d4:	9806      	ldr	r0, [sp, #24]
    69d6:	9907      	ldr	r1, [sp, #28]
    69d8:	f001 fc8c 	bl	82f4 <__aeabi_dcmplt>
    69dc:	2800      	cmp	r0, #0
    69de:	d100      	bne.n	69e2 <_dtoa_r+0x61a>
    69e0:	e729      	b.n	6836 <_dtoa_r+0x46e>
    69e2:	1e6b      	subs	r3, r5, #1
    69e4:	781a      	ldrb	r2, [r3, #0]
    69e6:	2a30      	cmp	r2, #48	; 0x30
    69e8:	d001      	beq.n	69ee <_dtoa_r+0x626>
    69ea:	9603      	str	r6, [sp, #12]
    69ec:	e03f      	b.n	6a6e <_dtoa_r+0x6a6>
    69ee:	001d      	movs	r5, r3
    69f0:	e7f7      	b.n	69e2 <_dtoa_r+0x61a>
    69f2:	9806      	ldr	r0, [sp, #24]
    69f4:	9907      	ldr	r1, [sp, #28]
    69f6:	4b29      	ldr	r3, [pc, #164]	; (6a9c <_dtoa_r+0x6d4>)
    69f8:	f003 f93e 	bl	9c78 <__aeabi_dmul>
    69fc:	9006      	str	r0, [sp, #24]
    69fe:	9107      	str	r1, [sp, #28]
    6a00:	e7bb      	b.n	697a <_dtoa_r+0x5b2>
    6a02:	9e0a      	ldr	r6, [sp, #40]	; 0x28
    6a04:	9a08      	ldr	r2, [sp, #32]
    6a06:	9b09      	ldr	r3, [sp, #36]	; 0x24
    6a08:	9806      	ldr	r0, [sp, #24]
    6a0a:	9907      	ldr	r1, [sp, #28]
    6a0c:	f002 fd00 	bl	9410 <__aeabi_ddiv>
    6a10:	f003 fee8 	bl	a7e4 <__aeabi_d2iz>
    6a14:	0004      	movs	r4, r0
    6a16:	f003 ff19 	bl	a84c <__aeabi_i2d>
    6a1a:	9a08      	ldr	r2, [sp, #32]
    6a1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    6a1e:	f003 f92b 	bl	9c78 <__aeabi_dmul>
    6a22:	000b      	movs	r3, r1
    6a24:	0002      	movs	r2, r0
    6a26:	9806      	ldr	r0, [sp, #24]
    6a28:	9907      	ldr	r1, [sp, #28]
    6a2a:	f003 fba5 	bl	a178 <__aeabi_dsub>
    6a2e:	0023      	movs	r3, r4
    6a30:	3330      	adds	r3, #48	; 0x30
    6a32:	7033      	strb	r3, [r6, #0]
    6a34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6a36:	1c75      	adds	r5, r6, #1
    6a38:	1aeb      	subs	r3, r5, r3
    6a3a:	429f      	cmp	r7, r3
    6a3c:	d14c      	bne.n	6ad8 <_dtoa_r+0x710>
    6a3e:	0002      	movs	r2, r0
    6a40:	000b      	movs	r3, r1
    6a42:	f002 f9d5 	bl	8df0 <__aeabi_dadd>
    6a46:	0006      	movs	r6, r0
    6a48:	000f      	movs	r7, r1
    6a4a:	0002      	movs	r2, r0
    6a4c:	000b      	movs	r3, r1
    6a4e:	9808      	ldr	r0, [sp, #32]
    6a50:	9909      	ldr	r1, [sp, #36]	; 0x24
    6a52:	f001 fc4f 	bl	82f4 <__aeabi_dcmplt>
    6a56:	2800      	cmp	r0, #0
    6a58:	d12c      	bne.n	6ab4 <_dtoa_r+0x6ec>
    6a5a:	9808      	ldr	r0, [sp, #32]
    6a5c:	9909      	ldr	r1, [sp, #36]	; 0x24
    6a5e:	0032      	movs	r2, r6
    6a60:	003b      	movs	r3, r7
    6a62:	f001 fc41 	bl	82e8 <__aeabi_dcmpeq>
    6a66:	2800      	cmp	r0, #0
    6a68:	d001      	beq.n	6a6e <_dtoa_r+0x6a6>
    6a6a:	07e3      	lsls	r3, r4, #31
    6a6c:	d422      	bmi.n	6ab4 <_dtoa_r+0x6ec>
    6a6e:	9905      	ldr	r1, [sp, #20]
    6a70:	9804      	ldr	r0, [sp, #16]
    6a72:	f000 fcde 	bl	7432 <_Bfree>
    6a76:	2300      	movs	r3, #0
    6a78:	702b      	strb	r3, [r5, #0]
    6a7a:	9b03      	ldr	r3, [sp, #12]
    6a7c:	9a24      	ldr	r2, [sp, #144]	; 0x90
    6a7e:	3301      	adds	r3, #1
    6a80:	6013      	str	r3, [r2, #0]
    6a82:	9b26      	ldr	r3, [sp, #152]	; 0x98
    6a84:	2b00      	cmp	r3, #0
    6a86:	d100      	bne.n	6a8a <_dtoa_r+0x6c2>
    6a88:	e275      	b.n	6f76 <_dtoa_r+0xbae>
    6a8a:	601d      	str	r5, [r3, #0]
    6a8c:	e273      	b.n	6f76 <_dtoa_r+0xbae>
    6a8e:	46c0      	nop			; (mov r8, r8)
    6a90:	0000adb0 	.word	0x0000adb0
    6a94:	0000ad88 	.word	0x0000ad88
    6a98:	3ff00000 	.word	0x3ff00000
    6a9c:	40240000 	.word	0x40240000
    6aa0:	401c0000 	.word	0x401c0000
    6aa4:	fcc00000 	.word	0xfcc00000
    6aa8:	40140000 	.word	0x40140000
    6aac:	7cc00000 	.word	0x7cc00000
    6ab0:	3fe00000 	.word	0x3fe00000
    6ab4:	9e03      	ldr	r6, [sp, #12]
    6ab6:	1e6b      	subs	r3, r5, #1
    6ab8:	781a      	ldrb	r2, [r3, #0]
    6aba:	2a39      	cmp	r2, #57	; 0x39
    6abc:	d106      	bne.n	6acc <_dtoa_r+0x704>
    6abe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6ac0:	429a      	cmp	r2, r3
    6ac2:	d107      	bne.n	6ad4 <_dtoa_r+0x70c>
    6ac4:	2330      	movs	r3, #48	; 0x30
    6ac6:	7013      	strb	r3, [r2, #0]
    6ac8:	0013      	movs	r3, r2
    6aca:	3601      	adds	r6, #1
    6acc:	781a      	ldrb	r2, [r3, #0]
    6ace:	3201      	adds	r2, #1
    6ad0:	701a      	strb	r2, [r3, #0]
    6ad2:	e78a      	b.n	69ea <_dtoa_r+0x622>
    6ad4:	001d      	movs	r5, r3
    6ad6:	e7ee      	b.n	6ab6 <_dtoa_r+0x6ee>
    6ad8:	2200      	movs	r2, #0
    6ada:	4bcf      	ldr	r3, [pc, #828]	; (6e18 <_dtoa_r+0xa50>)
    6adc:	f003 f8cc 	bl	9c78 <__aeabi_dmul>
    6ae0:	2200      	movs	r2, #0
    6ae2:	2300      	movs	r3, #0
    6ae4:	9006      	str	r0, [sp, #24]
    6ae6:	9107      	str	r1, [sp, #28]
    6ae8:	002e      	movs	r6, r5
    6aea:	f001 fbfd 	bl	82e8 <__aeabi_dcmpeq>
    6aee:	2800      	cmp	r0, #0
    6af0:	d100      	bne.n	6af4 <_dtoa_r+0x72c>
    6af2:	e787      	b.n	6a04 <_dtoa_r+0x63c>
    6af4:	e7bb      	b.n	6a6e <_dtoa_r+0x6a6>
    6af6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    6af8:	2a00      	cmp	r2, #0
    6afa:	d100      	bne.n	6afe <_dtoa_r+0x736>
    6afc:	e087      	b.n	6c0e <_dtoa_r+0x846>
    6afe:	9a22      	ldr	r2, [sp, #136]	; 0x88
    6b00:	2a01      	cmp	r2, #1
    6b02:	dc6e      	bgt.n	6be2 <_dtoa_r+0x81a>
    6b04:	9a18      	ldr	r2, [sp, #96]	; 0x60
    6b06:	2a00      	cmp	r2, #0
    6b08:	d067      	beq.n	6bda <_dtoa_r+0x812>
    6b0a:	4ac4      	ldr	r2, [pc, #784]	; (6e1c <_dtoa_r+0xa54>)
    6b0c:	189b      	adds	r3, r3, r2
    6b0e:	9d08      	ldr	r5, [sp, #32]
    6b10:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6b12:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6b14:	2101      	movs	r1, #1
    6b16:	18d2      	adds	r2, r2, r3
    6b18:	920b      	str	r2, [sp, #44]	; 0x2c
    6b1a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6b1c:	9804      	ldr	r0, [sp, #16]
    6b1e:	18d3      	adds	r3, r2, r3
    6b20:	930c      	str	r3, [sp, #48]	; 0x30
    6b22:	f000 fd24 	bl	756e <__i2b>
    6b26:	0006      	movs	r6, r0
    6b28:	2c00      	cmp	r4, #0
    6b2a:	dd0e      	ble.n	6b4a <_dtoa_r+0x782>
    6b2c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6b2e:	2b00      	cmp	r3, #0
    6b30:	dd0b      	ble.n	6b4a <_dtoa_r+0x782>
    6b32:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6b34:	0023      	movs	r3, r4
    6b36:	4294      	cmp	r4, r2
    6b38:	dd00      	ble.n	6b3c <_dtoa_r+0x774>
    6b3a:	0013      	movs	r3, r2
    6b3c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6b3e:	1ae4      	subs	r4, r4, r3
    6b40:	1ad2      	subs	r2, r2, r3
    6b42:	920b      	str	r2, [sp, #44]	; 0x2c
    6b44:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6b46:	1ad3      	subs	r3, r2, r3
    6b48:	930c      	str	r3, [sp, #48]	; 0x30
    6b4a:	9b08      	ldr	r3, [sp, #32]
    6b4c:	2b00      	cmp	r3, #0
    6b4e:	d01e      	beq.n	6b8e <_dtoa_r+0x7c6>
    6b50:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6b52:	2b00      	cmp	r3, #0
    6b54:	d05f      	beq.n	6c16 <_dtoa_r+0x84e>
    6b56:	2d00      	cmp	r5, #0
    6b58:	dd11      	ble.n	6b7e <_dtoa_r+0x7b6>
    6b5a:	0031      	movs	r1, r6
    6b5c:	002a      	movs	r2, r5
    6b5e:	9804      	ldr	r0, [sp, #16]
    6b60:	f000 fd9e 	bl	76a0 <__pow5mult>
    6b64:	9a05      	ldr	r2, [sp, #20]
    6b66:	0001      	movs	r1, r0
    6b68:	0006      	movs	r6, r0
    6b6a:	9804      	ldr	r0, [sp, #16]
    6b6c:	f000 fd08 	bl	7580 <__multiply>
    6b70:	9905      	ldr	r1, [sp, #20]
    6b72:	9010      	str	r0, [sp, #64]	; 0x40
    6b74:	9804      	ldr	r0, [sp, #16]
    6b76:	f000 fc5c 	bl	7432 <_Bfree>
    6b7a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    6b7c:	9305      	str	r3, [sp, #20]
    6b7e:	9b08      	ldr	r3, [sp, #32]
    6b80:	1b5a      	subs	r2, r3, r5
    6b82:	d004      	beq.n	6b8e <_dtoa_r+0x7c6>
    6b84:	9905      	ldr	r1, [sp, #20]
    6b86:	9804      	ldr	r0, [sp, #16]
    6b88:	f000 fd8a 	bl	76a0 <__pow5mult>
    6b8c:	9005      	str	r0, [sp, #20]
    6b8e:	2101      	movs	r1, #1
    6b90:	9804      	ldr	r0, [sp, #16]
    6b92:	f000 fcec 	bl	756e <__i2b>
    6b96:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6b98:	9008      	str	r0, [sp, #32]
    6b9a:	2b00      	cmp	r3, #0
    6b9c:	dd3d      	ble.n	6c1a <_dtoa_r+0x852>
    6b9e:	001a      	movs	r2, r3
    6ba0:	0001      	movs	r1, r0
    6ba2:	9804      	ldr	r0, [sp, #16]
    6ba4:	f000 fd7c 	bl	76a0 <__pow5mult>
    6ba8:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6baa:	9008      	str	r0, [sp, #32]
    6bac:	2500      	movs	r5, #0
    6bae:	2b01      	cmp	r3, #1
    6bb0:	dc3b      	bgt.n	6c2a <_dtoa_r+0x862>
    6bb2:	2500      	movs	r5, #0
    6bb4:	9b06      	ldr	r3, [sp, #24]
    6bb6:	42ab      	cmp	r3, r5
    6bb8:	d133      	bne.n	6c22 <_dtoa_r+0x85a>
    6bba:	9b07      	ldr	r3, [sp, #28]
    6bbc:	031b      	lsls	r3, r3, #12
    6bbe:	42ab      	cmp	r3, r5
    6bc0:	d12f      	bne.n	6c22 <_dtoa_r+0x85a>
    6bc2:	9b19      	ldr	r3, [sp, #100]	; 0x64
    6bc4:	9a07      	ldr	r2, [sp, #28]
    6bc6:	4213      	tst	r3, r2
    6bc8:	d02b      	beq.n	6c22 <_dtoa_r+0x85a>
    6bca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6bcc:	3501      	adds	r5, #1
    6bce:	3301      	adds	r3, #1
    6bd0:	930b      	str	r3, [sp, #44]	; 0x2c
    6bd2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6bd4:	3301      	adds	r3, #1
    6bd6:	930c      	str	r3, [sp, #48]	; 0x30
    6bd8:	e023      	b.n	6c22 <_dtoa_r+0x85a>
    6bda:	2336      	movs	r3, #54	; 0x36
    6bdc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    6bde:	1a9b      	subs	r3, r3, r2
    6be0:	e795      	b.n	6b0e <_dtoa_r+0x746>
    6be2:	9b08      	ldr	r3, [sp, #32]
    6be4:	1e7d      	subs	r5, r7, #1
    6be6:	42ab      	cmp	r3, r5
    6be8:	db06      	blt.n	6bf8 <_dtoa_r+0x830>
    6bea:	1b5d      	subs	r5, r3, r5
    6bec:	2f00      	cmp	r7, #0
    6bee:	da0b      	bge.n	6c08 <_dtoa_r+0x840>
    6bf0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6bf2:	1bdc      	subs	r4, r3, r7
    6bf4:	2300      	movs	r3, #0
    6bf6:	e78c      	b.n	6b12 <_dtoa_r+0x74a>
    6bf8:	9b08      	ldr	r3, [sp, #32]
    6bfa:	9508      	str	r5, [sp, #32]
    6bfc:	1aea      	subs	r2, r5, r3
    6bfe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6c00:	2500      	movs	r5, #0
    6c02:	189b      	adds	r3, r3, r2
    6c04:	930f      	str	r3, [sp, #60]	; 0x3c
    6c06:	e7f1      	b.n	6bec <_dtoa_r+0x824>
    6c08:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6c0a:	003b      	movs	r3, r7
    6c0c:	e781      	b.n	6b12 <_dtoa_r+0x74a>
    6c0e:	9d08      	ldr	r5, [sp, #32]
    6c10:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6c12:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    6c14:	e788      	b.n	6b28 <_dtoa_r+0x760>
    6c16:	9a08      	ldr	r2, [sp, #32]
    6c18:	e7b4      	b.n	6b84 <_dtoa_r+0x7bc>
    6c1a:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6c1c:	2500      	movs	r5, #0
    6c1e:	2b01      	cmp	r3, #1
    6c20:	ddc7      	ble.n	6bb2 <_dtoa_r+0x7ea>
    6c22:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6c24:	2001      	movs	r0, #1
    6c26:	2b00      	cmp	r3, #0
    6c28:	d00b      	beq.n	6c42 <_dtoa_r+0x87a>
    6c2a:	9b08      	ldr	r3, [sp, #32]
    6c2c:	9a08      	ldr	r2, [sp, #32]
    6c2e:	691b      	ldr	r3, [r3, #16]
    6c30:	930f      	str	r3, [sp, #60]	; 0x3c
    6c32:	3303      	adds	r3, #3
    6c34:	009b      	lsls	r3, r3, #2
    6c36:	18d3      	adds	r3, r2, r3
    6c38:	6858      	ldr	r0, [r3, #4]
    6c3a:	f000 fc4f 	bl	74dc <__hi0bits>
    6c3e:	2320      	movs	r3, #32
    6c40:	1a18      	subs	r0, r3, r0
    6c42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6c44:	18c0      	adds	r0, r0, r3
    6c46:	231f      	movs	r3, #31
    6c48:	4018      	ands	r0, r3
    6c4a:	d100      	bne.n	6c4e <_dtoa_r+0x886>
    6c4c:	e0ab      	b.n	6da6 <_dtoa_r+0x9de>
    6c4e:	3301      	adds	r3, #1
    6c50:	1a1b      	subs	r3, r3, r0
    6c52:	2b04      	cmp	r3, #4
    6c54:	dc00      	bgt.n	6c58 <_dtoa_r+0x890>
    6c56:	e09b      	b.n	6d90 <_dtoa_r+0x9c8>
    6c58:	231c      	movs	r3, #28
    6c5a:	1a18      	subs	r0, r3, r0
    6c5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6c5e:	1824      	adds	r4, r4, r0
    6c60:	181b      	adds	r3, r3, r0
    6c62:	930b      	str	r3, [sp, #44]	; 0x2c
    6c64:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6c66:	181b      	adds	r3, r3, r0
    6c68:	930c      	str	r3, [sp, #48]	; 0x30
    6c6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6c6c:	2b00      	cmp	r3, #0
    6c6e:	dd05      	ble.n	6c7c <_dtoa_r+0x8b4>
    6c70:	001a      	movs	r2, r3
    6c72:	9905      	ldr	r1, [sp, #20]
    6c74:	9804      	ldr	r0, [sp, #16]
    6c76:	f000 fd65 	bl	7744 <__lshift>
    6c7a:	9005      	str	r0, [sp, #20]
    6c7c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6c7e:	2b00      	cmp	r3, #0
    6c80:	dd05      	ble.n	6c8e <_dtoa_r+0x8c6>
    6c82:	001a      	movs	r2, r3
    6c84:	9908      	ldr	r1, [sp, #32]
    6c86:	9804      	ldr	r0, [sp, #16]
    6c88:	f000 fd5c 	bl	7744 <__lshift>
    6c8c:	9008      	str	r0, [sp, #32]
    6c8e:	9b16      	ldr	r3, [sp, #88]	; 0x58
    6c90:	2b00      	cmp	r3, #0
    6c92:	d100      	bne.n	6c96 <_dtoa_r+0x8ce>
    6c94:	e089      	b.n	6daa <_dtoa_r+0x9e2>
    6c96:	9908      	ldr	r1, [sp, #32]
    6c98:	9805      	ldr	r0, [sp, #20]
    6c9a:	f000 fda4 	bl	77e6 <__mcmp>
    6c9e:	2800      	cmp	r0, #0
    6ca0:	db00      	blt.n	6ca4 <_dtoa_r+0x8dc>
    6ca2:	e082      	b.n	6daa <_dtoa_r+0x9e2>
    6ca4:	9b03      	ldr	r3, [sp, #12]
    6ca6:	220a      	movs	r2, #10
    6ca8:	3b01      	subs	r3, #1
    6caa:	9303      	str	r3, [sp, #12]
    6cac:	9905      	ldr	r1, [sp, #20]
    6cae:	2300      	movs	r3, #0
    6cb0:	9804      	ldr	r0, [sp, #16]
    6cb2:	f000 fbd7 	bl	7464 <__multadd>
    6cb6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6cb8:	9005      	str	r0, [sp, #20]
    6cba:	2b00      	cmp	r3, #0
    6cbc:	d100      	bne.n	6cc0 <_dtoa_r+0x8f8>
    6cbe:	e15d      	b.n	6f7c <_dtoa_r+0xbb4>
    6cc0:	2300      	movs	r3, #0
    6cc2:	0031      	movs	r1, r6
    6cc4:	220a      	movs	r2, #10
    6cc6:	9804      	ldr	r0, [sp, #16]
    6cc8:	f000 fbcc 	bl	7464 <__multadd>
    6ccc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6cce:	0006      	movs	r6, r0
    6cd0:	2b00      	cmp	r3, #0
    6cd2:	dc02      	bgt.n	6cda <_dtoa_r+0x912>
    6cd4:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6cd6:	2b02      	cmp	r3, #2
    6cd8:	dc6d      	bgt.n	6db6 <_dtoa_r+0x9ee>
    6cda:	2c00      	cmp	r4, #0
    6cdc:	dd05      	ble.n	6cea <_dtoa_r+0x922>
    6cde:	0031      	movs	r1, r6
    6ce0:	0022      	movs	r2, r4
    6ce2:	9804      	ldr	r0, [sp, #16]
    6ce4:	f000 fd2e 	bl	7744 <__lshift>
    6ce8:	0006      	movs	r6, r0
    6cea:	0030      	movs	r0, r6
    6cec:	2d00      	cmp	r5, #0
    6cee:	d011      	beq.n	6d14 <_dtoa_r+0x94c>
    6cf0:	6871      	ldr	r1, [r6, #4]
    6cf2:	9804      	ldr	r0, [sp, #16]
    6cf4:	f000 fb65 	bl	73c2 <_Balloc>
    6cf8:	0031      	movs	r1, r6
    6cfa:	0004      	movs	r4, r0
    6cfc:	6933      	ldr	r3, [r6, #16]
    6cfe:	310c      	adds	r1, #12
    6d00:	1c9a      	adds	r2, r3, #2
    6d02:	0092      	lsls	r2, r2, #2
    6d04:	300c      	adds	r0, #12
    6d06:	f7fe fbfb 	bl	5500 <memcpy>
    6d0a:	2201      	movs	r2, #1
    6d0c:	0021      	movs	r1, r4
    6d0e:	9804      	ldr	r0, [sp, #16]
    6d10:	f000 fd18 	bl	7744 <__lshift>
    6d14:	9f0d      	ldr	r7, [sp, #52]	; 0x34
    6d16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6d18:	3f01      	subs	r7, #1
    6d1a:	930b      	str	r3, [sp, #44]	; 0x2c
    6d1c:	19db      	adds	r3, r3, r7
    6d1e:	0037      	movs	r7, r6
    6d20:	0006      	movs	r6, r0
    6d22:	930f      	str	r3, [sp, #60]	; 0x3c
    6d24:	9908      	ldr	r1, [sp, #32]
    6d26:	9805      	ldr	r0, [sp, #20]
    6d28:	f7ff faca 	bl	62c0 <quorem>
    6d2c:	0039      	movs	r1, r7
    6d2e:	900d      	str	r0, [sp, #52]	; 0x34
    6d30:	0004      	movs	r4, r0
    6d32:	9805      	ldr	r0, [sp, #20]
    6d34:	f000 fd57 	bl	77e6 <__mcmp>
    6d38:	0032      	movs	r2, r6
    6d3a:	900e      	str	r0, [sp, #56]	; 0x38
    6d3c:	9908      	ldr	r1, [sp, #32]
    6d3e:	9804      	ldr	r0, [sp, #16]
    6d40:	f000 fd6a 	bl	7818 <__mdiff>
    6d44:	2301      	movs	r3, #1
    6d46:	930c      	str	r3, [sp, #48]	; 0x30
    6d48:	68c3      	ldr	r3, [r0, #12]
    6d4a:	3430      	adds	r4, #48	; 0x30
    6d4c:	0005      	movs	r5, r0
    6d4e:	2b00      	cmp	r3, #0
    6d50:	d104      	bne.n	6d5c <_dtoa_r+0x994>
    6d52:	0001      	movs	r1, r0
    6d54:	9805      	ldr	r0, [sp, #20]
    6d56:	f000 fd46 	bl	77e6 <__mcmp>
    6d5a:	900c      	str	r0, [sp, #48]	; 0x30
    6d5c:	0029      	movs	r1, r5
    6d5e:	9804      	ldr	r0, [sp, #16]
    6d60:	f000 fb67 	bl	7432 <_Bfree>
    6d64:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6d66:	9a22      	ldr	r2, [sp, #136]	; 0x88
    6d68:	4313      	orrs	r3, r2
    6d6a:	d000      	beq.n	6d6e <_dtoa_r+0x9a6>
    6d6c:	e089      	b.n	6e82 <_dtoa_r+0xaba>
    6d6e:	9a06      	ldr	r2, [sp, #24]
    6d70:	3301      	adds	r3, #1
    6d72:	4213      	tst	r3, r2
    6d74:	d000      	beq.n	6d78 <_dtoa_r+0x9b0>
    6d76:	e084      	b.n	6e82 <_dtoa_r+0xaba>
    6d78:	2c39      	cmp	r4, #57	; 0x39
    6d7a:	d100      	bne.n	6d7e <_dtoa_r+0x9b6>
    6d7c:	e0a3      	b.n	6ec6 <_dtoa_r+0xafe>
    6d7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6d80:	2b00      	cmp	r3, #0
    6d82:	dd01      	ble.n	6d88 <_dtoa_r+0x9c0>
    6d84:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    6d86:	3431      	adds	r4, #49	; 0x31
    6d88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6d8a:	1c5d      	adds	r5, r3, #1
    6d8c:	701c      	strb	r4, [r3, #0]
    6d8e:	e027      	b.n	6de0 <_dtoa_r+0xa18>
    6d90:	2b04      	cmp	r3, #4
    6d92:	d100      	bne.n	6d96 <_dtoa_r+0x9ce>
    6d94:	e769      	b.n	6c6a <_dtoa_r+0x8a2>
    6d96:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6d98:	331c      	adds	r3, #28
    6d9a:	18d2      	adds	r2, r2, r3
    6d9c:	920b      	str	r2, [sp, #44]	; 0x2c
    6d9e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6da0:	18e4      	adds	r4, r4, r3
    6da2:	18d3      	adds	r3, r2, r3
    6da4:	e760      	b.n	6c68 <_dtoa_r+0x8a0>
    6da6:	0003      	movs	r3, r0
    6da8:	e7f5      	b.n	6d96 <_dtoa_r+0x9ce>
    6daa:	2f00      	cmp	r7, #0
    6dac:	dc3c      	bgt.n	6e28 <_dtoa_r+0xa60>
    6dae:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6db0:	2b02      	cmp	r3, #2
    6db2:	dd39      	ble.n	6e28 <_dtoa_r+0xa60>
    6db4:	970d      	str	r7, [sp, #52]	; 0x34
    6db6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6db8:	2b00      	cmp	r3, #0
    6dba:	d10c      	bne.n	6dd6 <_dtoa_r+0xa0e>
    6dbc:	9908      	ldr	r1, [sp, #32]
    6dbe:	2205      	movs	r2, #5
    6dc0:	9804      	ldr	r0, [sp, #16]
    6dc2:	f000 fb4f 	bl	7464 <__multadd>
    6dc6:	9008      	str	r0, [sp, #32]
    6dc8:	0001      	movs	r1, r0
    6dca:	9805      	ldr	r0, [sp, #20]
    6dcc:	f000 fd0b 	bl	77e6 <__mcmp>
    6dd0:	2800      	cmp	r0, #0
    6dd2:	dd00      	ble.n	6dd6 <_dtoa_r+0xa0e>
    6dd4:	e55a      	b.n	688c <_dtoa_r+0x4c4>
    6dd6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    6dd8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    6dda:	43db      	mvns	r3, r3
    6ddc:	9303      	str	r3, [sp, #12]
    6dde:	2700      	movs	r7, #0
    6de0:	9908      	ldr	r1, [sp, #32]
    6de2:	9804      	ldr	r0, [sp, #16]
    6de4:	f000 fb25 	bl	7432 <_Bfree>
    6de8:	2e00      	cmp	r6, #0
    6dea:	d100      	bne.n	6dee <_dtoa_r+0xa26>
    6dec:	e63f      	b.n	6a6e <_dtoa_r+0x6a6>
    6dee:	2f00      	cmp	r7, #0
    6df0:	d005      	beq.n	6dfe <_dtoa_r+0xa36>
    6df2:	42b7      	cmp	r7, r6
    6df4:	d003      	beq.n	6dfe <_dtoa_r+0xa36>
    6df6:	0039      	movs	r1, r7
    6df8:	9804      	ldr	r0, [sp, #16]
    6dfa:	f000 fb1a 	bl	7432 <_Bfree>
    6dfe:	0031      	movs	r1, r6
    6e00:	9804      	ldr	r0, [sp, #16]
    6e02:	f000 fb16 	bl	7432 <_Bfree>
    6e06:	e632      	b.n	6a6e <_dtoa_r+0x6a6>
    6e08:	9508      	str	r5, [sp, #32]
    6e0a:	002e      	movs	r6, r5
    6e0c:	e7e3      	b.n	6dd6 <_dtoa_r+0xa0e>
    6e0e:	2300      	movs	r3, #0
    6e10:	9308      	str	r3, [sp, #32]
    6e12:	001e      	movs	r6, r3
    6e14:	e7df      	b.n	6dd6 <_dtoa_r+0xa0e>
    6e16:	46c0      	nop			; (mov r8, r8)
    6e18:	40240000 	.word	0x40240000
    6e1c:	00000433 	.word	0x00000433
    6e20:	9603      	str	r6, [sp, #12]
    6e22:	9508      	str	r5, [sp, #32]
    6e24:	002e      	movs	r6, r5
    6e26:	e531      	b.n	688c <_dtoa_r+0x4c4>
    6e28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6e2a:	970d      	str	r7, [sp, #52]	; 0x34
    6e2c:	2b00      	cmp	r3, #0
    6e2e:	d000      	beq.n	6e32 <_dtoa_r+0xa6a>
    6e30:	e753      	b.n	6cda <_dtoa_r+0x912>
    6e32:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    6e34:	9908      	ldr	r1, [sp, #32]
    6e36:	9805      	ldr	r0, [sp, #20]
    6e38:	f7ff fa42 	bl	62c0 <quorem>
    6e3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6e3e:	3030      	adds	r0, #48	; 0x30
    6e40:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    6e42:	7028      	strb	r0, [r5, #0]
    6e44:	3501      	adds	r5, #1
    6e46:	0004      	movs	r4, r0
    6e48:	1aeb      	subs	r3, r5, r3
    6e4a:	429a      	cmp	r2, r3
    6e4c:	dc78      	bgt.n	6f40 <_dtoa_r+0xb78>
    6e4e:	1e15      	subs	r5, r2, #0
    6e50:	dc00      	bgt.n	6e54 <_dtoa_r+0xa8c>
    6e52:	2501      	movs	r5, #1
    6e54:	2700      	movs	r7, #0
    6e56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6e58:	195d      	adds	r5, r3, r5
    6e5a:	9905      	ldr	r1, [sp, #20]
    6e5c:	2201      	movs	r2, #1
    6e5e:	9804      	ldr	r0, [sp, #16]
    6e60:	f000 fc70 	bl	7744 <__lshift>
    6e64:	9908      	ldr	r1, [sp, #32]
    6e66:	9005      	str	r0, [sp, #20]
    6e68:	f000 fcbd 	bl	77e6 <__mcmp>
    6e6c:	2800      	cmp	r0, #0
    6e6e:	dc2f      	bgt.n	6ed0 <_dtoa_r+0xb08>
    6e70:	d101      	bne.n	6e76 <_dtoa_r+0xaae>
    6e72:	07e3      	lsls	r3, r4, #31
    6e74:	d42c      	bmi.n	6ed0 <_dtoa_r+0xb08>
    6e76:	1e6b      	subs	r3, r5, #1
    6e78:	781a      	ldrb	r2, [r3, #0]
    6e7a:	2a30      	cmp	r2, #48	; 0x30
    6e7c:	d1b0      	bne.n	6de0 <_dtoa_r+0xa18>
    6e7e:	001d      	movs	r5, r3
    6e80:	e7f9      	b.n	6e76 <_dtoa_r+0xaae>
    6e82:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6e84:	2b00      	cmp	r3, #0
    6e86:	db07      	blt.n	6e98 <_dtoa_r+0xad0>
    6e88:	001d      	movs	r5, r3
    6e8a:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6e8c:	431d      	orrs	r5, r3
    6e8e:	d126      	bne.n	6ede <_dtoa_r+0xb16>
    6e90:	2301      	movs	r3, #1
    6e92:	9a06      	ldr	r2, [sp, #24]
    6e94:	4213      	tst	r3, r2
    6e96:	d122      	bne.n	6ede <_dtoa_r+0xb16>
    6e98:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6e9a:	2b00      	cmp	r3, #0
    6e9c:	dc00      	bgt.n	6ea0 <_dtoa_r+0xad8>
    6e9e:	e773      	b.n	6d88 <_dtoa_r+0x9c0>
    6ea0:	9905      	ldr	r1, [sp, #20]
    6ea2:	2201      	movs	r2, #1
    6ea4:	9804      	ldr	r0, [sp, #16]
    6ea6:	f000 fc4d 	bl	7744 <__lshift>
    6eaa:	9908      	ldr	r1, [sp, #32]
    6eac:	9005      	str	r0, [sp, #20]
    6eae:	f000 fc9a 	bl	77e6 <__mcmp>
    6eb2:	2800      	cmp	r0, #0
    6eb4:	dc04      	bgt.n	6ec0 <_dtoa_r+0xaf8>
    6eb6:	d000      	beq.n	6eba <_dtoa_r+0xaf2>
    6eb8:	e766      	b.n	6d88 <_dtoa_r+0x9c0>
    6eba:	07e3      	lsls	r3, r4, #31
    6ebc:	d400      	bmi.n	6ec0 <_dtoa_r+0xaf8>
    6ebe:	e763      	b.n	6d88 <_dtoa_r+0x9c0>
    6ec0:	2c39      	cmp	r4, #57	; 0x39
    6ec2:	d000      	beq.n	6ec6 <_dtoa_r+0xafe>
    6ec4:	e75e      	b.n	6d84 <_dtoa_r+0x9bc>
    6ec6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6ec8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6eca:	1c5d      	adds	r5, r3, #1
    6ecc:	2339      	movs	r3, #57	; 0x39
    6ece:	7013      	strb	r3, [r2, #0]
    6ed0:	1e6b      	subs	r3, r5, #1
    6ed2:	781a      	ldrb	r2, [r3, #0]
    6ed4:	2a39      	cmp	r2, #57	; 0x39
    6ed6:	d03b      	beq.n	6f50 <_dtoa_r+0xb88>
    6ed8:	3201      	adds	r2, #1
    6eda:	701a      	strb	r2, [r3, #0]
    6edc:	e780      	b.n	6de0 <_dtoa_r+0xa18>
    6ede:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6ee0:	3301      	adds	r3, #1
    6ee2:	930d      	str	r3, [sp, #52]	; 0x34
    6ee4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6ee6:	2b00      	cmp	r3, #0
    6ee8:	dd05      	ble.n	6ef6 <_dtoa_r+0xb2e>
    6eea:	2c39      	cmp	r4, #57	; 0x39
    6eec:	d0eb      	beq.n	6ec6 <_dtoa_r+0xafe>
    6eee:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    6ef0:	3401      	adds	r4, #1
    6ef2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6ef4:	e74a      	b.n	6d8c <_dtoa_r+0x9c4>
    6ef6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6ef8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6efa:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    6efc:	701c      	strb	r4, [r3, #0]
    6efe:	4293      	cmp	r3, r2
    6f00:	d0ab      	beq.n	6e5a <_dtoa_r+0xa92>
    6f02:	2300      	movs	r3, #0
    6f04:	220a      	movs	r2, #10
    6f06:	9905      	ldr	r1, [sp, #20]
    6f08:	9804      	ldr	r0, [sp, #16]
    6f0a:	f000 faab 	bl	7464 <__multadd>
    6f0e:	2300      	movs	r3, #0
    6f10:	9005      	str	r0, [sp, #20]
    6f12:	220a      	movs	r2, #10
    6f14:	0039      	movs	r1, r7
    6f16:	9804      	ldr	r0, [sp, #16]
    6f18:	42b7      	cmp	r7, r6
    6f1a:	d106      	bne.n	6f2a <_dtoa_r+0xb62>
    6f1c:	f000 faa2 	bl	7464 <__multadd>
    6f20:	0007      	movs	r7, r0
    6f22:	0006      	movs	r6, r0
    6f24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6f26:	930b      	str	r3, [sp, #44]	; 0x2c
    6f28:	e6fc      	b.n	6d24 <_dtoa_r+0x95c>
    6f2a:	f000 fa9b 	bl	7464 <__multadd>
    6f2e:	0031      	movs	r1, r6
    6f30:	0007      	movs	r7, r0
    6f32:	2300      	movs	r3, #0
    6f34:	220a      	movs	r2, #10
    6f36:	9804      	ldr	r0, [sp, #16]
    6f38:	f000 fa94 	bl	7464 <__multadd>
    6f3c:	0006      	movs	r6, r0
    6f3e:	e7f1      	b.n	6f24 <_dtoa_r+0xb5c>
    6f40:	2300      	movs	r3, #0
    6f42:	220a      	movs	r2, #10
    6f44:	9905      	ldr	r1, [sp, #20]
    6f46:	9804      	ldr	r0, [sp, #16]
    6f48:	f000 fa8c 	bl	7464 <__multadd>
    6f4c:	9005      	str	r0, [sp, #20]
    6f4e:	e771      	b.n	6e34 <_dtoa_r+0xa6c>
    6f50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6f52:	429a      	cmp	r2, r3
    6f54:	d105      	bne.n	6f62 <_dtoa_r+0xb9a>
    6f56:	9b03      	ldr	r3, [sp, #12]
    6f58:	3301      	adds	r3, #1
    6f5a:	9303      	str	r3, [sp, #12]
    6f5c:	2331      	movs	r3, #49	; 0x31
    6f5e:	7013      	strb	r3, [r2, #0]
    6f60:	e73e      	b.n	6de0 <_dtoa_r+0xa18>
    6f62:	001d      	movs	r5, r3
    6f64:	e7b4      	b.n	6ed0 <_dtoa_r+0xb08>
    6f66:	4b0a      	ldr	r3, [pc, #40]	; (6f90 <_dtoa_r+0xbc8>)
    6f68:	9a26      	ldr	r2, [sp, #152]	; 0x98
    6f6a:	930a      	str	r3, [sp, #40]	; 0x28
    6f6c:	4b09      	ldr	r3, [pc, #36]	; (6f94 <_dtoa_r+0xbcc>)
    6f6e:	2a00      	cmp	r2, #0
    6f70:	d001      	beq.n	6f76 <_dtoa_r+0xbae>
    6f72:	9a26      	ldr	r2, [sp, #152]	; 0x98
    6f74:	6013      	str	r3, [r2, #0]
    6f76:	980a      	ldr	r0, [sp, #40]	; 0x28
    6f78:	b01d      	add	sp, #116	; 0x74
    6f7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6f7c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6f7e:	2b00      	cmp	r3, #0
    6f80:	dd00      	ble.n	6f84 <_dtoa_r+0xbbc>
    6f82:	e756      	b.n	6e32 <_dtoa_r+0xa6a>
    6f84:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6f86:	2b02      	cmp	r3, #2
    6f88:	dc00      	bgt.n	6f8c <_dtoa_r+0xbc4>
    6f8a:	e752      	b.n	6e32 <_dtoa_r+0xa6a>
    6f8c:	e713      	b.n	6db6 <_dtoa_r+0x9ee>
    6f8e:	46c0      	nop			; (mov r8, r8)
    6f90:	0000ad14 	.word	0x0000ad14
    6f94:	0000ad1c 	.word	0x0000ad1c

00006f98 <__sflush_r>:
    6f98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6f9a:	898a      	ldrh	r2, [r1, #12]
    6f9c:	0005      	movs	r5, r0
    6f9e:	000c      	movs	r4, r1
    6fa0:	0713      	lsls	r3, r2, #28
    6fa2:	d460      	bmi.n	7066 <__sflush_r+0xce>
    6fa4:	684b      	ldr	r3, [r1, #4]
    6fa6:	2b00      	cmp	r3, #0
    6fa8:	dc04      	bgt.n	6fb4 <__sflush_r+0x1c>
    6faa:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    6fac:	2b00      	cmp	r3, #0
    6fae:	dc01      	bgt.n	6fb4 <__sflush_r+0x1c>
    6fb0:	2000      	movs	r0, #0
    6fb2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    6fb4:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    6fb6:	2f00      	cmp	r7, #0
    6fb8:	d0fa      	beq.n	6fb0 <__sflush_r+0x18>
    6fba:	2300      	movs	r3, #0
    6fbc:	682e      	ldr	r6, [r5, #0]
    6fbe:	602b      	str	r3, [r5, #0]
    6fc0:	2380      	movs	r3, #128	; 0x80
    6fc2:	015b      	lsls	r3, r3, #5
    6fc4:	401a      	ands	r2, r3
    6fc6:	d034      	beq.n	7032 <__sflush_r+0x9a>
    6fc8:	6d60      	ldr	r0, [r4, #84]	; 0x54
    6fca:	89a3      	ldrh	r3, [r4, #12]
    6fcc:	075b      	lsls	r3, r3, #29
    6fce:	d506      	bpl.n	6fde <__sflush_r+0x46>
    6fd0:	6863      	ldr	r3, [r4, #4]
    6fd2:	1ac0      	subs	r0, r0, r3
    6fd4:	6b63      	ldr	r3, [r4, #52]	; 0x34
    6fd6:	2b00      	cmp	r3, #0
    6fd8:	d001      	beq.n	6fde <__sflush_r+0x46>
    6fda:	6c23      	ldr	r3, [r4, #64]	; 0x40
    6fdc:	1ac0      	subs	r0, r0, r3
    6fde:	0002      	movs	r2, r0
    6fe0:	6a21      	ldr	r1, [r4, #32]
    6fe2:	2300      	movs	r3, #0
    6fe4:	0028      	movs	r0, r5
    6fe6:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    6fe8:	47b8      	blx	r7
    6fea:	89a1      	ldrh	r1, [r4, #12]
    6fec:	1c43      	adds	r3, r0, #1
    6fee:	d106      	bne.n	6ffe <__sflush_r+0x66>
    6ff0:	682b      	ldr	r3, [r5, #0]
    6ff2:	2b1d      	cmp	r3, #29
    6ff4:	d831      	bhi.n	705a <__sflush_r+0xc2>
    6ff6:	4a2c      	ldr	r2, [pc, #176]	; (70a8 <__sflush_r+0x110>)
    6ff8:	40da      	lsrs	r2, r3
    6ffa:	07d3      	lsls	r3, r2, #31
    6ffc:	d52d      	bpl.n	705a <__sflush_r+0xc2>
    6ffe:	2300      	movs	r3, #0
    7000:	6063      	str	r3, [r4, #4]
    7002:	6923      	ldr	r3, [r4, #16]
    7004:	6023      	str	r3, [r4, #0]
    7006:	04cb      	lsls	r3, r1, #19
    7008:	d505      	bpl.n	7016 <__sflush_r+0x7e>
    700a:	1c43      	adds	r3, r0, #1
    700c:	d102      	bne.n	7014 <__sflush_r+0x7c>
    700e:	682b      	ldr	r3, [r5, #0]
    7010:	2b00      	cmp	r3, #0
    7012:	d100      	bne.n	7016 <__sflush_r+0x7e>
    7014:	6560      	str	r0, [r4, #84]	; 0x54
    7016:	6b61      	ldr	r1, [r4, #52]	; 0x34
    7018:	602e      	str	r6, [r5, #0]
    701a:	2900      	cmp	r1, #0
    701c:	d0c8      	beq.n	6fb0 <__sflush_r+0x18>
    701e:	0023      	movs	r3, r4
    7020:	3344      	adds	r3, #68	; 0x44
    7022:	4299      	cmp	r1, r3
    7024:	d002      	beq.n	702c <__sflush_r+0x94>
    7026:	0028      	movs	r0, r5
    7028:	f000 fcbc 	bl	79a4 <_free_r>
    702c:	2000      	movs	r0, #0
    702e:	6360      	str	r0, [r4, #52]	; 0x34
    7030:	e7bf      	b.n	6fb2 <__sflush_r+0x1a>
    7032:	2301      	movs	r3, #1
    7034:	6a21      	ldr	r1, [r4, #32]
    7036:	0028      	movs	r0, r5
    7038:	47b8      	blx	r7
    703a:	1c43      	adds	r3, r0, #1
    703c:	d1c5      	bne.n	6fca <__sflush_r+0x32>
    703e:	682b      	ldr	r3, [r5, #0]
    7040:	2b00      	cmp	r3, #0
    7042:	d0c2      	beq.n	6fca <__sflush_r+0x32>
    7044:	2b1d      	cmp	r3, #29
    7046:	d001      	beq.n	704c <__sflush_r+0xb4>
    7048:	2b16      	cmp	r3, #22
    704a:	d101      	bne.n	7050 <__sflush_r+0xb8>
    704c:	602e      	str	r6, [r5, #0]
    704e:	e7af      	b.n	6fb0 <__sflush_r+0x18>
    7050:	2340      	movs	r3, #64	; 0x40
    7052:	89a2      	ldrh	r2, [r4, #12]
    7054:	4313      	orrs	r3, r2
    7056:	81a3      	strh	r3, [r4, #12]
    7058:	e7ab      	b.n	6fb2 <__sflush_r+0x1a>
    705a:	2340      	movs	r3, #64	; 0x40
    705c:	430b      	orrs	r3, r1
    705e:	2001      	movs	r0, #1
    7060:	81a3      	strh	r3, [r4, #12]
    7062:	4240      	negs	r0, r0
    7064:	e7a5      	b.n	6fb2 <__sflush_r+0x1a>
    7066:	690f      	ldr	r7, [r1, #16]
    7068:	2f00      	cmp	r7, #0
    706a:	d0a1      	beq.n	6fb0 <__sflush_r+0x18>
    706c:	680b      	ldr	r3, [r1, #0]
    706e:	600f      	str	r7, [r1, #0]
    7070:	1bdb      	subs	r3, r3, r7
    7072:	9301      	str	r3, [sp, #4]
    7074:	2300      	movs	r3, #0
    7076:	0792      	lsls	r2, r2, #30
    7078:	d100      	bne.n	707c <__sflush_r+0xe4>
    707a:	694b      	ldr	r3, [r1, #20]
    707c:	60a3      	str	r3, [r4, #8]
    707e:	9b01      	ldr	r3, [sp, #4]
    7080:	2b00      	cmp	r3, #0
    7082:	dc00      	bgt.n	7086 <__sflush_r+0xee>
    7084:	e794      	b.n	6fb0 <__sflush_r+0x18>
    7086:	9b01      	ldr	r3, [sp, #4]
    7088:	003a      	movs	r2, r7
    708a:	6a21      	ldr	r1, [r4, #32]
    708c:	0028      	movs	r0, r5
    708e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    7090:	47b0      	blx	r6
    7092:	2800      	cmp	r0, #0
    7094:	dc03      	bgt.n	709e <__sflush_r+0x106>
    7096:	2340      	movs	r3, #64	; 0x40
    7098:	89a2      	ldrh	r2, [r4, #12]
    709a:	4313      	orrs	r3, r2
    709c:	e7df      	b.n	705e <__sflush_r+0xc6>
    709e:	9b01      	ldr	r3, [sp, #4]
    70a0:	183f      	adds	r7, r7, r0
    70a2:	1a1b      	subs	r3, r3, r0
    70a4:	9301      	str	r3, [sp, #4]
    70a6:	e7ea      	b.n	707e <__sflush_r+0xe6>
    70a8:	20400001 	.word	0x20400001

000070ac <_fflush_r>:
    70ac:	690b      	ldr	r3, [r1, #16]
    70ae:	b570      	push	{r4, r5, r6, lr}
    70b0:	0005      	movs	r5, r0
    70b2:	000c      	movs	r4, r1
    70b4:	2b00      	cmp	r3, #0
    70b6:	d101      	bne.n	70bc <_fflush_r+0x10>
    70b8:	2000      	movs	r0, #0
    70ba:	bd70      	pop	{r4, r5, r6, pc}
    70bc:	2800      	cmp	r0, #0
    70be:	d004      	beq.n	70ca <_fflush_r+0x1e>
    70c0:	6983      	ldr	r3, [r0, #24]
    70c2:	2b00      	cmp	r3, #0
    70c4:	d101      	bne.n	70ca <_fflush_r+0x1e>
    70c6:	f000 f85f 	bl	7188 <__sinit>
    70ca:	4b0b      	ldr	r3, [pc, #44]	; (70f8 <_fflush_r+0x4c>)
    70cc:	429c      	cmp	r4, r3
    70ce:	d109      	bne.n	70e4 <_fflush_r+0x38>
    70d0:	686c      	ldr	r4, [r5, #4]
    70d2:	220c      	movs	r2, #12
    70d4:	5ea3      	ldrsh	r3, [r4, r2]
    70d6:	2b00      	cmp	r3, #0
    70d8:	d0ee      	beq.n	70b8 <_fflush_r+0xc>
    70da:	0021      	movs	r1, r4
    70dc:	0028      	movs	r0, r5
    70de:	f7ff ff5b 	bl	6f98 <__sflush_r>
    70e2:	e7ea      	b.n	70ba <_fflush_r+0xe>
    70e4:	4b05      	ldr	r3, [pc, #20]	; (70fc <_fflush_r+0x50>)
    70e6:	429c      	cmp	r4, r3
    70e8:	d101      	bne.n	70ee <_fflush_r+0x42>
    70ea:	68ac      	ldr	r4, [r5, #8]
    70ec:	e7f1      	b.n	70d2 <_fflush_r+0x26>
    70ee:	4b04      	ldr	r3, [pc, #16]	; (7100 <_fflush_r+0x54>)
    70f0:	429c      	cmp	r4, r3
    70f2:	d1ee      	bne.n	70d2 <_fflush_r+0x26>
    70f4:	68ec      	ldr	r4, [r5, #12]
    70f6:	e7ec      	b.n	70d2 <_fflush_r+0x26>
    70f8:	0000ad44 	.word	0x0000ad44
    70fc:	0000ad64 	.word	0x0000ad64
    7100:	0000ad24 	.word	0x0000ad24

00007104 <_cleanup_r>:
    7104:	b510      	push	{r4, lr}
    7106:	4902      	ldr	r1, [pc, #8]	; (7110 <_cleanup_r+0xc>)
    7108:	f000 f8b2 	bl	7270 <_fwalk_reent>
    710c:	bd10      	pop	{r4, pc}
    710e:	46c0      	nop			; (mov r8, r8)
    7110:	000070ad 	.word	0x000070ad

00007114 <std.isra.0>:
    7114:	2300      	movs	r3, #0
    7116:	b510      	push	{r4, lr}
    7118:	0004      	movs	r4, r0
    711a:	6003      	str	r3, [r0, #0]
    711c:	6043      	str	r3, [r0, #4]
    711e:	6083      	str	r3, [r0, #8]
    7120:	8181      	strh	r1, [r0, #12]
    7122:	6643      	str	r3, [r0, #100]	; 0x64
    7124:	81c2      	strh	r2, [r0, #14]
    7126:	6103      	str	r3, [r0, #16]
    7128:	6143      	str	r3, [r0, #20]
    712a:	6183      	str	r3, [r0, #24]
    712c:	0019      	movs	r1, r3
    712e:	2208      	movs	r2, #8
    7130:	305c      	adds	r0, #92	; 0x5c
    7132:	f7fe f9ee 	bl	5512 <memset>
    7136:	4b05      	ldr	r3, [pc, #20]	; (714c <std.isra.0+0x38>)
    7138:	6224      	str	r4, [r4, #32]
    713a:	6263      	str	r3, [r4, #36]	; 0x24
    713c:	4b04      	ldr	r3, [pc, #16]	; (7150 <std.isra.0+0x3c>)
    713e:	62a3      	str	r3, [r4, #40]	; 0x28
    7140:	4b04      	ldr	r3, [pc, #16]	; (7154 <std.isra.0+0x40>)
    7142:	62e3      	str	r3, [r4, #44]	; 0x2c
    7144:	4b04      	ldr	r3, [pc, #16]	; (7158 <std.isra.0+0x44>)
    7146:	6323      	str	r3, [r4, #48]	; 0x30
    7148:	bd10      	pop	{r4, pc}
    714a:	46c0      	nop			; (mov r8, r8)
    714c:	00007e0d 	.word	0x00007e0d
    7150:	00007e35 	.word	0x00007e35
    7154:	00007e6d 	.word	0x00007e6d
    7158:	00007e99 	.word	0x00007e99

0000715c <__sfmoreglue>:
    715c:	b570      	push	{r4, r5, r6, lr}
    715e:	2568      	movs	r5, #104	; 0x68
    7160:	1e4a      	subs	r2, r1, #1
    7162:	4355      	muls	r5, r2
    7164:	000e      	movs	r6, r1
    7166:	0029      	movs	r1, r5
    7168:	3174      	adds	r1, #116	; 0x74
    716a:	f000 fc65 	bl	7a38 <_malloc_r>
    716e:	1e04      	subs	r4, r0, #0
    7170:	d008      	beq.n	7184 <__sfmoreglue+0x28>
    7172:	2100      	movs	r1, #0
    7174:	002a      	movs	r2, r5
    7176:	6001      	str	r1, [r0, #0]
    7178:	6046      	str	r6, [r0, #4]
    717a:	300c      	adds	r0, #12
    717c:	60a0      	str	r0, [r4, #8]
    717e:	3268      	adds	r2, #104	; 0x68
    7180:	f7fe f9c7 	bl	5512 <memset>
    7184:	0020      	movs	r0, r4
    7186:	bd70      	pop	{r4, r5, r6, pc}

00007188 <__sinit>:
    7188:	6983      	ldr	r3, [r0, #24]
    718a:	b513      	push	{r0, r1, r4, lr}
    718c:	0004      	movs	r4, r0
    718e:	2b00      	cmp	r3, #0
    7190:	d128      	bne.n	71e4 <__sinit+0x5c>
    7192:	6483      	str	r3, [r0, #72]	; 0x48
    7194:	64c3      	str	r3, [r0, #76]	; 0x4c
    7196:	6503      	str	r3, [r0, #80]	; 0x50
    7198:	4b13      	ldr	r3, [pc, #76]	; (71e8 <__sinit+0x60>)
    719a:	4a14      	ldr	r2, [pc, #80]	; (71ec <__sinit+0x64>)
    719c:	681b      	ldr	r3, [r3, #0]
    719e:	6282      	str	r2, [r0, #40]	; 0x28
    71a0:	9301      	str	r3, [sp, #4]
    71a2:	4298      	cmp	r0, r3
    71a4:	d101      	bne.n	71aa <__sinit+0x22>
    71a6:	2301      	movs	r3, #1
    71a8:	6183      	str	r3, [r0, #24]
    71aa:	0020      	movs	r0, r4
    71ac:	f000 f820 	bl	71f0 <__sfp>
    71b0:	6060      	str	r0, [r4, #4]
    71b2:	0020      	movs	r0, r4
    71b4:	f000 f81c 	bl	71f0 <__sfp>
    71b8:	60a0      	str	r0, [r4, #8]
    71ba:	0020      	movs	r0, r4
    71bc:	f000 f818 	bl	71f0 <__sfp>
    71c0:	2200      	movs	r2, #0
    71c2:	60e0      	str	r0, [r4, #12]
    71c4:	2104      	movs	r1, #4
    71c6:	6860      	ldr	r0, [r4, #4]
    71c8:	f7ff ffa4 	bl	7114 <std.isra.0>
    71cc:	2201      	movs	r2, #1
    71ce:	2109      	movs	r1, #9
    71d0:	68a0      	ldr	r0, [r4, #8]
    71d2:	f7ff ff9f 	bl	7114 <std.isra.0>
    71d6:	2202      	movs	r2, #2
    71d8:	2112      	movs	r1, #18
    71da:	68e0      	ldr	r0, [r4, #12]
    71dc:	f7ff ff9a 	bl	7114 <std.isra.0>
    71e0:	2301      	movs	r3, #1
    71e2:	61a3      	str	r3, [r4, #24]
    71e4:	bd13      	pop	{r0, r1, r4, pc}
    71e6:	46c0      	nop			; (mov r8, r8)
    71e8:	0000acdc 	.word	0x0000acdc
    71ec:	00007105 	.word	0x00007105

000071f0 <__sfp>:
    71f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    71f2:	4b1e      	ldr	r3, [pc, #120]	; (726c <__sfp+0x7c>)
    71f4:	0007      	movs	r7, r0
    71f6:	681e      	ldr	r6, [r3, #0]
    71f8:	69b3      	ldr	r3, [r6, #24]
    71fa:	2b00      	cmp	r3, #0
    71fc:	d102      	bne.n	7204 <__sfp+0x14>
    71fe:	0030      	movs	r0, r6
    7200:	f7ff ffc2 	bl	7188 <__sinit>
    7204:	3648      	adds	r6, #72	; 0x48
    7206:	68b4      	ldr	r4, [r6, #8]
    7208:	6873      	ldr	r3, [r6, #4]
    720a:	3b01      	subs	r3, #1
    720c:	d504      	bpl.n	7218 <__sfp+0x28>
    720e:	6833      	ldr	r3, [r6, #0]
    7210:	2b00      	cmp	r3, #0
    7212:	d007      	beq.n	7224 <__sfp+0x34>
    7214:	6836      	ldr	r6, [r6, #0]
    7216:	e7f6      	b.n	7206 <__sfp+0x16>
    7218:	220c      	movs	r2, #12
    721a:	5ea5      	ldrsh	r5, [r4, r2]
    721c:	2d00      	cmp	r5, #0
    721e:	d00d      	beq.n	723c <__sfp+0x4c>
    7220:	3468      	adds	r4, #104	; 0x68
    7222:	e7f2      	b.n	720a <__sfp+0x1a>
    7224:	2104      	movs	r1, #4
    7226:	0038      	movs	r0, r7
    7228:	f7ff ff98 	bl	715c <__sfmoreglue>
    722c:	6030      	str	r0, [r6, #0]
    722e:	2800      	cmp	r0, #0
    7230:	d1f0      	bne.n	7214 <__sfp+0x24>
    7232:	230c      	movs	r3, #12
    7234:	0004      	movs	r4, r0
    7236:	603b      	str	r3, [r7, #0]
    7238:	0020      	movs	r0, r4
    723a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    723c:	2301      	movs	r3, #1
    723e:	0020      	movs	r0, r4
    7240:	425b      	negs	r3, r3
    7242:	81e3      	strh	r3, [r4, #14]
    7244:	3302      	adds	r3, #2
    7246:	81a3      	strh	r3, [r4, #12]
    7248:	6665      	str	r5, [r4, #100]	; 0x64
    724a:	6025      	str	r5, [r4, #0]
    724c:	60a5      	str	r5, [r4, #8]
    724e:	6065      	str	r5, [r4, #4]
    7250:	6125      	str	r5, [r4, #16]
    7252:	6165      	str	r5, [r4, #20]
    7254:	61a5      	str	r5, [r4, #24]
    7256:	2208      	movs	r2, #8
    7258:	0029      	movs	r1, r5
    725a:	305c      	adds	r0, #92	; 0x5c
    725c:	f7fe f959 	bl	5512 <memset>
    7260:	6365      	str	r5, [r4, #52]	; 0x34
    7262:	63a5      	str	r5, [r4, #56]	; 0x38
    7264:	64a5      	str	r5, [r4, #72]	; 0x48
    7266:	64e5      	str	r5, [r4, #76]	; 0x4c
    7268:	e7e6      	b.n	7238 <__sfp+0x48>
    726a:	46c0      	nop			; (mov r8, r8)
    726c:	0000acdc 	.word	0x0000acdc

00007270 <_fwalk_reent>:
    7270:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7272:	0004      	movs	r4, r0
    7274:	0007      	movs	r7, r0
    7276:	2600      	movs	r6, #0
    7278:	9101      	str	r1, [sp, #4]
    727a:	3448      	adds	r4, #72	; 0x48
    727c:	2c00      	cmp	r4, #0
    727e:	d101      	bne.n	7284 <_fwalk_reent+0x14>
    7280:	0030      	movs	r0, r6
    7282:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    7284:	6863      	ldr	r3, [r4, #4]
    7286:	68a5      	ldr	r5, [r4, #8]
    7288:	9300      	str	r3, [sp, #0]
    728a:	9b00      	ldr	r3, [sp, #0]
    728c:	3b01      	subs	r3, #1
    728e:	9300      	str	r3, [sp, #0]
    7290:	d501      	bpl.n	7296 <_fwalk_reent+0x26>
    7292:	6824      	ldr	r4, [r4, #0]
    7294:	e7f2      	b.n	727c <_fwalk_reent+0xc>
    7296:	89ab      	ldrh	r3, [r5, #12]
    7298:	2b01      	cmp	r3, #1
    729a:	d908      	bls.n	72ae <_fwalk_reent+0x3e>
    729c:	220e      	movs	r2, #14
    729e:	5eab      	ldrsh	r3, [r5, r2]
    72a0:	3301      	adds	r3, #1
    72a2:	d004      	beq.n	72ae <_fwalk_reent+0x3e>
    72a4:	0029      	movs	r1, r5
    72a6:	0038      	movs	r0, r7
    72a8:	9b01      	ldr	r3, [sp, #4]
    72aa:	4798      	blx	r3
    72ac:	4306      	orrs	r6, r0
    72ae:	3568      	adds	r5, #104	; 0x68
    72b0:	e7eb      	b.n	728a <_fwalk_reent+0x1a>
	...

000072b4 <_localeconv_r>:
    72b4:	4b03      	ldr	r3, [pc, #12]	; (72c4 <_localeconv_r+0x10>)
    72b6:	681b      	ldr	r3, [r3, #0]
    72b8:	6a18      	ldr	r0, [r3, #32]
    72ba:	2800      	cmp	r0, #0
    72bc:	d100      	bne.n	72c0 <_localeconv_r+0xc>
    72be:	4802      	ldr	r0, [pc, #8]	; (72c8 <_localeconv_r+0x14>)
    72c0:	30f0      	adds	r0, #240	; 0xf0
    72c2:	4770      	bx	lr
    72c4:	20000010 	.word	0x20000010
    72c8:	20000074 	.word	0x20000074

000072cc <__swhatbuf_r>:
    72cc:	b570      	push	{r4, r5, r6, lr}
    72ce:	000e      	movs	r6, r1
    72d0:	001d      	movs	r5, r3
    72d2:	230e      	movs	r3, #14
    72d4:	5ec9      	ldrsh	r1, [r1, r3]
    72d6:	b090      	sub	sp, #64	; 0x40
    72d8:	0014      	movs	r4, r2
    72da:	2900      	cmp	r1, #0
    72dc:	da07      	bge.n	72ee <__swhatbuf_r+0x22>
    72de:	2300      	movs	r3, #0
    72e0:	602b      	str	r3, [r5, #0]
    72e2:	89b3      	ldrh	r3, [r6, #12]
    72e4:	061b      	lsls	r3, r3, #24
    72e6:	d411      	bmi.n	730c <__swhatbuf_r+0x40>
    72e8:	2380      	movs	r3, #128	; 0x80
    72ea:	00db      	lsls	r3, r3, #3
    72ec:	e00f      	b.n	730e <__swhatbuf_r+0x42>
    72ee:	aa01      	add	r2, sp, #4
    72f0:	f000 fdfe 	bl	7ef0 <_fstat_r>
    72f4:	2800      	cmp	r0, #0
    72f6:	dbf2      	blt.n	72de <__swhatbuf_r+0x12>
    72f8:	22f0      	movs	r2, #240	; 0xf0
    72fa:	9b02      	ldr	r3, [sp, #8]
    72fc:	0212      	lsls	r2, r2, #8
    72fe:	4013      	ands	r3, r2
    7300:	4a05      	ldr	r2, [pc, #20]	; (7318 <__swhatbuf_r+0x4c>)
    7302:	189b      	adds	r3, r3, r2
    7304:	425a      	negs	r2, r3
    7306:	4153      	adcs	r3, r2
    7308:	602b      	str	r3, [r5, #0]
    730a:	e7ed      	b.n	72e8 <__swhatbuf_r+0x1c>
    730c:	2340      	movs	r3, #64	; 0x40
    730e:	2000      	movs	r0, #0
    7310:	6023      	str	r3, [r4, #0]
    7312:	b010      	add	sp, #64	; 0x40
    7314:	bd70      	pop	{r4, r5, r6, pc}
    7316:	46c0      	nop			; (mov r8, r8)
    7318:	ffffe000 	.word	0xffffe000

0000731c <__smakebuf_r>:
    731c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    731e:	2602      	movs	r6, #2
    7320:	898b      	ldrh	r3, [r1, #12]
    7322:	0005      	movs	r5, r0
    7324:	000c      	movs	r4, r1
    7326:	4233      	tst	r3, r6
    7328:	d006      	beq.n	7338 <__smakebuf_r+0x1c>
    732a:	0023      	movs	r3, r4
    732c:	3347      	adds	r3, #71	; 0x47
    732e:	6023      	str	r3, [r4, #0]
    7330:	6123      	str	r3, [r4, #16]
    7332:	2301      	movs	r3, #1
    7334:	6163      	str	r3, [r4, #20]
    7336:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    7338:	ab01      	add	r3, sp, #4
    733a:	466a      	mov	r2, sp
    733c:	f7ff ffc6 	bl	72cc <__swhatbuf_r>
    7340:	9900      	ldr	r1, [sp, #0]
    7342:	0007      	movs	r7, r0
    7344:	0028      	movs	r0, r5
    7346:	f000 fb77 	bl	7a38 <_malloc_r>
    734a:	2800      	cmp	r0, #0
    734c:	d106      	bne.n	735c <__smakebuf_r+0x40>
    734e:	220c      	movs	r2, #12
    7350:	5ea3      	ldrsh	r3, [r4, r2]
    7352:	059a      	lsls	r2, r3, #22
    7354:	d4ef      	bmi.n	7336 <__smakebuf_r+0x1a>
    7356:	431e      	orrs	r6, r3
    7358:	81a6      	strh	r6, [r4, #12]
    735a:	e7e6      	b.n	732a <__smakebuf_r+0xe>
    735c:	4b0d      	ldr	r3, [pc, #52]	; (7394 <__smakebuf_r+0x78>)
    735e:	62ab      	str	r3, [r5, #40]	; 0x28
    7360:	2380      	movs	r3, #128	; 0x80
    7362:	89a2      	ldrh	r2, [r4, #12]
    7364:	6020      	str	r0, [r4, #0]
    7366:	4313      	orrs	r3, r2
    7368:	81a3      	strh	r3, [r4, #12]
    736a:	9b00      	ldr	r3, [sp, #0]
    736c:	6120      	str	r0, [r4, #16]
    736e:	6163      	str	r3, [r4, #20]
    7370:	9b01      	ldr	r3, [sp, #4]
    7372:	2b00      	cmp	r3, #0
    7374:	d00a      	beq.n	738c <__smakebuf_r+0x70>
    7376:	230e      	movs	r3, #14
    7378:	5ee1      	ldrsh	r1, [r4, r3]
    737a:	0028      	movs	r0, r5
    737c:	f000 fdca 	bl	7f14 <_isatty_r>
    7380:	2800      	cmp	r0, #0
    7382:	d003      	beq.n	738c <__smakebuf_r+0x70>
    7384:	2301      	movs	r3, #1
    7386:	89a2      	ldrh	r2, [r4, #12]
    7388:	4313      	orrs	r3, r2
    738a:	81a3      	strh	r3, [r4, #12]
    738c:	89a0      	ldrh	r0, [r4, #12]
    738e:	4338      	orrs	r0, r7
    7390:	81a0      	strh	r0, [r4, #12]
    7392:	e7d0      	b.n	7336 <__smakebuf_r+0x1a>
    7394:	00007105 	.word	0x00007105

00007398 <malloc>:
    7398:	b510      	push	{r4, lr}
    739a:	4b03      	ldr	r3, [pc, #12]	; (73a8 <malloc+0x10>)
    739c:	0001      	movs	r1, r0
    739e:	6818      	ldr	r0, [r3, #0]
    73a0:	f000 fb4a 	bl	7a38 <_malloc_r>
    73a4:	bd10      	pop	{r4, pc}
    73a6:	46c0      	nop			; (mov r8, r8)
    73a8:	20000010 	.word	0x20000010

000073ac <memchr>:
    73ac:	b2c9      	uxtb	r1, r1
    73ae:	1882      	adds	r2, r0, r2
    73b0:	4290      	cmp	r0, r2
    73b2:	d101      	bne.n	73b8 <memchr+0xc>
    73b4:	2000      	movs	r0, #0
    73b6:	4770      	bx	lr
    73b8:	7803      	ldrb	r3, [r0, #0]
    73ba:	428b      	cmp	r3, r1
    73bc:	d0fb      	beq.n	73b6 <memchr+0xa>
    73be:	3001      	adds	r0, #1
    73c0:	e7f6      	b.n	73b0 <memchr+0x4>

000073c2 <_Balloc>:
    73c2:	b570      	push	{r4, r5, r6, lr}
    73c4:	6a46      	ldr	r6, [r0, #36]	; 0x24
    73c6:	0004      	movs	r4, r0
    73c8:	000d      	movs	r5, r1
    73ca:	2e00      	cmp	r6, #0
    73cc:	d107      	bne.n	73de <_Balloc+0x1c>
    73ce:	2010      	movs	r0, #16
    73d0:	f7ff ffe2 	bl	7398 <malloc>
    73d4:	6260      	str	r0, [r4, #36]	; 0x24
    73d6:	6046      	str	r6, [r0, #4]
    73d8:	6086      	str	r6, [r0, #8]
    73da:	6006      	str	r6, [r0, #0]
    73dc:	60c6      	str	r6, [r0, #12]
    73de:	6a66      	ldr	r6, [r4, #36]	; 0x24
    73e0:	68f3      	ldr	r3, [r6, #12]
    73e2:	2b00      	cmp	r3, #0
    73e4:	d013      	beq.n	740e <_Balloc+0x4c>
    73e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    73e8:	00aa      	lsls	r2, r5, #2
    73ea:	68db      	ldr	r3, [r3, #12]
    73ec:	189b      	adds	r3, r3, r2
    73ee:	6818      	ldr	r0, [r3, #0]
    73f0:	2800      	cmp	r0, #0
    73f2:	d118      	bne.n	7426 <_Balloc+0x64>
    73f4:	2101      	movs	r1, #1
    73f6:	000e      	movs	r6, r1
    73f8:	40ae      	lsls	r6, r5
    73fa:	1d72      	adds	r2, r6, #5
    73fc:	0092      	lsls	r2, r2, #2
    73fe:	0020      	movs	r0, r4
    7400:	f000 fac2 	bl	7988 <_calloc_r>
    7404:	2800      	cmp	r0, #0
    7406:	d00c      	beq.n	7422 <_Balloc+0x60>
    7408:	6045      	str	r5, [r0, #4]
    740a:	6086      	str	r6, [r0, #8]
    740c:	e00d      	b.n	742a <_Balloc+0x68>
    740e:	2221      	movs	r2, #33	; 0x21
    7410:	2104      	movs	r1, #4
    7412:	0020      	movs	r0, r4
    7414:	f000 fab8 	bl	7988 <_calloc_r>
    7418:	6a63      	ldr	r3, [r4, #36]	; 0x24
    741a:	60f0      	str	r0, [r6, #12]
    741c:	68db      	ldr	r3, [r3, #12]
    741e:	2b00      	cmp	r3, #0
    7420:	d1e1      	bne.n	73e6 <_Balloc+0x24>
    7422:	2000      	movs	r0, #0
    7424:	bd70      	pop	{r4, r5, r6, pc}
    7426:	6802      	ldr	r2, [r0, #0]
    7428:	601a      	str	r2, [r3, #0]
    742a:	2300      	movs	r3, #0
    742c:	6103      	str	r3, [r0, #16]
    742e:	60c3      	str	r3, [r0, #12]
    7430:	e7f8      	b.n	7424 <_Balloc+0x62>

00007432 <_Bfree>:
    7432:	b570      	push	{r4, r5, r6, lr}
    7434:	6a44      	ldr	r4, [r0, #36]	; 0x24
    7436:	0006      	movs	r6, r0
    7438:	000d      	movs	r5, r1
    743a:	2c00      	cmp	r4, #0
    743c:	d107      	bne.n	744e <_Bfree+0x1c>
    743e:	2010      	movs	r0, #16
    7440:	f7ff ffaa 	bl	7398 <malloc>
    7444:	6270      	str	r0, [r6, #36]	; 0x24
    7446:	6044      	str	r4, [r0, #4]
    7448:	6084      	str	r4, [r0, #8]
    744a:	6004      	str	r4, [r0, #0]
    744c:	60c4      	str	r4, [r0, #12]
    744e:	2d00      	cmp	r5, #0
    7450:	d007      	beq.n	7462 <_Bfree+0x30>
    7452:	6a73      	ldr	r3, [r6, #36]	; 0x24
    7454:	686a      	ldr	r2, [r5, #4]
    7456:	68db      	ldr	r3, [r3, #12]
    7458:	0092      	lsls	r2, r2, #2
    745a:	189b      	adds	r3, r3, r2
    745c:	681a      	ldr	r2, [r3, #0]
    745e:	602a      	str	r2, [r5, #0]
    7460:	601d      	str	r5, [r3, #0]
    7462:	bd70      	pop	{r4, r5, r6, pc}

00007464 <__multadd>:
    7464:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7466:	001e      	movs	r6, r3
    7468:	2314      	movs	r3, #20
    746a:	469c      	mov	ip, r3
    746c:	0007      	movs	r7, r0
    746e:	000c      	movs	r4, r1
    7470:	2000      	movs	r0, #0
    7472:	690d      	ldr	r5, [r1, #16]
    7474:	448c      	add	ip, r1
    7476:	4663      	mov	r3, ip
    7478:	8819      	ldrh	r1, [r3, #0]
    747a:	681b      	ldr	r3, [r3, #0]
    747c:	4351      	muls	r1, r2
    747e:	0c1b      	lsrs	r3, r3, #16
    7480:	4353      	muls	r3, r2
    7482:	1989      	adds	r1, r1, r6
    7484:	0c0e      	lsrs	r6, r1, #16
    7486:	199b      	adds	r3, r3, r6
    7488:	b289      	uxth	r1, r1
    748a:	0c1e      	lsrs	r6, r3, #16
    748c:	041b      	lsls	r3, r3, #16
    748e:	185b      	adds	r3, r3, r1
    7490:	4661      	mov	r1, ip
    7492:	3001      	adds	r0, #1
    7494:	c108      	stmia	r1!, {r3}
    7496:	468c      	mov	ip, r1
    7498:	4285      	cmp	r5, r0
    749a:	dcec      	bgt.n	7476 <__multadd+0x12>
    749c:	2e00      	cmp	r6, #0
    749e:	d01b      	beq.n	74d8 <__multadd+0x74>
    74a0:	68a3      	ldr	r3, [r4, #8]
    74a2:	429d      	cmp	r5, r3
    74a4:	db12      	blt.n	74cc <__multadd+0x68>
    74a6:	6863      	ldr	r3, [r4, #4]
    74a8:	0038      	movs	r0, r7
    74aa:	1c59      	adds	r1, r3, #1
    74ac:	f7ff ff89 	bl	73c2 <_Balloc>
    74b0:	0021      	movs	r1, r4
    74b2:	6923      	ldr	r3, [r4, #16]
    74b4:	9001      	str	r0, [sp, #4]
    74b6:	1c9a      	adds	r2, r3, #2
    74b8:	0092      	lsls	r2, r2, #2
    74ba:	310c      	adds	r1, #12
    74bc:	300c      	adds	r0, #12
    74be:	f7fe f81f 	bl	5500 <memcpy>
    74c2:	0021      	movs	r1, r4
    74c4:	0038      	movs	r0, r7
    74c6:	f7ff ffb4 	bl	7432 <_Bfree>
    74ca:	9c01      	ldr	r4, [sp, #4]
    74cc:	1d2b      	adds	r3, r5, #4
    74ce:	009b      	lsls	r3, r3, #2
    74d0:	18e3      	adds	r3, r4, r3
    74d2:	3501      	adds	r5, #1
    74d4:	605e      	str	r6, [r3, #4]
    74d6:	6125      	str	r5, [r4, #16]
    74d8:	0020      	movs	r0, r4
    74da:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

000074dc <__hi0bits>:
    74dc:	0003      	movs	r3, r0
    74de:	0c02      	lsrs	r2, r0, #16
    74e0:	2000      	movs	r0, #0
    74e2:	4282      	cmp	r2, r0
    74e4:	d101      	bne.n	74ea <__hi0bits+0xe>
    74e6:	041b      	lsls	r3, r3, #16
    74e8:	3010      	adds	r0, #16
    74ea:	0e1a      	lsrs	r2, r3, #24
    74ec:	d101      	bne.n	74f2 <__hi0bits+0x16>
    74ee:	3008      	adds	r0, #8
    74f0:	021b      	lsls	r3, r3, #8
    74f2:	0f1a      	lsrs	r2, r3, #28
    74f4:	d101      	bne.n	74fa <__hi0bits+0x1e>
    74f6:	3004      	adds	r0, #4
    74f8:	011b      	lsls	r3, r3, #4
    74fa:	0f9a      	lsrs	r2, r3, #30
    74fc:	d101      	bne.n	7502 <__hi0bits+0x26>
    74fe:	3002      	adds	r0, #2
    7500:	009b      	lsls	r3, r3, #2
    7502:	2b00      	cmp	r3, #0
    7504:	db03      	blt.n	750e <__hi0bits+0x32>
    7506:	3001      	adds	r0, #1
    7508:	005b      	lsls	r3, r3, #1
    750a:	d400      	bmi.n	750e <__hi0bits+0x32>
    750c:	2020      	movs	r0, #32
    750e:	4770      	bx	lr

00007510 <__lo0bits>:
    7510:	2207      	movs	r2, #7
    7512:	6803      	ldr	r3, [r0, #0]
    7514:	b510      	push	{r4, lr}
    7516:	0001      	movs	r1, r0
    7518:	401a      	ands	r2, r3
    751a:	d00d      	beq.n	7538 <__lo0bits+0x28>
    751c:	2401      	movs	r4, #1
    751e:	2000      	movs	r0, #0
    7520:	4223      	tst	r3, r4
    7522:	d105      	bne.n	7530 <__lo0bits+0x20>
    7524:	3002      	adds	r0, #2
    7526:	4203      	tst	r3, r0
    7528:	d003      	beq.n	7532 <__lo0bits+0x22>
    752a:	40e3      	lsrs	r3, r4
    752c:	0020      	movs	r0, r4
    752e:	600b      	str	r3, [r1, #0]
    7530:	bd10      	pop	{r4, pc}
    7532:	089b      	lsrs	r3, r3, #2
    7534:	600b      	str	r3, [r1, #0]
    7536:	e7fb      	b.n	7530 <__lo0bits+0x20>
    7538:	b29c      	uxth	r4, r3
    753a:	0010      	movs	r0, r2
    753c:	2c00      	cmp	r4, #0
    753e:	d101      	bne.n	7544 <__lo0bits+0x34>
    7540:	2010      	movs	r0, #16
    7542:	0c1b      	lsrs	r3, r3, #16
    7544:	b2da      	uxtb	r2, r3
    7546:	2a00      	cmp	r2, #0
    7548:	d101      	bne.n	754e <__lo0bits+0x3e>
    754a:	3008      	adds	r0, #8
    754c:	0a1b      	lsrs	r3, r3, #8
    754e:	071a      	lsls	r2, r3, #28
    7550:	d101      	bne.n	7556 <__lo0bits+0x46>
    7552:	3004      	adds	r0, #4
    7554:	091b      	lsrs	r3, r3, #4
    7556:	079a      	lsls	r2, r3, #30
    7558:	d101      	bne.n	755e <__lo0bits+0x4e>
    755a:	3002      	adds	r0, #2
    755c:	089b      	lsrs	r3, r3, #2
    755e:	07da      	lsls	r2, r3, #31
    7560:	d4e8      	bmi.n	7534 <__lo0bits+0x24>
    7562:	085b      	lsrs	r3, r3, #1
    7564:	d001      	beq.n	756a <__lo0bits+0x5a>
    7566:	3001      	adds	r0, #1
    7568:	e7e4      	b.n	7534 <__lo0bits+0x24>
    756a:	2020      	movs	r0, #32
    756c:	e7e0      	b.n	7530 <__lo0bits+0x20>

0000756e <__i2b>:
    756e:	b510      	push	{r4, lr}
    7570:	000c      	movs	r4, r1
    7572:	2101      	movs	r1, #1
    7574:	f7ff ff25 	bl	73c2 <_Balloc>
    7578:	2301      	movs	r3, #1
    757a:	6144      	str	r4, [r0, #20]
    757c:	6103      	str	r3, [r0, #16]
    757e:	bd10      	pop	{r4, pc}

00007580 <__multiply>:
    7580:	b5f0      	push	{r4, r5, r6, r7, lr}
    7582:	690b      	ldr	r3, [r1, #16]
    7584:	0015      	movs	r5, r2
    7586:	6912      	ldr	r2, [r2, #16]
    7588:	b089      	sub	sp, #36	; 0x24
    758a:	000c      	movs	r4, r1
    758c:	4293      	cmp	r3, r2
    758e:	da01      	bge.n	7594 <__multiply+0x14>
    7590:	002c      	movs	r4, r5
    7592:	000d      	movs	r5, r1
    7594:	6927      	ldr	r7, [r4, #16]
    7596:	692e      	ldr	r6, [r5, #16]
    7598:	68a2      	ldr	r2, [r4, #8]
    759a:	19bb      	adds	r3, r7, r6
    759c:	6861      	ldr	r1, [r4, #4]
    759e:	9301      	str	r3, [sp, #4]
    75a0:	4293      	cmp	r3, r2
    75a2:	dd00      	ble.n	75a6 <__multiply+0x26>
    75a4:	3101      	adds	r1, #1
    75a6:	f7ff ff0c 	bl	73c2 <_Balloc>
    75aa:	0003      	movs	r3, r0
    75ac:	3314      	adds	r3, #20
    75ae:	9300      	str	r3, [sp, #0]
    75b0:	9a00      	ldr	r2, [sp, #0]
    75b2:	19bb      	adds	r3, r7, r6
    75b4:	4694      	mov	ip, r2
    75b6:	009b      	lsls	r3, r3, #2
    75b8:	449c      	add	ip, r3
    75ba:	0013      	movs	r3, r2
    75bc:	2200      	movs	r2, #0
    75be:	9004      	str	r0, [sp, #16]
    75c0:	4563      	cmp	r3, ip
    75c2:	d31c      	bcc.n	75fe <__multiply+0x7e>
    75c4:	002a      	movs	r2, r5
    75c6:	3414      	adds	r4, #20
    75c8:	00bf      	lsls	r7, r7, #2
    75ca:	19e3      	adds	r3, r4, r7
    75cc:	3214      	adds	r2, #20
    75ce:	00b6      	lsls	r6, r6, #2
    75d0:	9305      	str	r3, [sp, #20]
    75d2:	1993      	adds	r3, r2, r6
    75d4:	9402      	str	r4, [sp, #8]
    75d6:	9306      	str	r3, [sp, #24]
    75d8:	9b06      	ldr	r3, [sp, #24]
    75da:	429a      	cmp	r2, r3
    75dc:	d311      	bcc.n	7602 <__multiply+0x82>
    75de:	9b01      	ldr	r3, [sp, #4]
    75e0:	2b00      	cmp	r3, #0
    75e2:	dd06      	ble.n	75f2 <__multiply+0x72>
    75e4:	2304      	movs	r3, #4
    75e6:	425b      	negs	r3, r3
    75e8:	449c      	add	ip, r3
    75ea:	4663      	mov	r3, ip
    75ec:	681b      	ldr	r3, [r3, #0]
    75ee:	2b00      	cmp	r3, #0
    75f0:	d051      	beq.n	7696 <__multiply+0x116>
    75f2:	9b04      	ldr	r3, [sp, #16]
    75f4:	9a01      	ldr	r2, [sp, #4]
    75f6:	0018      	movs	r0, r3
    75f8:	611a      	str	r2, [r3, #16]
    75fa:	b009      	add	sp, #36	; 0x24
    75fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    75fe:	c304      	stmia	r3!, {r2}
    7600:	e7de      	b.n	75c0 <__multiply+0x40>
    7602:	8814      	ldrh	r4, [r2, #0]
    7604:	2c00      	cmp	r4, #0
    7606:	d01e      	beq.n	7646 <__multiply+0xc6>
    7608:	2600      	movs	r6, #0
    760a:	9d00      	ldr	r5, [sp, #0]
    760c:	9f02      	ldr	r7, [sp, #8]
    760e:	cf01      	ldmia	r7!, {r0}
    7610:	9507      	str	r5, [sp, #28]
    7612:	cd08      	ldmia	r5!, {r3}
    7614:	9303      	str	r3, [sp, #12]
    7616:	b283      	uxth	r3, r0
    7618:	4363      	muls	r3, r4
    761a:	0019      	movs	r1, r3
    761c:	466b      	mov	r3, sp
    761e:	0c00      	lsrs	r0, r0, #16
    7620:	899b      	ldrh	r3, [r3, #12]
    7622:	4360      	muls	r0, r4
    7624:	18cb      	adds	r3, r1, r3
    7626:	9903      	ldr	r1, [sp, #12]
    7628:	199b      	adds	r3, r3, r6
    762a:	0c09      	lsrs	r1, r1, #16
    762c:	1841      	adds	r1, r0, r1
    762e:	0c18      	lsrs	r0, r3, #16
    7630:	1809      	adds	r1, r1, r0
    7632:	0c0e      	lsrs	r6, r1, #16
    7634:	b29b      	uxth	r3, r3
    7636:	0409      	lsls	r1, r1, #16
    7638:	430b      	orrs	r3, r1
    763a:	9907      	ldr	r1, [sp, #28]
    763c:	600b      	str	r3, [r1, #0]
    763e:	9b05      	ldr	r3, [sp, #20]
    7640:	42bb      	cmp	r3, r7
    7642:	d8e4      	bhi.n	760e <__multiply+0x8e>
    7644:	602e      	str	r6, [r5, #0]
    7646:	6813      	ldr	r3, [r2, #0]
    7648:	0c1b      	lsrs	r3, r3, #16
    764a:	9303      	str	r3, [sp, #12]
    764c:	d01e      	beq.n	768c <__multiply+0x10c>
    764e:	2600      	movs	r6, #0
    7650:	9b00      	ldr	r3, [sp, #0]
    7652:	9c02      	ldr	r4, [sp, #8]
    7654:	681b      	ldr	r3, [r3, #0]
    7656:	9800      	ldr	r0, [sp, #0]
    7658:	0007      	movs	r7, r0
    765a:	8821      	ldrh	r1, [r4, #0]
    765c:	9d03      	ldr	r5, [sp, #12]
    765e:	b29b      	uxth	r3, r3
    7660:	4369      	muls	r1, r5
    7662:	c820      	ldmia	r0!, {r5}
    7664:	0c2d      	lsrs	r5, r5, #16
    7666:	1949      	adds	r1, r1, r5
    7668:	198e      	adds	r6, r1, r6
    766a:	0431      	lsls	r1, r6, #16
    766c:	430b      	orrs	r3, r1
    766e:	603b      	str	r3, [r7, #0]
    7670:	cc08      	ldmia	r4!, {r3}
    7672:	9903      	ldr	r1, [sp, #12]
    7674:	0c1b      	lsrs	r3, r3, #16
    7676:	434b      	muls	r3, r1
    7678:	6879      	ldr	r1, [r7, #4]
    767a:	0c36      	lsrs	r6, r6, #16
    767c:	b289      	uxth	r1, r1
    767e:	185b      	adds	r3, r3, r1
    7680:	9905      	ldr	r1, [sp, #20]
    7682:	199b      	adds	r3, r3, r6
    7684:	0c1e      	lsrs	r6, r3, #16
    7686:	42a1      	cmp	r1, r4
    7688:	d8e6      	bhi.n	7658 <__multiply+0xd8>
    768a:	6003      	str	r3, [r0, #0]
    768c:	9b00      	ldr	r3, [sp, #0]
    768e:	3204      	adds	r2, #4
    7690:	3304      	adds	r3, #4
    7692:	9300      	str	r3, [sp, #0]
    7694:	e7a0      	b.n	75d8 <__multiply+0x58>
    7696:	9b01      	ldr	r3, [sp, #4]
    7698:	3b01      	subs	r3, #1
    769a:	9301      	str	r3, [sp, #4]
    769c:	e79f      	b.n	75de <__multiply+0x5e>
	...

000076a0 <__pow5mult>:
    76a0:	2303      	movs	r3, #3
    76a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    76a4:	4013      	ands	r3, r2
    76a6:	0005      	movs	r5, r0
    76a8:	000e      	movs	r6, r1
    76aa:	0014      	movs	r4, r2
    76ac:	2b00      	cmp	r3, #0
    76ae:	d008      	beq.n	76c2 <__pow5mult+0x22>
    76b0:	4922      	ldr	r1, [pc, #136]	; (773c <__pow5mult+0x9c>)
    76b2:	3b01      	subs	r3, #1
    76b4:	009a      	lsls	r2, r3, #2
    76b6:	5852      	ldr	r2, [r2, r1]
    76b8:	2300      	movs	r3, #0
    76ba:	0031      	movs	r1, r6
    76bc:	f7ff fed2 	bl	7464 <__multadd>
    76c0:	0006      	movs	r6, r0
    76c2:	10a3      	asrs	r3, r4, #2
    76c4:	9301      	str	r3, [sp, #4]
    76c6:	d036      	beq.n	7736 <__pow5mult+0x96>
    76c8:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    76ca:	2c00      	cmp	r4, #0
    76cc:	d107      	bne.n	76de <__pow5mult+0x3e>
    76ce:	2010      	movs	r0, #16
    76d0:	f7ff fe62 	bl	7398 <malloc>
    76d4:	6268      	str	r0, [r5, #36]	; 0x24
    76d6:	6044      	str	r4, [r0, #4]
    76d8:	6084      	str	r4, [r0, #8]
    76da:	6004      	str	r4, [r0, #0]
    76dc:	60c4      	str	r4, [r0, #12]
    76de:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    76e0:	68bc      	ldr	r4, [r7, #8]
    76e2:	2c00      	cmp	r4, #0
    76e4:	d107      	bne.n	76f6 <__pow5mult+0x56>
    76e6:	4916      	ldr	r1, [pc, #88]	; (7740 <__pow5mult+0xa0>)
    76e8:	0028      	movs	r0, r5
    76ea:	f7ff ff40 	bl	756e <__i2b>
    76ee:	2300      	movs	r3, #0
    76f0:	0004      	movs	r4, r0
    76f2:	60b8      	str	r0, [r7, #8]
    76f4:	6003      	str	r3, [r0, #0]
    76f6:	2201      	movs	r2, #1
    76f8:	9b01      	ldr	r3, [sp, #4]
    76fa:	4213      	tst	r3, r2
    76fc:	d00a      	beq.n	7714 <__pow5mult+0x74>
    76fe:	0031      	movs	r1, r6
    7700:	0022      	movs	r2, r4
    7702:	0028      	movs	r0, r5
    7704:	f7ff ff3c 	bl	7580 <__multiply>
    7708:	0007      	movs	r7, r0
    770a:	0031      	movs	r1, r6
    770c:	0028      	movs	r0, r5
    770e:	f7ff fe90 	bl	7432 <_Bfree>
    7712:	003e      	movs	r6, r7
    7714:	9b01      	ldr	r3, [sp, #4]
    7716:	105b      	asrs	r3, r3, #1
    7718:	9301      	str	r3, [sp, #4]
    771a:	d00c      	beq.n	7736 <__pow5mult+0x96>
    771c:	6820      	ldr	r0, [r4, #0]
    771e:	2800      	cmp	r0, #0
    7720:	d107      	bne.n	7732 <__pow5mult+0x92>
    7722:	0022      	movs	r2, r4
    7724:	0021      	movs	r1, r4
    7726:	0028      	movs	r0, r5
    7728:	f7ff ff2a 	bl	7580 <__multiply>
    772c:	2300      	movs	r3, #0
    772e:	6020      	str	r0, [r4, #0]
    7730:	6003      	str	r3, [r0, #0]
    7732:	0004      	movs	r4, r0
    7734:	e7df      	b.n	76f6 <__pow5mult+0x56>
    7736:	0030      	movs	r0, r6
    7738:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    773a:	46c0      	nop			; (mov r8, r8)
    773c:	0000ae78 	.word	0x0000ae78
    7740:	00000271 	.word	0x00000271

00007744 <__lshift>:
    7744:	b5f0      	push	{r4, r5, r6, r7, lr}
    7746:	000d      	movs	r5, r1
    7748:	0017      	movs	r7, r2
    774a:	692b      	ldr	r3, [r5, #16]
    774c:	1154      	asrs	r4, r2, #5
    774e:	b085      	sub	sp, #20
    7750:	18e3      	adds	r3, r4, r3
    7752:	9302      	str	r3, [sp, #8]
    7754:	3301      	adds	r3, #1
    7756:	9301      	str	r3, [sp, #4]
    7758:	6849      	ldr	r1, [r1, #4]
    775a:	68ab      	ldr	r3, [r5, #8]
    775c:	9003      	str	r0, [sp, #12]
    775e:	9a01      	ldr	r2, [sp, #4]
    7760:	4293      	cmp	r3, r2
    7762:	db34      	blt.n	77ce <__lshift+0x8a>
    7764:	9803      	ldr	r0, [sp, #12]
    7766:	f7ff fe2c 	bl	73c2 <_Balloc>
    776a:	2300      	movs	r3, #0
    776c:	0002      	movs	r2, r0
    776e:	0006      	movs	r6, r0
    7770:	0019      	movs	r1, r3
    7772:	3214      	adds	r2, #20
    7774:	42a3      	cmp	r3, r4
    7776:	db2d      	blt.n	77d4 <__lshift+0x90>
    7778:	43e3      	mvns	r3, r4
    777a:	17db      	asrs	r3, r3, #31
    777c:	401c      	ands	r4, r3
    777e:	002b      	movs	r3, r5
    7780:	211f      	movs	r1, #31
    7782:	00a4      	lsls	r4, r4, #2
    7784:	1914      	adds	r4, r2, r4
    7786:	692a      	ldr	r2, [r5, #16]
    7788:	3314      	adds	r3, #20
    778a:	0092      	lsls	r2, r2, #2
    778c:	189a      	adds	r2, r3, r2
    778e:	400f      	ands	r7, r1
    7790:	d024      	beq.n	77dc <__lshift+0x98>
    7792:	3101      	adds	r1, #1
    7794:	1bc9      	subs	r1, r1, r7
    7796:	468c      	mov	ip, r1
    7798:	2100      	movs	r1, #0
    779a:	6818      	ldr	r0, [r3, #0]
    779c:	40b8      	lsls	r0, r7
    779e:	4301      	orrs	r1, r0
    77a0:	4660      	mov	r0, ip
    77a2:	6021      	str	r1, [r4, #0]
    77a4:	cb02      	ldmia	r3!, {r1}
    77a6:	3404      	adds	r4, #4
    77a8:	40c1      	lsrs	r1, r0
    77aa:	429a      	cmp	r2, r3
    77ac:	d8f5      	bhi.n	779a <__lshift+0x56>
    77ae:	6021      	str	r1, [r4, #0]
    77b0:	2900      	cmp	r1, #0
    77b2:	d002      	beq.n	77ba <__lshift+0x76>
    77b4:	9b02      	ldr	r3, [sp, #8]
    77b6:	3302      	adds	r3, #2
    77b8:	9301      	str	r3, [sp, #4]
    77ba:	9b01      	ldr	r3, [sp, #4]
    77bc:	9803      	ldr	r0, [sp, #12]
    77be:	3b01      	subs	r3, #1
    77c0:	6133      	str	r3, [r6, #16]
    77c2:	0029      	movs	r1, r5
    77c4:	f7ff fe35 	bl	7432 <_Bfree>
    77c8:	0030      	movs	r0, r6
    77ca:	b005      	add	sp, #20
    77cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    77ce:	3101      	adds	r1, #1
    77d0:	005b      	lsls	r3, r3, #1
    77d2:	e7c4      	b.n	775e <__lshift+0x1a>
    77d4:	0098      	lsls	r0, r3, #2
    77d6:	5011      	str	r1, [r2, r0]
    77d8:	3301      	adds	r3, #1
    77da:	e7cb      	b.n	7774 <__lshift+0x30>
    77dc:	cb02      	ldmia	r3!, {r1}
    77de:	c402      	stmia	r4!, {r1}
    77e0:	429a      	cmp	r2, r3
    77e2:	d8fb      	bhi.n	77dc <__lshift+0x98>
    77e4:	e7e9      	b.n	77ba <__lshift+0x76>

000077e6 <__mcmp>:
    77e6:	690a      	ldr	r2, [r1, #16]
    77e8:	6903      	ldr	r3, [r0, #16]
    77ea:	b530      	push	{r4, r5, lr}
    77ec:	1a9b      	subs	r3, r3, r2
    77ee:	d10e      	bne.n	780e <__mcmp+0x28>
    77f0:	0092      	lsls	r2, r2, #2
    77f2:	3014      	adds	r0, #20
    77f4:	3114      	adds	r1, #20
    77f6:	1884      	adds	r4, r0, r2
    77f8:	1889      	adds	r1, r1, r2
    77fa:	3c04      	subs	r4, #4
    77fc:	3904      	subs	r1, #4
    77fe:	6822      	ldr	r2, [r4, #0]
    7800:	680d      	ldr	r5, [r1, #0]
    7802:	42aa      	cmp	r2, r5
    7804:	d005      	beq.n	7812 <__mcmp+0x2c>
    7806:	42aa      	cmp	r2, r5
    7808:	4192      	sbcs	r2, r2
    780a:	2301      	movs	r3, #1
    780c:	4313      	orrs	r3, r2
    780e:	0018      	movs	r0, r3
    7810:	bd30      	pop	{r4, r5, pc}
    7812:	42a0      	cmp	r0, r4
    7814:	d3f1      	bcc.n	77fa <__mcmp+0x14>
    7816:	e7fa      	b.n	780e <__mcmp+0x28>

00007818 <__mdiff>:
    7818:	b5f0      	push	{r4, r5, r6, r7, lr}
    781a:	000d      	movs	r5, r1
    781c:	b085      	sub	sp, #20
    781e:	0007      	movs	r7, r0
    7820:	0011      	movs	r1, r2
    7822:	0028      	movs	r0, r5
    7824:	0014      	movs	r4, r2
    7826:	f7ff ffde 	bl	77e6 <__mcmp>
    782a:	1e06      	subs	r6, r0, #0
    782c:	d108      	bne.n	7840 <__mdiff+0x28>
    782e:	0001      	movs	r1, r0
    7830:	0038      	movs	r0, r7
    7832:	f7ff fdc6 	bl	73c2 <_Balloc>
    7836:	2301      	movs	r3, #1
    7838:	6146      	str	r6, [r0, #20]
    783a:	6103      	str	r3, [r0, #16]
    783c:	b005      	add	sp, #20
    783e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7840:	2301      	movs	r3, #1
    7842:	9301      	str	r3, [sp, #4]
    7844:	2800      	cmp	r0, #0
    7846:	db04      	blt.n	7852 <__mdiff+0x3a>
    7848:	0023      	movs	r3, r4
    784a:	002c      	movs	r4, r5
    784c:	001d      	movs	r5, r3
    784e:	2300      	movs	r3, #0
    7850:	9301      	str	r3, [sp, #4]
    7852:	6861      	ldr	r1, [r4, #4]
    7854:	0038      	movs	r0, r7
    7856:	f7ff fdb4 	bl	73c2 <_Balloc>
    785a:	002f      	movs	r7, r5
    785c:	2200      	movs	r2, #0
    785e:	9b01      	ldr	r3, [sp, #4]
    7860:	6926      	ldr	r6, [r4, #16]
    7862:	60c3      	str	r3, [r0, #12]
    7864:	3414      	adds	r4, #20
    7866:	00b3      	lsls	r3, r6, #2
    7868:	18e3      	adds	r3, r4, r3
    786a:	9302      	str	r3, [sp, #8]
    786c:	692b      	ldr	r3, [r5, #16]
    786e:	3714      	adds	r7, #20
    7870:	009b      	lsls	r3, r3, #2
    7872:	18fb      	adds	r3, r7, r3
    7874:	9303      	str	r3, [sp, #12]
    7876:	0003      	movs	r3, r0
    7878:	4694      	mov	ip, r2
    787a:	3314      	adds	r3, #20
    787c:	cc20      	ldmia	r4!, {r5}
    787e:	cf04      	ldmia	r7!, {r2}
    7880:	9201      	str	r2, [sp, #4]
    7882:	b2aa      	uxth	r2, r5
    7884:	4494      	add	ip, r2
    7886:	466a      	mov	r2, sp
    7888:	4661      	mov	r1, ip
    788a:	8892      	ldrh	r2, [r2, #4]
    788c:	0c2d      	lsrs	r5, r5, #16
    788e:	1a8a      	subs	r2, r1, r2
    7890:	9901      	ldr	r1, [sp, #4]
    7892:	0c09      	lsrs	r1, r1, #16
    7894:	1a69      	subs	r1, r5, r1
    7896:	1415      	asrs	r5, r2, #16
    7898:	1949      	adds	r1, r1, r5
    789a:	140d      	asrs	r5, r1, #16
    789c:	b292      	uxth	r2, r2
    789e:	0409      	lsls	r1, r1, #16
    78a0:	430a      	orrs	r2, r1
    78a2:	601a      	str	r2, [r3, #0]
    78a4:	9a03      	ldr	r2, [sp, #12]
    78a6:	46ac      	mov	ip, r5
    78a8:	3304      	adds	r3, #4
    78aa:	42ba      	cmp	r2, r7
    78ac:	d8e6      	bhi.n	787c <__mdiff+0x64>
    78ae:	9902      	ldr	r1, [sp, #8]
    78b0:	001a      	movs	r2, r3
    78b2:	428c      	cmp	r4, r1
    78b4:	d305      	bcc.n	78c2 <__mdiff+0xaa>
    78b6:	3a04      	subs	r2, #4
    78b8:	6813      	ldr	r3, [r2, #0]
    78ba:	2b00      	cmp	r3, #0
    78bc:	d00e      	beq.n	78dc <__mdiff+0xc4>
    78be:	6106      	str	r6, [r0, #16]
    78c0:	e7bc      	b.n	783c <__mdiff+0x24>
    78c2:	cc04      	ldmia	r4!, {r2}
    78c4:	b291      	uxth	r1, r2
    78c6:	4461      	add	r1, ip
    78c8:	140d      	asrs	r5, r1, #16
    78ca:	0c12      	lsrs	r2, r2, #16
    78cc:	1952      	adds	r2, r2, r5
    78ce:	1415      	asrs	r5, r2, #16
    78d0:	b289      	uxth	r1, r1
    78d2:	0412      	lsls	r2, r2, #16
    78d4:	430a      	orrs	r2, r1
    78d6:	46ac      	mov	ip, r5
    78d8:	c304      	stmia	r3!, {r2}
    78da:	e7e8      	b.n	78ae <__mdiff+0x96>
    78dc:	3e01      	subs	r6, #1
    78de:	e7ea      	b.n	78b6 <__mdiff+0x9e>

000078e0 <__d2b>:
    78e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    78e2:	001d      	movs	r5, r3
    78e4:	2101      	movs	r1, #1
    78e6:	9f08      	ldr	r7, [sp, #32]
    78e8:	0014      	movs	r4, r2
    78ea:	f7ff fd6a 	bl	73c2 <_Balloc>
    78ee:	032b      	lsls	r3, r5, #12
    78f0:	006d      	lsls	r5, r5, #1
    78f2:	0006      	movs	r6, r0
    78f4:	0b1b      	lsrs	r3, r3, #12
    78f6:	0d6d      	lsrs	r5, r5, #21
    78f8:	d124      	bne.n	7944 <__d2b+0x64>
    78fa:	9301      	str	r3, [sp, #4]
    78fc:	2c00      	cmp	r4, #0
    78fe:	d027      	beq.n	7950 <__d2b+0x70>
    7900:	4668      	mov	r0, sp
    7902:	9400      	str	r4, [sp, #0]
    7904:	f7ff fe04 	bl	7510 <__lo0bits>
    7908:	9c00      	ldr	r4, [sp, #0]
    790a:	2800      	cmp	r0, #0
    790c:	d01e      	beq.n	794c <__d2b+0x6c>
    790e:	9b01      	ldr	r3, [sp, #4]
    7910:	2120      	movs	r1, #32
    7912:	001a      	movs	r2, r3
    7914:	1a09      	subs	r1, r1, r0
    7916:	408a      	lsls	r2, r1
    7918:	40c3      	lsrs	r3, r0
    791a:	4322      	orrs	r2, r4
    791c:	6172      	str	r2, [r6, #20]
    791e:	9301      	str	r3, [sp, #4]
    7920:	9c01      	ldr	r4, [sp, #4]
    7922:	61b4      	str	r4, [r6, #24]
    7924:	1e63      	subs	r3, r4, #1
    7926:	419c      	sbcs	r4, r3
    7928:	3401      	adds	r4, #1
    792a:	6134      	str	r4, [r6, #16]
    792c:	2d00      	cmp	r5, #0
    792e:	d018      	beq.n	7962 <__d2b+0x82>
    7930:	4b12      	ldr	r3, [pc, #72]	; (797c <__d2b+0x9c>)
    7932:	18ed      	adds	r5, r5, r3
    7934:	2335      	movs	r3, #53	; 0x35
    7936:	182d      	adds	r5, r5, r0
    7938:	603d      	str	r5, [r7, #0]
    793a:	1a18      	subs	r0, r3, r0
    793c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    793e:	6018      	str	r0, [r3, #0]
    7940:	0030      	movs	r0, r6
    7942:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    7944:	2280      	movs	r2, #128	; 0x80
    7946:	0352      	lsls	r2, r2, #13
    7948:	4313      	orrs	r3, r2
    794a:	e7d6      	b.n	78fa <__d2b+0x1a>
    794c:	6174      	str	r4, [r6, #20]
    794e:	e7e7      	b.n	7920 <__d2b+0x40>
    7950:	a801      	add	r0, sp, #4
    7952:	f7ff fddd 	bl	7510 <__lo0bits>
    7956:	2401      	movs	r4, #1
    7958:	9b01      	ldr	r3, [sp, #4]
    795a:	6134      	str	r4, [r6, #16]
    795c:	6173      	str	r3, [r6, #20]
    795e:	3020      	adds	r0, #32
    7960:	e7e4      	b.n	792c <__d2b+0x4c>
    7962:	4b07      	ldr	r3, [pc, #28]	; (7980 <__d2b+0xa0>)
    7964:	18c0      	adds	r0, r0, r3
    7966:	4b07      	ldr	r3, [pc, #28]	; (7984 <__d2b+0xa4>)
    7968:	6038      	str	r0, [r7, #0]
    796a:	18e3      	adds	r3, r4, r3
    796c:	009b      	lsls	r3, r3, #2
    796e:	18f3      	adds	r3, r6, r3
    7970:	6958      	ldr	r0, [r3, #20]
    7972:	f7ff fdb3 	bl	74dc <__hi0bits>
    7976:	0164      	lsls	r4, r4, #5
    7978:	1a20      	subs	r0, r4, r0
    797a:	e7df      	b.n	793c <__d2b+0x5c>
    797c:	fffffbcd 	.word	0xfffffbcd
    7980:	fffffbce 	.word	0xfffffbce
    7984:	3fffffff 	.word	0x3fffffff

00007988 <_calloc_r>:
    7988:	434a      	muls	r2, r1
    798a:	b570      	push	{r4, r5, r6, lr}
    798c:	0011      	movs	r1, r2
    798e:	0014      	movs	r4, r2
    7990:	f000 f852 	bl	7a38 <_malloc_r>
    7994:	1e05      	subs	r5, r0, #0
    7996:	d003      	beq.n	79a0 <_calloc_r+0x18>
    7998:	0022      	movs	r2, r4
    799a:	2100      	movs	r1, #0
    799c:	f7fd fdb9 	bl	5512 <memset>
    79a0:	0028      	movs	r0, r5
    79a2:	bd70      	pop	{r4, r5, r6, pc}

000079a4 <_free_r>:
    79a4:	b570      	push	{r4, r5, r6, lr}
    79a6:	0005      	movs	r5, r0
    79a8:	2900      	cmp	r1, #0
    79aa:	d010      	beq.n	79ce <_free_r+0x2a>
    79ac:	1f0c      	subs	r4, r1, #4
    79ae:	6823      	ldr	r3, [r4, #0]
    79b0:	2b00      	cmp	r3, #0
    79b2:	da00      	bge.n	79b6 <_free_r+0x12>
    79b4:	18e4      	adds	r4, r4, r3
    79b6:	0028      	movs	r0, r5
    79b8:	f000 fae4 	bl	7f84 <__malloc_lock>
    79bc:	4a1d      	ldr	r2, [pc, #116]	; (7a34 <_free_r+0x90>)
    79be:	6813      	ldr	r3, [r2, #0]
    79c0:	2b00      	cmp	r3, #0
    79c2:	d105      	bne.n	79d0 <_free_r+0x2c>
    79c4:	6063      	str	r3, [r4, #4]
    79c6:	6014      	str	r4, [r2, #0]
    79c8:	0028      	movs	r0, r5
    79ca:	f000 fadc 	bl	7f86 <__malloc_unlock>
    79ce:	bd70      	pop	{r4, r5, r6, pc}
    79d0:	42a3      	cmp	r3, r4
    79d2:	d909      	bls.n	79e8 <_free_r+0x44>
    79d4:	6821      	ldr	r1, [r4, #0]
    79d6:	1860      	adds	r0, r4, r1
    79d8:	4283      	cmp	r3, r0
    79da:	d1f3      	bne.n	79c4 <_free_r+0x20>
    79dc:	6818      	ldr	r0, [r3, #0]
    79de:	685b      	ldr	r3, [r3, #4]
    79e0:	1841      	adds	r1, r0, r1
    79e2:	6021      	str	r1, [r4, #0]
    79e4:	e7ee      	b.n	79c4 <_free_r+0x20>
    79e6:	0013      	movs	r3, r2
    79e8:	685a      	ldr	r2, [r3, #4]
    79ea:	2a00      	cmp	r2, #0
    79ec:	d001      	beq.n	79f2 <_free_r+0x4e>
    79ee:	42a2      	cmp	r2, r4
    79f0:	d9f9      	bls.n	79e6 <_free_r+0x42>
    79f2:	6819      	ldr	r1, [r3, #0]
    79f4:	1858      	adds	r0, r3, r1
    79f6:	42a0      	cmp	r0, r4
    79f8:	d10b      	bne.n	7a12 <_free_r+0x6e>
    79fa:	6820      	ldr	r0, [r4, #0]
    79fc:	1809      	adds	r1, r1, r0
    79fe:	1858      	adds	r0, r3, r1
    7a00:	6019      	str	r1, [r3, #0]
    7a02:	4282      	cmp	r2, r0
    7a04:	d1e0      	bne.n	79c8 <_free_r+0x24>
    7a06:	6810      	ldr	r0, [r2, #0]
    7a08:	6852      	ldr	r2, [r2, #4]
    7a0a:	1841      	adds	r1, r0, r1
    7a0c:	6019      	str	r1, [r3, #0]
    7a0e:	605a      	str	r2, [r3, #4]
    7a10:	e7da      	b.n	79c8 <_free_r+0x24>
    7a12:	42a0      	cmp	r0, r4
    7a14:	d902      	bls.n	7a1c <_free_r+0x78>
    7a16:	230c      	movs	r3, #12
    7a18:	602b      	str	r3, [r5, #0]
    7a1a:	e7d5      	b.n	79c8 <_free_r+0x24>
    7a1c:	6821      	ldr	r1, [r4, #0]
    7a1e:	1860      	adds	r0, r4, r1
    7a20:	4282      	cmp	r2, r0
    7a22:	d103      	bne.n	7a2c <_free_r+0x88>
    7a24:	6810      	ldr	r0, [r2, #0]
    7a26:	6852      	ldr	r2, [r2, #4]
    7a28:	1841      	adds	r1, r0, r1
    7a2a:	6021      	str	r1, [r4, #0]
    7a2c:	6062      	str	r2, [r4, #4]
    7a2e:	605c      	str	r4, [r3, #4]
    7a30:	e7ca      	b.n	79c8 <_free_r+0x24>
    7a32:	46c0      	nop			; (mov r8, r8)
    7a34:	200008bc 	.word	0x200008bc

00007a38 <_malloc_r>:
    7a38:	2303      	movs	r3, #3
    7a3a:	b570      	push	{r4, r5, r6, lr}
    7a3c:	1ccd      	adds	r5, r1, #3
    7a3e:	439d      	bics	r5, r3
    7a40:	3508      	adds	r5, #8
    7a42:	0006      	movs	r6, r0
    7a44:	2d0c      	cmp	r5, #12
    7a46:	d21e      	bcs.n	7a86 <_malloc_r+0x4e>
    7a48:	250c      	movs	r5, #12
    7a4a:	42a9      	cmp	r1, r5
    7a4c:	d81d      	bhi.n	7a8a <_malloc_r+0x52>
    7a4e:	0030      	movs	r0, r6
    7a50:	f000 fa98 	bl	7f84 <__malloc_lock>
    7a54:	4a25      	ldr	r2, [pc, #148]	; (7aec <_malloc_r+0xb4>)
    7a56:	6814      	ldr	r4, [r2, #0]
    7a58:	0021      	movs	r1, r4
    7a5a:	2900      	cmp	r1, #0
    7a5c:	d119      	bne.n	7a92 <_malloc_r+0x5a>
    7a5e:	4c24      	ldr	r4, [pc, #144]	; (7af0 <_malloc_r+0xb8>)
    7a60:	6823      	ldr	r3, [r4, #0]
    7a62:	2b00      	cmp	r3, #0
    7a64:	d103      	bne.n	7a6e <_malloc_r+0x36>
    7a66:	0030      	movs	r0, r6
    7a68:	f000 f9be 	bl	7de8 <_sbrk_r>
    7a6c:	6020      	str	r0, [r4, #0]
    7a6e:	0029      	movs	r1, r5
    7a70:	0030      	movs	r0, r6
    7a72:	f000 f9b9 	bl	7de8 <_sbrk_r>
    7a76:	1c43      	adds	r3, r0, #1
    7a78:	d12c      	bne.n	7ad4 <_malloc_r+0x9c>
    7a7a:	230c      	movs	r3, #12
    7a7c:	0030      	movs	r0, r6
    7a7e:	6033      	str	r3, [r6, #0]
    7a80:	f000 fa81 	bl	7f86 <__malloc_unlock>
    7a84:	e003      	b.n	7a8e <_malloc_r+0x56>
    7a86:	2d00      	cmp	r5, #0
    7a88:	dadf      	bge.n	7a4a <_malloc_r+0x12>
    7a8a:	230c      	movs	r3, #12
    7a8c:	6033      	str	r3, [r6, #0]
    7a8e:	2000      	movs	r0, #0
    7a90:	bd70      	pop	{r4, r5, r6, pc}
    7a92:	680b      	ldr	r3, [r1, #0]
    7a94:	1b5b      	subs	r3, r3, r5
    7a96:	d41a      	bmi.n	7ace <_malloc_r+0x96>
    7a98:	2b0b      	cmp	r3, #11
    7a9a:	d903      	bls.n	7aa4 <_malloc_r+0x6c>
    7a9c:	600b      	str	r3, [r1, #0]
    7a9e:	18cc      	adds	r4, r1, r3
    7aa0:	6025      	str	r5, [r4, #0]
    7aa2:	e003      	b.n	7aac <_malloc_r+0x74>
    7aa4:	428c      	cmp	r4, r1
    7aa6:	d10e      	bne.n	7ac6 <_malloc_r+0x8e>
    7aa8:	6863      	ldr	r3, [r4, #4]
    7aaa:	6013      	str	r3, [r2, #0]
    7aac:	0030      	movs	r0, r6
    7aae:	f000 fa6a 	bl	7f86 <__malloc_unlock>
    7ab2:	0020      	movs	r0, r4
    7ab4:	2207      	movs	r2, #7
    7ab6:	300b      	adds	r0, #11
    7ab8:	1d23      	adds	r3, r4, #4
    7aba:	4390      	bics	r0, r2
    7abc:	1ac3      	subs	r3, r0, r3
    7abe:	d0e7      	beq.n	7a90 <_malloc_r+0x58>
    7ac0:	425a      	negs	r2, r3
    7ac2:	50e2      	str	r2, [r4, r3]
    7ac4:	e7e4      	b.n	7a90 <_malloc_r+0x58>
    7ac6:	684b      	ldr	r3, [r1, #4]
    7ac8:	6063      	str	r3, [r4, #4]
    7aca:	000c      	movs	r4, r1
    7acc:	e7ee      	b.n	7aac <_malloc_r+0x74>
    7ace:	000c      	movs	r4, r1
    7ad0:	6849      	ldr	r1, [r1, #4]
    7ad2:	e7c2      	b.n	7a5a <_malloc_r+0x22>
    7ad4:	2303      	movs	r3, #3
    7ad6:	1cc4      	adds	r4, r0, #3
    7ad8:	439c      	bics	r4, r3
    7ada:	42a0      	cmp	r0, r4
    7adc:	d0e0      	beq.n	7aa0 <_malloc_r+0x68>
    7ade:	1a21      	subs	r1, r4, r0
    7ae0:	0030      	movs	r0, r6
    7ae2:	f000 f981 	bl	7de8 <_sbrk_r>
    7ae6:	1c43      	adds	r3, r0, #1
    7ae8:	d1da      	bne.n	7aa0 <_malloc_r+0x68>
    7aea:	e7c6      	b.n	7a7a <_malloc_r+0x42>
    7aec:	200008bc 	.word	0x200008bc
    7af0:	200008c0 	.word	0x200008c0

00007af4 <__sfputc_r>:
    7af4:	6893      	ldr	r3, [r2, #8]
    7af6:	b510      	push	{r4, lr}
    7af8:	3b01      	subs	r3, #1
    7afa:	6093      	str	r3, [r2, #8]
    7afc:	2b00      	cmp	r3, #0
    7afe:	da05      	bge.n	7b0c <__sfputc_r+0x18>
    7b00:	6994      	ldr	r4, [r2, #24]
    7b02:	42a3      	cmp	r3, r4
    7b04:	db08      	blt.n	7b18 <__sfputc_r+0x24>
    7b06:	b2cb      	uxtb	r3, r1
    7b08:	2b0a      	cmp	r3, #10
    7b0a:	d005      	beq.n	7b18 <__sfputc_r+0x24>
    7b0c:	6813      	ldr	r3, [r2, #0]
    7b0e:	1c58      	adds	r0, r3, #1
    7b10:	6010      	str	r0, [r2, #0]
    7b12:	7019      	strb	r1, [r3, #0]
    7b14:	b2c8      	uxtb	r0, r1
    7b16:	bd10      	pop	{r4, pc}
    7b18:	f7fe fb06 	bl	6128 <__swbuf_r>
    7b1c:	e7fb      	b.n	7b16 <__sfputc_r+0x22>

00007b1e <__sfputs_r>:
    7b1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7b20:	0006      	movs	r6, r0
    7b22:	000f      	movs	r7, r1
    7b24:	0014      	movs	r4, r2
    7b26:	18d5      	adds	r5, r2, r3
    7b28:	42ac      	cmp	r4, r5
    7b2a:	d101      	bne.n	7b30 <__sfputs_r+0x12>
    7b2c:	2000      	movs	r0, #0
    7b2e:	e007      	b.n	7b40 <__sfputs_r+0x22>
    7b30:	7821      	ldrb	r1, [r4, #0]
    7b32:	003a      	movs	r2, r7
    7b34:	0030      	movs	r0, r6
    7b36:	f7ff ffdd 	bl	7af4 <__sfputc_r>
    7b3a:	3401      	adds	r4, #1
    7b3c:	1c43      	adds	r3, r0, #1
    7b3e:	d1f3      	bne.n	7b28 <__sfputs_r+0xa>
    7b40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00007b44 <_vfiprintf_r>:
    7b44:	b5f0      	push	{r4, r5, r6, r7, lr}
    7b46:	b09f      	sub	sp, #124	; 0x7c
    7b48:	0006      	movs	r6, r0
    7b4a:	000f      	movs	r7, r1
    7b4c:	0014      	movs	r4, r2
    7b4e:	9305      	str	r3, [sp, #20]
    7b50:	2800      	cmp	r0, #0
    7b52:	d004      	beq.n	7b5e <_vfiprintf_r+0x1a>
    7b54:	6983      	ldr	r3, [r0, #24]
    7b56:	2b00      	cmp	r3, #0
    7b58:	d101      	bne.n	7b5e <_vfiprintf_r+0x1a>
    7b5a:	f7ff fb15 	bl	7188 <__sinit>
    7b5e:	4b7f      	ldr	r3, [pc, #508]	; (7d5c <_vfiprintf_r+0x218>)
    7b60:	429f      	cmp	r7, r3
    7b62:	d15c      	bne.n	7c1e <_vfiprintf_r+0xda>
    7b64:	6877      	ldr	r7, [r6, #4]
    7b66:	89bb      	ldrh	r3, [r7, #12]
    7b68:	071b      	lsls	r3, r3, #28
    7b6a:	d562      	bpl.n	7c32 <_vfiprintf_r+0xee>
    7b6c:	693b      	ldr	r3, [r7, #16]
    7b6e:	2b00      	cmp	r3, #0
    7b70:	d05f      	beq.n	7c32 <_vfiprintf_r+0xee>
    7b72:	2300      	movs	r3, #0
    7b74:	ad06      	add	r5, sp, #24
    7b76:	616b      	str	r3, [r5, #20]
    7b78:	3320      	adds	r3, #32
    7b7a:	766b      	strb	r3, [r5, #25]
    7b7c:	3310      	adds	r3, #16
    7b7e:	76ab      	strb	r3, [r5, #26]
    7b80:	9402      	str	r4, [sp, #8]
    7b82:	9c02      	ldr	r4, [sp, #8]
    7b84:	7823      	ldrb	r3, [r4, #0]
    7b86:	2b00      	cmp	r3, #0
    7b88:	d15d      	bne.n	7c46 <_vfiprintf_r+0x102>
    7b8a:	9b02      	ldr	r3, [sp, #8]
    7b8c:	1ae3      	subs	r3, r4, r3
    7b8e:	9304      	str	r3, [sp, #16]
    7b90:	d00d      	beq.n	7bae <_vfiprintf_r+0x6a>
    7b92:	9b04      	ldr	r3, [sp, #16]
    7b94:	9a02      	ldr	r2, [sp, #8]
    7b96:	0039      	movs	r1, r7
    7b98:	0030      	movs	r0, r6
    7b9a:	f7ff ffc0 	bl	7b1e <__sfputs_r>
    7b9e:	1c43      	adds	r3, r0, #1
    7ba0:	d100      	bne.n	7ba4 <_vfiprintf_r+0x60>
    7ba2:	e0cc      	b.n	7d3e <_vfiprintf_r+0x1fa>
    7ba4:	696a      	ldr	r2, [r5, #20]
    7ba6:	9b04      	ldr	r3, [sp, #16]
    7ba8:	4694      	mov	ip, r2
    7baa:	4463      	add	r3, ip
    7bac:	616b      	str	r3, [r5, #20]
    7bae:	7823      	ldrb	r3, [r4, #0]
    7bb0:	2b00      	cmp	r3, #0
    7bb2:	d100      	bne.n	7bb6 <_vfiprintf_r+0x72>
    7bb4:	e0c3      	b.n	7d3e <_vfiprintf_r+0x1fa>
    7bb6:	2201      	movs	r2, #1
    7bb8:	2300      	movs	r3, #0
    7bba:	4252      	negs	r2, r2
    7bbc:	606a      	str	r2, [r5, #4]
    7bbe:	a902      	add	r1, sp, #8
    7bc0:	3254      	adds	r2, #84	; 0x54
    7bc2:	1852      	adds	r2, r2, r1
    7bc4:	3401      	adds	r4, #1
    7bc6:	602b      	str	r3, [r5, #0]
    7bc8:	60eb      	str	r3, [r5, #12]
    7bca:	60ab      	str	r3, [r5, #8]
    7bcc:	7013      	strb	r3, [r2, #0]
    7bce:	65ab      	str	r3, [r5, #88]	; 0x58
    7bd0:	7821      	ldrb	r1, [r4, #0]
    7bd2:	2205      	movs	r2, #5
    7bd4:	4862      	ldr	r0, [pc, #392]	; (7d60 <_vfiprintf_r+0x21c>)
    7bd6:	f7ff fbe9 	bl	73ac <memchr>
    7bda:	1c63      	adds	r3, r4, #1
    7bdc:	469c      	mov	ip, r3
    7bde:	2800      	cmp	r0, #0
    7be0:	d135      	bne.n	7c4e <_vfiprintf_r+0x10a>
    7be2:	6829      	ldr	r1, [r5, #0]
    7be4:	06cb      	lsls	r3, r1, #27
    7be6:	d504      	bpl.n	7bf2 <_vfiprintf_r+0xae>
    7be8:	2353      	movs	r3, #83	; 0x53
    7bea:	aa02      	add	r2, sp, #8
    7bec:	3020      	adds	r0, #32
    7bee:	189b      	adds	r3, r3, r2
    7bf0:	7018      	strb	r0, [r3, #0]
    7bf2:	070b      	lsls	r3, r1, #28
    7bf4:	d504      	bpl.n	7c00 <_vfiprintf_r+0xbc>
    7bf6:	2353      	movs	r3, #83	; 0x53
    7bf8:	202b      	movs	r0, #43	; 0x2b
    7bfa:	aa02      	add	r2, sp, #8
    7bfc:	189b      	adds	r3, r3, r2
    7bfe:	7018      	strb	r0, [r3, #0]
    7c00:	7823      	ldrb	r3, [r4, #0]
    7c02:	2b2a      	cmp	r3, #42	; 0x2a
    7c04:	d02c      	beq.n	7c60 <_vfiprintf_r+0x11c>
    7c06:	2000      	movs	r0, #0
    7c08:	210a      	movs	r1, #10
    7c0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7c0c:	7822      	ldrb	r2, [r4, #0]
    7c0e:	3a30      	subs	r2, #48	; 0x30
    7c10:	2a09      	cmp	r2, #9
    7c12:	d800      	bhi.n	7c16 <_vfiprintf_r+0xd2>
    7c14:	e06b      	b.n	7cee <_vfiprintf_r+0x1aa>
    7c16:	2800      	cmp	r0, #0
    7c18:	d02a      	beq.n	7c70 <_vfiprintf_r+0x12c>
    7c1a:	9309      	str	r3, [sp, #36]	; 0x24
    7c1c:	e028      	b.n	7c70 <_vfiprintf_r+0x12c>
    7c1e:	4b51      	ldr	r3, [pc, #324]	; (7d64 <_vfiprintf_r+0x220>)
    7c20:	429f      	cmp	r7, r3
    7c22:	d101      	bne.n	7c28 <_vfiprintf_r+0xe4>
    7c24:	68b7      	ldr	r7, [r6, #8]
    7c26:	e79e      	b.n	7b66 <_vfiprintf_r+0x22>
    7c28:	4b4f      	ldr	r3, [pc, #316]	; (7d68 <_vfiprintf_r+0x224>)
    7c2a:	429f      	cmp	r7, r3
    7c2c:	d19b      	bne.n	7b66 <_vfiprintf_r+0x22>
    7c2e:	68f7      	ldr	r7, [r6, #12]
    7c30:	e799      	b.n	7b66 <_vfiprintf_r+0x22>
    7c32:	0039      	movs	r1, r7
    7c34:	0030      	movs	r0, r6
    7c36:	f7fe facd 	bl	61d4 <__swsetup_r>
    7c3a:	2800      	cmp	r0, #0
    7c3c:	d099      	beq.n	7b72 <_vfiprintf_r+0x2e>
    7c3e:	2001      	movs	r0, #1
    7c40:	4240      	negs	r0, r0
    7c42:	b01f      	add	sp, #124	; 0x7c
    7c44:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7c46:	2b25      	cmp	r3, #37	; 0x25
    7c48:	d09f      	beq.n	7b8a <_vfiprintf_r+0x46>
    7c4a:	3401      	adds	r4, #1
    7c4c:	e79a      	b.n	7b84 <_vfiprintf_r+0x40>
    7c4e:	4b44      	ldr	r3, [pc, #272]	; (7d60 <_vfiprintf_r+0x21c>)
    7c50:	6829      	ldr	r1, [r5, #0]
    7c52:	1ac0      	subs	r0, r0, r3
    7c54:	2301      	movs	r3, #1
    7c56:	4083      	lsls	r3, r0
    7c58:	430b      	orrs	r3, r1
    7c5a:	602b      	str	r3, [r5, #0]
    7c5c:	4664      	mov	r4, ip
    7c5e:	e7b7      	b.n	7bd0 <_vfiprintf_r+0x8c>
    7c60:	9b05      	ldr	r3, [sp, #20]
    7c62:	1d18      	adds	r0, r3, #4
    7c64:	681b      	ldr	r3, [r3, #0]
    7c66:	9005      	str	r0, [sp, #20]
    7c68:	2b00      	cmp	r3, #0
    7c6a:	db3a      	blt.n	7ce2 <_vfiprintf_r+0x19e>
    7c6c:	9309      	str	r3, [sp, #36]	; 0x24
    7c6e:	4664      	mov	r4, ip
    7c70:	7823      	ldrb	r3, [r4, #0]
    7c72:	2b2e      	cmp	r3, #46	; 0x2e
    7c74:	d10b      	bne.n	7c8e <_vfiprintf_r+0x14a>
    7c76:	7863      	ldrb	r3, [r4, #1]
    7c78:	1c62      	adds	r2, r4, #1
    7c7a:	2b2a      	cmp	r3, #42	; 0x2a
    7c7c:	d13f      	bne.n	7cfe <_vfiprintf_r+0x1ba>
    7c7e:	9b05      	ldr	r3, [sp, #20]
    7c80:	3402      	adds	r4, #2
    7c82:	1d1a      	adds	r2, r3, #4
    7c84:	681b      	ldr	r3, [r3, #0]
    7c86:	9205      	str	r2, [sp, #20]
    7c88:	2b00      	cmp	r3, #0
    7c8a:	db35      	blt.n	7cf8 <_vfiprintf_r+0x1b4>
    7c8c:	9307      	str	r3, [sp, #28]
    7c8e:	7821      	ldrb	r1, [r4, #0]
    7c90:	2203      	movs	r2, #3
    7c92:	4836      	ldr	r0, [pc, #216]	; (7d6c <_vfiprintf_r+0x228>)
    7c94:	f7ff fb8a 	bl	73ac <memchr>
    7c98:	2800      	cmp	r0, #0
    7c9a:	d007      	beq.n	7cac <_vfiprintf_r+0x168>
    7c9c:	4b33      	ldr	r3, [pc, #204]	; (7d6c <_vfiprintf_r+0x228>)
    7c9e:	682a      	ldr	r2, [r5, #0]
    7ca0:	1ac0      	subs	r0, r0, r3
    7ca2:	2340      	movs	r3, #64	; 0x40
    7ca4:	4083      	lsls	r3, r0
    7ca6:	4313      	orrs	r3, r2
    7ca8:	602b      	str	r3, [r5, #0]
    7caa:	3401      	adds	r4, #1
    7cac:	7821      	ldrb	r1, [r4, #0]
    7cae:	1c63      	adds	r3, r4, #1
    7cb0:	2206      	movs	r2, #6
    7cb2:	482f      	ldr	r0, [pc, #188]	; (7d70 <_vfiprintf_r+0x22c>)
    7cb4:	9302      	str	r3, [sp, #8]
    7cb6:	7629      	strb	r1, [r5, #24]
    7cb8:	f7ff fb78 	bl	73ac <memchr>
    7cbc:	2800      	cmp	r0, #0
    7cbe:	d044      	beq.n	7d4a <_vfiprintf_r+0x206>
    7cc0:	4b2c      	ldr	r3, [pc, #176]	; (7d74 <_vfiprintf_r+0x230>)
    7cc2:	2b00      	cmp	r3, #0
    7cc4:	d12f      	bne.n	7d26 <_vfiprintf_r+0x1e2>
    7cc6:	6829      	ldr	r1, [r5, #0]
    7cc8:	9b05      	ldr	r3, [sp, #20]
    7cca:	2207      	movs	r2, #7
    7ccc:	05c9      	lsls	r1, r1, #23
    7cce:	d528      	bpl.n	7d22 <_vfiprintf_r+0x1de>
    7cd0:	189b      	adds	r3, r3, r2
    7cd2:	4393      	bics	r3, r2
    7cd4:	3308      	adds	r3, #8
    7cd6:	9305      	str	r3, [sp, #20]
    7cd8:	696b      	ldr	r3, [r5, #20]
    7cda:	9a03      	ldr	r2, [sp, #12]
    7cdc:	189b      	adds	r3, r3, r2
    7cde:	616b      	str	r3, [r5, #20]
    7ce0:	e74f      	b.n	7b82 <_vfiprintf_r+0x3e>
    7ce2:	425b      	negs	r3, r3
    7ce4:	60eb      	str	r3, [r5, #12]
    7ce6:	2302      	movs	r3, #2
    7ce8:	430b      	orrs	r3, r1
    7cea:	602b      	str	r3, [r5, #0]
    7cec:	e7bf      	b.n	7c6e <_vfiprintf_r+0x12a>
    7cee:	434b      	muls	r3, r1
    7cf0:	3401      	adds	r4, #1
    7cf2:	189b      	adds	r3, r3, r2
    7cf4:	2001      	movs	r0, #1
    7cf6:	e789      	b.n	7c0c <_vfiprintf_r+0xc8>
    7cf8:	2301      	movs	r3, #1
    7cfa:	425b      	negs	r3, r3
    7cfc:	e7c6      	b.n	7c8c <_vfiprintf_r+0x148>
    7cfe:	2300      	movs	r3, #0
    7d00:	0014      	movs	r4, r2
    7d02:	200a      	movs	r0, #10
    7d04:	001a      	movs	r2, r3
    7d06:	606b      	str	r3, [r5, #4]
    7d08:	7821      	ldrb	r1, [r4, #0]
    7d0a:	3930      	subs	r1, #48	; 0x30
    7d0c:	2909      	cmp	r1, #9
    7d0e:	d903      	bls.n	7d18 <_vfiprintf_r+0x1d4>
    7d10:	2b00      	cmp	r3, #0
    7d12:	d0bc      	beq.n	7c8e <_vfiprintf_r+0x14a>
    7d14:	9207      	str	r2, [sp, #28]
    7d16:	e7ba      	b.n	7c8e <_vfiprintf_r+0x14a>
    7d18:	4342      	muls	r2, r0
    7d1a:	3401      	adds	r4, #1
    7d1c:	1852      	adds	r2, r2, r1
    7d1e:	2301      	movs	r3, #1
    7d20:	e7f2      	b.n	7d08 <_vfiprintf_r+0x1c4>
    7d22:	3307      	adds	r3, #7
    7d24:	e7d5      	b.n	7cd2 <_vfiprintf_r+0x18e>
    7d26:	ab05      	add	r3, sp, #20
    7d28:	9300      	str	r3, [sp, #0]
    7d2a:	003a      	movs	r2, r7
    7d2c:	4b12      	ldr	r3, [pc, #72]	; (7d78 <_vfiprintf_r+0x234>)
    7d2e:	0029      	movs	r1, r5
    7d30:	0030      	movs	r0, r6
    7d32:	f7fd fc93 	bl	565c <_printf_float>
    7d36:	9003      	str	r0, [sp, #12]
    7d38:	9b03      	ldr	r3, [sp, #12]
    7d3a:	3301      	adds	r3, #1
    7d3c:	d1cc      	bne.n	7cd8 <_vfiprintf_r+0x194>
    7d3e:	89bb      	ldrh	r3, [r7, #12]
    7d40:	065b      	lsls	r3, r3, #25
    7d42:	d500      	bpl.n	7d46 <_vfiprintf_r+0x202>
    7d44:	e77b      	b.n	7c3e <_vfiprintf_r+0xfa>
    7d46:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7d48:	e77b      	b.n	7c42 <_vfiprintf_r+0xfe>
    7d4a:	ab05      	add	r3, sp, #20
    7d4c:	9300      	str	r3, [sp, #0]
    7d4e:	003a      	movs	r2, r7
    7d50:	4b09      	ldr	r3, [pc, #36]	; (7d78 <_vfiprintf_r+0x234>)
    7d52:	0029      	movs	r1, r5
    7d54:	0030      	movs	r0, r6
    7d56:	f7fd ff3b 	bl	5bd0 <_printf_i>
    7d5a:	e7ec      	b.n	7d36 <_vfiprintf_r+0x1f2>
    7d5c:	0000ad44 	.word	0x0000ad44
    7d60:	0000ae84 	.word	0x0000ae84
    7d64:	0000ad64 	.word	0x0000ad64
    7d68:	0000ad24 	.word	0x0000ad24
    7d6c:	0000ae8a 	.word	0x0000ae8a
    7d70:	0000ae8e 	.word	0x0000ae8e
    7d74:	0000565d 	.word	0x0000565d
    7d78:	00007b1f 	.word	0x00007b1f

00007d7c <_putc_r>:
    7d7c:	b570      	push	{r4, r5, r6, lr}
    7d7e:	0006      	movs	r6, r0
    7d80:	000d      	movs	r5, r1
    7d82:	0014      	movs	r4, r2
    7d84:	2800      	cmp	r0, #0
    7d86:	d004      	beq.n	7d92 <_putc_r+0x16>
    7d88:	6983      	ldr	r3, [r0, #24]
    7d8a:	2b00      	cmp	r3, #0
    7d8c:	d101      	bne.n	7d92 <_putc_r+0x16>
    7d8e:	f7ff f9fb 	bl	7188 <__sinit>
    7d92:	4b12      	ldr	r3, [pc, #72]	; (7ddc <_putc_r+0x60>)
    7d94:	429c      	cmp	r4, r3
    7d96:	d111      	bne.n	7dbc <_putc_r+0x40>
    7d98:	6874      	ldr	r4, [r6, #4]
    7d9a:	68a3      	ldr	r3, [r4, #8]
    7d9c:	3b01      	subs	r3, #1
    7d9e:	60a3      	str	r3, [r4, #8]
    7da0:	2b00      	cmp	r3, #0
    7da2:	da05      	bge.n	7db0 <_putc_r+0x34>
    7da4:	69a2      	ldr	r2, [r4, #24]
    7da6:	4293      	cmp	r3, r2
    7da8:	db12      	blt.n	7dd0 <_putc_r+0x54>
    7daa:	b2eb      	uxtb	r3, r5
    7dac:	2b0a      	cmp	r3, #10
    7dae:	d00f      	beq.n	7dd0 <_putc_r+0x54>
    7db0:	6823      	ldr	r3, [r4, #0]
    7db2:	b2e8      	uxtb	r0, r5
    7db4:	1c5a      	adds	r2, r3, #1
    7db6:	6022      	str	r2, [r4, #0]
    7db8:	701d      	strb	r5, [r3, #0]
    7dba:	bd70      	pop	{r4, r5, r6, pc}
    7dbc:	4b08      	ldr	r3, [pc, #32]	; (7de0 <_putc_r+0x64>)
    7dbe:	429c      	cmp	r4, r3
    7dc0:	d101      	bne.n	7dc6 <_putc_r+0x4a>
    7dc2:	68b4      	ldr	r4, [r6, #8]
    7dc4:	e7e9      	b.n	7d9a <_putc_r+0x1e>
    7dc6:	4b07      	ldr	r3, [pc, #28]	; (7de4 <_putc_r+0x68>)
    7dc8:	429c      	cmp	r4, r3
    7dca:	d1e6      	bne.n	7d9a <_putc_r+0x1e>
    7dcc:	68f4      	ldr	r4, [r6, #12]
    7dce:	e7e4      	b.n	7d9a <_putc_r+0x1e>
    7dd0:	0022      	movs	r2, r4
    7dd2:	0029      	movs	r1, r5
    7dd4:	0030      	movs	r0, r6
    7dd6:	f7fe f9a7 	bl	6128 <__swbuf_r>
    7dda:	e7ee      	b.n	7dba <_putc_r+0x3e>
    7ddc:	0000ad44 	.word	0x0000ad44
    7de0:	0000ad64 	.word	0x0000ad64
    7de4:	0000ad24 	.word	0x0000ad24

00007de8 <_sbrk_r>:
    7de8:	2300      	movs	r3, #0
    7dea:	b570      	push	{r4, r5, r6, lr}
    7dec:	4c06      	ldr	r4, [pc, #24]	; (7e08 <_sbrk_r+0x20>)
    7dee:	0005      	movs	r5, r0
    7df0:	0008      	movs	r0, r1
    7df2:	6023      	str	r3, [r4, #0]
    7df4:	f7fb f82a 	bl	2e4c <_sbrk>
    7df8:	1c43      	adds	r3, r0, #1
    7dfa:	d103      	bne.n	7e04 <_sbrk_r+0x1c>
    7dfc:	6823      	ldr	r3, [r4, #0]
    7dfe:	2b00      	cmp	r3, #0
    7e00:	d000      	beq.n	7e04 <_sbrk_r+0x1c>
    7e02:	602b      	str	r3, [r5, #0]
    7e04:	bd70      	pop	{r4, r5, r6, pc}
    7e06:	46c0      	nop			; (mov r8, r8)
    7e08:	200023b4 	.word	0x200023b4

00007e0c <__sread>:
    7e0c:	b570      	push	{r4, r5, r6, lr}
    7e0e:	000c      	movs	r4, r1
    7e10:	250e      	movs	r5, #14
    7e12:	5f49      	ldrsh	r1, [r1, r5]
    7e14:	f000 f8b8 	bl	7f88 <_read_r>
    7e18:	2800      	cmp	r0, #0
    7e1a:	db03      	blt.n	7e24 <__sread+0x18>
    7e1c:	6d63      	ldr	r3, [r4, #84]	; 0x54
    7e1e:	181b      	adds	r3, r3, r0
    7e20:	6563      	str	r3, [r4, #84]	; 0x54
    7e22:	bd70      	pop	{r4, r5, r6, pc}
    7e24:	89a3      	ldrh	r3, [r4, #12]
    7e26:	4a02      	ldr	r2, [pc, #8]	; (7e30 <__sread+0x24>)
    7e28:	4013      	ands	r3, r2
    7e2a:	81a3      	strh	r3, [r4, #12]
    7e2c:	e7f9      	b.n	7e22 <__sread+0x16>
    7e2e:	46c0      	nop			; (mov r8, r8)
    7e30:	ffffefff 	.word	0xffffefff

00007e34 <__swrite>:
    7e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7e36:	001f      	movs	r7, r3
    7e38:	898b      	ldrh	r3, [r1, #12]
    7e3a:	0005      	movs	r5, r0
    7e3c:	000c      	movs	r4, r1
    7e3e:	0016      	movs	r6, r2
    7e40:	05db      	lsls	r3, r3, #23
    7e42:	d505      	bpl.n	7e50 <__swrite+0x1c>
    7e44:	230e      	movs	r3, #14
    7e46:	5ec9      	ldrsh	r1, [r1, r3]
    7e48:	2200      	movs	r2, #0
    7e4a:	2302      	movs	r3, #2
    7e4c:	f000 f874 	bl	7f38 <_lseek_r>
    7e50:	89a3      	ldrh	r3, [r4, #12]
    7e52:	4a05      	ldr	r2, [pc, #20]	; (7e68 <__swrite+0x34>)
    7e54:	0028      	movs	r0, r5
    7e56:	4013      	ands	r3, r2
    7e58:	81a3      	strh	r3, [r4, #12]
    7e5a:	0032      	movs	r2, r6
    7e5c:	230e      	movs	r3, #14
    7e5e:	5ee1      	ldrsh	r1, [r4, r3]
    7e60:	003b      	movs	r3, r7
    7e62:	f000 f81f 	bl	7ea4 <_write_r>
    7e66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7e68:	ffffefff 	.word	0xffffefff

00007e6c <__sseek>:
    7e6c:	b570      	push	{r4, r5, r6, lr}
    7e6e:	000c      	movs	r4, r1
    7e70:	250e      	movs	r5, #14
    7e72:	5f49      	ldrsh	r1, [r1, r5]
    7e74:	f000 f860 	bl	7f38 <_lseek_r>
    7e78:	89a3      	ldrh	r3, [r4, #12]
    7e7a:	1c42      	adds	r2, r0, #1
    7e7c:	d103      	bne.n	7e86 <__sseek+0x1a>
    7e7e:	4a05      	ldr	r2, [pc, #20]	; (7e94 <__sseek+0x28>)
    7e80:	4013      	ands	r3, r2
    7e82:	81a3      	strh	r3, [r4, #12]
    7e84:	bd70      	pop	{r4, r5, r6, pc}
    7e86:	2280      	movs	r2, #128	; 0x80
    7e88:	0152      	lsls	r2, r2, #5
    7e8a:	4313      	orrs	r3, r2
    7e8c:	81a3      	strh	r3, [r4, #12]
    7e8e:	6560      	str	r0, [r4, #84]	; 0x54
    7e90:	e7f8      	b.n	7e84 <__sseek+0x18>
    7e92:	46c0      	nop			; (mov r8, r8)
    7e94:	ffffefff 	.word	0xffffefff

00007e98 <__sclose>:
    7e98:	b510      	push	{r4, lr}
    7e9a:	230e      	movs	r3, #14
    7e9c:	5ec9      	ldrsh	r1, [r1, r3]
    7e9e:	f000 f815 	bl	7ecc <_close_r>
    7ea2:	bd10      	pop	{r4, pc}

00007ea4 <_write_r>:
    7ea4:	b570      	push	{r4, r5, r6, lr}
    7ea6:	0005      	movs	r5, r0
    7ea8:	0008      	movs	r0, r1
    7eaa:	0011      	movs	r1, r2
    7eac:	2200      	movs	r2, #0
    7eae:	4c06      	ldr	r4, [pc, #24]	; (7ec8 <_write_r+0x24>)
    7eb0:	6022      	str	r2, [r4, #0]
    7eb2:	001a      	movs	r2, r3
    7eb4:	f7fa ffa2 	bl	2dfc <_write>
    7eb8:	1c43      	adds	r3, r0, #1
    7eba:	d103      	bne.n	7ec4 <_write_r+0x20>
    7ebc:	6823      	ldr	r3, [r4, #0]
    7ebe:	2b00      	cmp	r3, #0
    7ec0:	d000      	beq.n	7ec4 <_write_r+0x20>
    7ec2:	602b      	str	r3, [r5, #0]
    7ec4:	bd70      	pop	{r4, r5, r6, pc}
    7ec6:	46c0      	nop			; (mov r8, r8)
    7ec8:	200023b4 	.word	0x200023b4

00007ecc <_close_r>:
    7ecc:	2300      	movs	r3, #0
    7ece:	b570      	push	{r4, r5, r6, lr}
    7ed0:	4c06      	ldr	r4, [pc, #24]	; (7eec <_close_r+0x20>)
    7ed2:	0005      	movs	r5, r0
    7ed4:	0008      	movs	r0, r1
    7ed6:	6023      	str	r3, [r4, #0]
    7ed8:	f7fa ffca 	bl	2e70 <_close>
    7edc:	1c43      	adds	r3, r0, #1
    7ede:	d103      	bne.n	7ee8 <_close_r+0x1c>
    7ee0:	6823      	ldr	r3, [r4, #0]
    7ee2:	2b00      	cmp	r3, #0
    7ee4:	d000      	beq.n	7ee8 <_close_r+0x1c>
    7ee6:	602b      	str	r3, [r5, #0]
    7ee8:	bd70      	pop	{r4, r5, r6, pc}
    7eea:	46c0      	nop			; (mov r8, r8)
    7eec:	200023b4 	.word	0x200023b4

00007ef0 <_fstat_r>:
    7ef0:	2300      	movs	r3, #0
    7ef2:	b570      	push	{r4, r5, r6, lr}
    7ef4:	4c06      	ldr	r4, [pc, #24]	; (7f10 <_fstat_r+0x20>)
    7ef6:	0005      	movs	r5, r0
    7ef8:	0008      	movs	r0, r1
    7efa:	0011      	movs	r1, r2
    7efc:	6023      	str	r3, [r4, #0]
    7efe:	f7fa ffba 	bl	2e76 <_fstat>
    7f02:	1c43      	adds	r3, r0, #1
    7f04:	d103      	bne.n	7f0e <_fstat_r+0x1e>
    7f06:	6823      	ldr	r3, [r4, #0]
    7f08:	2b00      	cmp	r3, #0
    7f0a:	d000      	beq.n	7f0e <_fstat_r+0x1e>
    7f0c:	602b      	str	r3, [r5, #0]
    7f0e:	bd70      	pop	{r4, r5, r6, pc}
    7f10:	200023b4 	.word	0x200023b4

00007f14 <_isatty_r>:
    7f14:	2300      	movs	r3, #0
    7f16:	b570      	push	{r4, r5, r6, lr}
    7f18:	4c06      	ldr	r4, [pc, #24]	; (7f34 <_isatty_r+0x20>)
    7f1a:	0005      	movs	r5, r0
    7f1c:	0008      	movs	r0, r1
    7f1e:	6023      	str	r3, [r4, #0]
    7f20:	f7fa ffae 	bl	2e80 <_isatty>
    7f24:	1c43      	adds	r3, r0, #1
    7f26:	d103      	bne.n	7f30 <_isatty_r+0x1c>
    7f28:	6823      	ldr	r3, [r4, #0]
    7f2a:	2b00      	cmp	r3, #0
    7f2c:	d000      	beq.n	7f30 <_isatty_r+0x1c>
    7f2e:	602b      	str	r3, [r5, #0]
    7f30:	bd70      	pop	{r4, r5, r6, pc}
    7f32:	46c0      	nop			; (mov r8, r8)
    7f34:	200023b4 	.word	0x200023b4

00007f38 <_lseek_r>:
    7f38:	b570      	push	{r4, r5, r6, lr}
    7f3a:	0005      	movs	r5, r0
    7f3c:	0008      	movs	r0, r1
    7f3e:	0011      	movs	r1, r2
    7f40:	2200      	movs	r2, #0
    7f42:	4c06      	ldr	r4, [pc, #24]	; (7f5c <_lseek_r+0x24>)
    7f44:	6022      	str	r2, [r4, #0]
    7f46:	001a      	movs	r2, r3
    7f48:	f7fa ff9c 	bl	2e84 <_lseek>
    7f4c:	1c43      	adds	r3, r0, #1
    7f4e:	d103      	bne.n	7f58 <_lseek_r+0x20>
    7f50:	6823      	ldr	r3, [r4, #0]
    7f52:	2b00      	cmp	r3, #0
    7f54:	d000      	beq.n	7f58 <_lseek_r+0x20>
    7f56:	602b      	str	r3, [r5, #0]
    7f58:	bd70      	pop	{r4, r5, r6, pc}
    7f5a:	46c0      	nop			; (mov r8, r8)
    7f5c:	200023b4 	.word	0x200023b4

00007f60 <__ascii_mbtowc>:
    7f60:	b082      	sub	sp, #8
    7f62:	2900      	cmp	r1, #0
    7f64:	d100      	bne.n	7f68 <__ascii_mbtowc+0x8>
    7f66:	a901      	add	r1, sp, #4
    7f68:	1e10      	subs	r0, r2, #0
    7f6a:	d006      	beq.n	7f7a <__ascii_mbtowc+0x1a>
    7f6c:	2b00      	cmp	r3, #0
    7f6e:	d006      	beq.n	7f7e <__ascii_mbtowc+0x1e>
    7f70:	7813      	ldrb	r3, [r2, #0]
    7f72:	600b      	str	r3, [r1, #0]
    7f74:	7810      	ldrb	r0, [r2, #0]
    7f76:	1e43      	subs	r3, r0, #1
    7f78:	4198      	sbcs	r0, r3
    7f7a:	b002      	add	sp, #8
    7f7c:	4770      	bx	lr
    7f7e:	2002      	movs	r0, #2
    7f80:	4240      	negs	r0, r0
    7f82:	e7fa      	b.n	7f7a <__ascii_mbtowc+0x1a>

00007f84 <__malloc_lock>:
    7f84:	4770      	bx	lr

00007f86 <__malloc_unlock>:
    7f86:	4770      	bx	lr

00007f88 <_read_r>:
    7f88:	b570      	push	{r4, r5, r6, lr}
    7f8a:	0005      	movs	r5, r0
    7f8c:	0008      	movs	r0, r1
    7f8e:	0011      	movs	r1, r2
    7f90:	2200      	movs	r2, #0
    7f92:	4c06      	ldr	r4, [pc, #24]	; (7fac <_read_r+0x24>)
    7f94:	6022      	str	r2, [r4, #0]
    7f96:	001a      	movs	r2, r3
    7f98:	f7fa ff0e 	bl	2db8 <_read>
    7f9c:	1c43      	adds	r3, r0, #1
    7f9e:	d103      	bne.n	7fa8 <_read_r+0x20>
    7fa0:	6823      	ldr	r3, [r4, #0]
    7fa2:	2b00      	cmp	r3, #0
    7fa4:	d000      	beq.n	7fa8 <_read_r+0x20>
    7fa6:	602b      	str	r3, [r5, #0]
    7fa8:	bd70      	pop	{r4, r5, r6, pc}
    7faa:	46c0      	nop			; (mov r8, r8)
    7fac:	200023b4 	.word	0x200023b4

00007fb0 <__ascii_wctomb>:
    7fb0:	1e0b      	subs	r3, r1, #0
    7fb2:	d004      	beq.n	7fbe <__ascii_wctomb+0xe>
    7fb4:	2aff      	cmp	r2, #255	; 0xff
    7fb6:	d904      	bls.n	7fc2 <__ascii_wctomb+0x12>
    7fb8:	238a      	movs	r3, #138	; 0x8a
    7fba:	6003      	str	r3, [r0, #0]
    7fbc:	3b8b      	subs	r3, #139	; 0x8b
    7fbe:	0018      	movs	r0, r3
    7fc0:	4770      	bx	lr
    7fc2:	700a      	strb	r2, [r1, #0]
    7fc4:	2301      	movs	r3, #1
    7fc6:	e7fa      	b.n	7fbe <__ascii_wctomb+0xe>

00007fc8 <__gnu_thumb1_case_uqi>:
    7fc8:	b402      	push	{r1}
    7fca:	4671      	mov	r1, lr
    7fcc:	0849      	lsrs	r1, r1, #1
    7fce:	0049      	lsls	r1, r1, #1
    7fd0:	5c09      	ldrb	r1, [r1, r0]
    7fd2:	0049      	lsls	r1, r1, #1
    7fd4:	448e      	add	lr, r1
    7fd6:	bc02      	pop	{r1}
    7fd8:	4770      	bx	lr
    7fda:	46c0      	nop			; (mov r8, r8)

00007fdc <__udivsi3>:
    7fdc:	2200      	movs	r2, #0
    7fde:	0843      	lsrs	r3, r0, #1
    7fe0:	428b      	cmp	r3, r1
    7fe2:	d374      	bcc.n	80ce <__udivsi3+0xf2>
    7fe4:	0903      	lsrs	r3, r0, #4
    7fe6:	428b      	cmp	r3, r1
    7fe8:	d35f      	bcc.n	80aa <__udivsi3+0xce>
    7fea:	0a03      	lsrs	r3, r0, #8
    7fec:	428b      	cmp	r3, r1
    7fee:	d344      	bcc.n	807a <__udivsi3+0x9e>
    7ff0:	0b03      	lsrs	r3, r0, #12
    7ff2:	428b      	cmp	r3, r1
    7ff4:	d328      	bcc.n	8048 <__udivsi3+0x6c>
    7ff6:	0c03      	lsrs	r3, r0, #16
    7ff8:	428b      	cmp	r3, r1
    7ffa:	d30d      	bcc.n	8018 <__udivsi3+0x3c>
    7ffc:	22ff      	movs	r2, #255	; 0xff
    7ffe:	0209      	lsls	r1, r1, #8
    8000:	ba12      	rev	r2, r2
    8002:	0c03      	lsrs	r3, r0, #16
    8004:	428b      	cmp	r3, r1
    8006:	d302      	bcc.n	800e <__udivsi3+0x32>
    8008:	1212      	asrs	r2, r2, #8
    800a:	0209      	lsls	r1, r1, #8
    800c:	d065      	beq.n	80da <__udivsi3+0xfe>
    800e:	0b03      	lsrs	r3, r0, #12
    8010:	428b      	cmp	r3, r1
    8012:	d319      	bcc.n	8048 <__udivsi3+0x6c>
    8014:	e000      	b.n	8018 <__udivsi3+0x3c>
    8016:	0a09      	lsrs	r1, r1, #8
    8018:	0bc3      	lsrs	r3, r0, #15
    801a:	428b      	cmp	r3, r1
    801c:	d301      	bcc.n	8022 <__udivsi3+0x46>
    801e:	03cb      	lsls	r3, r1, #15
    8020:	1ac0      	subs	r0, r0, r3
    8022:	4152      	adcs	r2, r2
    8024:	0b83      	lsrs	r3, r0, #14
    8026:	428b      	cmp	r3, r1
    8028:	d301      	bcc.n	802e <__udivsi3+0x52>
    802a:	038b      	lsls	r3, r1, #14
    802c:	1ac0      	subs	r0, r0, r3
    802e:	4152      	adcs	r2, r2
    8030:	0b43      	lsrs	r3, r0, #13
    8032:	428b      	cmp	r3, r1
    8034:	d301      	bcc.n	803a <__udivsi3+0x5e>
    8036:	034b      	lsls	r3, r1, #13
    8038:	1ac0      	subs	r0, r0, r3
    803a:	4152      	adcs	r2, r2
    803c:	0b03      	lsrs	r3, r0, #12
    803e:	428b      	cmp	r3, r1
    8040:	d301      	bcc.n	8046 <__udivsi3+0x6a>
    8042:	030b      	lsls	r3, r1, #12
    8044:	1ac0      	subs	r0, r0, r3
    8046:	4152      	adcs	r2, r2
    8048:	0ac3      	lsrs	r3, r0, #11
    804a:	428b      	cmp	r3, r1
    804c:	d301      	bcc.n	8052 <__udivsi3+0x76>
    804e:	02cb      	lsls	r3, r1, #11
    8050:	1ac0      	subs	r0, r0, r3
    8052:	4152      	adcs	r2, r2
    8054:	0a83      	lsrs	r3, r0, #10
    8056:	428b      	cmp	r3, r1
    8058:	d301      	bcc.n	805e <__udivsi3+0x82>
    805a:	028b      	lsls	r3, r1, #10
    805c:	1ac0      	subs	r0, r0, r3
    805e:	4152      	adcs	r2, r2
    8060:	0a43      	lsrs	r3, r0, #9
    8062:	428b      	cmp	r3, r1
    8064:	d301      	bcc.n	806a <__udivsi3+0x8e>
    8066:	024b      	lsls	r3, r1, #9
    8068:	1ac0      	subs	r0, r0, r3
    806a:	4152      	adcs	r2, r2
    806c:	0a03      	lsrs	r3, r0, #8
    806e:	428b      	cmp	r3, r1
    8070:	d301      	bcc.n	8076 <__udivsi3+0x9a>
    8072:	020b      	lsls	r3, r1, #8
    8074:	1ac0      	subs	r0, r0, r3
    8076:	4152      	adcs	r2, r2
    8078:	d2cd      	bcs.n	8016 <__udivsi3+0x3a>
    807a:	09c3      	lsrs	r3, r0, #7
    807c:	428b      	cmp	r3, r1
    807e:	d301      	bcc.n	8084 <__udivsi3+0xa8>
    8080:	01cb      	lsls	r3, r1, #7
    8082:	1ac0      	subs	r0, r0, r3
    8084:	4152      	adcs	r2, r2
    8086:	0983      	lsrs	r3, r0, #6
    8088:	428b      	cmp	r3, r1
    808a:	d301      	bcc.n	8090 <__udivsi3+0xb4>
    808c:	018b      	lsls	r3, r1, #6
    808e:	1ac0      	subs	r0, r0, r3
    8090:	4152      	adcs	r2, r2
    8092:	0943      	lsrs	r3, r0, #5
    8094:	428b      	cmp	r3, r1
    8096:	d301      	bcc.n	809c <__udivsi3+0xc0>
    8098:	014b      	lsls	r3, r1, #5
    809a:	1ac0      	subs	r0, r0, r3
    809c:	4152      	adcs	r2, r2
    809e:	0903      	lsrs	r3, r0, #4
    80a0:	428b      	cmp	r3, r1
    80a2:	d301      	bcc.n	80a8 <__udivsi3+0xcc>
    80a4:	010b      	lsls	r3, r1, #4
    80a6:	1ac0      	subs	r0, r0, r3
    80a8:	4152      	adcs	r2, r2
    80aa:	08c3      	lsrs	r3, r0, #3
    80ac:	428b      	cmp	r3, r1
    80ae:	d301      	bcc.n	80b4 <__udivsi3+0xd8>
    80b0:	00cb      	lsls	r3, r1, #3
    80b2:	1ac0      	subs	r0, r0, r3
    80b4:	4152      	adcs	r2, r2
    80b6:	0883      	lsrs	r3, r0, #2
    80b8:	428b      	cmp	r3, r1
    80ba:	d301      	bcc.n	80c0 <__udivsi3+0xe4>
    80bc:	008b      	lsls	r3, r1, #2
    80be:	1ac0      	subs	r0, r0, r3
    80c0:	4152      	adcs	r2, r2
    80c2:	0843      	lsrs	r3, r0, #1
    80c4:	428b      	cmp	r3, r1
    80c6:	d301      	bcc.n	80cc <__udivsi3+0xf0>
    80c8:	004b      	lsls	r3, r1, #1
    80ca:	1ac0      	subs	r0, r0, r3
    80cc:	4152      	adcs	r2, r2
    80ce:	1a41      	subs	r1, r0, r1
    80d0:	d200      	bcs.n	80d4 <__udivsi3+0xf8>
    80d2:	4601      	mov	r1, r0
    80d4:	4152      	adcs	r2, r2
    80d6:	4610      	mov	r0, r2
    80d8:	4770      	bx	lr
    80da:	e7ff      	b.n	80dc <__udivsi3+0x100>
    80dc:	b501      	push	{r0, lr}
    80de:	2000      	movs	r0, #0
    80e0:	f000 f8f0 	bl	82c4 <__aeabi_idiv0>
    80e4:	bd02      	pop	{r1, pc}
    80e6:	46c0      	nop			; (mov r8, r8)

000080e8 <__aeabi_uidivmod>:
    80e8:	2900      	cmp	r1, #0
    80ea:	d0f7      	beq.n	80dc <__udivsi3+0x100>
    80ec:	e776      	b.n	7fdc <__udivsi3>
    80ee:	4770      	bx	lr

000080f0 <__divsi3>:
    80f0:	4603      	mov	r3, r0
    80f2:	430b      	orrs	r3, r1
    80f4:	d47f      	bmi.n	81f6 <__divsi3+0x106>
    80f6:	2200      	movs	r2, #0
    80f8:	0843      	lsrs	r3, r0, #1
    80fa:	428b      	cmp	r3, r1
    80fc:	d374      	bcc.n	81e8 <__divsi3+0xf8>
    80fe:	0903      	lsrs	r3, r0, #4
    8100:	428b      	cmp	r3, r1
    8102:	d35f      	bcc.n	81c4 <__divsi3+0xd4>
    8104:	0a03      	lsrs	r3, r0, #8
    8106:	428b      	cmp	r3, r1
    8108:	d344      	bcc.n	8194 <__divsi3+0xa4>
    810a:	0b03      	lsrs	r3, r0, #12
    810c:	428b      	cmp	r3, r1
    810e:	d328      	bcc.n	8162 <__divsi3+0x72>
    8110:	0c03      	lsrs	r3, r0, #16
    8112:	428b      	cmp	r3, r1
    8114:	d30d      	bcc.n	8132 <__divsi3+0x42>
    8116:	22ff      	movs	r2, #255	; 0xff
    8118:	0209      	lsls	r1, r1, #8
    811a:	ba12      	rev	r2, r2
    811c:	0c03      	lsrs	r3, r0, #16
    811e:	428b      	cmp	r3, r1
    8120:	d302      	bcc.n	8128 <__divsi3+0x38>
    8122:	1212      	asrs	r2, r2, #8
    8124:	0209      	lsls	r1, r1, #8
    8126:	d065      	beq.n	81f4 <__divsi3+0x104>
    8128:	0b03      	lsrs	r3, r0, #12
    812a:	428b      	cmp	r3, r1
    812c:	d319      	bcc.n	8162 <__divsi3+0x72>
    812e:	e000      	b.n	8132 <__divsi3+0x42>
    8130:	0a09      	lsrs	r1, r1, #8
    8132:	0bc3      	lsrs	r3, r0, #15
    8134:	428b      	cmp	r3, r1
    8136:	d301      	bcc.n	813c <__divsi3+0x4c>
    8138:	03cb      	lsls	r3, r1, #15
    813a:	1ac0      	subs	r0, r0, r3
    813c:	4152      	adcs	r2, r2
    813e:	0b83      	lsrs	r3, r0, #14
    8140:	428b      	cmp	r3, r1
    8142:	d301      	bcc.n	8148 <__divsi3+0x58>
    8144:	038b      	lsls	r3, r1, #14
    8146:	1ac0      	subs	r0, r0, r3
    8148:	4152      	adcs	r2, r2
    814a:	0b43      	lsrs	r3, r0, #13
    814c:	428b      	cmp	r3, r1
    814e:	d301      	bcc.n	8154 <__divsi3+0x64>
    8150:	034b      	lsls	r3, r1, #13
    8152:	1ac0      	subs	r0, r0, r3
    8154:	4152      	adcs	r2, r2
    8156:	0b03      	lsrs	r3, r0, #12
    8158:	428b      	cmp	r3, r1
    815a:	d301      	bcc.n	8160 <__divsi3+0x70>
    815c:	030b      	lsls	r3, r1, #12
    815e:	1ac0      	subs	r0, r0, r3
    8160:	4152      	adcs	r2, r2
    8162:	0ac3      	lsrs	r3, r0, #11
    8164:	428b      	cmp	r3, r1
    8166:	d301      	bcc.n	816c <__divsi3+0x7c>
    8168:	02cb      	lsls	r3, r1, #11
    816a:	1ac0      	subs	r0, r0, r3
    816c:	4152      	adcs	r2, r2
    816e:	0a83      	lsrs	r3, r0, #10
    8170:	428b      	cmp	r3, r1
    8172:	d301      	bcc.n	8178 <__divsi3+0x88>
    8174:	028b      	lsls	r3, r1, #10
    8176:	1ac0      	subs	r0, r0, r3
    8178:	4152      	adcs	r2, r2
    817a:	0a43      	lsrs	r3, r0, #9
    817c:	428b      	cmp	r3, r1
    817e:	d301      	bcc.n	8184 <__divsi3+0x94>
    8180:	024b      	lsls	r3, r1, #9
    8182:	1ac0      	subs	r0, r0, r3
    8184:	4152      	adcs	r2, r2
    8186:	0a03      	lsrs	r3, r0, #8
    8188:	428b      	cmp	r3, r1
    818a:	d301      	bcc.n	8190 <__divsi3+0xa0>
    818c:	020b      	lsls	r3, r1, #8
    818e:	1ac0      	subs	r0, r0, r3
    8190:	4152      	adcs	r2, r2
    8192:	d2cd      	bcs.n	8130 <__divsi3+0x40>
    8194:	09c3      	lsrs	r3, r0, #7
    8196:	428b      	cmp	r3, r1
    8198:	d301      	bcc.n	819e <__divsi3+0xae>
    819a:	01cb      	lsls	r3, r1, #7
    819c:	1ac0      	subs	r0, r0, r3
    819e:	4152      	adcs	r2, r2
    81a0:	0983      	lsrs	r3, r0, #6
    81a2:	428b      	cmp	r3, r1
    81a4:	d301      	bcc.n	81aa <__divsi3+0xba>
    81a6:	018b      	lsls	r3, r1, #6
    81a8:	1ac0      	subs	r0, r0, r3
    81aa:	4152      	adcs	r2, r2
    81ac:	0943      	lsrs	r3, r0, #5
    81ae:	428b      	cmp	r3, r1
    81b0:	d301      	bcc.n	81b6 <__divsi3+0xc6>
    81b2:	014b      	lsls	r3, r1, #5
    81b4:	1ac0      	subs	r0, r0, r3
    81b6:	4152      	adcs	r2, r2
    81b8:	0903      	lsrs	r3, r0, #4
    81ba:	428b      	cmp	r3, r1
    81bc:	d301      	bcc.n	81c2 <__divsi3+0xd2>
    81be:	010b      	lsls	r3, r1, #4
    81c0:	1ac0      	subs	r0, r0, r3
    81c2:	4152      	adcs	r2, r2
    81c4:	08c3      	lsrs	r3, r0, #3
    81c6:	428b      	cmp	r3, r1
    81c8:	d301      	bcc.n	81ce <__divsi3+0xde>
    81ca:	00cb      	lsls	r3, r1, #3
    81cc:	1ac0      	subs	r0, r0, r3
    81ce:	4152      	adcs	r2, r2
    81d0:	0883      	lsrs	r3, r0, #2
    81d2:	428b      	cmp	r3, r1
    81d4:	d301      	bcc.n	81da <__divsi3+0xea>
    81d6:	008b      	lsls	r3, r1, #2
    81d8:	1ac0      	subs	r0, r0, r3
    81da:	4152      	adcs	r2, r2
    81dc:	0843      	lsrs	r3, r0, #1
    81de:	428b      	cmp	r3, r1
    81e0:	d301      	bcc.n	81e6 <__divsi3+0xf6>
    81e2:	004b      	lsls	r3, r1, #1
    81e4:	1ac0      	subs	r0, r0, r3
    81e6:	4152      	adcs	r2, r2
    81e8:	1a41      	subs	r1, r0, r1
    81ea:	d200      	bcs.n	81ee <__divsi3+0xfe>
    81ec:	4601      	mov	r1, r0
    81ee:	4152      	adcs	r2, r2
    81f0:	4610      	mov	r0, r2
    81f2:	4770      	bx	lr
    81f4:	e05d      	b.n	82b2 <__divsi3+0x1c2>
    81f6:	0fca      	lsrs	r2, r1, #31
    81f8:	d000      	beq.n	81fc <__divsi3+0x10c>
    81fa:	4249      	negs	r1, r1
    81fc:	1003      	asrs	r3, r0, #32
    81fe:	d300      	bcc.n	8202 <__divsi3+0x112>
    8200:	4240      	negs	r0, r0
    8202:	4053      	eors	r3, r2
    8204:	2200      	movs	r2, #0
    8206:	469c      	mov	ip, r3
    8208:	0903      	lsrs	r3, r0, #4
    820a:	428b      	cmp	r3, r1
    820c:	d32d      	bcc.n	826a <__divsi3+0x17a>
    820e:	0a03      	lsrs	r3, r0, #8
    8210:	428b      	cmp	r3, r1
    8212:	d312      	bcc.n	823a <__divsi3+0x14a>
    8214:	22fc      	movs	r2, #252	; 0xfc
    8216:	0189      	lsls	r1, r1, #6
    8218:	ba12      	rev	r2, r2
    821a:	0a03      	lsrs	r3, r0, #8
    821c:	428b      	cmp	r3, r1
    821e:	d30c      	bcc.n	823a <__divsi3+0x14a>
    8220:	0189      	lsls	r1, r1, #6
    8222:	1192      	asrs	r2, r2, #6
    8224:	428b      	cmp	r3, r1
    8226:	d308      	bcc.n	823a <__divsi3+0x14a>
    8228:	0189      	lsls	r1, r1, #6
    822a:	1192      	asrs	r2, r2, #6
    822c:	428b      	cmp	r3, r1
    822e:	d304      	bcc.n	823a <__divsi3+0x14a>
    8230:	0189      	lsls	r1, r1, #6
    8232:	d03a      	beq.n	82aa <__divsi3+0x1ba>
    8234:	1192      	asrs	r2, r2, #6
    8236:	e000      	b.n	823a <__divsi3+0x14a>
    8238:	0989      	lsrs	r1, r1, #6
    823a:	09c3      	lsrs	r3, r0, #7
    823c:	428b      	cmp	r3, r1
    823e:	d301      	bcc.n	8244 <__divsi3+0x154>
    8240:	01cb      	lsls	r3, r1, #7
    8242:	1ac0      	subs	r0, r0, r3
    8244:	4152      	adcs	r2, r2
    8246:	0983      	lsrs	r3, r0, #6
    8248:	428b      	cmp	r3, r1
    824a:	d301      	bcc.n	8250 <__divsi3+0x160>
    824c:	018b      	lsls	r3, r1, #6
    824e:	1ac0      	subs	r0, r0, r3
    8250:	4152      	adcs	r2, r2
    8252:	0943      	lsrs	r3, r0, #5
    8254:	428b      	cmp	r3, r1
    8256:	d301      	bcc.n	825c <__divsi3+0x16c>
    8258:	014b      	lsls	r3, r1, #5
    825a:	1ac0      	subs	r0, r0, r3
    825c:	4152      	adcs	r2, r2
    825e:	0903      	lsrs	r3, r0, #4
    8260:	428b      	cmp	r3, r1
    8262:	d301      	bcc.n	8268 <__divsi3+0x178>
    8264:	010b      	lsls	r3, r1, #4
    8266:	1ac0      	subs	r0, r0, r3
    8268:	4152      	adcs	r2, r2
    826a:	08c3      	lsrs	r3, r0, #3
    826c:	428b      	cmp	r3, r1
    826e:	d301      	bcc.n	8274 <__divsi3+0x184>
    8270:	00cb      	lsls	r3, r1, #3
    8272:	1ac0      	subs	r0, r0, r3
    8274:	4152      	adcs	r2, r2
    8276:	0883      	lsrs	r3, r0, #2
    8278:	428b      	cmp	r3, r1
    827a:	d301      	bcc.n	8280 <__divsi3+0x190>
    827c:	008b      	lsls	r3, r1, #2
    827e:	1ac0      	subs	r0, r0, r3
    8280:	4152      	adcs	r2, r2
    8282:	d2d9      	bcs.n	8238 <__divsi3+0x148>
    8284:	0843      	lsrs	r3, r0, #1
    8286:	428b      	cmp	r3, r1
    8288:	d301      	bcc.n	828e <__divsi3+0x19e>
    828a:	004b      	lsls	r3, r1, #1
    828c:	1ac0      	subs	r0, r0, r3
    828e:	4152      	adcs	r2, r2
    8290:	1a41      	subs	r1, r0, r1
    8292:	d200      	bcs.n	8296 <__divsi3+0x1a6>
    8294:	4601      	mov	r1, r0
    8296:	4663      	mov	r3, ip
    8298:	4152      	adcs	r2, r2
    829a:	105b      	asrs	r3, r3, #1
    829c:	4610      	mov	r0, r2
    829e:	d301      	bcc.n	82a4 <__divsi3+0x1b4>
    82a0:	4240      	negs	r0, r0
    82a2:	2b00      	cmp	r3, #0
    82a4:	d500      	bpl.n	82a8 <__divsi3+0x1b8>
    82a6:	4249      	negs	r1, r1
    82a8:	4770      	bx	lr
    82aa:	4663      	mov	r3, ip
    82ac:	105b      	asrs	r3, r3, #1
    82ae:	d300      	bcc.n	82b2 <__divsi3+0x1c2>
    82b0:	4240      	negs	r0, r0
    82b2:	b501      	push	{r0, lr}
    82b4:	2000      	movs	r0, #0
    82b6:	f000 f805 	bl	82c4 <__aeabi_idiv0>
    82ba:	bd02      	pop	{r1, pc}

000082bc <__aeabi_idivmod>:
    82bc:	2900      	cmp	r1, #0
    82be:	d0f8      	beq.n	82b2 <__divsi3+0x1c2>
    82c0:	e716      	b.n	80f0 <__divsi3>
    82c2:	4770      	bx	lr

000082c4 <__aeabi_idiv0>:
    82c4:	4770      	bx	lr
    82c6:	46c0      	nop			; (mov r8, r8)

000082c8 <__aeabi_cdrcmple>:
    82c8:	4684      	mov	ip, r0
    82ca:	1c10      	adds	r0, r2, #0
    82cc:	4662      	mov	r2, ip
    82ce:	468c      	mov	ip, r1
    82d0:	1c19      	adds	r1, r3, #0
    82d2:	4663      	mov	r3, ip
    82d4:	e000      	b.n	82d8 <__aeabi_cdcmpeq>
    82d6:	46c0      	nop			; (mov r8, r8)

000082d8 <__aeabi_cdcmpeq>:
    82d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    82da:	f001 fc6b 	bl	9bb4 <__ledf2>
    82de:	2800      	cmp	r0, #0
    82e0:	d401      	bmi.n	82e6 <__aeabi_cdcmpeq+0xe>
    82e2:	2100      	movs	r1, #0
    82e4:	42c8      	cmn	r0, r1
    82e6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

000082e8 <__aeabi_dcmpeq>:
    82e8:	b510      	push	{r4, lr}
    82ea:	f001 fbc5 	bl	9a78 <__eqdf2>
    82ee:	4240      	negs	r0, r0
    82f0:	3001      	adds	r0, #1
    82f2:	bd10      	pop	{r4, pc}

000082f4 <__aeabi_dcmplt>:
    82f4:	b510      	push	{r4, lr}
    82f6:	f001 fc5d 	bl	9bb4 <__ledf2>
    82fa:	2800      	cmp	r0, #0
    82fc:	db01      	blt.n	8302 <__aeabi_dcmplt+0xe>
    82fe:	2000      	movs	r0, #0
    8300:	bd10      	pop	{r4, pc}
    8302:	2001      	movs	r0, #1
    8304:	bd10      	pop	{r4, pc}
    8306:	46c0      	nop			; (mov r8, r8)

00008308 <__aeabi_dcmple>:
    8308:	b510      	push	{r4, lr}
    830a:	f001 fc53 	bl	9bb4 <__ledf2>
    830e:	2800      	cmp	r0, #0
    8310:	dd01      	ble.n	8316 <__aeabi_dcmple+0xe>
    8312:	2000      	movs	r0, #0
    8314:	bd10      	pop	{r4, pc}
    8316:	2001      	movs	r0, #1
    8318:	bd10      	pop	{r4, pc}
    831a:	46c0      	nop			; (mov r8, r8)

0000831c <__aeabi_dcmpgt>:
    831c:	b510      	push	{r4, lr}
    831e:	f001 fbe5 	bl	9aec <__gedf2>
    8322:	2800      	cmp	r0, #0
    8324:	dc01      	bgt.n	832a <__aeabi_dcmpgt+0xe>
    8326:	2000      	movs	r0, #0
    8328:	bd10      	pop	{r4, pc}
    832a:	2001      	movs	r0, #1
    832c:	bd10      	pop	{r4, pc}
    832e:	46c0      	nop			; (mov r8, r8)

00008330 <__aeabi_dcmpge>:
    8330:	b510      	push	{r4, lr}
    8332:	f001 fbdb 	bl	9aec <__gedf2>
    8336:	2800      	cmp	r0, #0
    8338:	da01      	bge.n	833e <__aeabi_dcmpge+0xe>
    833a:	2000      	movs	r0, #0
    833c:	bd10      	pop	{r4, pc}
    833e:	2001      	movs	r0, #1
    8340:	bd10      	pop	{r4, pc}
    8342:	46c0      	nop			; (mov r8, r8)

00008344 <__aeabi_cfrcmple>:
    8344:	4684      	mov	ip, r0
    8346:	1c08      	adds	r0, r1, #0
    8348:	4661      	mov	r1, ip
    834a:	e7ff      	b.n	834c <__aeabi_cfcmpeq>

0000834c <__aeabi_cfcmpeq>:
    834c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    834e:	f000 fb9d 	bl	8a8c <__lesf2>
    8352:	2800      	cmp	r0, #0
    8354:	d401      	bmi.n	835a <__aeabi_cfcmpeq+0xe>
    8356:	2100      	movs	r1, #0
    8358:	42c8      	cmn	r0, r1
    835a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0000835c <__aeabi_fcmpeq>:
    835c:	b510      	push	{r4, lr}
    835e:	f000 fb2f 	bl	89c0 <__eqsf2>
    8362:	4240      	negs	r0, r0
    8364:	3001      	adds	r0, #1
    8366:	bd10      	pop	{r4, pc}

00008368 <__aeabi_fcmplt>:
    8368:	b510      	push	{r4, lr}
    836a:	f000 fb8f 	bl	8a8c <__lesf2>
    836e:	2800      	cmp	r0, #0
    8370:	db01      	blt.n	8376 <__aeabi_fcmplt+0xe>
    8372:	2000      	movs	r0, #0
    8374:	bd10      	pop	{r4, pc}
    8376:	2001      	movs	r0, #1
    8378:	bd10      	pop	{r4, pc}
    837a:	46c0      	nop			; (mov r8, r8)

0000837c <__aeabi_fcmple>:
    837c:	b510      	push	{r4, lr}
    837e:	f000 fb85 	bl	8a8c <__lesf2>
    8382:	2800      	cmp	r0, #0
    8384:	dd01      	ble.n	838a <__aeabi_fcmple+0xe>
    8386:	2000      	movs	r0, #0
    8388:	bd10      	pop	{r4, pc}
    838a:	2001      	movs	r0, #1
    838c:	bd10      	pop	{r4, pc}
    838e:	46c0      	nop			; (mov r8, r8)

00008390 <__aeabi_fcmpgt>:
    8390:	b510      	push	{r4, lr}
    8392:	f000 fb3b 	bl	8a0c <__gesf2>
    8396:	2800      	cmp	r0, #0
    8398:	dc01      	bgt.n	839e <__aeabi_fcmpgt+0xe>
    839a:	2000      	movs	r0, #0
    839c:	bd10      	pop	{r4, pc}
    839e:	2001      	movs	r0, #1
    83a0:	bd10      	pop	{r4, pc}
    83a2:	46c0      	nop			; (mov r8, r8)

000083a4 <__aeabi_fcmpge>:
    83a4:	b510      	push	{r4, lr}
    83a6:	f000 fb31 	bl	8a0c <__gesf2>
    83aa:	2800      	cmp	r0, #0
    83ac:	da01      	bge.n	83b2 <__aeabi_fcmpge+0xe>
    83ae:	2000      	movs	r0, #0
    83b0:	bd10      	pop	{r4, pc}
    83b2:	2001      	movs	r0, #1
    83b4:	bd10      	pop	{r4, pc}
    83b6:	46c0      	nop			; (mov r8, r8)

000083b8 <__aeabi_lmul>:
    83b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    83ba:	46ce      	mov	lr, r9
    83bc:	4647      	mov	r7, r8
    83be:	0415      	lsls	r5, r2, #16
    83c0:	0c2d      	lsrs	r5, r5, #16
    83c2:	002e      	movs	r6, r5
    83c4:	b580      	push	{r7, lr}
    83c6:	0407      	lsls	r7, r0, #16
    83c8:	0c14      	lsrs	r4, r2, #16
    83ca:	0c3f      	lsrs	r7, r7, #16
    83cc:	4699      	mov	r9, r3
    83ce:	0c03      	lsrs	r3, r0, #16
    83d0:	437e      	muls	r6, r7
    83d2:	435d      	muls	r5, r3
    83d4:	4367      	muls	r7, r4
    83d6:	4363      	muls	r3, r4
    83d8:	197f      	adds	r7, r7, r5
    83da:	0c34      	lsrs	r4, r6, #16
    83dc:	19e4      	adds	r4, r4, r7
    83de:	469c      	mov	ip, r3
    83e0:	42a5      	cmp	r5, r4
    83e2:	d903      	bls.n	83ec <__aeabi_lmul+0x34>
    83e4:	2380      	movs	r3, #128	; 0x80
    83e6:	025b      	lsls	r3, r3, #9
    83e8:	4698      	mov	r8, r3
    83ea:	44c4      	add	ip, r8
    83ec:	464b      	mov	r3, r9
    83ee:	4351      	muls	r1, r2
    83f0:	4343      	muls	r3, r0
    83f2:	0436      	lsls	r6, r6, #16
    83f4:	0c36      	lsrs	r6, r6, #16
    83f6:	0c25      	lsrs	r5, r4, #16
    83f8:	0424      	lsls	r4, r4, #16
    83fa:	4465      	add	r5, ip
    83fc:	19a4      	adds	r4, r4, r6
    83fe:	1859      	adds	r1, r3, r1
    8400:	1949      	adds	r1, r1, r5
    8402:	0020      	movs	r0, r4
    8404:	bc0c      	pop	{r2, r3}
    8406:	4690      	mov	r8, r2
    8408:	4699      	mov	r9, r3
    840a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000840c <__aeabi_fadd>:
    840c:	b5f0      	push	{r4, r5, r6, r7, lr}
    840e:	46c6      	mov	lr, r8
    8410:	024e      	lsls	r6, r1, #9
    8412:	0247      	lsls	r7, r0, #9
    8414:	0a76      	lsrs	r6, r6, #9
    8416:	0a7b      	lsrs	r3, r7, #9
    8418:	0044      	lsls	r4, r0, #1
    841a:	0fc5      	lsrs	r5, r0, #31
    841c:	00f7      	lsls	r7, r6, #3
    841e:	0048      	lsls	r0, r1, #1
    8420:	4698      	mov	r8, r3
    8422:	b500      	push	{lr}
    8424:	0e24      	lsrs	r4, r4, #24
    8426:	002a      	movs	r2, r5
    8428:	00db      	lsls	r3, r3, #3
    842a:	0e00      	lsrs	r0, r0, #24
    842c:	0fc9      	lsrs	r1, r1, #31
    842e:	46bc      	mov	ip, r7
    8430:	428d      	cmp	r5, r1
    8432:	d067      	beq.n	8504 <__aeabi_fadd+0xf8>
    8434:	1a22      	subs	r2, r4, r0
    8436:	2a00      	cmp	r2, #0
    8438:	dc00      	bgt.n	843c <__aeabi_fadd+0x30>
    843a:	e0a5      	b.n	8588 <__aeabi_fadd+0x17c>
    843c:	2800      	cmp	r0, #0
    843e:	d13a      	bne.n	84b6 <__aeabi_fadd+0xaa>
    8440:	2f00      	cmp	r7, #0
    8442:	d100      	bne.n	8446 <__aeabi_fadd+0x3a>
    8444:	e093      	b.n	856e <__aeabi_fadd+0x162>
    8446:	1e51      	subs	r1, r2, #1
    8448:	2900      	cmp	r1, #0
    844a:	d000      	beq.n	844e <__aeabi_fadd+0x42>
    844c:	e0bc      	b.n	85c8 <__aeabi_fadd+0x1bc>
    844e:	2401      	movs	r4, #1
    8450:	1bdb      	subs	r3, r3, r7
    8452:	015a      	lsls	r2, r3, #5
    8454:	d546      	bpl.n	84e4 <__aeabi_fadd+0xd8>
    8456:	019b      	lsls	r3, r3, #6
    8458:	099e      	lsrs	r6, r3, #6
    845a:	0030      	movs	r0, r6
    845c:	f002 fb4c 	bl	aaf8 <__clzsi2>
    8460:	3805      	subs	r0, #5
    8462:	4086      	lsls	r6, r0
    8464:	4284      	cmp	r4, r0
    8466:	dd00      	ble.n	846a <__aeabi_fadd+0x5e>
    8468:	e09d      	b.n	85a6 <__aeabi_fadd+0x19a>
    846a:	1b04      	subs	r4, r0, r4
    846c:	0032      	movs	r2, r6
    846e:	2020      	movs	r0, #32
    8470:	3401      	adds	r4, #1
    8472:	40e2      	lsrs	r2, r4
    8474:	1b04      	subs	r4, r0, r4
    8476:	40a6      	lsls	r6, r4
    8478:	0033      	movs	r3, r6
    847a:	1e5e      	subs	r6, r3, #1
    847c:	41b3      	sbcs	r3, r6
    847e:	2400      	movs	r4, #0
    8480:	4313      	orrs	r3, r2
    8482:	075a      	lsls	r2, r3, #29
    8484:	d004      	beq.n	8490 <__aeabi_fadd+0x84>
    8486:	220f      	movs	r2, #15
    8488:	401a      	ands	r2, r3
    848a:	2a04      	cmp	r2, #4
    848c:	d000      	beq.n	8490 <__aeabi_fadd+0x84>
    848e:	3304      	adds	r3, #4
    8490:	015a      	lsls	r2, r3, #5
    8492:	d529      	bpl.n	84e8 <__aeabi_fadd+0xdc>
    8494:	3401      	adds	r4, #1
    8496:	2cff      	cmp	r4, #255	; 0xff
    8498:	d100      	bne.n	849c <__aeabi_fadd+0x90>
    849a:	e081      	b.n	85a0 <__aeabi_fadd+0x194>
    849c:	002a      	movs	r2, r5
    849e:	019b      	lsls	r3, r3, #6
    84a0:	0a5b      	lsrs	r3, r3, #9
    84a2:	b2e4      	uxtb	r4, r4
    84a4:	025b      	lsls	r3, r3, #9
    84a6:	05e4      	lsls	r4, r4, #23
    84a8:	0a58      	lsrs	r0, r3, #9
    84aa:	07d2      	lsls	r2, r2, #31
    84ac:	4320      	orrs	r0, r4
    84ae:	4310      	orrs	r0, r2
    84b0:	bc04      	pop	{r2}
    84b2:	4690      	mov	r8, r2
    84b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    84b6:	2cff      	cmp	r4, #255	; 0xff
    84b8:	d0e3      	beq.n	8482 <__aeabi_fadd+0x76>
    84ba:	2180      	movs	r1, #128	; 0x80
    84bc:	0038      	movs	r0, r7
    84be:	04c9      	lsls	r1, r1, #19
    84c0:	4308      	orrs	r0, r1
    84c2:	4684      	mov	ip, r0
    84c4:	2a1b      	cmp	r2, #27
    84c6:	dd00      	ble.n	84ca <__aeabi_fadd+0xbe>
    84c8:	e082      	b.n	85d0 <__aeabi_fadd+0x1c4>
    84ca:	2020      	movs	r0, #32
    84cc:	4661      	mov	r1, ip
    84ce:	40d1      	lsrs	r1, r2
    84d0:	1a82      	subs	r2, r0, r2
    84d2:	4660      	mov	r0, ip
    84d4:	4090      	lsls	r0, r2
    84d6:	0002      	movs	r2, r0
    84d8:	1e50      	subs	r0, r2, #1
    84da:	4182      	sbcs	r2, r0
    84dc:	430a      	orrs	r2, r1
    84de:	1a9b      	subs	r3, r3, r2
    84e0:	015a      	lsls	r2, r3, #5
    84e2:	d4b8      	bmi.n	8456 <__aeabi_fadd+0x4a>
    84e4:	075a      	lsls	r2, r3, #29
    84e6:	d1ce      	bne.n	8486 <__aeabi_fadd+0x7a>
    84e8:	08de      	lsrs	r6, r3, #3
    84ea:	002a      	movs	r2, r5
    84ec:	2cff      	cmp	r4, #255	; 0xff
    84ee:	d13a      	bne.n	8566 <__aeabi_fadd+0x15a>
    84f0:	2e00      	cmp	r6, #0
    84f2:	d100      	bne.n	84f6 <__aeabi_fadd+0xea>
    84f4:	e0ae      	b.n	8654 <__aeabi_fadd+0x248>
    84f6:	2380      	movs	r3, #128	; 0x80
    84f8:	03db      	lsls	r3, r3, #15
    84fa:	4333      	orrs	r3, r6
    84fc:	025b      	lsls	r3, r3, #9
    84fe:	0a5b      	lsrs	r3, r3, #9
    8500:	24ff      	movs	r4, #255	; 0xff
    8502:	e7cf      	b.n	84a4 <__aeabi_fadd+0x98>
    8504:	1a21      	subs	r1, r4, r0
    8506:	2900      	cmp	r1, #0
    8508:	dd52      	ble.n	85b0 <__aeabi_fadd+0x1a4>
    850a:	2800      	cmp	r0, #0
    850c:	d031      	beq.n	8572 <__aeabi_fadd+0x166>
    850e:	2cff      	cmp	r4, #255	; 0xff
    8510:	d0b7      	beq.n	8482 <__aeabi_fadd+0x76>
    8512:	2080      	movs	r0, #128	; 0x80
    8514:	003e      	movs	r6, r7
    8516:	04c0      	lsls	r0, r0, #19
    8518:	4306      	orrs	r6, r0
    851a:	46b4      	mov	ip, r6
    851c:	291b      	cmp	r1, #27
    851e:	dd00      	ble.n	8522 <__aeabi_fadd+0x116>
    8520:	e0aa      	b.n	8678 <__aeabi_fadd+0x26c>
    8522:	2620      	movs	r6, #32
    8524:	4660      	mov	r0, ip
    8526:	40c8      	lsrs	r0, r1
    8528:	1a71      	subs	r1, r6, r1
    852a:	4666      	mov	r6, ip
    852c:	408e      	lsls	r6, r1
    852e:	0031      	movs	r1, r6
    8530:	1e4e      	subs	r6, r1, #1
    8532:	41b1      	sbcs	r1, r6
    8534:	4301      	orrs	r1, r0
    8536:	185b      	adds	r3, r3, r1
    8538:	0159      	lsls	r1, r3, #5
    853a:	d5d3      	bpl.n	84e4 <__aeabi_fadd+0xd8>
    853c:	3401      	adds	r4, #1
    853e:	2cff      	cmp	r4, #255	; 0xff
    8540:	d100      	bne.n	8544 <__aeabi_fadd+0x138>
    8542:	e087      	b.n	8654 <__aeabi_fadd+0x248>
    8544:	2201      	movs	r2, #1
    8546:	4978      	ldr	r1, [pc, #480]	; (8728 <__aeabi_fadd+0x31c>)
    8548:	401a      	ands	r2, r3
    854a:	085b      	lsrs	r3, r3, #1
    854c:	400b      	ands	r3, r1
    854e:	4313      	orrs	r3, r2
    8550:	e797      	b.n	8482 <__aeabi_fadd+0x76>
    8552:	2c00      	cmp	r4, #0
    8554:	d000      	beq.n	8558 <__aeabi_fadd+0x14c>
    8556:	e0a7      	b.n	86a8 <__aeabi_fadd+0x29c>
    8558:	2b00      	cmp	r3, #0
    855a:	d000      	beq.n	855e <__aeabi_fadd+0x152>
    855c:	e0b6      	b.n	86cc <__aeabi_fadd+0x2c0>
    855e:	1e3b      	subs	r3, r7, #0
    8560:	d162      	bne.n	8628 <__aeabi_fadd+0x21c>
    8562:	2600      	movs	r6, #0
    8564:	2200      	movs	r2, #0
    8566:	0273      	lsls	r3, r6, #9
    8568:	0a5b      	lsrs	r3, r3, #9
    856a:	b2e4      	uxtb	r4, r4
    856c:	e79a      	b.n	84a4 <__aeabi_fadd+0x98>
    856e:	0014      	movs	r4, r2
    8570:	e787      	b.n	8482 <__aeabi_fadd+0x76>
    8572:	2f00      	cmp	r7, #0
    8574:	d04d      	beq.n	8612 <__aeabi_fadd+0x206>
    8576:	1e48      	subs	r0, r1, #1
    8578:	2800      	cmp	r0, #0
    857a:	d157      	bne.n	862c <__aeabi_fadd+0x220>
    857c:	4463      	add	r3, ip
    857e:	2401      	movs	r4, #1
    8580:	015a      	lsls	r2, r3, #5
    8582:	d5af      	bpl.n	84e4 <__aeabi_fadd+0xd8>
    8584:	2402      	movs	r4, #2
    8586:	e7dd      	b.n	8544 <__aeabi_fadd+0x138>
    8588:	2a00      	cmp	r2, #0
    858a:	d124      	bne.n	85d6 <__aeabi_fadd+0x1ca>
    858c:	1c62      	adds	r2, r4, #1
    858e:	b2d2      	uxtb	r2, r2
    8590:	2a01      	cmp	r2, #1
    8592:	ddde      	ble.n	8552 <__aeabi_fadd+0x146>
    8594:	1bde      	subs	r6, r3, r7
    8596:	0172      	lsls	r2, r6, #5
    8598:	d535      	bpl.n	8606 <__aeabi_fadd+0x1fa>
    859a:	1afe      	subs	r6, r7, r3
    859c:	000d      	movs	r5, r1
    859e:	e75c      	b.n	845a <__aeabi_fadd+0x4e>
    85a0:	002a      	movs	r2, r5
    85a2:	2300      	movs	r3, #0
    85a4:	e77e      	b.n	84a4 <__aeabi_fadd+0x98>
    85a6:	0033      	movs	r3, r6
    85a8:	4a60      	ldr	r2, [pc, #384]	; (872c <__aeabi_fadd+0x320>)
    85aa:	1a24      	subs	r4, r4, r0
    85ac:	4013      	ands	r3, r2
    85ae:	e768      	b.n	8482 <__aeabi_fadd+0x76>
    85b0:	2900      	cmp	r1, #0
    85b2:	d163      	bne.n	867c <__aeabi_fadd+0x270>
    85b4:	1c61      	adds	r1, r4, #1
    85b6:	b2c8      	uxtb	r0, r1
    85b8:	2801      	cmp	r0, #1
    85ba:	dd4e      	ble.n	865a <__aeabi_fadd+0x24e>
    85bc:	29ff      	cmp	r1, #255	; 0xff
    85be:	d049      	beq.n	8654 <__aeabi_fadd+0x248>
    85c0:	4463      	add	r3, ip
    85c2:	085b      	lsrs	r3, r3, #1
    85c4:	000c      	movs	r4, r1
    85c6:	e75c      	b.n	8482 <__aeabi_fadd+0x76>
    85c8:	2aff      	cmp	r2, #255	; 0xff
    85ca:	d041      	beq.n	8650 <__aeabi_fadd+0x244>
    85cc:	000a      	movs	r2, r1
    85ce:	e779      	b.n	84c4 <__aeabi_fadd+0xb8>
    85d0:	2201      	movs	r2, #1
    85d2:	1a9b      	subs	r3, r3, r2
    85d4:	e784      	b.n	84e0 <__aeabi_fadd+0xd4>
    85d6:	2c00      	cmp	r4, #0
    85d8:	d01d      	beq.n	8616 <__aeabi_fadd+0x20a>
    85da:	28ff      	cmp	r0, #255	; 0xff
    85dc:	d022      	beq.n	8624 <__aeabi_fadd+0x218>
    85de:	2480      	movs	r4, #128	; 0x80
    85e0:	04e4      	lsls	r4, r4, #19
    85e2:	4252      	negs	r2, r2
    85e4:	4323      	orrs	r3, r4
    85e6:	2a1b      	cmp	r2, #27
    85e8:	dd00      	ble.n	85ec <__aeabi_fadd+0x1e0>
    85ea:	e08a      	b.n	8702 <__aeabi_fadd+0x2f6>
    85ec:	001c      	movs	r4, r3
    85ee:	2520      	movs	r5, #32
    85f0:	40d4      	lsrs	r4, r2
    85f2:	1aaa      	subs	r2, r5, r2
    85f4:	4093      	lsls	r3, r2
    85f6:	1e5a      	subs	r2, r3, #1
    85f8:	4193      	sbcs	r3, r2
    85fa:	4323      	orrs	r3, r4
    85fc:	4662      	mov	r2, ip
    85fe:	0004      	movs	r4, r0
    8600:	1ad3      	subs	r3, r2, r3
    8602:	000d      	movs	r5, r1
    8604:	e725      	b.n	8452 <__aeabi_fadd+0x46>
    8606:	2e00      	cmp	r6, #0
    8608:	d000      	beq.n	860c <__aeabi_fadd+0x200>
    860a:	e726      	b.n	845a <__aeabi_fadd+0x4e>
    860c:	2200      	movs	r2, #0
    860e:	2400      	movs	r4, #0
    8610:	e7a9      	b.n	8566 <__aeabi_fadd+0x15a>
    8612:	000c      	movs	r4, r1
    8614:	e735      	b.n	8482 <__aeabi_fadd+0x76>
    8616:	2b00      	cmp	r3, #0
    8618:	d04d      	beq.n	86b6 <__aeabi_fadd+0x2aa>
    861a:	43d2      	mvns	r2, r2
    861c:	2a00      	cmp	r2, #0
    861e:	d0ed      	beq.n	85fc <__aeabi_fadd+0x1f0>
    8620:	28ff      	cmp	r0, #255	; 0xff
    8622:	d1e0      	bne.n	85e6 <__aeabi_fadd+0x1da>
    8624:	4663      	mov	r3, ip
    8626:	24ff      	movs	r4, #255	; 0xff
    8628:	000d      	movs	r5, r1
    862a:	e72a      	b.n	8482 <__aeabi_fadd+0x76>
    862c:	29ff      	cmp	r1, #255	; 0xff
    862e:	d00f      	beq.n	8650 <__aeabi_fadd+0x244>
    8630:	0001      	movs	r1, r0
    8632:	e773      	b.n	851c <__aeabi_fadd+0x110>
    8634:	2b00      	cmp	r3, #0
    8636:	d061      	beq.n	86fc <__aeabi_fadd+0x2f0>
    8638:	24ff      	movs	r4, #255	; 0xff
    863a:	2f00      	cmp	r7, #0
    863c:	d100      	bne.n	8640 <__aeabi_fadd+0x234>
    863e:	e720      	b.n	8482 <__aeabi_fadd+0x76>
    8640:	2280      	movs	r2, #128	; 0x80
    8642:	4641      	mov	r1, r8
    8644:	03d2      	lsls	r2, r2, #15
    8646:	4211      	tst	r1, r2
    8648:	d002      	beq.n	8650 <__aeabi_fadd+0x244>
    864a:	4216      	tst	r6, r2
    864c:	d100      	bne.n	8650 <__aeabi_fadd+0x244>
    864e:	003b      	movs	r3, r7
    8650:	24ff      	movs	r4, #255	; 0xff
    8652:	e716      	b.n	8482 <__aeabi_fadd+0x76>
    8654:	24ff      	movs	r4, #255	; 0xff
    8656:	2300      	movs	r3, #0
    8658:	e724      	b.n	84a4 <__aeabi_fadd+0x98>
    865a:	2c00      	cmp	r4, #0
    865c:	d1ea      	bne.n	8634 <__aeabi_fadd+0x228>
    865e:	2b00      	cmp	r3, #0
    8660:	d058      	beq.n	8714 <__aeabi_fadd+0x308>
    8662:	2f00      	cmp	r7, #0
    8664:	d100      	bne.n	8668 <__aeabi_fadd+0x25c>
    8666:	e70c      	b.n	8482 <__aeabi_fadd+0x76>
    8668:	4463      	add	r3, ip
    866a:	015a      	lsls	r2, r3, #5
    866c:	d400      	bmi.n	8670 <__aeabi_fadd+0x264>
    866e:	e739      	b.n	84e4 <__aeabi_fadd+0xd8>
    8670:	4a2e      	ldr	r2, [pc, #184]	; (872c <__aeabi_fadd+0x320>)
    8672:	000c      	movs	r4, r1
    8674:	4013      	ands	r3, r2
    8676:	e704      	b.n	8482 <__aeabi_fadd+0x76>
    8678:	2101      	movs	r1, #1
    867a:	e75c      	b.n	8536 <__aeabi_fadd+0x12a>
    867c:	2c00      	cmp	r4, #0
    867e:	d11e      	bne.n	86be <__aeabi_fadd+0x2b2>
    8680:	2b00      	cmp	r3, #0
    8682:	d040      	beq.n	8706 <__aeabi_fadd+0x2fa>
    8684:	43c9      	mvns	r1, r1
    8686:	2900      	cmp	r1, #0
    8688:	d00b      	beq.n	86a2 <__aeabi_fadd+0x296>
    868a:	28ff      	cmp	r0, #255	; 0xff
    868c:	d036      	beq.n	86fc <__aeabi_fadd+0x2f0>
    868e:	291b      	cmp	r1, #27
    8690:	dc47      	bgt.n	8722 <__aeabi_fadd+0x316>
    8692:	001c      	movs	r4, r3
    8694:	2620      	movs	r6, #32
    8696:	40cc      	lsrs	r4, r1
    8698:	1a71      	subs	r1, r6, r1
    869a:	408b      	lsls	r3, r1
    869c:	1e59      	subs	r1, r3, #1
    869e:	418b      	sbcs	r3, r1
    86a0:	4323      	orrs	r3, r4
    86a2:	4463      	add	r3, ip
    86a4:	0004      	movs	r4, r0
    86a6:	e747      	b.n	8538 <__aeabi_fadd+0x12c>
    86a8:	2b00      	cmp	r3, #0
    86aa:	d118      	bne.n	86de <__aeabi_fadd+0x2d2>
    86ac:	1e3b      	subs	r3, r7, #0
    86ae:	d02d      	beq.n	870c <__aeabi_fadd+0x300>
    86b0:	000d      	movs	r5, r1
    86b2:	24ff      	movs	r4, #255	; 0xff
    86b4:	e6e5      	b.n	8482 <__aeabi_fadd+0x76>
    86b6:	003b      	movs	r3, r7
    86b8:	0004      	movs	r4, r0
    86ba:	000d      	movs	r5, r1
    86bc:	e6e1      	b.n	8482 <__aeabi_fadd+0x76>
    86be:	28ff      	cmp	r0, #255	; 0xff
    86c0:	d01c      	beq.n	86fc <__aeabi_fadd+0x2f0>
    86c2:	2480      	movs	r4, #128	; 0x80
    86c4:	04e4      	lsls	r4, r4, #19
    86c6:	4249      	negs	r1, r1
    86c8:	4323      	orrs	r3, r4
    86ca:	e7e0      	b.n	868e <__aeabi_fadd+0x282>
    86cc:	2f00      	cmp	r7, #0
    86ce:	d100      	bne.n	86d2 <__aeabi_fadd+0x2c6>
    86d0:	e6d7      	b.n	8482 <__aeabi_fadd+0x76>
    86d2:	1bde      	subs	r6, r3, r7
    86d4:	0172      	lsls	r2, r6, #5
    86d6:	d51f      	bpl.n	8718 <__aeabi_fadd+0x30c>
    86d8:	1afb      	subs	r3, r7, r3
    86da:	000d      	movs	r5, r1
    86dc:	e6d1      	b.n	8482 <__aeabi_fadd+0x76>
    86de:	24ff      	movs	r4, #255	; 0xff
    86e0:	2f00      	cmp	r7, #0
    86e2:	d100      	bne.n	86e6 <__aeabi_fadd+0x2da>
    86e4:	e6cd      	b.n	8482 <__aeabi_fadd+0x76>
    86e6:	2280      	movs	r2, #128	; 0x80
    86e8:	4640      	mov	r0, r8
    86ea:	03d2      	lsls	r2, r2, #15
    86ec:	4210      	tst	r0, r2
    86ee:	d0af      	beq.n	8650 <__aeabi_fadd+0x244>
    86f0:	4216      	tst	r6, r2
    86f2:	d1ad      	bne.n	8650 <__aeabi_fadd+0x244>
    86f4:	003b      	movs	r3, r7
    86f6:	000d      	movs	r5, r1
    86f8:	24ff      	movs	r4, #255	; 0xff
    86fa:	e6c2      	b.n	8482 <__aeabi_fadd+0x76>
    86fc:	4663      	mov	r3, ip
    86fe:	24ff      	movs	r4, #255	; 0xff
    8700:	e6bf      	b.n	8482 <__aeabi_fadd+0x76>
    8702:	2301      	movs	r3, #1
    8704:	e77a      	b.n	85fc <__aeabi_fadd+0x1f0>
    8706:	003b      	movs	r3, r7
    8708:	0004      	movs	r4, r0
    870a:	e6ba      	b.n	8482 <__aeabi_fadd+0x76>
    870c:	2680      	movs	r6, #128	; 0x80
    870e:	2200      	movs	r2, #0
    8710:	03f6      	lsls	r6, r6, #15
    8712:	e6f0      	b.n	84f6 <__aeabi_fadd+0xea>
    8714:	003b      	movs	r3, r7
    8716:	e6b4      	b.n	8482 <__aeabi_fadd+0x76>
    8718:	1e33      	subs	r3, r6, #0
    871a:	d000      	beq.n	871e <__aeabi_fadd+0x312>
    871c:	e6e2      	b.n	84e4 <__aeabi_fadd+0xd8>
    871e:	2200      	movs	r2, #0
    8720:	e721      	b.n	8566 <__aeabi_fadd+0x15a>
    8722:	2301      	movs	r3, #1
    8724:	e7bd      	b.n	86a2 <__aeabi_fadd+0x296>
    8726:	46c0      	nop			; (mov r8, r8)
    8728:	7dffffff 	.word	0x7dffffff
    872c:	fbffffff 	.word	0xfbffffff

00008730 <__aeabi_fdiv>:
    8730:	b5f0      	push	{r4, r5, r6, r7, lr}
    8732:	4657      	mov	r7, sl
    8734:	464e      	mov	r6, r9
    8736:	46de      	mov	lr, fp
    8738:	4645      	mov	r5, r8
    873a:	b5e0      	push	{r5, r6, r7, lr}
    873c:	0244      	lsls	r4, r0, #9
    873e:	0043      	lsls	r3, r0, #1
    8740:	0fc6      	lsrs	r6, r0, #31
    8742:	b083      	sub	sp, #12
    8744:	1c0f      	adds	r7, r1, #0
    8746:	0a64      	lsrs	r4, r4, #9
    8748:	0e1b      	lsrs	r3, r3, #24
    874a:	46b2      	mov	sl, r6
    874c:	d053      	beq.n	87f6 <__aeabi_fdiv+0xc6>
    874e:	2bff      	cmp	r3, #255	; 0xff
    8750:	d027      	beq.n	87a2 <__aeabi_fdiv+0x72>
    8752:	2280      	movs	r2, #128	; 0x80
    8754:	00e4      	lsls	r4, r4, #3
    8756:	04d2      	lsls	r2, r2, #19
    8758:	4314      	orrs	r4, r2
    875a:	227f      	movs	r2, #127	; 0x7f
    875c:	4252      	negs	r2, r2
    875e:	4690      	mov	r8, r2
    8760:	4498      	add	r8, r3
    8762:	2300      	movs	r3, #0
    8764:	4699      	mov	r9, r3
    8766:	469b      	mov	fp, r3
    8768:	027d      	lsls	r5, r7, #9
    876a:	0078      	lsls	r0, r7, #1
    876c:	0ffb      	lsrs	r3, r7, #31
    876e:	0a6d      	lsrs	r5, r5, #9
    8770:	0e00      	lsrs	r0, r0, #24
    8772:	9300      	str	r3, [sp, #0]
    8774:	d024      	beq.n	87c0 <__aeabi_fdiv+0x90>
    8776:	28ff      	cmp	r0, #255	; 0xff
    8778:	d046      	beq.n	8808 <__aeabi_fdiv+0xd8>
    877a:	2380      	movs	r3, #128	; 0x80
    877c:	2100      	movs	r1, #0
    877e:	00ed      	lsls	r5, r5, #3
    8780:	04db      	lsls	r3, r3, #19
    8782:	431d      	orrs	r5, r3
    8784:	387f      	subs	r0, #127	; 0x7f
    8786:	4647      	mov	r7, r8
    8788:	1a38      	subs	r0, r7, r0
    878a:	464f      	mov	r7, r9
    878c:	430f      	orrs	r7, r1
    878e:	00bf      	lsls	r7, r7, #2
    8790:	46b9      	mov	r9, r7
    8792:	0033      	movs	r3, r6
    8794:	9a00      	ldr	r2, [sp, #0]
    8796:	4f87      	ldr	r7, [pc, #540]	; (89b4 <__aeabi_fdiv+0x284>)
    8798:	4053      	eors	r3, r2
    879a:	464a      	mov	r2, r9
    879c:	58ba      	ldr	r2, [r7, r2]
    879e:	9301      	str	r3, [sp, #4]
    87a0:	4697      	mov	pc, r2
    87a2:	2c00      	cmp	r4, #0
    87a4:	d14e      	bne.n	8844 <__aeabi_fdiv+0x114>
    87a6:	2308      	movs	r3, #8
    87a8:	4699      	mov	r9, r3
    87aa:	33f7      	adds	r3, #247	; 0xf7
    87ac:	4698      	mov	r8, r3
    87ae:	3bfd      	subs	r3, #253	; 0xfd
    87b0:	469b      	mov	fp, r3
    87b2:	027d      	lsls	r5, r7, #9
    87b4:	0078      	lsls	r0, r7, #1
    87b6:	0ffb      	lsrs	r3, r7, #31
    87b8:	0a6d      	lsrs	r5, r5, #9
    87ba:	0e00      	lsrs	r0, r0, #24
    87bc:	9300      	str	r3, [sp, #0]
    87be:	d1da      	bne.n	8776 <__aeabi_fdiv+0x46>
    87c0:	2d00      	cmp	r5, #0
    87c2:	d126      	bne.n	8812 <__aeabi_fdiv+0xe2>
    87c4:	2000      	movs	r0, #0
    87c6:	2101      	movs	r1, #1
    87c8:	0033      	movs	r3, r6
    87ca:	9a00      	ldr	r2, [sp, #0]
    87cc:	4f7a      	ldr	r7, [pc, #488]	; (89b8 <__aeabi_fdiv+0x288>)
    87ce:	4053      	eors	r3, r2
    87d0:	4642      	mov	r2, r8
    87d2:	1a10      	subs	r0, r2, r0
    87d4:	464a      	mov	r2, r9
    87d6:	430a      	orrs	r2, r1
    87d8:	0092      	lsls	r2, r2, #2
    87da:	58ba      	ldr	r2, [r7, r2]
    87dc:	001d      	movs	r5, r3
    87de:	4697      	mov	pc, r2
    87e0:	9b00      	ldr	r3, [sp, #0]
    87e2:	002c      	movs	r4, r5
    87e4:	469a      	mov	sl, r3
    87e6:	468b      	mov	fp, r1
    87e8:	465b      	mov	r3, fp
    87ea:	2b02      	cmp	r3, #2
    87ec:	d131      	bne.n	8852 <__aeabi_fdiv+0x122>
    87ee:	4653      	mov	r3, sl
    87f0:	21ff      	movs	r1, #255	; 0xff
    87f2:	2400      	movs	r4, #0
    87f4:	e038      	b.n	8868 <__aeabi_fdiv+0x138>
    87f6:	2c00      	cmp	r4, #0
    87f8:	d117      	bne.n	882a <__aeabi_fdiv+0xfa>
    87fa:	2304      	movs	r3, #4
    87fc:	4699      	mov	r9, r3
    87fe:	2300      	movs	r3, #0
    8800:	4698      	mov	r8, r3
    8802:	3301      	adds	r3, #1
    8804:	469b      	mov	fp, r3
    8806:	e7af      	b.n	8768 <__aeabi_fdiv+0x38>
    8808:	20ff      	movs	r0, #255	; 0xff
    880a:	2d00      	cmp	r5, #0
    880c:	d10b      	bne.n	8826 <__aeabi_fdiv+0xf6>
    880e:	2102      	movs	r1, #2
    8810:	e7da      	b.n	87c8 <__aeabi_fdiv+0x98>
    8812:	0028      	movs	r0, r5
    8814:	f002 f970 	bl	aaf8 <__clzsi2>
    8818:	1f43      	subs	r3, r0, #5
    881a:	409d      	lsls	r5, r3
    881c:	2376      	movs	r3, #118	; 0x76
    881e:	425b      	negs	r3, r3
    8820:	1a18      	subs	r0, r3, r0
    8822:	2100      	movs	r1, #0
    8824:	e7af      	b.n	8786 <__aeabi_fdiv+0x56>
    8826:	2103      	movs	r1, #3
    8828:	e7ad      	b.n	8786 <__aeabi_fdiv+0x56>
    882a:	0020      	movs	r0, r4
    882c:	f002 f964 	bl	aaf8 <__clzsi2>
    8830:	1f43      	subs	r3, r0, #5
    8832:	409c      	lsls	r4, r3
    8834:	2376      	movs	r3, #118	; 0x76
    8836:	425b      	negs	r3, r3
    8838:	1a1b      	subs	r3, r3, r0
    883a:	4698      	mov	r8, r3
    883c:	2300      	movs	r3, #0
    883e:	4699      	mov	r9, r3
    8840:	469b      	mov	fp, r3
    8842:	e791      	b.n	8768 <__aeabi_fdiv+0x38>
    8844:	230c      	movs	r3, #12
    8846:	4699      	mov	r9, r3
    8848:	33f3      	adds	r3, #243	; 0xf3
    884a:	4698      	mov	r8, r3
    884c:	3bfc      	subs	r3, #252	; 0xfc
    884e:	469b      	mov	fp, r3
    8850:	e78a      	b.n	8768 <__aeabi_fdiv+0x38>
    8852:	2b03      	cmp	r3, #3
    8854:	d100      	bne.n	8858 <__aeabi_fdiv+0x128>
    8856:	e0a5      	b.n	89a4 <__aeabi_fdiv+0x274>
    8858:	4655      	mov	r5, sl
    885a:	2b01      	cmp	r3, #1
    885c:	d000      	beq.n	8860 <__aeabi_fdiv+0x130>
    885e:	e081      	b.n	8964 <__aeabi_fdiv+0x234>
    8860:	2301      	movs	r3, #1
    8862:	2100      	movs	r1, #0
    8864:	2400      	movs	r4, #0
    8866:	402b      	ands	r3, r5
    8868:	0264      	lsls	r4, r4, #9
    886a:	05c9      	lsls	r1, r1, #23
    886c:	0a60      	lsrs	r0, r4, #9
    886e:	07db      	lsls	r3, r3, #31
    8870:	4308      	orrs	r0, r1
    8872:	4318      	orrs	r0, r3
    8874:	b003      	add	sp, #12
    8876:	bc3c      	pop	{r2, r3, r4, r5}
    8878:	4690      	mov	r8, r2
    887a:	4699      	mov	r9, r3
    887c:	46a2      	mov	sl, r4
    887e:	46ab      	mov	fp, r5
    8880:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8882:	2480      	movs	r4, #128	; 0x80
    8884:	2300      	movs	r3, #0
    8886:	03e4      	lsls	r4, r4, #15
    8888:	21ff      	movs	r1, #255	; 0xff
    888a:	e7ed      	b.n	8868 <__aeabi_fdiv+0x138>
    888c:	21ff      	movs	r1, #255	; 0xff
    888e:	2400      	movs	r4, #0
    8890:	e7ea      	b.n	8868 <__aeabi_fdiv+0x138>
    8892:	2301      	movs	r3, #1
    8894:	1a59      	subs	r1, r3, r1
    8896:	291b      	cmp	r1, #27
    8898:	dd66      	ble.n	8968 <__aeabi_fdiv+0x238>
    889a:	9a01      	ldr	r2, [sp, #4]
    889c:	4013      	ands	r3, r2
    889e:	2100      	movs	r1, #0
    88a0:	2400      	movs	r4, #0
    88a2:	e7e1      	b.n	8868 <__aeabi_fdiv+0x138>
    88a4:	2380      	movs	r3, #128	; 0x80
    88a6:	03db      	lsls	r3, r3, #15
    88a8:	421c      	tst	r4, r3
    88aa:	d038      	beq.n	891e <__aeabi_fdiv+0x1ee>
    88ac:	421d      	tst	r5, r3
    88ae:	d051      	beq.n	8954 <__aeabi_fdiv+0x224>
    88b0:	431c      	orrs	r4, r3
    88b2:	0264      	lsls	r4, r4, #9
    88b4:	0a64      	lsrs	r4, r4, #9
    88b6:	0033      	movs	r3, r6
    88b8:	21ff      	movs	r1, #255	; 0xff
    88ba:	e7d5      	b.n	8868 <__aeabi_fdiv+0x138>
    88bc:	0163      	lsls	r3, r4, #5
    88be:	016c      	lsls	r4, r5, #5
    88c0:	42a3      	cmp	r3, r4
    88c2:	d23b      	bcs.n	893c <__aeabi_fdiv+0x20c>
    88c4:	261b      	movs	r6, #27
    88c6:	2100      	movs	r1, #0
    88c8:	3801      	subs	r0, #1
    88ca:	2501      	movs	r5, #1
    88cc:	001f      	movs	r7, r3
    88ce:	0049      	lsls	r1, r1, #1
    88d0:	005b      	lsls	r3, r3, #1
    88d2:	2f00      	cmp	r7, #0
    88d4:	db01      	blt.n	88da <__aeabi_fdiv+0x1aa>
    88d6:	429c      	cmp	r4, r3
    88d8:	d801      	bhi.n	88de <__aeabi_fdiv+0x1ae>
    88da:	1b1b      	subs	r3, r3, r4
    88dc:	4329      	orrs	r1, r5
    88de:	3e01      	subs	r6, #1
    88e0:	2e00      	cmp	r6, #0
    88e2:	d1f3      	bne.n	88cc <__aeabi_fdiv+0x19c>
    88e4:	001c      	movs	r4, r3
    88e6:	1e63      	subs	r3, r4, #1
    88e8:	419c      	sbcs	r4, r3
    88ea:	430c      	orrs	r4, r1
    88ec:	0001      	movs	r1, r0
    88ee:	317f      	adds	r1, #127	; 0x7f
    88f0:	2900      	cmp	r1, #0
    88f2:	ddce      	ble.n	8892 <__aeabi_fdiv+0x162>
    88f4:	0763      	lsls	r3, r4, #29
    88f6:	d004      	beq.n	8902 <__aeabi_fdiv+0x1d2>
    88f8:	230f      	movs	r3, #15
    88fa:	4023      	ands	r3, r4
    88fc:	2b04      	cmp	r3, #4
    88fe:	d000      	beq.n	8902 <__aeabi_fdiv+0x1d2>
    8900:	3404      	adds	r4, #4
    8902:	0123      	lsls	r3, r4, #4
    8904:	d503      	bpl.n	890e <__aeabi_fdiv+0x1de>
    8906:	0001      	movs	r1, r0
    8908:	4b2c      	ldr	r3, [pc, #176]	; (89bc <__aeabi_fdiv+0x28c>)
    890a:	3180      	adds	r1, #128	; 0x80
    890c:	401c      	ands	r4, r3
    890e:	29fe      	cmp	r1, #254	; 0xfe
    8910:	dd0d      	ble.n	892e <__aeabi_fdiv+0x1fe>
    8912:	2301      	movs	r3, #1
    8914:	9a01      	ldr	r2, [sp, #4]
    8916:	21ff      	movs	r1, #255	; 0xff
    8918:	4013      	ands	r3, r2
    891a:	2400      	movs	r4, #0
    891c:	e7a4      	b.n	8868 <__aeabi_fdiv+0x138>
    891e:	2380      	movs	r3, #128	; 0x80
    8920:	03db      	lsls	r3, r3, #15
    8922:	431c      	orrs	r4, r3
    8924:	0264      	lsls	r4, r4, #9
    8926:	0a64      	lsrs	r4, r4, #9
    8928:	0033      	movs	r3, r6
    892a:	21ff      	movs	r1, #255	; 0xff
    892c:	e79c      	b.n	8868 <__aeabi_fdiv+0x138>
    892e:	2301      	movs	r3, #1
    8930:	9a01      	ldr	r2, [sp, #4]
    8932:	01a4      	lsls	r4, r4, #6
    8934:	0a64      	lsrs	r4, r4, #9
    8936:	b2c9      	uxtb	r1, r1
    8938:	4013      	ands	r3, r2
    893a:	e795      	b.n	8868 <__aeabi_fdiv+0x138>
    893c:	1b1b      	subs	r3, r3, r4
    893e:	261a      	movs	r6, #26
    8940:	2101      	movs	r1, #1
    8942:	e7c2      	b.n	88ca <__aeabi_fdiv+0x19a>
    8944:	9b00      	ldr	r3, [sp, #0]
    8946:	468b      	mov	fp, r1
    8948:	469a      	mov	sl, r3
    894a:	2400      	movs	r4, #0
    894c:	e74c      	b.n	87e8 <__aeabi_fdiv+0xb8>
    894e:	0263      	lsls	r3, r4, #9
    8950:	d5e5      	bpl.n	891e <__aeabi_fdiv+0x1ee>
    8952:	2500      	movs	r5, #0
    8954:	2480      	movs	r4, #128	; 0x80
    8956:	03e4      	lsls	r4, r4, #15
    8958:	432c      	orrs	r4, r5
    895a:	0264      	lsls	r4, r4, #9
    895c:	0a64      	lsrs	r4, r4, #9
    895e:	9b00      	ldr	r3, [sp, #0]
    8960:	21ff      	movs	r1, #255	; 0xff
    8962:	e781      	b.n	8868 <__aeabi_fdiv+0x138>
    8964:	9501      	str	r5, [sp, #4]
    8966:	e7c1      	b.n	88ec <__aeabi_fdiv+0x1bc>
    8968:	0023      	movs	r3, r4
    896a:	2020      	movs	r0, #32
    896c:	40cb      	lsrs	r3, r1
    896e:	1a41      	subs	r1, r0, r1
    8970:	408c      	lsls	r4, r1
    8972:	1e61      	subs	r1, r4, #1
    8974:	418c      	sbcs	r4, r1
    8976:	431c      	orrs	r4, r3
    8978:	0763      	lsls	r3, r4, #29
    897a:	d004      	beq.n	8986 <__aeabi_fdiv+0x256>
    897c:	230f      	movs	r3, #15
    897e:	4023      	ands	r3, r4
    8980:	2b04      	cmp	r3, #4
    8982:	d000      	beq.n	8986 <__aeabi_fdiv+0x256>
    8984:	3404      	adds	r4, #4
    8986:	0163      	lsls	r3, r4, #5
    8988:	d505      	bpl.n	8996 <__aeabi_fdiv+0x266>
    898a:	2301      	movs	r3, #1
    898c:	9a01      	ldr	r2, [sp, #4]
    898e:	2101      	movs	r1, #1
    8990:	4013      	ands	r3, r2
    8992:	2400      	movs	r4, #0
    8994:	e768      	b.n	8868 <__aeabi_fdiv+0x138>
    8996:	2301      	movs	r3, #1
    8998:	9a01      	ldr	r2, [sp, #4]
    899a:	01a4      	lsls	r4, r4, #6
    899c:	0a64      	lsrs	r4, r4, #9
    899e:	4013      	ands	r3, r2
    89a0:	2100      	movs	r1, #0
    89a2:	e761      	b.n	8868 <__aeabi_fdiv+0x138>
    89a4:	2380      	movs	r3, #128	; 0x80
    89a6:	03db      	lsls	r3, r3, #15
    89a8:	431c      	orrs	r4, r3
    89aa:	0264      	lsls	r4, r4, #9
    89ac:	0a64      	lsrs	r4, r4, #9
    89ae:	4653      	mov	r3, sl
    89b0:	21ff      	movs	r1, #255	; 0xff
    89b2:	e759      	b.n	8868 <__aeabi_fdiv+0x138>
    89b4:	0000afa0 	.word	0x0000afa0
    89b8:	0000afe0 	.word	0x0000afe0
    89bc:	f7ffffff 	.word	0xf7ffffff

000089c0 <__eqsf2>:
    89c0:	b570      	push	{r4, r5, r6, lr}
    89c2:	0042      	lsls	r2, r0, #1
    89c4:	0245      	lsls	r5, r0, #9
    89c6:	024e      	lsls	r6, r1, #9
    89c8:	004c      	lsls	r4, r1, #1
    89ca:	0fc3      	lsrs	r3, r0, #31
    89cc:	0a6d      	lsrs	r5, r5, #9
    89ce:	0e12      	lsrs	r2, r2, #24
    89d0:	0a76      	lsrs	r6, r6, #9
    89d2:	0e24      	lsrs	r4, r4, #24
    89d4:	0fc9      	lsrs	r1, r1, #31
    89d6:	2001      	movs	r0, #1
    89d8:	2aff      	cmp	r2, #255	; 0xff
    89da:	d006      	beq.n	89ea <__eqsf2+0x2a>
    89dc:	2cff      	cmp	r4, #255	; 0xff
    89de:	d003      	beq.n	89e8 <__eqsf2+0x28>
    89e0:	42a2      	cmp	r2, r4
    89e2:	d101      	bne.n	89e8 <__eqsf2+0x28>
    89e4:	42b5      	cmp	r5, r6
    89e6:	d006      	beq.n	89f6 <__eqsf2+0x36>
    89e8:	bd70      	pop	{r4, r5, r6, pc}
    89ea:	2d00      	cmp	r5, #0
    89ec:	d1fc      	bne.n	89e8 <__eqsf2+0x28>
    89ee:	2cff      	cmp	r4, #255	; 0xff
    89f0:	d1fa      	bne.n	89e8 <__eqsf2+0x28>
    89f2:	2e00      	cmp	r6, #0
    89f4:	d1f8      	bne.n	89e8 <__eqsf2+0x28>
    89f6:	428b      	cmp	r3, r1
    89f8:	d006      	beq.n	8a08 <__eqsf2+0x48>
    89fa:	2001      	movs	r0, #1
    89fc:	2a00      	cmp	r2, #0
    89fe:	d1f3      	bne.n	89e8 <__eqsf2+0x28>
    8a00:	0028      	movs	r0, r5
    8a02:	1e45      	subs	r5, r0, #1
    8a04:	41a8      	sbcs	r0, r5
    8a06:	e7ef      	b.n	89e8 <__eqsf2+0x28>
    8a08:	2000      	movs	r0, #0
    8a0a:	e7ed      	b.n	89e8 <__eqsf2+0x28>

00008a0c <__gesf2>:
    8a0c:	b5f0      	push	{r4, r5, r6, r7, lr}
    8a0e:	0042      	lsls	r2, r0, #1
    8a10:	0245      	lsls	r5, r0, #9
    8a12:	024c      	lsls	r4, r1, #9
    8a14:	0fc3      	lsrs	r3, r0, #31
    8a16:	0048      	lsls	r0, r1, #1
    8a18:	0a6d      	lsrs	r5, r5, #9
    8a1a:	0e12      	lsrs	r2, r2, #24
    8a1c:	0a64      	lsrs	r4, r4, #9
    8a1e:	0e00      	lsrs	r0, r0, #24
    8a20:	0fc9      	lsrs	r1, r1, #31
    8a22:	2aff      	cmp	r2, #255	; 0xff
    8a24:	d01e      	beq.n	8a64 <__gesf2+0x58>
    8a26:	28ff      	cmp	r0, #255	; 0xff
    8a28:	d021      	beq.n	8a6e <__gesf2+0x62>
    8a2a:	2a00      	cmp	r2, #0
    8a2c:	d10a      	bne.n	8a44 <__gesf2+0x38>
    8a2e:	426e      	negs	r6, r5
    8a30:	416e      	adcs	r6, r5
    8a32:	b2f6      	uxtb	r6, r6
    8a34:	2800      	cmp	r0, #0
    8a36:	d10f      	bne.n	8a58 <__gesf2+0x4c>
    8a38:	2c00      	cmp	r4, #0
    8a3a:	d10d      	bne.n	8a58 <__gesf2+0x4c>
    8a3c:	2000      	movs	r0, #0
    8a3e:	2d00      	cmp	r5, #0
    8a40:	d009      	beq.n	8a56 <__gesf2+0x4a>
    8a42:	e005      	b.n	8a50 <__gesf2+0x44>
    8a44:	2800      	cmp	r0, #0
    8a46:	d101      	bne.n	8a4c <__gesf2+0x40>
    8a48:	2c00      	cmp	r4, #0
    8a4a:	d001      	beq.n	8a50 <__gesf2+0x44>
    8a4c:	428b      	cmp	r3, r1
    8a4e:	d011      	beq.n	8a74 <__gesf2+0x68>
    8a50:	2101      	movs	r1, #1
    8a52:	4258      	negs	r0, r3
    8a54:	4308      	orrs	r0, r1
    8a56:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8a58:	2e00      	cmp	r6, #0
    8a5a:	d0f7      	beq.n	8a4c <__gesf2+0x40>
    8a5c:	2001      	movs	r0, #1
    8a5e:	3901      	subs	r1, #1
    8a60:	4308      	orrs	r0, r1
    8a62:	e7f8      	b.n	8a56 <__gesf2+0x4a>
    8a64:	2d00      	cmp	r5, #0
    8a66:	d0de      	beq.n	8a26 <__gesf2+0x1a>
    8a68:	2002      	movs	r0, #2
    8a6a:	4240      	negs	r0, r0
    8a6c:	e7f3      	b.n	8a56 <__gesf2+0x4a>
    8a6e:	2c00      	cmp	r4, #0
    8a70:	d0db      	beq.n	8a2a <__gesf2+0x1e>
    8a72:	e7f9      	b.n	8a68 <__gesf2+0x5c>
    8a74:	4282      	cmp	r2, r0
    8a76:	dceb      	bgt.n	8a50 <__gesf2+0x44>
    8a78:	db04      	blt.n	8a84 <__gesf2+0x78>
    8a7a:	42a5      	cmp	r5, r4
    8a7c:	d8e8      	bhi.n	8a50 <__gesf2+0x44>
    8a7e:	2000      	movs	r0, #0
    8a80:	42a5      	cmp	r5, r4
    8a82:	d2e8      	bcs.n	8a56 <__gesf2+0x4a>
    8a84:	2101      	movs	r1, #1
    8a86:	1e58      	subs	r0, r3, #1
    8a88:	4308      	orrs	r0, r1
    8a8a:	e7e4      	b.n	8a56 <__gesf2+0x4a>

00008a8c <__lesf2>:
    8a8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    8a8e:	0042      	lsls	r2, r0, #1
    8a90:	024d      	lsls	r5, r1, #9
    8a92:	004c      	lsls	r4, r1, #1
    8a94:	0246      	lsls	r6, r0, #9
    8a96:	0a76      	lsrs	r6, r6, #9
    8a98:	0e12      	lsrs	r2, r2, #24
    8a9a:	0fc3      	lsrs	r3, r0, #31
    8a9c:	0a6d      	lsrs	r5, r5, #9
    8a9e:	0e24      	lsrs	r4, r4, #24
    8aa0:	0fc9      	lsrs	r1, r1, #31
    8aa2:	2aff      	cmp	r2, #255	; 0xff
    8aa4:	d016      	beq.n	8ad4 <__lesf2+0x48>
    8aa6:	2cff      	cmp	r4, #255	; 0xff
    8aa8:	d018      	beq.n	8adc <__lesf2+0x50>
    8aaa:	2a00      	cmp	r2, #0
    8aac:	d10a      	bne.n	8ac4 <__lesf2+0x38>
    8aae:	4270      	negs	r0, r6
    8ab0:	4170      	adcs	r0, r6
    8ab2:	b2c0      	uxtb	r0, r0
    8ab4:	2c00      	cmp	r4, #0
    8ab6:	d015      	beq.n	8ae4 <__lesf2+0x58>
    8ab8:	2800      	cmp	r0, #0
    8aba:	d005      	beq.n	8ac8 <__lesf2+0x3c>
    8abc:	2001      	movs	r0, #1
    8abe:	3901      	subs	r1, #1
    8ac0:	4308      	orrs	r0, r1
    8ac2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8ac4:	2c00      	cmp	r4, #0
    8ac6:	d013      	beq.n	8af0 <__lesf2+0x64>
    8ac8:	4299      	cmp	r1, r3
    8aca:	d014      	beq.n	8af6 <__lesf2+0x6a>
    8acc:	2001      	movs	r0, #1
    8ace:	425b      	negs	r3, r3
    8ad0:	4318      	orrs	r0, r3
    8ad2:	e7f6      	b.n	8ac2 <__lesf2+0x36>
    8ad4:	2002      	movs	r0, #2
    8ad6:	2e00      	cmp	r6, #0
    8ad8:	d1f3      	bne.n	8ac2 <__lesf2+0x36>
    8ada:	e7e4      	b.n	8aa6 <__lesf2+0x1a>
    8adc:	2002      	movs	r0, #2
    8ade:	2d00      	cmp	r5, #0
    8ae0:	d1ef      	bne.n	8ac2 <__lesf2+0x36>
    8ae2:	e7e2      	b.n	8aaa <__lesf2+0x1e>
    8ae4:	2d00      	cmp	r5, #0
    8ae6:	d1e7      	bne.n	8ab8 <__lesf2+0x2c>
    8ae8:	2000      	movs	r0, #0
    8aea:	2e00      	cmp	r6, #0
    8aec:	d0e9      	beq.n	8ac2 <__lesf2+0x36>
    8aee:	e7ed      	b.n	8acc <__lesf2+0x40>
    8af0:	2d00      	cmp	r5, #0
    8af2:	d1e9      	bne.n	8ac8 <__lesf2+0x3c>
    8af4:	e7ea      	b.n	8acc <__lesf2+0x40>
    8af6:	42a2      	cmp	r2, r4
    8af8:	dc06      	bgt.n	8b08 <__lesf2+0x7c>
    8afa:	dbdf      	blt.n	8abc <__lesf2+0x30>
    8afc:	42ae      	cmp	r6, r5
    8afe:	d803      	bhi.n	8b08 <__lesf2+0x7c>
    8b00:	2000      	movs	r0, #0
    8b02:	42ae      	cmp	r6, r5
    8b04:	d3da      	bcc.n	8abc <__lesf2+0x30>
    8b06:	e7dc      	b.n	8ac2 <__lesf2+0x36>
    8b08:	2001      	movs	r0, #1
    8b0a:	4249      	negs	r1, r1
    8b0c:	4308      	orrs	r0, r1
    8b0e:	e7d8      	b.n	8ac2 <__lesf2+0x36>

00008b10 <__aeabi_fmul>:
    8b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8b12:	4657      	mov	r7, sl
    8b14:	464e      	mov	r6, r9
    8b16:	4645      	mov	r5, r8
    8b18:	46de      	mov	lr, fp
    8b1a:	b5e0      	push	{r5, r6, r7, lr}
    8b1c:	0247      	lsls	r7, r0, #9
    8b1e:	0046      	lsls	r6, r0, #1
    8b20:	4688      	mov	r8, r1
    8b22:	0a7f      	lsrs	r7, r7, #9
    8b24:	0e36      	lsrs	r6, r6, #24
    8b26:	0fc4      	lsrs	r4, r0, #31
    8b28:	2e00      	cmp	r6, #0
    8b2a:	d047      	beq.n	8bbc <__aeabi_fmul+0xac>
    8b2c:	2eff      	cmp	r6, #255	; 0xff
    8b2e:	d024      	beq.n	8b7a <__aeabi_fmul+0x6a>
    8b30:	00fb      	lsls	r3, r7, #3
    8b32:	2780      	movs	r7, #128	; 0x80
    8b34:	04ff      	lsls	r7, r7, #19
    8b36:	431f      	orrs	r7, r3
    8b38:	2300      	movs	r3, #0
    8b3a:	4699      	mov	r9, r3
    8b3c:	469a      	mov	sl, r3
    8b3e:	3e7f      	subs	r6, #127	; 0x7f
    8b40:	4643      	mov	r3, r8
    8b42:	025d      	lsls	r5, r3, #9
    8b44:	0058      	lsls	r0, r3, #1
    8b46:	0fdb      	lsrs	r3, r3, #31
    8b48:	0a6d      	lsrs	r5, r5, #9
    8b4a:	0e00      	lsrs	r0, r0, #24
    8b4c:	4698      	mov	r8, r3
    8b4e:	d043      	beq.n	8bd8 <__aeabi_fmul+0xc8>
    8b50:	28ff      	cmp	r0, #255	; 0xff
    8b52:	d03b      	beq.n	8bcc <__aeabi_fmul+0xbc>
    8b54:	00eb      	lsls	r3, r5, #3
    8b56:	2580      	movs	r5, #128	; 0x80
    8b58:	2200      	movs	r2, #0
    8b5a:	04ed      	lsls	r5, r5, #19
    8b5c:	431d      	orrs	r5, r3
    8b5e:	387f      	subs	r0, #127	; 0x7f
    8b60:	1836      	adds	r6, r6, r0
    8b62:	1c73      	adds	r3, r6, #1
    8b64:	4641      	mov	r1, r8
    8b66:	469b      	mov	fp, r3
    8b68:	464b      	mov	r3, r9
    8b6a:	4061      	eors	r1, r4
    8b6c:	4313      	orrs	r3, r2
    8b6e:	2b0f      	cmp	r3, #15
    8b70:	d864      	bhi.n	8c3c <__aeabi_fmul+0x12c>
    8b72:	4875      	ldr	r0, [pc, #468]	; (8d48 <__aeabi_fmul+0x238>)
    8b74:	009b      	lsls	r3, r3, #2
    8b76:	58c3      	ldr	r3, [r0, r3]
    8b78:	469f      	mov	pc, r3
    8b7a:	2f00      	cmp	r7, #0
    8b7c:	d142      	bne.n	8c04 <__aeabi_fmul+0xf4>
    8b7e:	2308      	movs	r3, #8
    8b80:	4699      	mov	r9, r3
    8b82:	3b06      	subs	r3, #6
    8b84:	26ff      	movs	r6, #255	; 0xff
    8b86:	469a      	mov	sl, r3
    8b88:	e7da      	b.n	8b40 <__aeabi_fmul+0x30>
    8b8a:	4641      	mov	r1, r8
    8b8c:	2a02      	cmp	r2, #2
    8b8e:	d028      	beq.n	8be2 <__aeabi_fmul+0xd2>
    8b90:	2a03      	cmp	r2, #3
    8b92:	d100      	bne.n	8b96 <__aeabi_fmul+0x86>
    8b94:	e0ce      	b.n	8d34 <__aeabi_fmul+0x224>
    8b96:	2a01      	cmp	r2, #1
    8b98:	d000      	beq.n	8b9c <__aeabi_fmul+0x8c>
    8b9a:	e0ac      	b.n	8cf6 <__aeabi_fmul+0x1e6>
    8b9c:	4011      	ands	r1, r2
    8b9e:	2000      	movs	r0, #0
    8ba0:	2200      	movs	r2, #0
    8ba2:	b2cc      	uxtb	r4, r1
    8ba4:	0240      	lsls	r0, r0, #9
    8ba6:	05d2      	lsls	r2, r2, #23
    8ba8:	0a40      	lsrs	r0, r0, #9
    8baa:	07e4      	lsls	r4, r4, #31
    8bac:	4310      	orrs	r0, r2
    8bae:	4320      	orrs	r0, r4
    8bb0:	bc3c      	pop	{r2, r3, r4, r5}
    8bb2:	4690      	mov	r8, r2
    8bb4:	4699      	mov	r9, r3
    8bb6:	46a2      	mov	sl, r4
    8bb8:	46ab      	mov	fp, r5
    8bba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8bbc:	2f00      	cmp	r7, #0
    8bbe:	d115      	bne.n	8bec <__aeabi_fmul+0xdc>
    8bc0:	2304      	movs	r3, #4
    8bc2:	4699      	mov	r9, r3
    8bc4:	3b03      	subs	r3, #3
    8bc6:	2600      	movs	r6, #0
    8bc8:	469a      	mov	sl, r3
    8bca:	e7b9      	b.n	8b40 <__aeabi_fmul+0x30>
    8bcc:	20ff      	movs	r0, #255	; 0xff
    8bce:	2202      	movs	r2, #2
    8bd0:	2d00      	cmp	r5, #0
    8bd2:	d0c5      	beq.n	8b60 <__aeabi_fmul+0x50>
    8bd4:	2203      	movs	r2, #3
    8bd6:	e7c3      	b.n	8b60 <__aeabi_fmul+0x50>
    8bd8:	2d00      	cmp	r5, #0
    8bda:	d119      	bne.n	8c10 <__aeabi_fmul+0x100>
    8bdc:	2000      	movs	r0, #0
    8bde:	2201      	movs	r2, #1
    8be0:	e7be      	b.n	8b60 <__aeabi_fmul+0x50>
    8be2:	2401      	movs	r4, #1
    8be4:	22ff      	movs	r2, #255	; 0xff
    8be6:	400c      	ands	r4, r1
    8be8:	2000      	movs	r0, #0
    8bea:	e7db      	b.n	8ba4 <__aeabi_fmul+0x94>
    8bec:	0038      	movs	r0, r7
    8bee:	f001 ff83 	bl	aaf8 <__clzsi2>
    8bf2:	2676      	movs	r6, #118	; 0x76
    8bf4:	1f43      	subs	r3, r0, #5
    8bf6:	409f      	lsls	r7, r3
    8bf8:	2300      	movs	r3, #0
    8bfa:	4276      	negs	r6, r6
    8bfc:	1a36      	subs	r6, r6, r0
    8bfe:	4699      	mov	r9, r3
    8c00:	469a      	mov	sl, r3
    8c02:	e79d      	b.n	8b40 <__aeabi_fmul+0x30>
    8c04:	230c      	movs	r3, #12
    8c06:	4699      	mov	r9, r3
    8c08:	3b09      	subs	r3, #9
    8c0a:	26ff      	movs	r6, #255	; 0xff
    8c0c:	469a      	mov	sl, r3
    8c0e:	e797      	b.n	8b40 <__aeabi_fmul+0x30>
    8c10:	0028      	movs	r0, r5
    8c12:	f001 ff71 	bl	aaf8 <__clzsi2>
    8c16:	1f43      	subs	r3, r0, #5
    8c18:	409d      	lsls	r5, r3
    8c1a:	2376      	movs	r3, #118	; 0x76
    8c1c:	425b      	negs	r3, r3
    8c1e:	1a18      	subs	r0, r3, r0
    8c20:	2200      	movs	r2, #0
    8c22:	e79d      	b.n	8b60 <__aeabi_fmul+0x50>
    8c24:	2080      	movs	r0, #128	; 0x80
    8c26:	2400      	movs	r4, #0
    8c28:	03c0      	lsls	r0, r0, #15
    8c2a:	22ff      	movs	r2, #255	; 0xff
    8c2c:	e7ba      	b.n	8ba4 <__aeabi_fmul+0x94>
    8c2e:	003d      	movs	r5, r7
    8c30:	4652      	mov	r2, sl
    8c32:	e7ab      	b.n	8b8c <__aeabi_fmul+0x7c>
    8c34:	003d      	movs	r5, r7
    8c36:	0021      	movs	r1, r4
    8c38:	4652      	mov	r2, sl
    8c3a:	e7a7      	b.n	8b8c <__aeabi_fmul+0x7c>
    8c3c:	0c3b      	lsrs	r3, r7, #16
    8c3e:	469c      	mov	ip, r3
    8c40:	042a      	lsls	r2, r5, #16
    8c42:	0c12      	lsrs	r2, r2, #16
    8c44:	0c2b      	lsrs	r3, r5, #16
    8c46:	0014      	movs	r4, r2
    8c48:	4660      	mov	r0, ip
    8c4a:	4665      	mov	r5, ip
    8c4c:	043f      	lsls	r7, r7, #16
    8c4e:	0c3f      	lsrs	r7, r7, #16
    8c50:	437c      	muls	r4, r7
    8c52:	4342      	muls	r2, r0
    8c54:	435d      	muls	r5, r3
    8c56:	437b      	muls	r3, r7
    8c58:	0c27      	lsrs	r7, r4, #16
    8c5a:	189b      	adds	r3, r3, r2
    8c5c:	18ff      	adds	r7, r7, r3
    8c5e:	42ba      	cmp	r2, r7
    8c60:	d903      	bls.n	8c6a <__aeabi_fmul+0x15a>
    8c62:	2380      	movs	r3, #128	; 0x80
    8c64:	025b      	lsls	r3, r3, #9
    8c66:	469c      	mov	ip, r3
    8c68:	4465      	add	r5, ip
    8c6a:	0424      	lsls	r4, r4, #16
    8c6c:	043a      	lsls	r2, r7, #16
    8c6e:	0c24      	lsrs	r4, r4, #16
    8c70:	1912      	adds	r2, r2, r4
    8c72:	0193      	lsls	r3, r2, #6
    8c74:	1e5c      	subs	r4, r3, #1
    8c76:	41a3      	sbcs	r3, r4
    8c78:	0c3f      	lsrs	r7, r7, #16
    8c7a:	0e92      	lsrs	r2, r2, #26
    8c7c:	197d      	adds	r5, r7, r5
    8c7e:	431a      	orrs	r2, r3
    8c80:	01ad      	lsls	r5, r5, #6
    8c82:	4315      	orrs	r5, r2
    8c84:	012b      	lsls	r3, r5, #4
    8c86:	d504      	bpl.n	8c92 <__aeabi_fmul+0x182>
    8c88:	2301      	movs	r3, #1
    8c8a:	465e      	mov	r6, fp
    8c8c:	086a      	lsrs	r2, r5, #1
    8c8e:	401d      	ands	r5, r3
    8c90:	4315      	orrs	r5, r2
    8c92:	0032      	movs	r2, r6
    8c94:	327f      	adds	r2, #127	; 0x7f
    8c96:	2a00      	cmp	r2, #0
    8c98:	dd25      	ble.n	8ce6 <__aeabi_fmul+0x1d6>
    8c9a:	076b      	lsls	r3, r5, #29
    8c9c:	d004      	beq.n	8ca8 <__aeabi_fmul+0x198>
    8c9e:	230f      	movs	r3, #15
    8ca0:	402b      	ands	r3, r5
    8ca2:	2b04      	cmp	r3, #4
    8ca4:	d000      	beq.n	8ca8 <__aeabi_fmul+0x198>
    8ca6:	3504      	adds	r5, #4
    8ca8:	012b      	lsls	r3, r5, #4
    8caa:	d503      	bpl.n	8cb4 <__aeabi_fmul+0x1a4>
    8cac:	0032      	movs	r2, r6
    8cae:	4b27      	ldr	r3, [pc, #156]	; (8d4c <__aeabi_fmul+0x23c>)
    8cb0:	3280      	adds	r2, #128	; 0x80
    8cb2:	401d      	ands	r5, r3
    8cb4:	2afe      	cmp	r2, #254	; 0xfe
    8cb6:	dc94      	bgt.n	8be2 <__aeabi_fmul+0xd2>
    8cb8:	2401      	movs	r4, #1
    8cba:	01a8      	lsls	r0, r5, #6
    8cbc:	0a40      	lsrs	r0, r0, #9
    8cbe:	b2d2      	uxtb	r2, r2
    8cc0:	400c      	ands	r4, r1
    8cc2:	e76f      	b.n	8ba4 <__aeabi_fmul+0x94>
    8cc4:	2080      	movs	r0, #128	; 0x80
    8cc6:	03c0      	lsls	r0, r0, #15
    8cc8:	4207      	tst	r7, r0
    8cca:	d007      	beq.n	8cdc <__aeabi_fmul+0x1cc>
    8ccc:	4205      	tst	r5, r0
    8cce:	d105      	bne.n	8cdc <__aeabi_fmul+0x1cc>
    8cd0:	4328      	orrs	r0, r5
    8cd2:	0240      	lsls	r0, r0, #9
    8cd4:	0a40      	lsrs	r0, r0, #9
    8cd6:	4644      	mov	r4, r8
    8cd8:	22ff      	movs	r2, #255	; 0xff
    8cda:	e763      	b.n	8ba4 <__aeabi_fmul+0x94>
    8cdc:	4338      	orrs	r0, r7
    8cde:	0240      	lsls	r0, r0, #9
    8ce0:	0a40      	lsrs	r0, r0, #9
    8ce2:	22ff      	movs	r2, #255	; 0xff
    8ce4:	e75e      	b.n	8ba4 <__aeabi_fmul+0x94>
    8ce6:	2401      	movs	r4, #1
    8ce8:	1aa3      	subs	r3, r4, r2
    8cea:	2b1b      	cmp	r3, #27
    8cec:	dd05      	ble.n	8cfa <__aeabi_fmul+0x1ea>
    8cee:	400c      	ands	r4, r1
    8cf0:	2200      	movs	r2, #0
    8cf2:	2000      	movs	r0, #0
    8cf4:	e756      	b.n	8ba4 <__aeabi_fmul+0x94>
    8cf6:	465e      	mov	r6, fp
    8cf8:	e7cb      	b.n	8c92 <__aeabi_fmul+0x182>
    8cfa:	002a      	movs	r2, r5
    8cfc:	2020      	movs	r0, #32
    8cfe:	40da      	lsrs	r2, r3
    8d00:	1ac3      	subs	r3, r0, r3
    8d02:	409d      	lsls	r5, r3
    8d04:	002b      	movs	r3, r5
    8d06:	1e5d      	subs	r5, r3, #1
    8d08:	41ab      	sbcs	r3, r5
    8d0a:	4313      	orrs	r3, r2
    8d0c:	075a      	lsls	r2, r3, #29
    8d0e:	d004      	beq.n	8d1a <__aeabi_fmul+0x20a>
    8d10:	220f      	movs	r2, #15
    8d12:	401a      	ands	r2, r3
    8d14:	2a04      	cmp	r2, #4
    8d16:	d000      	beq.n	8d1a <__aeabi_fmul+0x20a>
    8d18:	3304      	adds	r3, #4
    8d1a:	015a      	lsls	r2, r3, #5
    8d1c:	d504      	bpl.n	8d28 <__aeabi_fmul+0x218>
    8d1e:	2401      	movs	r4, #1
    8d20:	2201      	movs	r2, #1
    8d22:	400c      	ands	r4, r1
    8d24:	2000      	movs	r0, #0
    8d26:	e73d      	b.n	8ba4 <__aeabi_fmul+0x94>
    8d28:	2401      	movs	r4, #1
    8d2a:	019b      	lsls	r3, r3, #6
    8d2c:	0a58      	lsrs	r0, r3, #9
    8d2e:	400c      	ands	r4, r1
    8d30:	2200      	movs	r2, #0
    8d32:	e737      	b.n	8ba4 <__aeabi_fmul+0x94>
    8d34:	2080      	movs	r0, #128	; 0x80
    8d36:	2401      	movs	r4, #1
    8d38:	03c0      	lsls	r0, r0, #15
    8d3a:	4328      	orrs	r0, r5
    8d3c:	0240      	lsls	r0, r0, #9
    8d3e:	0a40      	lsrs	r0, r0, #9
    8d40:	400c      	ands	r4, r1
    8d42:	22ff      	movs	r2, #255	; 0xff
    8d44:	e72e      	b.n	8ba4 <__aeabi_fmul+0x94>
    8d46:	46c0      	nop			; (mov r8, r8)
    8d48:	0000b020 	.word	0x0000b020
    8d4c:	f7ffffff 	.word	0xf7ffffff

00008d50 <__aeabi_i2f>:
    8d50:	b570      	push	{r4, r5, r6, lr}
    8d52:	2800      	cmp	r0, #0
    8d54:	d030      	beq.n	8db8 <__aeabi_i2f+0x68>
    8d56:	17c3      	asrs	r3, r0, #31
    8d58:	18c4      	adds	r4, r0, r3
    8d5a:	405c      	eors	r4, r3
    8d5c:	0fc5      	lsrs	r5, r0, #31
    8d5e:	0020      	movs	r0, r4
    8d60:	f001 feca 	bl	aaf8 <__clzsi2>
    8d64:	239e      	movs	r3, #158	; 0x9e
    8d66:	1a1b      	subs	r3, r3, r0
    8d68:	2b96      	cmp	r3, #150	; 0x96
    8d6a:	dc0d      	bgt.n	8d88 <__aeabi_i2f+0x38>
    8d6c:	2296      	movs	r2, #150	; 0x96
    8d6e:	1ad2      	subs	r2, r2, r3
    8d70:	4094      	lsls	r4, r2
    8d72:	002a      	movs	r2, r5
    8d74:	0264      	lsls	r4, r4, #9
    8d76:	0a64      	lsrs	r4, r4, #9
    8d78:	b2db      	uxtb	r3, r3
    8d7a:	0264      	lsls	r4, r4, #9
    8d7c:	05db      	lsls	r3, r3, #23
    8d7e:	0a60      	lsrs	r0, r4, #9
    8d80:	07d2      	lsls	r2, r2, #31
    8d82:	4318      	orrs	r0, r3
    8d84:	4310      	orrs	r0, r2
    8d86:	bd70      	pop	{r4, r5, r6, pc}
    8d88:	2b99      	cmp	r3, #153	; 0x99
    8d8a:	dc19      	bgt.n	8dc0 <__aeabi_i2f+0x70>
    8d8c:	2299      	movs	r2, #153	; 0x99
    8d8e:	1ad2      	subs	r2, r2, r3
    8d90:	2a00      	cmp	r2, #0
    8d92:	dd29      	ble.n	8de8 <__aeabi_i2f+0x98>
    8d94:	4094      	lsls	r4, r2
    8d96:	0022      	movs	r2, r4
    8d98:	4c14      	ldr	r4, [pc, #80]	; (8dec <__aeabi_i2f+0x9c>)
    8d9a:	4014      	ands	r4, r2
    8d9c:	0751      	lsls	r1, r2, #29
    8d9e:	d004      	beq.n	8daa <__aeabi_i2f+0x5a>
    8da0:	210f      	movs	r1, #15
    8da2:	400a      	ands	r2, r1
    8da4:	2a04      	cmp	r2, #4
    8da6:	d000      	beq.n	8daa <__aeabi_i2f+0x5a>
    8da8:	3404      	adds	r4, #4
    8daa:	0162      	lsls	r2, r4, #5
    8dac:	d413      	bmi.n	8dd6 <__aeabi_i2f+0x86>
    8dae:	01a4      	lsls	r4, r4, #6
    8db0:	0a64      	lsrs	r4, r4, #9
    8db2:	b2db      	uxtb	r3, r3
    8db4:	002a      	movs	r2, r5
    8db6:	e7e0      	b.n	8d7a <__aeabi_i2f+0x2a>
    8db8:	2200      	movs	r2, #0
    8dba:	2300      	movs	r3, #0
    8dbc:	2400      	movs	r4, #0
    8dbe:	e7dc      	b.n	8d7a <__aeabi_i2f+0x2a>
    8dc0:	2205      	movs	r2, #5
    8dc2:	0021      	movs	r1, r4
    8dc4:	1a12      	subs	r2, r2, r0
    8dc6:	40d1      	lsrs	r1, r2
    8dc8:	22b9      	movs	r2, #185	; 0xb9
    8dca:	1ad2      	subs	r2, r2, r3
    8dcc:	4094      	lsls	r4, r2
    8dce:	1e62      	subs	r2, r4, #1
    8dd0:	4194      	sbcs	r4, r2
    8dd2:	430c      	orrs	r4, r1
    8dd4:	e7da      	b.n	8d8c <__aeabi_i2f+0x3c>
    8dd6:	4b05      	ldr	r3, [pc, #20]	; (8dec <__aeabi_i2f+0x9c>)
    8dd8:	002a      	movs	r2, r5
    8dda:	401c      	ands	r4, r3
    8ddc:	239f      	movs	r3, #159	; 0x9f
    8dde:	01a4      	lsls	r4, r4, #6
    8de0:	1a1b      	subs	r3, r3, r0
    8de2:	0a64      	lsrs	r4, r4, #9
    8de4:	b2db      	uxtb	r3, r3
    8de6:	e7c8      	b.n	8d7a <__aeabi_i2f+0x2a>
    8de8:	0022      	movs	r2, r4
    8dea:	e7d5      	b.n	8d98 <__aeabi_i2f+0x48>
    8dec:	fbffffff 	.word	0xfbffffff

00008df0 <__aeabi_dadd>:
    8df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8df2:	4645      	mov	r5, r8
    8df4:	46de      	mov	lr, fp
    8df6:	4657      	mov	r7, sl
    8df8:	464e      	mov	r6, r9
    8dfa:	030c      	lsls	r4, r1, #12
    8dfc:	b5e0      	push	{r5, r6, r7, lr}
    8dfe:	004e      	lsls	r6, r1, #1
    8e00:	0fc9      	lsrs	r1, r1, #31
    8e02:	4688      	mov	r8, r1
    8e04:	000d      	movs	r5, r1
    8e06:	0a61      	lsrs	r1, r4, #9
    8e08:	0f44      	lsrs	r4, r0, #29
    8e0a:	430c      	orrs	r4, r1
    8e0c:	00c7      	lsls	r7, r0, #3
    8e0e:	0319      	lsls	r1, r3, #12
    8e10:	0058      	lsls	r0, r3, #1
    8e12:	0fdb      	lsrs	r3, r3, #31
    8e14:	469b      	mov	fp, r3
    8e16:	0a4b      	lsrs	r3, r1, #9
    8e18:	0f51      	lsrs	r1, r2, #29
    8e1a:	430b      	orrs	r3, r1
    8e1c:	0d76      	lsrs	r6, r6, #21
    8e1e:	0d40      	lsrs	r0, r0, #21
    8e20:	0019      	movs	r1, r3
    8e22:	00d2      	lsls	r2, r2, #3
    8e24:	45d8      	cmp	r8, fp
    8e26:	d100      	bne.n	8e2a <__aeabi_dadd+0x3a>
    8e28:	e0ae      	b.n	8f88 <__aeabi_dadd+0x198>
    8e2a:	1a35      	subs	r5, r6, r0
    8e2c:	2d00      	cmp	r5, #0
    8e2e:	dc00      	bgt.n	8e32 <__aeabi_dadd+0x42>
    8e30:	e0f6      	b.n	9020 <__aeabi_dadd+0x230>
    8e32:	2800      	cmp	r0, #0
    8e34:	d10f      	bne.n	8e56 <__aeabi_dadd+0x66>
    8e36:	4313      	orrs	r3, r2
    8e38:	d100      	bne.n	8e3c <__aeabi_dadd+0x4c>
    8e3a:	e0db      	b.n	8ff4 <__aeabi_dadd+0x204>
    8e3c:	1e6b      	subs	r3, r5, #1
    8e3e:	2b00      	cmp	r3, #0
    8e40:	d000      	beq.n	8e44 <__aeabi_dadd+0x54>
    8e42:	e137      	b.n	90b4 <__aeabi_dadd+0x2c4>
    8e44:	1aba      	subs	r2, r7, r2
    8e46:	4297      	cmp	r7, r2
    8e48:	41bf      	sbcs	r7, r7
    8e4a:	1a64      	subs	r4, r4, r1
    8e4c:	427f      	negs	r7, r7
    8e4e:	1be4      	subs	r4, r4, r7
    8e50:	2601      	movs	r6, #1
    8e52:	0017      	movs	r7, r2
    8e54:	e024      	b.n	8ea0 <__aeabi_dadd+0xb0>
    8e56:	4bc6      	ldr	r3, [pc, #792]	; (9170 <__aeabi_dadd+0x380>)
    8e58:	429e      	cmp	r6, r3
    8e5a:	d04d      	beq.n	8ef8 <__aeabi_dadd+0x108>
    8e5c:	2380      	movs	r3, #128	; 0x80
    8e5e:	041b      	lsls	r3, r3, #16
    8e60:	4319      	orrs	r1, r3
    8e62:	2d38      	cmp	r5, #56	; 0x38
    8e64:	dd00      	ble.n	8e68 <__aeabi_dadd+0x78>
    8e66:	e107      	b.n	9078 <__aeabi_dadd+0x288>
    8e68:	2d1f      	cmp	r5, #31
    8e6a:	dd00      	ble.n	8e6e <__aeabi_dadd+0x7e>
    8e6c:	e138      	b.n	90e0 <__aeabi_dadd+0x2f0>
    8e6e:	2020      	movs	r0, #32
    8e70:	1b43      	subs	r3, r0, r5
    8e72:	469a      	mov	sl, r3
    8e74:	000b      	movs	r3, r1
    8e76:	4650      	mov	r0, sl
    8e78:	4083      	lsls	r3, r0
    8e7a:	4699      	mov	r9, r3
    8e7c:	0013      	movs	r3, r2
    8e7e:	4648      	mov	r0, r9
    8e80:	40eb      	lsrs	r3, r5
    8e82:	4318      	orrs	r0, r3
    8e84:	0003      	movs	r3, r0
    8e86:	4650      	mov	r0, sl
    8e88:	4082      	lsls	r2, r0
    8e8a:	1e50      	subs	r0, r2, #1
    8e8c:	4182      	sbcs	r2, r0
    8e8e:	40e9      	lsrs	r1, r5
    8e90:	431a      	orrs	r2, r3
    8e92:	1aba      	subs	r2, r7, r2
    8e94:	1a61      	subs	r1, r4, r1
    8e96:	4297      	cmp	r7, r2
    8e98:	41a4      	sbcs	r4, r4
    8e9a:	0017      	movs	r7, r2
    8e9c:	4264      	negs	r4, r4
    8e9e:	1b0c      	subs	r4, r1, r4
    8ea0:	0223      	lsls	r3, r4, #8
    8ea2:	d562      	bpl.n	8f6a <__aeabi_dadd+0x17a>
    8ea4:	0264      	lsls	r4, r4, #9
    8ea6:	0a65      	lsrs	r5, r4, #9
    8ea8:	2d00      	cmp	r5, #0
    8eaa:	d100      	bne.n	8eae <__aeabi_dadd+0xbe>
    8eac:	e0df      	b.n	906e <__aeabi_dadd+0x27e>
    8eae:	0028      	movs	r0, r5
    8eb0:	f001 fe22 	bl	aaf8 <__clzsi2>
    8eb4:	0003      	movs	r3, r0
    8eb6:	3b08      	subs	r3, #8
    8eb8:	2b1f      	cmp	r3, #31
    8eba:	dd00      	ble.n	8ebe <__aeabi_dadd+0xce>
    8ebc:	e0d2      	b.n	9064 <__aeabi_dadd+0x274>
    8ebe:	2220      	movs	r2, #32
    8ec0:	003c      	movs	r4, r7
    8ec2:	1ad2      	subs	r2, r2, r3
    8ec4:	409d      	lsls	r5, r3
    8ec6:	40d4      	lsrs	r4, r2
    8ec8:	409f      	lsls	r7, r3
    8eca:	4325      	orrs	r5, r4
    8ecc:	429e      	cmp	r6, r3
    8ece:	dd00      	ble.n	8ed2 <__aeabi_dadd+0xe2>
    8ed0:	e0c4      	b.n	905c <__aeabi_dadd+0x26c>
    8ed2:	1b9e      	subs	r6, r3, r6
    8ed4:	1c73      	adds	r3, r6, #1
    8ed6:	2b1f      	cmp	r3, #31
    8ed8:	dd00      	ble.n	8edc <__aeabi_dadd+0xec>
    8eda:	e0f1      	b.n	90c0 <__aeabi_dadd+0x2d0>
    8edc:	2220      	movs	r2, #32
    8ede:	0038      	movs	r0, r7
    8ee0:	0029      	movs	r1, r5
    8ee2:	1ad2      	subs	r2, r2, r3
    8ee4:	40d8      	lsrs	r0, r3
    8ee6:	4091      	lsls	r1, r2
    8ee8:	4097      	lsls	r7, r2
    8eea:	002c      	movs	r4, r5
    8eec:	4301      	orrs	r1, r0
    8eee:	1e78      	subs	r0, r7, #1
    8ef0:	4187      	sbcs	r7, r0
    8ef2:	40dc      	lsrs	r4, r3
    8ef4:	2600      	movs	r6, #0
    8ef6:	430f      	orrs	r7, r1
    8ef8:	077b      	lsls	r3, r7, #29
    8efa:	d009      	beq.n	8f10 <__aeabi_dadd+0x120>
    8efc:	230f      	movs	r3, #15
    8efe:	403b      	ands	r3, r7
    8f00:	2b04      	cmp	r3, #4
    8f02:	d005      	beq.n	8f10 <__aeabi_dadd+0x120>
    8f04:	1d3b      	adds	r3, r7, #4
    8f06:	42bb      	cmp	r3, r7
    8f08:	41bf      	sbcs	r7, r7
    8f0a:	427f      	negs	r7, r7
    8f0c:	19e4      	adds	r4, r4, r7
    8f0e:	001f      	movs	r7, r3
    8f10:	0223      	lsls	r3, r4, #8
    8f12:	d52c      	bpl.n	8f6e <__aeabi_dadd+0x17e>
    8f14:	4b96      	ldr	r3, [pc, #600]	; (9170 <__aeabi_dadd+0x380>)
    8f16:	3601      	adds	r6, #1
    8f18:	429e      	cmp	r6, r3
    8f1a:	d100      	bne.n	8f1e <__aeabi_dadd+0x12e>
    8f1c:	e09a      	b.n	9054 <__aeabi_dadd+0x264>
    8f1e:	4645      	mov	r5, r8
    8f20:	4b94      	ldr	r3, [pc, #592]	; (9174 <__aeabi_dadd+0x384>)
    8f22:	08ff      	lsrs	r7, r7, #3
    8f24:	401c      	ands	r4, r3
    8f26:	0760      	lsls	r0, r4, #29
    8f28:	0576      	lsls	r6, r6, #21
    8f2a:	0264      	lsls	r4, r4, #9
    8f2c:	4307      	orrs	r7, r0
    8f2e:	0b24      	lsrs	r4, r4, #12
    8f30:	0d76      	lsrs	r6, r6, #21
    8f32:	2100      	movs	r1, #0
    8f34:	0324      	lsls	r4, r4, #12
    8f36:	0b23      	lsrs	r3, r4, #12
    8f38:	0d0c      	lsrs	r4, r1, #20
    8f3a:	4a8f      	ldr	r2, [pc, #572]	; (9178 <__aeabi_dadd+0x388>)
    8f3c:	0524      	lsls	r4, r4, #20
    8f3e:	431c      	orrs	r4, r3
    8f40:	4014      	ands	r4, r2
    8f42:	0533      	lsls	r3, r6, #20
    8f44:	4323      	orrs	r3, r4
    8f46:	005b      	lsls	r3, r3, #1
    8f48:	07ed      	lsls	r5, r5, #31
    8f4a:	085b      	lsrs	r3, r3, #1
    8f4c:	432b      	orrs	r3, r5
    8f4e:	0038      	movs	r0, r7
    8f50:	0019      	movs	r1, r3
    8f52:	bc3c      	pop	{r2, r3, r4, r5}
    8f54:	4690      	mov	r8, r2
    8f56:	4699      	mov	r9, r3
    8f58:	46a2      	mov	sl, r4
    8f5a:	46ab      	mov	fp, r5
    8f5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8f5e:	4664      	mov	r4, ip
    8f60:	4304      	orrs	r4, r0
    8f62:	d100      	bne.n	8f66 <__aeabi_dadd+0x176>
    8f64:	e211      	b.n	938a <__aeabi_dadd+0x59a>
    8f66:	0004      	movs	r4, r0
    8f68:	4667      	mov	r7, ip
    8f6a:	077b      	lsls	r3, r7, #29
    8f6c:	d1c6      	bne.n	8efc <__aeabi_dadd+0x10c>
    8f6e:	4645      	mov	r5, r8
    8f70:	0760      	lsls	r0, r4, #29
    8f72:	08ff      	lsrs	r7, r7, #3
    8f74:	4307      	orrs	r7, r0
    8f76:	08e4      	lsrs	r4, r4, #3
    8f78:	4b7d      	ldr	r3, [pc, #500]	; (9170 <__aeabi_dadd+0x380>)
    8f7a:	429e      	cmp	r6, r3
    8f7c:	d030      	beq.n	8fe0 <__aeabi_dadd+0x1f0>
    8f7e:	0324      	lsls	r4, r4, #12
    8f80:	0576      	lsls	r6, r6, #21
    8f82:	0b24      	lsrs	r4, r4, #12
    8f84:	0d76      	lsrs	r6, r6, #21
    8f86:	e7d4      	b.n	8f32 <__aeabi_dadd+0x142>
    8f88:	1a33      	subs	r3, r6, r0
    8f8a:	469a      	mov	sl, r3
    8f8c:	2b00      	cmp	r3, #0
    8f8e:	dd78      	ble.n	9082 <__aeabi_dadd+0x292>
    8f90:	2800      	cmp	r0, #0
    8f92:	d031      	beq.n	8ff8 <__aeabi_dadd+0x208>
    8f94:	4876      	ldr	r0, [pc, #472]	; (9170 <__aeabi_dadd+0x380>)
    8f96:	4286      	cmp	r6, r0
    8f98:	d0ae      	beq.n	8ef8 <__aeabi_dadd+0x108>
    8f9a:	2080      	movs	r0, #128	; 0x80
    8f9c:	0400      	lsls	r0, r0, #16
    8f9e:	4301      	orrs	r1, r0
    8fa0:	4653      	mov	r3, sl
    8fa2:	2b38      	cmp	r3, #56	; 0x38
    8fa4:	dc00      	bgt.n	8fa8 <__aeabi_dadd+0x1b8>
    8fa6:	e0e9      	b.n	917c <__aeabi_dadd+0x38c>
    8fa8:	430a      	orrs	r2, r1
    8faa:	1e51      	subs	r1, r2, #1
    8fac:	418a      	sbcs	r2, r1
    8fae:	2100      	movs	r1, #0
    8fb0:	19d2      	adds	r2, r2, r7
    8fb2:	42ba      	cmp	r2, r7
    8fb4:	41bf      	sbcs	r7, r7
    8fb6:	1909      	adds	r1, r1, r4
    8fb8:	427c      	negs	r4, r7
    8fba:	0017      	movs	r7, r2
    8fbc:	190c      	adds	r4, r1, r4
    8fbe:	0223      	lsls	r3, r4, #8
    8fc0:	d5d3      	bpl.n	8f6a <__aeabi_dadd+0x17a>
    8fc2:	4b6b      	ldr	r3, [pc, #428]	; (9170 <__aeabi_dadd+0x380>)
    8fc4:	3601      	adds	r6, #1
    8fc6:	429e      	cmp	r6, r3
    8fc8:	d100      	bne.n	8fcc <__aeabi_dadd+0x1dc>
    8fca:	e13a      	b.n	9242 <__aeabi_dadd+0x452>
    8fcc:	2001      	movs	r0, #1
    8fce:	4b69      	ldr	r3, [pc, #420]	; (9174 <__aeabi_dadd+0x384>)
    8fd0:	401c      	ands	r4, r3
    8fd2:	087b      	lsrs	r3, r7, #1
    8fd4:	4007      	ands	r7, r0
    8fd6:	431f      	orrs	r7, r3
    8fd8:	07e0      	lsls	r0, r4, #31
    8fda:	4307      	orrs	r7, r0
    8fdc:	0864      	lsrs	r4, r4, #1
    8fde:	e78b      	b.n	8ef8 <__aeabi_dadd+0x108>
    8fe0:	0023      	movs	r3, r4
    8fe2:	433b      	orrs	r3, r7
    8fe4:	d100      	bne.n	8fe8 <__aeabi_dadd+0x1f8>
    8fe6:	e1cb      	b.n	9380 <__aeabi_dadd+0x590>
    8fe8:	2280      	movs	r2, #128	; 0x80
    8fea:	0312      	lsls	r2, r2, #12
    8fec:	4314      	orrs	r4, r2
    8fee:	0324      	lsls	r4, r4, #12
    8ff0:	0b24      	lsrs	r4, r4, #12
    8ff2:	e79e      	b.n	8f32 <__aeabi_dadd+0x142>
    8ff4:	002e      	movs	r6, r5
    8ff6:	e77f      	b.n	8ef8 <__aeabi_dadd+0x108>
    8ff8:	0008      	movs	r0, r1
    8ffa:	4310      	orrs	r0, r2
    8ffc:	d100      	bne.n	9000 <__aeabi_dadd+0x210>
    8ffe:	e0b4      	b.n	916a <__aeabi_dadd+0x37a>
    9000:	1e58      	subs	r0, r3, #1
    9002:	2800      	cmp	r0, #0
    9004:	d000      	beq.n	9008 <__aeabi_dadd+0x218>
    9006:	e0de      	b.n	91c6 <__aeabi_dadd+0x3d6>
    9008:	18ba      	adds	r2, r7, r2
    900a:	42ba      	cmp	r2, r7
    900c:	419b      	sbcs	r3, r3
    900e:	1864      	adds	r4, r4, r1
    9010:	425b      	negs	r3, r3
    9012:	18e4      	adds	r4, r4, r3
    9014:	0017      	movs	r7, r2
    9016:	2601      	movs	r6, #1
    9018:	0223      	lsls	r3, r4, #8
    901a:	d5a6      	bpl.n	8f6a <__aeabi_dadd+0x17a>
    901c:	2602      	movs	r6, #2
    901e:	e7d5      	b.n	8fcc <__aeabi_dadd+0x1dc>
    9020:	2d00      	cmp	r5, #0
    9022:	d16e      	bne.n	9102 <__aeabi_dadd+0x312>
    9024:	1c70      	adds	r0, r6, #1
    9026:	0540      	lsls	r0, r0, #21
    9028:	0d40      	lsrs	r0, r0, #21
    902a:	2801      	cmp	r0, #1
    902c:	dc00      	bgt.n	9030 <__aeabi_dadd+0x240>
    902e:	e0f9      	b.n	9224 <__aeabi_dadd+0x434>
    9030:	1ab8      	subs	r0, r7, r2
    9032:	4684      	mov	ip, r0
    9034:	4287      	cmp	r7, r0
    9036:	4180      	sbcs	r0, r0
    9038:	1ae5      	subs	r5, r4, r3
    903a:	4240      	negs	r0, r0
    903c:	1a2d      	subs	r5, r5, r0
    903e:	0228      	lsls	r0, r5, #8
    9040:	d400      	bmi.n	9044 <__aeabi_dadd+0x254>
    9042:	e089      	b.n	9158 <__aeabi_dadd+0x368>
    9044:	1bd7      	subs	r7, r2, r7
    9046:	42ba      	cmp	r2, r7
    9048:	4192      	sbcs	r2, r2
    904a:	1b1c      	subs	r4, r3, r4
    904c:	4252      	negs	r2, r2
    904e:	1aa5      	subs	r5, r4, r2
    9050:	46d8      	mov	r8, fp
    9052:	e729      	b.n	8ea8 <__aeabi_dadd+0xb8>
    9054:	4645      	mov	r5, r8
    9056:	2400      	movs	r4, #0
    9058:	2700      	movs	r7, #0
    905a:	e76a      	b.n	8f32 <__aeabi_dadd+0x142>
    905c:	4c45      	ldr	r4, [pc, #276]	; (9174 <__aeabi_dadd+0x384>)
    905e:	1af6      	subs	r6, r6, r3
    9060:	402c      	ands	r4, r5
    9062:	e749      	b.n	8ef8 <__aeabi_dadd+0x108>
    9064:	003d      	movs	r5, r7
    9066:	3828      	subs	r0, #40	; 0x28
    9068:	4085      	lsls	r5, r0
    906a:	2700      	movs	r7, #0
    906c:	e72e      	b.n	8ecc <__aeabi_dadd+0xdc>
    906e:	0038      	movs	r0, r7
    9070:	f001 fd42 	bl	aaf8 <__clzsi2>
    9074:	3020      	adds	r0, #32
    9076:	e71d      	b.n	8eb4 <__aeabi_dadd+0xc4>
    9078:	430a      	orrs	r2, r1
    907a:	1e51      	subs	r1, r2, #1
    907c:	418a      	sbcs	r2, r1
    907e:	2100      	movs	r1, #0
    9080:	e707      	b.n	8e92 <__aeabi_dadd+0xa2>
    9082:	2b00      	cmp	r3, #0
    9084:	d000      	beq.n	9088 <__aeabi_dadd+0x298>
    9086:	e0f3      	b.n	9270 <__aeabi_dadd+0x480>
    9088:	1c70      	adds	r0, r6, #1
    908a:	0543      	lsls	r3, r0, #21
    908c:	0d5b      	lsrs	r3, r3, #21
    908e:	2b01      	cmp	r3, #1
    9090:	dc00      	bgt.n	9094 <__aeabi_dadd+0x2a4>
    9092:	e0ad      	b.n	91f0 <__aeabi_dadd+0x400>
    9094:	4b36      	ldr	r3, [pc, #216]	; (9170 <__aeabi_dadd+0x380>)
    9096:	4298      	cmp	r0, r3
    9098:	d100      	bne.n	909c <__aeabi_dadd+0x2ac>
    909a:	e0d1      	b.n	9240 <__aeabi_dadd+0x450>
    909c:	18ba      	adds	r2, r7, r2
    909e:	42ba      	cmp	r2, r7
    90a0:	41bf      	sbcs	r7, r7
    90a2:	1864      	adds	r4, r4, r1
    90a4:	427f      	negs	r7, r7
    90a6:	19e4      	adds	r4, r4, r7
    90a8:	07e7      	lsls	r7, r4, #31
    90aa:	0852      	lsrs	r2, r2, #1
    90ac:	4317      	orrs	r7, r2
    90ae:	0864      	lsrs	r4, r4, #1
    90b0:	0006      	movs	r6, r0
    90b2:	e721      	b.n	8ef8 <__aeabi_dadd+0x108>
    90b4:	482e      	ldr	r0, [pc, #184]	; (9170 <__aeabi_dadd+0x380>)
    90b6:	4285      	cmp	r5, r0
    90b8:	d100      	bne.n	90bc <__aeabi_dadd+0x2cc>
    90ba:	e093      	b.n	91e4 <__aeabi_dadd+0x3f4>
    90bc:	001d      	movs	r5, r3
    90be:	e6d0      	b.n	8e62 <__aeabi_dadd+0x72>
    90c0:	0029      	movs	r1, r5
    90c2:	3e1f      	subs	r6, #31
    90c4:	40f1      	lsrs	r1, r6
    90c6:	2b20      	cmp	r3, #32
    90c8:	d100      	bne.n	90cc <__aeabi_dadd+0x2dc>
    90ca:	e08d      	b.n	91e8 <__aeabi_dadd+0x3f8>
    90cc:	2240      	movs	r2, #64	; 0x40
    90ce:	1ad3      	subs	r3, r2, r3
    90d0:	409d      	lsls	r5, r3
    90d2:	432f      	orrs	r7, r5
    90d4:	1e7d      	subs	r5, r7, #1
    90d6:	41af      	sbcs	r7, r5
    90d8:	2400      	movs	r4, #0
    90da:	430f      	orrs	r7, r1
    90dc:	2600      	movs	r6, #0
    90de:	e744      	b.n	8f6a <__aeabi_dadd+0x17a>
    90e0:	002b      	movs	r3, r5
    90e2:	0008      	movs	r0, r1
    90e4:	3b20      	subs	r3, #32
    90e6:	40d8      	lsrs	r0, r3
    90e8:	0003      	movs	r3, r0
    90ea:	2d20      	cmp	r5, #32
    90ec:	d100      	bne.n	90f0 <__aeabi_dadd+0x300>
    90ee:	e07d      	b.n	91ec <__aeabi_dadd+0x3fc>
    90f0:	2040      	movs	r0, #64	; 0x40
    90f2:	1b45      	subs	r5, r0, r5
    90f4:	40a9      	lsls	r1, r5
    90f6:	430a      	orrs	r2, r1
    90f8:	1e51      	subs	r1, r2, #1
    90fa:	418a      	sbcs	r2, r1
    90fc:	2100      	movs	r1, #0
    90fe:	431a      	orrs	r2, r3
    9100:	e6c7      	b.n	8e92 <__aeabi_dadd+0xa2>
    9102:	2e00      	cmp	r6, #0
    9104:	d050      	beq.n	91a8 <__aeabi_dadd+0x3b8>
    9106:	4e1a      	ldr	r6, [pc, #104]	; (9170 <__aeabi_dadd+0x380>)
    9108:	42b0      	cmp	r0, r6
    910a:	d057      	beq.n	91bc <__aeabi_dadd+0x3cc>
    910c:	2680      	movs	r6, #128	; 0x80
    910e:	426b      	negs	r3, r5
    9110:	4699      	mov	r9, r3
    9112:	0436      	lsls	r6, r6, #16
    9114:	4334      	orrs	r4, r6
    9116:	464b      	mov	r3, r9
    9118:	2b38      	cmp	r3, #56	; 0x38
    911a:	dd00      	ble.n	911e <__aeabi_dadd+0x32e>
    911c:	e0d6      	b.n	92cc <__aeabi_dadd+0x4dc>
    911e:	2b1f      	cmp	r3, #31
    9120:	dd00      	ble.n	9124 <__aeabi_dadd+0x334>
    9122:	e135      	b.n	9390 <__aeabi_dadd+0x5a0>
    9124:	2620      	movs	r6, #32
    9126:	1af5      	subs	r5, r6, r3
    9128:	0026      	movs	r6, r4
    912a:	40ae      	lsls	r6, r5
    912c:	46b2      	mov	sl, r6
    912e:	003e      	movs	r6, r7
    9130:	40de      	lsrs	r6, r3
    9132:	46ac      	mov	ip, r5
    9134:	0035      	movs	r5, r6
    9136:	4656      	mov	r6, sl
    9138:	432e      	orrs	r6, r5
    913a:	4665      	mov	r5, ip
    913c:	40af      	lsls	r7, r5
    913e:	1e7d      	subs	r5, r7, #1
    9140:	41af      	sbcs	r7, r5
    9142:	40dc      	lsrs	r4, r3
    9144:	4337      	orrs	r7, r6
    9146:	1bd7      	subs	r7, r2, r7
    9148:	42ba      	cmp	r2, r7
    914a:	4192      	sbcs	r2, r2
    914c:	1b0c      	subs	r4, r1, r4
    914e:	4252      	negs	r2, r2
    9150:	1aa4      	subs	r4, r4, r2
    9152:	0006      	movs	r6, r0
    9154:	46d8      	mov	r8, fp
    9156:	e6a3      	b.n	8ea0 <__aeabi_dadd+0xb0>
    9158:	4664      	mov	r4, ip
    915a:	4667      	mov	r7, ip
    915c:	432c      	orrs	r4, r5
    915e:	d000      	beq.n	9162 <__aeabi_dadd+0x372>
    9160:	e6a2      	b.n	8ea8 <__aeabi_dadd+0xb8>
    9162:	2500      	movs	r5, #0
    9164:	2600      	movs	r6, #0
    9166:	2700      	movs	r7, #0
    9168:	e706      	b.n	8f78 <__aeabi_dadd+0x188>
    916a:	001e      	movs	r6, r3
    916c:	e6c4      	b.n	8ef8 <__aeabi_dadd+0x108>
    916e:	46c0      	nop			; (mov r8, r8)
    9170:	000007ff 	.word	0x000007ff
    9174:	ff7fffff 	.word	0xff7fffff
    9178:	800fffff 	.word	0x800fffff
    917c:	2b1f      	cmp	r3, #31
    917e:	dc63      	bgt.n	9248 <__aeabi_dadd+0x458>
    9180:	2020      	movs	r0, #32
    9182:	1ac3      	subs	r3, r0, r3
    9184:	0008      	movs	r0, r1
    9186:	4098      	lsls	r0, r3
    9188:	469c      	mov	ip, r3
    918a:	4683      	mov	fp, r0
    918c:	4653      	mov	r3, sl
    918e:	0010      	movs	r0, r2
    9190:	40d8      	lsrs	r0, r3
    9192:	0003      	movs	r3, r0
    9194:	4658      	mov	r0, fp
    9196:	4318      	orrs	r0, r3
    9198:	4663      	mov	r3, ip
    919a:	409a      	lsls	r2, r3
    919c:	1e53      	subs	r3, r2, #1
    919e:	419a      	sbcs	r2, r3
    91a0:	4653      	mov	r3, sl
    91a2:	4302      	orrs	r2, r0
    91a4:	40d9      	lsrs	r1, r3
    91a6:	e703      	b.n	8fb0 <__aeabi_dadd+0x1c0>
    91a8:	0026      	movs	r6, r4
    91aa:	433e      	orrs	r6, r7
    91ac:	d006      	beq.n	91bc <__aeabi_dadd+0x3cc>
    91ae:	43eb      	mvns	r3, r5
    91b0:	4699      	mov	r9, r3
    91b2:	2b00      	cmp	r3, #0
    91b4:	d0c7      	beq.n	9146 <__aeabi_dadd+0x356>
    91b6:	4e94      	ldr	r6, [pc, #592]	; (9408 <__aeabi_dadd+0x618>)
    91b8:	42b0      	cmp	r0, r6
    91ba:	d1ac      	bne.n	9116 <__aeabi_dadd+0x326>
    91bc:	000c      	movs	r4, r1
    91be:	0017      	movs	r7, r2
    91c0:	0006      	movs	r6, r0
    91c2:	46d8      	mov	r8, fp
    91c4:	e698      	b.n	8ef8 <__aeabi_dadd+0x108>
    91c6:	4b90      	ldr	r3, [pc, #576]	; (9408 <__aeabi_dadd+0x618>)
    91c8:	459a      	cmp	sl, r3
    91ca:	d00b      	beq.n	91e4 <__aeabi_dadd+0x3f4>
    91cc:	4682      	mov	sl, r0
    91ce:	e6e7      	b.n	8fa0 <__aeabi_dadd+0x1b0>
    91d0:	2800      	cmp	r0, #0
    91d2:	d000      	beq.n	91d6 <__aeabi_dadd+0x3e6>
    91d4:	e09e      	b.n	9314 <__aeabi_dadd+0x524>
    91d6:	0018      	movs	r0, r3
    91d8:	4310      	orrs	r0, r2
    91da:	d100      	bne.n	91de <__aeabi_dadd+0x3ee>
    91dc:	e0e9      	b.n	93b2 <__aeabi_dadd+0x5c2>
    91de:	001c      	movs	r4, r3
    91e0:	0017      	movs	r7, r2
    91e2:	46d8      	mov	r8, fp
    91e4:	4e88      	ldr	r6, [pc, #544]	; (9408 <__aeabi_dadd+0x618>)
    91e6:	e687      	b.n	8ef8 <__aeabi_dadd+0x108>
    91e8:	2500      	movs	r5, #0
    91ea:	e772      	b.n	90d2 <__aeabi_dadd+0x2e2>
    91ec:	2100      	movs	r1, #0
    91ee:	e782      	b.n	90f6 <__aeabi_dadd+0x306>
    91f0:	0023      	movs	r3, r4
    91f2:	433b      	orrs	r3, r7
    91f4:	2e00      	cmp	r6, #0
    91f6:	d000      	beq.n	91fa <__aeabi_dadd+0x40a>
    91f8:	e0ab      	b.n	9352 <__aeabi_dadd+0x562>
    91fa:	2b00      	cmp	r3, #0
    91fc:	d100      	bne.n	9200 <__aeabi_dadd+0x410>
    91fe:	e0e7      	b.n	93d0 <__aeabi_dadd+0x5e0>
    9200:	000b      	movs	r3, r1
    9202:	4313      	orrs	r3, r2
    9204:	d100      	bne.n	9208 <__aeabi_dadd+0x418>
    9206:	e677      	b.n	8ef8 <__aeabi_dadd+0x108>
    9208:	18ba      	adds	r2, r7, r2
    920a:	42ba      	cmp	r2, r7
    920c:	41bf      	sbcs	r7, r7
    920e:	1864      	adds	r4, r4, r1
    9210:	427f      	negs	r7, r7
    9212:	19e4      	adds	r4, r4, r7
    9214:	0223      	lsls	r3, r4, #8
    9216:	d400      	bmi.n	921a <__aeabi_dadd+0x42a>
    9218:	e0f2      	b.n	9400 <__aeabi_dadd+0x610>
    921a:	4b7c      	ldr	r3, [pc, #496]	; (940c <__aeabi_dadd+0x61c>)
    921c:	0017      	movs	r7, r2
    921e:	401c      	ands	r4, r3
    9220:	0006      	movs	r6, r0
    9222:	e669      	b.n	8ef8 <__aeabi_dadd+0x108>
    9224:	0020      	movs	r0, r4
    9226:	4338      	orrs	r0, r7
    9228:	2e00      	cmp	r6, #0
    922a:	d1d1      	bne.n	91d0 <__aeabi_dadd+0x3e0>
    922c:	2800      	cmp	r0, #0
    922e:	d15b      	bne.n	92e8 <__aeabi_dadd+0x4f8>
    9230:	001c      	movs	r4, r3
    9232:	4314      	orrs	r4, r2
    9234:	d100      	bne.n	9238 <__aeabi_dadd+0x448>
    9236:	e0a8      	b.n	938a <__aeabi_dadd+0x59a>
    9238:	001c      	movs	r4, r3
    923a:	0017      	movs	r7, r2
    923c:	46d8      	mov	r8, fp
    923e:	e65b      	b.n	8ef8 <__aeabi_dadd+0x108>
    9240:	0006      	movs	r6, r0
    9242:	2400      	movs	r4, #0
    9244:	2700      	movs	r7, #0
    9246:	e697      	b.n	8f78 <__aeabi_dadd+0x188>
    9248:	4650      	mov	r0, sl
    924a:	000b      	movs	r3, r1
    924c:	3820      	subs	r0, #32
    924e:	40c3      	lsrs	r3, r0
    9250:	4699      	mov	r9, r3
    9252:	4653      	mov	r3, sl
    9254:	2b20      	cmp	r3, #32
    9256:	d100      	bne.n	925a <__aeabi_dadd+0x46a>
    9258:	e095      	b.n	9386 <__aeabi_dadd+0x596>
    925a:	2340      	movs	r3, #64	; 0x40
    925c:	4650      	mov	r0, sl
    925e:	1a1b      	subs	r3, r3, r0
    9260:	4099      	lsls	r1, r3
    9262:	430a      	orrs	r2, r1
    9264:	1e51      	subs	r1, r2, #1
    9266:	418a      	sbcs	r2, r1
    9268:	464b      	mov	r3, r9
    926a:	2100      	movs	r1, #0
    926c:	431a      	orrs	r2, r3
    926e:	e69f      	b.n	8fb0 <__aeabi_dadd+0x1c0>
    9270:	2e00      	cmp	r6, #0
    9272:	d130      	bne.n	92d6 <__aeabi_dadd+0x4e6>
    9274:	0026      	movs	r6, r4
    9276:	433e      	orrs	r6, r7
    9278:	d067      	beq.n	934a <__aeabi_dadd+0x55a>
    927a:	43db      	mvns	r3, r3
    927c:	469a      	mov	sl, r3
    927e:	2b00      	cmp	r3, #0
    9280:	d01c      	beq.n	92bc <__aeabi_dadd+0x4cc>
    9282:	4e61      	ldr	r6, [pc, #388]	; (9408 <__aeabi_dadd+0x618>)
    9284:	42b0      	cmp	r0, r6
    9286:	d060      	beq.n	934a <__aeabi_dadd+0x55a>
    9288:	4653      	mov	r3, sl
    928a:	2b38      	cmp	r3, #56	; 0x38
    928c:	dd00      	ble.n	9290 <__aeabi_dadd+0x4a0>
    928e:	e096      	b.n	93be <__aeabi_dadd+0x5ce>
    9290:	2b1f      	cmp	r3, #31
    9292:	dd00      	ble.n	9296 <__aeabi_dadd+0x4a6>
    9294:	e09f      	b.n	93d6 <__aeabi_dadd+0x5e6>
    9296:	2620      	movs	r6, #32
    9298:	1af3      	subs	r3, r6, r3
    929a:	0026      	movs	r6, r4
    929c:	409e      	lsls	r6, r3
    929e:	469c      	mov	ip, r3
    92a0:	46b3      	mov	fp, r6
    92a2:	4653      	mov	r3, sl
    92a4:	003e      	movs	r6, r7
    92a6:	40de      	lsrs	r6, r3
    92a8:	0033      	movs	r3, r6
    92aa:	465e      	mov	r6, fp
    92ac:	431e      	orrs	r6, r3
    92ae:	4663      	mov	r3, ip
    92b0:	409f      	lsls	r7, r3
    92b2:	1e7b      	subs	r3, r7, #1
    92b4:	419f      	sbcs	r7, r3
    92b6:	4653      	mov	r3, sl
    92b8:	40dc      	lsrs	r4, r3
    92ba:	4337      	orrs	r7, r6
    92bc:	18bf      	adds	r7, r7, r2
    92be:	4297      	cmp	r7, r2
    92c0:	4192      	sbcs	r2, r2
    92c2:	1864      	adds	r4, r4, r1
    92c4:	4252      	negs	r2, r2
    92c6:	18a4      	adds	r4, r4, r2
    92c8:	0006      	movs	r6, r0
    92ca:	e678      	b.n	8fbe <__aeabi_dadd+0x1ce>
    92cc:	4327      	orrs	r7, r4
    92ce:	1e7c      	subs	r4, r7, #1
    92d0:	41a7      	sbcs	r7, r4
    92d2:	2400      	movs	r4, #0
    92d4:	e737      	b.n	9146 <__aeabi_dadd+0x356>
    92d6:	4e4c      	ldr	r6, [pc, #304]	; (9408 <__aeabi_dadd+0x618>)
    92d8:	42b0      	cmp	r0, r6
    92da:	d036      	beq.n	934a <__aeabi_dadd+0x55a>
    92dc:	2680      	movs	r6, #128	; 0x80
    92de:	425b      	negs	r3, r3
    92e0:	0436      	lsls	r6, r6, #16
    92e2:	469a      	mov	sl, r3
    92e4:	4334      	orrs	r4, r6
    92e6:	e7cf      	b.n	9288 <__aeabi_dadd+0x498>
    92e8:	0018      	movs	r0, r3
    92ea:	4310      	orrs	r0, r2
    92ec:	d100      	bne.n	92f0 <__aeabi_dadd+0x500>
    92ee:	e603      	b.n	8ef8 <__aeabi_dadd+0x108>
    92f0:	1ab8      	subs	r0, r7, r2
    92f2:	4684      	mov	ip, r0
    92f4:	4567      	cmp	r7, ip
    92f6:	41ad      	sbcs	r5, r5
    92f8:	1ae0      	subs	r0, r4, r3
    92fa:	426d      	negs	r5, r5
    92fc:	1b40      	subs	r0, r0, r5
    92fe:	0205      	lsls	r5, r0, #8
    9300:	d400      	bmi.n	9304 <__aeabi_dadd+0x514>
    9302:	e62c      	b.n	8f5e <__aeabi_dadd+0x16e>
    9304:	1bd7      	subs	r7, r2, r7
    9306:	42ba      	cmp	r2, r7
    9308:	4192      	sbcs	r2, r2
    930a:	1b1c      	subs	r4, r3, r4
    930c:	4252      	negs	r2, r2
    930e:	1aa4      	subs	r4, r4, r2
    9310:	46d8      	mov	r8, fp
    9312:	e5f1      	b.n	8ef8 <__aeabi_dadd+0x108>
    9314:	0018      	movs	r0, r3
    9316:	4310      	orrs	r0, r2
    9318:	d100      	bne.n	931c <__aeabi_dadd+0x52c>
    931a:	e763      	b.n	91e4 <__aeabi_dadd+0x3f4>
    931c:	08f8      	lsrs	r0, r7, #3
    931e:	0767      	lsls	r7, r4, #29
    9320:	4307      	orrs	r7, r0
    9322:	2080      	movs	r0, #128	; 0x80
    9324:	08e4      	lsrs	r4, r4, #3
    9326:	0300      	lsls	r0, r0, #12
    9328:	4204      	tst	r4, r0
    932a:	d008      	beq.n	933e <__aeabi_dadd+0x54e>
    932c:	08dd      	lsrs	r5, r3, #3
    932e:	4205      	tst	r5, r0
    9330:	d105      	bne.n	933e <__aeabi_dadd+0x54e>
    9332:	08d2      	lsrs	r2, r2, #3
    9334:	0759      	lsls	r1, r3, #29
    9336:	4311      	orrs	r1, r2
    9338:	000f      	movs	r7, r1
    933a:	002c      	movs	r4, r5
    933c:	46d8      	mov	r8, fp
    933e:	0f7b      	lsrs	r3, r7, #29
    9340:	00e4      	lsls	r4, r4, #3
    9342:	431c      	orrs	r4, r3
    9344:	00ff      	lsls	r7, r7, #3
    9346:	4e30      	ldr	r6, [pc, #192]	; (9408 <__aeabi_dadd+0x618>)
    9348:	e5d6      	b.n	8ef8 <__aeabi_dadd+0x108>
    934a:	000c      	movs	r4, r1
    934c:	0017      	movs	r7, r2
    934e:	0006      	movs	r6, r0
    9350:	e5d2      	b.n	8ef8 <__aeabi_dadd+0x108>
    9352:	2b00      	cmp	r3, #0
    9354:	d038      	beq.n	93c8 <__aeabi_dadd+0x5d8>
    9356:	000b      	movs	r3, r1
    9358:	4313      	orrs	r3, r2
    935a:	d100      	bne.n	935e <__aeabi_dadd+0x56e>
    935c:	e742      	b.n	91e4 <__aeabi_dadd+0x3f4>
    935e:	08f8      	lsrs	r0, r7, #3
    9360:	0767      	lsls	r7, r4, #29
    9362:	4307      	orrs	r7, r0
    9364:	2080      	movs	r0, #128	; 0x80
    9366:	08e4      	lsrs	r4, r4, #3
    9368:	0300      	lsls	r0, r0, #12
    936a:	4204      	tst	r4, r0
    936c:	d0e7      	beq.n	933e <__aeabi_dadd+0x54e>
    936e:	08cb      	lsrs	r3, r1, #3
    9370:	4203      	tst	r3, r0
    9372:	d1e4      	bne.n	933e <__aeabi_dadd+0x54e>
    9374:	08d2      	lsrs	r2, r2, #3
    9376:	0749      	lsls	r1, r1, #29
    9378:	4311      	orrs	r1, r2
    937a:	000f      	movs	r7, r1
    937c:	001c      	movs	r4, r3
    937e:	e7de      	b.n	933e <__aeabi_dadd+0x54e>
    9380:	2700      	movs	r7, #0
    9382:	2400      	movs	r4, #0
    9384:	e5d5      	b.n	8f32 <__aeabi_dadd+0x142>
    9386:	2100      	movs	r1, #0
    9388:	e76b      	b.n	9262 <__aeabi_dadd+0x472>
    938a:	2500      	movs	r5, #0
    938c:	2700      	movs	r7, #0
    938e:	e5f3      	b.n	8f78 <__aeabi_dadd+0x188>
    9390:	464e      	mov	r6, r9
    9392:	0025      	movs	r5, r4
    9394:	3e20      	subs	r6, #32
    9396:	40f5      	lsrs	r5, r6
    9398:	464b      	mov	r3, r9
    939a:	002e      	movs	r6, r5
    939c:	2b20      	cmp	r3, #32
    939e:	d02d      	beq.n	93fc <__aeabi_dadd+0x60c>
    93a0:	2540      	movs	r5, #64	; 0x40
    93a2:	1aed      	subs	r5, r5, r3
    93a4:	40ac      	lsls	r4, r5
    93a6:	4327      	orrs	r7, r4
    93a8:	1e7c      	subs	r4, r7, #1
    93aa:	41a7      	sbcs	r7, r4
    93ac:	2400      	movs	r4, #0
    93ae:	4337      	orrs	r7, r6
    93b0:	e6c9      	b.n	9146 <__aeabi_dadd+0x356>
    93b2:	2480      	movs	r4, #128	; 0x80
    93b4:	2500      	movs	r5, #0
    93b6:	0324      	lsls	r4, r4, #12
    93b8:	4e13      	ldr	r6, [pc, #76]	; (9408 <__aeabi_dadd+0x618>)
    93ba:	2700      	movs	r7, #0
    93bc:	e5dc      	b.n	8f78 <__aeabi_dadd+0x188>
    93be:	4327      	orrs	r7, r4
    93c0:	1e7c      	subs	r4, r7, #1
    93c2:	41a7      	sbcs	r7, r4
    93c4:	2400      	movs	r4, #0
    93c6:	e779      	b.n	92bc <__aeabi_dadd+0x4cc>
    93c8:	000c      	movs	r4, r1
    93ca:	0017      	movs	r7, r2
    93cc:	4e0e      	ldr	r6, [pc, #56]	; (9408 <__aeabi_dadd+0x618>)
    93ce:	e593      	b.n	8ef8 <__aeabi_dadd+0x108>
    93d0:	000c      	movs	r4, r1
    93d2:	0017      	movs	r7, r2
    93d4:	e590      	b.n	8ef8 <__aeabi_dadd+0x108>
    93d6:	4656      	mov	r6, sl
    93d8:	0023      	movs	r3, r4
    93da:	3e20      	subs	r6, #32
    93dc:	40f3      	lsrs	r3, r6
    93de:	4699      	mov	r9, r3
    93e0:	4653      	mov	r3, sl
    93e2:	2b20      	cmp	r3, #32
    93e4:	d00e      	beq.n	9404 <__aeabi_dadd+0x614>
    93e6:	2340      	movs	r3, #64	; 0x40
    93e8:	4656      	mov	r6, sl
    93ea:	1b9b      	subs	r3, r3, r6
    93ec:	409c      	lsls	r4, r3
    93ee:	4327      	orrs	r7, r4
    93f0:	1e7c      	subs	r4, r7, #1
    93f2:	41a7      	sbcs	r7, r4
    93f4:	464b      	mov	r3, r9
    93f6:	2400      	movs	r4, #0
    93f8:	431f      	orrs	r7, r3
    93fa:	e75f      	b.n	92bc <__aeabi_dadd+0x4cc>
    93fc:	2400      	movs	r4, #0
    93fe:	e7d2      	b.n	93a6 <__aeabi_dadd+0x5b6>
    9400:	0017      	movs	r7, r2
    9402:	e5b2      	b.n	8f6a <__aeabi_dadd+0x17a>
    9404:	2400      	movs	r4, #0
    9406:	e7f2      	b.n	93ee <__aeabi_dadd+0x5fe>
    9408:	000007ff 	.word	0x000007ff
    940c:	ff7fffff 	.word	0xff7fffff

00009410 <__aeabi_ddiv>:
    9410:	b5f0      	push	{r4, r5, r6, r7, lr}
    9412:	4657      	mov	r7, sl
    9414:	4645      	mov	r5, r8
    9416:	46de      	mov	lr, fp
    9418:	464e      	mov	r6, r9
    941a:	b5e0      	push	{r5, r6, r7, lr}
    941c:	004c      	lsls	r4, r1, #1
    941e:	030e      	lsls	r6, r1, #12
    9420:	b087      	sub	sp, #28
    9422:	4683      	mov	fp, r0
    9424:	4692      	mov	sl, r2
    9426:	001d      	movs	r5, r3
    9428:	4680      	mov	r8, r0
    942a:	0b36      	lsrs	r6, r6, #12
    942c:	0d64      	lsrs	r4, r4, #21
    942e:	0fcf      	lsrs	r7, r1, #31
    9430:	2c00      	cmp	r4, #0
    9432:	d04f      	beq.n	94d4 <__aeabi_ddiv+0xc4>
    9434:	4b6f      	ldr	r3, [pc, #444]	; (95f4 <__aeabi_ddiv+0x1e4>)
    9436:	429c      	cmp	r4, r3
    9438:	d035      	beq.n	94a6 <__aeabi_ddiv+0x96>
    943a:	2380      	movs	r3, #128	; 0x80
    943c:	0f42      	lsrs	r2, r0, #29
    943e:	041b      	lsls	r3, r3, #16
    9440:	00f6      	lsls	r6, r6, #3
    9442:	4313      	orrs	r3, r2
    9444:	4333      	orrs	r3, r6
    9446:	4699      	mov	r9, r3
    9448:	00c3      	lsls	r3, r0, #3
    944a:	4698      	mov	r8, r3
    944c:	4b6a      	ldr	r3, [pc, #424]	; (95f8 <__aeabi_ddiv+0x1e8>)
    944e:	2600      	movs	r6, #0
    9450:	469c      	mov	ip, r3
    9452:	2300      	movs	r3, #0
    9454:	4464      	add	r4, ip
    9456:	9303      	str	r3, [sp, #12]
    9458:	032b      	lsls	r3, r5, #12
    945a:	0b1b      	lsrs	r3, r3, #12
    945c:	469b      	mov	fp, r3
    945e:	006b      	lsls	r3, r5, #1
    9460:	0fed      	lsrs	r5, r5, #31
    9462:	4650      	mov	r0, sl
    9464:	0d5b      	lsrs	r3, r3, #21
    9466:	9501      	str	r5, [sp, #4]
    9468:	d05e      	beq.n	9528 <__aeabi_ddiv+0x118>
    946a:	4a62      	ldr	r2, [pc, #392]	; (95f4 <__aeabi_ddiv+0x1e4>)
    946c:	4293      	cmp	r3, r2
    946e:	d053      	beq.n	9518 <__aeabi_ddiv+0x108>
    9470:	465a      	mov	r2, fp
    9472:	00d1      	lsls	r1, r2, #3
    9474:	2280      	movs	r2, #128	; 0x80
    9476:	0f40      	lsrs	r0, r0, #29
    9478:	0412      	lsls	r2, r2, #16
    947a:	4302      	orrs	r2, r0
    947c:	430a      	orrs	r2, r1
    947e:	4693      	mov	fp, r2
    9480:	4652      	mov	r2, sl
    9482:	00d1      	lsls	r1, r2, #3
    9484:	4a5c      	ldr	r2, [pc, #368]	; (95f8 <__aeabi_ddiv+0x1e8>)
    9486:	4694      	mov	ip, r2
    9488:	2200      	movs	r2, #0
    948a:	4463      	add	r3, ip
    948c:	0038      	movs	r0, r7
    948e:	4068      	eors	r0, r5
    9490:	4684      	mov	ip, r0
    9492:	9002      	str	r0, [sp, #8]
    9494:	1ae4      	subs	r4, r4, r3
    9496:	4316      	orrs	r6, r2
    9498:	2e0f      	cmp	r6, #15
    949a:	d900      	bls.n	949e <__aeabi_ddiv+0x8e>
    949c:	e0b4      	b.n	9608 <__aeabi_ddiv+0x1f8>
    949e:	4b57      	ldr	r3, [pc, #348]	; (95fc <__aeabi_ddiv+0x1ec>)
    94a0:	00b6      	lsls	r6, r6, #2
    94a2:	599b      	ldr	r3, [r3, r6]
    94a4:	469f      	mov	pc, r3
    94a6:	0003      	movs	r3, r0
    94a8:	4333      	orrs	r3, r6
    94aa:	4699      	mov	r9, r3
    94ac:	d16c      	bne.n	9588 <__aeabi_ddiv+0x178>
    94ae:	2300      	movs	r3, #0
    94b0:	4698      	mov	r8, r3
    94b2:	3302      	adds	r3, #2
    94b4:	2608      	movs	r6, #8
    94b6:	9303      	str	r3, [sp, #12]
    94b8:	e7ce      	b.n	9458 <__aeabi_ddiv+0x48>
    94ba:	46cb      	mov	fp, r9
    94bc:	4641      	mov	r1, r8
    94be:	9a03      	ldr	r2, [sp, #12]
    94c0:	9701      	str	r7, [sp, #4]
    94c2:	2a02      	cmp	r2, #2
    94c4:	d165      	bne.n	9592 <__aeabi_ddiv+0x182>
    94c6:	9b01      	ldr	r3, [sp, #4]
    94c8:	4c4a      	ldr	r4, [pc, #296]	; (95f4 <__aeabi_ddiv+0x1e4>)
    94ca:	469c      	mov	ip, r3
    94cc:	2300      	movs	r3, #0
    94ce:	2200      	movs	r2, #0
    94d0:	4698      	mov	r8, r3
    94d2:	e06b      	b.n	95ac <__aeabi_ddiv+0x19c>
    94d4:	0003      	movs	r3, r0
    94d6:	4333      	orrs	r3, r6
    94d8:	4699      	mov	r9, r3
    94da:	d04e      	beq.n	957a <__aeabi_ddiv+0x16a>
    94dc:	2e00      	cmp	r6, #0
    94de:	d100      	bne.n	94e2 <__aeabi_ddiv+0xd2>
    94e0:	e1bc      	b.n	985c <__aeabi_ddiv+0x44c>
    94e2:	0030      	movs	r0, r6
    94e4:	f001 fb08 	bl	aaf8 <__clzsi2>
    94e8:	0003      	movs	r3, r0
    94ea:	3b0b      	subs	r3, #11
    94ec:	2b1c      	cmp	r3, #28
    94ee:	dd00      	ble.n	94f2 <__aeabi_ddiv+0xe2>
    94f0:	e1ac      	b.n	984c <__aeabi_ddiv+0x43c>
    94f2:	221d      	movs	r2, #29
    94f4:	1ad3      	subs	r3, r2, r3
    94f6:	465a      	mov	r2, fp
    94f8:	0001      	movs	r1, r0
    94fa:	40da      	lsrs	r2, r3
    94fc:	3908      	subs	r1, #8
    94fe:	408e      	lsls	r6, r1
    9500:	0013      	movs	r3, r2
    9502:	4333      	orrs	r3, r6
    9504:	4699      	mov	r9, r3
    9506:	465b      	mov	r3, fp
    9508:	408b      	lsls	r3, r1
    950a:	4698      	mov	r8, r3
    950c:	2300      	movs	r3, #0
    950e:	4c3c      	ldr	r4, [pc, #240]	; (9600 <__aeabi_ddiv+0x1f0>)
    9510:	2600      	movs	r6, #0
    9512:	1a24      	subs	r4, r4, r0
    9514:	9303      	str	r3, [sp, #12]
    9516:	e79f      	b.n	9458 <__aeabi_ddiv+0x48>
    9518:	4651      	mov	r1, sl
    951a:	465a      	mov	r2, fp
    951c:	4311      	orrs	r1, r2
    951e:	d129      	bne.n	9574 <__aeabi_ddiv+0x164>
    9520:	2200      	movs	r2, #0
    9522:	4693      	mov	fp, r2
    9524:	3202      	adds	r2, #2
    9526:	e7b1      	b.n	948c <__aeabi_ddiv+0x7c>
    9528:	4659      	mov	r1, fp
    952a:	4301      	orrs	r1, r0
    952c:	d01e      	beq.n	956c <__aeabi_ddiv+0x15c>
    952e:	465b      	mov	r3, fp
    9530:	2b00      	cmp	r3, #0
    9532:	d100      	bne.n	9536 <__aeabi_ddiv+0x126>
    9534:	e19e      	b.n	9874 <__aeabi_ddiv+0x464>
    9536:	4658      	mov	r0, fp
    9538:	f001 fade 	bl	aaf8 <__clzsi2>
    953c:	0003      	movs	r3, r0
    953e:	3b0b      	subs	r3, #11
    9540:	2b1c      	cmp	r3, #28
    9542:	dd00      	ble.n	9546 <__aeabi_ddiv+0x136>
    9544:	e18f      	b.n	9866 <__aeabi_ddiv+0x456>
    9546:	0002      	movs	r2, r0
    9548:	4659      	mov	r1, fp
    954a:	3a08      	subs	r2, #8
    954c:	4091      	lsls	r1, r2
    954e:	468b      	mov	fp, r1
    9550:	211d      	movs	r1, #29
    9552:	1acb      	subs	r3, r1, r3
    9554:	4651      	mov	r1, sl
    9556:	40d9      	lsrs	r1, r3
    9558:	000b      	movs	r3, r1
    955a:	4659      	mov	r1, fp
    955c:	430b      	orrs	r3, r1
    955e:	4651      	mov	r1, sl
    9560:	469b      	mov	fp, r3
    9562:	4091      	lsls	r1, r2
    9564:	4b26      	ldr	r3, [pc, #152]	; (9600 <__aeabi_ddiv+0x1f0>)
    9566:	2200      	movs	r2, #0
    9568:	1a1b      	subs	r3, r3, r0
    956a:	e78f      	b.n	948c <__aeabi_ddiv+0x7c>
    956c:	2300      	movs	r3, #0
    956e:	2201      	movs	r2, #1
    9570:	469b      	mov	fp, r3
    9572:	e78b      	b.n	948c <__aeabi_ddiv+0x7c>
    9574:	4651      	mov	r1, sl
    9576:	2203      	movs	r2, #3
    9578:	e788      	b.n	948c <__aeabi_ddiv+0x7c>
    957a:	2300      	movs	r3, #0
    957c:	4698      	mov	r8, r3
    957e:	3301      	adds	r3, #1
    9580:	2604      	movs	r6, #4
    9582:	2400      	movs	r4, #0
    9584:	9303      	str	r3, [sp, #12]
    9586:	e767      	b.n	9458 <__aeabi_ddiv+0x48>
    9588:	2303      	movs	r3, #3
    958a:	46b1      	mov	r9, r6
    958c:	9303      	str	r3, [sp, #12]
    958e:	260c      	movs	r6, #12
    9590:	e762      	b.n	9458 <__aeabi_ddiv+0x48>
    9592:	2a03      	cmp	r2, #3
    9594:	d100      	bne.n	9598 <__aeabi_ddiv+0x188>
    9596:	e25c      	b.n	9a52 <__aeabi_ddiv+0x642>
    9598:	9b01      	ldr	r3, [sp, #4]
    959a:	2a01      	cmp	r2, #1
    959c:	d000      	beq.n	95a0 <__aeabi_ddiv+0x190>
    959e:	e1e4      	b.n	996a <__aeabi_ddiv+0x55a>
    95a0:	4013      	ands	r3, r2
    95a2:	469c      	mov	ip, r3
    95a4:	2300      	movs	r3, #0
    95a6:	2400      	movs	r4, #0
    95a8:	2200      	movs	r2, #0
    95aa:	4698      	mov	r8, r3
    95ac:	2100      	movs	r1, #0
    95ae:	0312      	lsls	r2, r2, #12
    95b0:	0b13      	lsrs	r3, r2, #12
    95b2:	0d0a      	lsrs	r2, r1, #20
    95b4:	0512      	lsls	r2, r2, #20
    95b6:	431a      	orrs	r2, r3
    95b8:	0523      	lsls	r3, r4, #20
    95ba:	4c12      	ldr	r4, [pc, #72]	; (9604 <__aeabi_ddiv+0x1f4>)
    95bc:	4640      	mov	r0, r8
    95be:	4022      	ands	r2, r4
    95c0:	4313      	orrs	r3, r2
    95c2:	4662      	mov	r2, ip
    95c4:	005b      	lsls	r3, r3, #1
    95c6:	07d2      	lsls	r2, r2, #31
    95c8:	085b      	lsrs	r3, r3, #1
    95ca:	4313      	orrs	r3, r2
    95cc:	0019      	movs	r1, r3
    95ce:	b007      	add	sp, #28
    95d0:	bc3c      	pop	{r2, r3, r4, r5}
    95d2:	4690      	mov	r8, r2
    95d4:	4699      	mov	r9, r3
    95d6:	46a2      	mov	sl, r4
    95d8:	46ab      	mov	fp, r5
    95da:	bdf0      	pop	{r4, r5, r6, r7, pc}
    95dc:	2300      	movs	r3, #0
    95de:	2280      	movs	r2, #128	; 0x80
    95e0:	469c      	mov	ip, r3
    95e2:	0312      	lsls	r2, r2, #12
    95e4:	4698      	mov	r8, r3
    95e6:	4c03      	ldr	r4, [pc, #12]	; (95f4 <__aeabi_ddiv+0x1e4>)
    95e8:	e7e0      	b.n	95ac <__aeabi_ddiv+0x19c>
    95ea:	2300      	movs	r3, #0
    95ec:	4c01      	ldr	r4, [pc, #4]	; (95f4 <__aeabi_ddiv+0x1e4>)
    95ee:	2200      	movs	r2, #0
    95f0:	4698      	mov	r8, r3
    95f2:	e7db      	b.n	95ac <__aeabi_ddiv+0x19c>
    95f4:	000007ff 	.word	0x000007ff
    95f8:	fffffc01 	.word	0xfffffc01
    95fc:	0000b060 	.word	0x0000b060
    9600:	fffffc0d 	.word	0xfffffc0d
    9604:	800fffff 	.word	0x800fffff
    9608:	45d9      	cmp	r9, fp
    960a:	d900      	bls.n	960e <__aeabi_ddiv+0x1fe>
    960c:	e139      	b.n	9882 <__aeabi_ddiv+0x472>
    960e:	d100      	bne.n	9612 <__aeabi_ddiv+0x202>
    9610:	e134      	b.n	987c <__aeabi_ddiv+0x46c>
    9612:	2300      	movs	r3, #0
    9614:	4646      	mov	r6, r8
    9616:	464d      	mov	r5, r9
    9618:	469a      	mov	sl, r3
    961a:	3c01      	subs	r4, #1
    961c:	465b      	mov	r3, fp
    961e:	0e0a      	lsrs	r2, r1, #24
    9620:	021b      	lsls	r3, r3, #8
    9622:	431a      	orrs	r2, r3
    9624:	020b      	lsls	r3, r1, #8
    9626:	0c17      	lsrs	r7, r2, #16
    9628:	9303      	str	r3, [sp, #12]
    962a:	0413      	lsls	r3, r2, #16
    962c:	0c1b      	lsrs	r3, r3, #16
    962e:	0039      	movs	r1, r7
    9630:	0028      	movs	r0, r5
    9632:	4690      	mov	r8, r2
    9634:	9301      	str	r3, [sp, #4]
    9636:	f7fe fcd1 	bl	7fdc <__udivsi3>
    963a:	0002      	movs	r2, r0
    963c:	9b01      	ldr	r3, [sp, #4]
    963e:	4683      	mov	fp, r0
    9640:	435a      	muls	r2, r3
    9642:	0028      	movs	r0, r5
    9644:	0039      	movs	r1, r7
    9646:	4691      	mov	r9, r2
    9648:	f7fe fd4e 	bl	80e8 <__aeabi_uidivmod>
    964c:	0c35      	lsrs	r5, r6, #16
    964e:	0409      	lsls	r1, r1, #16
    9650:	430d      	orrs	r5, r1
    9652:	45a9      	cmp	r9, r5
    9654:	d90d      	bls.n	9672 <__aeabi_ddiv+0x262>
    9656:	465b      	mov	r3, fp
    9658:	4445      	add	r5, r8
    965a:	3b01      	subs	r3, #1
    965c:	45a8      	cmp	r8, r5
    965e:	d900      	bls.n	9662 <__aeabi_ddiv+0x252>
    9660:	e13a      	b.n	98d8 <__aeabi_ddiv+0x4c8>
    9662:	45a9      	cmp	r9, r5
    9664:	d800      	bhi.n	9668 <__aeabi_ddiv+0x258>
    9666:	e137      	b.n	98d8 <__aeabi_ddiv+0x4c8>
    9668:	2302      	movs	r3, #2
    966a:	425b      	negs	r3, r3
    966c:	469c      	mov	ip, r3
    966e:	4445      	add	r5, r8
    9670:	44e3      	add	fp, ip
    9672:	464b      	mov	r3, r9
    9674:	1aeb      	subs	r3, r5, r3
    9676:	0039      	movs	r1, r7
    9678:	0018      	movs	r0, r3
    967a:	9304      	str	r3, [sp, #16]
    967c:	f7fe fcae 	bl	7fdc <__udivsi3>
    9680:	9b01      	ldr	r3, [sp, #4]
    9682:	0005      	movs	r5, r0
    9684:	4343      	muls	r3, r0
    9686:	0039      	movs	r1, r7
    9688:	9804      	ldr	r0, [sp, #16]
    968a:	4699      	mov	r9, r3
    968c:	f7fe fd2c 	bl	80e8 <__aeabi_uidivmod>
    9690:	0433      	lsls	r3, r6, #16
    9692:	0409      	lsls	r1, r1, #16
    9694:	0c1b      	lsrs	r3, r3, #16
    9696:	430b      	orrs	r3, r1
    9698:	4599      	cmp	r9, r3
    969a:	d909      	bls.n	96b0 <__aeabi_ddiv+0x2a0>
    969c:	4443      	add	r3, r8
    969e:	1e6a      	subs	r2, r5, #1
    96a0:	4598      	cmp	r8, r3
    96a2:	d900      	bls.n	96a6 <__aeabi_ddiv+0x296>
    96a4:	e11a      	b.n	98dc <__aeabi_ddiv+0x4cc>
    96a6:	4599      	cmp	r9, r3
    96a8:	d800      	bhi.n	96ac <__aeabi_ddiv+0x29c>
    96aa:	e117      	b.n	98dc <__aeabi_ddiv+0x4cc>
    96ac:	3d02      	subs	r5, #2
    96ae:	4443      	add	r3, r8
    96b0:	464a      	mov	r2, r9
    96b2:	1a9b      	subs	r3, r3, r2
    96b4:	465a      	mov	r2, fp
    96b6:	0412      	lsls	r2, r2, #16
    96b8:	432a      	orrs	r2, r5
    96ba:	9903      	ldr	r1, [sp, #12]
    96bc:	4693      	mov	fp, r2
    96be:	0c10      	lsrs	r0, r2, #16
    96c0:	0c0a      	lsrs	r2, r1, #16
    96c2:	4691      	mov	r9, r2
    96c4:	0409      	lsls	r1, r1, #16
    96c6:	465a      	mov	r2, fp
    96c8:	0c09      	lsrs	r1, r1, #16
    96ca:	464e      	mov	r6, r9
    96cc:	000d      	movs	r5, r1
    96ce:	0412      	lsls	r2, r2, #16
    96d0:	0c12      	lsrs	r2, r2, #16
    96d2:	4345      	muls	r5, r0
    96d4:	9105      	str	r1, [sp, #20]
    96d6:	4351      	muls	r1, r2
    96d8:	4372      	muls	r2, r6
    96da:	4370      	muls	r0, r6
    96dc:	1952      	adds	r2, r2, r5
    96de:	0c0e      	lsrs	r6, r1, #16
    96e0:	18b2      	adds	r2, r6, r2
    96e2:	4295      	cmp	r5, r2
    96e4:	d903      	bls.n	96ee <__aeabi_ddiv+0x2de>
    96e6:	2580      	movs	r5, #128	; 0x80
    96e8:	026d      	lsls	r5, r5, #9
    96ea:	46ac      	mov	ip, r5
    96ec:	4460      	add	r0, ip
    96ee:	0c15      	lsrs	r5, r2, #16
    96f0:	0409      	lsls	r1, r1, #16
    96f2:	0412      	lsls	r2, r2, #16
    96f4:	0c09      	lsrs	r1, r1, #16
    96f6:	1828      	adds	r0, r5, r0
    96f8:	1852      	adds	r2, r2, r1
    96fa:	4283      	cmp	r3, r0
    96fc:	d200      	bcs.n	9700 <__aeabi_ddiv+0x2f0>
    96fe:	e0ce      	b.n	989e <__aeabi_ddiv+0x48e>
    9700:	d100      	bne.n	9704 <__aeabi_ddiv+0x2f4>
    9702:	e0c8      	b.n	9896 <__aeabi_ddiv+0x486>
    9704:	1a1d      	subs	r5, r3, r0
    9706:	4653      	mov	r3, sl
    9708:	1a9e      	subs	r6, r3, r2
    970a:	45b2      	cmp	sl, r6
    970c:	4192      	sbcs	r2, r2
    970e:	4252      	negs	r2, r2
    9710:	1aab      	subs	r3, r5, r2
    9712:	469a      	mov	sl, r3
    9714:	4598      	cmp	r8, r3
    9716:	d100      	bne.n	971a <__aeabi_ddiv+0x30a>
    9718:	e117      	b.n	994a <__aeabi_ddiv+0x53a>
    971a:	0039      	movs	r1, r7
    971c:	0018      	movs	r0, r3
    971e:	f7fe fc5d 	bl	7fdc <__udivsi3>
    9722:	9b01      	ldr	r3, [sp, #4]
    9724:	0005      	movs	r5, r0
    9726:	4343      	muls	r3, r0
    9728:	0039      	movs	r1, r7
    972a:	4650      	mov	r0, sl
    972c:	9304      	str	r3, [sp, #16]
    972e:	f7fe fcdb 	bl	80e8 <__aeabi_uidivmod>
    9732:	9804      	ldr	r0, [sp, #16]
    9734:	040b      	lsls	r3, r1, #16
    9736:	0c31      	lsrs	r1, r6, #16
    9738:	4319      	orrs	r1, r3
    973a:	4288      	cmp	r0, r1
    973c:	d909      	bls.n	9752 <__aeabi_ddiv+0x342>
    973e:	4441      	add	r1, r8
    9740:	1e6b      	subs	r3, r5, #1
    9742:	4588      	cmp	r8, r1
    9744:	d900      	bls.n	9748 <__aeabi_ddiv+0x338>
    9746:	e107      	b.n	9958 <__aeabi_ddiv+0x548>
    9748:	4288      	cmp	r0, r1
    974a:	d800      	bhi.n	974e <__aeabi_ddiv+0x33e>
    974c:	e104      	b.n	9958 <__aeabi_ddiv+0x548>
    974e:	3d02      	subs	r5, #2
    9750:	4441      	add	r1, r8
    9752:	9b04      	ldr	r3, [sp, #16]
    9754:	1acb      	subs	r3, r1, r3
    9756:	0018      	movs	r0, r3
    9758:	0039      	movs	r1, r7
    975a:	9304      	str	r3, [sp, #16]
    975c:	f7fe fc3e 	bl	7fdc <__udivsi3>
    9760:	9b01      	ldr	r3, [sp, #4]
    9762:	4682      	mov	sl, r0
    9764:	4343      	muls	r3, r0
    9766:	0039      	movs	r1, r7
    9768:	9804      	ldr	r0, [sp, #16]
    976a:	9301      	str	r3, [sp, #4]
    976c:	f7fe fcbc 	bl	80e8 <__aeabi_uidivmod>
    9770:	9801      	ldr	r0, [sp, #4]
    9772:	040b      	lsls	r3, r1, #16
    9774:	0431      	lsls	r1, r6, #16
    9776:	0c09      	lsrs	r1, r1, #16
    9778:	4319      	orrs	r1, r3
    977a:	4288      	cmp	r0, r1
    977c:	d90d      	bls.n	979a <__aeabi_ddiv+0x38a>
    977e:	4653      	mov	r3, sl
    9780:	4441      	add	r1, r8
    9782:	3b01      	subs	r3, #1
    9784:	4588      	cmp	r8, r1
    9786:	d900      	bls.n	978a <__aeabi_ddiv+0x37a>
    9788:	e0e8      	b.n	995c <__aeabi_ddiv+0x54c>
    978a:	4288      	cmp	r0, r1
    978c:	d800      	bhi.n	9790 <__aeabi_ddiv+0x380>
    978e:	e0e5      	b.n	995c <__aeabi_ddiv+0x54c>
    9790:	2302      	movs	r3, #2
    9792:	425b      	negs	r3, r3
    9794:	469c      	mov	ip, r3
    9796:	4441      	add	r1, r8
    9798:	44e2      	add	sl, ip
    979a:	9b01      	ldr	r3, [sp, #4]
    979c:	042d      	lsls	r5, r5, #16
    979e:	1ace      	subs	r6, r1, r3
    97a0:	4651      	mov	r1, sl
    97a2:	4329      	orrs	r1, r5
    97a4:	9d05      	ldr	r5, [sp, #20]
    97a6:	464f      	mov	r7, r9
    97a8:	002a      	movs	r2, r5
    97aa:	040b      	lsls	r3, r1, #16
    97ac:	0c08      	lsrs	r0, r1, #16
    97ae:	0c1b      	lsrs	r3, r3, #16
    97b0:	435a      	muls	r2, r3
    97b2:	4345      	muls	r5, r0
    97b4:	437b      	muls	r3, r7
    97b6:	4378      	muls	r0, r7
    97b8:	195b      	adds	r3, r3, r5
    97ba:	0c17      	lsrs	r7, r2, #16
    97bc:	18fb      	adds	r3, r7, r3
    97be:	429d      	cmp	r5, r3
    97c0:	d903      	bls.n	97ca <__aeabi_ddiv+0x3ba>
    97c2:	2580      	movs	r5, #128	; 0x80
    97c4:	026d      	lsls	r5, r5, #9
    97c6:	46ac      	mov	ip, r5
    97c8:	4460      	add	r0, ip
    97ca:	0c1d      	lsrs	r5, r3, #16
    97cc:	0412      	lsls	r2, r2, #16
    97ce:	041b      	lsls	r3, r3, #16
    97d0:	0c12      	lsrs	r2, r2, #16
    97d2:	1828      	adds	r0, r5, r0
    97d4:	189b      	adds	r3, r3, r2
    97d6:	4286      	cmp	r6, r0
    97d8:	d200      	bcs.n	97dc <__aeabi_ddiv+0x3cc>
    97da:	e093      	b.n	9904 <__aeabi_ddiv+0x4f4>
    97dc:	d100      	bne.n	97e0 <__aeabi_ddiv+0x3d0>
    97de:	e08e      	b.n	98fe <__aeabi_ddiv+0x4ee>
    97e0:	2301      	movs	r3, #1
    97e2:	4319      	orrs	r1, r3
    97e4:	4ba0      	ldr	r3, [pc, #640]	; (9a68 <__aeabi_ddiv+0x658>)
    97e6:	18e3      	adds	r3, r4, r3
    97e8:	2b00      	cmp	r3, #0
    97ea:	dc00      	bgt.n	97ee <__aeabi_ddiv+0x3de>
    97ec:	e099      	b.n	9922 <__aeabi_ddiv+0x512>
    97ee:	074a      	lsls	r2, r1, #29
    97f0:	d000      	beq.n	97f4 <__aeabi_ddiv+0x3e4>
    97f2:	e09e      	b.n	9932 <__aeabi_ddiv+0x522>
    97f4:	465a      	mov	r2, fp
    97f6:	01d2      	lsls	r2, r2, #7
    97f8:	d506      	bpl.n	9808 <__aeabi_ddiv+0x3f8>
    97fa:	465a      	mov	r2, fp
    97fc:	4b9b      	ldr	r3, [pc, #620]	; (9a6c <__aeabi_ddiv+0x65c>)
    97fe:	401a      	ands	r2, r3
    9800:	2380      	movs	r3, #128	; 0x80
    9802:	4693      	mov	fp, r2
    9804:	00db      	lsls	r3, r3, #3
    9806:	18e3      	adds	r3, r4, r3
    9808:	4a99      	ldr	r2, [pc, #612]	; (9a70 <__aeabi_ddiv+0x660>)
    980a:	4293      	cmp	r3, r2
    980c:	dd68      	ble.n	98e0 <__aeabi_ddiv+0x4d0>
    980e:	2301      	movs	r3, #1
    9810:	9a02      	ldr	r2, [sp, #8]
    9812:	4c98      	ldr	r4, [pc, #608]	; (9a74 <__aeabi_ddiv+0x664>)
    9814:	401a      	ands	r2, r3
    9816:	2300      	movs	r3, #0
    9818:	4694      	mov	ip, r2
    981a:	4698      	mov	r8, r3
    981c:	2200      	movs	r2, #0
    981e:	e6c5      	b.n	95ac <__aeabi_ddiv+0x19c>
    9820:	2280      	movs	r2, #128	; 0x80
    9822:	464b      	mov	r3, r9
    9824:	0312      	lsls	r2, r2, #12
    9826:	4213      	tst	r3, r2
    9828:	d00a      	beq.n	9840 <__aeabi_ddiv+0x430>
    982a:	465b      	mov	r3, fp
    982c:	4213      	tst	r3, r2
    982e:	d106      	bne.n	983e <__aeabi_ddiv+0x42e>
    9830:	431a      	orrs	r2, r3
    9832:	0312      	lsls	r2, r2, #12
    9834:	0b12      	lsrs	r2, r2, #12
    9836:	46ac      	mov	ip, r5
    9838:	4688      	mov	r8, r1
    983a:	4c8e      	ldr	r4, [pc, #568]	; (9a74 <__aeabi_ddiv+0x664>)
    983c:	e6b6      	b.n	95ac <__aeabi_ddiv+0x19c>
    983e:	464b      	mov	r3, r9
    9840:	431a      	orrs	r2, r3
    9842:	0312      	lsls	r2, r2, #12
    9844:	0b12      	lsrs	r2, r2, #12
    9846:	46bc      	mov	ip, r7
    9848:	4c8a      	ldr	r4, [pc, #552]	; (9a74 <__aeabi_ddiv+0x664>)
    984a:	e6af      	b.n	95ac <__aeabi_ddiv+0x19c>
    984c:	0003      	movs	r3, r0
    984e:	465a      	mov	r2, fp
    9850:	3b28      	subs	r3, #40	; 0x28
    9852:	409a      	lsls	r2, r3
    9854:	2300      	movs	r3, #0
    9856:	4691      	mov	r9, r2
    9858:	4698      	mov	r8, r3
    985a:	e657      	b.n	950c <__aeabi_ddiv+0xfc>
    985c:	4658      	mov	r0, fp
    985e:	f001 f94b 	bl	aaf8 <__clzsi2>
    9862:	3020      	adds	r0, #32
    9864:	e640      	b.n	94e8 <__aeabi_ddiv+0xd8>
    9866:	0003      	movs	r3, r0
    9868:	4652      	mov	r2, sl
    986a:	3b28      	subs	r3, #40	; 0x28
    986c:	409a      	lsls	r2, r3
    986e:	2100      	movs	r1, #0
    9870:	4693      	mov	fp, r2
    9872:	e677      	b.n	9564 <__aeabi_ddiv+0x154>
    9874:	f001 f940 	bl	aaf8 <__clzsi2>
    9878:	3020      	adds	r0, #32
    987a:	e65f      	b.n	953c <__aeabi_ddiv+0x12c>
    987c:	4588      	cmp	r8, r1
    987e:	d200      	bcs.n	9882 <__aeabi_ddiv+0x472>
    9880:	e6c7      	b.n	9612 <__aeabi_ddiv+0x202>
    9882:	464b      	mov	r3, r9
    9884:	07de      	lsls	r6, r3, #31
    9886:	085d      	lsrs	r5, r3, #1
    9888:	4643      	mov	r3, r8
    988a:	085b      	lsrs	r3, r3, #1
    988c:	431e      	orrs	r6, r3
    988e:	4643      	mov	r3, r8
    9890:	07db      	lsls	r3, r3, #31
    9892:	469a      	mov	sl, r3
    9894:	e6c2      	b.n	961c <__aeabi_ddiv+0x20c>
    9896:	2500      	movs	r5, #0
    9898:	4592      	cmp	sl, r2
    989a:	d300      	bcc.n	989e <__aeabi_ddiv+0x48e>
    989c:	e733      	b.n	9706 <__aeabi_ddiv+0x2f6>
    989e:	9e03      	ldr	r6, [sp, #12]
    98a0:	4659      	mov	r1, fp
    98a2:	46b4      	mov	ip, r6
    98a4:	44e2      	add	sl, ip
    98a6:	45b2      	cmp	sl, r6
    98a8:	41ad      	sbcs	r5, r5
    98aa:	426d      	negs	r5, r5
    98ac:	4445      	add	r5, r8
    98ae:	18eb      	adds	r3, r5, r3
    98b0:	3901      	subs	r1, #1
    98b2:	4598      	cmp	r8, r3
    98b4:	d207      	bcs.n	98c6 <__aeabi_ddiv+0x4b6>
    98b6:	4298      	cmp	r0, r3
    98b8:	d900      	bls.n	98bc <__aeabi_ddiv+0x4ac>
    98ba:	e07f      	b.n	99bc <__aeabi_ddiv+0x5ac>
    98bc:	d100      	bne.n	98c0 <__aeabi_ddiv+0x4b0>
    98be:	e0bc      	b.n	9a3a <__aeabi_ddiv+0x62a>
    98c0:	1a1d      	subs	r5, r3, r0
    98c2:	468b      	mov	fp, r1
    98c4:	e71f      	b.n	9706 <__aeabi_ddiv+0x2f6>
    98c6:	4598      	cmp	r8, r3
    98c8:	d1fa      	bne.n	98c0 <__aeabi_ddiv+0x4b0>
    98ca:	9d03      	ldr	r5, [sp, #12]
    98cc:	4555      	cmp	r5, sl
    98ce:	d9f2      	bls.n	98b6 <__aeabi_ddiv+0x4a6>
    98d0:	4643      	mov	r3, r8
    98d2:	468b      	mov	fp, r1
    98d4:	1a1d      	subs	r5, r3, r0
    98d6:	e716      	b.n	9706 <__aeabi_ddiv+0x2f6>
    98d8:	469b      	mov	fp, r3
    98da:	e6ca      	b.n	9672 <__aeabi_ddiv+0x262>
    98dc:	0015      	movs	r5, r2
    98de:	e6e7      	b.n	96b0 <__aeabi_ddiv+0x2a0>
    98e0:	465a      	mov	r2, fp
    98e2:	08c9      	lsrs	r1, r1, #3
    98e4:	0752      	lsls	r2, r2, #29
    98e6:	430a      	orrs	r2, r1
    98e8:	055b      	lsls	r3, r3, #21
    98ea:	4690      	mov	r8, r2
    98ec:	0d5c      	lsrs	r4, r3, #21
    98ee:	465a      	mov	r2, fp
    98f0:	2301      	movs	r3, #1
    98f2:	9902      	ldr	r1, [sp, #8]
    98f4:	0252      	lsls	r2, r2, #9
    98f6:	4019      	ands	r1, r3
    98f8:	0b12      	lsrs	r2, r2, #12
    98fa:	468c      	mov	ip, r1
    98fc:	e656      	b.n	95ac <__aeabi_ddiv+0x19c>
    98fe:	2b00      	cmp	r3, #0
    9900:	d100      	bne.n	9904 <__aeabi_ddiv+0x4f4>
    9902:	e76f      	b.n	97e4 <__aeabi_ddiv+0x3d4>
    9904:	4446      	add	r6, r8
    9906:	1e4a      	subs	r2, r1, #1
    9908:	45b0      	cmp	r8, r6
    990a:	d929      	bls.n	9960 <__aeabi_ddiv+0x550>
    990c:	0011      	movs	r1, r2
    990e:	4286      	cmp	r6, r0
    9910:	d000      	beq.n	9914 <__aeabi_ddiv+0x504>
    9912:	e765      	b.n	97e0 <__aeabi_ddiv+0x3d0>
    9914:	9a03      	ldr	r2, [sp, #12]
    9916:	4293      	cmp	r3, r2
    9918:	d000      	beq.n	991c <__aeabi_ddiv+0x50c>
    991a:	e761      	b.n	97e0 <__aeabi_ddiv+0x3d0>
    991c:	e762      	b.n	97e4 <__aeabi_ddiv+0x3d4>
    991e:	2101      	movs	r1, #1
    9920:	4249      	negs	r1, r1
    9922:	2001      	movs	r0, #1
    9924:	1ac2      	subs	r2, r0, r3
    9926:	2a38      	cmp	r2, #56	; 0x38
    9928:	dd21      	ble.n	996e <__aeabi_ddiv+0x55e>
    992a:	9b02      	ldr	r3, [sp, #8]
    992c:	4003      	ands	r3, r0
    992e:	469c      	mov	ip, r3
    9930:	e638      	b.n	95a4 <__aeabi_ddiv+0x194>
    9932:	220f      	movs	r2, #15
    9934:	400a      	ands	r2, r1
    9936:	2a04      	cmp	r2, #4
    9938:	d100      	bne.n	993c <__aeabi_ddiv+0x52c>
    993a:	e75b      	b.n	97f4 <__aeabi_ddiv+0x3e4>
    993c:	000a      	movs	r2, r1
    993e:	1d11      	adds	r1, r2, #4
    9940:	4291      	cmp	r1, r2
    9942:	4192      	sbcs	r2, r2
    9944:	4252      	negs	r2, r2
    9946:	4493      	add	fp, r2
    9948:	e754      	b.n	97f4 <__aeabi_ddiv+0x3e4>
    994a:	4b47      	ldr	r3, [pc, #284]	; (9a68 <__aeabi_ddiv+0x658>)
    994c:	18e3      	adds	r3, r4, r3
    994e:	2b00      	cmp	r3, #0
    9950:	dde5      	ble.n	991e <__aeabi_ddiv+0x50e>
    9952:	2201      	movs	r2, #1
    9954:	4252      	negs	r2, r2
    9956:	e7f2      	b.n	993e <__aeabi_ddiv+0x52e>
    9958:	001d      	movs	r5, r3
    995a:	e6fa      	b.n	9752 <__aeabi_ddiv+0x342>
    995c:	469a      	mov	sl, r3
    995e:	e71c      	b.n	979a <__aeabi_ddiv+0x38a>
    9960:	42b0      	cmp	r0, r6
    9962:	d839      	bhi.n	99d8 <__aeabi_ddiv+0x5c8>
    9964:	d06e      	beq.n	9a44 <__aeabi_ddiv+0x634>
    9966:	0011      	movs	r1, r2
    9968:	e73a      	b.n	97e0 <__aeabi_ddiv+0x3d0>
    996a:	9302      	str	r3, [sp, #8]
    996c:	e73a      	b.n	97e4 <__aeabi_ddiv+0x3d4>
    996e:	2a1f      	cmp	r2, #31
    9970:	dc3c      	bgt.n	99ec <__aeabi_ddiv+0x5dc>
    9972:	2320      	movs	r3, #32
    9974:	1a9b      	subs	r3, r3, r2
    9976:	000c      	movs	r4, r1
    9978:	4658      	mov	r0, fp
    997a:	4099      	lsls	r1, r3
    997c:	4098      	lsls	r0, r3
    997e:	1e4b      	subs	r3, r1, #1
    9980:	4199      	sbcs	r1, r3
    9982:	465b      	mov	r3, fp
    9984:	40d4      	lsrs	r4, r2
    9986:	40d3      	lsrs	r3, r2
    9988:	4320      	orrs	r0, r4
    998a:	4308      	orrs	r0, r1
    998c:	001a      	movs	r2, r3
    998e:	0743      	lsls	r3, r0, #29
    9990:	d009      	beq.n	99a6 <__aeabi_ddiv+0x596>
    9992:	230f      	movs	r3, #15
    9994:	4003      	ands	r3, r0
    9996:	2b04      	cmp	r3, #4
    9998:	d005      	beq.n	99a6 <__aeabi_ddiv+0x596>
    999a:	0001      	movs	r1, r0
    999c:	1d08      	adds	r0, r1, #4
    999e:	4288      	cmp	r0, r1
    99a0:	419b      	sbcs	r3, r3
    99a2:	425b      	negs	r3, r3
    99a4:	18d2      	adds	r2, r2, r3
    99a6:	0213      	lsls	r3, r2, #8
    99a8:	d53a      	bpl.n	9a20 <__aeabi_ddiv+0x610>
    99aa:	2301      	movs	r3, #1
    99ac:	9a02      	ldr	r2, [sp, #8]
    99ae:	2401      	movs	r4, #1
    99b0:	401a      	ands	r2, r3
    99b2:	2300      	movs	r3, #0
    99b4:	4694      	mov	ip, r2
    99b6:	4698      	mov	r8, r3
    99b8:	2200      	movs	r2, #0
    99ba:	e5f7      	b.n	95ac <__aeabi_ddiv+0x19c>
    99bc:	2102      	movs	r1, #2
    99be:	4249      	negs	r1, r1
    99c0:	468c      	mov	ip, r1
    99c2:	9d03      	ldr	r5, [sp, #12]
    99c4:	44e3      	add	fp, ip
    99c6:	46ac      	mov	ip, r5
    99c8:	44e2      	add	sl, ip
    99ca:	45aa      	cmp	sl, r5
    99cc:	41ad      	sbcs	r5, r5
    99ce:	426d      	negs	r5, r5
    99d0:	4445      	add	r5, r8
    99d2:	18ed      	adds	r5, r5, r3
    99d4:	1a2d      	subs	r5, r5, r0
    99d6:	e696      	b.n	9706 <__aeabi_ddiv+0x2f6>
    99d8:	1e8a      	subs	r2, r1, #2
    99da:	9903      	ldr	r1, [sp, #12]
    99dc:	004d      	lsls	r5, r1, #1
    99de:	428d      	cmp	r5, r1
    99e0:	4189      	sbcs	r1, r1
    99e2:	4249      	negs	r1, r1
    99e4:	4441      	add	r1, r8
    99e6:	1876      	adds	r6, r6, r1
    99e8:	9503      	str	r5, [sp, #12]
    99ea:	e78f      	b.n	990c <__aeabi_ddiv+0x4fc>
    99ec:	201f      	movs	r0, #31
    99ee:	4240      	negs	r0, r0
    99f0:	1ac3      	subs	r3, r0, r3
    99f2:	4658      	mov	r0, fp
    99f4:	40d8      	lsrs	r0, r3
    99f6:	0003      	movs	r3, r0
    99f8:	2a20      	cmp	r2, #32
    99fa:	d028      	beq.n	9a4e <__aeabi_ddiv+0x63e>
    99fc:	2040      	movs	r0, #64	; 0x40
    99fe:	465d      	mov	r5, fp
    9a00:	1a82      	subs	r2, r0, r2
    9a02:	4095      	lsls	r5, r2
    9a04:	4329      	orrs	r1, r5
    9a06:	1e4a      	subs	r2, r1, #1
    9a08:	4191      	sbcs	r1, r2
    9a0a:	4319      	orrs	r1, r3
    9a0c:	2307      	movs	r3, #7
    9a0e:	2200      	movs	r2, #0
    9a10:	400b      	ands	r3, r1
    9a12:	d009      	beq.n	9a28 <__aeabi_ddiv+0x618>
    9a14:	230f      	movs	r3, #15
    9a16:	2200      	movs	r2, #0
    9a18:	400b      	ands	r3, r1
    9a1a:	0008      	movs	r0, r1
    9a1c:	2b04      	cmp	r3, #4
    9a1e:	d1bd      	bne.n	999c <__aeabi_ddiv+0x58c>
    9a20:	0001      	movs	r1, r0
    9a22:	0753      	lsls	r3, r2, #29
    9a24:	0252      	lsls	r2, r2, #9
    9a26:	0b12      	lsrs	r2, r2, #12
    9a28:	08c9      	lsrs	r1, r1, #3
    9a2a:	4319      	orrs	r1, r3
    9a2c:	2301      	movs	r3, #1
    9a2e:	4688      	mov	r8, r1
    9a30:	9902      	ldr	r1, [sp, #8]
    9a32:	2400      	movs	r4, #0
    9a34:	4019      	ands	r1, r3
    9a36:	468c      	mov	ip, r1
    9a38:	e5b8      	b.n	95ac <__aeabi_ddiv+0x19c>
    9a3a:	4552      	cmp	r2, sl
    9a3c:	d8be      	bhi.n	99bc <__aeabi_ddiv+0x5ac>
    9a3e:	468b      	mov	fp, r1
    9a40:	2500      	movs	r5, #0
    9a42:	e660      	b.n	9706 <__aeabi_ddiv+0x2f6>
    9a44:	9d03      	ldr	r5, [sp, #12]
    9a46:	429d      	cmp	r5, r3
    9a48:	d3c6      	bcc.n	99d8 <__aeabi_ddiv+0x5c8>
    9a4a:	0011      	movs	r1, r2
    9a4c:	e762      	b.n	9914 <__aeabi_ddiv+0x504>
    9a4e:	2500      	movs	r5, #0
    9a50:	e7d8      	b.n	9a04 <__aeabi_ddiv+0x5f4>
    9a52:	2280      	movs	r2, #128	; 0x80
    9a54:	465b      	mov	r3, fp
    9a56:	0312      	lsls	r2, r2, #12
    9a58:	431a      	orrs	r2, r3
    9a5a:	9b01      	ldr	r3, [sp, #4]
    9a5c:	0312      	lsls	r2, r2, #12
    9a5e:	0b12      	lsrs	r2, r2, #12
    9a60:	469c      	mov	ip, r3
    9a62:	4688      	mov	r8, r1
    9a64:	4c03      	ldr	r4, [pc, #12]	; (9a74 <__aeabi_ddiv+0x664>)
    9a66:	e5a1      	b.n	95ac <__aeabi_ddiv+0x19c>
    9a68:	000003ff 	.word	0x000003ff
    9a6c:	feffffff 	.word	0xfeffffff
    9a70:	000007fe 	.word	0x000007fe
    9a74:	000007ff 	.word	0x000007ff

00009a78 <__eqdf2>:
    9a78:	b5f0      	push	{r4, r5, r6, r7, lr}
    9a7a:	464f      	mov	r7, r9
    9a7c:	4646      	mov	r6, r8
    9a7e:	46d6      	mov	lr, sl
    9a80:	005c      	lsls	r4, r3, #1
    9a82:	b5c0      	push	{r6, r7, lr}
    9a84:	031f      	lsls	r7, r3, #12
    9a86:	0fdb      	lsrs	r3, r3, #31
    9a88:	469a      	mov	sl, r3
    9a8a:	4b17      	ldr	r3, [pc, #92]	; (9ae8 <__eqdf2+0x70>)
    9a8c:	030e      	lsls	r6, r1, #12
    9a8e:	004d      	lsls	r5, r1, #1
    9a90:	4684      	mov	ip, r0
    9a92:	4680      	mov	r8, r0
    9a94:	0b36      	lsrs	r6, r6, #12
    9a96:	0d6d      	lsrs	r5, r5, #21
    9a98:	0fc9      	lsrs	r1, r1, #31
    9a9a:	4691      	mov	r9, r2
    9a9c:	0b3f      	lsrs	r7, r7, #12
    9a9e:	0d64      	lsrs	r4, r4, #21
    9aa0:	2001      	movs	r0, #1
    9aa2:	429d      	cmp	r5, r3
    9aa4:	d008      	beq.n	9ab8 <__eqdf2+0x40>
    9aa6:	429c      	cmp	r4, r3
    9aa8:	d001      	beq.n	9aae <__eqdf2+0x36>
    9aaa:	42a5      	cmp	r5, r4
    9aac:	d00b      	beq.n	9ac6 <__eqdf2+0x4e>
    9aae:	bc1c      	pop	{r2, r3, r4}
    9ab0:	4690      	mov	r8, r2
    9ab2:	4699      	mov	r9, r3
    9ab4:	46a2      	mov	sl, r4
    9ab6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9ab8:	4663      	mov	r3, ip
    9aba:	4333      	orrs	r3, r6
    9abc:	d1f7      	bne.n	9aae <__eqdf2+0x36>
    9abe:	42ac      	cmp	r4, r5
    9ac0:	d1f5      	bne.n	9aae <__eqdf2+0x36>
    9ac2:	433a      	orrs	r2, r7
    9ac4:	d1f3      	bne.n	9aae <__eqdf2+0x36>
    9ac6:	2001      	movs	r0, #1
    9ac8:	42be      	cmp	r6, r7
    9aca:	d1f0      	bne.n	9aae <__eqdf2+0x36>
    9acc:	45c8      	cmp	r8, r9
    9ace:	d1ee      	bne.n	9aae <__eqdf2+0x36>
    9ad0:	4551      	cmp	r1, sl
    9ad2:	d007      	beq.n	9ae4 <__eqdf2+0x6c>
    9ad4:	2d00      	cmp	r5, #0
    9ad6:	d1ea      	bne.n	9aae <__eqdf2+0x36>
    9ad8:	4663      	mov	r3, ip
    9ada:	431e      	orrs	r6, r3
    9adc:	0030      	movs	r0, r6
    9ade:	1e46      	subs	r6, r0, #1
    9ae0:	41b0      	sbcs	r0, r6
    9ae2:	e7e4      	b.n	9aae <__eqdf2+0x36>
    9ae4:	2000      	movs	r0, #0
    9ae6:	e7e2      	b.n	9aae <__eqdf2+0x36>
    9ae8:	000007ff 	.word	0x000007ff

00009aec <__gedf2>:
    9aec:	b5f0      	push	{r4, r5, r6, r7, lr}
    9aee:	4645      	mov	r5, r8
    9af0:	46de      	mov	lr, fp
    9af2:	4657      	mov	r7, sl
    9af4:	464e      	mov	r6, r9
    9af6:	b5e0      	push	{r5, r6, r7, lr}
    9af8:	031f      	lsls	r7, r3, #12
    9afa:	0b3d      	lsrs	r5, r7, #12
    9afc:	4f2c      	ldr	r7, [pc, #176]	; (9bb0 <__gedf2+0xc4>)
    9afe:	030e      	lsls	r6, r1, #12
    9b00:	004c      	lsls	r4, r1, #1
    9b02:	46ab      	mov	fp, r5
    9b04:	005d      	lsls	r5, r3, #1
    9b06:	4684      	mov	ip, r0
    9b08:	0b36      	lsrs	r6, r6, #12
    9b0a:	0d64      	lsrs	r4, r4, #21
    9b0c:	0fc9      	lsrs	r1, r1, #31
    9b0e:	4690      	mov	r8, r2
    9b10:	0d6d      	lsrs	r5, r5, #21
    9b12:	0fdb      	lsrs	r3, r3, #31
    9b14:	42bc      	cmp	r4, r7
    9b16:	d02a      	beq.n	9b6e <__gedf2+0x82>
    9b18:	4f25      	ldr	r7, [pc, #148]	; (9bb0 <__gedf2+0xc4>)
    9b1a:	42bd      	cmp	r5, r7
    9b1c:	d02d      	beq.n	9b7a <__gedf2+0x8e>
    9b1e:	2c00      	cmp	r4, #0
    9b20:	d10f      	bne.n	9b42 <__gedf2+0x56>
    9b22:	4330      	orrs	r0, r6
    9b24:	0007      	movs	r7, r0
    9b26:	4681      	mov	r9, r0
    9b28:	4278      	negs	r0, r7
    9b2a:	4178      	adcs	r0, r7
    9b2c:	b2c0      	uxtb	r0, r0
    9b2e:	2d00      	cmp	r5, #0
    9b30:	d117      	bne.n	9b62 <__gedf2+0x76>
    9b32:	465f      	mov	r7, fp
    9b34:	433a      	orrs	r2, r7
    9b36:	d114      	bne.n	9b62 <__gedf2+0x76>
    9b38:	464b      	mov	r3, r9
    9b3a:	2000      	movs	r0, #0
    9b3c:	2b00      	cmp	r3, #0
    9b3e:	d00a      	beq.n	9b56 <__gedf2+0x6a>
    9b40:	e006      	b.n	9b50 <__gedf2+0x64>
    9b42:	2d00      	cmp	r5, #0
    9b44:	d102      	bne.n	9b4c <__gedf2+0x60>
    9b46:	4658      	mov	r0, fp
    9b48:	4302      	orrs	r2, r0
    9b4a:	d001      	beq.n	9b50 <__gedf2+0x64>
    9b4c:	4299      	cmp	r1, r3
    9b4e:	d018      	beq.n	9b82 <__gedf2+0x96>
    9b50:	4248      	negs	r0, r1
    9b52:	2101      	movs	r1, #1
    9b54:	4308      	orrs	r0, r1
    9b56:	bc3c      	pop	{r2, r3, r4, r5}
    9b58:	4690      	mov	r8, r2
    9b5a:	4699      	mov	r9, r3
    9b5c:	46a2      	mov	sl, r4
    9b5e:	46ab      	mov	fp, r5
    9b60:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9b62:	2800      	cmp	r0, #0
    9b64:	d0f2      	beq.n	9b4c <__gedf2+0x60>
    9b66:	2001      	movs	r0, #1
    9b68:	3b01      	subs	r3, #1
    9b6a:	4318      	orrs	r0, r3
    9b6c:	e7f3      	b.n	9b56 <__gedf2+0x6a>
    9b6e:	0037      	movs	r7, r6
    9b70:	4307      	orrs	r7, r0
    9b72:	d0d1      	beq.n	9b18 <__gedf2+0x2c>
    9b74:	2002      	movs	r0, #2
    9b76:	4240      	negs	r0, r0
    9b78:	e7ed      	b.n	9b56 <__gedf2+0x6a>
    9b7a:	465f      	mov	r7, fp
    9b7c:	4317      	orrs	r7, r2
    9b7e:	d0ce      	beq.n	9b1e <__gedf2+0x32>
    9b80:	e7f8      	b.n	9b74 <__gedf2+0x88>
    9b82:	42ac      	cmp	r4, r5
    9b84:	dce4      	bgt.n	9b50 <__gedf2+0x64>
    9b86:	da03      	bge.n	9b90 <__gedf2+0xa4>
    9b88:	1e48      	subs	r0, r1, #1
    9b8a:	2101      	movs	r1, #1
    9b8c:	4308      	orrs	r0, r1
    9b8e:	e7e2      	b.n	9b56 <__gedf2+0x6a>
    9b90:	455e      	cmp	r6, fp
    9b92:	d8dd      	bhi.n	9b50 <__gedf2+0x64>
    9b94:	d006      	beq.n	9ba4 <__gedf2+0xb8>
    9b96:	2000      	movs	r0, #0
    9b98:	455e      	cmp	r6, fp
    9b9a:	d2dc      	bcs.n	9b56 <__gedf2+0x6a>
    9b9c:	2301      	movs	r3, #1
    9b9e:	1e48      	subs	r0, r1, #1
    9ba0:	4318      	orrs	r0, r3
    9ba2:	e7d8      	b.n	9b56 <__gedf2+0x6a>
    9ba4:	45c4      	cmp	ip, r8
    9ba6:	d8d3      	bhi.n	9b50 <__gedf2+0x64>
    9ba8:	2000      	movs	r0, #0
    9baa:	45c4      	cmp	ip, r8
    9bac:	d3f6      	bcc.n	9b9c <__gedf2+0xb0>
    9bae:	e7d2      	b.n	9b56 <__gedf2+0x6a>
    9bb0:	000007ff 	.word	0x000007ff

00009bb4 <__ledf2>:
    9bb4:	b5f0      	push	{r4, r5, r6, r7, lr}
    9bb6:	464e      	mov	r6, r9
    9bb8:	4645      	mov	r5, r8
    9bba:	46de      	mov	lr, fp
    9bbc:	4657      	mov	r7, sl
    9bbe:	005c      	lsls	r4, r3, #1
    9bc0:	b5e0      	push	{r5, r6, r7, lr}
    9bc2:	031f      	lsls	r7, r3, #12
    9bc4:	0fdb      	lsrs	r3, r3, #31
    9bc6:	4699      	mov	r9, r3
    9bc8:	4b2a      	ldr	r3, [pc, #168]	; (9c74 <__ledf2+0xc0>)
    9bca:	030e      	lsls	r6, r1, #12
    9bcc:	004d      	lsls	r5, r1, #1
    9bce:	0fc9      	lsrs	r1, r1, #31
    9bd0:	4684      	mov	ip, r0
    9bd2:	0b36      	lsrs	r6, r6, #12
    9bd4:	0d6d      	lsrs	r5, r5, #21
    9bd6:	468b      	mov	fp, r1
    9bd8:	4690      	mov	r8, r2
    9bda:	0b3f      	lsrs	r7, r7, #12
    9bdc:	0d64      	lsrs	r4, r4, #21
    9bde:	429d      	cmp	r5, r3
    9be0:	d020      	beq.n	9c24 <__ledf2+0x70>
    9be2:	4b24      	ldr	r3, [pc, #144]	; (9c74 <__ledf2+0xc0>)
    9be4:	429c      	cmp	r4, r3
    9be6:	d022      	beq.n	9c2e <__ledf2+0x7a>
    9be8:	2d00      	cmp	r5, #0
    9bea:	d112      	bne.n	9c12 <__ledf2+0x5e>
    9bec:	4330      	orrs	r0, r6
    9bee:	4243      	negs	r3, r0
    9bf0:	4143      	adcs	r3, r0
    9bf2:	b2db      	uxtb	r3, r3
    9bf4:	2c00      	cmp	r4, #0
    9bf6:	d01f      	beq.n	9c38 <__ledf2+0x84>
    9bf8:	2b00      	cmp	r3, #0
    9bfa:	d00c      	beq.n	9c16 <__ledf2+0x62>
    9bfc:	464b      	mov	r3, r9
    9bfe:	2001      	movs	r0, #1
    9c00:	3b01      	subs	r3, #1
    9c02:	4303      	orrs	r3, r0
    9c04:	0018      	movs	r0, r3
    9c06:	bc3c      	pop	{r2, r3, r4, r5}
    9c08:	4690      	mov	r8, r2
    9c0a:	4699      	mov	r9, r3
    9c0c:	46a2      	mov	sl, r4
    9c0e:	46ab      	mov	fp, r5
    9c10:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9c12:	2c00      	cmp	r4, #0
    9c14:	d016      	beq.n	9c44 <__ledf2+0x90>
    9c16:	45cb      	cmp	fp, r9
    9c18:	d017      	beq.n	9c4a <__ledf2+0x96>
    9c1a:	465b      	mov	r3, fp
    9c1c:	4259      	negs	r1, r3
    9c1e:	2301      	movs	r3, #1
    9c20:	430b      	orrs	r3, r1
    9c22:	e7ef      	b.n	9c04 <__ledf2+0x50>
    9c24:	0031      	movs	r1, r6
    9c26:	2302      	movs	r3, #2
    9c28:	4301      	orrs	r1, r0
    9c2a:	d1eb      	bne.n	9c04 <__ledf2+0x50>
    9c2c:	e7d9      	b.n	9be2 <__ledf2+0x2e>
    9c2e:	0039      	movs	r1, r7
    9c30:	2302      	movs	r3, #2
    9c32:	4311      	orrs	r1, r2
    9c34:	d1e6      	bne.n	9c04 <__ledf2+0x50>
    9c36:	e7d7      	b.n	9be8 <__ledf2+0x34>
    9c38:	433a      	orrs	r2, r7
    9c3a:	d1dd      	bne.n	9bf8 <__ledf2+0x44>
    9c3c:	2300      	movs	r3, #0
    9c3e:	2800      	cmp	r0, #0
    9c40:	d0e0      	beq.n	9c04 <__ledf2+0x50>
    9c42:	e7ea      	b.n	9c1a <__ledf2+0x66>
    9c44:	433a      	orrs	r2, r7
    9c46:	d1e6      	bne.n	9c16 <__ledf2+0x62>
    9c48:	e7e7      	b.n	9c1a <__ledf2+0x66>
    9c4a:	42a5      	cmp	r5, r4
    9c4c:	dce5      	bgt.n	9c1a <__ledf2+0x66>
    9c4e:	db05      	blt.n	9c5c <__ledf2+0xa8>
    9c50:	42be      	cmp	r6, r7
    9c52:	d8e2      	bhi.n	9c1a <__ledf2+0x66>
    9c54:	d007      	beq.n	9c66 <__ledf2+0xb2>
    9c56:	2300      	movs	r3, #0
    9c58:	42be      	cmp	r6, r7
    9c5a:	d2d3      	bcs.n	9c04 <__ledf2+0x50>
    9c5c:	4659      	mov	r1, fp
    9c5e:	2301      	movs	r3, #1
    9c60:	3901      	subs	r1, #1
    9c62:	430b      	orrs	r3, r1
    9c64:	e7ce      	b.n	9c04 <__ledf2+0x50>
    9c66:	45c4      	cmp	ip, r8
    9c68:	d8d7      	bhi.n	9c1a <__ledf2+0x66>
    9c6a:	2300      	movs	r3, #0
    9c6c:	45c4      	cmp	ip, r8
    9c6e:	d3f5      	bcc.n	9c5c <__ledf2+0xa8>
    9c70:	e7c8      	b.n	9c04 <__ledf2+0x50>
    9c72:	46c0      	nop			; (mov r8, r8)
    9c74:	000007ff 	.word	0x000007ff

00009c78 <__aeabi_dmul>:
    9c78:	b5f0      	push	{r4, r5, r6, r7, lr}
    9c7a:	4657      	mov	r7, sl
    9c7c:	4645      	mov	r5, r8
    9c7e:	46de      	mov	lr, fp
    9c80:	464e      	mov	r6, r9
    9c82:	b5e0      	push	{r5, r6, r7, lr}
    9c84:	030c      	lsls	r4, r1, #12
    9c86:	4698      	mov	r8, r3
    9c88:	004e      	lsls	r6, r1, #1
    9c8a:	0b23      	lsrs	r3, r4, #12
    9c8c:	b087      	sub	sp, #28
    9c8e:	0007      	movs	r7, r0
    9c90:	4692      	mov	sl, r2
    9c92:	469b      	mov	fp, r3
    9c94:	0d76      	lsrs	r6, r6, #21
    9c96:	0fcd      	lsrs	r5, r1, #31
    9c98:	2e00      	cmp	r6, #0
    9c9a:	d06b      	beq.n	9d74 <__aeabi_dmul+0xfc>
    9c9c:	4b6d      	ldr	r3, [pc, #436]	; (9e54 <__aeabi_dmul+0x1dc>)
    9c9e:	429e      	cmp	r6, r3
    9ca0:	d035      	beq.n	9d0e <__aeabi_dmul+0x96>
    9ca2:	2480      	movs	r4, #128	; 0x80
    9ca4:	465b      	mov	r3, fp
    9ca6:	0f42      	lsrs	r2, r0, #29
    9ca8:	0424      	lsls	r4, r4, #16
    9caa:	00db      	lsls	r3, r3, #3
    9cac:	4314      	orrs	r4, r2
    9cae:	431c      	orrs	r4, r3
    9cb0:	00c3      	lsls	r3, r0, #3
    9cb2:	4699      	mov	r9, r3
    9cb4:	4b68      	ldr	r3, [pc, #416]	; (9e58 <__aeabi_dmul+0x1e0>)
    9cb6:	46a3      	mov	fp, r4
    9cb8:	469c      	mov	ip, r3
    9cba:	2300      	movs	r3, #0
    9cbc:	2700      	movs	r7, #0
    9cbe:	4466      	add	r6, ip
    9cc0:	9302      	str	r3, [sp, #8]
    9cc2:	4643      	mov	r3, r8
    9cc4:	031c      	lsls	r4, r3, #12
    9cc6:	005a      	lsls	r2, r3, #1
    9cc8:	0fdb      	lsrs	r3, r3, #31
    9cca:	4650      	mov	r0, sl
    9ccc:	0b24      	lsrs	r4, r4, #12
    9cce:	0d52      	lsrs	r2, r2, #21
    9cd0:	4698      	mov	r8, r3
    9cd2:	d100      	bne.n	9cd6 <__aeabi_dmul+0x5e>
    9cd4:	e076      	b.n	9dc4 <__aeabi_dmul+0x14c>
    9cd6:	4b5f      	ldr	r3, [pc, #380]	; (9e54 <__aeabi_dmul+0x1dc>)
    9cd8:	429a      	cmp	r2, r3
    9cda:	d06d      	beq.n	9db8 <__aeabi_dmul+0x140>
    9cdc:	2380      	movs	r3, #128	; 0x80
    9cde:	0f41      	lsrs	r1, r0, #29
    9ce0:	041b      	lsls	r3, r3, #16
    9ce2:	430b      	orrs	r3, r1
    9ce4:	495c      	ldr	r1, [pc, #368]	; (9e58 <__aeabi_dmul+0x1e0>)
    9ce6:	00e4      	lsls	r4, r4, #3
    9ce8:	468c      	mov	ip, r1
    9cea:	431c      	orrs	r4, r3
    9cec:	00c3      	lsls	r3, r0, #3
    9cee:	2000      	movs	r0, #0
    9cf0:	4462      	add	r2, ip
    9cf2:	4641      	mov	r1, r8
    9cf4:	18b6      	adds	r6, r6, r2
    9cf6:	4069      	eors	r1, r5
    9cf8:	1c72      	adds	r2, r6, #1
    9cfa:	9101      	str	r1, [sp, #4]
    9cfc:	4694      	mov	ip, r2
    9cfe:	4307      	orrs	r7, r0
    9d00:	2f0f      	cmp	r7, #15
    9d02:	d900      	bls.n	9d06 <__aeabi_dmul+0x8e>
    9d04:	e0b0      	b.n	9e68 <__aeabi_dmul+0x1f0>
    9d06:	4a55      	ldr	r2, [pc, #340]	; (9e5c <__aeabi_dmul+0x1e4>)
    9d08:	00bf      	lsls	r7, r7, #2
    9d0a:	59d2      	ldr	r2, [r2, r7]
    9d0c:	4697      	mov	pc, r2
    9d0e:	465b      	mov	r3, fp
    9d10:	4303      	orrs	r3, r0
    9d12:	4699      	mov	r9, r3
    9d14:	d000      	beq.n	9d18 <__aeabi_dmul+0xa0>
    9d16:	e087      	b.n	9e28 <__aeabi_dmul+0x1b0>
    9d18:	2300      	movs	r3, #0
    9d1a:	469b      	mov	fp, r3
    9d1c:	3302      	adds	r3, #2
    9d1e:	2708      	movs	r7, #8
    9d20:	9302      	str	r3, [sp, #8]
    9d22:	e7ce      	b.n	9cc2 <__aeabi_dmul+0x4a>
    9d24:	4642      	mov	r2, r8
    9d26:	9201      	str	r2, [sp, #4]
    9d28:	2802      	cmp	r0, #2
    9d2a:	d067      	beq.n	9dfc <__aeabi_dmul+0x184>
    9d2c:	2803      	cmp	r0, #3
    9d2e:	d100      	bne.n	9d32 <__aeabi_dmul+0xba>
    9d30:	e20e      	b.n	a150 <__aeabi_dmul+0x4d8>
    9d32:	2801      	cmp	r0, #1
    9d34:	d000      	beq.n	9d38 <__aeabi_dmul+0xc0>
    9d36:	e162      	b.n	9ffe <__aeabi_dmul+0x386>
    9d38:	2300      	movs	r3, #0
    9d3a:	2400      	movs	r4, #0
    9d3c:	2200      	movs	r2, #0
    9d3e:	4699      	mov	r9, r3
    9d40:	9901      	ldr	r1, [sp, #4]
    9d42:	4001      	ands	r1, r0
    9d44:	b2cd      	uxtb	r5, r1
    9d46:	2100      	movs	r1, #0
    9d48:	0312      	lsls	r2, r2, #12
    9d4a:	0d0b      	lsrs	r3, r1, #20
    9d4c:	0b12      	lsrs	r2, r2, #12
    9d4e:	051b      	lsls	r3, r3, #20
    9d50:	4313      	orrs	r3, r2
    9d52:	4a43      	ldr	r2, [pc, #268]	; (9e60 <__aeabi_dmul+0x1e8>)
    9d54:	0524      	lsls	r4, r4, #20
    9d56:	4013      	ands	r3, r2
    9d58:	431c      	orrs	r4, r3
    9d5a:	0064      	lsls	r4, r4, #1
    9d5c:	07ed      	lsls	r5, r5, #31
    9d5e:	0864      	lsrs	r4, r4, #1
    9d60:	432c      	orrs	r4, r5
    9d62:	4648      	mov	r0, r9
    9d64:	0021      	movs	r1, r4
    9d66:	b007      	add	sp, #28
    9d68:	bc3c      	pop	{r2, r3, r4, r5}
    9d6a:	4690      	mov	r8, r2
    9d6c:	4699      	mov	r9, r3
    9d6e:	46a2      	mov	sl, r4
    9d70:	46ab      	mov	fp, r5
    9d72:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9d74:	4303      	orrs	r3, r0
    9d76:	4699      	mov	r9, r3
    9d78:	d04f      	beq.n	9e1a <__aeabi_dmul+0x1a2>
    9d7a:	465b      	mov	r3, fp
    9d7c:	2b00      	cmp	r3, #0
    9d7e:	d100      	bne.n	9d82 <__aeabi_dmul+0x10a>
    9d80:	e189      	b.n	a096 <__aeabi_dmul+0x41e>
    9d82:	4658      	mov	r0, fp
    9d84:	f000 feb8 	bl	aaf8 <__clzsi2>
    9d88:	0003      	movs	r3, r0
    9d8a:	3b0b      	subs	r3, #11
    9d8c:	2b1c      	cmp	r3, #28
    9d8e:	dd00      	ble.n	9d92 <__aeabi_dmul+0x11a>
    9d90:	e17a      	b.n	a088 <__aeabi_dmul+0x410>
    9d92:	221d      	movs	r2, #29
    9d94:	1ad3      	subs	r3, r2, r3
    9d96:	003a      	movs	r2, r7
    9d98:	0001      	movs	r1, r0
    9d9a:	465c      	mov	r4, fp
    9d9c:	40da      	lsrs	r2, r3
    9d9e:	3908      	subs	r1, #8
    9da0:	408c      	lsls	r4, r1
    9da2:	0013      	movs	r3, r2
    9da4:	408f      	lsls	r7, r1
    9da6:	4323      	orrs	r3, r4
    9da8:	469b      	mov	fp, r3
    9daa:	46b9      	mov	r9, r7
    9dac:	2300      	movs	r3, #0
    9dae:	4e2d      	ldr	r6, [pc, #180]	; (9e64 <__aeabi_dmul+0x1ec>)
    9db0:	2700      	movs	r7, #0
    9db2:	1a36      	subs	r6, r6, r0
    9db4:	9302      	str	r3, [sp, #8]
    9db6:	e784      	b.n	9cc2 <__aeabi_dmul+0x4a>
    9db8:	4653      	mov	r3, sl
    9dba:	4323      	orrs	r3, r4
    9dbc:	d12a      	bne.n	9e14 <__aeabi_dmul+0x19c>
    9dbe:	2400      	movs	r4, #0
    9dc0:	2002      	movs	r0, #2
    9dc2:	e796      	b.n	9cf2 <__aeabi_dmul+0x7a>
    9dc4:	4653      	mov	r3, sl
    9dc6:	4323      	orrs	r3, r4
    9dc8:	d020      	beq.n	9e0c <__aeabi_dmul+0x194>
    9dca:	2c00      	cmp	r4, #0
    9dcc:	d100      	bne.n	9dd0 <__aeabi_dmul+0x158>
    9dce:	e157      	b.n	a080 <__aeabi_dmul+0x408>
    9dd0:	0020      	movs	r0, r4
    9dd2:	f000 fe91 	bl	aaf8 <__clzsi2>
    9dd6:	0003      	movs	r3, r0
    9dd8:	3b0b      	subs	r3, #11
    9dda:	2b1c      	cmp	r3, #28
    9ddc:	dd00      	ble.n	9de0 <__aeabi_dmul+0x168>
    9dde:	e149      	b.n	a074 <__aeabi_dmul+0x3fc>
    9de0:	211d      	movs	r1, #29
    9de2:	1acb      	subs	r3, r1, r3
    9de4:	4651      	mov	r1, sl
    9de6:	0002      	movs	r2, r0
    9de8:	40d9      	lsrs	r1, r3
    9dea:	4653      	mov	r3, sl
    9dec:	3a08      	subs	r2, #8
    9dee:	4094      	lsls	r4, r2
    9df0:	4093      	lsls	r3, r2
    9df2:	430c      	orrs	r4, r1
    9df4:	4a1b      	ldr	r2, [pc, #108]	; (9e64 <__aeabi_dmul+0x1ec>)
    9df6:	1a12      	subs	r2, r2, r0
    9df8:	2000      	movs	r0, #0
    9dfa:	e77a      	b.n	9cf2 <__aeabi_dmul+0x7a>
    9dfc:	2501      	movs	r5, #1
    9dfe:	9b01      	ldr	r3, [sp, #4]
    9e00:	4c14      	ldr	r4, [pc, #80]	; (9e54 <__aeabi_dmul+0x1dc>)
    9e02:	401d      	ands	r5, r3
    9e04:	2300      	movs	r3, #0
    9e06:	2200      	movs	r2, #0
    9e08:	4699      	mov	r9, r3
    9e0a:	e79c      	b.n	9d46 <__aeabi_dmul+0xce>
    9e0c:	2400      	movs	r4, #0
    9e0e:	2200      	movs	r2, #0
    9e10:	2001      	movs	r0, #1
    9e12:	e76e      	b.n	9cf2 <__aeabi_dmul+0x7a>
    9e14:	4653      	mov	r3, sl
    9e16:	2003      	movs	r0, #3
    9e18:	e76b      	b.n	9cf2 <__aeabi_dmul+0x7a>
    9e1a:	2300      	movs	r3, #0
    9e1c:	469b      	mov	fp, r3
    9e1e:	3301      	adds	r3, #1
    9e20:	2704      	movs	r7, #4
    9e22:	2600      	movs	r6, #0
    9e24:	9302      	str	r3, [sp, #8]
    9e26:	e74c      	b.n	9cc2 <__aeabi_dmul+0x4a>
    9e28:	2303      	movs	r3, #3
    9e2a:	4681      	mov	r9, r0
    9e2c:	270c      	movs	r7, #12
    9e2e:	9302      	str	r3, [sp, #8]
    9e30:	e747      	b.n	9cc2 <__aeabi_dmul+0x4a>
    9e32:	2280      	movs	r2, #128	; 0x80
    9e34:	2300      	movs	r3, #0
    9e36:	2500      	movs	r5, #0
    9e38:	0312      	lsls	r2, r2, #12
    9e3a:	4699      	mov	r9, r3
    9e3c:	4c05      	ldr	r4, [pc, #20]	; (9e54 <__aeabi_dmul+0x1dc>)
    9e3e:	e782      	b.n	9d46 <__aeabi_dmul+0xce>
    9e40:	465c      	mov	r4, fp
    9e42:	464b      	mov	r3, r9
    9e44:	9802      	ldr	r0, [sp, #8]
    9e46:	e76f      	b.n	9d28 <__aeabi_dmul+0xb0>
    9e48:	465c      	mov	r4, fp
    9e4a:	464b      	mov	r3, r9
    9e4c:	9501      	str	r5, [sp, #4]
    9e4e:	9802      	ldr	r0, [sp, #8]
    9e50:	e76a      	b.n	9d28 <__aeabi_dmul+0xb0>
    9e52:	46c0      	nop			; (mov r8, r8)
    9e54:	000007ff 	.word	0x000007ff
    9e58:	fffffc01 	.word	0xfffffc01
    9e5c:	0000b0a0 	.word	0x0000b0a0
    9e60:	800fffff 	.word	0x800fffff
    9e64:	fffffc0d 	.word	0xfffffc0d
    9e68:	464a      	mov	r2, r9
    9e6a:	4649      	mov	r1, r9
    9e6c:	0c17      	lsrs	r7, r2, #16
    9e6e:	0c1a      	lsrs	r2, r3, #16
    9e70:	041b      	lsls	r3, r3, #16
    9e72:	0c1b      	lsrs	r3, r3, #16
    9e74:	0408      	lsls	r0, r1, #16
    9e76:	0019      	movs	r1, r3
    9e78:	0c00      	lsrs	r0, r0, #16
    9e7a:	4341      	muls	r1, r0
    9e7c:	0015      	movs	r5, r2
    9e7e:	4688      	mov	r8, r1
    9e80:	0019      	movs	r1, r3
    9e82:	437d      	muls	r5, r7
    9e84:	4379      	muls	r1, r7
    9e86:	9503      	str	r5, [sp, #12]
    9e88:	4689      	mov	r9, r1
    9e8a:	0029      	movs	r1, r5
    9e8c:	0015      	movs	r5, r2
    9e8e:	4345      	muls	r5, r0
    9e90:	444d      	add	r5, r9
    9e92:	9502      	str	r5, [sp, #8]
    9e94:	4645      	mov	r5, r8
    9e96:	0c2d      	lsrs	r5, r5, #16
    9e98:	46aa      	mov	sl, r5
    9e9a:	9d02      	ldr	r5, [sp, #8]
    9e9c:	4455      	add	r5, sl
    9e9e:	45a9      	cmp	r9, r5
    9ea0:	d906      	bls.n	9eb0 <__aeabi_dmul+0x238>
    9ea2:	468a      	mov	sl, r1
    9ea4:	2180      	movs	r1, #128	; 0x80
    9ea6:	0249      	lsls	r1, r1, #9
    9ea8:	4689      	mov	r9, r1
    9eaa:	44ca      	add	sl, r9
    9eac:	4651      	mov	r1, sl
    9eae:	9103      	str	r1, [sp, #12]
    9eb0:	0c29      	lsrs	r1, r5, #16
    9eb2:	9104      	str	r1, [sp, #16]
    9eb4:	4641      	mov	r1, r8
    9eb6:	0409      	lsls	r1, r1, #16
    9eb8:	042d      	lsls	r5, r5, #16
    9eba:	0c09      	lsrs	r1, r1, #16
    9ebc:	4688      	mov	r8, r1
    9ebe:	0029      	movs	r1, r5
    9ec0:	0c25      	lsrs	r5, r4, #16
    9ec2:	0424      	lsls	r4, r4, #16
    9ec4:	4441      	add	r1, r8
    9ec6:	0c24      	lsrs	r4, r4, #16
    9ec8:	9105      	str	r1, [sp, #20]
    9eca:	0021      	movs	r1, r4
    9ecc:	4341      	muls	r1, r0
    9ece:	4688      	mov	r8, r1
    9ed0:	0021      	movs	r1, r4
    9ed2:	4379      	muls	r1, r7
    9ed4:	468a      	mov	sl, r1
    9ed6:	4368      	muls	r0, r5
    9ed8:	4641      	mov	r1, r8
    9eda:	4450      	add	r0, sl
    9edc:	4681      	mov	r9, r0
    9ede:	0c08      	lsrs	r0, r1, #16
    9ee0:	4448      	add	r0, r9
    9ee2:	436f      	muls	r7, r5
    9ee4:	4582      	cmp	sl, r0
    9ee6:	d903      	bls.n	9ef0 <__aeabi_dmul+0x278>
    9ee8:	2180      	movs	r1, #128	; 0x80
    9eea:	0249      	lsls	r1, r1, #9
    9eec:	4689      	mov	r9, r1
    9eee:	444f      	add	r7, r9
    9ef0:	0c01      	lsrs	r1, r0, #16
    9ef2:	4689      	mov	r9, r1
    9ef4:	0039      	movs	r1, r7
    9ef6:	4449      	add	r1, r9
    9ef8:	9102      	str	r1, [sp, #8]
    9efa:	4641      	mov	r1, r8
    9efc:	040f      	lsls	r7, r1, #16
    9efe:	9904      	ldr	r1, [sp, #16]
    9f00:	0c3f      	lsrs	r7, r7, #16
    9f02:	4688      	mov	r8, r1
    9f04:	0400      	lsls	r0, r0, #16
    9f06:	19c0      	adds	r0, r0, r7
    9f08:	4480      	add	r8, r0
    9f0a:	4641      	mov	r1, r8
    9f0c:	9104      	str	r1, [sp, #16]
    9f0e:	4659      	mov	r1, fp
    9f10:	0c0f      	lsrs	r7, r1, #16
    9f12:	0409      	lsls	r1, r1, #16
    9f14:	0c09      	lsrs	r1, r1, #16
    9f16:	4688      	mov	r8, r1
    9f18:	4359      	muls	r1, r3
    9f1a:	468a      	mov	sl, r1
    9f1c:	0039      	movs	r1, r7
    9f1e:	4351      	muls	r1, r2
    9f20:	4689      	mov	r9, r1
    9f22:	4641      	mov	r1, r8
    9f24:	434a      	muls	r2, r1
    9f26:	4651      	mov	r1, sl
    9f28:	0c09      	lsrs	r1, r1, #16
    9f2a:	468b      	mov	fp, r1
    9f2c:	437b      	muls	r3, r7
    9f2e:	18d2      	adds	r2, r2, r3
    9f30:	445a      	add	r2, fp
    9f32:	4293      	cmp	r3, r2
    9f34:	d903      	bls.n	9f3e <__aeabi_dmul+0x2c6>
    9f36:	2380      	movs	r3, #128	; 0x80
    9f38:	025b      	lsls	r3, r3, #9
    9f3a:	469b      	mov	fp, r3
    9f3c:	44d9      	add	r9, fp
    9f3e:	4651      	mov	r1, sl
    9f40:	0409      	lsls	r1, r1, #16
    9f42:	0c09      	lsrs	r1, r1, #16
    9f44:	468a      	mov	sl, r1
    9f46:	4641      	mov	r1, r8
    9f48:	4361      	muls	r1, r4
    9f4a:	437c      	muls	r4, r7
    9f4c:	0c13      	lsrs	r3, r2, #16
    9f4e:	0412      	lsls	r2, r2, #16
    9f50:	444b      	add	r3, r9
    9f52:	4452      	add	r2, sl
    9f54:	46a1      	mov	r9, r4
    9f56:	468a      	mov	sl, r1
    9f58:	003c      	movs	r4, r7
    9f5a:	4641      	mov	r1, r8
    9f5c:	436c      	muls	r4, r5
    9f5e:	434d      	muls	r5, r1
    9f60:	4651      	mov	r1, sl
    9f62:	444d      	add	r5, r9
    9f64:	0c0f      	lsrs	r7, r1, #16
    9f66:	197d      	adds	r5, r7, r5
    9f68:	45a9      	cmp	r9, r5
    9f6a:	d903      	bls.n	9f74 <__aeabi_dmul+0x2fc>
    9f6c:	2180      	movs	r1, #128	; 0x80
    9f6e:	0249      	lsls	r1, r1, #9
    9f70:	4688      	mov	r8, r1
    9f72:	4444      	add	r4, r8
    9f74:	9f04      	ldr	r7, [sp, #16]
    9f76:	9903      	ldr	r1, [sp, #12]
    9f78:	46b8      	mov	r8, r7
    9f7a:	4441      	add	r1, r8
    9f7c:	468b      	mov	fp, r1
    9f7e:	4583      	cmp	fp, r0
    9f80:	4180      	sbcs	r0, r0
    9f82:	4241      	negs	r1, r0
    9f84:	4688      	mov	r8, r1
    9f86:	4651      	mov	r1, sl
    9f88:	0408      	lsls	r0, r1, #16
    9f8a:	042f      	lsls	r7, r5, #16
    9f8c:	0c00      	lsrs	r0, r0, #16
    9f8e:	183f      	adds	r7, r7, r0
    9f90:	4658      	mov	r0, fp
    9f92:	9902      	ldr	r1, [sp, #8]
    9f94:	1810      	adds	r0, r2, r0
    9f96:	4689      	mov	r9, r1
    9f98:	4290      	cmp	r0, r2
    9f9a:	4192      	sbcs	r2, r2
    9f9c:	444f      	add	r7, r9
    9f9e:	46ba      	mov	sl, r7
    9fa0:	4252      	negs	r2, r2
    9fa2:	4699      	mov	r9, r3
    9fa4:	4693      	mov	fp, r2
    9fa6:	44c2      	add	sl, r8
    9fa8:	44d1      	add	r9, sl
    9faa:	44cb      	add	fp, r9
    9fac:	428f      	cmp	r7, r1
    9fae:	41bf      	sbcs	r7, r7
    9fb0:	45c2      	cmp	sl, r8
    9fb2:	4189      	sbcs	r1, r1
    9fb4:	4599      	cmp	r9, r3
    9fb6:	419b      	sbcs	r3, r3
    9fb8:	4593      	cmp	fp, r2
    9fba:	4192      	sbcs	r2, r2
    9fbc:	427f      	negs	r7, r7
    9fbe:	4249      	negs	r1, r1
    9fc0:	0c2d      	lsrs	r5, r5, #16
    9fc2:	4252      	negs	r2, r2
    9fc4:	430f      	orrs	r7, r1
    9fc6:	425b      	negs	r3, r3
    9fc8:	4313      	orrs	r3, r2
    9fca:	197f      	adds	r7, r7, r5
    9fcc:	18ff      	adds	r7, r7, r3
    9fce:	465b      	mov	r3, fp
    9fd0:	193c      	adds	r4, r7, r4
    9fd2:	0ddb      	lsrs	r3, r3, #23
    9fd4:	9a05      	ldr	r2, [sp, #20]
    9fd6:	0264      	lsls	r4, r4, #9
    9fd8:	431c      	orrs	r4, r3
    9fda:	0243      	lsls	r3, r0, #9
    9fdc:	4313      	orrs	r3, r2
    9fde:	1e5d      	subs	r5, r3, #1
    9fe0:	41ab      	sbcs	r3, r5
    9fe2:	465a      	mov	r2, fp
    9fe4:	0dc0      	lsrs	r0, r0, #23
    9fe6:	4303      	orrs	r3, r0
    9fe8:	0252      	lsls	r2, r2, #9
    9fea:	4313      	orrs	r3, r2
    9fec:	01e2      	lsls	r2, r4, #7
    9fee:	d556      	bpl.n	a09e <__aeabi_dmul+0x426>
    9ff0:	2001      	movs	r0, #1
    9ff2:	085a      	lsrs	r2, r3, #1
    9ff4:	4003      	ands	r3, r0
    9ff6:	4313      	orrs	r3, r2
    9ff8:	07e2      	lsls	r2, r4, #31
    9ffa:	4313      	orrs	r3, r2
    9ffc:	0864      	lsrs	r4, r4, #1
    9ffe:	485a      	ldr	r0, [pc, #360]	; (a168 <__aeabi_dmul+0x4f0>)
    a000:	4460      	add	r0, ip
    a002:	2800      	cmp	r0, #0
    a004:	dd4d      	ble.n	a0a2 <__aeabi_dmul+0x42a>
    a006:	075a      	lsls	r2, r3, #29
    a008:	d009      	beq.n	a01e <__aeabi_dmul+0x3a6>
    a00a:	220f      	movs	r2, #15
    a00c:	401a      	ands	r2, r3
    a00e:	2a04      	cmp	r2, #4
    a010:	d005      	beq.n	a01e <__aeabi_dmul+0x3a6>
    a012:	1d1a      	adds	r2, r3, #4
    a014:	429a      	cmp	r2, r3
    a016:	419b      	sbcs	r3, r3
    a018:	425b      	negs	r3, r3
    a01a:	18e4      	adds	r4, r4, r3
    a01c:	0013      	movs	r3, r2
    a01e:	01e2      	lsls	r2, r4, #7
    a020:	d504      	bpl.n	a02c <__aeabi_dmul+0x3b4>
    a022:	2080      	movs	r0, #128	; 0x80
    a024:	4a51      	ldr	r2, [pc, #324]	; (a16c <__aeabi_dmul+0x4f4>)
    a026:	00c0      	lsls	r0, r0, #3
    a028:	4014      	ands	r4, r2
    a02a:	4460      	add	r0, ip
    a02c:	4a50      	ldr	r2, [pc, #320]	; (a170 <__aeabi_dmul+0x4f8>)
    a02e:	4290      	cmp	r0, r2
    a030:	dd00      	ble.n	a034 <__aeabi_dmul+0x3bc>
    a032:	e6e3      	b.n	9dfc <__aeabi_dmul+0x184>
    a034:	2501      	movs	r5, #1
    a036:	08db      	lsrs	r3, r3, #3
    a038:	0762      	lsls	r2, r4, #29
    a03a:	431a      	orrs	r2, r3
    a03c:	0264      	lsls	r4, r4, #9
    a03e:	9b01      	ldr	r3, [sp, #4]
    a040:	4691      	mov	r9, r2
    a042:	0b22      	lsrs	r2, r4, #12
    a044:	0544      	lsls	r4, r0, #21
    a046:	0d64      	lsrs	r4, r4, #21
    a048:	401d      	ands	r5, r3
    a04a:	e67c      	b.n	9d46 <__aeabi_dmul+0xce>
    a04c:	2280      	movs	r2, #128	; 0x80
    a04e:	4659      	mov	r1, fp
    a050:	0312      	lsls	r2, r2, #12
    a052:	4211      	tst	r1, r2
    a054:	d008      	beq.n	a068 <__aeabi_dmul+0x3f0>
    a056:	4214      	tst	r4, r2
    a058:	d106      	bne.n	a068 <__aeabi_dmul+0x3f0>
    a05a:	4322      	orrs	r2, r4
    a05c:	0312      	lsls	r2, r2, #12
    a05e:	0b12      	lsrs	r2, r2, #12
    a060:	4645      	mov	r5, r8
    a062:	4699      	mov	r9, r3
    a064:	4c43      	ldr	r4, [pc, #268]	; (a174 <__aeabi_dmul+0x4fc>)
    a066:	e66e      	b.n	9d46 <__aeabi_dmul+0xce>
    a068:	465b      	mov	r3, fp
    a06a:	431a      	orrs	r2, r3
    a06c:	0312      	lsls	r2, r2, #12
    a06e:	0b12      	lsrs	r2, r2, #12
    a070:	4c40      	ldr	r4, [pc, #256]	; (a174 <__aeabi_dmul+0x4fc>)
    a072:	e668      	b.n	9d46 <__aeabi_dmul+0xce>
    a074:	0003      	movs	r3, r0
    a076:	4654      	mov	r4, sl
    a078:	3b28      	subs	r3, #40	; 0x28
    a07a:	409c      	lsls	r4, r3
    a07c:	2300      	movs	r3, #0
    a07e:	e6b9      	b.n	9df4 <__aeabi_dmul+0x17c>
    a080:	f000 fd3a 	bl	aaf8 <__clzsi2>
    a084:	3020      	adds	r0, #32
    a086:	e6a6      	b.n	9dd6 <__aeabi_dmul+0x15e>
    a088:	0003      	movs	r3, r0
    a08a:	3b28      	subs	r3, #40	; 0x28
    a08c:	409f      	lsls	r7, r3
    a08e:	2300      	movs	r3, #0
    a090:	46bb      	mov	fp, r7
    a092:	4699      	mov	r9, r3
    a094:	e68a      	b.n	9dac <__aeabi_dmul+0x134>
    a096:	f000 fd2f 	bl	aaf8 <__clzsi2>
    a09a:	3020      	adds	r0, #32
    a09c:	e674      	b.n	9d88 <__aeabi_dmul+0x110>
    a09e:	46b4      	mov	ip, r6
    a0a0:	e7ad      	b.n	9ffe <__aeabi_dmul+0x386>
    a0a2:	2501      	movs	r5, #1
    a0a4:	1a2a      	subs	r2, r5, r0
    a0a6:	2a38      	cmp	r2, #56	; 0x38
    a0a8:	dd06      	ble.n	a0b8 <__aeabi_dmul+0x440>
    a0aa:	9b01      	ldr	r3, [sp, #4]
    a0ac:	2400      	movs	r4, #0
    a0ae:	401d      	ands	r5, r3
    a0b0:	2300      	movs	r3, #0
    a0b2:	2200      	movs	r2, #0
    a0b4:	4699      	mov	r9, r3
    a0b6:	e646      	b.n	9d46 <__aeabi_dmul+0xce>
    a0b8:	2a1f      	cmp	r2, #31
    a0ba:	dc21      	bgt.n	a100 <__aeabi_dmul+0x488>
    a0bc:	2520      	movs	r5, #32
    a0be:	0020      	movs	r0, r4
    a0c0:	1aad      	subs	r5, r5, r2
    a0c2:	001e      	movs	r6, r3
    a0c4:	40ab      	lsls	r3, r5
    a0c6:	40a8      	lsls	r0, r5
    a0c8:	40d6      	lsrs	r6, r2
    a0ca:	1e5d      	subs	r5, r3, #1
    a0cc:	41ab      	sbcs	r3, r5
    a0ce:	4330      	orrs	r0, r6
    a0d0:	4318      	orrs	r0, r3
    a0d2:	40d4      	lsrs	r4, r2
    a0d4:	0743      	lsls	r3, r0, #29
    a0d6:	d009      	beq.n	a0ec <__aeabi_dmul+0x474>
    a0d8:	230f      	movs	r3, #15
    a0da:	4003      	ands	r3, r0
    a0dc:	2b04      	cmp	r3, #4
    a0de:	d005      	beq.n	a0ec <__aeabi_dmul+0x474>
    a0e0:	0003      	movs	r3, r0
    a0e2:	1d18      	adds	r0, r3, #4
    a0e4:	4298      	cmp	r0, r3
    a0e6:	419b      	sbcs	r3, r3
    a0e8:	425b      	negs	r3, r3
    a0ea:	18e4      	adds	r4, r4, r3
    a0ec:	0223      	lsls	r3, r4, #8
    a0ee:	d521      	bpl.n	a134 <__aeabi_dmul+0x4bc>
    a0f0:	2501      	movs	r5, #1
    a0f2:	9b01      	ldr	r3, [sp, #4]
    a0f4:	2401      	movs	r4, #1
    a0f6:	401d      	ands	r5, r3
    a0f8:	2300      	movs	r3, #0
    a0fa:	2200      	movs	r2, #0
    a0fc:	4699      	mov	r9, r3
    a0fe:	e622      	b.n	9d46 <__aeabi_dmul+0xce>
    a100:	251f      	movs	r5, #31
    a102:	0021      	movs	r1, r4
    a104:	426d      	negs	r5, r5
    a106:	1a28      	subs	r0, r5, r0
    a108:	40c1      	lsrs	r1, r0
    a10a:	0008      	movs	r0, r1
    a10c:	2a20      	cmp	r2, #32
    a10e:	d01d      	beq.n	a14c <__aeabi_dmul+0x4d4>
    a110:	355f      	adds	r5, #95	; 0x5f
    a112:	1aaa      	subs	r2, r5, r2
    a114:	4094      	lsls	r4, r2
    a116:	4323      	orrs	r3, r4
    a118:	1e5c      	subs	r4, r3, #1
    a11a:	41a3      	sbcs	r3, r4
    a11c:	2507      	movs	r5, #7
    a11e:	4303      	orrs	r3, r0
    a120:	401d      	ands	r5, r3
    a122:	2200      	movs	r2, #0
    a124:	2d00      	cmp	r5, #0
    a126:	d009      	beq.n	a13c <__aeabi_dmul+0x4c4>
    a128:	220f      	movs	r2, #15
    a12a:	2400      	movs	r4, #0
    a12c:	401a      	ands	r2, r3
    a12e:	0018      	movs	r0, r3
    a130:	2a04      	cmp	r2, #4
    a132:	d1d6      	bne.n	a0e2 <__aeabi_dmul+0x46a>
    a134:	0003      	movs	r3, r0
    a136:	0765      	lsls	r5, r4, #29
    a138:	0264      	lsls	r4, r4, #9
    a13a:	0b22      	lsrs	r2, r4, #12
    a13c:	08db      	lsrs	r3, r3, #3
    a13e:	432b      	orrs	r3, r5
    a140:	2501      	movs	r5, #1
    a142:	4699      	mov	r9, r3
    a144:	9b01      	ldr	r3, [sp, #4]
    a146:	2400      	movs	r4, #0
    a148:	401d      	ands	r5, r3
    a14a:	e5fc      	b.n	9d46 <__aeabi_dmul+0xce>
    a14c:	2400      	movs	r4, #0
    a14e:	e7e2      	b.n	a116 <__aeabi_dmul+0x49e>
    a150:	2280      	movs	r2, #128	; 0x80
    a152:	2501      	movs	r5, #1
    a154:	0312      	lsls	r2, r2, #12
    a156:	4322      	orrs	r2, r4
    a158:	9901      	ldr	r1, [sp, #4]
    a15a:	0312      	lsls	r2, r2, #12
    a15c:	0b12      	lsrs	r2, r2, #12
    a15e:	400d      	ands	r5, r1
    a160:	4699      	mov	r9, r3
    a162:	4c04      	ldr	r4, [pc, #16]	; (a174 <__aeabi_dmul+0x4fc>)
    a164:	e5ef      	b.n	9d46 <__aeabi_dmul+0xce>
    a166:	46c0      	nop			; (mov r8, r8)
    a168:	000003ff 	.word	0x000003ff
    a16c:	feffffff 	.word	0xfeffffff
    a170:	000007fe 	.word	0x000007fe
    a174:	000007ff 	.word	0x000007ff

0000a178 <__aeabi_dsub>:
    a178:	b5f0      	push	{r4, r5, r6, r7, lr}
    a17a:	4646      	mov	r6, r8
    a17c:	46d6      	mov	lr, sl
    a17e:	464f      	mov	r7, r9
    a180:	030c      	lsls	r4, r1, #12
    a182:	b5c0      	push	{r6, r7, lr}
    a184:	0fcd      	lsrs	r5, r1, #31
    a186:	004e      	lsls	r6, r1, #1
    a188:	0a61      	lsrs	r1, r4, #9
    a18a:	0f44      	lsrs	r4, r0, #29
    a18c:	430c      	orrs	r4, r1
    a18e:	00c1      	lsls	r1, r0, #3
    a190:	0058      	lsls	r0, r3, #1
    a192:	0d40      	lsrs	r0, r0, #21
    a194:	4684      	mov	ip, r0
    a196:	468a      	mov	sl, r1
    a198:	000f      	movs	r7, r1
    a19a:	0319      	lsls	r1, r3, #12
    a19c:	0f50      	lsrs	r0, r2, #29
    a19e:	0a49      	lsrs	r1, r1, #9
    a1a0:	4301      	orrs	r1, r0
    a1a2:	48c6      	ldr	r0, [pc, #792]	; (a4bc <__aeabi_dsub+0x344>)
    a1a4:	0d76      	lsrs	r6, r6, #21
    a1a6:	46a8      	mov	r8, r5
    a1a8:	0fdb      	lsrs	r3, r3, #31
    a1aa:	00d2      	lsls	r2, r2, #3
    a1ac:	4584      	cmp	ip, r0
    a1ae:	d100      	bne.n	a1b2 <__aeabi_dsub+0x3a>
    a1b0:	e0d8      	b.n	a364 <__aeabi_dsub+0x1ec>
    a1b2:	2001      	movs	r0, #1
    a1b4:	4043      	eors	r3, r0
    a1b6:	42ab      	cmp	r3, r5
    a1b8:	d100      	bne.n	a1bc <__aeabi_dsub+0x44>
    a1ba:	e0a6      	b.n	a30a <__aeabi_dsub+0x192>
    a1bc:	4660      	mov	r0, ip
    a1be:	1a35      	subs	r5, r6, r0
    a1c0:	2d00      	cmp	r5, #0
    a1c2:	dc00      	bgt.n	a1c6 <__aeabi_dsub+0x4e>
    a1c4:	e105      	b.n	a3d2 <__aeabi_dsub+0x25a>
    a1c6:	2800      	cmp	r0, #0
    a1c8:	d110      	bne.n	a1ec <__aeabi_dsub+0x74>
    a1ca:	000b      	movs	r3, r1
    a1cc:	4313      	orrs	r3, r2
    a1ce:	d100      	bne.n	a1d2 <__aeabi_dsub+0x5a>
    a1d0:	e0d7      	b.n	a382 <__aeabi_dsub+0x20a>
    a1d2:	1e6b      	subs	r3, r5, #1
    a1d4:	2b00      	cmp	r3, #0
    a1d6:	d000      	beq.n	a1da <__aeabi_dsub+0x62>
    a1d8:	e14b      	b.n	a472 <__aeabi_dsub+0x2fa>
    a1da:	4653      	mov	r3, sl
    a1dc:	1a9f      	subs	r7, r3, r2
    a1de:	45ba      	cmp	sl, r7
    a1e0:	4180      	sbcs	r0, r0
    a1e2:	1a64      	subs	r4, r4, r1
    a1e4:	4240      	negs	r0, r0
    a1e6:	1a24      	subs	r4, r4, r0
    a1e8:	2601      	movs	r6, #1
    a1ea:	e01e      	b.n	a22a <__aeabi_dsub+0xb2>
    a1ec:	4bb3      	ldr	r3, [pc, #716]	; (a4bc <__aeabi_dsub+0x344>)
    a1ee:	429e      	cmp	r6, r3
    a1f0:	d048      	beq.n	a284 <__aeabi_dsub+0x10c>
    a1f2:	2380      	movs	r3, #128	; 0x80
    a1f4:	041b      	lsls	r3, r3, #16
    a1f6:	4319      	orrs	r1, r3
    a1f8:	2d38      	cmp	r5, #56	; 0x38
    a1fa:	dd00      	ble.n	a1fe <__aeabi_dsub+0x86>
    a1fc:	e119      	b.n	a432 <__aeabi_dsub+0x2ba>
    a1fe:	2d1f      	cmp	r5, #31
    a200:	dd00      	ble.n	a204 <__aeabi_dsub+0x8c>
    a202:	e14c      	b.n	a49e <__aeabi_dsub+0x326>
    a204:	2320      	movs	r3, #32
    a206:	000f      	movs	r7, r1
    a208:	1b5b      	subs	r3, r3, r5
    a20a:	0010      	movs	r0, r2
    a20c:	409a      	lsls	r2, r3
    a20e:	409f      	lsls	r7, r3
    a210:	40e8      	lsrs	r0, r5
    a212:	1e53      	subs	r3, r2, #1
    a214:	419a      	sbcs	r2, r3
    a216:	40e9      	lsrs	r1, r5
    a218:	4307      	orrs	r7, r0
    a21a:	4317      	orrs	r7, r2
    a21c:	4653      	mov	r3, sl
    a21e:	1bdf      	subs	r7, r3, r7
    a220:	1a61      	subs	r1, r4, r1
    a222:	45ba      	cmp	sl, r7
    a224:	41a4      	sbcs	r4, r4
    a226:	4264      	negs	r4, r4
    a228:	1b0c      	subs	r4, r1, r4
    a22a:	0223      	lsls	r3, r4, #8
    a22c:	d400      	bmi.n	a230 <__aeabi_dsub+0xb8>
    a22e:	e0c5      	b.n	a3bc <__aeabi_dsub+0x244>
    a230:	0264      	lsls	r4, r4, #9
    a232:	0a65      	lsrs	r5, r4, #9
    a234:	2d00      	cmp	r5, #0
    a236:	d100      	bne.n	a23a <__aeabi_dsub+0xc2>
    a238:	e0f6      	b.n	a428 <__aeabi_dsub+0x2b0>
    a23a:	0028      	movs	r0, r5
    a23c:	f000 fc5c 	bl	aaf8 <__clzsi2>
    a240:	0003      	movs	r3, r0
    a242:	3b08      	subs	r3, #8
    a244:	2b1f      	cmp	r3, #31
    a246:	dd00      	ble.n	a24a <__aeabi_dsub+0xd2>
    a248:	e0e9      	b.n	a41e <__aeabi_dsub+0x2a6>
    a24a:	2220      	movs	r2, #32
    a24c:	003c      	movs	r4, r7
    a24e:	1ad2      	subs	r2, r2, r3
    a250:	409d      	lsls	r5, r3
    a252:	40d4      	lsrs	r4, r2
    a254:	409f      	lsls	r7, r3
    a256:	4325      	orrs	r5, r4
    a258:	429e      	cmp	r6, r3
    a25a:	dd00      	ble.n	a25e <__aeabi_dsub+0xe6>
    a25c:	e0db      	b.n	a416 <__aeabi_dsub+0x29e>
    a25e:	1b9e      	subs	r6, r3, r6
    a260:	1c73      	adds	r3, r6, #1
    a262:	2b1f      	cmp	r3, #31
    a264:	dd00      	ble.n	a268 <__aeabi_dsub+0xf0>
    a266:	e10a      	b.n	a47e <__aeabi_dsub+0x306>
    a268:	2220      	movs	r2, #32
    a26a:	0038      	movs	r0, r7
    a26c:	1ad2      	subs	r2, r2, r3
    a26e:	0029      	movs	r1, r5
    a270:	4097      	lsls	r7, r2
    a272:	002c      	movs	r4, r5
    a274:	4091      	lsls	r1, r2
    a276:	40d8      	lsrs	r0, r3
    a278:	1e7a      	subs	r2, r7, #1
    a27a:	4197      	sbcs	r7, r2
    a27c:	40dc      	lsrs	r4, r3
    a27e:	2600      	movs	r6, #0
    a280:	4301      	orrs	r1, r0
    a282:	430f      	orrs	r7, r1
    a284:	077b      	lsls	r3, r7, #29
    a286:	d009      	beq.n	a29c <__aeabi_dsub+0x124>
    a288:	230f      	movs	r3, #15
    a28a:	403b      	ands	r3, r7
    a28c:	2b04      	cmp	r3, #4
    a28e:	d005      	beq.n	a29c <__aeabi_dsub+0x124>
    a290:	1d3b      	adds	r3, r7, #4
    a292:	42bb      	cmp	r3, r7
    a294:	41bf      	sbcs	r7, r7
    a296:	427f      	negs	r7, r7
    a298:	19e4      	adds	r4, r4, r7
    a29a:	001f      	movs	r7, r3
    a29c:	0223      	lsls	r3, r4, #8
    a29e:	d525      	bpl.n	a2ec <__aeabi_dsub+0x174>
    a2a0:	4b86      	ldr	r3, [pc, #536]	; (a4bc <__aeabi_dsub+0x344>)
    a2a2:	3601      	adds	r6, #1
    a2a4:	429e      	cmp	r6, r3
    a2a6:	d100      	bne.n	a2aa <__aeabi_dsub+0x132>
    a2a8:	e0af      	b.n	a40a <__aeabi_dsub+0x292>
    a2aa:	4b85      	ldr	r3, [pc, #532]	; (a4c0 <__aeabi_dsub+0x348>)
    a2ac:	2501      	movs	r5, #1
    a2ae:	401c      	ands	r4, r3
    a2b0:	4643      	mov	r3, r8
    a2b2:	0762      	lsls	r2, r4, #29
    a2b4:	08ff      	lsrs	r7, r7, #3
    a2b6:	0264      	lsls	r4, r4, #9
    a2b8:	0576      	lsls	r6, r6, #21
    a2ba:	4317      	orrs	r7, r2
    a2bc:	0b24      	lsrs	r4, r4, #12
    a2be:	0d76      	lsrs	r6, r6, #21
    a2c0:	401d      	ands	r5, r3
    a2c2:	2100      	movs	r1, #0
    a2c4:	0324      	lsls	r4, r4, #12
    a2c6:	0b23      	lsrs	r3, r4, #12
    a2c8:	0d0c      	lsrs	r4, r1, #20
    a2ca:	4a7e      	ldr	r2, [pc, #504]	; (a4c4 <__aeabi_dsub+0x34c>)
    a2cc:	0524      	lsls	r4, r4, #20
    a2ce:	431c      	orrs	r4, r3
    a2d0:	4014      	ands	r4, r2
    a2d2:	0533      	lsls	r3, r6, #20
    a2d4:	4323      	orrs	r3, r4
    a2d6:	005b      	lsls	r3, r3, #1
    a2d8:	07ed      	lsls	r5, r5, #31
    a2da:	085b      	lsrs	r3, r3, #1
    a2dc:	432b      	orrs	r3, r5
    a2de:	0038      	movs	r0, r7
    a2e0:	0019      	movs	r1, r3
    a2e2:	bc1c      	pop	{r2, r3, r4}
    a2e4:	4690      	mov	r8, r2
    a2e6:	4699      	mov	r9, r3
    a2e8:	46a2      	mov	sl, r4
    a2ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a2ec:	2501      	movs	r5, #1
    a2ee:	4643      	mov	r3, r8
    a2f0:	0762      	lsls	r2, r4, #29
    a2f2:	08ff      	lsrs	r7, r7, #3
    a2f4:	4317      	orrs	r7, r2
    a2f6:	08e4      	lsrs	r4, r4, #3
    a2f8:	401d      	ands	r5, r3
    a2fa:	4b70      	ldr	r3, [pc, #448]	; (a4bc <__aeabi_dsub+0x344>)
    a2fc:	429e      	cmp	r6, r3
    a2fe:	d036      	beq.n	a36e <__aeabi_dsub+0x1f6>
    a300:	0324      	lsls	r4, r4, #12
    a302:	0576      	lsls	r6, r6, #21
    a304:	0b24      	lsrs	r4, r4, #12
    a306:	0d76      	lsrs	r6, r6, #21
    a308:	e7db      	b.n	a2c2 <__aeabi_dsub+0x14a>
    a30a:	4663      	mov	r3, ip
    a30c:	1af3      	subs	r3, r6, r3
    a30e:	2b00      	cmp	r3, #0
    a310:	dc00      	bgt.n	a314 <__aeabi_dsub+0x19c>
    a312:	e094      	b.n	a43e <__aeabi_dsub+0x2c6>
    a314:	4660      	mov	r0, ip
    a316:	2800      	cmp	r0, #0
    a318:	d035      	beq.n	a386 <__aeabi_dsub+0x20e>
    a31a:	4868      	ldr	r0, [pc, #416]	; (a4bc <__aeabi_dsub+0x344>)
    a31c:	4286      	cmp	r6, r0
    a31e:	d0b1      	beq.n	a284 <__aeabi_dsub+0x10c>
    a320:	2780      	movs	r7, #128	; 0x80
    a322:	043f      	lsls	r7, r7, #16
    a324:	4339      	orrs	r1, r7
    a326:	2b38      	cmp	r3, #56	; 0x38
    a328:	dc00      	bgt.n	a32c <__aeabi_dsub+0x1b4>
    a32a:	e0fd      	b.n	a528 <__aeabi_dsub+0x3b0>
    a32c:	430a      	orrs	r2, r1
    a32e:	0017      	movs	r7, r2
    a330:	2100      	movs	r1, #0
    a332:	1e7a      	subs	r2, r7, #1
    a334:	4197      	sbcs	r7, r2
    a336:	4457      	add	r7, sl
    a338:	4557      	cmp	r7, sl
    a33a:	4180      	sbcs	r0, r0
    a33c:	1909      	adds	r1, r1, r4
    a33e:	4244      	negs	r4, r0
    a340:	190c      	adds	r4, r1, r4
    a342:	0223      	lsls	r3, r4, #8
    a344:	d53a      	bpl.n	a3bc <__aeabi_dsub+0x244>
    a346:	4b5d      	ldr	r3, [pc, #372]	; (a4bc <__aeabi_dsub+0x344>)
    a348:	3601      	adds	r6, #1
    a34a:	429e      	cmp	r6, r3
    a34c:	d100      	bne.n	a350 <__aeabi_dsub+0x1d8>
    a34e:	e14b      	b.n	a5e8 <__aeabi_dsub+0x470>
    a350:	2201      	movs	r2, #1
    a352:	4b5b      	ldr	r3, [pc, #364]	; (a4c0 <__aeabi_dsub+0x348>)
    a354:	401c      	ands	r4, r3
    a356:	087b      	lsrs	r3, r7, #1
    a358:	4017      	ands	r7, r2
    a35a:	431f      	orrs	r7, r3
    a35c:	07e2      	lsls	r2, r4, #31
    a35e:	4317      	orrs	r7, r2
    a360:	0864      	lsrs	r4, r4, #1
    a362:	e78f      	b.n	a284 <__aeabi_dsub+0x10c>
    a364:	0008      	movs	r0, r1
    a366:	4310      	orrs	r0, r2
    a368:	d000      	beq.n	a36c <__aeabi_dsub+0x1f4>
    a36a:	e724      	b.n	a1b6 <__aeabi_dsub+0x3e>
    a36c:	e721      	b.n	a1b2 <__aeabi_dsub+0x3a>
    a36e:	0023      	movs	r3, r4
    a370:	433b      	orrs	r3, r7
    a372:	d100      	bne.n	a376 <__aeabi_dsub+0x1fe>
    a374:	e1b9      	b.n	a6ea <__aeabi_dsub+0x572>
    a376:	2280      	movs	r2, #128	; 0x80
    a378:	0312      	lsls	r2, r2, #12
    a37a:	4314      	orrs	r4, r2
    a37c:	0324      	lsls	r4, r4, #12
    a37e:	0b24      	lsrs	r4, r4, #12
    a380:	e79f      	b.n	a2c2 <__aeabi_dsub+0x14a>
    a382:	002e      	movs	r6, r5
    a384:	e77e      	b.n	a284 <__aeabi_dsub+0x10c>
    a386:	0008      	movs	r0, r1
    a388:	4310      	orrs	r0, r2
    a38a:	d100      	bne.n	a38e <__aeabi_dsub+0x216>
    a38c:	e0ca      	b.n	a524 <__aeabi_dsub+0x3ac>
    a38e:	1e58      	subs	r0, r3, #1
    a390:	4684      	mov	ip, r0
    a392:	2800      	cmp	r0, #0
    a394:	d000      	beq.n	a398 <__aeabi_dsub+0x220>
    a396:	e0e7      	b.n	a568 <__aeabi_dsub+0x3f0>
    a398:	4452      	add	r2, sl
    a39a:	4552      	cmp	r2, sl
    a39c:	4180      	sbcs	r0, r0
    a39e:	1864      	adds	r4, r4, r1
    a3a0:	4240      	negs	r0, r0
    a3a2:	1824      	adds	r4, r4, r0
    a3a4:	0017      	movs	r7, r2
    a3a6:	2601      	movs	r6, #1
    a3a8:	0223      	lsls	r3, r4, #8
    a3aa:	d507      	bpl.n	a3bc <__aeabi_dsub+0x244>
    a3ac:	2602      	movs	r6, #2
    a3ae:	e7cf      	b.n	a350 <__aeabi_dsub+0x1d8>
    a3b0:	4664      	mov	r4, ip
    a3b2:	432c      	orrs	r4, r5
    a3b4:	d100      	bne.n	a3b8 <__aeabi_dsub+0x240>
    a3b6:	e1b3      	b.n	a720 <__aeabi_dsub+0x5a8>
    a3b8:	002c      	movs	r4, r5
    a3ba:	4667      	mov	r7, ip
    a3bc:	077b      	lsls	r3, r7, #29
    a3be:	d000      	beq.n	a3c2 <__aeabi_dsub+0x24a>
    a3c0:	e762      	b.n	a288 <__aeabi_dsub+0x110>
    a3c2:	0763      	lsls	r3, r4, #29
    a3c4:	08ff      	lsrs	r7, r7, #3
    a3c6:	431f      	orrs	r7, r3
    a3c8:	2501      	movs	r5, #1
    a3ca:	4643      	mov	r3, r8
    a3cc:	08e4      	lsrs	r4, r4, #3
    a3ce:	401d      	ands	r5, r3
    a3d0:	e793      	b.n	a2fa <__aeabi_dsub+0x182>
    a3d2:	2d00      	cmp	r5, #0
    a3d4:	d178      	bne.n	a4c8 <__aeabi_dsub+0x350>
    a3d6:	1c75      	adds	r5, r6, #1
    a3d8:	056d      	lsls	r5, r5, #21
    a3da:	0d6d      	lsrs	r5, r5, #21
    a3dc:	2d01      	cmp	r5, #1
    a3de:	dc00      	bgt.n	a3e2 <__aeabi_dsub+0x26a>
    a3e0:	e0f2      	b.n	a5c8 <__aeabi_dsub+0x450>
    a3e2:	4650      	mov	r0, sl
    a3e4:	1a80      	subs	r0, r0, r2
    a3e6:	4582      	cmp	sl, r0
    a3e8:	41bf      	sbcs	r7, r7
    a3ea:	1a65      	subs	r5, r4, r1
    a3ec:	427f      	negs	r7, r7
    a3ee:	1bed      	subs	r5, r5, r7
    a3f0:	4684      	mov	ip, r0
    a3f2:	0228      	lsls	r0, r5, #8
    a3f4:	d400      	bmi.n	a3f8 <__aeabi_dsub+0x280>
    a3f6:	e08c      	b.n	a512 <__aeabi_dsub+0x39a>
    a3f8:	4650      	mov	r0, sl
    a3fa:	1a17      	subs	r7, r2, r0
    a3fc:	42ba      	cmp	r2, r7
    a3fe:	4192      	sbcs	r2, r2
    a400:	1b0c      	subs	r4, r1, r4
    a402:	4255      	negs	r5, r2
    a404:	1b65      	subs	r5, r4, r5
    a406:	4698      	mov	r8, r3
    a408:	e714      	b.n	a234 <__aeabi_dsub+0xbc>
    a40a:	2501      	movs	r5, #1
    a40c:	4643      	mov	r3, r8
    a40e:	2400      	movs	r4, #0
    a410:	401d      	ands	r5, r3
    a412:	2700      	movs	r7, #0
    a414:	e755      	b.n	a2c2 <__aeabi_dsub+0x14a>
    a416:	4c2a      	ldr	r4, [pc, #168]	; (a4c0 <__aeabi_dsub+0x348>)
    a418:	1af6      	subs	r6, r6, r3
    a41a:	402c      	ands	r4, r5
    a41c:	e732      	b.n	a284 <__aeabi_dsub+0x10c>
    a41e:	003d      	movs	r5, r7
    a420:	3828      	subs	r0, #40	; 0x28
    a422:	4085      	lsls	r5, r0
    a424:	2700      	movs	r7, #0
    a426:	e717      	b.n	a258 <__aeabi_dsub+0xe0>
    a428:	0038      	movs	r0, r7
    a42a:	f000 fb65 	bl	aaf8 <__clzsi2>
    a42e:	3020      	adds	r0, #32
    a430:	e706      	b.n	a240 <__aeabi_dsub+0xc8>
    a432:	430a      	orrs	r2, r1
    a434:	0017      	movs	r7, r2
    a436:	2100      	movs	r1, #0
    a438:	1e7a      	subs	r2, r7, #1
    a43a:	4197      	sbcs	r7, r2
    a43c:	e6ee      	b.n	a21c <__aeabi_dsub+0xa4>
    a43e:	2b00      	cmp	r3, #0
    a440:	d000      	beq.n	a444 <__aeabi_dsub+0x2cc>
    a442:	e0e5      	b.n	a610 <__aeabi_dsub+0x498>
    a444:	1c73      	adds	r3, r6, #1
    a446:	469c      	mov	ip, r3
    a448:	055b      	lsls	r3, r3, #21
    a44a:	0d5b      	lsrs	r3, r3, #21
    a44c:	2b01      	cmp	r3, #1
    a44e:	dc00      	bgt.n	a452 <__aeabi_dsub+0x2da>
    a450:	e09f      	b.n	a592 <__aeabi_dsub+0x41a>
    a452:	4b1a      	ldr	r3, [pc, #104]	; (a4bc <__aeabi_dsub+0x344>)
    a454:	459c      	cmp	ip, r3
    a456:	d100      	bne.n	a45a <__aeabi_dsub+0x2e2>
    a458:	e0c5      	b.n	a5e6 <__aeabi_dsub+0x46e>
    a45a:	4452      	add	r2, sl
    a45c:	4552      	cmp	r2, sl
    a45e:	4180      	sbcs	r0, r0
    a460:	1864      	adds	r4, r4, r1
    a462:	4240      	negs	r0, r0
    a464:	1824      	adds	r4, r4, r0
    a466:	07e7      	lsls	r7, r4, #31
    a468:	0852      	lsrs	r2, r2, #1
    a46a:	4317      	orrs	r7, r2
    a46c:	0864      	lsrs	r4, r4, #1
    a46e:	4666      	mov	r6, ip
    a470:	e708      	b.n	a284 <__aeabi_dsub+0x10c>
    a472:	4812      	ldr	r0, [pc, #72]	; (a4bc <__aeabi_dsub+0x344>)
    a474:	4285      	cmp	r5, r0
    a476:	d100      	bne.n	a47a <__aeabi_dsub+0x302>
    a478:	e085      	b.n	a586 <__aeabi_dsub+0x40e>
    a47a:	001d      	movs	r5, r3
    a47c:	e6bc      	b.n	a1f8 <__aeabi_dsub+0x80>
    a47e:	0029      	movs	r1, r5
    a480:	3e1f      	subs	r6, #31
    a482:	40f1      	lsrs	r1, r6
    a484:	2b20      	cmp	r3, #32
    a486:	d100      	bne.n	a48a <__aeabi_dsub+0x312>
    a488:	e07f      	b.n	a58a <__aeabi_dsub+0x412>
    a48a:	2240      	movs	r2, #64	; 0x40
    a48c:	1ad3      	subs	r3, r2, r3
    a48e:	409d      	lsls	r5, r3
    a490:	432f      	orrs	r7, r5
    a492:	1e7d      	subs	r5, r7, #1
    a494:	41af      	sbcs	r7, r5
    a496:	2400      	movs	r4, #0
    a498:	430f      	orrs	r7, r1
    a49a:	2600      	movs	r6, #0
    a49c:	e78e      	b.n	a3bc <__aeabi_dsub+0x244>
    a49e:	002b      	movs	r3, r5
    a4a0:	000f      	movs	r7, r1
    a4a2:	3b20      	subs	r3, #32
    a4a4:	40df      	lsrs	r7, r3
    a4a6:	2d20      	cmp	r5, #32
    a4a8:	d071      	beq.n	a58e <__aeabi_dsub+0x416>
    a4aa:	2340      	movs	r3, #64	; 0x40
    a4ac:	1b5d      	subs	r5, r3, r5
    a4ae:	40a9      	lsls	r1, r5
    a4b0:	430a      	orrs	r2, r1
    a4b2:	1e51      	subs	r1, r2, #1
    a4b4:	418a      	sbcs	r2, r1
    a4b6:	2100      	movs	r1, #0
    a4b8:	4317      	orrs	r7, r2
    a4ba:	e6af      	b.n	a21c <__aeabi_dsub+0xa4>
    a4bc:	000007ff 	.word	0x000007ff
    a4c0:	ff7fffff 	.word	0xff7fffff
    a4c4:	800fffff 	.word	0x800fffff
    a4c8:	2e00      	cmp	r6, #0
    a4ca:	d03e      	beq.n	a54a <__aeabi_dsub+0x3d2>
    a4cc:	4eb3      	ldr	r6, [pc, #716]	; (a79c <__aeabi_dsub+0x624>)
    a4ce:	45b4      	cmp	ip, r6
    a4d0:	d045      	beq.n	a55e <__aeabi_dsub+0x3e6>
    a4d2:	2680      	movs	r6, #128	; 0x80
    a4d4:	0436      	lsls	r6, r6, #16
    a4d6:	426d      	negs	r5, r5
    a4d8:	4334      	orrs	r4, r6
    a4da:	2d38      	cmp	r5, #56	; 0x38
    a4dc:	dd00      	ble.n	a4e0 <__aeabi_dsub+0x368>
    a4de:	e0a8      	b.n	a632 <__aeabi_dsub+0x4ba>
    a4e0:	2d1f      	cmp	r5, #31
    a4e2:	dd00      	ble.n	a4e6 <__aeabi_dsub+0x36e>
    a4e4:	e11f      	b.n	a726 <__aeabi_dsub+0x5ae>
    a4e6:	2620      	movs	r6, #32
    a4e8:	0027      	movs	r7, r4
    a4ea:	4650      	mov	r0, sl
    a4ec:	1b76      	subs	r6, r6, r5
    a4ee:	40b7      	lsls	r7, r6
    a4f0:	40e8      	lsrs	r0, r5
    a4f2:	4307      	orrs	r7, r0
    a4f4:	4650      	mov	r0, sl
    a4f6:	40b0      	lsls	r0, r6
    a4f8:	1e46      	subs	r6, r0, #1
    a4fa:	41b0      	sbcs	r0, r6
    a4fc:	40ec      	lsrs	r4, r5
    a4fe:	4338      	orrs	r0, r7
    a500:	1a17      	subs	r7, r2, r0
    a502:	42ba      	cmp	r2, r7
    a504:	4192      	sbcs	r2, r2
    a506:	1b0c      	subs	r4, r1, r4
    a508:	4252      	negs	r2, r2
    a50a:	1aa4      	subs	r4, r4, r2
    a50c:	4666      	mov	r6, ip
    a50e:	4698      	mov	r8, r3
    a510:	e68b      	b.n	a22a <__aeabi_dsub+0xb2>
    a512:	4664      	mov	r4, ip
    a514:	4667      	mov	r7, ip
    a516:	432c      	orrs	r4, r5
    a518:	d000      	beq.n	a51c <__aeabi_dsub+0x3a4>
    a51a:	e68b      	b.n	a234 <__aeabi_dsub+0xbc>
    a51c:	2500      	movs	r5, #0
    a51e:	2600      	movs	r6, #0
    a520:	2700      	movs	r7, #0
    a522:	e6ea      	b.n	a2fa <__aeabi_dsub+0x182>
    a524:	001e      	movs	r6, r3
    a526:	e6ad      	b.n	a284 <__aeabi_dsub+0x10c>
    a528:	2b1f      	cmp	r3, #31
    a52a:	dc60      	bgt.n	a5ee <__aeabi_dsub+0x476>
    a52c:	2720      	movs	r7, #32
    a52e:	1af8      	subs	r0, r7, r3
    a530:	000f      	movs	r7, r1
    a532:	4684      	mov	ip, r0
    a534:	4087      	lsls	r7, r0
    a536:	0010      	movs	r0, r2
    a538:	40d8      	lsrs	r0, r3
    a53a:	4307      	orrs	r7, r0
    a53c:	4660      	mov	r0, ip
    a53e:	4082      	lsls	r2, r0
    a540:	1e50      	subs	r0, r2, #1
    a542:	4182      	sbcs	r2, r0
    a544:	40d9      	lsrs	r1, r3
    a546:	4317      	orrs	r7, r2
    a548:	e6f5      	b.n	a336 <__aeabi_dsub+0x1be>
    a54a:	0026      	movs	r6, r4
    a54c:	4650      	mov	r0, sl
    a54e:	4306      	orrs	r6, r0
    a550:	d005      	beq.n	a55e <__aeabi_dsub+0x3e6>
    a552:	43ed      	mvns	r5, r5
    a554:	2d00      	cmp	r5, #0
    a556:	d0d3      	beq.n	a500 <__aeabi_dsub+0x388>
    a558:	4e90      	ldr	r6, [pc, #576]	; (a79c <__aeabi_dsub+0x624>)
    a55a:	45b4      	cmp	ip, r6
    a55c:	d1bd      	bne.n	a4da <__aeabi_dsub+0x362>
    a55e:	000c      	movs	r4, r1
    a560:	0017      	movs	r7, r2
    a562:	4666      	mov	r6, ip
    a564:	4698      	mov	r8, r3
    a566:	e68d      	b.n	a284 <__aeabi_dsub+0x10c>
    a568:	488c      	ldr	r0, [pc, #560]	; (a79c <__aeabi_dsub+0x624>)
    a56a:	4283      	cmp	r3, r0
    a56c:	d00b      	beq.n	a586 <__aeabi_dsub+0x40e>
    a56e:	4663      	mov	r3, ip
    a570:	e6d9      	b.n	a326 <__aeabi_dsub+0x1ae>
    a572:	2d00      	cmp	r5, #0
    a574:	d000      	beq.n	a578 <__aeabi_dsub+0x400>
    a576:	e096      	b.n	a6a6 <__aeabi_dsub+0x52e>
    a578:	0008      	movs	r0, r1
    a57a:	4310      	orrs	r0, r2
    a57c:	d100      	bne.n	a580 <__aeabi_dsub+0x408>
    a57e:	e0e2      	b.n	a746 <__aeabi_dsub+0x5ce>
    a580:	000c      	movs	r4, r1
    a582:	0017      	movs	r7, r2
    a584:	4698      	mov	r8, r3
    a586:	4e85      	ldr	r6, [pc, #532]	; (a79c <__aeabi_dsub+0x624>)
    a588:	e67c      	b.n	a284 <__aeabi_dsub+0x10c>
    a58a:	2500      	movs	r5, #0
    a58c:	e780      	b.n	a490 <__aeabi_dsub+0x318>
    a58e:	2100      	movs	r1, #0
    a590:	e78e      	b.n	a4b0 <__aeabi_dsub+0x338>
    a592:	0023      	movs	r3, r4
    a594:	4650      	mov	r0, sl
    a596:	4303      	orrs	r3, r0
    a598:	2e00      	cmp	r6, #0
    a59a:	d000      	beq.n	a59e <__aeabi_dsub+0x426>
    a59c:	e0a8      	b.n	a6f0 <__aeabi_dsub+0x578>
    a59e:	2b00      	cmp	r3, #0
    a5a0:	d100      	bne.n	a5a4 <__aeabi_dsub+0x42c>
    a5a2:	e0de      	b.n	a762 <__aeabi_dsub+0x5ea>
    a5a4:	000b      	movs	r3, r1
    a5a6:	4313      	orrs	r3, r2
    a5a8:	d100      	bne.n	a5ac <__aeabi_dsub+0x434>
    a5aa:	e66b      	b.n	a284 <__aeabi_dsub+0x10c>
    a5ac:	4452      	add	r2, sl
    a5ae:	4552      	cmp	r2, sl
    a5b0:	4180      	sbcs	r0, r0
    a5b2:	1864      	adds	r4, r4, r1
    a5b4:	4240      	negs	r0, r0
    a5b6:	1824      	adds	r4, r4, r0
    a5b8:	0017      	movs	r7, r2
    a5ba:	0223      	lsls	r3, r4, #8
    a5bc:	d400      	bmi.n	a5c0 <__aeabi_dsub+0x448>
    a5be:	e6fd      	b.n	a3bc <__aeabi_dsub+0x244>
    a5c0:	4b77      	ldr	r3, [pc, #476]	; (a7a0 <__aeabi_dsub+0x628>)
    a5c2:	4666      	mov	r6, ip
    a5c4:	401c      	ands	r4, r3
    a5c6:	e65d      	b.n	a284 <__aeabi_dsub+0x10c>
    a5c8:	0025      	movs	r5, r4
    a5ca:	4650      	mov	r0, sl
    a5cc:	4305      	orrs	r5, r0
    a5ce:	2e00      	cmp	r6, #0
    a5d0:	d1cf      	bne.n	a572 <__aeabi_dsub+0x3fa>
    a5d2:	2d00      	cmp	r5, #0
    a5d4:	d14f      	bne.n	a676 <__aeabi_dsub+0x4fe>
    a5d6:	000c      	movs	r4, r1
    a5d8:	4314      	orrs	r4, r2
    a5da:	d100      	bne.n	a5de <__aeabi_dsub+0x466>
    a5dc:	e0a0      	b.n	a720 <__aeabi_dsub+0x5a8>
    a5de:	000c      	movs	r4, r1
    a5e0:	0017      	movs	r7, r2
    a5e2:	4698      	mov	r8, r3
    a5e4:	e64e      	b.n	a284 <__aeabi_dsub+0x10c>
    a5e6:	4666      	mov	r6, ip
    a5e8:	2400      	movs	r4, #0
    a5ea:	2700      	movs	r7, #0
    a5ec:	e685      	b.n	a2fa <__aeabi_dsub+0x182>
    a5ee:	001f      	movs	r7, r3
    a5f0:	0008      	movs	r0, r1
    a5f2:	3f20      	subs	r7, #32
    a5f4:	40f8      	lsrs	r0, r7
    a5f6:	0007      	movs	r7, r0
    a5f8:	2b20      	cmp	r3, #32
    a5fa:	d100      	bne.n	a5fe <__aeabi_dsub+0x486>
    a5fc:	e08e      	b.n	a71c <__aeabi_dsub+0x5a4>
    a5fe:	2040      	movs	r0, #64	; 0x40
    a600:	1ac3      	subs	r3, r0, r3
    a602:	4099      	lsls	r1, r3
    a604:	430a      	orrs	r2, r1
    a606:	1e51      	subs	r1, r2, #1
    a608:	418a      	sbcs	r2, r1
    a60a:	2100      	movs	r1, #0
    a60c:	4317      	orrs	r7, r2
    a60e:	e692      	b.n	a336 <__aeabi_dsub+0x1be>
    a610:	2e00      	cmp	r6, #0
    a612:	d114      	bne.n	a63e <__aeabi_dsub+0x4c6>
    a614:	0026      	movs	r6, r4
    a616:	4650      	mov	r0, sl
    a618:	4306      	orrs	r6, r0
    a61a:	d062      	beq.n	a6e2 <__aeabi_dsub+0x56a>
    a61c:	43db      	mvns	r3, r3
    a61e:	2b00      	cmp	r3, #0
    a620:	d15c      	bne.n	a6dc <__aeabi_dsub+0x564>
    a622:	1887      	adds	r7, r0, r2
    a624:	4297      	cmp	r7, r2
    a626:	4192      	sbcs	r2, r2
    a628:	1864      	adds	r4, r4, r1
    a62a:	4252      	negs	r2, r2
    a62c:	18a4      	adds	r4, r4, r2
    a62e:	4666      	mov	r6, ip
    a630:	e687      	b.n	a342 <__aeabi_dsub+0x1ca>
    a632:	4650      	mov	r0, sl
    a634:	4320      	orrs	r0, r4
    a636:	1e44      	subs	r4, r0, #1
    a638:	41a0      	sbcs	r0, r4
    a63a:	2400      	movs	r4, #0
    a63c:	e760      	b.n	a500 <__aeabi_dsub+0x388>
    a63e:	4e57      	ldr	r6, [pc, #348]	; (a79c <__aeabi_dsub+0x624>)
    a640:	45b4      	cmp	ip, r6
    a642:	d04e      	beq.n	a6e2 <__aeabi_dsub+0x56a>
    a644:	2680      	movs	r6, #128	; 0x80
    a646:	0436      	lsls	r6, r6, #16
    a648:	425b      	negs	r3, r3
    a64a:	4334      	orrs	r4, r6
    a64c:	2b38      	cmp	r3, #56	; 0x38
    a64e:	dd00      	ble.n	a652 <__aeabi_dsub+0x4da>
    a650:	e07f      	b.n	a752 <__aeabi_dsub+0x5da>
    a652:	2b1f      	cmp	r3, #31
    a654:	dd00      	ble.n	a658 <__aeabi_dsub+0x4e0>
    a656:	e08b      	b.n	a770 <__aeabi_dsub+0x5f8>
    a658:	2620      	movs	r6, #32
    a65a:	0027      	movs	r7, r4
    a65c:	4650      	mov	r0, sl
    a65e:	1af6      	subs	r6, r6, r3
    a660:	40b7      	lsls	r7, r6
    a662:	40d8      	lsrs	r0, r3
    a664:	4307      	orrs	r7, r0
    a666:	4650      	mov	r0, sl
    a668:	40b0      	lsls	r0, r6
    a66a:	1e46      	subs	r6, r0, #1
    a66c:	41b0      	sbcs	r0, r6
    a66e:	4307      	orrs	r7, r0
    a670:	40dc      	lsrs	r4, r3
    a672:	18bf      	adds	r7, r7, r2
    a674:	e7d6      	b.n	a624 <__aeabi_dsub+0x4ac>
    a676:	000d      	movs	r5, r1
    a678:	4315      	orrs	r5, r2
    a67a:	d100      	bne.n	a67e <__aeabi_dsub+0x506>
    a67c:	e602      	b.n	a284 <__aeabi_dsub+0x10c>
    a67e:	4650      	mov	r0, sl
    a680:	1a80      	subs	r0, r0, r2
    a682:	4582      	cmp	sl, r0
    a684:	41bf      	sbcs	r7, r7
    a686:	1a65      	subs	r5, r4, r1
    a688:	427f      	negs	r7, r7
    a68a:	1bed      	subs	r5, r5, r7
    a68c:	4684      	mov	ip, r0
    a68e:	0228      	lsls	r0, r5, #8
    a690:	d400      	bmi.n	a694 <__aeabi_dsub+0x51c>
    a692:	e68d      	b.n	a3b0 <__aeabi_dsub+0x238>
    a694:	4650      	mov	r0, sl
    a696:	1a17      	subs	r7, r2, r0
    a698:	42ba      	cmp	r2, r7
    a69a:	4192      	sbcs	r2, r2
    a69c:	1b0c      	subs	r4, r1, r4
    a69e:	4252      	negs	r2, r2
    a6a0:	1aa4      	subs	r4, r4, r2
    a6a2:	4698      	mov	r8, r3
    a6a4:	e5ee      	b.n	a284 <__aeabi_dsub+0x10c>
    a6a6:	000d      	movs	r5, r1
    a6a8:	4315      	orrs	r5, r2
    a6aa:	d100      	bne.n	a6ae <__aeabi_dsub+0x536>
    a6ac:	e76b      	b.n	a586 <__aeabi_dsub+0x40e>
    a6ae:	4650      	mov	r0, sl
    a6b0:	0767      	lsls	r7, r4, #29
    a6b2:	08c0      	lsrs	r0, r0, #3
    a6b4:	4307      	orrs	r7, r0
    a6b6:	2080      	movs	r0, #128	; 0x80
    a6b8:	08e4      	lsrs	r4, r4, #3
    a6ba:	0300      	lsls	r0, r0, #12
    a6bc:	4204      	tst	r4, r0
    a6be:	d007      	beq.n	a6d0 <__aeabi_dsub+0x558>
    a6c0:	08cd      	lsrs	r5, r1, #3
    a6c2:	4205      	tst	r5, r0
    a6c4:	d104      	bne.n	a6d0 <__aeabi_dsub+0x558>
    a6c6:	002c      	movs	r4, r5
    a6c8:	4698      	mov	r8, r3
    a6ca:	08d7      	lsrs	r7, r2, #3
    a6cc:	0749      	lsls	r1, r1, #29
    a6ce:	430f      	orrs	r7, r1
    a6d0:	0f7b      	lsrs	r3, r7, #29
    a6d2:	00e4      	lsls	r4, r4, #3
    a6d4:	431c      	orrs	r4, r3
    a6d6:	00ff      	lsls	r7, r7, #3
    a6d8:	4e30      	ldr	r6, [pc, #192]	; (a79c <__aeabi_dsub+0x624>)
    a6da:	e5d3      	b.n	a284 <__aeabi_dsub+0x10c>
    a6dc:	4e2f      	ldr	r6, [pc, #188]	; (a79c <__aeabi_dsub+0x624>)
    a6de:	45b4      	cmp	ip, r6
    a6e0:	d1b4      	bne.n	a64c <__aeabi_dsub+0x4d4>
    a6e2:	000c      	movs	r4, r1
    a6e4:	0017      	movs	r7, r2
    a6e6:	4666      	mov	r6, ip
    a6e8:	e5cc      	b.n	a284 <__aeabi_dsub+0x10c>
    a6ea:	2700      	movs	r7, #0
    a6ec:	2400      	movs	r4, #0
    a6ee:	e5e8      	b.n	a2c2 <__aeabi_dsub+0x14a>
    a6f0:	2b00      	cmp	r3, #0
    a6f2:	d039      	beq.n	a768 <__aeabi_dsub+0x5f0>
    a6f4:	000b      	movs	r3, r1
    a6f6:	4313      	orrs	r3, r2
    a6f8:	d100      	bne.n	a6fc <__aeabi_dsub+0x584>
    a6fa:	e744      	b.n	a586 <__aeabi_dsub+0x40e>
    a6fc:	08c0      	lsrs	r0, r0, #3
    a6fe:	0767      	lsls	r7, r4, #29
    a700:	4307      	orrs	r7, r0
    a702:	2080      	movs	r0, #128	; 0x80
    a704:	08e4      	lsrs	r4, r4, #3
    a706:	0300      	lsls	r0, r0, #12
    a708:	4204      	tst	r4, r0
    a70a:	d0e1      	beq.n	a6d0 <__aeabi_dsub+0x558>
    a70c:	08cb      	lsrs	r3, r1, #3
    a70e:	4203      	tst	r3, r0
    a710:	d1de      	bne.n	a6d0 <__aeabi_dsub+0x558>
    a712:	08d7      	lsrs	r7, r2, #3
    a714:	0749      	lsls	r1, r1, #29
    a716:	430f      	orrs	r7, r1
    a718:	001c      	movs	r4, r3
    a71a:	e7d9      	b.n	a6d0 <__aeabi_dsub+0x558>
    a71c:	2100      	movs	r1, #0
    a71e:	e771      	b.n	a604 <__aeabi_dsub+0x48c>
    a720:	2500      	movs	r5, #0
    a722:	2700      	movs	r7, #0
    a724:	e5e9      	b.n	a2fa <__aeabi_dsub+0x182>
    a726:	002e      	movs	r6, r5
    a728:	0027      	movs	r7, r4
    a72a:	3e20      	subs	r6, #32
    a72c:	40f7      	lsrs	r7, r6
    a72e:	2d20      	cmp	r5, #32
    a730:	d02f      	beq.n	a792 <__aeabi_dsub+0x61a>
    a732:	2640      	movs	r6, #64	; 0x40
    a734:	1b75      	subs	r5, r6, r5
    a736:	40ac      	lsls	r4, r5
    a738:	4650      	mov	r0, sl
    a73a:	4320      	orrs	r0, r4
    a73c:	1e44      	subs	r4, r0, #1
    a73e:	41a0      	sbcs	r0, r4
    a740:	2400      	movs	r4, #0
    a742:	4338      	orrs	r0, r7
    a744:	e6dc      	b.n	a500 <__aeabi_dsub+0x388>
    a746:	2480      	movs	r4, #128	; 0x80
    a748:	2500      	movs	r5, #0
    a74a:	0324      	lsls	r4, r4, #12
    a74c:	4e13      	ldr	r6, [pc, #76]	; (a79c <__aeabi_dsub+0x624>)
    a74e:	2700      	movs	r7, #0
    a750:	e5d3      	b.n	a2fa <__aeabi_dsub+0x182>
    a752:	4650      	mov	r0, sl
    a754:	4320      	orrs	r0, r4
    a756:	0007      	movs	r7, r0
    a758:	1e78      	subs	r0, r7, #1
    a75a:	4187      	sbcs	r7, r0
    a75c:	2400      	movs	r4, #0
    a75e:	18bf      	adds	r7, r7, r2
    a760:	e760      	b.n	a624 <__aeabi_dsub+0x4ac>
    a762:	000c      	movs	r4, r1
    a764:	0017      	movs	r7, r2
    a766:	e58d      	b.n	a284 <__aeabi_dsub+0x10c>
    a768:	000c      	movs	r4, r1
    a76a:	0017      	movs	r7, r2
    a76c:	4e0b      	ldr	r6, [pc, #44]	; (a79c <__aeabi_dsub+0x624>)
    a76e:	e589      	b.n	a284 <__aeabi_dsub+0x10c>
    a770:	001e      	movs	r6, r3
    a772:	0027      	movs	r7, r4
    a774:	3e20      	subs	r6, #32
    a776:	40f7      	lsrs	r7, r6
    a778:	2b20      	cmp	r3, #32
    a77a:	d00c      	beq.n	a796 <__aeabi_dsub+0x61e>
    a77c:	2640      	movs	r6, #64	; 0x40
    a77e:	1af3      	subs	r3, r6, r3
    a780:	409c      	lsls	r4, r3
    a782:	4650      	mov	r0, sl
    a784:	4320      	orrs	r0, r4
    a786:	1e44      	subs	r4, r0, #1
    a788:	41a0      	sbcs	r0, r4
    a78a:	4307      	orrs	r7, r0
    a78c:	2400      	movs	r4, #0
    a78e:	18bf      	adds	r7, r7, r2
    a790:	e748      	b.n	a624 <__aeabi_dsub+0x4ac>
    a792:	2400      	movs	r4, #0
    a794:	e7d0      	b.n	a738 <__aeabi_dsub+0x5c0>
    a796:	2400      	movs	r4, #0
    a798:	e7f3      	b.n	a782 <__aeabi_dsub+0x60a>
    a79a:	46c0      	nop			; (mov r8, r8)
    a79c:	000007ff 	.word	0x000007ff
    a7a0:	ff7fffff 	.word	0xff7fffff

0000a7a4 <__aeabi_dcmpun>:
    a7a4:	b570      	push	{r4, r5, r6, lr}
    a7a6:	4e0e      	ldr	r6, [pc, #56]	; (a7e0 <__aeabi_dcmpun+0x3c>)
    a7a8:	030d      	lsls	r5, r1, #12
    a7aa:	031c      	lsls	r4, r3, #12
    a7ac:	0049      	lsls	r1, r1, #1
    a7ae:	005b      	lsls	r3, r3, #1
    a7b0:	0b2d      	lsrs	r5, r5, #12
    a7b2:	0d49      	lsrs	r1, r1, #21
    a7b4:	0b24      	lsrs	r4, r4, #12
    a7b6:	0d5b      	lsrs	r3, r3, #21
    a7b8:	42b1      	cmp	r1, r6
    a7ba:	d004      	beq.n	a7c6 <__aeabi_dcmpun+0x22>
    a7bc:	4908      	ldr	r1, [pc, #32]	; (a7e0 <__aeabi_dcmpun+0x3c>)
    a7be:	2000      	movs	r0, #0
    a7c0:	428b      	cmp	r3, r1
    a7c2:	d008      	beq.n	a7d6 <__aeabi_dcmpun+0x32>
    a7c4:	bd70      	pop	{r4, r5, r6, pc}
    a7c6:	4305      	orrs	r5, r0
    a7c8:	2001      	movs	r0, #1
    a7ca:	2d00      	cmp	r5, #0
    a7cc:	d1fa      	bne.n	a7c4 <__aeabi_dcmpun+0x20>
    a7ce:	4904      	ldr	r1, [pc, #16]	; (a7e0 <__aeabi_dcmpun+0x3c>)
    a7d0:	2000      	movs	r0, #0
    a7d2:	428b      	cmp	r3, r1
    a7d4:	d1f6      	bne.n	a7c4 <__aeabi_dcmpun+0x20>
    a7d6:	4314      	orrs	r4, r2
    a7d8:	0020      	movs	r0, r4
    a7da:	1e44      	subs	r4, r0, #1
    a7dc:	41a0      	sbcs	r0, r4
    a7de:	e7f1      	b.n	a7c4 <__aeabi_dcmpun+0x20>
    a7e0:	000007ff 	.word	0x000007ff

0000a7e4 <__aeabi_d2iz>:
    a7e4:	b530      	push	{r4, r5, lr}
    a7e6:	4d13      	ldr	r5, [pc, #76]	; (a834 <__aeabi_d2iz+0x50>)
    a7e8:	030a      	lsls	r2, r1, #12
    a7ea:	004b      	lsls	r3, r1, #1
    a7ec:	0b12      	lsrs	r2, r2, #12
    a7ee:	0d5b      	lsrs	r3, r3, #21
    a7f0:	0fc9      	lsrs	r1, r1, #31
    a7f2:	2400      	movs	r4, #0
    a7f4:	42ab      	cmp	r3, r5
    a7f6:	dd10      	ble.n	a81a <__aeabi_d2iz+0x36>
    a7f8:	4c0f      	ldr	r4, [pc, #60]	; (a838 <__aeabi_d2iz+0x54>)
    a7fa:	42a3      	cmp	r3, r4
    a7fc:	dc0f      	bgt.n	a81e <__aeabi_d2iz+0x3a>
    a7fe:	2480      	movs	r4, #128	; 0x80
    a800:	4d0e      	ldr	r5, [pc, #56]	; (a83c <__aeabi_d2iz+0x58>)
    a802:	0364      	lsls	r4, r4, #13
    a804:	4322      	orrs	r2, r4
    a806:	1aed      	subs	r5, r5, r3
    a808:	2d1f      	cmp	r5, #31
    a80a:	dd0b      	ble.n	a824 <__aeabi_d2iz+0x40>
    a80c:	480c      	ldr	r0, [pc, #48]	; (a840 <__aeabi_d2iz+0x5c>)
    a80e:	1ac3      	subs	r3, r0, r3
    a810:	40da      	lsrs	r2, r3
    a812:	4254      	negs	r4, r2
    a814:	2900      	cmp	r1, #0
    a816:	d100      	bne.n	a81a <__aeabi_d2iz+0x36>
    a818:	0014      	movs	r4, r2
    a81a:	0020      	movs	r0, r4
    a81c:	bd30      	pop	{r4, r5, pc}
    a81e:	4b09      	ldr	r3, [pc, #36]	; (a844 <__aeabi_d2iz+0x60>)
    a820:	18cc      	adds	r4, r1, r3
    a822:	e7fa      	b.n	a81a <__aeabi_d2iz+0x36>
    a824:	4c08      	ldr	r4, [pc, #32]	; (a848 <__aeabi_d2iz+0x64>)
    a826:	40e8      	lsrs	r0, r5
    a828:	46a4      	mov	ip, r4
    a82a:	4463      	add	r3, ip
    a82c:	409a      	lsls	r2, r3
    a82e:	4302      	orrs	r2, r0
    a830:	e7ef      	b.n	a812 <__aeabi_d2iz+0x2e>
    a832:	46c0      	nop			; (mov r8, r8)
    a834:	000003fe 	.word	0x000003fe
    a838:	0000041d 	.word	0x0000041d
    a83c:	00000433 	.word	0x00000433
    a840:	00000413 	.word	0x00000413
    a844:	7fffffff 	.word	0x7fffffff
    a848:	fffffbed 	.word	0xfffffbed

0000a84c <__aeabi_i2d>:
    a84c:	b570      	push	{r4, r5, r6, lr}
    a84e:	2800      	cmp	r0, #0
    a850:	d030      	beq.n	a8b4 <__aeabi_i2d+0x68>
    a852:	17c3      	asrs	r3, r0, #31
    a854:	18c4      	adds	r4, r0, r3
    a856:	405c      	eors	r4, r3
    a858:	0fc5      	lsrs	r5, r0, #31
    a85a:	0020      	movs	r0, r4
    a85c:	f000 f94c 	bl	aaf8 <__clzsi2>
    a860:	4b17      	ldr	r3, [pc, #92]	; (a8c0 <__aeabi_i2d+0x74>)
    a862:	4a18      	ldr	r2, [pc, #96]	; (a8c4 <__aeabi_i2d+0x78>)
    a864:	1a1b      	subs	r3, r3, r0
    a866:	1ad2      	subs	r2, r2, r3
    a868:	2a1f      	cmp	r2, #31
    a86a:	dd18      	ble.n	a89e <__aeabi_i2d+0x52>
    a86c:	4a16      	ldr	r2, [pc, #88]	; (a8c8 <__aeabi_i2d+0x7c>)
    a86e:	1ad2      	subs	r2, r2, r3
    a870:	4094      	lsls	r4, r2
    a872:	2200      	movs	r2, #0
    a874:	0324      	lsls	r4, r4, #12
    a876:	055b      	lsls	r3, r3, #21
    a878:	0b24      	lsrs	r4, r4, #12
    a87a:	0d5b      	lsrs	r3, r3, #21
    a87c:	2100      	movs	r1, #0
    a87e:	0010      	movs	r0, r2
    a880:	0324      	lsls	r4, r4, #12
    a882:	0d0a      	lsrs	r2, r1, #20
    a884:	0b24      	lsrs	r4, r4, #12
    a886:	0512      	lsls	r2, r2, #20
    a888:	4322      	orrs	r2, r4
    a88a:	4c10      	ldr	r4, [pc, #64]	; (a8cc <__aeabi_i2d+0x80>)
    a88c:	051b      	lsls	r3, r3, #20
    a88e:	4022      	ands	r2, r4
    a890:	4313      	orrs	r3, r2
    a892:	005b      	lsls	r3, r3, #1
    a894:	07ed      	lsls	r5, r5, #31
    a896:	085b      	lsrs	r3, r3, #1
    a898:	432b      	orrs	r3, r5
    a89a:	0019      	movs	r1, r3
    a89c:	bd70      	pop	{r4, r5, r6, pc}
    a89e:	0021      	movs	r1, r4
    a8a0:	4091      	lsls	r1, r2
    a8a2:	000a      	movs	r2, r1
    a8a4:	210b      	movs	r1, #11
    a8a6:	1a08      	subs	r0, r1, r0
    a8a8:	40c4      	lsrs	r4, r0
    a8aa:	055b      	lsls	r3, r3, #21
    a8ac:	0324      	lsls	r4, r4, #12
    a8ae:	0b24      	lsrs	r4, r4, #12
    a8b0:	0d5b      	lsrs	r3, r3, #21
    a8b2:	e7e3      	b.n	a87c <__aeabi_i2d+0x30>
    a8b4:	2500      	movs	r5, #0
    a8b6:	2300      	movs	r3, #0
    a8b8:	2400      	movs	r4, #0
    a8ba:	2200      	movs	r2, #0
    a8bc:	e7de      	b.n	a87c <__aeabi_i2d+0x30>
    a8be:	46c0      	nop			; (mov r8, r8)
    a8c0:	0000041e 	.word	0x0000041e
    a8c4:	00000433 	.word	0x00000433
    a8c8:	00000413 	.word	0x00000413
    a8cc:	800fffff 	.word	0x800fffff

0000a8d0 <__aeabi_ui2d>:
    a8d0:	b510      	push	{r4, lr}
    a8d2:	1e04      	subs	r4, r0, #0
    a8d4:	d028      	beq.n	a928 <__aeabi_ui2d+0x58>
    a8d6:	f000 f90f 	bl	aaf8 <__clzsi2>
    a8da:	4b15      	ldr	r3, [pc, #84]	; (a930 <__aeabi_ui2d+0x60>)
    a8dc:	4a15      	ldr	r2, [pc, #84]	; (a934 <__aeabi_ui2d+0x64>)
    a8de:	1a1b      	subs	r3, r3, r0
    a8e0:	1ad2      	subs	r2, r2, r3
    a8e2:	2a1f      	cmp	r2, #31
    a8e4:	dd15      	ble.n	a912 <__aeabi_ui2d+0x42>
    a8e6:	4a14      	ldr	r2, [pc, #80]	; (a938 <__aeabi_ui2d+0x68>)
    a8e8:	1ad2      	subs	r2, r2, r3
    a8ea:	4094      	lsls	r4, r2
    a8ec:	2200      	movs	r2, #0
    a8ee:	0324      	lsls	r4, r4, #12
    a8f0:	055b      	lsls	r3, r3, #21
    a8f2:	0b24      	lsrs	r4, r4, #12
    a8f4:	0d5b      	lsrs	r3, r3, #21
    a8f6:	2100      	movs	r1, #0
    a8f8:	0010      	movs	r0, r2
    a8fa:	0324      	lsls	r4, r4, #12
    a8fc:	0d0a      	lsrs	r2, r1, #20
    a8fe:	0b24      	lsrs	r4, r4, #12
    a900:	0512      	lsls	r2, r2, #20
    a902:	4322      	orrs	r2, r4
    a904:	4c0d      	ldr	r4, [pc, #52]	; (a93c <__aeabi_ui2d+0x6c>)
    a906:	051b      	lsls	r3, r3, #20
    a908:	4022      	ands	r2, r4
    a90a:	4313      	orrs	r3, r2
    a90c:	005b      	lsls	r3, r3, #1
    a90e:	0859      	lsrs	r1, r3, #1
    a910:	bd10      	pop	{r4, pc}
    a912:	0021      	movs	r1, r4
    a914:	4091      	lsls	r1, r2
    a916:	000a      	movs	r2, r1
    a918:	210b      	movs	r1, #11
    a91a:	1a08      	subs	r0, r1, r0
    a91c:	40c4      	lsrs	r4, r0
    a91e:	055b      	lsls	r3, r3, #21
    a920:	0324      	lsls	r4, r4, #12
    a922:	0b24      	lsrs	r4, r4, #12
    a924:	0d5b      	lsrs	r3, r3, #21
    a926:	e7e6      	b.n	a8f6 <__aeabi_ui2d+0x26>
    a928:	2300      	movs	r3, #0
    a92a:	2400      	movs	r4, #0
    a92c:	2200      	movs	r2, #0
    a92e:	e7e2      	b.n	a8f6 <__aeabi_ui2d+0x26>
    a930:	0000041e 	.word	0x0000041e
    a934:	00000433 	.word	0x00000433
    a938:	00000413 	.word	0x00000413
    a93c:	800fffff 	.word	0x800fffff

0000a940 <__aeabi_f2d>:
    a940:	0041      	lsls	r1, r0, #1
    a942:	0e09      	lsrs	r1, r1, #24
    a944:	1c4b      	adds	r3, r1, #1
    a946:	b570      	push	{r4, r5, r6, lr}
    a948:	b2db      	uxtb	r3, r3
    a94a:	0246      	lsls	r6, r0, #9
    a94c:	0a75      	lsrs	r5, r6, #9
    a94e:	0fc4      	lsrs	r4, r0, #31
    a950:	2b01      	cmp	r3, #1
    a952:	dd14      	ble.n	a97e <__aeabi_f2d+0x3e>
    a954:	23e0      	movs	r3, #224	; 0xe0
    a956:	009b      	lsls	r3, r3, #2
    a958:	076d      	lsls	r5, r5, #29
    a95a:	0b36      	lsrs	r6, r6, #12
    a95c:	18cb      	adds	r3, r1, r3
    a95e:	2100      	movs	r1, #0
    a960:	0d0a      	lsrs	r2, r1, #20
    a962:	0028      	movs	r0, r5
    a964:	0512      	lsls	r2, r2, #20
    a966:	4d1c      	ldr	r5, [pc, #112]	; (a9d8 <__aeabi_f2d+0x98>)
    a968:	4332      	orrs	r2, r6
    a96a:	055b      	lsls	r3, r3, #21
    a96c:	402a      	ands	r2, r5
    a96e:	085b      	lsrs	r3, r3, #1
    a970:	4313      	orrs	r3, r2
    a972:	005b      	lsls	r3, r3, #1
    a974:	07e4      	lsls	r4, r4, #31
    a976:	085b      	lsrs	r3, r3, #1
    a978:	4323      	orrs	r3, r4
    a97a:	0019      	movs	r1, r3
    a97c:	bd70      	pop	{r4, r5, r6, pc}
    a97e:	2900      	cmp	r1, #0
    a980:	d114      	bne.n	a9ac <__aeabi_f2d+0x6c>
    a982:	2d00      	cmp	r5, #0
    a984:	d01e      	beq.n	a9c4 <__aeabi_f2d+0x84>
    a986:	0028      	movs	r0, r5
    a988:	f000 f8b6 	bl	aaf8 <__clzsi2>
    a98c:	280a      	cmp	r0, #10
    a98e:	dc1c      	bgt.n	a9ca <__aeabi_f2d+0x8a>
    a990:	230b      	movs	r3, #11
    a992:	002a      	movs	r2, r5
    a994:	1a1b      	subs	r3, r3, r0
    a996:	40da      	lsrs	r2, r3
    a998:	0003      	movs	r3, r0
    a99a:	3315      	adds	r3, #21
    a99c:	409d      	lsls	r5, r3
    a99e:	4b0f      	ldr	r3, [pc, #60]	; (a9dc <__aeabi_f2d+0x9c>)
    a9a0:	0312      	lsls	r2, r2, #12
    a9a2:	1a1b      	subs	r3, r3, r0
    a9a4:	055b      	lsls	r3, r3, #21
    a9a6:	0b16      	lsrs	r6, r2, #12
    a9a8:	0d5b      	lsrs	r3, r3, #21
    a9aa:	e7d8      	b.n	a95e <__aeabi_f2d+0x1e>
    a9ac:	2d00      	cmp	r5, #0
    a9ae:	d006      	beq.n	a9be <__aeabi_f2d+0x7e>
    a9b0:	0b32      	lsrs	r2, r6, #12
    a9b2:	2680      	movs	r6, #128	; 0x80
    a9b4:	0336      	lsls	r6, r6, #12
    a9b6:	076d      	lsls	r5, r5, #29
    a9b8:	4316      	orrs	r6, r2
    a9ba:	4b09      	ldr	r3, [pc, #36]	; (a9e0 <__aeabi_f2d+0xa0>)
    a9bc:	e7cf      	b.n	a95e <__aeabi_f2d+0x1e>
    a9be:	4b08      	ldr	r3, [pc, #32]	; (a9e0 <__aeabi_f2d+0xa0>)
    a9c0:	2600      	movs	r6, #0
    a9c2:	e7cc      	b.n	a95e <__aeabi_f2d+0x1e>
    a9c4:	2300      	movs	r3, #0
    a9c6:	2600      	movs	r6, #0
    a9c8:	e7c9      	b.n	a95e <__aeabi_f2d+0x1e>
    a9ca:	0003      	movs	r3, r0
    a9cc:	002a      	movs	r2, r5
    a9ce:	3b0b      	subs	r3, #11
    a9d0:	409a      	lsls	r2, r3
    a9d2:	2500      	movs	r5, #0
    a9d4:	e7e3      	b.n	a99e <__aeabi_f2d+0x5e>
    a9d6:	46c0      	nop			; (mov r8, r8)
    a9d8:	800fffff 	.word	0x800fffff
    a9dc:	00000389 	.word	0x00000389
    a9e0:	000007ff 	.word	0x000007ff

0000a9e4 <__aeabi_d2f>:
    a9e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    a9e6:	004c      	lsls	r4, r1, #1
    a9e8:	0d64      	lsrs	r4, r4, #21
    a9ea:	030b      	lsls	r3, r1, #12
    a9ec:	1c62      	adds	r2, r4, #1
    a9ee:	0f45      	lsrs	r5, r0, #29
    a9f0:	0a5b      	lsrs	r3, r3, #9
    a9f2:	0552      	lsls	r2, r2, #21
    a9f4:	432b      	orrs	r3, r5
    a9f6:	0fc9      	lsrs	r1, r1, #31
    a9f8:	00c5      	lsls	r5, r0, #3
    a9fa:	0d52      	lsrs	r2, r2, #21
    a9fc:	2a01      	cmp	r2, #1
    a9fe:	dd28      	ble.n	aa52 <__aeabi_d2f+0x6e>
    aa00:	4a3a      	ldr	r2, [pc, #232]	; (aaec <__aeabi_d2f+0x108>)
    aa02:	18a6      	adds	r6, r4, r2
    aa04:	2efe      	cmp	r6, #254	; 0xfe
    aa06:	dc1b      	bgt.n	aa40 <__aeabi_d2f+0x5c>
    aa08:	2e00      	cmp	r6, #0
    aa0a:	dd3e      	ble.n	aa8a <__aeabi_d2f+0xa6>
    aa0c:	0180      	lsls	r0, r0, #6
    aa0e:	0002      	movs	r2, r0
    aa10:	1e50      	subs	r0, r2, #1
    aa12:	4182      	sbcs	r2, r0
    aa14:	0f6d      	lsrs	r5, r5, #29
    aa16:	432a      	orrs	r2, r5
    aa18:	00db      	lsls	r3, r3, #3
    aa1a:	4313      	orrs	r3, r2
    aa1c:	075a      	lsls	r2, r3, #29
    aa1e:	d004      	beq.n	aa2a <__aeabi_d2f+0x46>
    aa20:	220f      	movs	r2, #15
    aa22:	401a      	ands	r2, r3
    aa24:	2a04      	cmp	r2, #4
    aa26:	d000      	beq.n	aa2a <__aeabi_d2f+0x46>
    aa28:	3304      	adds	r3, #4
    aa2a:	2280      	movs	r2, #128	; 0x80
    aa2c:	04d2      	lsls	r2, r2, #19
    aa2e:	401a      	ands	r2, r3
    aa30:	d05a      	beq.n	aae8 <__aeabi_d2f+0x104>
    aa32:	3601      	adds	r6, #1
    aa34:	2eff      	cmp	r6, #255	; 0xff
    aa36:	d003      	beq.n	aa40 <__aeabi_d2f+0x5c>
    aa38:	019b      	lsls	r3, r3, #6
    aa3a:	0a5b      	lsrs	r3, r3, #9
    aa3c:	b2f4      	uxtb	r4, r6
    aa3e:	e001      	b.n	aa44 <__aeabi_d2f+0x60>
    aa40:	24ff      	movs	r4, #255	; 0xff
    aa42:	2300      	movs	r3, #0
    aa44:	0258      	lsls	r0, r3, #9
    aa46:	05e4      	lsls	r4, r4, #23
    aa48:	0a40      	lsrs	r0, r0, #9
    aa4a:	07c9      	lsls	r1, r1, #31
    aa4c:	4320      	orrs	r0, r4
    aa4e:	4308      	orrs	r0, r1
    aa50:	bdf0      	pop	{r4, r5, r6, r7, pc}
    aa52:	2c00      	cmp	r4, #0
    aa54:	d007      	beq.n	aa66 <__aeabi_d2f+0x82>
    aa56:	431d      	orrs	r5, r3
    aa58:	d0f2      	beq.n	aa40 <__aeabi_d2f+0x5c>
    aa5a:	2080      	movs	r0, #128	; 0x80
    aa5c:	00db      	lsls	r3, r3, #3
    aa5e:	0480      	lsls	r0, r0, #18
    aa60:	4303      	orrs	r3, r0
    aa62:	26ff      	movs	r6, #255	; 0xff
    aa64:	e7da      	b.n	aa1c <__aeabi_d2f+0x38>
    aa66:	432b      	orrs	r3, r5
    aa68:	d003      	beq.n	aa72 <__aeabi_d2f+0x8e>
    aa6a:	2305      	movs	r3, #5
    aa6c:	08db      	lsrs	r3, r3, #3
    aa6e:	2cff      	cmp	r4, #255	; 0xff
    aa70:	d003      	beq.n	aa7a <__aeabi_d2f+0x96>
    aa72:	025b      	lsls	r3, r3, #9
    aa74:	0a5b      	lsrs	r3, r3, #9
    aa76:	b2e4      	uxtb	r4, r4
    aa78:	e7e4      	b.n	aa44 <__aeabi_d2f+0x60>
    aa7a:	2b00      	cmp	r3, #0
    aa7c:	d032      	beq.n	aae4 <__aeabi_d2f+0x100>
    aa7e:	2080      	movs	r0, #128	; 0x80
    aa80:	03c0      	lsls	r0, r0, #15
    aa82:	4303      	orrs	r3, r0
    aa84:	025b      	lsls	r3, r3, #9
    aa86:	0a5b      	lsrs	r3, r3, #9
    aa88:	e7dc      	b.n	aa44 <__aeabi_d2f+0x60>
    aa8a:	0032      	movs	r2, r6
    aa8c:	3217      	adds	r2, #23
    aa8e:	db14      	blt.n	aaba <__aeabi_d2f+0xd6>
    aa90:	2280      	movs	r2, #128	; 0x80
    aa92:	271e      	movs	r7, #30
    aa94:	0412      	lsls	r2, r2, #16
    aa96:	4313      	orrs	r3, r2
    aa98:	1bbf      	subs	r7, r7, r6
    aa9a:	2f1f      	cmp	r7, #31
    aa9c:	dc0f      	bgt.n	aabe <__aeabi_d2f+0xda>
    aa9e:	4a14      	ldr	r2, [pc, #80]	; (aaf0 <__aeabi_d2f+0x10c>)
    aaa0:	4694      	mov	ip, r2
    aaa2:	4464      	add	r4, ip
    aaa4:	002a      	movs	r2, r5
    aaa6:	40a5      	lsls	r5, r4
    aaa8:	002e      	movs	r6, r5
    aaaa:	40a3      	lsls	r3, r4
    aaac:	1e75      	subs	r5, r6, #1
    aaae:	41ae      	sbcs	r6, r5
    aab0:	40fa      	lsrs	r2, r7
    aab2:	4333      	orrs	r3, r6
    aab4:	4313      	orrs	r3, r2
    aab6:	2600      	movs	r6, #0
    aab8:	e7b0      	b.n	aa1c <__aeabi_d2f+0x38>
    aaba:	2400      	movs	r4, #0
    aabc:	e7d5      	b.n	aa6a <__aeabi_d2f+0x86>
    aabe:	2202      	movs	r2, #2
    aac0:	4252      	negs	r2, r2
    aac2:	1b96      	subs	r6, r2, r6
    aac4:	001a      	movs	r2, r3
    aac6:	40f2      	lsrs	r2, r6
    aac8:	2f20      	cmp	r7, #32
    aaca:	d009      	beq.n	aae0 <__aeabi_d2f+0xfc>
    aacc:	4809      	ldr	r0, [pc, #36]	; (aaf4 <__aeabi_d2f+0x110>)
    aace:	4684      	mov	ip, r0
    aad0:	4464      	add	r4, ip
    aad2:	40a3      	lsls	r3, r4
    aad4:	432b      	orrs	r3, r5
    aad6:	1e5d      	subs	r5, r3, #1
    aad8:	41ab      	sbcs	r3, r5
    aada:	2600      	movs	r6, #0
    aadc:	4313      	orrs	r3, r2
    aade:	e79d      	b.n	aa1c <__aeabi_d2f+0x38>
    aae0:	2300      	movs	r3, #0
    aae2:	e7f7      	b.n	aad4 <__aeabi_d2f+0xf0>
    aae4:	2300      	movs	r3, #0
    aae6:	e7ad      	b.n	aa44 <__aeabi_d2f+0x60>
    aae8:	0034      	movs	r4, r6
    aaea:	e7bf      	b.n	aa6c <__aeabi_d2f+0x88>
    aaec:	fffffc80 	.word	0xfffffc80
    aaf0:	fffffc82 	.word	0xfffffc82
    aaf4:	fffffca2 	.word	0xfffffca2

0000aaf8 <__clzsi2>:
    aaf8:	211c      	movs	r1, #28
    aafa:	2301      	movs	r3, #1
    aafc:	041b      	lsls	r3, r3, #16
    aafe:	4298      	cmp	r0, r3
    ab00:	d301      	bcc.n	ab06 <__clzsi2+0xe>
    ab02:	0c00      	lsrs	r0, r0, #16
    ab04:	3910      	subs	r1, #16
    ab06:	0a1b      	lsrs	r3, r3, #8
    ab08:	4298      	cmp	r0, r3
    ab0a:	d301      	bcc.n	ab10 <__clzsi2+0x18>
    ab0c:	0a00      	lsrs	r0, r0, #8
    ab0e:	3908      	subs	r1, #8
    ab10:	091b      	lsrs	r3, r3, #4
    ab12:	4298      	cmp	r0, r3
    ab14:	d301      	bcc.n	ab1a <__clzsi2+0x22>
    ab16:	0900      	lsrs	r0, r0, #4
    ab18:	3904      	subs	r1, #4
    ab1a:	a202      	add	r2, pc, #8	; (adr r2, ab24 <__clzsi2+0x2c>)
    ab1c:	5c10      	ldrb	r0, [r2, r0]
    ab1e:	1840      	adds	r0, r0, r1
    ab20:	4770      	bx	lr
    ab22:	46c0      	nop			; (mov r8, r8)
    ab24:	02020304 	.word	0x02020304
    ab28:	01010101 	.word	0x01010101
	...
    ab34:	000001d2 	.word	0x000001d2
    ab38:	0000021e 	.word	0x0000021e
    ab3c:	0000024c 	.word	0x0000024c
    ab40:	000002e4 	.word	0x000002e4
    ab44:	000002d6 	.word	0x000002d6
    ab48:	0000776d 	.word	0x0000776d
    ab4c:	00000000 	.word	0x00000000
    ab50:	0000616d 	.word	0x0000616d
    ab54:	00000000 	.word	0x00000000
    ab58:	0000646d 	.word	0x0000646d
    ab5c:	00000000 	.word	0x00000000
    ab60:	0000736d 	.word	0x0000736d
    ab64:	00000000 	.word	0x00000000
    ab68:	0000206d 	.word	0x0000206d
    ab6c:	00000000 	.word	0x00000000
    ab70:	000004d0 	.word	0x000004d0
    ab74:	00000522 	.word	0x00000522
    ab78:	000004ba 	.word	0x000004ba
    ab7c:	0000052a 	.word	0x0000052a
    ab80:	00000558 	.word	0x00000558
    ab84:	0000056e 	.word	0x0000056e
    ab88:	4b43414e 	.word	0x4b43414e
    ab8c:	00000000 	.word	0x00000000
    ab90:	4b4f4e4c 	.word	0x4b4f4e4c
    ab94:	00000000 	.word	0x00000000
    ab98:	4b4f444d 	.word	0x4b4f444d
    ab9c:	00000000 	.word	0x00000000
    aba0:	0000676c 	.word	0x0000676c
    aba4:	00000000 	.word	0x00000000
    aba8:	0000736c 	.word	0x0000736c
    abac:	00000000 	.word	0x00000000
    abb0:	0000206d 	.word	0x0000206d
    abb4:	00000000 	.word	0x00000000
    abb8:	25206425 	.word	0x25206425
    abbc:	00000a64 	.word	0x00000a64
    abc0:	00643225 	.word	0x00643225
    abc4:	00000031 	.word	0x00000031
    abc8:	455a414d 	.word	0x455a414d
    abcc:	444f4d20 	.word	0x444f4d20
    abd0:	00000045 	.word	0x00000045
    abd4:	6e6b6e75 	.word	0x6e6b6e75
    abd8:	206d776f 	.word	0x206d776f
    abdc:	7373656d 	.word	0x7373656d
    abe0:	20656761 	.word	0x20656761
    abe4:	49415728 	.word	0x49415728
    abe8:	00002954 	.word	0x00002954
    abec:	65646e75 	.word	0x65646e75
    abf0:	656e6966 	.word	0x656e6966
    abf4:	656d2064 	.word	0x656d2064
    abf8:	67617373 	.word	0x67617373
    abfc:	00000065 	.word	0x00000065

0000ac00 <_tcc_intflag>:
    ac00:	00000001 00000002 00000004 00000008     ................
    ac10:	00001000 00002000 00004000 00008000     ..... ...@......
    ac20:	00010000 00020000 00040000 00080000     ................

0000ac30 <tc_interrupt_vectors.12756>:
    ac30:	00141312 42000800 42000c00 42001000     .......B...B...B
    ac40:	42001400 42001800 42001c00 0000207e     ...B...B...B~ ..
    ac50:	0000207a 0000207a 000020dc 000020dc     z ..z ... ... ..
    ac60:	00002092 00002084 00002098 000020ca     . ... ... ... ..
    ac70:	00002318 000022f8 000022f8 00002384     .#..."..."...#..
    ac80:	0000230a 00002326 000022fc 00002334     .#..&#..."..4#..
    ac90:	00002374 42002c00 42003000 42003400     t#...,.B.0.B.4.B
    aca0:	00003686 0000383e 00003860 00003a34     .6..>8..`8..4:..
    acb0:	00003a3c 00003f82 00003f8a 00003fa2     <:...?...?...?..
    acc0:	00003fc2 00003f8a 00003fe4 00003f8a     .?...?...?...?..
    acd0:	00004028                                (@..

0000acd4 <tc_interrupt_vectors.11884>:
    acd4:	00141312 00000066                       ....f...

0000acdc <_global_impure_ptr>:
    acdc:	20000014 00464e49 00666e69 004e414e     ... INF.inf.NAN.
    acec:	006e616e 31300030 35343332 39383736     nan.0.0123456789
    acfc:	44434241 30004645 34333231 38373635     ABCDEF.012345678
    ad0c:	63626139 00666564 69666e49 7974696e     9abcdef.Infinity
    ad1c:	4e614e00 00000000                       .NaN....

0000ad24 <__sf_fake_stderr>:
	...

0000ad44 <__sf_fake_stdin>:
	...

0000ad64 <__sf_fake_stdout>:
	...

0000ad88 <__mprec_bigtens>:
    ad88:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    ad98:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    ada8:	7f73bf3c 75154fdd                       <.s..O.u

0000adb0 <__mprec_tens>:
    adb0:	00000000 3ff00000 00000000 40240000     .......?......$@
    adc0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    add0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    ade0:	00000000 412e8480 00000000 416312d0     .......A......cA
    adf0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    ae00:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    ae10:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    ae20:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    ae30:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    ae40:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    ae50:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    ae60:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    ae70:	79d99db4 44ea7843                       ...yCx.D

0000ae78 <p05.6052>:
    ae78:	00000005 00000019 0000007d 2b302d23     ........}...#-0+
    ae88:	6c680020 6665004c 47464567 50004300      .hlL.efgEFG.C.P
    ae98:	5849534f 00002e00                                OSIX...

0000ae9f <_ctype_>:
    ae9f:	20202000 20202020 28282020 20282828     .         ((((( 
    aeaf:	20202020 20202020 20202020 20202020                     
    aebf:	10108820 10101010 10101010 10101010      ...............
    aecf:	04040410 04040404 10040404 10101010     ................
    aedf:	41411010 41414141 01010101 01010101     ..AAAAAA........
    aeef:	01010101 01010101 01010101 10101010     ................
    aeff:	42421010 42424242 02020202 02020202     ..BBBBBB........
    af0f:	02020202 02020202 02020202 10101010     ................
    af1f:	00000020 00000000 00000000 00000000      ...............
	...
    af9f:	0088bc00 00888c00 00889e00 0087e000     ................
    afaf:	00889e00 00888200 00889e00 0087e000     ................
    afbf:	00888c00 00888c00 00888200 0087e000     ................
    afcf:	0087e800 0087e800 0087e800 0088a400     ................
    afdf:	00888c00 00888c00 00886000 00894400     .........`...D..
    afef:	00886000 00888200 00886000 00894400     .`.......`...D..
    afff:	00888c00 00888c00 00888200 00894400     .............D..
    b00f:	0087e800 0087e800 0087e800 00894e00     .............N..
    b01f:	008c3c00 008b8c00 008b8c00 008b8a00     .<..............
    b02f:	008c2e00 008c2e00 008c2400 008b8a00     .........$......
    b03f:	008c2e00 008c2400 008c2e00 008b8a00     .....$..........
    b04f:	008c3400 008c3400 008c3400 008cc400     .4...4...4......
    b05f:	00960800 0095ea00 0095a400 0094c200     ................
    b06f:	0095a400 0095dc00 0095a400 0094c200     ................
    b07f:	0095ea00 0095ea00 0095dc00 0094c200     ................
    b08f:	0094ba00 0094ba00 0094ba00 00982000     ............. ..
    b09f:	009e6800 009d2800 009d2800 009d2400     .h...(...(...$..
    b0af:	009e4000 009e4000 009e3200 009d2400     .@...@...2...$..
    b0bf:	009e4000 009e3200 009e4000 009d2400     .@...2...@...$..
    b0cf:	009e4800 009e4800 009e4800 00a04c00     .H...H...H...L..
	...

0000b0e0 <_init>:
    b0e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b0e2:	46c0      	nop			; (mov r8, r8)
    b0e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    b0e6:	bc08      	pop	{r3}
    b0e8:	469e      	mov	lr, r3
    b0ea:	4770      	bx	lr

0000b0ec <__init_array_start>:
    b0ec:	000000dd 	.word	0x000000dd

0000b0f0 <_fini>:
    b0f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b0f2:	46c0      	nop			; (mov r8, r8)
    b0f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    b0f6:	bc08      	pop	{r3}
    b0f8:	469e      	mov	lr, r3
    b0fa:	4770      	bx	lr

0000b0fc <__fini_array_start>:
    b0fc:	000000b5 	.word	0x000000b5
