/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta32x32m4fw (user specify : ts6n16ffcllsvta32x32m4fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 12:42:56*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta32x32m4fw_ssgnp0p72v0c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 12:42:56" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : 0.000000 ;
    nom_voltage         : 0.720000 ;

    voltage_map(VDD, 0.720000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p72v0c"){
        process     : 1 ;
        temperature : 0.000000 ;
        voltage     : 0.720000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p72v0c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }



    type (AA_4_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 5 ;
        bit_from  : 4 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_4_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 5 ;
        bit_from  : 4 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA32X32M4FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 5 ;
        word_width      : 32 ;
    }
    functional_peak_current : 50325.900000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 1750.317600 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007280;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.044706, 1.062121, 1.084322, 1.120397, 1.179160" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.044706, 1.062121, 1.084322, 1.120397, 1.179160" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.940236, 0.955909, 0.975889, 1.008358, 1.061244" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.940236, 0.955909, 0.975889, 1.008358, 1.061244" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.044706, 1.062121, 1.084322, 1.120397, 1.179160" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.044706, 1.062121, 1.084322, 1.120397, 1.179160" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.940236, 0.955909, 0.975889, 1.008358, 1.061244" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.940236, 0.955909, 0.975889, 1.008358, 1.061244" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003614") ;
            }
            fall_power("scalar") {
                values ("0.003614") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007062;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.044706, 1.062121, 1.084322, 1.120397, 1.179160" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.044706, 1.062121, 1.084322, 1.120397, 1.179160" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.940236, 0.955909, 0.975889, 1.008358, 1.061244" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.940236, 0.955909, 0.975889, 1.008358, 1.061244" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.044706, 1.062121, 1.084322, 1.120397, 1.179160" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.044706, 1.062121, 1.084322, 1.120397, 1.179160" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.940236, 0.955909, 0.975889, 1.008358, 1.061244" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.940236, 0.955909, 0.975889, 1.008358, 1.061244" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003614") ;
            }
            fall_power("scalar") {
                values ("0.003614") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.001678;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.044706, 1.062121, 1.084322, 1.120397, 1.179160" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.044706, 1.062121, 1.084322, 1.120397, 1.179160" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.940236, 0.955909, 0.975889, 1.008358, 1.061244" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.940236, 0.955909, 0.975889, 1.008358, 1.061244" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.044706, 1.062121, 1.084322, 1.120397, 1.179160" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.044706, 1.062121, 1.084322, 1.120397, 1.179160" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.940236, 0.955909, 0.975889, 1.008358, 1.061244" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.940236, 0.955909, 0.975889, 1.008358, 1.061244" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003614") ;
            }
            fall_power("scalar") {
                values ("0.003614") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.003977 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.177837, 0.195252, 0.217451, 0.253527, 0.312290" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.339599, 0.357015, 0.379215, 0.415291, 0.474053" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.044706, 1.062121, 1.084322, 1.120397, 1.179160" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.044706, 1.062121, 1.084322, 1.120397, 1.179160" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("1.044710" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("1.013666") ;
            }
            fall_power("scalar") {
                values ("0.112630") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("0.954288") ;
            }
            fall_power("scalar") {
                values ("0.106032") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("0.983977") ;
            }
            fall_power("scalar") {
                values ("0.109331") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.005706") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001835 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.273569, 0.290236, 0.311473, 0.355460, 0.430271",\
              "0.257285, 0.273952, 0.295189, 0.339175, 0.413986",\
              "0.238551, 0.255218, 0.276455, 0.320441, 0.395252",\
              "0.206605, 0.223272, 0.244510, 0.288496, 0.363307",\
              "0.160018, 0.176685, 0.197922, 0.241909, 0.316720"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.273569, 0.290236, 0.311473, 0.355460, 0.430271",\
              "0.257285, 0.273952, 0.295189, 0.339175, 0.413986",\
              "0.238551, 0.255218, 0.276455, 0.320441, 0.395252",\
              "0.206605, 0.223272, 0.244510, 0.288496, 0.363307",\
              "0.160018, 0.176685, 0.197922, 0.241909, 0.316720"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.143821, 0.136772, 0.126604, 0.111376, 0.088966",\
              "0.167573, 0.160524, 0.150356, 0.135129, 0.112719",\
              "0.197503, 0.190454, 0.180286, 0.165059, 0.142649",\
              "0.247069, 0.240020, 0.229853, 0.214625, 0.192215",\
              "0.325913, 0.318864, 0.308696, 0.293468, 0.271058"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.143821, 0.136772, 0.126604, 0.111376, 0.088966",\
              "0.167573, 0.160524, 0.150356, 0.135129, 0.112719",\
              "0.197503, 0.190454, 0.180286, 0.165059, 0.142649",\
              "0.247069, 0.240020, 0.229853, 0.214625, 0.192215",\
              "0.325913, 0.318864, 0.308696, 0.293468, 0.271058"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003614") ;
            }
            fall_power("scalar") {
                values ("0.003614") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_4_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001246 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.201986, 0.217632, 0.239917, 0.280652, 0.347636",\
              "0.185092, 0.200739, 0.223024, 0.263759, 0.330742",\
              "0.163688, 0.179334, 0.201619, 0.242354, 0.309337",\
              "0.128470, 0.144117, 0.166402, 0.207137, 0.274120",\
              "0.072018, 0.087665, 0.109950, 0.150685, 0.217668"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.201986, 0.217632, 0.239917, 0.280652, 0.347636",\
              "0.185092, 0.200739, 0.223024, 0.263759, 0.330742",\
              "0.163688, 0.179334, 0.201619, 0.242354, 0.309337",\
              "0.128470, 0.144117, 0.166402, 0.207137, 0.274120",\
              "0.072018, 0.087665, 0.109950, 0.150685, 0.217668"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.272695, 0.266003, 0.256595, 0.240649, 0.218148",\
              "0.296447, 0.289755, 0.280347, 0.264401, 0.241900",\
              "0.326377, 0.319686, 0.310277, 0.294332, 0.271830",\
              "0.375943, 0.369252, 0.359843, 0.343898, 0.321397",\
              "0.454787, 0.448095, 0.438687, 0.422741, 0.400240"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.272695, 0.266003, 0.256595, 0.240649, 0.218148",\
              "0.296447, 0.289755, 0.280347, 0.264401, 0.241900",\
              "0.326377, 0.319686, 0.310277, 0.294332, 0.271830",\
              "0.375943, 0.369252, 0.359843, 0.343898, 0.321397",\
              "0.454787, 0.448095, 0.438687, 0.422741, 0.400240"\
               ) ;
            }
        }

        
        pin(AA[4:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.026929") ;
            }
            fall_power("scalar") {
                values ("0.026929") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001598 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.141408, 0.158999, 0.183145, 0.228223, 0.301544",\
              "0.124515, 0.142106, 0.166251, 0.211329, 0.284651",\
              "0.103110, 0.120701, 0.144846, 0.189925, 0.263246",\
              "0.067893, 0.085484, 0.109629, 0.154708, 0.228029",\
              "0.011441, 0.029032, 0.053177, 0.098256, 0.171577"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.141408, 0.158999, 0.183145, 0.228223, 0.301544",\
              "0.124515, 0.142106, 0.166251, 0.211329, 0.284651",\
              "0.103110, 0.120701, 0.144846, 0.189925, 0.263246",\
              "0.067893, 0.085484, 0.109629, 0.154708, 0.228029",\
              "0.011441, 0.029032, 0.053177, 0.098256, 0.171577"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.360831, 0.343184, 0.318905, 0.274037, 0.208097",\
              "0.377798, 0.360150, 0.335871, 0.291003, 0.225063",\
              "0.399176, 0.381529, 0.357250, 0.312382, 0.246442",\
              "0.434581, 0.416933, 0.392654, 0.347786, 0.281846",\
              "0.490897, 0.473250, 0.448971, 0.404103, 0.338163"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.360831, 0.343184, 0.318905, 0.274037, 0.208097",\
              "0.377798, 0.360150, 0.335871, 0.291003, 0.225063",\
              "0.399176, 0.381529, 0.357250, 0.312382, 0.246442",\
              "0.434581, 0.416933, 0.392654, 0.347786, 0.281846",\
              "0.490897, 0.473250, 0.448971, 0.404103, 0.338163"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.009697") ;
            }
            fall_power("scalar") {
                values ("0.009697") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001686 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.159176, 0.176767, 0.202650, 0.246298, 0.322373",\
              "0.142892, 0.160483, 0.186366, 0.230014, 0.306089",\
              "0.124158, 0.141749, 0.167632, 0.211280, 0.287355",\
              "0.092213, 0.109803, 0.135687, 0.179335, 0.255410",\
              "0.045625, 0.063216, 0.089099, 0.132748, 0.208822"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.159176, 0.176767, 0.202650, 0.246298, 0.322373",\
              "0.142892, 0.160483, 0.186366, 0.230014, 0.306089",\
              "0.124158, 0.141749, 0.167632, 0.211280, 0.287355",\
              "0.092213, 0.109803, 0.135687, 0.179335, 0.255410",\
              "0.045625, 0.063216, 0.089099, 0.132748, 0.208822"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.292156, 0.275398, 0.253989, 0.216275, 0.152606",\
              "0.309122, 0.292364, 0.270955, 0.233241, 0.169572",\
              "0.330500, 0.313742, 0.292333, 0.254619, 0.190950",\
              "0.365905, 0.349147, 0.327738, 0.290024, 0.226355",\
              "0.422222, 0.405464, 0.384055, 0.346341, 0.282672"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.292156, 0.275398, 0.253989, 0.216275, 0.152606",\
              "0.309122, 0.292364, 0.270955, 0.233241, 0.169572",\
              "0.330500, 0.313742, 0.292333, 0.254619, 0.190950",\
              "0.365905, 0.349147, 0.327738, 0.290024, 0.226355",\
              "0.422222, 0.405464, 0.384055, 0.346341, 0.282672"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.006674") ;
            }
            fall_power("scalar") {
                values ("0.006674") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004034 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.322528, 0.330787, 0.337103, 0.344613, 0.355920" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.748406, 0.756665, 0.762980, 0.770490, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.748406, 0.756665, 0.762980, 0.770490, 0.874000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.748406" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.590905") ;
            }
            fall_power("scalar") {
                values ("0.886356") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.006198") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001836 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.302260, 0.318561, 0.340680, 0.384339, 0.458461",\
              "0.283546, 0.299847, 0.321966, 0.365625, 0.439746",\
              "0.262377, 0.278677, 0.300797, 0.344456, 0.418577",\
              "0.231069, 0.247369, 0.269489, 0.313147, 0.387269",\
              "0.180352, 0.196653, 0.218772, 0.262431, 0.336553"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.302260, 0.318561, 0.340680, 0.384339, 0.458461",\
              "0.283546, 0.299847, 0.321966, 0.365625, 0.439746",\
              "0.262377, 0.278677, 0.300797, 0.344456, 0.418577",\
              "0.231069, 0.247369, 0.269489, 0.313147, 0.387269",\
              "0.180352, 0.196653, 0.218772, 0.262431, 0.336553"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.139592, 0.132552, 0.122346, 0.106856, 0.084206",\
              "0.150984, 0.143945, 0.133738, 0.118248, 0.095599",\
              "0.160104, 0.153065, 0.142858, 0.127368, 0.104719",\
              "0.170796, 0.163756, 0.153549, 0.138059, 0.115410",\
              "0.186552, 0.179513, 0.169306, 0.153816, 0.131167"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.139592, 0.132552, 0.122346, 0.106856, 0.084206",\
              "0.150984, 0.143945, 0.133738, 0.118248, 0.095599",\
              "0.160104, 0.153065, 0.142858, 0.127368, 0.104719",\
              "0.170796, 0.163756, 0.153549, 0.138059, 0.115410",\
              "0.186552, 0.179513, 0.169306, 0.153816, 0.131167"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004144") ;
            }
            fall_power("scalar") {
                values ("0.004144") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_4_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001249 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.200566, 0.212027, 0.226471, 0.249901, 0.281357",\
              "0.192390, 0.203850, 0.218295, 0.241725, 0.273181",\
              "0.185883, 0.197344, 0.211788, 0.235218, 0.266674",\
              "0.178342, 0.189803, 0.204247, 0.227677, 0.259133",\
              "0.167007, 0.178467, 0.192912, 0.216341, 0.247798"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.200566, 0.212027, 0.226471, 0.249901, 0.281357",\
              "0.192390, 0.203850, 0.218295, 0.241725, 0.273181",\
              "0.185883, 0.197344, 0.211788, 0.235218, 0.266674",\
              "0.178342, 0.189803, 0.204247, 0.227677, 0.259133",\
              "0.167007, 0.178467, 0.192912, 0.216341, 0.247798"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.168098, 0.162350, 0.157178, 0.148366, 0.136392",\
              "0.179490, 0.173742, 0.168570, 0.159758, 0.147784",\
              "0.188611, 0.182862, 0.177690, 0.168878, 0.156905",\
              "0.199302, 0.193554, 0.188381, 0.179570, 0.167596",\
              "0.215058, 0.209310, 0.204138, 0.195326, 0.183352"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.168098, 0.162350, 0.157178, 0.148366, 0.136392",\
              "0.179490, 0.173742, 0.168570, 0.159758, 0.147784",\
              "0.188611, 0.182862, 0.177690, 0.168878, 0.156905",\
              "0.199302, 0.193554, 0.188381, 0.179570, 0.167596",\
              "0.215058, 0.209310, 0.204138, 0.195326, 0.183352"\
               ) ;
            }
        }

        
        pin(AB[4:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.026929") ;
            }
            fall_power("scalar") {
                values ("0.026929") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.348871, 0.389610, 0.429283, 0.507135, 0.657972",\
              "0.357130, 0.397868, 0.437542, 0.515395, 0.666231",\
              "0.363446, 0.404184, 0.443858, 0.521710, 0.672547",\
              "0.370955, 0.411694, 0.451368, 0.529221, 0.680057",\
              "0.382263, 0.423001, 0.462675, 0.540527, 0.691364"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.348871, 0.389610, 0.429283, 0.507135, 0.657972",\
              "0.357130, 0.397868, 0.437542, 0.515395, 0.666231",\
              "0.363446, 0.404184, 0.443858, 0.521710, 0.672547",\
              "0.370955, 0.411694, 0.451368, 0.529221, 0.680057",\
              "0.382263, 0.423001, 0.462675, 0.540527, 0.691364"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.208209, 0.233490, 0.260588, 0.310644, 0.411481",\
              "0.216075, 0.241355, 0.268454, 0.318510, 0.419347",\
              "0.222090, 0.247370, 0.274469, 0.324525, 0.425362",\
              "0.229242, 0.254523, 0.281621, 0.331677, 0.432514",\
              "0.240011, 0.265291, 0.292390, 0.342446, 0.443283"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.208209, 0.233490, 0.260588, 0.310644, 0.411481",\
              "0.216075, 0.241355, 0.268454, 0.318510, 0.419347",\
              "0.222090, 0.247370, 0.274469, 0.324525, 0.425362",\
              "0.229242, 0.254523, 0.281621, 0.331677, 0.432514",\
              "0.240011, 0.265291, 0.292390, 0.342446, 0.443283"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.027463, 0.086163, 0.156268, 0.297852, 0.593726" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.027463, 0.086163, 0.156268, 0.297852, 0.593726" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.017561, 0.059094, 0.108144, 0.205590, 0.402950" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.017561, 0.059094, 0.108144, 0.205590, 0.402950" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.003054, 0.003054, 0.003054, 0.003054, 0.003054") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 0.256265;
  }
  


}   /* cell() */

}   /* library() */

