--------------------------------------------------------------------------------
Release 14.3 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -e 3 -s 2 -n
3 -xml key_led.twx key_led.ncd -o key_led.twr key_led.pcf -ucf key_led.ucf

Design file:              key_led.ncd
Physical constraint file: key_led.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2012-10-12)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50M
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
key<0>      |    2.483(R)|      SLOW  |   -0.864(R)|      FAST  |clk_50M_BUFGP     |   0.000|
key<1>      |    2.982(R)|      SLOW  |   -1.121(R)|      FAST  |clk_50M_BUFGP     |   0.000|
key<2>      |    2.974(R)|      SLOW  |   -1.142(R)|      FAST  |clk_50M_BUFGP     |   0.000|
key<3>      |    2.509(R)|      SLOW  |   -0.931(R)|      FAST  |clk_50M_BUFGP     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_50M to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
duan_ma<0>  |         9.643(R)|      SLOW  |         4.030(R)|      FAST  |clk_50M_BUFGP     |   0.000|
duan_ma<2>  |         9.555(R)|      SLOW  |         3.943(R)|      FAST  |clk_50M_BUFGP     |   0.000|
duan_ma<3>  |         9.553(R)|      SLOW  |         3.940(R)|      FAST  |clk_50M_BUFGP     |   0.000|
duan_ma<4>  |        10.699(R)|      SLOW  |         4.596(R)|      FAST  |clk_50M_BUFGP     |   0.000|
duan_ma<5>  |        10.675(R)|      SLOW  |         4.581(R)|      FAST  |clk_50M_BUFGP     |   0.000|
duan_ma<6>  |        10.858(R)|      SLOW  |         4.750(R)|      FAST  |clk_50M_BUFGP     |   0.000|
wei_ma<0>   |         9.104(R)|      SLOW  |         3.705(R)|      FAST  |clk_50M_BUFGP     |   0.000|
wei_ma<1>   |         9.261(R)|      SLOW  |         3.806(R)|      FAST  |clk_50M_BUFGP     |   0.000|
wei_ma<2>   |         9.012(R)|      SLOW  |         3.665(R)|      FAST  |clk_50M_BUFGP     |   0.000|
wei_ma<3>   |         8.873(R)|      SLOW  |         3.582(R)|      FAST  |clk_50M_BUFGP     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50M        |    2.086|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jun 05 15:07:29 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 146 MB



