[ğŸ‘ˆ Previous](./1-1_Installation.md) Â· [ğŸ‘‰ Next](./1-3_Editor.md) Â· [ğŸš© Home](../README.md)

# åˆ©ç”¨ Vivado åˆ›å»ºé¡¹ç›®

- [åˆ©ç”¨ Vivado åˆ›å»ºé¡¹ç›®](#%e5%88%a9%e7%94%a8-vivado-%e5%88%9b%e5%bb%ba%e9%a1%b9%e7%9b%ae)
  - [åˆ›å»ºå·¥ç¨‹é¡¹ç›®](#%e5%88%9b%e5%bb%ba%e5%b7%a5%e7%a8%8b%e9%a1%b9%e7%9b%ae)
  - [æ–°å»º Verilog å·¥ç¨‹æ–‡ä»¶](#%e6%96%b0%e5%bb%ba-verilog-%e5%b7%a5%e7%a8%8b%e6%96%87%e4%bb%b6)
  - [ç»¼åˆé¡¹ç›®ã€é…ç½® Constraint](#%e7%bb%bc%e5%90%88%e9%a1%b9%e7%9b%ae%e9%85%8d%e7%bd%ae-constraint)
  - [å°†ç¨‹åºçƒ§å…¥å¼€å‘æ¿](#%e5%b0%86%e7%a8%8b%e5%ba%8f%e7%83%a7%e5%85%a5%e5%bc%80%e5%8f%91%e6%9d%bf)

## åˆ›å»ºå·¥ç¨‹é¡¹ç›®

é¦–å…ˆç¡®è®¤ï¼Œæˆ‘ä»¬ä½¿ç”¨çš„å¼€å‘æ¿å‹å·ä¸ºï¼š

```
xc7a35tcsg324-1
```

æ¥ä¸‹æ¥ï¼Œç‚¹å‡»æ‰“å¼€ Vivadoï¼Œé€‰æ‹©åˆ›å»ºé¡¹ç›®ï¼ˆCreate Projectï¼‰ï¼š

![](https://i.loli.net/2019/08/27/JUIuQGpcLMg4aAi.png)

ä¹‹åï¼Œé€‰æ‹©é¡¹ç›®åç§° Project Name ä»¥åŠé¡¹ç›®åˆ›å»ºä½ç½®ï¼š

![](https://i.loli.net/2019/08/27/vgeTp9wc6lHiGLy.png)

ç„¶åé€‰æ‹©é¡¹ç›®ç§ç±»ä¸º RTL Projectï¼Œå¹¶å°†ä¸‹æ–¹ã€ŒDo not specify sources at this timeã€å‹¾é€‰ã€‚Source æ–‡ä»¶æˆ‘ä»¬åœ¨åˆ›å»ºé¡¹ç›®ä¹‹åå†è¿›è¡Œåˆ›å»ºï¼š

![](https://i.loli.net/2019/08/27/dTZmjKGJcsNDViR.png)

æ¥ä¸‹æ¥ï¼Œé€‰æ‹© Parts æ ‡ç­¾ï¼Œå¹¶æœç´¢æˆ‘ä»¬å®éªŒä½¿ç”¨å¼€å‘æ¿å‹å· `xc7a35tcsg324-1`ï¼Œå¹¶é€‰æ‹©è¿™ä¸€å¼€å‘æ¿ï¼š

![](https://i.loli.net/2019/08/27/nEWkuFKgcAIDNx8.png)

æœ€åï¼Œæ£€æŸ¥é¡¹ç›®æ±‡æ€»ï¼Œç¡®è®¤æ— è¯¯ä¹‹åï¼Œé€‰æ‹© Finishï¼š

![](https://i.loli.net/2019/08/27/HdPn3gvibyMJ1QA.png)

è¿™æ ·ï¼Œé¡¹ç›®å°±åˆ›å»ºæˆåŠŸäº†ã€‚

## æ–°å»º Verilog å·¥ç¨‹æ–‡ä»¶

![](https://i.loli.net/2019/08/27/wORYmygshMWFTdj.png)

Verilog æ˜¯ä¸€é—¨ç¡¬ä»¶æè¿°è¯­è¨€ï¼Œæˆ‘ä»¬åœ¨æ¥ä¸‹æ¥çš„å®éªŒä¸­ä¼šåˆ©ç”¨ Verilog ç¼–å†™ç»„åˆé€»è¾‘ç”µè·¯å’Œæ—¶è®¸é€»è¾‘ç”µè·¯ï¼Œæœ€ååˆ›é€ è‡ªå·±çš„ CPUã€‚åœ¨ Vivado çš„é¡¹ç›®ç®¡ç†ä¸­ï¼Œæˆ‘ä»¬å¯ä»¥çœ‹åˆ°ï¼š

- Design Sources
- Constraints
- Simulation Sources

è¿™ä¸‰ä¸ªæ–‡ä»¶å¤¹ã€‚å…¶ä¸­ï¼ŒDesign Sources å°±æ˜¯æˆ‘ä»¬çš„ã€ŒVerilog ç¡¬ä»¶è®¾è®¡å·¥ç¨‹æ–‡ä»¶ã€é›†ä¸­åœ°ã€‚æˆ‘ä»¬é€‰æ‹©ä¸Šæ–¹çš„åŠ å·ï¼Œç„¶åé€‰æ‹©åˆ›å»ºã€ŒAdd or create design sourcesã€ï¼š

![](https://i.loli.net/2019/08/27/jl7azF6ECwUHDkM.png)

ä¹‹åï¼Œé€‰æ‹©ã€ŒCreate Fileã€ï¼Œå¹¶å¡«å†™æ–‡ä»¶åç§°ï¼š

![](https://i.loli.net/2019/08/27/bu6QH1R3ZmiJxFP.png)

ç„¶åå°±å¯ä»¥çœ‹åˆ°æ–°æ–‡ä»¶å‡ºç°åœ¨é¢„è§ˆåˆ—è¡¨ä¹‹ä¸­ã€‚æˆ‘ä»¬æ¥ä¸‹æ¥é€‰æ‹© Finishï¼š

![](https://i.loli.net/2019/08/27/2GPuFwxOCqKMUka.png)

ç„¶åï¼Œåœ¨ Define Module å¤„é€‰æ‹©ã€ŒOKã€ï¼Œå³å¯ï¼š

![](https://i.loli.net/2019/08/27/CXoWtlLOdFanBsx.png)

æˆ‘ä»¬æ¥ä¸‹æ¥å°±å¯ä»¥çœ‹åˆ°åˆšåˆšåˆ›å»ºçš„ Verilog æ–‡ä»¶å‡ºç°åœ¨æˆ‘ä»¬çš„æ–‡ä»¶æ ‘ä¸­äº†ã€‚

## ç»¼åˆé¡¹ç›®ã€é…ç½® Constraint

æˆ‘ä»¬åœ¨åˆšåˆšåˆ›å»ºçš„æ–‡ä»¶ä¸­ç¼–å†™ä¸€ä¸ªç®€å•çš„é¢‘é—ªç¯ Verilog ä»£ç ï¼š

```verilog
`timescale 1ns / 1ps

// Flicker light

module pc(
           input wire clk,
           input wire rst,
           output wire led_out
       );

reg [31:0] cnt;
reg led_light;

assign led_out = led_light;

always @ (posedge clk) begin
    if (rst == 1'b0) begin
        cnt <= 32'b0;
        led_light <= 1'b0;
    end
    else begin
        if (cnt == 24'hffffff) begin
            cnt <= 32'b0;
            if (led_light == 1'b0) begin
                led_light <= 1'b1;
            end
            else begin
                led_light <= 1'b0;
            end
        end
        else begin
            cnt <= cnt + 1;
        end
    end
end
endmodule
```

æ¥ä¸‹æ¥ï¼Œæˆ‘ä»¬ç‚¹å‡»ã€ŒRun Synthesisã€ç»¼åˆé¡¹ç›®æºä»£ç ï¼š

![](https://i.loli.net/2019/08/28/5VUxmqFgrckT94d.png)

é¡¹ç›®ç»¼åˆå®Œæˆä¹‹åï¼Œé€‰æ‹©ã€ŒOpen Synthesized Designã€ï¼Œé…ç½®ç®¡è„šï¼š

![](https://i.loli.net/2019/08/28/koLNK48FTb9n2dX.png)

ä¹‹åï¼Œæˆ‘ä»¬æ‰¾åˆ°èœå•ä¸­ã€ŒWindow - I/O Portsã€ï¼Œè¿›è¡Œè¾“å…¥è¾“å‡ºç«¯å£çš„é…ç½®ï¼š

![](https://i.loli.net/2019/08/28/h4iC1IS5JFgtvMb.png)

æ‰“å¼€ã€ŒI/O Portsã€çš„é…ç½®é€‰é¡¹å¡ä¹‹åï¼Œæˆ‘ä»¬éœ€è¦è¿›è¡Œå¦‚ä¸‹çš„è°ƒæ•´ï¼š

- ä¸Šé¢ä»£ç ä¸­å£°æ˜çš„è¾“å…¥æœ‰ä¸¤ä¸ªï¼Œåˆ†åˆ«æ˜¯æ—¶é’Ÿä¿¡å· `clk`ã€ä»¥åŠå¤ä½ä¿¡å· `rst`ï¼Œå¹¶ç”±ä¸€ä¸ª LED ç¯è¾“å‡º `led_out`ï¼Œæˆ‘ä»¬éœ€è¦åˆ†åˆ«è¿›è¡Œè¿™æ ·çš„è®¾ç½®ï¼š
  - å°†ä¸‰ä¸ªè¾“å…¥è¾“å‡ºç«¯å£çš„æ ‡å‡† `I/O Std` åˆ†åˆ«è®¾ç½®ä¸º `LVCMOS33`
  - æ ¹æ®å¼€å‘æ¿çš„é…ç½®ï¼Œå°†ï¼š
    - æ—¶é’Ÿä¿¡å· `clk` çš„ Package Pin è®¾ç½®ä¸º T5
    - å¤ä½ä¿¡å· `rst` çš„ Package Pin è®¾ç½®ä¸º P15
    - LED ç¯è¾“å‡ºä¿¡å· `led_out` Package Pin è®¾ç½®ä¸º K2

![](https://i.loli.net/2019/08/28/mqiy6ForcQVeYzx.png)

ç„¶åï¼Œæˆ‘ä»¬ä¿å­˜ Constraint æ–‡ä»¶ï¼Œå³å¯å¼€å§‹ä¸‹ä¸€æ­¥çš„æ“ä½œã€‚

## å°†ç¨‹åºçƒ§å…¥å¼€å‘æ¿

![](https://i.loli.net/2019/08/28/3f6mLZspWq1GUQB.png)

æ¥ä¸‹æ¥ï¼Œæˆ‘ä»¬ä¾æ¬¡é€‰æ‹©ã€ŒRun Implementationã€ã€ã€ŒGenerate Bitstreamã€ï¼Œç­‰ç­‰å…¨éƒ¨å®Œæˆä¹‹åï¼Œé€‰æ‹©ã€ŒOpen Hardware Managerã€å¹¶å°†å¼€å‘æ¿è¿æ¥è‡³ç”µè„‘ã€‚åœ¨ã€ŒHardware Managerã€ä¸­ï¼Œæˆ‘ä»¬æ‰¾åˆ°å¼€å‘æ¿çš„é€‰é¡¹ï¼Œå³é”®é€‰æ‹©ã€ŒProgram Deviceã€å³å¯å°†å¼€å‘æ¿çƒ§åˆ¶å®Œæˆã€‚

[ğŸ‘ˆ Previous](./1-1_Installation.md) Â· [ğŸ‘‰ Next](./1-3_Editor.md) Â· [ğŸš© Home](../README.md)