#!/usr/bin/python 
"""Create JalV2 device files for flash PICs.

Author: Rob Hamerling, Copyright (c) 2014..2015, all rights reserved.

Adapted-by:

Revision: $Revision$

Compiler: N/A

This file is part of jallib  https://github.com/jallib/jallib
Released under the BSD license http://www.opensource.org/licenses/bsd-license.php

Description:
  Python script to create device specifications for JALV2, and
  the file chipdef_jallib.jal, included by each of these.
  Primary input are .pic files of MPLAB-X.
  Apart from declaration of all registers, register-subfields, ports
  and pins of the chip the device files contain shadowing procedures
  to prevent the 'read-modify-write' problems and use the LATx register
  (for PICs which have such registers) for output in stead of PORTx.
  In addition some device dependent procedures are provided
  for common operations, like enable_digital_io().
  Also various aliases are declared to 'normalize' the names of
  registers and bit fields, which makes it easier to build device
  independent libraries.

Sources:  MPLAB-X .pic files

Notes:
  - A summary of changes of this script is maintained in 'changes.txt'
    (not published, available on request).
"""

import os, sys
import re
import time
import fnmatch
import json
from string import maketrans
from xml.dom.minidom import parse, Node


# --- basic working parameters
scriptversion   = "0.1.1"
scriptauthor    = "Rob Hamerling"
compilerversion = "2.4q3"
mplabxversion   = "3.10"                                                # latest MPLAB-X version


# --- input   
base          = os.path.join("/", "media", "nas")                       # base of all used material 
mplabxbase    = os.path.join(base, "mplab-x_" + mplabxversion)          # MPLAB-X base directory
jallib        = os.path.join(base, "jallib")                            # local copy of jallib 
picdir        = os.path.join(mplabxbase, "content", "edc")              # basedir of .pic files
devspecfile   = os.path.join(jallib, "tools", "devicespecific.json")    # additional PIC properties
pinmapfile    = os.path.join(jallib, "tools", "pinmap_pinsuffix.json")  # pin aliases
datasheetfile = os.path.join(jallib, "tools","datasheet.list")          # list of datasheets

# --- output
dstdir      = "./test"                                         # destination of test device files
chipdeffile = "chipdef_jallib.jal"                             # chip type identifications


# --- global variables
cfgvar      = {}                                               # PIC properties on picname
devspec     = {}                                               # PIC specific info on picname
pinmap      = {}                                               # pin mapping (pin aliases)
pinanmap    = {}                                               # list of pin_ANx pins per picname
datasheet   = {}                                               # datasheet + suffix on DS number
fusedef_osc = {}                                               # fuse_def OSC keyword mapping
fusedef_kwd = {}                                               # fuse_def keyword normalization
sharedmem   = []                                               # begin,end allocatable shared mem
sfrranges   = {}                                               # address range per base address
names       = []                                               # names of declared variables
xtable      = maketrans("+-:;.,<>{}[]()=/?",  \
                        "                 ")                   # translate fuse_def descriptions


def list_copyright(fp):
   """ Add copyright, etc to header in device files and chipdef.jallib

   Input:   filespec of destination file
   Returns: nothing
   """
   fp.write("--\n")
   fp.write("-- Author: " + scriptauthor + ", Copyright (c) 2008..2015, " +
                          "all rights reserved.\n")
   fp.write("--\n")
   fp.write("-- Adapted-by: N/A (generated file, do not change!)\n")
   fp.write("--\n")
   fp.write("-- Revision: $Revision$\n")
   fp.write("--\n")
   fp.write("-- Compiler: " + compilerversion + "\n")
   fp.write("--\n")
   fp.write("-- This file is part of jallib (https://github.com/jallib/jallib)\n")
   fp.write("-- Released under the ZLIB license " +
                " (http://www.opensource.org/licenses/zlib-license.html)\n")
   fp.write("--\n")



def list_chipdef_header(fp):
   """ List common constants in ChipDef.Jal

   Input:   filespec of destination file
   Returns: nothing
   """
   list_separator(fp)
   fp.write("-- Title: Common Jallib include file for device files\n")
   list_copyright(fp)                                      # insert copyright and other info
   fp.write("-- Sources:\n")
   fp.write("--\n")
   fp.write("-- Description:\n")
   fp.write("--    Common Jallib include files for device files\n")
   fp.write("--\n")
   fp.write("-- Notes:\n")
   fp.write("--    - File creation date/time: " + time.ctime() + "\n")
   fp.write("--    - Based on MPLAB-X " + mplabxversion + "\n")
   fp.write("--    - This file is generated by <pic2jal.py> script version " + scriptversion + "\n")
   fp.write("--\n")
   list_separator(fp)
   fp.write("--\n")
   fp.write("-- JalV2 compiler required constants\n")
   fp.write("--\n")
   fp.write("const       PIC_12            = 1\n")
   fp.write("const       PIC_14            = 2\n")
   fp.write("const       PIC_16            = 3\n")
   fp.write("const       SX_12             = 4\n")
   fp.write("const       PIC_14H           = 5\n")
   fp.write("--\n")
   fp.write("const bit   PJAL              = 1\n")
   fp.write("--\n")
   fp.write("const byte  W                 = 0\n")
   fp.write("const byte  F                 = 1\n")
   fp.write("--\n")
   fp.write("include  constants_jallib                     -- common Jallib library constants\n")
   fp.write("--\n")
   list_separator(fp)
   fp.write("--\n")
   fp.write("-- A value assigned to const 'target_chip' by\n")
   fp.write("--    'pragma target chip' in device files\n")
   fp.write("-- can be used for conditional compilation, for example:\n")
   fp.write("--    if (target_chip == PIC_16F88) then\n")
   fp.write("--      ....                                  -- for 16F88 only\n")
   fp.write("--    endif\n")
   fp.write("--\n")
   list_separator(fp)



def list_devicefile_header(fp, picfile):
   """ Generate common header

   Input:   - destination file
            - pic filename
   Returns: nothing
   Notes:   - Shared memory for _pic_accum and _pic_isr_w is allocated:
              - for core 12, 14 and 14H from high to low address
              - for core 16 from low to high address
   """
   picname = os.path.splitext(os.path.basename(picfile))[0][3:].lower() 
   subdir = os.path.split(os.path.split(picfile)[0])[1]    
   list_separator(fp)
   fp.write("-- Title: JalV2 device include file for " + picname + "\n")
   list_copyright(fp)
   fp.write("-- Description:\n")
   fp.write("--    Device include file for pic" + picname + ", containing:\n")
   fp.write("--    - Declaration of ports and pins of the chip.\n")
   if cfgvar["haslat"] == True:
      fp.write("--    - Procedures to force the use of the LATx register\n")
      fp.write("--      for output when PORTx or pin_xy is addressed.\n")
   else:
      fp.write("--    - Procedures for shadowing of ports and pins\n")
      fp.write("--      to circumvent the read-modify-write problem.\n")
   fp.write("--    - Symbolic definitions for configuration bits (fuses)\n")
   fp.write("--    - Some device dependent procedures for common\n")
   fp.write("--      operations, like:\n")
   fp.write("--      . enable_digital_io()\n")
   fp.write("--\n")
   fp.write("-- Sources:\n")
   fp.write("--  - {MPLAB-X " + mplabxversion + " crownking.edc.jar}/" +
            "content/edc/" + subdir + "/pic" + picname + ".pic\n")
   fp.write("--\n")
   fp.write("-- Notes:\n")
   fp.write("--  - File creation date/time: " + time.ctime() + "\n")
   fp.write("--  - This file is generated by <pic2jal.py> script version " + scriptversion + "\n")
   fp.write("--\n")
   list_separator(fp)
   fp.write("--\n")
   fp.write("const  word  DEVICE_ID   = 0x%04X" % (cfgvar["devid"]) + "            -- ID for PIC programmer\n")
   fp.write("const  word  CHIP_ID     = 0x%04X" % (cfgvar["procid"]) + "            -- ID in chipdef_jallib\n")
   fp.write("const  byte  PICTYPE[]   = \"" + picname.upper() + "\"\n")
   picdata = dict(devspec[picname.upper()].items())
   fp.write("const  byte  DATASHEET[] = \"" + datasheet[picdata["DATASHEET"]] + "\"\n")
   if "dsid" in cfgvar:
      dsid1 = cfgvar["dsid"]
      if (dsid1 != "0") & (dsid1 != ""):
         dsid1 = dsid1[-4]                      # last 4 digits cfgvar spec
         dsid2 = picdata["DATASHEET"][-4]       #  "   "   "    devicespecific
         if (dsid1 != dsid2):
            print "   Conflicting datasheet numbers:"
            print "   .pic file: ", cfgvar["dsid"], ", devicespecific: ", picdata["DATASHEET"]
   if picdata["PGMSPEC"] != "-":
      fp.write("const  byte  PGMSPEC[]   = \"" + datasheet[picdata["PGMSPEC"]] + "\"\n")
   fp.write("--\n")
   fp.write("-- Vdd Range: " + cfgvar["vddmin"] + "-" + cfgvar["vddmax"] +
                " Nominal: " + cfgvar["vddnom"] + "\n")
   fp.write("-- Vpp Range: " + cfgvar["vppmin"] + "-" + cfgvar["vppmax"] +
                " Default: " + cfgvar["vppdef"] + "\n")
   fp.write("--\n")
   list_separator(fp)
   fp.write("--\n")
   fp.write("include chipdef_jallib                  -- common constants\n")
   fp.write("--\n")
   fp.write("pragma  target  cpu    PIC_" + cfgvar["core"] + "            -- (banks=%d)\n" % cfgvar["numbanks"])
   fp.write("pragma  target  chip   " + picname.upper() + "\n")
   fp.write("pragma  target  bank   0x%04X\n" % cfgvar["banksize"])
   if cfgvar["pagesize"] > 0:
      fp.write("pragma  target  page   0x%04X\n" % cfgvar["pagesize"])
   fp.write("pragma  stack          %d\n" % cfgvar["hwstack"])
   if cfgvar["osccal"] > 0:
      fp.write("pragma  code           %d" % (cfgvar["codesize"] - 1) + " "*15 + "-- (excl high mem word)\n")
   else:
      fp.write("pragma  code           %d\n" % cfgvar["codesize"])
   if "eeaddr" in cfgvar:
      fp.write("pragma  eeprom         0x%X,%d\n" % (cfgvar["eeaddr"], cfgvar["eesize"]))
   if "idaddr" in cfgvar:
      fp.write("pragma  ID             0x%X,%d\n" % (cfgvar["idaddr"], cfgvar["idsize"]))

   if "DATA" in picdata:
      fp.write("pragma  data           " + picdata["DATA"] + "\n")
      print "   pragma data overruled by specification in devicespecific"
   else:
      for i in range(0, len(cfgvar["datarange"]), 5):       # max 5 ranges per line
         y = cfgvar["datarange"][i : i+5]
         fp.write("pragma  data           " + ",".join(("0x%X-0x%X" % (r[0], r[1]-1)) for r in y) + "\n")
   fp.write("pragma  shared         ")
   global sharedmem
   sharedmem = []                                           # clear
   if "SHARED" in picdata:
      print "   pragma shared overruled by specification in devicespecific"
      fp.write(picdata["SHARED"] + "\n")
      x = picdata["SHARED"].split("-", 1)
      sharedmem.append(eval(x[0]))
      sharedmem.append(eval(x[1]))
   else:
      if (cfgvar["core"] == '16'):                          # add high range of access bank
         fp.write("0x%X-0x%X,0xF%X-0xFFF\n" %  \
             (cfgvar["sharedrange"][0],        \
             (cfgvar["sharedrange"][-1] - 1),  \
              cfgvar["accessbanksplitoffset"]) )
      elif (cfgvar["core"] == "14H"):                       # add core register memory
         fp.write("0x00-0x0B,0x%X-0x%X\n" %    \
             (cfgvar["sharedrange"][0],        \
             (cfgvar["sharedrange"][-1] - 1)))
      elif (picname == "12f510"):                           # special
         fp.write("0x00-0x09,0x%X-0x%X\n" %    \
             (cfgvar["sharedrange"][0],        \
             (cfgvar["sharedrange"][-1] - 1)))
      elif (picname == "16f506"):                           # special
         fp.write("0x00-0x0C,0x%X-0x%X\n" %    \
             (cfgvar["sharedrange"][0],        \
             (cfgvar["sharedrange"][-1] - 1)))
      else:
         fp.write("0x%X-0x%X\n" %              \
             (cfgvar["sharedrange"][0],        \
              cfgvar["sharedrange"][-1] - 1))
      sharedmem = list(cfgvar["sharedrange"])               # take a workcopy for allocation
      sharedmem[1] = sharedmem[1]  - 1                      # high address
   fp.write("--\n")
   sharedmem_avail = sharedmem[1] - sharedmem[0] + 1        # incl upper bound
   if (cfgvar["core"] == "12") | (cfgvar["core"] == "14"):
      if sharedmem_avail < 2:
         print "   At least 2 bytes of shared memory required! Found:", sharedmem_avail
      else:
         fp.write("var volatile byte _pic_accum at 0x%0X" % sharedmem[1] + "      -- (compiler)\n")
         sharedmem[1] = sharedmem[1] - 1
         fp.write("var volatile byte _pic_isr_w at 0x%0X" % sharedmem[1] + "      -- (compiler)\n")
         sharedmem[1] = sharedmem[1] - 1
   else:
      if sharedmem_avail < 1:
         print "   At least 1 byte of shared memory required! Found:", sharedmem_avail
      elif (cfgvar["core"] == "14H"):
         fp.write("var volatile byte _pic_accum at 0x%0X" % sharedmem[1] + "      -- (compiler)\n")
         sharedmem[1] = sharedmem[1] - 1
      else:                                                 # 16-bits core
         fp.write("var volatile byte _pic_accum at 0x%0X" % sharedmem[0] + "      -- (compiler)\n")
         sharedmem[0] = sharedmem[0] + 1
   fp.write("--\n")



def list_config_memory(fp):
   """ Generate configuration memory declaration and defaults

   Input:   - picname
            - output file
   Output:  part of device files
   Returns: (nothing)
   """
   fp.write("const word   _FUSES_CT             = " + "%d" % cfgvar["fusesize"] + "\n")
   if cfgvar["fusesize"] == 1:                    #  single word: only with baseline/midrange
      fp.write("const word   _FUSE_BASE            = 0x%X" % cfgvar["fuseaddr"] + "\n")
      fp.write("const word   _FUSES                = 0x%X" % cfgvar["fusedefault"][0] + "\n")
   else:
      if cfgvar["core"] != "16":
         fp.write("const word   _FUSE_BASE[_FUSES_CT] = { 0x%X" % cfgvar["fuseaddr"])
      else:
         fp.write("const byte*3 _FUSE_BASE[_FUSES_CT] = { 0x%X" % cfgvar["fuseaddr"])
      for i in range(cfgvar["fusesize"] - 1):
         fp.write(",\n" + " "*39 + "0x%X" % (cfgvar["fuseaddr"] + i + 1))
      fp.write(" }\n")
      if cfgvar["core"] != "16":
         fp.write("const word   _FUSES[_FUSES_CT]     = { 0x%04X," % (cfgvar["fusedefault"][0]) +
                  " "*10 + "-- CONFIG1\n")
         for i in range(cfgvar["fusesize"] - 2):
            fp.write(" "*39 + "0x%04X" % (cfgvar["fusedefault"][i + 1]) + "," +
                     " "*10 + "-- CONFIG" + "%d" % (i+2) + "\n")
         fp.write(" "*39 + "0x%04X" % (cfgvar["fusedefault"][-1]) + " }" +
                  " "*9 + "-- CONFIG" + "%d\n" % (cfgvar["fusesize"]))
      else:
         fp.write("const byte   _FUSES[_FUSES_CT]     = { 0x%02X," % (cfgvar["fusedefault"][0]) +
                  " "*10 + "-- CONFIG1L" + "\n")
         for i in range(cfgvar["fusesize"] - 2):
            fp.write(" "*39 + "0x%02X," % (cfgvar["fusedefault"][i + 1]) +
                     " "*10 + "-- CONFIG" + "%d" % ((i+3)/2) + "HL"[i%2] + "\n")
         fp.write(" "*39 + "0x%02X }" % (cfgvar["fusedefault"][-1]) +
                  " "*9 + "-- CONFIG" + "%d" % (cfgvar["fusesize"]/2) + "H\n")
   fp.write("--\n")



def list_osccal(fp):
   """ Generate oscillator calibration instructions

   Input:   - picname
            - output file
   Output:  part of device files
   Returns: (nothing)
   Notes:   - Only for PICs with OSCCAL
            - Only safe for 12-bits core
            - Code for 14-bits core is present but disabled
   """
   if cfgvar["osccal"] > 0:                                 # PIC has OSCCAL register
      if cfgvar["core"] == '12':                            # 10F2xx, some 12F5xx, 16f5xx
         fp.write("var volatile byte   osccal__  at  0x%x" % cfgvar["osccal"] + "\n")
         if cfgvar["numbanks"] > 1:
            fp.write("var volatile byte   fsr__     at  0x%x" % cfgvar["fsr"] + "\n")
            fp.write("asm          bcf    fsr__,5                  -- select bank 0\n")
            if cfgvar["numbanks"] > 2:
               fp.write("asm          bcf    fsr__,6                  --   \"     \"\n")
         fp.write("asm          movwf  osccal__                 -- calibrate INTOSC\n")
         fp.write("--\n")
      """
      elif cfgvar["core"] == '14':                          # 12F629/675, 16F630/676
         fp.write("var  volatile byte   osccal__  at  0x%x" % cfgvar["osccal"] + "\n")
         fp.write("asm  page     call   0x%x" % (cfgvar["codesize"]-1) + " "*15 + "-- fetch calibration value\n")
         fp.write("asm  bank     movwf  osccal__            -- calibrate INTOSC\n")
         fp.write("--\n")
      """


def list_all_sfr(fp, root):
   """ Generate declarations of special function registers, pins, etc.

   Input:   - output file
            - root of .pic (xml parsed structure)
   Output:  part of device files
   Returns: (nothing)
   Notes:   - skip SFRs with 'ExtendedModeOnly' parent
   """
   sfrdatasectors = root.getElementsByTagName("edc:SFRDataSector")
   for sfrdatasector in sfrdatasectors:
      if (sfrdatasector.parentNode.nodeName != "edc:ExtendedModeOnly"):
         sfraddr = eval(sfrdatasector.getAttribute("edc:beginaddr"))    # new start value
         if len(sfrdatasector.childNodes) > 0:
            child = sfrdatasector.firstChild
            sfraddr = list_sfrdata_child(fp, child, sfraddr)
            while child.nextSibling:
               child = child.nextSibling
               sfraddr = list_sfrdata_child(fp, child, sfraddr)



def list_sfrdata_child(fp, child, sfraddr):
   """ Generate declaration of a single SFR or a joined SFR with individual SFRs

   Input:   - output file
            - SFRDef node
            - current SFR addr
   Output:  part of device file
   Returns: (nothing)
   Notes:   MuxedSFRDef can exist within JoinedSFRDef
   """
   if (child.nodeType == Node.ELEMENT_NODE):
      if (child.nodeName == "edc:SFRDef"):
         list_sfr(fp, child, sfraddr)
      elif (child.nodeName == "edc:JoinedSFRDef"):
         reg = child.getAttribute("edc:cname")
         width = max(2, (eval(child.getAttribute("edc:nzwidth")) + 7) / 8)   # mplab-x bug
         list_separator(fp)
         list_variable(fp, reg, width, sfraddr)
         list_multi_module_register_alias(fp, child)
         if (reg in ("FSR0", "FSR1", "PCLAT", "TABLAT", "TBLPTR")):
            list_variable(fp, "_" + reg.lower(), width, sfraddr)  # compiler required name
         gchild = child.firstChild
         sfraddr_g = sfraddr                                # addr of joined SFR
         if (gchild.nodeName == "edc:MuxedSFRDef"):
            selectsfrs = gchild.getElementsByTagName("edc:SelectSFR")
            for selectsfr in selectsfrs:
               list_muxed_sfr(fp, selectsfr, sfraddr_g)
            sfraddr_g = sfraddr_g + 1
         elif (gchild.nodeName == "edc:SFRDef"):
            list_sfr(fp, gchild, sfraddr)
            sfraddr_g = sfraddr_g + 1
         while gchild.nextSibling:
            gchild = gchild.nextSibling
            if (gchild.nodeName == "edc:MuxedSFRDef"):
               selectsfrs = gchild.getElementsByTagName("edc:SelectSFR")
               for selectsfr in selectsfrs:
                  list_muxed_sfr(fp, selectsfr, sfraddr_g)
               sfraddr_g = sfraddr_g + 1
            elif (gchild.nodeName == "edc:SFRDef"):
               list_sfr(fp, gchild, sfraddr_g)
               sfraddr_g = sfraddr_g + 1
      elif (child.nodeName == "edc:MuxedSFRDef"):
         selectsfrs = child.getElementsByTagName("edc:SelectSFR")
         for selectsfr in selectsfrs:
            list_muxed_sfr(fp, selectsfr, sfraddr)
   return calc_sfraddr(child, sfraddr)                               # adjust for next child



def list_sfr(fp, sfr, sfraddr):
   """ Generate declaration of a single register (and its bitfields)

   Input:   - output file
            - SFRDef node
            - current SFR addr
   Output:  part of device files
   Returns: (nothing)
   """
   picname = cfgvar["picname"]
   list_separator(fp)
   sfrname = sfr.getAttribute("edc:cname")
   if not ((sfrname == "GPIO") | ((sfrname.startswith("PORT")) & (sfrname != "PORTVP"))):
      list_variable(fp, sfrname, 1, sfraddr)                 # not a port
   if ((sfrname.startswith("LAT")) & (sfrname != "LATVP")):
      list_lat_shadow(fp, sfrname)
   elif ((sfrname.startswith("PORT")) & (sfrname != "PORTVP")):
      if ((sfrname == "PORTB")  &  (picname.startswith("12"))):
         print "   PORTB register interpreted as GPIO / PORTA"
         list_variable(fp, "GPIO_", 1, sfraddr)
         list_alias(fp, "PORTA_", "GPIO_")
         list_port_shadow(fp, "PORTA")
      elif (cfgvar["haslat"] == False):
         list_variable(fp, sfrname + "_", 1, sfraddr)
         list_port_shadow(fp, sfrname)
      else:
         list_variable(fp, sfrname, 1, sfraddr)
   elif (sfrname == "GPIO"):
      list_variable(fp, "GPIO_", 1, sfraddr)
      list_alias(fp, "PORTA_", "GPIO_")
      list_port_shadow(fp, "PORTA")
   elif (sfrname in ("SPBRG", "SPBRG1", "SP1BRG")):
      width = eval(sfr.getAttribute("edc:nzwidth"))
      if ((width == 8) & ("SPBRGL" not in names)):
         list_alias(fp, "SPBRGL", sfrname)
   #  elif (sfrname in ("SPBRGH", "SPBRGH1", "SP1BRGH")):
   #     if ("SPBRG" not in names):
   #        list_variable(fp, "SPBRG", 2, sfraddr - 1)
   elif (sfrname in ("SPBRG2", "SP2BRG")):
      if ("SPBRGL2" not in names):
         list_alias(fp, "SPBRGL2", sfrname)
   elif ((sfrname == "TRISIO") | (sfrname == "TRISGPIO")):
      list_alias(fp, "TRISA", sfrname)
      list_alias(fp, "PORTA_direction", sfrname)
      list_tris_nibbles(fp, "TRISA")
   elif ((sfrname.startswith("TRIS")) & (sfrname != "TRISVP")):
      list_alias(fp, "PORT" + sfrname[-1] + "_direction", sfrname)
      list_tris_nibbles(fp, sfrname)

   modelist = sfr.getElementsByTagName("edc:SFRMode")
   for mode in modelist:
      modeid = mode.getAttribute("edc:id")
      if (modeid.startswith("DS.") | modeid.startswith("LT.")):
         if (len(mode.childNodes) > 0):
            child = mode.firstChild
            offset = list_sfr_subfield(fp, child, sfrname, 0)
            while (child.nextSibling):
               child = child.nextSibling
               offset = list_sfr_subfield(fp, child, sfrname, offset)

   #  Adding missing bitfields:
   if ( (sfrname in ("SSPCON1", "SSP1CON1", "SSP2CON1"))  & \
        (sfrname + "_SSPM" not in names) & (sfrname + "_SSPM3" in names)):
      list_bitfield(fp, sfrname + "_SSPM", 4, sfrname, 0)

   #  Special cases:
   list_multi_module_register_alias(fp, sfr)
   if sfrname in ("BSR",  \
                  "FSR",    "FSR0L",   "FSR0H",   "FSR1L",   "FSR1H",   \
                  "IND", "INDF",   "INDF0",  \
                  "PCL",    "PCLATH", "PCLATU",  "STATUS",  \
                  "TABLAT", "TBLPTR", "TBLPTRH", "TBLPTRL", "TBLPTRU"):
      if (sfrname == "INDF") | (sfrname == "INDF0"):
         sfrname = "IND"                                       # compiler wants '_ind'
      list_variable(fp, "_" + sfrname.lower(), 1, sfraddr)     # compiler required name
      if sfrname == "STATUS":
         list_status_sfr(fp, sfr)                              # compiler required additions



def list_sfr_subfield(fp, child, sfrname, offset):
   """ Generate declaration of a register subfield

   Input:   - output file
            - SFRDef child node
            - SFR name
            - field offset
   Output:
   Returns: offset next child
   Notes:   - bitfield
            - pin_A3 and pin_E3 are frequently MCLR pins and read only,
              and then declared under PORTA/E, rather than LATA/E.
            - some configuration info collected
   """
   global cfgvar
   if child.nodeType == Node.ELEMENT_NODE:
      if child.nodeName == "edc:AdjustPoint":
         picname = cfgvar["picname"]
         if ((offset == 0)  & (picname in ("18f13k50", "18lf13k50", "18f14k50", "18lf14k50",
                                           "16f1454", "16f1455", "16f1459",
                                           "16lf1454", "16lf1455", "16lf1459"))):
            if ((sfrname == "LATA") & ("pin_A0" not in names)):
               print "   Adding pin_A0, A1"
               for p in range(2):                           # add pin_A0..A1
                  list_bitfield(fp, "LATA_LATA%d" % (p), 1, "LATA", p)
                  list_bitfield(fp, "pin_A%d" % (p), 1, "PORTA", p)
                  list_pin_alias(fp, "A%d" % (p), "PORTA")
                  fp.write("procedure pin_A%d'put(bit in x at LATA : %d) is\n" % (p, p))
                  fp.write("   pragma inline\n")
                  fp.write("end procedure\n")
                  fp.write("--\n")
            elif ((sfrname == "TRISA") & ("pin_A0_direction" not in names)):
               print "   Adding pin_A0/A1_direction"
               for p in range(2):                           # add pin_A0..A1
                  list_bitfield(fp, "TRISA_TRISA%d" % (p), 1, "TRISA", p)
                  list_alias(fp, "pin_A%d_direction" % (p), "TRISA_TRISA%d" % (p))
                  list_pin_direction_alias(fp, "A%d" % (p), "PORTA")
         offset = offset + eval(child.getAttribute("edc:offset"))

      elif child.nodeName == "edc:SFRFieldDef":
         width = eval(child.getAttribute("edc:nzwidth"))
         if (subfields_wanted(sfrname)):                    # exclude subfields of some registers
            picname = cfgvar["picname"]
            core = cfgvar["core"]
            fieldname = child.getAttribute("edc:cname").upper()
            portletter = sfrname[-1]
            pinnumber = fieldname[-1]
            adcssplitpics = ("16f737",  "16f747",  "16f767",  "16f777",                \
                             "16f818",  "16f819",  "16f88",                            \
                             "16f873a", "16f874a", "16f876a", "16f877a",               \
                             "18f242",  "18f2439", "18f248",  "18f252", "18f2539",     \
                             "18f258",  "18f442",  "18f4439",                          \
                             "18f448",  "18f452",  "18f4539", "18f458")
            if (sfrname[0:5] in ("ANSEL", "ADCON")):
               if (fieldname == "ADCS"):
                  if (width >= cfgvar["adcs_bits"]):
                     cfgvar["adcs_bits"] = width                    # width -> bits
               elif (fieldname.startswith("ADCS")  &  (fieldname[4:].isdigit())):
                  if (int(fieldname[4:]) >= cfgvar["adcs_bits"]):
                     cfgvar["adcs_bits"] = int(fieldname[4:]) + 1   # (highest) offset + 1
            elif (fieldname == "RESERVED"):
               pass                                         # skip reserved bits
            if ((sfrname == "ADCON0") & (fieldname == "ADCS") & (width == 2) & (picname in adcssplitpics)):
               list_bitfield(fp, "ADCON0_ADCS10", width, sfrname, offset)
               if (core == "16"):                           # ADCON1 comes before ADCON0
                  fp.write("--\n")
                  fp.write("var volatile byte   ADCON0_ADCS    -- shadow\n")
                  fp.write("procedure ADCON0_ADCS'put(byte in x) is\n")
                  fp.write("   ADCON0_ADCS10 = (x & 0x03)      -- low order bits\n")
                  fp.write("   ADCON1_ADCS2  = (x & 0x04)      -- high order bit\n")
                  fp.write("end procedure\n")
                  fp.write("--\n")
            elif ((sfrname == "ADCON1") & (fieldname == "ADCS2") & (picname in adcssplitpics)):
               list_bitfield(fp, "ADCON1_ADCS2", width, sfrname, offset)
               if (core == "14"):                           # ADCON0 comes before ADCON1
                  fp.write("--\n")
                  fp.write("var volatile byte   ADCON0_ADCS    -- shadow\n")
                  fp.write("procedure ADCON0_ADCS'put(byte in x) is\n")
                  fp.write("   ADCON0_ADCS10 = (x & 0x03)      -- low order bits\n")
                  fp.write("   ADCON1_ADCS2  = (x & 0x04)      -- high order bit\n")
                  fp.write("end procedure\n")
                  fp.write("--\n")
            elif ((sfrname == "ADCON0") & (picname in ("16f737","16f747","16f767","16f777")) & \
                  (fieldname == "CHS")):
               list_bitfield(fp, "ADCON0_CHS210", width, sfrname, offset)
               fp.write("--\n")
               fp.write("procedure ADCON0_CHS'put(byte in x) is\n")
               fp.write("   ADCON0_CHS210 = (x & 0x07)     -- low order bits\n")
               fp.write("   ADCON0_CHS3   = 0              -- reset\n")
               fp.write("   if ((x & 0x08) != 0) then\n")
               fp.write("      ADCON0_CHS3 = 1             -- high order bit\n")
               fp.write("   end if\n")
               fp.write("end procedure\n")
               fp.write("--\n")
            elif ((sfrname.startswith("BAUDC")) & (fieldname == "CKTXP")):   # 'inverted' fieldname
               list_bitfield(fp, sfrname + "_" + fieldname, width, sfrname, offset)
               list_alias(fp, sfrname + "_TXCKP", sfrname + "_CKTXP")
            elif ((sfrname.startswith("BAUDC")) & (fieldname == "DTRXP")):   # 'inverted' fieldname
               list_bitfield(fp, sfrname + "_" + fieldname, width, sfrname, offset)
               list_alias(fp, sfrname + "_RXDTP", sfrname + "_DTRXP")
            elif ((sfrname == "GPIO") & (fieldname.startswith("RB"))):   # suppress wrong pinnames
               pass
            elif ((sfrname == "GPIO") & (fieldname.startswith("GPIO"))):
               pass
            # elif ((sfrname == "GPIO") & (fieldname.startswith("GP"))):
            #    if (width == 1):
            #       list_bitfield(fp, "GPIO_GP" + fieldname[-1], 1, "GPIO" + "_", offset)
            elif ((sfrname == "GPIO") & (width == 1) & ("0" <= pinnumber <= "7")):
               list_bitfield(fp, sfrname + "_" + fieldname, width, sfrname + "_", offset)
               pin = "pin_A" + pinnumber
               if (pin not in names):
                  list_bitfield(fp, pin, 1, sfrname + "_", offset)
                  list_pin_alias(fp, "A" + pinnumber, "PORTA_")
                  fp.write("procedure " + pin + "'put(bit in x" + " at PORTA_shadow_ : " + pinnumber + ") is\n")
                  fp.write("   pragma inline\n")
                  fp.write("   PORTA_ = PORTA_shadow_\n")
                  fp.write("end procedure\n")
                  fp.write("--\n")
            elif (sfrname.startswith("LAT") & (sfrname != "LATVP") & (width == 1) & ("0" <= fieldname[-1] <= "7")):
               if not ( ((fieldname == "LATA3") & (cfgvar["lata3_out"] == False)) | \
                        ((fieldname == "LATE3") & (cfgvar["late3_out"] == False)) ):
                  list_bitfield(fp, sfrname + "_" + fieldname, width, sfrname, offset)
                  pin = "pin_" + portletter + pinnumber
                  list_bitfield(fp, pin, 1, "PORT" + portletter, offset)
                  list_pin_alias(fp, portletter + pinnumber, "PORT" + portletter)
                  fp.write("procedure " + pin + "'put(bit in x" + " at " + sfrname + " : " + pinnumber + ") is\n")
                  fp.write("   pragma inline\n")
                  fp.write("end procedure\n")
                  fp.write("--\n")
            elif ((fieldname == "NMCLR") & ((sfrname.startswith("PORT")) | (sfrname == "GPIO"))):
               # print "   Renamed", fieldname, "of", sfrname, "to MCLR"
               list_bitfield(fp, sfrname + "_MCLR", 1, sfrname, offset)
            elif ((sfrname == "OPTION_REG") & (fieldname in ("T0CS", "T0SE", "PSA"))):
               list_bitfield(fp, sfrname + "_" + fieldname, width, sfrname, offset)
               list_alias(fp, "T0CON_" + fieldname, sfrname + "_" + fieldname)
            elif ((sfrname == "OPTION_REG") & (fieldname == "NWPUEN")):
               list_bitfield(fp, sfrname + "_" + "WPUEN", width, sfrname, offset)
            elif ((sfrname == "OPTION_REG")  &  (fieldname == "PS2")):
               list_bitfield(fp, sfrname + "_" + fieldname, width, sfrname, offset)
               if ("OPTION_REG_PS" not in names):
                  list_bitfield(fp, sfrname + "_PS", 3, sfrname, offset - 2)
               list_alias(fp, "T0CON_T0PS", sfrname + "_PS")
            # elif ((sfrname == "OSCCON") & (fieldname.startswith("IRCF")) & (width == 1)):
            #    print sfrname, fieldname, width
            #    None                                   # suppress enumerated IRCF bits
            # elif ((sfrname == "OSCCON") & (len(fieldname) > 3) &  \
            #       (fieldname.startswith("SCS")) & (width == 1)):
            #    print sfrname, fieldname, width
            #    None                                   # suppress enumerated SCS bits
            elif ((sfrname == "PORTB") & (fieldname.startswith("RB")) & (picname.startswith("12"))):
               list_bitfield(fp, "GPIO_GP" + fieldname[2:], 1, "GPIO_", offset)
            elif ((sfrname.startswith("PORT")) & (sfrname != "PORTVP") & (width == 1) & \
                  (fieldname.startswith("R")) & ("0" <= fieldname[-1] <= "7")):
               pin = "pin_" + portletter + pinnumber
               if ((sfrname == "PORTA") & (fieldname == "RA3") & \
                   (cfgvar["haslat"] == True) & (cfgvar["lata3_out"] == False)):
                  list_bitfield(fp, sfrname + "_" + fieldname, width, sfrname, offset)
                  list_bitfield(fp, pin, 1, sfrname, offset)
                  list_pin_alias(fp, portletter + pinnumber, sfrname)
               elif ((sfrname == "PORTE") & (fieldname == "RE3") & \
                     (cfgvar["haslat"] == True) & (cfgvar["late3_out"] == False)):
                  list_bitfield(fp, sfrname + "_" + fieldname, width, sfrname, offset)
                  list_bitfield(fp, pin, 1, sfrname, offset)
                  list_pin_alias(fp, portletter + pinnumber, sfrname)
               elif (cfgvar["haslat"] == False):
                  list_bitfield(fp, sfrname + "_" + fieldname, width, sfrname + "_", offset)
                  list_bitfield(fp, pin, 1, "PORT" + portletter + "_", offset)
               else:
                  list_bitfield(fp, sfrname + "_" + fieldname, width, sfrname, offset)
               if (cfgvar["haslat"] == False):
                  list_pin_alias(fp, portletter + pinnumber, "PORT" + portletter + "_")
                  fp.write("procedure " + pin + "'put(bit in x at " + sfrname + "_shadow_ : " + pinnumber + ") is\n")
                  fp.write("   pragma inline\n")
                  fp.write("   " + sfrname + "_ = " + sfrname + "_shadow_\n")
                  fp.write("end procedure\n")
                  fp.write("--\n")
            elif ((sfrname.startswith("PORT")) & (sfrname != "PORTVP")):
               if (cfgvar["haslat"] == False):
                  list_bitfield(fp, sfrname + "_" + fieldname, width, sfrname + "_", offset)
               else:
                  list_bitfield(fp, sfrname + "_" + fieldname, width, sfrname, offset)
            elif ((sfrname == "TRISGP") & (fieldname.startswith("TRISB")) & (picname.startswith("12"))):
               None                                         # suppress this combination
            elif (sfrname.startswith("TRIS") & (sfrname != "TRISVP") & (width == 1) & \
                  fieldname.startswith("TRIS") & ("0" <= fieldname[-1] <= "7")):
               list_bitfield(fp, sfrname + "_" + fieldname, width, sfrname, offset)
               if (sfrname.endswith("IO")):                 # TRISIO/TRISGPIO
                  pin = "pin_A" + pinnumber
                  list_bitfield(fp, pin + "_direction", 1, "TRISA", offset)
                  list_pin_direction_alias(fp, "A" + pinnumber, "PORTA")
               else:
                  pin = "pin_" + portletter + pinnumber
                  list_bitfield(fp, pin + "_direction", 1, sfrname, offset)
                  list_pin_direction_alias(fp, portletter + pinnumber, "PORT" + portletter)
            elif ((width > 1) & \
                  (sfrname.startswith("PORT") | sfrname.startswith("GPIO") | \
                   sfrname.startswith("LAT")  | sfrname.startswith("TRIS"))):
               pass                                         # no multi-bit subfields for these regs
            elif (fieldname == "RESERVED"):
               pass                                         # skip reserved bits
            else:
               mask = eval(child.getAttribute("edc:mask"))
               if ((width == 8) & (mask in (1,3,7,15,31,64,127))):
                  #  print "width", width, "mask", mask
                  width = 1 + (1,3,7,15,31,64,127).index(mask)
                  #  print "new width", width
               list_bitfield(fp, sfrname + "_" + fieldname, width, sfrname, offset)

            # additional declarations:
            if ((sfrname.startswith("ADCON")) & (fieldname.endswith("VCFG0"))):
               list_bitfield(fp, sfrname + "_VCFG", 2, sfrname, offset)
            elif ((fieldname.startswith("AN"))  &  (width == 1) &   \
                  (sfrname.startswith("ADCON") | sfrname.startswith("ANSEL"))):
               ansx = ansel2j(sfrname, fieldname)
               if (ansx < 99):
                  list_alias(fp, "JANSEL_ANS%d" % ansx, sfrname + "_" + fieldname)
            elif ((sfrname == "CANCON") & (fieldname == "REQOP0")):
               list_bitfield(fp, "CANCON_REQOP", 3, sfrname, offset)
            elif ((sfrname == "FVRCON")  &  (fieldname in ("CDAFVR0", "ADFVR0"))):
               list_bitfield(fp, sfrname + "_" + fieldname[:-1], 2, sfrname, offset)
            elif (sfrname == "INTCON"):
               if (fieldname.startswith("T0")):
                  list_alias(fp, sfrname + "_TMR0" + fieldname[2:], sfrname + "_" + fieldname)
            elif ((sfrname == "OSCCON") & (fieldname == "IRCF0")):
               list_bitfield(fp, sfrname + "_IRCF", cfgvar["ircf_bits"], sfrname, offset)
            elif ((sfrname == "OSCCON") & (fieldname ==  "SCS0")):
               list_bitfield(fp, sfrname + "_SCS",  2, sfrname, offset)
            elif ((sfrname == "PADCFG1") & (fieldname == "RTSECSEL0")):
               list_bitfield(fp, sfrname + "_RTSECSEL", 2, sfrname, offset)
            elif ( (sfrname.find("CCP") >= 0) & (sfrname.endswith("CON")) &  \
                   (((fieldname.startswith("CCP")) & (fieldname.endswith("Y")))  | \
                    ((fieldname.startswith("DC"))  & (fieldname.endswith("B0")))) ):
               if (fieldname.startswith("DC")):
                  field = sfrname + "_" + fieldname[:-1]
               else:
                  field = sfrname + "_DC" + fieldname[3:-1] + "B"
               list_bitfield(fp, field, 2, sfrname, offset - width + 1)

            list_multi_module_bitfield_alias(fp, sfrname, fieldname)

         offset = offset + width

   return offset



def list_muxed_sfr(fp, selectsfr, sfraddr):
   """ Generate declaration of multiplexed registers

   Input:   - output file
            - SelectSFR node
            - current SFR addr
   Output:  part of device files
   Returns: (nothing)
   Notes:   Multiplexed registers must be declared after all other SFRs
            because the pseudo procedures access a control register
            which must have been declared first, otherwise it is 'unknown'.
   """
   cond = None
   if (selectsfr.hasAttribute("edc:when")):
      cond = selectsfr.getAttribute("edc:when")
   sfrs = selectsfr.getElementsByTagName("edc:SFRDef")
   for sfr in sfrs:
      if (cond == None):                              # default sfr
         list_sfr(fp, sfr, sfraddr)
      else:                                           # alternate sfr on this address
         sfrname = sfr.getAttribute("edc:cname")
         # global names


         # if sfrname not in names:
         #    names.append(sfrname)
         # else:
         #    print "   Duplicate name:", sfrname
         # list_separator(fp)

         core = cfgvar["core"]
         subst  = sfrname + "_"                       # substitute name
         if (core == "14"):
            if (sfrname == "SSPMSK"):
               list_muxed_pseudo_sfr(fp, sfrname, sfraddr, cond)
            else:
               print "Unexpected multiplexed SFR", sfr, "for core", core

         elif (core == "16"):
            if sfrname.startswith("PMDOUT"):
               list_variable(fp, sfrname, 1, sfraddr)          # master/slave: automatic
            elif (sfrname in ("SSP1MSK", "SSP2MSK")):
               list_muxed_pseudo_sfr(fp, sfrname, sfraddr, cond)
               if (sfrname == "SSP1MSK"):
                  list_alias(fp, "SSPMSK", sfrname)
            elif ( (sfrname in ("CVRCON", "MEMCON", "PADCFG1", "REFOCON")) | \
                   (sfrname.startswith("ODCON")) | \
                   (sfrname.startswith("ANCON")) ):
               list_muxed_pseudo_sfr(fp, sfrname, sfraddr, cond)
               if (sfrname == "SSP1MSK"):
                  list_alias(fp, "SSPMSK", sfrname)
               list_muxed_sfr_subfields(fp, sfr)              # controlled by WDTCON_ADSHR
            else:
               print "Unexpected multiplexed SFR", sfrname, "for core", core

         else:
            print "Unexpected core", core, "with multiplexed SFR", sfrname



def list_muxed_pseudo_sfr(fp, sfrname, sfraddr, cond):
   """ Generate declaration of pseudo variable of muxed sfr

   Input:   - output file
            - substituted name of muxed SFR
            - current SFR addr
            - condition expression
   Output:  part of device files
   Returns: (nothing)
   """
   global names
   condl = cond.split(" ")                      # parse condition elements from
   val1 = condl[0][2:]                          #  ($val1 val2 val3) == val4
   val2 = condl[1]
   val3 = condl[2][:-1]
   val4 = condl[4]
   subst  = sfrname + "_"
   list_variable(fp, subst, 1, sfraddr)         # declare substitute variable
   if (sfrname not in names):
      names.append(sfrname)
   fp.write("--\n")
   fp.write("procedure " + sfrname + "'put(byte in x) is\n")
   fp.write("   var volatile byte _control_sfr at " + val1 + "\n")
   fp.write("   var byte _saved_sfr = _control_sfr\n")
   fp.write("   _control_sfr = _control_sfr " + val2 + " (!" + val3 + ")\n")
   fp.write("   _control_sfr = _control_sfr | " + val4 + "\n")
   fp.write("   " + subst +  " = x\n")
   fp.write("   _control_sfr = _saved_sfr\n")
   fp.write("end procedure\n")
   fp.write("function " + sfrname + "'get() return byte is\n")
   fp.write("   var volatile byte _control_sfr at " + val1 + "\n")
   fp.write("   var byte _saved_sfr = _control_sfr\n")
   fp.write("   var byte x\n")
   fp.write("   _control_sfr = _control_sfr " + val2 + " (!" + val3 + ")\n")
   fp.write("   _control_sfr = _control_sfr | " + val4 + "\n")
   fp.write("   x = " + subst + "\n")
   fp.write("   _control_sfr = _saved_sfr\n")
   fp.write("   return  x\n")
   fp.write("end function\n")



def list_muxed_sfr_subfields(fp, sfr):
   """ Format the subfields of multiplexed SFRs

   Input:  - index in .pic
           - register node
   Notes:  - Expected to be used with 18Fs only
           - Only valid for SFRs which use WDTCON_ADSHR bit
             to switch to the alternate content
   """
   sfrname = sfr.getAttribute("edc:cname")
   modelist = sfr.getElementsByTagName("edc:SFRMode")
   for mode in modelist:
      offset = 0
      modeid = mode.getAttribute("edc:id")
      if modeid.startswith("DS.") | modeid.startswith("LT."):
         if len(mode.childNodes) > 0:
            child = mode.firstChild
            offset = list_muxed_sfr_bitfield(fp, child, sfrname, 0)
            while child.nextSibling:
               child = child.nextSibling
               offset = list_muxed_sfr_bitfield(fp, child, sfrname, offset)



def list_muxed_sfr_bitfield(fp, child, sfrname, offset):
   """ Format a single bitfield of a multiplexed SFR

   Input:  - index in .pic
           - register node
   Notes:  - Expected to be used with 18Fs only
           - Only valid for SFRs which use WDTCON_ADSHR bit
             to switch to the alternate content: controlled by
             SFR selection in list_muxed_sfr().
   """
   if child.nodeType == Node.ELEMENT_NODE:
      if child.nodeName == "edc:AdjustPoint":
         offset = offset + eval(child.getAttribute("edc:offset"))
      elif child.nodeName == "edc:SFRFieldDef":
         width = eval(child.getAttribute("edc:nzwidth"))
         if subfields_wanted(sfrname):
            field = sfrname + "_" + child.getAttribute("edc:cname")
            if (field not in names):                        # new variable
               names.append(field)
            subst = sfrname + "_"
            if (width == 1):
               fp.write("--\n")
               fp.write("procedure " + field + "'put(bit in x) is\n")
               fp.write("   var volatile bit control_bit at " + \
                        "0x%X : %d" % cfgvar["wdtcon_adshr"] + "\n")
               fp.write("   var bit y at " + subst + " : %d" % (offset) + "\n")
               fp.write("   control_bit = TRUE\n")
               fp.write("   y = x\n")
               fp.write("   control_bit = FALSE\n")
               fp.write("end procedure\n")
               fp.write("function " + field  + "'get() return bit is\n")
               fp.write("   var volatile bit control_bit at " + \
                        "0x%X : %d" % cfgvar["wdtcon_adshr"] + "\n")
               fp.write("   var bit x at " + subst + ' : %d' % (offset) + "\n")
               fp.write("   var bit y\n")
               fp.write("   control_bit = TRUE\n")
               fp.write("   y = x\n")
               fp.write("   control_bit = FALSE\n")
               fp.write("   return y\n")
               fp.write("end function\n")
            elif (width <= 8):                               # multi-bit
               mask = eval(child.getAttribute("edc:mask"))
               if ((width == 8) & (mask in (1,3,7,15,31,64,127))):
                  # print "width", width, "mask", mask
                  width = 1 + (1,3,7,15,31,64,127).index(mask)
                  # print "new width", width
               fp.write("--\n")
               fp.write("procedure " + field + "'put(bit*%d" % (width) + " in x) is\n")
               fp.write("   var volatile bit control_bit at " + \
                        "0x%X : %d" % cfgvar["wdtcon_adshr"] + "\n")
               fp.write("   var bit*%d" % (width) + " y at " + subst + " : %d" % (offset) + "\n")
               fp.write("   control_bit = TRUE\n")
               fp.write("   y = x\n")
               fp.write("   control_bit = FALSE\n")
               fp.write("end procedure\n")
               fp.write("function " + field + "'get() return bit*%d" % (width) + " is\n")
               fp.write("   var volatile bit control_bit at " + \
                        "0x%X : %d" % cfgvar["wdtcon_adshr"] + "\n")
               fp.write("   var bit*%d" % (width) + " x at " + subst + " : %d" % (offset) + "\n")
               fp.write("   var bit*%d" % (width) + " y\n")
               fp.write("   control_bit = TRUE\n")
               fp.write("   y = x\n")
               fp.write("   control_bit = FALSE\n")
               fp.write("   return y\n")
               fp.write("end function\n")
         offset = offset + width
   return offset



def list_all_nmmr(fp, root):
   """ Generate declarations of all non memory mapped registers

   Input:   - output file
            - root of .pic (xml parsed structure)
   Output:  part of device files
   Returns: (nothing)
   Notes:   only for core 12
   """
   if (cfgvar["core"] == "12"):
      nmmrplaces = root.getElementsByTagName("edc:NMMRPlace")
      for nmmrplace in nmmrplaces:
         if len(nmmrplace.childNodes) > 0:
            child = nmmrplace.firstChild
            list_nmmrdata_child(fp, child)
            while child.nextSibling:
               child = child.nextSibling
               list_nmmrdata_child(fp, child)



def list_nmmrdata_child(fp, nmmr):

   """ Generate declaration a memory mapped register

   Input:   - output file
            - NMMR node
   Output:  part of device files
   Returns: (nothing)
   Notes:   only for core 12
   """
   global names
   if (nmmr.nodeType == Node.ELEMENT_NODE):
      if (nmmr.nodeName == "edc:SFRDef"):
         sfrname = nmmr.getAttribute("edc:cname")
         picname = cfgvar["picname"]
         if (sfrname == "OPTION_REG"):
            if (sfrname not in names):
               names.append(sfrname)
            list_separator(fp)
            shadow = sfrname + "_shadow_"
            sharedmem_avail = sharedmem[1] - sharedmem[0] + 1        # incl upper bound
            if (sharedmem_avail < 1):
               # print "   No (more) shared memory for", shadow
               fp.write("var volatile byte  %-25s" % (shadow) + " = 0b1111_1111\n")
            else:
               shared_addr = sharedmem[1]
               fp.write("var volatile byte   %-25s at 0x%X" % (shadow, shared_addr) + " = 0b1111_1111\n")
               sharedmem[1] = sharedmem[1] - 1
            fp.write("--\n")
            fp.write("procedure " + sfrname + "'put(byte in x at " + shadow + ") is\n")
            fp.write("   pragma inline\n")
            fp.write("   asm movf " + shadow + ",0\n")
            fp.write("   asm option\n")
            fp.write("end procedure\n")
            list_nmmr_option_subfields(fp, nmmr)

         elif (sfrname.startswith("TRIS")):                     # handle TRISIO or TRISGPIO
            if (sfrname not in names):
               names.append(sfrname)
            list_separator(fp)
            portletter = sfrname[4:]
            if (portletter in ("IO", "GPIO", "")):
               # print sfrname, "register interpreted as TRISA"
               portletter = "A"                                # handle as TRISA
            elif ((portletter == "B") & (picname.startswith("12"))):
               print sfrname, "register interpreted as TRISA"
               sfrname = "TRISIO"
               portletter = "A"
            shadow = "TRIS" + portletter + "_shadow_"
            sharedmem_avail = sharedmem[1] - sharedmem[0] + 1        # incl upper bound
            if (sharedmem_avail < 1):
               # print "   No (more) shared memory for", shadow
               fp.write("var volatile byte  %-25s" % (shadow) + " = 0b1111_1111\n")
            else:
               shared_addr = sharedmem[1]
               fp.write("var volatile byte   %-25s at 0x%X" % (shadow, shared_addr) + " = 0b1111_1111\n")
               sharedmem[1] = sharedmem[1] - 1
            fp.write("--\n")
            fp.write("procedure PORT" + portletter + "_direction'put(byte in x at " + shadow + ") is\n")
            fp.write("   pragma inline\n")
            fp.write("   asm movf " + shadow + ",W\n")
            if (sfrname in ("TRISIO", "TRISGPIO")):
               fp.write("   asm tris 6\n")
            else:                                              # TRISx
               fp.write("   asm tris %d\n" % (5 + "ABCDE".find(portletter)))
            fp.write("end procedure\n")
            fp.write("--\n")
            half = "PORT" + portletter + "_low_direction"
            fp.write("procedure " + half + "'put(byte in x) is\n")
            fp.write("   " + shadow + " = (" + shadow + " & 0xF0) | (x & 0x0F)\n")
            fp.write("   asm movf TRIS" + portletter + "_shadow_,W\n")
            if (sfrname == "TRISIO"):
               fp.write("   asm tris 6\n")
            else:                                              # TRISx
               fp.write("   asm tris %d\n" % (5 + "ABCDE".find(portletter)))
            fp.write("end procedure\n")
            fp.write("--\n")
            half = "PORT" + portletter + "_high_direction"
            fp.write("procedure " + half + "'put(byte in x) is\n")
            fp.write("   " + shadow + " = (" + shadow + " & 0x0F) | (x << 4)\n")
            fp.write("   asm movf TRIS" + portletter + "_shadow_,W\n")
            if (sfrname == "TRISIO"):
               fp.write("   asm tris 6\n")
            else:                                              # TRISx
               fp.write("   asm tris %d\n" % (5 + "ABCDE".find(portletter)))
            fp.write("end procedure\n")
            fp.write("--\n")
            list_nmmr_tris_subfields(fp, nmmr)                 # individual TRIS bits



def list_nmmr_option_subfields(fp, nmmr):
   """ Format all subfields of NMMR OPTION_REG

   Input:  - file
           - NMMR node
   Notes:  - Expected to be used with 12Fs only
   """
   sfrname = nmmr.getAttribute("edc:cname")
   modelist = nmmr.getElementsByTagName("edc:SFRMode")
   for mode in modelist:
      offset = 0
      modeid = mode.getAttribute("edc:id")
      if modeid.startswith("DS.") | modeid.startswith("LT."):
         if len(mode.childNodes) > 0:
            child = mode.firstChild
            offset = list_nmmr_option_bitfield(fp, child, sfrname, 0)
            while child.nextSibling:
               child = child.nextSibling
               offset = list_nmmr_option_bitfield(fp, child, sfrname, offset)



def list_nmmr_tris_subfields(fp, nmmr):
   """ Format all subfields of NMMR TRIS

   Input:  - file
           - NMMR node
   Notes:  - Expected to be used with 12Fs only
   """
   sfrname = nmmr.getAttribute("edc:cname")
   modelist = nmmr.getElementsByTagName("edc:SFRMode")
   for mode in modelist:
      offset = 0
      modeid = mode.getAttribute("edc:id")
      if modeid.startswith("DS.") | modeid.startswith("LT."):
         if len(mode.childNodes) > 0:
            child = mode.firstChild
            offset = list_nmmr_tris_bitfield(fp, child, sfrname, 0)
            while child.nextSibling:
               child = child.nextSibling
               offset = list_nmmr_tris_bitfield(fp, child, sfrname, offset)



def list_nmmr_option_bitfield(fp, child, sfrname, offset):
   """ Format a single bitfield of NMMR OPTION pseudo register

   Input:  - index in .pic
           - register node
   Notes:  - Expected to be used with 12Fs only
   """
   if child.nodeType == Node.ELEMENT_NODE:
      if child.nodeName == "edc:AdjustPoint":
         offset = offset + eval(child.getAttribute("edc:offset"))
      elif child.nodeName == "edc:SFRFieldDef":
         width = eval(child.getAttribute("edc:nzwidth"))
         fieldname = child.getAttribute("edc:cname").upper()
         field = sfrname + "_" + fieldname
         if (field not in names):                        # new variable
            names.append(field)
         shadow = sfrname + "_shadow_"
         if (width == 1):
            fp.write("--\n")
            fp.write("procedure " + field + "'put(bit in x at " \
                                  + shadow + ": %d" % (offset) + ") is\n")
            fp.write("   pragma inline\n")
            fp.write("   asm movf " + shadow + ",0\n")
            fp.write("   asm option\n")
            fp.write("end procedure\n")
         elif (width < 8):                               # multi-bit
            fp.write("--\n")
            fp.write("procedure " + field + "'put(bit*%d" % (width) + " in x at " \
                                  + shadow + ": %d" % (offset) + ") is\n")
            fp.write("   pragma inline\n")
            fp.write("   asm movf " + shadow + ",0\n")
            fp.write("   asm option\n")
            fp.write("end procedure\n")
         if (fieldname in ("T0CS", "T0SE", "PSA")):
            list_alias(fp, "T0CON_" + fieldname, field)
         elif (fieldname == "PS"):
            list_alias(fp, "T0CON_T0" + fieldname, field)
         offset = offset + width
   return offset



def list_nmmr_tris_bitfield(fp, child, sfrname, offset):
   """ Format a single bitfield of NMMR TRIS pseudo register

   Input:  - index in .pic
           - register node
   Notes:  - Expected to be used with 12Fs only
   """
   if (child.nodeType == Node.ELEMENT_NODE):
      if (child.nodeName == "edc:AdjustPoint"):
         offset = offset + eval(child.getAttribute("edc:offset"))


      elif (child.nodeName == "edc:SFRFieldDef"):
         portletter = child.getAttribute("edc:cname")[4:]
         if (portletter.startswith("IO") | portletter.startswith("GPIO")):
            portletter = 'A'                             # handle as TRISA
         else:
            portletter = portletter[0]
         if ((portletter == "B") & (cfgvar["picname"].startswith("12"))):
            return offset
         shadow = "TRIS" + portletter + "_shadow_"
         pin = "pin_" + portletter + "%d" % (offset)
         field = pin + "_direction"
         if (field not in names):                        # new variable
            names.append(field)
         fp.write("procedure " + field + "'put(bit in x at " \
                               + shadow + ": %d" % (offset) + ") is\n")
         fp.write("   pragma inline\n")
         fp.write("   asm movf " + shadow + ",W\n")
         if (sfrname in ("TRISIO", "TRISGPIO")):
            fp.write("   asm tris 6\n")
         else:
            fp.write("   asm tris %d\n" % (5 + "ABCDE".index(portletter)))
         fp.write("end procedure\n")
         list_pin_direction_alias(fp, portletter + "%d" % (offset), shadow)
         offset = offset + 1
   return offset



def subfields_wanted(sfrname):
   """ Indicate if subfields of a specific register are wanted

   input:   Register name
   returns: 0 - no expansion
            1 - expansion desired
   """
   if ((sfrname.startswith("SSP")) & (sfrname[-3:] in ("ADD", "BUF", "MSK"))):
      return False                                          # subfields not wanted
   elif ((sfrname.startswith("SPBRG"))  | \
         (sfrname.startswith("SP1BRG")) | \
         (sfrname.startswith("SP2BRG")) ):
      return False                                          # subfields not wanted
   else:
      return True                                           # subfields wanted



def list_pin_alias(fp, portbit, port):
   """ Generate pin aliases

   Input:   - file pointer
            - name of bit (portletter||offset)
            - PORT of the pin
   Returns: (nothing)
   Notes:   - declare aliases for all synonyms in pinmap.
            - declare extra aliases for first of multiple I2C or SPI modules
            - declare extra aliases for TX and RX pins of only USART module
   """
   PICname = cfgvar["picname"].upper()
   if ("R" + portbit in pinmap[PICname]):
      for alias in pinmap[PICname]["R" + portbit]:
         alias = alias.replace("+", "_POS")
         alias = alias.replace("-", "_NEG")
         alias = "pin_" + alias
         pin = "pin_" + portbit
         list_alias(fp, alias, pin)
         if alias in ("pin_SDA1", "pin_SDI1", "pin_SDO1", "pin_SCK1", \
                      "pin_SCL1", "pin_SS1", "pin_TX1", "pin_RX1", "pin_DT1", "pin_CK1"):
            alias = alias[:-1]
            list_alias(fp, alias, pin)
      fp.write("--\n")
   # else:
   #    print "   R" + portbit, "not in pinmap of", PICname



def list_pin_direction_alias(fp, portbit, port):
   """ Generate pin_direction aliases

   input:   - file pointer
            - name of bit (portletter||offset)
            - port of the pin
   returns: (nothing)
   notes:   - generate alias definitions for all synonyms in pinmap
              with '_direction' added!
            - generate extra aliases for first of multiple I2C or SPI modules
   """
   PICname = cfgvar["picname"].upper()                      # capitals!
   if ("R" + portbit in pinmap[PICname]):
      for alias in pinmap[PICname]["R"+ portbit]:
         if alias.endswith("-"):
            alias = alias[:-1] + "_NEG"
         elif alias.endswith("+"):
            alias = alias[:-1] + "_POS"
         alias = alias.replace("+", "_POS_")
         alias = alias.replace("-", "_NEG_")
         alias = 'pin_' + alias + "_direction"
         pindir = "pin_" + portbit + "_direction"
         list_alias(fp, alias, pindir)
         if (alias in ("pin_SDA1_direction", \
                       "pin_SDI1_direction", \
                       "pin_SDO1_direction", \
                       "pin_SCK1_direction", \
                       "pin_SCL1_direction")):
            alias = alias[:7] + alias[8:]
            list_alias(fp, alias, pindir)
         elif (alias in ("pin_SS1_direction", \
                         "pin_TX1_direction", \
                         "pin_RX1_direction")):
            alias = alias[:6] + alias[7:]
            list_alias(fp, alias, pindir)
      fp.write("--\n")
#  else:
#     print "   R" + portbit, "is an unknown pin"



def list_variable(fp, var, width, addr):
   """ Generate a line with a volatile variable

   Input:   - file pointer
            - name
            - width (in bytes)
            - address (decimal)   ??? maybe string ???
   Returns: nothing
   """
   global names
   if (var not in names):
      names.append(var)
      if width == 1:
         type = "byte"
      elif width == 2:
         type = "word"
      else:
         type = "byte*%d" % width
      fp.write("var volatile %-6s %-25s at { " % (type, var))
      if (cfgvar["core"] == "14H") & (addr < 0xC):
         fp.write("0x%X" % (sfrranges[addr][0]) + " }\n")
      else:
         fp.write(",".join(["0x%X" % x for x in sfrranges[addr]]) + " }\n")
   # else:
   #    print "   Duplicate name:", var



def list_bitfield(fp, var, width, sfrname, offset):
   """ Generate a line with a volatile variable

   Input:   - file pointer
            - type (byte, word, etc.)
            - name
            - address (decimal or string)
   Returns: nothing
   Notes:   Fields if 8 bits (or larger) are not declared
   """
   if (not var.startswith("pin_")):
      bitfieldname = var.upper()
   else:
      bitfieldname = var
   if ((sfrname.endswith("_SHAD")) & (bitfieldname.endswith("_SHAD"))):
      bitfieldname = bitfieldname[:-5]                # remove trailing "_SHAD"
   if (bitfieldname not in names):
      names.append(bitfieldname)
      if (width == 1):
         fp.write("var volatile bit    %-25s at %s : %d\n" % (bitfieldname, sfrname, offset))
      elif width < 8:
         fp.write("var volatile bit*%d  %-25s at %s : %d\n" % (width, bitfieldname, sfrname, offset))
   # else:
   #    print "   Duplicate name:", bitfieldname



def list_alias(fp, alias, original):
   """ List a line with an alias declaration

   Input:   - file pointer
            - name of alias
            - name of original variable (or other alias)
   Returns: - returncode of duplicate_name()
   """
   global names
   if alias not in names:
      names.append(alias)
      fp.write("%-19s %-25s is %s\n" % ("alias", alias, original))
   # else:
   #    print "   Duplicate alias name:", alias



def list_port_shadow(fp, reg):
   """ Create port shadowing functions for
   full byte, lower- and upper-nibbles of 12- and 14-bit core

   input:  - file pointer
           - Port register
   notes:  - shared memory is allocated from high to low address
   """
   shadow = "PORT" + reg[4:] + "_shadow_"
   fp.write("--\n")
   fp.write("var          byte   %-25s at PORT%s_\n" % ("PORT" + reg[4:], reg[4:]))
   sharedmem_avail = sharedmem[1] - sharedmem[0] + 1        # incl upper bound
   if (sharedmem_avail < 1):
      # print "   No (more) shared memory for", shadow
      fp.write("var volatile byte  %-25s" % (shadow) + "\n")
   else:
      shared_addr = sharedmem[1]
      fp.write("var volatile byte   %-25s at 0x%X" % (shadow, shared_addr) + "\n")
      sharedmem[1] = sharedmem[1] - 1
   fp.write("--\n")
   fp.write("procedure " + reg + "'put(byte in x at " + shadow + ") is\n")
   fp.write("   pragma inline\n")
   fp.write("   PORT" + reg[4:] + "_ = " + shadow + "\n")
   fp.write("end procedure\n")
   fp.write("--\n")
   half = "PORT" + reg[4:] + "_low"
   fp.write("procedure " + half + "'put(byte in x) is\n")
   fp.write("   " + shadow + " = (" + shadow + " & 0xF0) | (x & 0x0F)\n")
   fp.write("   PORT" + reg[4:] + "_ = " + shadow + "\n")
   fp.write("end procedure\n")
   fp.write("function " + half + "'get() return byte is\n")
   fp.write("   return (" + reg + " & 0x0F)\n")
   fp.write("end function\n")
   fp.write("--\n")
   half = "PORT" + reg[4:] + "_high"
   fp.write("procedure " + half + "'put(byte in x) is\n")
   fp.write("   " + shadow + " = (" + shadow + " & 0x0F) | (x << 4)\n")
   fp.write("   PORT" + reg[4:] + "_ = " + shadow + "\n")
   fp.write("end procedure\n")
   fp.write("function " + half + "'get() return byte is\n")
   fp.write("   return (" + reg + " >> 4)\n")
   fp.write("end function\n")
   fp.write("--\n")



def list_lat_shadow(fp, lat):
   """ Force use of LATx with core 14H and 16 for full byte, lower- and upper-nibbles

   input:  - LATx register
   """
   port = "PORT" + lat[3:]
   fp.write("--\n")
   fp.write("procedure " + port + "'put(byte in x at " + lat + ") is\n")
   fp.write("   pragma inline\n")
   fp.write("end procedure\n")
   fp.write("--\n")
   half = "PORT" + lat[3:] + "_low"
   fp.write("procedure " + half + "'put(byte in x) is\n")
   fp.write("   " + lat + " = (" + lat + " & 0xF0) | (x & 0x0F)\n")
   fp.write("end procedure\n")
   fp.write("function " + half + "'get() return byte is\n")
   fp.write("   return (" + port + " & 0x0F)\n")
   fp.write("end function\n")
   fp.write("--\n")
   half = "PORT" + lat[3:] + "_high"
   fp.write("procedure " + half + "'put(byte in x) is\n")
   fp.write("   " + lat + " = (" + lat + " & 0x0F) | (x << 4)\n")
   fp.write("end procedure\n")
   fp.write("function " + half + "'get() return byte is\n")
   fp.write("   return (" + port + " >> 4)\n")
   fp.write("end function\n")
   fp.write("--\n")



def list_tris_nibbles(fp, reg):
   """ Create TRIS functions for lower- and upper-nibbles only

   Input:  - file pointer
           - TRIS register
   """
   port = "PORT" + reg[4:]
   if port.endswith("IO"):
      port = "PORTA"
   fp.write("--\n")
   half = port + "_low_direction"
   fp.write("procedure " + half +"'put(byte in x) is\n")
   fp.write("   " + reg + " = (" + reg + " & 0xF0) | (x & 0x0F)\n")
   fp.write("end procedure\n")
   fp.write("function " + half + "'get() return byte is\n")
   fp.write("   return (" + reg + " & 0x0F)\n")
   fp.write("end function\n")
   fp.write("--\n")
   half = port + "_high_direction"
   fp.write("procedure " + half + "'put(byte in x) is\n")
   fp.write("   " + reg + " = (" + reg + " & 0x0F) | (x << 4)\n")
   fp.write("end procedure\n")
   fp.write("function " + half + "'get() return byte is\n")
   fp.write("   return (" + reg + " >> 4)\n")
   fp.write("end function\n")
   fp.write("--\n")



def list_sfr_subfield_alias(fp, child, sfralias, sfrname, offset):
   """ Generate declaration of a register subfield alias

   Input:   - output file
            - SFRDef node
            - aliasname of this SFR
            - offset of bitfield
   Output:
   Returns: offset next bitfield
   Notes:
   """
   if child.nodeType == Node.ELEMENT_NODE:
      if child.nodeName == "edc:AdjustPoint":
         offset = offset + eval(child.getAttribute("edc:offset"))
      elif child.nodeName == "edc:SFRFieldDef":
         width = eval(child.getAttribute("edc:nzwidth"))
         if (width < 8):
            fieldname = child.getAttribute("edc:cname").upper()
            list_alias(fp, sfralias + "_" + fieldname, sfrname + "_" + fieldname)
            if (sfralias.startswith("BAUDC")):
               if (fieldname == "CKTXP"):
                  list_alias(fp, sfralias + "_TXCKP", sfrname + "_" + fieldname)
               elif (fieldname == "DTRXP"):
                  list_alias(fp, sfralias + "_RXDTP", sfrname + "_" + fieldname)
         offset = offset + width
   return offset



def list_multi_module_register_alias(fp, sfr):
   """ Adding aliases of registers for PICs with multiple similar modules
   used only for registers which are fully dedicated to a module.

   Input:  - file pointer
           - SFR node
   Returns: nothing
   Notes:  - add unqualified alias for module 1
           - add (modified) alias for modules 2..9
           - bitfields are expanded as for 'real' registers
   """
   sfrname = sfr.getAttribute("edc:cname")
   if (len(sfrname) < 5):                                # can skip short names
      return
   alias = ''                                            # default: no alias
   if (sfrname == "BAUDCTL"):                            # some midrange, 18f1x20
      alias = 'BAUDCON'
   elif (sfrname == "BAUD1CON"):                         # 1st USART: sfrname with index
      alias = "BAUDCON"                                  # remove "1"
   elif (sfrname == "BAUD2CON"):                         # 2nd USART: sfrname with suffix
      alias = "BAUDCON2"                                 # make index "2" a suffix
   elif (sfrname in ("BAUDCON1", "BAUDCTL1", "RCREG1", "RCSTA1", \
                     "SPBRG1", "SPBRGH1", "SPBRGL1", "TXREG1", "TXSTA1")):
      alias = sfrname[0:-1]                              # remove trailing "1" index
   elif (sfrname in ("RC1REG", "RC1STA", "SP1BRG", "SP1BRGH", \
                     "SP1BRGL", "TX1REG", "TX1STA")):
      alias = sfrname[0:2] + sfrname[3:]                 # remove embedded "1" index
   elif (sfrname in ("RC2REG", "RC2STA", "SP2BRG", "SP2BRGH", \
                     "SP2BRGL", "TX2REG", "TX2STA")):
      alias = sfrname[0:2] + sfrname[3:] + "2"           # make index "2" a suffix
   elif (sfrname in ("SSPCON", "SSP2CON")):
      alias = sfrname + "1"                              # add suffix "1"
   elif ((sfrname.startswith("SSP")) & (sfrname[3] == "1")):   # first or only MSSP module
      alias = sfrname[0:3] + sfrname[4:]                 # remove module number
      if (alias in ("SSPCON", "SSP2CON")):
         alias = alias + "1"
   if (alias != ""):                                     # alias to be declared
      fp.write("--\n")
      list_alias(fp, alias, sfrname)
      if (subfields_wanted(sfrname)):
         modelist = sfr.getElementsByTagName("edc:SFRMode")
         for mode in modelist:
            modeid = mode.getAttribute("edc:id")
            if (modeid.startswith("DS.") | modeid.startswith("LT.")):
               if (len(mode.childNodes) > 0):
                  child = mode.firstChild
                  offset = list_sfr_subfield_alias(fp, child, alias, sfrname, 0)
                  while child.nextSibling:
                     child = child.nextSibling
                     offset = list_sfr_subfield_alias(fp, child, alias, sfrname, offset)

         #  Adding aliases for missing bitfields:
         if ( (sfrname in ("SSPCON1", "SSP1CON1", "SSP2CON1"))  & \
              (alias + "_SSPM" not in names) & (alias + "_SSPM3" in names)):
            list_alias(fp, alias + "_SSPM", sfrname + "_SSPM")



def list_multi_module_bitfield_alias(fp, reg, bitfield):
   """Add aliases of register bitfields related to
             multiple similar modules.

   input:  - register
           - bitfield
   returns: nothing
   Notes:  - Used for registers which happen to contain bitfields
             For - PIE, PIR and IPR registers
             USART and SSP interrupt bits
           - add unqualified alias for module 1
           - add (modified) alias for modules 2..9
   """
   j = ""                                                   # default: no multi-module
   bitfield.upper()                                         # must be all capitals
   if (reg[0:3] in ("PIE", "PIR", "IPR")):
      if (bitfield[0:2] in ("TX", "RC")):
         j = bitfield[2]                                    # possibly module number
         if (j.isdigit()):
            strippedfield = bitfield[0:2] + bitfield[3:]
         else:
            j = bitfield[-1]                                # possibly module number
            if (j.isdigit()):                               # numeric suffix
               strippedfield = left(bitfield,length(bitfield)-1)
            else:                                           # no module number found
               j = ""                                       # no alias required
      elif (bitfield.startswith("SSP")):                    # SSP related bitfields
         j = bitfield[3]                                    # extract module number
         if (j == "1"):                                     # first module
            strippedfield = bitfield[:3] + bitfield[4:]     # remove the number
         else:                                              # no module number found
            j = ""                                          # no alias required
   if (j == ""):                                            # no module number found
      return                                                # no alias required
   if (j == "1"):                                                # first module
      j = ""                                                # no suffix
   alias = reg + "_" + strippedfield + j                    # alias name (with suffix)
   list_alias(fp, alias, reg + "_" + bitfield)              # declare alias subfields



def list_status_sfr(fp, status):
   """ list status register

   Input:  - file pointer.
           - node of status sfr
   Note:
   """
   modes = status.getElementsByTagName("edc:SFRMode")
   for mode in modes:
      offset = 0
      bitfield = mode.firstChild
      offset = list_status_subfield(fp, bitfield, offset)
      while bitfield.nextSibling:
         bitfield = bitfield.nextSibling
         offset = list_status_subfield(fp, bitfield, offset)
   if cfgvar["core"] == "16":
      fp.write("const        byte   _banked %24s" % "=  1\n")
      fp.write("const        byte   _access %24s" % "=  0\n")



def list_status_subfield(fp, field, offset):
   """List subfields of status register

   Input: - start index in pic.
   Notes: - name is stored but not checked on duplicates
   """
   if field.nodeType == Node.ELEMENT_NODE:
      if field.nodeName == "edc:AdjustPoint":
         offset = offset + eval(field.getAttribute("edc:offset"))
      elif field.nodeName == "edc:SFRFieldDef":
         fieldname = field.getAttribute("edc:cname").lower()
         width = eval(field.getAttribute("edc:nzwidth"))
         if width == 1:
            if fieldname == "nto":
               fp.write("const        byte   %-25s =  %d\n" % ("_not_to", offset))
            elif fieldname == "npd":
               fp.write("const        byte   %-25s =  %d\n" % ("_not_pd", offset))
            else:
               fp.write("const        byte   %-25s =  %d\n" % ("_" + fieldname, offset))
         offset = offset + width
   return offset



def ansel2j(reg, ans):
   """ Determine JANSEL number for ANSELx bity

   Input:   - register  (ANSELx,ADCONx,ANCONx, etc.)
            - Name of bit (ANSy / ANSELy)
   Returns: - channel number (decimal, default is the value of y in ANSy)
              (99 indicates 'no JANSEL number')
   Notes:   - procedure has 3 'core' groups and a subgroup for each ANSELx register.
            - needs adaptation for every new PIC(-group).
   """
   if (ans[-2:].isdigit()):                                    # name ends with 2 digits
      ansx = int(ans[-2:])                                     # 2 digits seq. nbr.
   else:                                                       # 1 digit assumed
      ansx = int(ans[-1:])                                     # single digit seq. nbr.
   core = cfgvar["core"]
   picname = cfgvar["picname"]                                 # in lowercase!

   if ((core == "12") | (core == "14")):                       # baseline or classic midrange
      if reg in ("ANSELH", "ANSEL1"):
         if ansx < 8:                                          # continuation of ANSEL[0|A]
            ansx = ansx + 8
      elif (reg == "ANSELG"):
         if ansx < 8:
            ansx = ansx + 8
      elif (reg == "ANSELE"):
         if (picname.startswith("16f70") | picname.startswith("16lf70") | \
             picname.startswith("16f72") | picname.startswith("16lf72")):
            ansx = ansx + 5
         else:
            ansx = ansx + 20
      elif (reg == "ANSELD"):
         if (picname.startswith("16f70") | picname.startswith("16lf70") | \
             picname.startswith("16f72") | picname.startswith("16lf72")):
            ansx = 99                                          # not for ADC
         else:
            ansx = ansx + 12
      elif (reg == "ANSELC"):
         if (picname.startswith("16f70") | picname.startswith("16lf70")):
            ansx = 99
         elif (picname.endswith("f720") | picname.endswith("f721")):
            ansx = (4, 5, 6, 7, 99, 99, 8, 9)[ansx]
         elif (picname.endswith("f753") | picname.endswith("hv753")):
            ansx = (4, 5, 6, 7, 99, 99, 99, 99)[ansx]
         else:
            ansx = ansx + 12
      elif (reg == "ANSELB"):
         if (picname.endswith("f720") | picname.endswith("f721")):
            ansx = ansx + 6
         elif (picname.startswith("16f70") | picname.startswith("16lf70") | \
               picname.startswith("16f72") | picname.startswith("16lf72")):
            ansx = (12, 10, 8, 9, 11, 13, 99, 99)[ansx]
         else:
            ansx = ansx + 6
      elif reg in ("ANSELA", "ANSEL", "ANSEL0", "ADCON0"):
         if picname.endswith("f720") | picname.endswith("f721")  |  \
            picname.endswith("f752") | picname.endswith("hv752") |  \
            picname.endswith("f753") | picname.endswith("hv753"):
            ansx = (0, 1, 2, 99, 3, 99, 99, 99)[ansx]
         elif picname.startswith("16f70") | picname.startswith("16lf70") | \
              picname.startswith("16f72") | picname.startswith("16lf72"):
            ansx = (0, 1, 2, 3, 99, 4, 99, 99)[ansx]
         elif (picname.startswith("16f9") & (ans[0:3] != "ANS")):
            ansx = 99                                    # skip dup ANSEL subfields 16f9xx
      else:
         print "   Unsupported ADC register:", reg
         ansx = 99

   elif (core == "14H"):                                 # enhanced midrange
      if (reg == "ANSELG"):
         ansx = (99, 15, 14, 13, 12, 99, 99, 99)[ansx]
      elif (reg == "ANSELF"):
         ansx = (16, 6, 7, 8, 9, 10, 11, 5)[ansx]
      elif (reg == "ANSELE"):
         if (picname.startswith("16f151") | picname.startswith("16lf151") | \
             picname.startswith("16f171") | picname.startswith("16lf171") | \
             picname.startswith("16f178") | picname.startswith("16lf178") | \
                                            picname.startswith("16lf190") | \
             picname.startswith("16f193") | picname.startswith("16lf193")):
            ansx = ansx + 5
         elif (picname.startswith("16f152") | picname.startswith("16lf152")):
            ansx = (27, 28, 29, 99, 99, 99, 99, 99)[ansx]
         elif (picname.startswith("16f183") | picname.startswith("16lf183") |         # 16[l]f183xx
               picname.startswith("16f188") | picname.startswith("16lf188")):         # 16[l]f188xx 
            ansx = ansx + 32
         elif (picname.startswith("16f194") | picname.startswith("16lf194")):
            ansx = 99                                    # none
         else:
            ansx = ansx + 20
      elif (reg == "ANSELD"):
         if (picname.startswith("16f151") | picname.startswith("16lf151") | \
             picname.startswith("16f17" ) | picname.startswith("16lf17" )):
            ansx = ansx + 20
         elif (picname.startswith("16f152") | picname.startswith("16lf152")):
            ansx = (23, 24, 25, 26, 99, 99, 99, 99)[ansx]
         elif (picname.startswith("16f183") | picname.startswith("16lf183") |         # 16[l]f183xx
               picname.startswith("16f188") | picname.startswith("16lf188")):         # 16[l]f188xx 
            ansx = ansx + 24
         elif (picname.startswith("16f193") | picname.startswith("16lf193")):
            ansx = 99
         else:
            print "   ANSEL2J: Unsupported ADC register:", reg
            ansx = 99                              # none
      elif (reg == "ANSELC"):
         if (picname.startswith("16f151") | picname.startswith("16lf151") | \
             picname.startswith("16f171") | picname.startswith("16lf171") | \
             picname.startswith("16f177") | picname.startswith("16lf177")):
            ansx = (99, 99, 14, 15, 16, 17, 18, 19)[ansx]
         elif (picname.startswith("16lf1554")):
            ansx = (13, 23, 12, 22, 11, 21, 99, 99)[ansx]
         elif (picname.startswith("16lf1559")):
            ansx = (13, 23, 12, 22, 11, 21, 14,24)[ansx]
         elif (picname.startswith("16f145") | picname.startswith("16lf145") | \
               picname.startswith("16f150") | picname.startswith("16lf150") | \
               picname.startswith("16f157") | picname.startswith("16lf157") | \
               picname.startswith("16f161") | picname.startswith("16lf161") | \
               picname.startswith("16f170") | picname.startswith("16lf170") | \
               picname.startswith("16f176") | picname.startswith("16lf176") | \
               picname.startswith("16f182") | picname.startswith("16lf182")):
            ansx = (4, 5, 6, 7, 99, 99, 8, 9)[ansx]
         elif (picname.startswith("16f178") | picname.startswith("16lf178")):
            ansx = 99                              # none
         elif (picname.startswith("16f183") | picname.startswith("16lf183") |         # 16[l]f183xx
               picname.startswith("16f188") | picname.startswith("16lf188")):         # 16[l]f188xx 
            ansx = ansx + 16
         else:
            print "   ANSEL2J: Unsupported ADC register:", reg
            ansx = 99                              # none
      if (reg == "ANSELB"):
         if ((picname == "16f1826") | (picname == "16lf1826") | \
             (picname == "16f1827") | (picname == "16lf1827") | \
             (picname == "16f1847") | (picname == "16lf1847")):
            ansx = (99, 11, 10, 9, 8, 7, 5, 6)[ansx]
         elif (picname.startswith("16f145") | picname.startswith("16lf145") | \
               picname.startswith("16f161") | picname.startswith("16lf161") | \
               picname.startswith("16f176") | picname.startswith("16lf176")):
            ansx = (99, 99, 99, 99, 10, 11, 99, 99)[ansx]
         elif (picname.startswith("16f150") | picname.startswith("16lf150") | \
               picname.startswith("16f157") | picname.startswith("16lf157") | \
               picname.startswith("16f170") | picname.startswith("16lf170") | \
               picname.startswith("16f182") | picname.startswith("16lf182")):
            ansx = (99, 99, 99, 99, 10, 11, 99, 99)[ansx]
         elif (picname.startswith("16f151") | picname.startswith("16lf151") | \
               picname.startswith("16f171") | picname.startswith("16lf171") | \
               picname.startswith("16f177") | picname.startswith("16lf177") | \
               picname.startswith("16f178") | picname.startswith("16lf178") | \
                                              picname.startswith("16lf190") | \
               picname.startswith("16f193") | picname.startswith("16lf193")):
            ansx = (12, 10, 8, 9, 11, 13, 99, 99)[ansx]
         elif (picname.startswith("16lf155")):
            ansx = (99, 99, 99, 99, 26, 16, 25, 15)[ansx]
         elif picname.startswith("16f152") | picname.startswith("16lf152"):
            ansx = (17, 18, 19, 20, 21, 22, 99, 99)[ansx]
         elif (picname.startswith("16f183") | picname.startswith("16lf183") |         # 16[l]f183xx
               picname.startswith("16f188") | picname.startswith("16lf188")):         # 16[l]f188xx 
            ansx = ansx + 8
         else:
            print "   ANSEL2J: Unsupported ADC register:", reg
            ansx = 99                              # none
      if (reg == "ANSELA"):
         if ((picname == "16f1826") | (picname == "16lf1826") | \
             (picname == "16f1827") | (picname == "16lf1827") | \
             (picname == "16f1847") | (picname == "16lf1847") | \
              picname.startswith("16f183") | picname.startswith("16lf183") |         # 16[l]f183xx
              picname.startswith("16f188") | picname.startswith("16lf188")):         # 16[l]f188xx 
            ansx = ansx + 0                                   # ansx is OK asis
         elif (picname.startswith("16f145") | picname.startswith("16lf145")):
            ansx = (99, 99, 99, 99, 3, 99, 99, 99)[ansx]
         elif (picname.startswith("16f157") | picname.startswith("16lf157") | \
               picname.startswith("12f161") | picname.startswith("12lf161") | \
               picname.startswith("16f161") | picname.startswith("16lf161") | \
               picname.startswith("16f170") | picname.startswith("16lf170") | \
               picname.startswith("16f176") | picname.startswith("16lf176")):
            ansx = (0, 1, 2, 99, 3, 99, 99, 99)[ansx]
         elif (picname.startswith("12f15")  | picname.startswith("12lf15")  | \
               picname.startswith("16f150") | picname.startswith("16lf150") | \
               picname.startswith("16f170") | picname.startswith("16lf170") | \
               picname.startswith("12f182") | picname.startswith("12lf182") | \
               picname.startswith("16f182") | picname.startswith("16lf182") | \
               picname.startswith("12f184") | picname.startswith("12lf184")):
            ansx = (0, 1, 2, 99, 3, 4, 99, 99)[ansx]
         
         elif (picname.startswith("16lf155")):
            ansx = (0, 1, 2, 99, 10, 20, 99, 99)[ansx]
         elif (picname.startswith("16f151") | picname.startswith("16lf151") | \
               picname.startswith("16f152") | picname.startswith("16lf152") | \
               picname.startswith("16f171") | picname.startswith("16lf171") | \
               picname.startswith("16f177") | picname.startswith("16lf177") | \
               picname.startswith("16f178") | picname.startswith("16lf178") | \
                                              picname.startswith("16lf190") | \
               picname.startswith("16f193") | picname.startswith("16lf193") | \
               picname.startswith("16f194") | picname.startswith("16lf194")):
            ansx = (0, 1, 2, 3, 99, 4, 99, 99)[ansx]
         else:
            print "   ANSEL2J: Unsupported ADC register:", reg
            ansx = 99

   elif (core == "16"):                                        # 18F series
      if (reg == "ANCON3"):
         if (ansx < 8):
            if (picname.endswith("j94") | picname.endswith("j99")):
               ansx = ansx + 16
            else:
               ansx = ansx + 24
      elif (reg == "ANCON2"):
         if (ansx < 8):
            if (picname.endswith("j94") | picname.endswith("j99")):
               ansx = ansx + 8
            else:
               ansx = ansx + 16
      elif (reg == "ANCON1"):
         if (ansx < 8):
            if (picname.endswith("j94") | picname.endswith("j99")):
               ansx = ansx + 0
            else:
               ansx = ansx + 8
      elif (reg == "ANCON0"):
         if (ansx < 8):
            ansx = ansx + 0
      elif ((reg == "ANSELH") | (reg == "ANSEL1")):
         if ((picname in ("18f13k22", "18lf13k22", "18f14k22", "18lf14k22"))  & \
             (ans.startswith("ANSEL"))):
            print "   Suppressing probably duplicate JANSEL_ANSx declaration (" + ans + ")"
            ansx = 99
         elif (ansx < 8):
            ansx = ansx + 8
      elif (reg == "ANSELE"):
         ansx = ansx + 5
      elif (reg == "ANSELD"):
         ansx = ansx + 20
      elif (reg == "ANSELC"):
         ansx = ansx + 12
      elif (reg == "ANSELB"):
         ansx = (12, 10, 8, 9, 11, 13, 99, 99)[ansx]
      elif reg in ("ANSELA", "ANSEL", "ANSEL0"):
         if (picname in ("18f13k22", "18lf13k22", "18f14k22", "18lf14k22")):
            if (ans.startswith("ANSEL")):
               # print "   Suppressing probably duplicate JANSEL_ANSx declarations (" + ans + ")"
               ansx = 99
         elif (picname in ("18f24k50", "18lf24k50", "18f25k50", "18lf25k50", "18f45k50", "18lf45k50")):
            ansx = (0, 1, 2, 3, 99, 4, 99, 99)[ansx]
         elif picname.endswith("k22") & (ansx == 5):
            ansx = 4                                        # jump
      else:
         print "   Unsupported ADC register:", reg
         ansx = 99

   if (ansx < 99):                                          # AN pin present
      if (picname.startswith("16f183") | picname.startswith("16lf183") |     # 16[l]f183xx
          picname.startswith("16f188") | picname.startswith("16lf188")):     # 16[l]f188xx
         aliasname = "AN%c%d" % ("ABCDE"[ansx//8], ansx%8)   # new ADC pin naming convention
      else:
         aliasname = "AN%d" % ansx
      if (aliasname not in pinanmap[picname.upper()]):
         print "   No", aliasname, "in pinanmap corresponding to", reg + "_" + ans
         ansx = 99
   return ansx



def list_digital_io(fp, picname):
   """ Generate instructions to set all I/O to digital mode

   Input:   - picname
            - output file
   Output:  part of device files
   Returns: (nothing)
   """
   fp.write("--\n")
   list_separator(fp)
   fp.write("-- Constants and procedures related to analog features\n")
   list_separator(fp)
   fp.write("\n")

   picdata = dict(devspec[picname.upper()].items())         # pic specific info

   if "ADCGROUP" not in picdata:                            # no ADC group specified
      if (("ADCON" in names) | ("ADCON0" in names) | ("ADCON1" in names)):
         print "   Has ADCONx register, but no ADCgroup found in devicespecific.json"
      ADC_group = "0"                                       # no ADC module
      ADC_res = "0"                                         # # bits
   else:                                                    # ADC group specified
      ADC_group = picdata["ADCGROUP"]
      if ("ADCMAXRESOLUTION" not in picdata):               # # ADC bits not specified
         if (not (("ADRESH" in names) | ("ADRES0H" in names))):
            ADC_res = "8"                                   # default max res
         else:
            ADC_res = "10"
      else:
         ADC_res = picdata["ADCMAXRESOLUTION"]              # specified ADC resolution

   fp.write("const      ADC_GROUP          = " + ADC_group)
   if ADC_group == "0":
      fp.write("        -- no ADC module present\n")
      fp.write("const byte ADC_NTOTAL_CHANNEL = " + "0\n")
   else:
      fp.write("\n")
      fp.write("const byte ADC_NTOTAL_CHANNEL = " + "%d" % (len(pinanmap[picname.upper()])) + "\n")
   fp.write("const byte ADC_ADCS_BITCOUNT  = " + "%d" % cfgvar["adcs_bits"] + "\n")
   fp.write("const byte ADC_MAX_RESOLUTION = " + ADC_res + "\n")
   fp.write("--\n")

   # if ((ADC_group == "0"  &  picdata["PinMap.picnameCaps.ANCOUNT > 0) |,
   #     (ADC_group \= "0" & PinMap.picnameCaps.ANCOUNT = 0)):
   #    print "   Possible conflict between ADC-group (" + ADC_group + ") " \
   #          "and number of ADC channels (" + PinMap.picnameCaps.ANCOUNT + ")\n")

   analog = []                                              # list of analog component names
   if (("ANSEL"  in names) | \
       ("ANSEL1" in names) | \
       ("ANSELA" in names) | \
       ("ANSELC" in names) | \
       ("ANCON0" in names) | \
       ("ANCON1" in names)):
      analog.append("ANSEL")                                # analog functions present
      fp.write("-- - - - - - - - - - - - - - - - - - - - - - - - - - -\n")
      fp.write("-- Change analog I/O pins into digital I/O pins.\n")
      fp.write("procedure analog_off() is\n")
      fp.write("   pragma inline\n")

      if "ANSEL" in names:
         fp.write("   ANSEL  = 0b0000_0000\n")
      for i in range(10):                                   # ANSEL0..ANSEL9
         qname = "ANSEL" + str(i)
         if qname in names:
            fp.write("   " + qname + " = 0b0000_0000\n")
      caps = "ABCDEFGHIJKLMNOPQRSTUVWXYZ"
      for i in range(len(caps)):                            # ANSELA..Z
         qname = "ANSEL" + caps[i]                          # qualified name
         if qname in names:
            fp.write("   " + qname + " = 0b0000_0000\n")
      for i in range(10):                                   # ANCON0..ANCON9
         qname = "ANCON%d" % i
         if qname in names:
            bitname = "$$$"
            for j in range(0, 8 * i + 8):                   # all PCFG bits
               bitname = qname + "_PCFG" + str(j)
               if  bitname in names:                        # ANCONi has a PCFG bit
                  fp.write("   " + qname + " = 0b1111_1111\n")
                  break
            if bitname not in names:                        # ANCONi has no PCFG bit
               for j in range(0, 8 * i + 8):                # try ANSEL bits
                  bitname = qname + "_ANSEL" + str(j)       # ANSEL bit
                  if bitname in names:                      # ANCONi has ANSEL bit(s)
                     fp.write("   " + qname + " = 0b0000_0000\n")
                     break
      fp.write("end procedure\n")
      fp.write("--\n")

   if ("ADCON0" in names) | \
      ("ADCON" in names):
      analog.append("ADC")                                  # ADC module(s) present
      fp.write("-- - - - - - - - - - - - - - - - - - - - - - - - - - -\n")
      fp.write("-- Disable ADC module\n")
      fp.write("procedure adc_off() is\n")
      fp.write("   pragma inline\n")
      if "ADCON0" in names:
         fp.write("   ADCON0 = 0b0000_0000\n")
      else:
         fp.write("   ADCON  = 0b0000_0000\n")
      if "ADCON1" in names:
         if (picdata["ADCGROUP"] == "ADC_V1"):
            fp.write("   ADCON1 = 0b0000_0111\n")
         elif picdata["ADCGROUP"] in ("ADC_V2", "ADC_V4", "ADC_V5", "ADC_V6", "ADC_V12"):
            fp.write("   ADCON1 = 0b0000_1111\n")
         elif (picdata["ADCGROUP"] == "ADC_V3"):
            fp.write("   ADCON1 = 0b0111_1111\n")
         else:
            fp.write("   ADCON1 = 0b0000_0000\n")
            if ("ADCON1_PCFG" in names):
               print "   ADCON1_PCFG field present: PIC maybe in wrong ADC_GROUP"
         if "ADCON2" in names:
            fp.write("   ADCON2 = 0b0000_0000\n")           # all groups
      fp.write("end procedure\n")
      fp.write("--\n")

   if ("CMCON"   in names) | \
      ("CMCON0"  in names) | \
      ("CM1CON"  in names) | \
      ("CM1CON0" in names) | \
      ("CM1CON1" in names):
      analog.append("COMPARATOR")                           # Comparator(s) present
      fp.write("-- - - - - - - - - - - - - - - - - - - - - - - - - - -\n")
      fp.write("-- Disable comparator module\n")
      fp.write("procedure comparator_off() is\n")
      fp.write("   pragma inline\n")
      if "CMCON" in names:
         if "CMCON_CM" in names:
            fp.write("   CMCON  = 0b0000_0111\n")
         else:
            fp.write("   CMCON  = 0b0000_0000\n")
      elif "CMCON0" in names:
         if "CMCON0_CM" in names:
            fp.write("   CMCON0 = 0b0000_0111\n")
         else:
            fp.write("   CMCON0 = 0b0000_0000\n")
         if "CMCON1" in names:
            fp.write("   CMCON1 = 0b0000_0000\n")
      elif "CM1CON" in names:
         if "CM1CON_CM" in names:
            fp.write("   CM1CON = 0b0000_0111\n")
         else:
            fp.write("   CM1CON = 0b0000_0000\n")
         if "CM2CON" in names:
            fp.write("   CM2CON = 0b0000_0000\n")
         if "CM3CON" in names:
            fp.write("   CM3CON = 0b0000_0000\n")
      elif "CM1CON0" in names:
         fp.write("   CM1CON0 = 0b0000_0000\n")
         if "CM1CON1" in names:
            fp.write("   CM1CON1 = 0b0000_0000\n")
         if "CM2CON0" in names:
            fp.write("   CM2CON0 = 0b0000_0000\n")
            if "CM2CON1" in names:
               fp.write("   CM2CON1 = 0b0000_0000\n")
         if "CM3CON0" in names:
            fp.write("   CM3CON0 = 0b0000_0000\n")
            if "CM3CON1" in names:
               fp.write("   CM3CON1 = 0b0000_0000\n")
      elif "CM1CON1" in names:
         fp.write("   CM1CON1 = 0b0000_0000\n")
         if "CM2CON1" in names:
            fp.write("   CM2CON1 = 0b0000_0000\n")
      fp.write("end procedure\n")
      fp.write("--\n")

   fp.write("-- - - - - - - - - - - - - - - - - - - - - - - - - - -\n")
   fp.write("-- Switch analog ports to digital mode when analog module(s) present.\n")
   fp.write("procedure enable_digital_io() is\n")
   fp.write("   pragma inline\n")
   if "ANSEL" in analog:
      fp.write("   analog_off()\n")
   if "ADC" in analog:
      fp.write("   adc_off()\n")
   if "COMPARATOR" in analog:
      fp.write("   comparator_off()\n")
   if cfgvar["core"] == "12":                               # baseline PIC
      fp.write("   OPTION_REG_T0CS = OFF        -- T0CKI pin input + output\n")
   fp.write("end procedure\n")



def list_miscellaneous(fp, picname):
   """ Generate miscellaneous information

   Input:   - picname
            - output file
   Output:  part of device files
   Returns: (nothing)
   """
   fp.write("--\n")
   list_separator(fp)
   fp.write("--    Miscellaneous information\n")
   list_separator(fp)
   fp.write("--\n")
   picdata = dict(devspec[picname.upper()].items())
   if "PPSGROUP" in picdata:                                # PPS group specified
      fp.write("const PPS_GROUP             = " + picdata["PPSGROUP"] + \
               "       -- PPS group " + picdata["PPSGROUP"][-1] + "\n")
   else:
      fp.write("const PPS_GROUP             = PPS_0" + \
               "       -- no Peripheral Pin Selection\n")

   if "UCON" in names:                                      # USB control register present
      fp.write("--\n")
      if "USBBDT" in picdata:
         fp.write("const word USB_BDT_ADDRESS  = 0x" + picdata["USBBDT"] + "\n")
      else:
         print "   Has USB module but USB_BDT_ADDRESS not specified"

   fp.write("--\n")
   sharedmem_avail = sharedmem[1] - sharedmem[0] + 1
   if (sharedmem_avail > 0):
      fp.write("-- Free shared memory: 0x%X" % sharedmem[0])
      if (sharedmem_avail > 1):
         fp.write("-0x%X" % sharedmem[1])
      fp.write("\n")
   else:
      fp.write("-- No free shared memory!\n")



def list_fuse_defs(fp, root):
   """ Generate all fuse_def statements

   Input:   - picname
            - output file
   Output:  part of device files
   Returns: (nothing)
   """
   fp.write("--\n")
   list_separator(fp)
   fp.write("--    Symbolic Fuse Definitions\n")
   list_separator(fp)
   configfusesectors = root.getElementsByTagName("edc:ConfigFuseSector")
   if len(configfusesectors) == 0:
      configfusesectors = root.getElementsByTagName("edc:WORMHoleSector")
   for configfusesector in configfusesectors:
      dcraddr = eval(configfusesector.getAttribute("edc:beginaddr"))    # start address
      if len(configfusesector.childNodes) > 0:
         dcrdef = configfusesector.firstChild
         dcraddr = list_dcrdef(fp, dcrdef, dcraddr)
         while dcrdef.nextSibling:
            dcrdef = dcrdef.nextSibling
            dcraddr = list_dcrdef(fp, dcrdef, dcraddr)



def list_dcrdef(fp, dcrdef, addr):
   """ Generate declaration of a configuration byte/word, incl subfields

   Input:   - output file
            - config fuse sector node
            - current config address
   Output:  part of device file
   Returns: config fuse address (updated if applicable)
   """
   if dcrdef.nodeName == "edc:AdjustPoint":
      addr = addr + eval(dcrdef.getAttribute("edc:offset"))
   elif dcrdef.nodeName == "edc:DCRDef":
      dcrname = dcrdef.getAttribute("edc:cname")
      fp.write("--\n")
      fp.write("-- %s (0x%X)\n" % (dcrname, addr))
      fp.write("--\n")
      dcrmodes = dcrdef.getElementsByTagName("edc:DCRMode")
      for dcrmode in dcrmodes:
         if dcrmode.nodeType == Node.ELEMENT_NODE:
            if len(dcrmode.childNodes) > 0:
               offset = 0
               dcrfielddef = dcrmode.firstChild
               offset = list_dcrfielddef(fp, dcrfielddef, addr - cfgvar["fuseaddr"], offset)
               while dcrfielddef.nextSibling:
                  dcrfielddef = dcrfielddef.nextSibling
                  offset = list_dcrfielddef(fp, dcrfielddef, addr - cfgvar["fuseaddr"], offset)
      addr = addr + 1
   return addr



def list_dcrfielddef(fp, dcrfielddef, index, offset):
   """ Generate declaration of a configuration byte/word, incl subfields

   Input:   - output file
            - config fuse sector node
            - current config address
   Output:  part of device file
   Returns: config fuse address (updated if applicable)
   """
   if (dcrfielddef.nodeName == "edc:AdjustPoint"):
      offset = offset + eval(dcrfielddef.getAttribute("edc:offset"))
   elif (dcrfielddef.nodeName == "edc:DCRFieldDef"):
      width = eval(dcrfielddef.getAttribute("edc:nzwidth"))
      if (dcrfielddef.hasAttribute("edc:ishidden") == False):          # do not list hidden fields
         name = dcrfielddef.getAttribute("edc:cname").upper()
         name = normalize_fusedef_key(name)
         mask = eval(dcrfielddef.getAttribute("edc:mask"))
         str = "pragma fuse_def " + name
         if (cfgvar["fusesize"] > 1):
            str = str + ":%d " % (index)
         str = str + " 0x%X {" % (mask << offset)                    # position in byte!
         fp.write("%-40s -- %s\n" % (str, dcrfielddef.getAttribute("edc:desc")))
         list_dcrfieldsem(fp, name, dcrfielddef, offset)
         fp.write("       }\n")
      offset = offset + width
   return offset



def list_dcrfieldsem(fp, key, dcrfielddef, offset):
   """ Generate declaration of a dcrdeffield semantics

   Input:   - output file
            - SFRDef child node
            - SFRe
            - field offset
   Output:
   Returns: offset next child
   Notes:   - bitfield
   """
   for child in dcrfielddef.childNodes:
      if child.nodeName == "edc:DCRFieldSemantic":
         if ((child.hasAttribute("edc:ishidden") == False) & \
             (child.hasAttribute("edc:cname") == True)):
            fieldname = child.getAttribute("edc:cname").upper()
            if (fieldname != "RESERVED") & (fieldname != ""):
               if (child.hasAttribute("edc:islanghidden") == False):
                  when = child.getAttribute("edc:when").split()
                  desc = child.getAttribute("edc:desc")
                  fieldname = normalize_fusedef_value(key, fieldname, desc)
                  if (fieldname != ""):
                     if ((key == "XINST") & (fieldname == "ENABLED")):
                        str = "--     " + fieldname + " = " + "0x%X" % (eval(when[-1])<<offset)
                        fp.write("%-40s -- %s\n" % (str, "NOTE: not supported by JALV2"))
                     else:
                        str = "       " + fieldname + " = " + "0x%X" % (eval(when[-1])<<offset)
                        fp.write("%-40s -- %s\n" % (str, desc))
                  if (key == "ICPRT"):
                     if (cfgvar["picname"] in ("18f1230",  "18f1330",   "18f24k50", \
                                               "18f25k50", "18lf24k50", "18lf25k50")):
                        print "   Adding 'ENABLED' for fuse_def " + key
                        str = "       ENABLED = 0x20"
                        fp.write("%-40s %s\n" % (str, "-- ICPORT enabled"))
                  elif ((key == "VOLTAGE") & (fieldname == "V21")):
                     str = "       V20 = 0x%X" % (eval(when[-1])<<offset)
                     fp.write("%-40s %s\n" % (str, "-- 2.1V (deprecated, compatibility with older Jallib versions)"))



def normalize_fusedef_key(key):
   """ Normalize fusedef keywords (rename synonyms to base keyword)

   Input:   - keyword
   Returns: - normalized keyword
   Noted:   - maybe better for performance with (partly) a dictionary
   """
   if key == "":
      return key
   if (key in ("RES", "RES1")) | key.startswith("RESERVED"):
      return key
   picname = cfgvar["picname"]

   if key.find("ENICPORT") >= 0:
      return key

   # elif (key in ("CPD", "WRTD"))  & \
   #    (picname in ("18f2410", "18f2510", "18f2515", "18f2610", \
   #                 "18f4410", "18f4510"  "18f4515"  "18f4610")):
   #    return key

   elif (key.startswith("CCP") & key.endswith("MX")):
      key = key[:-2] + "MUX"                          # CCP(x)MX -> CCP(x)MUX
      if (key == "CCPMUX"):
         key = "CCP1MUX"

   #  elif key.startswith("CP_")  &  key[3:].isdigit():
   #     key = "CP" + key[3:]                           # remove underscore
   #
   #  elif (key in ("EBTR_3", "CP_3", "WRT_3")) & (picname == "18f4585"):
   #     return key
   #
   #  elif (key in ("EBTR_4", "CP_4", "WRT_4", \
   #                "EBTR_5", "CP_5", "WRT_5", \
   #                "EBTR_6", "CP_6", "WRT_6", \
   #                "EBTR_7", "CP_7", "WRT_7"))   & \
   #      (picname in ("18f6520", "18f8520")):
   #     return key

   elif key.startswith("EBRT"):                         # typo MPLAB-X!
      key = "EBTR" + key[4:]

   #  elif key.startswith("EBTR_")  &  key[5:].isdigit():
   #     key = "EBTR" + key[5:]
   #
   #  elif (key = "USBDIV"  &,                         compatibility
   #       (left(PicName,6) = "18f245" | left(PicName,6) = "18f255" |,
   #        left(PicName,6) = "18f445" | left(PicName,6) = "18f455" ) ):
   #     key = "USBPLL"
   #
   #  elif (key.startswith("WRT_") & key[4:].isdigit()):
   #     key = "WRT" + key[4:]

   elif (key in fusedef_kwd):
      key = fusedef_kwd[key]                                # translate by table

   return key



def normalize_fusedef_value(key, val, desc):
   """ Determination of appropriate keyword value for fuse_defs

   Input:   - fuse_def keyword
            - keyword value (name of DCRFieldSemantic)
            - keyword value description string
   Returns: Keyword value
   """
   picname = cfgvar["picname"]
   descl = desc.upper().split(" ")                          # list of words in description
   descu = str(desc).upper()                                # to uppercase
   descu = descu.translate(xtable)                          # replace special chars by spaces
   descu = "_".join(descu.split())                          # replace all space by single underscore
   kwdvalue = ""                                            # null value

   if ((val == "RESERVED") | (val == "UNIMPLEMENTED") | (len(desc) == 0)):     # skip
      return ""

   elif (key == "ABW"):                                     # address bus width
      if ((val.startswith("ADDR")) & (val.endswith("BIT"))):
         kwdvalue = "B" + val[4:-3]
      elif (val in ("XM12", "XM16", "XM20")):
         kwdvalue = "B" + val[2:]
      elif (val == "MM"):
         kwdvalue = "B8"
      elif (val.isdigit()):
         kwdvalue = "B" + val
      else:
         kwdvalue = descu

   elif (key == "ADCSEL"):
      if (val.startswith("BIT")):
         kwdvalue = "B" + val[3:]
      elif (val.isdigit()):
         kwdvalue = "B" + val

   elif (key == "BBSIZ"):
      if (val.isdigit()):
         x = eval(val)
         if (x >= 1024):
            kwdvalue = "W%dK" % (x // 1024)
         else:
            kwdvalue = "W%d" % (x)
      elif (val.startswith("BB")):
         x = val[2:]
         if (x.endswith("K")):
            kwdvalue = "W" + x
         elif (x.isdigit()):
            if (eval(x) >= 1024):
               kwdvalue = "W%dK" % (eval(x) // 1024)
            else:
               kwdvalue = "W" + x
         else:
            kwdvalue = "W" + x
      elif (descl[0].endswith("W")):
         kwdvalue = "W" + descl[0][:-1]
      else:
         kwdvalue = descu

   elif (key == "BG"):                                      # band gap
      if (val == '0'):
         kwdvalue = "HIGHEST"
      elif (val == "3"):
         kwdvalue = "LOWEST"
      else:
         kwdvalue = descu

   elif (key == "BORPWR"):                                  # BOR power mode
      if (val == "ZPBORMV"):
         kwdvalue = "ZERO"
      elif (val == "HIGH"):
         kwdvalue = "HP"
      elif (val == "MEDIUM"):
         kwdvalue = "MP"
      elif (val == "LOW"):
         kwdvalue = "LP"
      else:
         kwdvalue = descu

   elif (key == "BROWNOUT"):
      if (val in ("BOACTIVE", "NOSLP", "SLEEP", "NSLEEP", "ON_ACTIVE", "SLEEP_DIS")):
         kwdvalue = "RUNONLY"
      elif (val in ("ON")):
         if (descu.find("CONTROLLED") >= 0):
            kwdvalue = "CONTROL"
         else:
            kwdvalue = "ENABLED"
      elif (val in ("EN", "ON", "BOHW", "SBORDIS")):
         kwdvalue = "ENABLED"
      elif (val in ("SBODEN", "SBOREN", "SOFT", "SBORENCTRL")):
         kwdvalue = "CONTROL"
      elif (val in ("DIS", "OFF")):
         kwdvalue = "DISABLED"
      else:
         kwdvalue = descu

   elif (key == "CANMUX"):
      if (val == "PORTB"):
         kwdvalue = "pin_B2"
      elif (val == "PORTC"):
         kwdvalue = "pin_C6"
      elif (val == "PORTE"):
         kwdvalue = "pin_E5"
      else:
         kwdvalue = descu

   elif ((key.startswith("CCP")) & key.endswith("MUX")):    # CCPxMUX
      if ((descu.find("RB3") != -1) & (descu.find("RE7") != -1)):    # special
         kwdvalue = "pin_RB3_RE7"
      elif descl[-1].startswith("R"):                       # last word is pin name
         kwdvalue = "pin_" + descl[-1][-2:]                 # last 2 chars
      else:
         kwdvalue = descu

   elif (key == "CINASEL"):
      if (descu.find("DEFAULT") >= 0):                      # Microcontroller mode
         kwdvalue = "DEFAULT"
      else:
         kwdvalue = "MAPPED"

   elif ((key == "CP") |  \
         ((key.startswith("CP") & \
          ((key[-1].isdigit()) | (key[-1] == "D") | (key[-1] == "B")))) ):
      if (val in ("OFF", "DISABLE")):
         kwdvalue = "DISABLED"
      elif (val in ("ON", "ENABLE", "ALL")):
         kwdvalue = "ENABLED"
      elif ((val.startswith("UPPER")) | (val.startswith("HALF"))):
         kwdvalue = val
      elif ((val == "50") & (picname == "16f627")):
         kwdvalue = "   "                                   # to be skipped
      elif (desc[0] == "0"):                                # probably a range
         kwdvalue = descl[0]                                # begin(-end) of range
         if (len(descl) > 2):
            if (descl[1] == "TO"):                          # splitted words
               kwdvalue = kwdvalue + "_" + descl[2]         # add end of range
         kwdvalue = "R" + kwdvalue.replace("-",'_')
      else:
         kwdvalue = "DISABLED"

   elif (key == "CPUDIV"):
      if (val in ("NOCLKDIV", "OSC1", "OSC1_PLL2")):
         kwdvalue = "P1"                                    # no PLL
      elif (val in ("CLKDIV2", "OSC2_PLL2", "OSC2_PLL3")):
         kwdvalue = "P2"
      elif (val in ("CLKDIV3", "OSC3_PLL3", "OSC3_PLL4")):
         kwdvalue = "P3"
      elif (val in ("CLKDIV4", "OSC4_PLL6")):
         if (descl[-1] == "6"):
            kwdvalue = "P6"                                 # exception!
         else:
            kwdvalue = "P4"
      elif (val in ("CLKDIV6", "OSC4_PLL6")):
         kwdvalue = "P6"
      else:
         kwdvalue = descu

   elif (key == "DBW"):                                      # data bus width
      if (val.isdigit()):
         kwdvalue = "B" + val
      elif ((val.startswith("DATA")) & (val.endswith("BIT"))):
         kwdvalue = "B" + val[4:-3]
      else:
         kwdvalue = descu

   elif (key == "DSWDTOSC"):
      if (val == "INTOSCREF"):
         kwdvalue = "INTOSC"
      elif (val == "LPRC"):
         kwdvalue = "LPRC"
      elif (val == "SOSC"):
         kwdvalue = "SOSC"
      elif (val == "T1OSCREF"):
         kwdvalue = "T1"
      else:
         kwdvalue = descu

   elif (key == "ECCPMUX"):
      offset = descu.find("_R")
      if (offset >= 0):
         kwdvalue = "pin_" + descu[offset + 2: offset + 4]
      else:
         kwdvalue = descu

   elif (key == "EMB"):
      if (desc.find("12") >= 0):                            # 12-bit mode
         kwdvalue = "B12"
      elif (descu.find("16") >= 0):                         # 16-bit mode
         kwdvalue = "B16"
      elif (descu.find("20") >= 0):                         # 20-bit mode
         kwdvalue = "B20"
      else:
         kwdvalue = "DISABLED"                              # no en/disable balancing

   elif (key == "ETHLED"):
      if ((val == "ON") | (descu.find("ENABLED") >= 0)):    # LED enabled
         kwdvalue = "ENABLED"
      else:
         kwdvalue = "DISABLED"

   elif (key == "EXCLKMUX"):
      offset = descu.find("_R")
      if (offset >= 0):
         kwdvalue = "pin_" + descu[offset + 2: offset + 4]
      else:
         kwdvalue = descu

   elif (key == "FOSC2"):
      if (val in ("ON", "OFF")):
         kwdvalue = val
      else:
         kwdvalue = descu

   elif (key == "FCMEN"):
      if (val == "OFF"):
         kwdvalue = "DISABLED"
      elif (val == "ON"):
         kwdvalue = "ENABLED"
      elif (val == "CSDCMD"):
         kwdvalue = "DISABLED"
      elif (val == "CSECMD"):
         kwdvalue = "SWITCHING"
      elif (val == "CSECME"):
         kwdvalue = "ENABLED"
      else:
         kwdvalue = descu

   elif (key == "FLTAMUX"):
      if ((val.startswith("R")) & (len(val) == 3)):
         kwdvalue = "pin_" + val[1:]
      else:
         kwdvalue = descu

   elif (key == "INTOSCSEL"):
      if (val == "HIGH"):
         kwdvalue = "HP"
      elif (val == "LOW"):
         kwdvalue = "LP"
      else:
         kwdvalue = descu

   elif (key == "IOSCFS"):
      if (val in ("ON", "8MHZ")):
         kwdvalue = "F8MHZ"
      elif (val in ("OFF", "4MHZ")):
         kwdvalue = "F4MHZ"
      else:
         kwdvalue = descu
         if (kwdvalue[0].isdigit()):
            kwdvalue = "F" + kwdvalue[0] + "MHZ"

   elif (key == "LPT1OSC"):
      if (val == "ON"):
         kwdvalue = "LOW_POWER"
      elif (val == "OFF"):
         kwdvalue = "HIGH_POWER"
      else:
         kwdvalue = descu

   elif (key == "LS48MHZ"):
      kwdvalue = "P" + val[-1]

   elif (key == "MCLR"):
      if (val in ("OFF", "INTMCLR")):
         kwdvalue = "INTERNAL"
      elif (val in ("ON", "EXTMCLR")):
         kwdvalue = "EXTERNAL"

      else:
         kwdvalue = descu

   elif (key in ("MSSPMASK", "MSSPMSK1", "MSSPMSK2")):
      if (descu[0].isdigit()):
         kwdvalue = "B" + descu[0]                        # digit 5 or 7 expected
      else:
         kwdvalue = descu

   elif (key == "OSC"):
      if ("0" <= descu[0] <= "1"):
         print "   Skipping probably duplicate/unused masks", key, ":", desc
         kwdvalue = "   "
      else:
         if (val in fusedef_osc):
            kwdvalue = fusedef_osc[val]                  # translate val to keyword
#           tablevalue = kwdvalue                        # remember this keyword
                                        # exception handling: sequence is important!
            if (picname in ("16f707", "16lf707", "16f720", "16lf720", "16f721", "16lf721")):
               if (val == "EXTRC"):
                  kwdvalue = "RC_CLKOUT"
               elif (val == "INTOSC"):
                  kwdvalue = "INTOSC_CLKOUT"
            elif (picname == "16f87"):
               if (val == "EC"):
                  kwdvalue = "EC_NOCLKOUT"
            elif ((picname in ("16f83", "16f84", "16f84a")) | (picname.startswith("16f87"))):
              if (val == "EXTRC"):
                 kwdvalue = "RC_CLKOUT"
            elif (picname.startswith("10f3")  | picname.startswith("10lf3")  | \
                  picname.startswith("12f6")  | picname.startswith("12hv6")  | \
                  picname.startswith("12f7")  | picname.startswith("12hv7")  | \
                  picname.startswith("16f5")                                 | \
                  picname.startswith("16f61") | picname.startswith("16hv61") | \
                  picname.startswith("16f63")                                | \
                  picname.startswith("16f67")                                | \
                  picname.startswith("16f68")                                | \
                  picname.startswith("16f69")                                | \
                  picname.startswith("16f7")  | picname.startswith("16hv7")  | picname.startswith("16lf7") | \
                  picname.startswith("16f8")                                 | \
                  picname.startswith("16f9")):
               if (kwdvalue == "EC_NOCLKOUT"):
                  kwdvalue = "EC_CLKOUT"
               elif (kwdvalue == "EC_CLKOUT"):
                  kwdvalue = "EC_NOCLKOUT"
            elif picname in ("18f13k22", "18lf13k22", "18f13k50", "18lf13k50", \
                             "18f14k22", "18lf14k22", "18f14k50", "18lf14k50"):
               if (val == "IRC"):
                  kwdvalue = "INTOSC_NOCLKOUT"
            elif picname in ("18f25k80", "18f26k80"):
               if (val == "RC"):
                  kwdvalue = "RC_CLKOUT"
            # if (kwdvalue != tablevalue):                    # report any modification
            #    print "   Modified fuse_def OSC kwdvalue from", tablevalue, "to", kwdvalue
         else:
            print "  Missing <" + val + "> as key in fusedef_osc"

   elif (key == "P2BMUX"):
      if (val in ("PORTB5", "PORTC0", "PORTD2")):
         kwdvalue = "pin_" + val[4:]
      else:
         kwdvalue = descl[-1]

   elif (key == "PARITY"):
      if (desc.find("CLEAR") >= 0):
         kwdvalue = "CLEAR"
      else:
         kwdvalue = "SET"

   elif (key == "PBADEN"):
      if (val in ("ANA", "ON")):
         kwdvalue = "ANALOG"
      else:
         kwdvalue = "DIGITAL"

   elif (key == "PLLDIV"):
      if (descu == "RESERVED"):
         kwdvalue = "   "                                   # to be ignored
      elif (val in ("NOPLL")):
         kwdvalue = "X1"                                    # no PLL
      elif (val in ("NODIV", '1')):
         kwdvalue = "P1"                                    # no divice
      elif (val in ("2", "DIV2")):
         kwdvalue = "P2"
      elif (val in ("3", "DIV3")):
         kwdvalue = "P3"
      elif (val in ("4", "DIV4")):
         kwdvalue = "P4"
      elif (val in ("5", "DIV5")):
         kwdvalue = "P5"
      elif (val in ("6", "DIV6")):
         kwdvalue = "P6"
      elif (val in ("10", "DIV10")):
         kwdvalue = "P10"
      elif (val in ("12", "DIV12")):
         kwdvalue = "P12"
      elif (val in ("PLL4X")):
         kwdvalue = "X4"
      elif (val in ("PLL6X")):
         kwdvalue = "X6"
      elif (val in ("PLL8X")):
         kwdvalue = "X8"
      else:
         kwdvalue = descu

   elif (key == "PLLSEL"):
      if val in ("PLL96", "PLL3X", "PLL4X"):
         kwdvalue = val
      else:
         kwdvalue = descu

   elif (key == "PMODE"):
      if (val in ("XM12", "XM16", "XM20")):
         kwdvalue = "B" + val[2:]
      elif (val == "EM"):
         kwdvalue = "EXT"
      elif (val in ("MC", "MM")):
         kwdvalue = "MICROCONTROLLER"
      elif (val == "MP"):
         kwdvalue = "MICROPROCESSOR"
      elif (val == "MPB"):
         kwdvalue = "MICROPROCESSOR_BOOT"
      else:
         kwdvalue = descu

   elif (key == "PMPMUX"):
      if (val == "ALTERNATE"):
         kwdvalue = "PMP"
      elif (val == "DEFAULT"):
         kwdvalue = "EMB"
      else:
         kwdvalue = descu

   elif (key == "POSCMD"):                              # primary osc
      if (val in ("EC", "HS", "MS")):
         kwdvalue = val
      elif (val == "NONE"):
         kwdvalue = "DISABLED"
      else:
         kwdvalue = descu

   elif (key == "PWM4MUX"):
      offset = descu.find("_R")
      if (offset >= 0):
         kwdvalue = "pin_" + descu[offset + 2: offset + 4]
      else:
         kwdvalue = descu

   elif (key == "RSTOSC"):
      kwdvalue = val      
   
   elif (key == "RTCOSC"):
      if (val == "INTOSCREF"):
         kwdvalue = "INTOSC"
      elif (val == "SOSCREF"):
         kwdvalue = "SOSC"
      elif (val == "T1OSCREF"):
         kwdvalue = "T1OSC"
      else:
         kwdvalue = descu

   elif (key == "SDOMUX"):
      if (val in ("RB3", "RC7")):
         kwdvalue = "pin_" + val[1:]
      else:
         kwdvalue = descl[-1]                           # last word
         
   elif (key == "SCANE"):
      if (val in ("AVAILABLE", "NOT_AVAILABLE")):
         kwdvalue = val
      else:
         kwdvalue = descu
         
   elif (key == "SIGN"):
      if (descu.find("CONDUC") >= 0):
         kwdvalue = "NOT_CONDUCATED"
      else:
         kwdvalue = "AREA_COMPLETE"

   elif (key == "SOSCSEL"):
      if (val == "HIGH"):
         kwdvalue = "HP"
      elif (val == "DIG"):
         kwdvalue = "DIG"
      elif (val == "LOW"):
         kwdvalue = "LP"
      # elif (descu.find("SECURITY") >= 0):
      #    kwdvalue = "HS_CP"
      else:
         kwdvalue = descu

   elif (key == "SSPMUX"):
      offset = descu.find("_R")
      if (offset >= 0):
         kwdvalue = "pin_" + descu[offset + 2: offset + 4]
      else:
         kwdvalue = descu

   elif (key == "T0CKMUX"):
      if (val == "PORTB"):
         kwdvalue = "pin_B5"
      elif (val == "PORTG"):
         kwdvalue = "pin_G4"
      else:
         kwdvalue = descu

   elif (key == "T1OSCMUX"):
      if (val in ("HIGH", "LOW")):
         kwdvalue = "pin_" + descl[-1][1:]
      elif (val == "ON"):
         kwdvalue = "LP"
      elif (val == "OFF"):
         kwdvalue = "STANDARD"
      else:
         kwdvalue = descu

   elif (key == "T3CKMUX"):
      offset = descu.find("_R")
      if (offset >= 0):
         kwdvalue = "pin_" + descu[offset + 2 : offset + 4]
      else:
         kwdvalue = descu

   elif (key == "T5GSEL"):
      if (val in ("T3G", "T5G")):
         kwdvalue = val
      else:
         kwdvalue = descu

   elif (key == "USBDIV"):                                  # mplab >= 8.60 (was USBPLL)
      if ((val == "1") | (val == "OFF")):
         kwdvalue = "P1"
      else:
         kwdvalue = "P2"

   elif key == "USBLSCLK":
      if (val == "48MHZ"):
         kwdvalue = "F48MHZ"
      else:
         kwdvalue = "F24MHZ"

   elif (key == "USBPLL"):
      if descu.find("PLL") >= 0:
         kwdvalue = "F48MHZ"
      else:
         kwdvalue = "OSC"

   elif (key == "VCAPEN"):
      if (val in ("OFF", "DIS")):
         kwdvalue = "DISABLED"
      elif (val == "ON"):
         kwdvalue = "ENABLED"
      elif (val.startswith("RA")):
         kwdvalue = "pin_" + val[1:]                        # pin_Ax
      else:
         kwdvalue = "ENABLED"

   elif (key == "VOLTAGE"):
      kwdvalue = ""
      for word in descl:                                    # scan descl for voltage
         if ("0" <= word[0] <= "9"):
            if (word[1] == "."):
               kwdvalue = "V" + word[0] + word[2]
            # if (kwdvalue == "V21"):
            #    kwdvalue = "V20"                          # compatibility
               break
      if (kwdvalue == ""):                                  # no voltage value found
         if (("MINIMUM" in descl) | ("LOW" in descl) | ("LO" in descl)):
            kwdvalue = "MINIMUM"
         elif (("MAXIMUM" in descl) | ("HIGH" in descl) | ("HI" in desc)):
            kwdvalue = "MAXIMUM"
         elif (len(descu) == 0):
            kwdvalue = "MEDIUM" + val
         else:
            kwdvalue = descu

   elif (key == "WDT"):                                     # Watchdog
      if (val in ("NOSLP", "NSLEEP", "SLEEP")):
         kwdvalue = "RUNONLY"
      elif (val == "SWDTDIS"):
         kwdvalue = "ENABLED"
      elif (val in ("SWDTEN", "SWON")):
         kwdvalue = "CONTROL"
      elif (val == "OFF"):
         kwdvalue = "DISABLED"
         if ((descu.find("CAN_BE_ENABLED") >= 0) | (descu.find("CONTROL") >= 0)):
            kwdvalue = "CONTROL"
            if ("WDTCON" not in names):                     # no WDTCON register
               kwdvalue = "DISABLED"
      elif (val == "ON"):
         kwdvalue = "ENABLED"
         if (descu.find("CONTROL") >= 0):
            kwdvalue = "CONTROL"
      else:
         kwdvalue = descu                                   # normalized description

   elif (key == "WDTCCS"):
      if (val in ("LFINTOSC", "MFINTOSC", "HFINTOSC")):
         kwdvalue = val
      elif (val in ("SC", "SWC")):
         kwdvalue = "SOFTWARE"
      else:
         kwdvalue = descu

   elif (key == "WDTCLK"):
      if (val == "LPRC"):
         kwdvalue = "INTOSC"
      elif (val == "SOSC"):
         kwdvalue = "SOSC"
      elif (val == "FRC"):
         kwdvalue = "FRC"
      elif (val == "SYS"):
         kwdvalue = "FOSC"
      else:
         kwdvalue = descu

   elif (key == "WDTCS"):
      if (descu.find("LOW") >= 0):
         kwdvalue = 'LOW_POWER'
      else:
         kwdvalue = 'STANDARD'

   elif (key == "WDTWIN"):
      kwdvalue = "P" + val[2:4]

   elif (key == "WDTCPS"):
      if descl[0].startswith("1:"):
         kwdvalue = int(descl[0][2:])
         j = 0
         while (kwdvalue >= 1024):
            kwdvalue = (kwdvalue + 1000) // 1024             # reduce to K, M, G, T
            j = j + 1
         kwdvalue = "F%d" % (kwdvalue) + " KMGT"[j]
      else:
         kwdvalue = "SOFTWARE"

   elif (key == "WDTCWS"):
      if (descl[0][0].isdigit()):
         kwdvalue = "P%d" % int(float(descl[0]))            # truncate percentage to integer
      else:
         kwdvalue = "SOFTWARE"

   elif (key in ("WDTPS", "DSWDTPS")):
      if (descl[0].startswith("1:")):
         if (len(descl[0]) > 2):
            kwdvalue = eval("".join(descl[0][2:].split(",")))     # 1:xxx
         else:
            kwdvalue = eval("".join(descl[1].split(",")))         # 1: xxx
         j = 0
         while (kwdvalue >= 1024):
            kwdvalue = (kwdvalue + 1000) // 1024             # reduce to K, M, G, T
            j = j + 1
         kwdvalue = "P%d" % (kwdvalue) + " KMGT"[j]
      else:
         kwdvalue = descu

   elif (key == "WPCFG"):
      if (val in ("ON", "WPCFGEN")):
         kwdvalue = "ENABLED"
      else:
         kwdvalue = "DISABLED"

   elif (key == "WPDIS"):
      if (val in ("ON", "WPEN")):
         kwdvalue = "ENABLED"
      else:
         kwdvalue = "DISABLED"

   elif (key == "WPEND"):
      if (val in ("PAGE_0", "WPSTARTMEM")):
         kwdvalue = "P0_WPFP"
      else:
         kwdvalue = "PWPFP_END"

   elif (key == "WPFP"):
      kwdvalue = "P" + descl[-1]                               # last word

   elif (key == "WPSA"):
      if (val.isdigit()):
         kwdvalue = "P" + val
      else:
         kwdvalue = descu

   elif ( (key == "WRT") | \
         ((key.startswith("WRT")) & ((key[3:].isdigit()) | (key[3:] in ("B", "C", "D")))) ):
      if ((desc.find("NOT") >= 0) | (val == "OFF")):
         kwdvalue = "DISABLED"                              # not protected
      elif (val == "BOOT"):
         kwdvalue = "BOOT_BLOCK"                            # boot block protected
      elif (val == "HALF"):
         kwdvalue = "HALF"                                  # 1/2 of memory protected
      elif ((val == "FOURTH") | (val == "1FOURTH")):
         kwdvalue = "FOURTH"                                # 1/4 of memory protected
      elif (val.isdigit()):
         kwdvalue = "W" + val                               # number of words
      else:
         kwdvalue = "ENABLED"                               # whole memory protected

   elif (key == "WURE"):
      if (val == "OFF"):
         kwdvalue = "CONTINUE"
      else:
         kwdvalue = "RESET"

   elif (key == "ZCD"):
      kwdvalue = val                                        # ON means disabled!

   # generic determination when no dedicated determination present
   else:
      if (val in ("OFF", "DISABLED")):
         kwdvalue = "DISABLED"
      elif (val in ("ON", "ENABLED")):
         kwdvalue = "ENABLED"
      elif (descu.find("ACTIVE") >= 0):
         if (descu.find("HIGH") > descu.find("ACTIVE")):
            kwdvalue = "ACTIVE_HIGH"
         elif (descu.find("LOW") > descu.find("ACTIVE")):
            kwdvalue = "ACTIVE_LOW"
         else:
            kwdvalue = "ENABLED"
      elif ((descu.find("ENABLE") >= 0) | (descu == "ON") | (descu == "ALL")):
         kwdvalue = "ENABLED"
      elif ((descu.find("DISABLE") >= 0) | (descu == "OFF") | (descu.find("SOFTWARE") >= 0)):
         kwdvalue = "DISABLED"
      elif (descu.find("ANALOG") >= 0):
         kwdvalue = "ANALOG"
      elif (descu.find("DIGITAL") > 0):
         kwdvalue = "DIGITAL"
      elif (len(desc) == 0):                                   # no description
         kwdvalue = ""
      else:
         if (desc[0].isdigit()):                               # starts with digit
            if (desc.find("HZ") >= 0):                         # probably frequency (range)
               kwdvalue = "F" + descl[0]                       # "F" prefix
            elif ((desc.find(" TO ") >= 0)  | \
                  (desc.find("0 ")   >= 0)  | \
                  (desc.find(" 0")   >= 0)  | \
                  (desc.find("H-")   >= 0)) :
               if (desc.find(" TO ") >= 0):
                  kwdvalue = descl[0] + "-" + descl[2]         # word 1 and 3
               else:
                  kwdvalue = descl[0]                          # keep 1st word
               kwdvalue = "R" + kwdvalue
            else:                                              # probably a number
               kwdvalue = "N" + descl[0]                       # 1st word, "N" prefix
         else:
            kwdvalue = descu                                   # if no alternative!

   if kwdvalue == "":                                          # empty keyword
      print "   No keyword found for fuse_def", key, "<" + desc + ">"
   elif len(kwdvalue) > 22 :
      print "   fuse_def", key, "keyword excessively long: <" + kwdvalue + ">"
   elif kwdvalue == "   ":                                     # to be skipped
      kwdvalue = ""
   return kwdvalue


def list_separator(fp):
   """ Generate a separator line

   Input:   file pointer
   Returns:  nothing
   """
   fp.write("-- " + "-"*48 + "\n")


def init_fusedef_mapping():
   """ Initialize dictionaries

   Input:   nothing
   Output:  fusedef_osc dictionary initialized
   Returns: nothing
   Notes:   Initializes - dictionary for fuse_def keywords (synonyms)
                        - dictionary specificly for fuse_def OSC keywords (synonyms)
   """
   global fusedef_kwd
   fusedef_kwd = {"ADDRBW"    : "ABW",
                  "BACKBUG"   : "DEBUG",
                  "BKBUG"     : "DEBUG",
                  "BBSIZ0"    : "BBSIZ",
                  "BODENV"    : "VOLTAGE",
                  "BOR4V"     : "VOLTAGE",
                  "BORV"      : "VOLTAGE",
                  "BODEN"     : "BROWNOUT",
                  "BOREN"     : "BROWNOUT",
                  "BW"        : "DBW",
                  "DSBOREN"   : "BROWNOUT",
                  "BOD"       : "BROWNOUT",
                  "BOR"       : "BROWNOUT",
                  "CANMX"     : "CANMUX",
                  "CLKOEN"    : "CLKOUTEN",
                  "CPDF"      : "CPD",
                  "CPSW"      : "CPD",
                  "DATABW"    : "DBW",
                  "ECCPMX"    : "ECCPMUX",
                  "ECCPXM"    : "ECCPMUX",
                  "EXCLKMX"   : "EXCLKMUX",
                  "FLTAMX"    : "FLTAMUX",
                  "FOSC"      : "OSC",
                  "FOSC0"     : "OSC",
                  "FEXTOSC"   : "OSC",
                  "FSCKM"     : "FCMEN",
                  "FSCM"      : "FCMEN",
                  "MCLRE"     : "MCLR",
                  "MODE"      : "PMODE",
                  "MSSP7B_EN" : "MSSPMASK",
                  "MSSPMSK"   : "MSSPMASK",
                  "NZCD"      : "ZCD",
                  "P2BMX"     : "P2BMUX",
                  "PLL_EN"    : "PLLEN",
                  "CFGPLLEN"  : "PLLEN",
                  "PLLCFG"    : "PLLEN",
                  "PM"        : "PMODE",
                  "PMPMX"     : "PMPMUX",
                  "PWM4MX"    : "PWM4MUX",
                  "PUT"       : "PWRTE",
                  "PWRT"      : "PWRTE",
                  "PWRTEN"    : "PWRTE",
                  "NPWRTE"    : "PWRTE",
                  "NPWRTEN"   : "PWRTE",
                  "PRICLKEN"  : "PCLKEN",
                  "RTCSOSC"   : "RTCOSC",
                  "SDOMX"     : "SDOMUX",
                  "SOSCEL"    : "SOSCSEL",
                  "SSPMX"     : "SSPMUX",
                  "STVREN"    : "STVR",
                  "T0CKMX"    : "T0CKMUX",
                  "T1OSCMX"   : "T1OSCMUX",
                  "T3CKMX"    : "T3CKMUX",
                  "T3CMX"     : "T3CKMUX",
                  "WDTEN"     : "WDT",
                  "WDTE"      : "WDT",
                  "WDPS"      : "WDTPS",
                  "WRT_ENABLE": "WRT",
                  "WRTEN"     : "WRT",
                  "ZCDDIS"    : "ZCD" }

   global fusedef_osc
   fusedef_osc = {"EC"             : "EC_CLKOUT",
                  "EC1"            : "ECL_NOCLKOUT",
                  "EC1IO"          : "ECL_CLKOUT",
                  "EC2"            : "ECM_NOCLKOUT",
                  "EC2IO"          : "ECM_CLKOUT",
                  "EC3"            : "ECH_NOCLKOUT",
                  "EC3IO"          : "ECH_CLKOUT",
                  "ECCLK"          : "EC_CLKOUT",
                  "ECCLKOUTH"      : "ECH_CLKOUT",
                  "ECCLKOUTL"      : "ECL_CLKOUT",
                  "ECCLKOUTM"      : "ECM_CLKOUT",
                  "ECH"            : "ECH_NOCLKOUT",
                  "ECHCLKO"        : "ECH_CLKOUT",
                  "ECHIO"          : "ECH_NOCLKOUT",
                  "ECHP"           : "ECH_CLKOUT",
                  "ECHPIO6"        : "ECH_NOCLKOUT",
                  "ECIO"           : "EC_NOCLKOUT",
                  "ECIO6"          : "EC_NOCLKOUT",
                  "ECIOPLL"        : "EC_NOCLKOUT_PLL_HW",
                  "ECIOSWPLL"      : "EC_NOCLKOUT_PLL_SW",
                  "ECIO_EC"        : "EC_NOCLKOUT",
                  "ECL"            : "ECL_NOCLKOUT",
                  "ECLCLKO"        : "ECL_CLKOUT",
                  "ECLIO"          : "ECL_NOCLKOUT",
                  "ECLP"           : "ECL_CLKOUT",
                  "ECLPIO6"        : "ECL_NOCLKOUT",
                  "ECM"            : "ECM_NOCLKOUT",
                  "ECMCLKO"        : "ECM_CLKOUT",
                  "ECMIO"          : "ECM_NOCLKOUT",
                  "ECMP"           : "ECM_CLKOUT",
                  "ECMPIO6"        : "ECM_NOCLKOUT",
                  "ECPLL"          : "EC_CLKOUT_PLL",
                  "ECPLLIO_EC"     : "EC_NOCLKOUT_PLL",
                  "ECPLL_EC"       : "EC_CLKOUT_PLL",
                  "EC_EC"          : "EC_CLKOUT",
                  "EC_OSC"         : "EC_NOCLKOUT",
                  "ERC"            : "RC_NOCLKOUT",
                  "ERCCLKOUT"      : "RC_CLKOUT",
                  "ERCLK"          : "RC_CLKOUT",
                  "ERIO"           : "RC_NOCLKOUT",
                  "EXTRC"          : "RC_NOCLKOUT",
                  "EXTRCCLK"       : "RC_CLKOUT",
                  "EXTRCIO"        : "RC_NOCLKOUT",
                  "EXTRC_CLKOUT"   : "RC_CLKOUT",
                  "EXTRC_CLKOUTEN" : "RC_CLKOUT",
                  "EXTRC_IO"       : "RC_NOCLKOUT",
                  "EXTRC_NOCLKOUT" : "RC_NOCLKOUT",
                  "EXTRC_RB4"      : "RC_NOCLKOUT",
                  "EXTRC_RB4EN"    : "RC_NOCLKOUT",
                  "FRC"            : "INTOSC_NOCLKOUT",
                  "FRC500KHZ"      : "INTOSC_500KHZ",
                  "FRCDIV"         : "INTOSC_DIV",
                  "FRCPLL"         : "INTOSC_NOCLKOUT_PLL",
                  "HS"             : "HS",
                  "HS1"            : "HSM",
                  "HS2"            : "HSH",
                  "HSH"            : "HSH",
                  "HSHP"           : "HSH",
                  "HSM"            : "HSM",
                  "HSMP"           : "HSM",
                  "HSPLL"          : "HS_PLL",
                  "HSPLL_HS"       : "HS_PLL",
                  "HSSWPLL"        : "HS_PLL_SW",
                  "HS_OSC"         : "HS",
                  "INT"            : "INTOSC_NOCLKOUT",
                  "INTIO1"         : "INTOSC_CLKOUT",
                  "INTIO2"         : "INTOSC_NOCLKOUT",
                  "INTIO67"        : "INTOSC_NOCLKOUT",
                  "INTIO7"         : "INTOSC_CLKOUT",
                  "INTOSC"         : "INTOSC_NOCLKOUT",
                  "INTOSCCLK"      : "INTOSC_CLKOUT",
                  "INTOSCCLKO"     : "INTOSC_CLKOUT",
                  "INTOSCIO"       : "INTOSC_NOCLKOUT",
                  "INTOSCIO_EC"    : "INTOSC_NOCLKOUT_USB_EC",
                  "INTOSCO"        : "INTOSC_CLKOUT",
                  "INTOSCPLL"      : "INTOSC_NOCLKOUT_PLL",
                  "INTOSCPLLO"     : "INTOSC_CLKOUT_PLL",
                  "INTOSC_EC"      : "INTOSC_CLKOUT_USB_EC",
                  "INTOSC_HS"      : "INTOSC_NOCLKOUT_USB_HS",
                  "INTOSC_XT"      : "INTOSC_NOCLKOUT_USB_XT",
                  "INTRC"          : "INTOSC_NOCLKOUT",
                  "INTRCCLK"       : "INTOSC_CLKOUT",
                  "INTRCIO"        : "INTOSC_NOCLKOUT",
                  "INTRC_CLKOUT"   : "INTOSC_CLKOUT",
                  "INTRC_CLKOUTEN" : "INTOSC_CLKOUT",
                  "INTRC_IO"       : "INTOSC_NOCLKOUT",
                  "INTRC_NOCLKOUT" : "INTOSC_NOCLKOUT",
                  "INTRC_RB4"      : "INTOSC_NOCLKOUT",
                  "INTRC_RB4EN"    : "INTOSC_NOCLKOUT",
                  "IRC"            : "INTOSC_CLKOUT",
                  "IRCCLKOUT"      : "INTOSC_CLKOUT",
                  "IRCIO"          : "INTOSC_NOCLKOUT",
                  "IRCIO67"        : "INTOSC_NOCLKOUT",
                  "IRCIO7"         : "INTOSC_CLKOUT",
                  "LP"             : "LP",
                  "LPRC"           : "INTOSC_LP",
                  "LP_OSC"         : "LP",
                  "OFF"            : "OFF",
                  "PRI"            : "PRI",
                  "PRIPLL"         : "PRI_PLL",
                  "RC"             : "RC_CLKOUT",
                  "RC1"            : "RC_CLKOUT",
                  "RC2"            : "RC_CLKOUT",
                  "RCCLKO"         : "RC_CLKOUT",
                  "RCIO"           : "RC_NOCLKOUT",
                  "RCIO6"          : "RC_NOCLKOUT",
                  "SOSC"           : "SEC",
                  "XT"             : "XT",
                  "XTPLL_XT"       : "XT_PLL",
                  "XT_OSC"         : "XT",
                  "XT_XT"          : "XT"}


def calc_sfraddr(child, sfraddr):
   """ Calculate next SFRaddr with current Node

   Input:   - Node
            - current SFR address (decimal)
   Output:  (nothing)
   Returns: new SFR address (decimal)
   """
   global sfrranges
   global cfgvar
   if (child.nodeName == "edc:SFRDef"):
      if (sfraddr in sfrranges):
         if (sfraddr not in sfrranges[sfraddr]):
            sfrranges[sfraddr].append(sfraddr)
      else:
         sfrranges[sfraddr] = [sfraddr]
      sfraddr = sfraddr + 1
   elif (child.nodeName == "edc:AdjustPoint"):
      sfraddr = sfraddr + eval(child.getAttribute("edc:offset"))
   elif (child.nodeName == "edc:Mirror"):
      base = sfraddr % cfgvar["banksize"] + \
             eval(child.getAttribute("edc:regionidref")[-1]) * cfgvar["banksize"]
      for i in range(eval(child.getAttribute("edc:nzsize"))):
         if ((base + i) in sfrranges):
            if (sfraddr not in sfrranges[base + i]):
               sfrranges[base + i].append(sfraddr + i)
         else:
            sfrranges[base + i] = [sfraddr + i]
      sfraddr = sfraddr + eval(child.getAttribute("edc:nzsize"))
   elif (child.nodeName == "edc:MuxedSFRDef"):
      if (sfraddr in sfrranges):
         if (sfraddr not in sfrranges[sfraddr]):
            sfrranges[sfraddr].append(sfraddr)
      else:
         sfrranges[sfraddr] = [sfraddr]
      sfraddr = sfraddr + (eval(child.getAttribute("edc:nzwidth")) + 7) / 8    # bits -> bytes, rounded
   elif (child.nodeName == "edc:JoinedSFRDef"):
      width = max(2, (eval(child.getAttribute("edc:nzwidth")) + 7) / 8)        # circumvent mplab-x bugs
      for i in range(width):
         if ((sfraddr + i) in sfrranges):
            if ((sfraddr + i)  not in sfrranges[sfraddr + i]):
               sfrranges[sfraddr+i].append(sfraddr+i)
         else:
            sfrranges[sfraddr+i] = [sfraddr+i]
      sfraddr = sfraddr + width
   return sfraddr



def compact_address_range(r):
   """ Compact address ranges

   Input:   list of pairs of address ranges
   Output:  (nothing)
   Returns: compacted list of pairs of address ranges
   """
   x = list(r[:])
   x.sort()
   j = 0
   y = []
   y.append(list(x[0]))
   for i in range(len(x) - 1):
      if x[i][-1] == x[i+1][0]:
         y[j][-1] = x[i+1][-1]
      else:
         y.append(list(x[i+1]))
         j = j + 1
   return y


def collect_config_info(root, picname):
   """ Collect PIC various configuration data

   Input:   - "pic" xml structure
            - picname
   Output:  fills "cfgvar" dictionary
   Returns: (nothing)
   Notes:   - JalV2 compiler supports for 12- and 14-bits core only 4 memory banks
            - Fuse defaults are set ('1') for baseline and (extended) midrange.
              For 16-bits core the defaults are collected from the .pic file.
   """
   global cfgvar
   global names
   cfgvar.clear()                                        # empty dict. of config variables
   pic = root.getElementsByTagName("edc:PIC")
   cfgvar["procid"] = eval(pic[0].getAttribute("edc:procid"))      # first (only) "PIC" node
   if (runtype == "CHIPDEF"):
      return                                             # nothing more needed for a chipdef run
   cfgvar["picname"] = picname
   cfgvar["adcs_bits"] = 0                               # adcs bits in ANSEL/ANCON
   cfgvar["devid"] = 0                                   # no devID
   cfgvar["haslat"] = False                              # no LATx register
   cfgvar["ircf_bits"] = 3                               # ircf bits in OSCCON
   cfgvar["lata3_out"] = False                           # True: LATA_RA3 bit output capable
   cfgvar["late3_out"] = False                           #       LATE_RE3  "    "       "
   cfgvar["numbanks"] = 1                                # RAM banks
   cfgvar["osccal"] = 0                                  # no OSCCAL
   cfgvar["wdtcon_adshr"] = (0,0)                        # no WDTCON_ADSHR (address,offset)

   cfgvar["arch"] = pic[0].getAttribute("edc:arch")
   if (cfgvar["arch"] == "16c5x"):                       # baseline (12-bits)
      cfgvar["core"]     = "12"
      cfgvar["maxram"]   = 128
      cfgvar["banksize"] = 32
      cfgvar["pagesize"] = 512
   elif (cfgvar["arch"]  == "16xxxx"):                   # midrange (14 bits)
      cfgvar["core"]     = "14"
      cfgvar["maxram"]   = 512
      cfgvar["banksize"] = 128
      cfgvar["pagesize"] = 2048
   elif (cfgvar["arch"]  == "16Exxx"):                   # entended midrange (14 bits)  
      cfgvar["core"]     = "14H"
      cfgvar["maxram"]   =  4096
      cfgvar["banksize"] = 128
      cfgvar["pagesize"] = 2048
   elif (cfgvar["arch"]  == "18xxxx"):                   # high performance range (16 bits)
      cfgvar["core"]     = "16"
      cfgvar["maxram"]   = 4096
      cfgvar["banksize"] = 256
      cfgvar["pagesize"] = 0                             # no pages!
   else:
      print "   undetermined core : ", cfgvar["arch"]
   cfgvar["dsid"]   = pic[0].getAttribute("edc:dsid")

   power = root.getElementsByTagName("edc:Power")
   vpp = power[0].getElementsByTagName("edc:VPP")
   cfgvar["vppdef"] = vpp[0].getAttribute("edc:defaultvoltage")
   cfgvar["vppmax"] = vpp[0].getAttribute("edc:maxvoltage")
   cfgvar["vppmin"] = vpp[0].getAttribute("edc:minvoltage")
   vdd = power[0].getElementsByTagName("edc:VDD")
   cfgvar["vddnom"] = vdd[0].getAttribute("edc:nominalvoltage")
   cfgvar["vddmax"] = vdd[0].getAttribute("edc:maxvoltage")
   cfgvar["vddmin"] = vdd[0].getAttribute("edc:minvoltage")

   arch = root.getElementsByTagName("edc:ArchDef")
   memtraits = arch[0].getElementsByTagName("edc:MemTraits")
   if memtraits[0].hasAttribute("bankcount"):
      cfgvar["numbanks"] = eval(memtraits[0].getAttribute("edc:bankcount"))
   cfgvar["hwstack"]  = eval(memtraits[0].getAttribute("edc:hwstackdepth"))

   pgmspace = root.getElementsByTagName("edc:ProgramSpace")
   codesectors = pgmspace[0].getElementsByTagName("edc:CodeSector")
   codesize = 0
   for codesector in codesectors:
      codesize = codesize + eval(codesector.getAttribute("edc:endaddr")) - \
                            eval(codesector.getAttribute("edc:beginaddr"))
   cfgvar["codesize"] = codesize
   useridsectors = pgmspace[0].getElementsByTagName("edc:UserIDSector")
   if (len(useridsectors) > 0):
      cfgvar["idaddr"] = eval(useridsectors[0].getAttribute("edc:beginaddr"))
      cfgvar["idsize"] = eval(useridsectors[0].getAttribute("edc:endaddr")) - \
                         eval(useridsectors[0].getAttribute("edc:beginaddr"))
   eedatasectors = pgmspace[0].getElementsByTagName("edc:EEDataSector")
   if (len(eedatasectors) > 0):
      cfgvar["eeaddr"] = eval(eedatasectors[0].getAttribute("edc:beginaddr"))
      cfgvar["eesize"] = eval(eedatasectors[0].getAttribute("edc:endaddr")) - \
                         eval(eedatasectors[0].getAttribute("edc:beginaddr"))
   flashdatasectors = pgmspace[0].getElementsByTagName("edc:FlashDataSector")
   if (len(flashdatasectors) > 0):
      cfgvar["eeaddr"] = eval(flashdatasectors[0].getAttribute("edc:beginaddr"))
      cfgvar["eesize"] = eval(flashdatasectors[0].getAttribute("edc:endaddr")) - \
                         eval(flashdatasectors[0].getAttribute("edc:beginaddr"))
   devidsectors = pgmspace[0].getElementsByTagName("edc:DeviceIDSector")
   if (len(devidsectors) > 0):
      cfgvar["devid"] = eval(devidsectors[0].getAttribute("edc:value"))
   configfusesectors = pgmspace[0].getElementsByTagName("edc:ConfigFuseSector")
   if (len(configfusesectors) > 0):
      cfgvar["fuseaddr"] = eval(configfusesectors[0].getAttribute("edc:beginaddr"))
      cfgvar["fusesize"] = eval(configfusesectors[0].getAttribute("edc:endaddr")) - \
                           eval(configfusesectors[0].getAttribute("edc:beginaddr"))
      picdata = dict(devspec[picname.upper()].items())

      if "FUSESDEFAULT" in picdata:
         cfgvar["fusedefault"] = [eval("0x" + picdata["FUSESDEFAULT"])]
      else:
         core = cfgvar["core"]
         if core == "12":
            cfgvar["fusedefault"] = [0xFFF] * cfgvar["fusesize"]
         elif (core == "14") | (core == "14H"):
            cfgvar["fusedefault"] = [0x3FFF] * cfgvar["fusesize"]
         else:
            cfgvar["fusedefault"] = [0] * cfgvar["fusesize"]
            load_fuse_defaults(root)
   wormholesectors = pgmspace[0].getElementsByTagName("edc:WORMHoleSector")
   if (len(wormholesectors) > 0):                       # expected with 16-bits code only
      cfgvar["fuseaddr"] = eval(wormholesectors[0].getAttribute("edc:beginaddr"))
      cfgvar["fusesize"] = eval(wormholesectors[0].getAttribute("edc:endaddr")) - \
                           eval(wormholesectors[0].getAttribute("edc:beginaddr"))
      cfgvar["fusedefault"] = [0] * cfgvar["fusesize"]
      load_fuse_defaults(root)

   sfraddr = 0                                                    # startvalue of SFR reg addr.
   sfrdatasectors = root.getElementsByTagName("edc:SFRDataSector")
   for sfrdatasector in sfrdatasectors:
      if sfrdatasector.hasAttribute("edc:bank"):                     # count numbanks
         cfgvar["numbanks"] = max(eval(sfrdatasector.getAttribute("edc:bank")) + 1, cfgvar["numbanks"])
      sfraddr = eval(sfrdatasector.getAttribute("edc:beginaddr"))    # current SFRaddr
      if len(sfrdatasector.childNodes) > 0:
         child = sfrdatasector.firstChild
         sfraddr = calc_sfraddr(child, sfraddr)                      # next SFRaddr
         while child.nextSibling:
            child = child.nextSibling
            if child.nodeType == Node.ELEMENT_NODE:
               if (child.hasAttribute("edc:cname")):
                  childname = child.getAttribute("edc:cname")
                  if (childname == "OSCCAL"):
                     cfgvar["osccal"] = sfraddr
                  elif childname == "FSR":
                     cfgvar["fsr"] = sfraddr
                  elif ((childname.startswith("LAT")) & (len(childname) == 4) & \
                        ("A" <= childname[-1] <= "L")):
                     cfgvar["haslat"] = True
                     access = child.getAttribute("edc:access")
                     if (childname in ("LATA", "LATE")):
                        fields = child.getElementsByTagName("edc:SFRFieldDef")
                        for field in fields:
                           fieldname = field.getAttribute("edc:cname")
                           if ((fieldname == "LATA3") & (access[4] != "r")):
                              cfgvar["lata3_out"] = True
                           if ((fieldname == "LATE3") & (access[4] != "r")):
                              cfgvar["late3_out"] = True
                  elif (childname == "OSCCON"):
                     modes = child.getElementsByTagName("edc:SFRMode")
                     for mode in modes:
                        bitfield = mode.firstChild             # skip
                        while bitfield.nextSibling:
                           bitfield = bitfield.nextSibling
                           if (bitfield.nodeName == "edc:SFRFieldDef"):
                              bname = bitfield.getAttribute("edc:cname")
                              if (bname.startswith("IRCF")):
                                 bwidth = eval(bitfield.getAttribute("edc:nzwidth"))
                                 if (bwidth > 1):
                                    cfgvar["ircf_bits"] = bwidth
                                 else:
                                    if (cfgvar["ircf_bits"] < eval(bname[-1])):
                                       cfgvar["ircf_bits"] = eval(bname[-1])
                  elif (childname == "WDTCON"):
                     modes = child.getElementsByTagName("edc:SFRMode")
                     offset = 0
                     for mode in modes:
                        bitfield = mode.firstChild             # skip
                        while bitfield.nextSibling:
                           bitfield = bitfield.nextSibling
                           if (bitfield.nodeName == "edc:AdjustPoint"):
                              offset = offset + eval(bitfield.getAttribute("edc:offset"))
                           elif (bitfield.nodeName == "edc:SFRFieldDef"):
                              bname = bitfield.getAttribute("edc:cname")
                              bwidth = eval(bitfield.getAttribute("edc:nzwidth"))
                              if (bname == "ADSHR"):
                                 cfgvar["wdtcon_adshr"] = (sfraddr,offset)
                                 break
                              offset = offset + bwidth
               sfraddr = calc_sfraddr(child, sfraddr)                   # next adjust

   data = []                                                         # intermediate result
   gprdatasectors = root.getElementsByTagName("edc:GPRDataSector")
   for gprdatasector in gprdatasectors:
      if gprdatasector.hasAttribute("edc:bank"):                     # count numbanks
         cfgvar["numbanks"] = max(eval(gprdatasector.getAttribute("edc:bank")) + 1, cfgvar["numbanks"])
      parent = gprdatasector.parentNode
      if parent.nodeName != "edc:ExtendedModeOnly":
         if (gprdatasector.hasAttribute("edc:shadowidref") == False):
            gpraddr = eval(gprdatasector.getAttribute("edc:beginaddr"))
            gprlast = eval(gprdatasector.getAttribute("edc:endaddr"))
            data.append((gpraddr,gprlast))
            if (gprdatasector.getAttribute("edc:regionid") == "gprnobnk")  | \
               (gprdatasector.getAttribute("edc:regionid") == "gprnobank") | \
               (gprdatasector.getAttribute("edc:regionid") == "accessram"):
               cfgvar["sharedrange"] = (gpraddr, gprlast)
            if (gpraddr == 0):
               cfgvar["accessbanksplitoffset"] = gprlast
   dprdatasectors = root.getElementsByTagName("edc:DPRDataSector")
   for dprdatasector in dprdatasectors:
      if dprdatasector.hasAttribute("edc:bank"):                     # count numbanks
         cfgvar["numbanks"] = max(eval(dprdatasector.getAttribute("edc:bank")) + 1, cfgvar["numbanks"])
      parent = dprdatasector.parentNode
      if parent.nodeName != "edc:ExtendedModeOnly":
         if dprdatasector.hasAttribute("edc:shadowidref") == False:
            dpraddr = eval(dprdatasector.getAttribute("edc:beginaddr"))
            dprlast = eval(dprdatasector.getAttribute("edc:endaddr"))
            data.append((dpraddr,dprlast))
            if (dprdatasector.getAttribute("edc:regionid") == "dprnobnk")  | \
               (dprdatasector.getAttribute("edc:regionid") == "dprnobank") | \
               (dprdatasector.getAttribute("edc:regionid") == "accessram"):
               cfgvar["sharedrange"] = (dpraddr, dprlast)
            if (dpraddr == 0):
               cfgvar["accessbanksplitoffset"] = dprlast
   cfgvar["datarange"] = compact_address_range(data)

   if ((cfgvar["core"] == "12") | (cfgvar["core"] == "14")) & (cfgvar["numbanks"] > 4):
      cfgvar["numbanks"] = 4                                   # max 4 banks for core 12, 14

   if "sharedrange" not in cfgvar:                             # no shared range found
      if len(cfgvar["datarange"]) == 1:                        # single data bank
         cfgvar["sharedrange"] = cfgvar["datarange"][0]        # all data is shared
      else:
         print "   Multiple banks, but no shared data!"



def load_fuse_defaults(root):
   """ Load fuse defaults

   Input:   - xml structure
   Output:  cfgvar["fusedefault"]
   Returns: (nothing)
   Notes:   Can be used for all cores, but only useful with 16-bits
            core since only defaults of 16-bits core will be updated.
   """
   configfusesectors = root.getElementsByTagName("edc:ConfigFuseSector")
   if len(configfusesectors) == 0:
      configfusesectors = root.getElementsByTagName("edc:WORMHoleSector")
   for configfusesector in configfusesectors:
      dcraddr = eval(configfusesector.getAttribute("edc:beginaddr"))    # start address
      if len(configfusesector.childNodes) > 0:
         dcrdef = configfusesector.firstChild
         dcraddr = load_dcrdef_default(dcrdef, dcraddr)
         while dcrdef.nextSibling:
            dcrdef = dcrdef.nextSibling
            dcraddr = load_dcrdef_default(dcrdef, dcraddr)


def load_dcrdef_default(dcrdef, addr):
   """ Load individual configuration byte/word

   Input:   - dcrdef
            - current fuse address
   Output:  part of device file
   Returns: next config fuse address
   """
   if dcrdef.nodeName == "edc:AdjustPoint":
      addr = addr + eval(dcrdef.getAttribute("edc:offset"))
   elif dcrdef.nodeName == "edc:DCRDef":
      if cfgvar["core"] == "16":
         index = addr - cfgvar["fuseaddr"]                # position in array
         cfgvar["fusedefault"][index] = eval(dcrdef.getAttribute("edc:default"))
      addr = addr + 1
   return addr


def read_devspec_file():
   """ Read devicespecific.json

   Input:   file with datasheet info
   Output:  fills "devspec" dictionary
   Returns: (nothing)
   """
   global devspec                                              # global variable
   fp = open(devspecfile, "r")
   devspec = json.load(fp)                                     # obtain contents devicespecific
   fp.close()


def read_pinmap_file():
   """ Read pinmap file pinmape_pinsuffix.json

   Input:   file with datasheet info
   Output:  fills "pinmap" dictionary
   Returns: (nothing)
   """
   global pinmap                                               # global variable
   global pinanmap
   fp = open(pinmapfile, "r")
   pinmap = json.load(fp)                                      # obtain contents devicespecific
   pinanmap = {}                                               # with lists of ANx pin aliases per pic
   for PICname in pinmap:                                      # capitals!
      pinanmap[PICname] = []
      for pin in pinmap[PICname]:
         for alias in pinmap[PICname][pin]:
            if (alias.startswith("AN") & (alias[2:].isdigit() | alias[3:].isdigit())):
               pinanmap[PICname].append(alias)
   fp.close()


def read_datasheet_file():
   """ Read datasheet.list

   Input:   none
   Output:  fills "datasheet" dictionary
   Returns: (nothing)
   Notes:   Translates unqualified datasheet number to one with suffix (letter)
   """
   global datasheet
   fp = open(datasheetfile, "r")
   for ln in fp:
      ds = ln.split(" ",1)[0]                                  # datasheet number+suffix
      datasheet[ds[:-1]] = ds                                  # strip suffix
   fp.close()


def pic2jal(picfile):
   """ Convert MPLAB-X .pic file to a JalV2 device file

   Input:   - name of the PIC
            - path of the .pic file
   Output:  - device file
   Returns: (nothing)
   Notes:
   """
   picname = os.path.splitext(os.path.basename(picfile))[0][3:].lower() 
   print picname
   global names
   global sfrranges

   names = []                                                  # start with empty collection
   sfrranges.clear()                                           # start with empty collection

   root = parse(picfile)                                       # load xml file
   collect_config_info(root, picname)                          # first scan for selected info
   if (runtype == "CHIPDEF"):
      return
   fp = open(os.path.join(dstdir, picname + ".jal"), "w")      # device file to be built
   list_devicefile_header(fp, picfile)
   list_config_memory(fp)
   list_osccal(fp)                                             # works only for selected PICs
   list_all_sfr(fp, root)
   list_all_nmmr(fp, root)
   list_digital_io(fp, picname)
   list_miscellaneous(fp, picname)
   list_fuse_defs(fp, root)
   fp.write("--\n")
   fp.close()


def main(selection):
   """ Main procedure: - process external configuration info
                       - select .pic files to be processed (8-bits flash PICs)

   Input:    PICs to be selected (wildcard specification)
   Output:   - device file per selected PICs
             - chipdef_jallib file
   Returns:  Number of generated device files
   """

   m_pic8flash  = re.compile(r"^1(0|2|6|8)(f|lf|hv).*")        # relevant PIC types only
   l_pic8excl   = ("12f529t39a", "12f529t48a", \
                   "16hv540", "16f527", "16f570")              # unsupported by JalV2
   typedir      = {"16c5x"  : "baseline (12-bits core)",
                   "16xxxx" : "(extended) midrange (14-bits core)",
                   "18xxxx" : "high performance series (16-bits core)"}

   init_fusedef_mapping()
   read_datasheet_file()                                       # for datasheet suffix
   read_devspec_file()                                         # PIC specific info, like datasheet #
   read_pinmap_file()                                          # pin aliases
   fp = open(os.path.join(dstdir, chipdeffile), "w")           # common include for device files
   list_chipdef_header(fp)                                     # create header of chipdef file
   devcount = 0
   for (root, dirs, files) in os.walk(picdir):                 # whole tree (incl subdirs!)
      if (len(dirs) > 0):
         dirs.sort()                                           # sort on core type: 12-, 14-, 16-bit
      if (os.path.split(root)[1] in typedir.keys()):           # directory with 8-bits pics
         fp.write("--\n-- " + typedir[os.path.basename(root)] + "\n--\n")  
         files.sort()                                          # alphanumeric sequence
         for file in files:
            picname = os.path.splitext(file)[0][3:].lower()    # 1st selection: pic type
            if ((re.match(m_pic8flash, picname) != None) & \
                (picname not in l_pic8excl)):                  # JalV2 supported pic
               if fnmatch.fnmatch(picname, selection):         # 2nd selection (user wildcard)
                  if (picname.upper() in devspec):             # must be in devicespecific
                     picdata = dict(devspec[picname.upper()].items())  # properties of this PIC
                     if (picdata.get("DATASHEET") != "-"):     # 3rd selection: must have datasheet
                        pic2jal(os.path.join(root,file))       # create device file from .pic file
                        fp.write("const  word  PIC_%-14s" % picname.upper() + \
                                 " = 0x%X" % (cfgvar["procid"]) + "\n")
                        devcount = devcount + 1
                     else:
                        print picname, "   no datasheet!"
                  else:
                     print picname, "\a not present in", devspecfile    # sound a bell!
   fp.write("--\n")
   fp.close()
   return devcount


if (__name__ == "__main__"):
   """ Process commandline parameters, start process, time execution
   """

   if (len(sys.argv) > 1):
      runtype = sys.argv[1].upper()
   else:
      print "Specify at least PROD, TEST or CHIPDEF as first argument"
      print "and optionally as second argument a pictype (wildcards allowed)"
      sys.exit(1)

   if (runtype == "PROD"):
      dstdir = os.path.join(jallib, "include", "device")
   elif (runtype == "TEST"):
      dstdir = "./test"
   elif (runtype == "CHIPDEF"):
      print "==> Only 'chipdef_jallib' will be created!"
      dstdir = "./test"
   else:
      print "Specify PROD, TEST or CHIPDEF as first argument"
      print "and optionally a PICtype as second argument (wildcards allowed)"
      sys.exit(1)

   if (len(sys.argv) > 3):
      print "Expecting not more than 2 arguments: runtype + selection"
      print "==> Use  1*  as selection if you want to generate all device files!"
      sys.exit(1)
   elif (len(sys.argv) > 2):
      selection = sys.argv[2]
      if (selection == "*"):              # special case
         selection = "1*"                 # replacement
   else:
      selection = "1*"

   print "Creating JalV2 device files from MPLAB-X version", mplabxversion
   elapsed = time.time()
   count = main(selection)                # call main line
   elapsed = time.time() - elapsed
   print "Generated %d device files in %.1f seconds (%.1f per second)" % \
         (count, elapsed, count / elapsed)


