/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Type definitions for the Microsoft hypervisor.
 */
#ifndef _HV_HVHDK_H
#define _HV_HVHDK_H

#include <linux/build_bug.h>

#include "hvhdk_mini.h"
#include "hvgdk.h"

/*
 * Hypervisor statistics page format
 */
struct hv_stats_page {
	u64 data[HV_HYP_PAGE_SIZE / sizeof(u64)];
} __packed;

/* Bits for dirty mask of hv_vp_register_page */
#define HV_X64_REGISTER_CLASS_GENERAL	0
#define HV_X64_REGISTER_CLASS_IP	1
#define HV_X64_REGISTER_CLASS_XMM	2
#define HV_X64_REGISTER_CLASS_SEGMENT	3
#define HV_X64_REGISTER_CLASS_FLAGS	4

#define HV_VP_REGISTER_PAGE_VERSION_1	1u

#define HV_VP_REGISTER_PAGE_MAX_VECTOR_COUNT		7

union hv_vp_register_page_interrupt_vectors {
	u64 as_uint64;
	struct {
		u8 vector_count;
		u8 vector[HV_VP_REGISTER_PAGE_MAX_VECTOR_COUNT];
	} __packed;
};

struct hv_vp_register_page {
	u16 version;
	u8 isvalid;
	u8 rsvdz;
	u32 dirty;

#if IS_ENABLED(CONFIG_X86)

	union {
		struct {
			/* General purpose registers
			 * (HV_X64_REGISTER_CLASS_GENERAL)
			 */
			union {
				struct {
					u64 rax;
					u64 rcx;
					u64 rdx;
					u64 rbx;
					u64 rsp;
					u64 rbp;
					u64 rsi;
					u64 rdi;
					u64 r8;
					u64 r9;
					u64 r10;
					u64 r11;
					u64 r12;
					u64 r13;
					u64 r14;
					u64 r15;
				} __packed;

				u64 gp_registers[16];
			};
			/* Instruction pointer (HV_X64_REGISTER_CLASS_IP) */
			u64 rip;
			/* Flags (HV_X64_REGISTER_CLASS_FLAGS) */
			u64 rflags;
		} __packed;

		u64 registers[18];
	};
	/* Volatile XMM registers (HV_X64_REGISTER_CLASS_XMM) */
	union {
		struct {
			struct hv_u128 xmm0;
			struct hv_u128 xmm1;
			struct hv_u128 xmm2;
			struct hv_u128 xmm3;
			struct hv_u128 xmm4;
			struct hv_u128 xmm5;
		} __packed;

		struct hv_u128 xmm_registers[6];
	};
	/* Segment registers (HV_X64_REGISTER_CLASS_SEGMENT) */
	union {
		struct {
			struct hv_x64_segment_register es;
			struct hv_x64_segment_register cs;
			struct hv_x64_segment_register ss;
			struct hv_x64_segment_register ds;
			struct hv_x64_segment_register fs;
			struct hv_x64_segment_register gs;
		} __packed;

		struct hv_x64_segment_register segment_registers[6];
	};
	/* Misc. control registers (cannot be set via this interface) */
	u64 cr0;
	u64 cr3;
	u64 cr4;
	u64 cr8;
	u64 efer;
	u64 dr7;
	union hv_x64_pending_interruption_register pending_interruption;
	union hv_x64_interrupt_state_register interrupt_state;
	u64 instruction_emulation_hints;
	u64 xfem;

	/*
	 * Fields from this point are not included in the register page save chunk.
	 * The reserved field is intended to maintain alignment for unsaved fields.
	 */
	u8 reserved1[0x100];

	/*
	 * Interrupts injected as part of HvCallDispatchVp.
	 */
	union hv_vp_register_page_interrupt_vectors interrupt_vectors;

#elif IS_ENABLED(CONFIG_ARM64)
	/* Not yet supported in ARM */
#endif
} __packed;

#define HV_PARTITION_PROCESSOR_FEATURES_BANKS 3
#define HV_PARTITION_PROCESSOR_FEATURES_RESERVEDBANK1_BITFIELD_COUNT 4

#if IS_ENABLED(CONFIG_ARM64)
#define HV_PARTITION_PROCESSOR_FEATURES_RESERVEDBANK2_BITFIELD_COUNT 56
#else
#define HV_PARTITION_PROCESSOR_FEATURES_RESERVEDBANK2_BITFIELD_COUNT 51
#endif

union hv_partition_processor_features {
	u64 as_uint64[HV_PARTITION_PROCESSOR_FEATURES_BANKS];
#if IS_ENABLED(CONFIG_ARM64)
	struct {
		u64 asid16 : 1;
		u64 t_gran16 : 1;
		u64 t_gran64 : 1;
		u64 haf : 1;
		u64 hdbs : 1;
		u64 pan : 1;
		u64 at_s1e1 : 1;
		u64 uao : 1;
		u64 el0_aarch32 : 1;
		u64 fp : 1;
		u64 fp_hp : 1;
		u64 adv_simd : 1;
		u64 adv_simd_hp : 1;
		u64 gic_v3v4 : 1;
		u64 gic_v4p1 : 1;
		u64 ras : 1; /* Not supported */
		u64 pmu_v3 : 1;
		u64 pmu_v3_arm_v81 : 1;
		u64 pmu_v3_arm_v84 : 1; /* Not supported */
		u64 pmu_v3_arm_v85 : 1; /* Not supported */
		u64 aes : 1;
		u64 poly_mul : 1;
		u64 sha1 : 1;
		u64 sha256 : 1;
		u64 sha512 : 1;
		u64 crc32 : 1;
		u64 atomic : 1;
		u64 rdm : 1;
		u64 sha3 : 1;
		u64 sm3 : 1;
		u64 sm4 : 1;
		u64 dp : 1;
		u64 fhm : 1;
		u64 dc_cvap : 1;
		u64 dc_cvadp : 1;
		u64 apa_base : 1;
		u64 apa_ep : 1;
		u64 apa_ep2 : 1;
		u64 apa_ep2_fp : 1;
		u64 apa_ep2_fpc : 1;
		u64 jscvt : 1;
		u64 fcma : 1;
		u64 rcpc_v83 : 1;
		u64 rcpc_v84 : 1;
		u64 gpa : 1;
		u64 l1ip_pipt : 1;
		u64 dz_permitted : 1;
		u64 ssbs : 1;
		u64 ssbs_rw : 1;
		u64 smccc_w1_supported : 1;
		u64 smccc_w1_mitigated : 1;
		u64 smccc_w2_supported : 1;
		u64 smccc_w2_mitigated : 1;
		u64 csv2 : 1;
		u64 csv3 : 1;
		u64 sb : 1;
		u64 idc : 1;
		u64 dic : 1;
		u64 tlbi_os : 1;
		u64 tlbi_os_range : 1;
		u64 flags_m : 1;
		u64 flags_m2 : 1;
		u64 bf16 : 1;
		u64 ebf16 : 1;

		/* Second bank starts here. */
		u64 sve_bf16 : 1;
		u64 sve_ebf16 : 1;
		u64 i8mm : 1;
		u64 sve_i8mm : 1;
		u64 frintts : 1;
		u64 specres : 1;
		u64 mtpmu : 1;
		u64 rpres : 1;
		u64 exs : 1;
		u64 spec_sei : 1;
		u64 ets : 1;
		u64 afp : 1;
		u64 iesb : 1;
		u64 rng : 1;
		u64 lse2 : 1;
		u64 idst : 1;
		u64 ras_v1p1 : 1;
		u64 ras_frac_v1p1 : 1;
		u64 sel2 : 1;
		u64 amu_v1 : 1;
		u64 amu_v1p1 : 1;
		u64 dit : 1;
		u64 ccidx : 1;
		u64 fgt_for_intercepts : 1;
		u64 l1ip_vpipt : 1;
		u64 ecv : 1;
		u64 ecv_poff : 1;
		u64 nested_virt_support : 1;
		u64 debug_v8p4 : 1;
		u64 pmu_v3_arm_v87 : 1;
		u64 double_lock : 1;
		u64 clrbhb : 1;
		u64 spe : 1;
		u64 spe_v1p1 : 1;
		u64 spe_v1p2 : 1;
		u64 tt_cnp : 1;
		u64 hpds : 1;
		u64 sve : 1;
		u64 sve_v2 : 1;
		u64 sve_v2p1 : 1;
		u64 spec_fpacc : 1;
		u64 sve_aes : 1;
		u64 sve_bit_perm : 1;
		u64 sve_sha3 : 1;
		u64 sve_sm4 : 1;
		u64 e0_pd : 1;
		u64 gpa3 : 1;
		u64 apa3_base : 1;
		u64 apa3_ep : 1;
		u64 apa3_ep2 : 1;
		u64 apa3_ep2_fp : 1;
		u64 apa3_ep2_fpc : 1;
		u64 lrcpc3 : 1;
		u64 sme : 1;
		u64 sme_f32_f32 : 1;
		u64 sme_b16_f32 : 1;
		u64 sme_f16_f32 : 1;
		u64 sme_i8_i32 : 1;
		u64 sme_f64_f64 : 1;
		u64 sme_i16_i64 : 1;
		u64 reserved0 : 1;
		u64 reserved1 : 1;
		u64 reserved2 : 1;
		u64 reserved3 : 1;

		/* Third bank starts here. */
		u64 pmu_event_types : 1;
		u64 test_bit : 1;
		u64 fgt : 1;
		u64 faminmax : 1;
		u64 cssc : 1;
		u64 bbm_level1 : 1;
		u64 bbm_level2 : 1;
		u64 sve_b16_b16 : 1;
		u64 reserved_bank2 : HV_PARTITION_PROCESSOR_FEATURES_RESERVEDBANK2_BITFIELD_COUNT;
	} __packed;
#elif IS_ENABLED(CONFIG_X86)
	struct {
		u64 sse3_support : 1;
		u64 lahf_sahf_support : 1;
		u64 ssse3_support : 1;
		u64 sse4_1_support : 1;
		u64 sse4_2_support : 1;
		u64 sse4a_support : 1;
		u64 xop_support : 1;
		u64 pop_cnt_support : 1;
		u64 cmpxchg16b_support : 1;
		u64 altmovcr8_support : 1;
		u64 lzcnt_support : 1;
		u64 mis_align_sse_support : 1;
		u64 mmx_ext_support : 1;
		u64 amd3dnow_support : 1;
		u64 extended_amd3dnow_support : 1;
		u64 page_1gb_support : 1;
		u64 aes_support : 1;
		u64 pclmulqdq_support : 1;
		u64 pcid_support : 1;
		u64 fma4_support : 1;
		u64 f16c_support : 1;
		u64 rd_rand_support : 1;
		u64 rd_wr_fs_gs_support : 1;
		u64 smep_support : 1;
		u64 enhanced_fast_string_support : 1;
		u64 bmi1_support : 1;
		u64 bmi2_support : 1;
		u64 hle_support_deprecated : 1;
		u64 rtm_support_deprecated : 1;
		u64 movbe_support : 1;
		u64 npiep1_support : 1;
		u64 dep_x87_fpu_save_support : 1;
		u64 rd_seed_support : 1;
		u64 adx_support : 1;
		u64 intel_prefetch_support : 1;
		u64 smap_support : 1;
		u64 hle_support : 1;
		u64 rtm_support : 1;
		u64 rdtscp_support : 1;
		u64 clflushopt_support : 1;
		u64 clwb_support : 1;
		u64 sha_support : 1;
		u64 x87_pointers_saved_support : 1;
		u64 invpcid_support : 1;
		u64 ibrs_support : 1;
		u64 stibp_support : 1;
		u64 ibpb_support : 1;
		u64 unrestricted_guest_support : 1;
		u64 mdd_support : 1;
		u64 fast_short_rep_mov_support : 1;
		u64 l1dcache_flush_support : 1;
		u64 rdcl_no_support : 1;
		u64 ibrs_all_support : 1;
		u64 skip_l1df_support : 1;
		u64 ssb_no_support : 1;
		u64 rsb_a_no_support : 1;
		u64 virt_spec_ctrl_support : 1;
		u64 rd_pid_support : 1;
		u64 umip_support : 1;
		u64 mbs_no_support : 1;
		u64 mb_clear_support : 1;
		u64 taa_no_support : 1;
		u64 tsx_ctrl_support : 1;
		u64 reserved_bank0 : 1;

		/* N.B. Begin bank 1 processor features. */
		u64 a_count_m_count_support : 1;
		u64 tsc_invariant_support : 1;
		u64 cl_zero_support : 1;
		u64 rdpru_support : 1;
		u64 la57_support : 1;
		u64 mbec_support : 1;
		u64 nested_virt_support : 1;
		u64 psfd_support : 1;
		u64 cet_ss_support : 1;
		u64 cet_ibt_support : 1;
		u64 vmx_exception_inject_support : 1;
		u64 enqcmd_support : 1;
		u64 umwait_tpause_support : 1;
		u64 movdiri_support : 1;
		u64 movdir64b_support : 1;
		u64 cldemote_support : 1;
		u64 serialize_support : 1;
		u64 tsc_deadline_tmr_support : 1;
		u64 tsc_adjust_support : 1;
		u64 fzl_rep_movsb : 1;
		u64 fs_rep_stosb : 1;
		u64 fs_rep_cmpsb : 1;
		u64 tsx_ld_trk_support : 1;
		u64 vmx_ins_outs_exit_info_support : 1;
		u64 hlat_support : 1;
		u64 sbdr_ssdp_no_support : 1;
		u64 fbsdp_no_support : 1;
		u64 psdp_no_support : 1;
		u64 fb_clear_support : 1;
		u64 btc_no_support : 1; /* AMD branch confusion no support */
		u64 ibpb_rsb_flush_support : 1;
		u64 stibp_always_on_support : 1;
		u64 perf_global_ctrl_support : 1;
		u64 npt_execute_only_support : 1;
		u64 npt_ad_flags_support : 1;
		u64 npt1_gb_page_support : 1;
		u64 amd_processor_topology_node_id_support : 1;
		u64 local_machine_check_support : 1;
		u64 extended_topology_leaf_fp256_amd_support : 1;
		u64 gds_no_support : 1; /* If machine is vulnerable to GDS. */
		u64 cmpccxadd_support : 1;
		u64 tsc_aux_virtualization_support : 1;
		u64 rmp_query_support : 1;
		u64 bhi_no_support : 1;
		u64 bhi_dis_support : 1;
		u64 prefetch_i_support : 1;
		u64 sha512_support : 1;
		u64 mitigation_ctrl_support : 1;
		u64 rfds_no_support : 1; /* If machine is vulnerable to RFDS. */
		u64 rfds_clear_support : 1;
		u64 sm3_support : 1;
		u64 sm4_support : 1;
		u64 secure_avic_support : 1;
		u64 guest_intercept_ctrl_support : 1;
		u64 sbpb_supported : 1;
		u64 ibpb_br_type_supported : 1;
		u64 srso_no_supported : 1;
		u64 srso_user_kernel_no_supported : 1;
		u64 vrew_clear_supported : 1;
		u64 tsa_l1_no_supported : 1;
		u64 tsa_sq_no_supported : 1;
		u64 reserved0 : 1;
		u64 reserved1 : 1;
		u64 tsa_fill_no_supported : 1;

		/* Third bank starts here. */
		u64 fred_support : 1;
		u64 lkgs_support : 1;
		u64 msr_list_support : 1;
		u64 mcg_ext_ctl_msr_lm : 1;
		u64 idle_hlt_intercept_support : 1;
		u64 lass_support : 1; /* Linear-address space separation (LASS) */
		u64 virtual_nmi_support : 1;
		u64 movrs_support : 1;
		u64 avx512_bmm_support : 1;
		u64 prefetch_i_amd_support : 1;
		u64 wrmsrns_support : 1;
		u64 arch_perfmon_extended_leaf_support : 1;
		u64 test_bit : 1;
		u64 reserved_bank2 : HV_PARTITION_PROCESSOR_FEATURES_RESERVEDBANK2_BITFIELD_COUNT;
	} __packed;
#endif
};

#if IS_ENABLED(CONFIG_X86)
#define HV_PARTITION_PROCESSOR_XSAVE_FEATURES_RESERVED_BITFIELD_COUNT 23

union hv_partition_processor_xsave_features {
	struct {
		u64 xsave_support : 1;
		u64 xsaveopt_support : 1;
		u64 avx_support : 1;
		u64 avx2_support : 1;
		u64 fma_support : 1;
		u64 mpx_support : 1;
		u64 avx512_support : 1;
		u64 avx512_dq_support : 1;
		u64 avx512_cd_support : 1;
		u64 avx512_bw_support : 1;
		u64 avx512_vl_support : 1;
		u64 xsave_comp_support : 1;
		u64 xsave_supervisor_support : 1;
		u64 xcr1_support : 1;
		u64 avx512_bitalg_support : 1;
		u64 avx512_i_fma_support : 1;
		u64 avx512_v_bmi_support : 1;
		u64 avx512_v_bmi2_support : 1;
		u64 avx512_vnni_support : 1;
		u64 gfni_support : 1;
		u64 vaes_support : 1;
		u64 avx512_v_popcntdq_support : 1;
		u64 vpclmulqdq_support : 1;
		u64 avx512_bf16_support : 1;
		u64 avx512_vp2_intersect_support : 1;
		u64 avx512_fp16_support : 1;
		u64 xfd_support : 1;
		u64 amx_tile_support : 1;
		u64 amx_bf16_support : 1;
		u64 amx_int8_support : 1;
		u64 avx_vnni_support : 1;
		u64 avx_ifma_support : 1;
		u64 avx_ne_convert_support : 1;
		u64 avx_vnni_int8_support : 1;
		u64 avx_vnni_int16_support : 1;
		u64 avx10_1_256_support : 1;
		u64 avx10_1_512_support : 1;
		u64 amx_fp16_support : 1;
		u64 apx_support : 1;
		u64 apx_nci_ndd_nf_support : 1;
		u64 avx10_2_support : 1;
		u64 reserved : HV_PARTITION_PROCESSOR_XSAVE_FEATURES_RESERVED_BITFIELD_COUNT;
	} __packed;

	u64 as_uint64;
};
#endif

struct hv_partition_creation_properties {
	union hv_partition_processor_features disabled_processor_features;
#if IS_ENABLED(CONFIG_X86)
	union hv_partition_processor_xsave_features
		disabled_processor_xsave_features;
#endif
} __packed;

#define HV_PARTITION_SYNTHETIC_PROCESSOR_FEATURES_BANKS 1
#define HV_PARTITION_SYNTHETIC_PROCESSOR_FEATURES_RESERVED_BITFIELD_COUNT 10

union hv_partition_synthetic_processor_features {
	u64 as_uint64[HV_PARTITION_SYNTHETIC_PROCESSOR_FEATURES_BANKS];

	struct {
		/*
		 * Report a hypervisor is present. CPUID leaves
		 * 0x40000000 and 0x40000001 are supported.
		 */
		u64 hypervisor_present : 1;

		/*
		 * Features associated with HV#1:
		 */

		/* Report support for Hv1 (CPUID leaves 0x40000000 - 0x40000006). */
		u64 hv1 : 1;

		/*
		 * Access to HV_X64_MSR_VP_RUNTIME.
		 * Corresponds to access_vp_run_time_reg privilege.
		 */
		u64 access_vp_run_time_reg : 1;

		/*
		 * Access to HV_X64_MSR_TIME_REF_COUNT.
		 * Corresponds to access_partition_reference_counter privilege.
		 */
		u64 access_partition_reference_counter : 1;

		/*
		 * Access to SINT-related registers (HV_X64_MSR_SCONTROL through
		 * HV_X64_MSR_EOM and HV_X64_MSR_SINT0 through HV_X64_MSR_SINT15).
		 * Corresponds to access_synic_regs privilege.
		 */
		u64 access_synic_regs : 1;

		/*
		 * Access to synthetic timers and associated MSRs
		 * (HV_X64_MSR_STIMER0_CONFIG through HV_X64_MSR_STIMER3_COUNT).
		 * Corresponds to access_synthetic_timer_regs privilege.
		 */
		u64 access_synthetic_timer_regs : 1;

		/*
		 * Access to APIC MSRs (HV_X64_MSR_EOI, HV_X64_MSR_ICR and
		 * HV_X64_MSR_TPR) as well as the VP assist page.
		 * Corresponds to access_intr_ctrl_regs privilege.
		 */
		u64 access_intr_ctrl_regs : 1;

		/*
		 * Access to registers associated with hypercalls
		 * (HV_X64_MSR_GUEST_OS_ID and HV_X64_MSR_HYPERCALL).
		 * Corresponds to access_hypercall_msrs privilege.
		 */
		u64 access_hypercall_regs : 1;

		/* VP index can be queried. Corresponds to access_vp_index privilege. */
		u64 access_vp_index : 1;

		/*
		 * Access to the reference TSC. Corresponds to
		 * access_partition_reference_tsc privilege.
		 */
		u64 access_partition_reference_tsc : 1;

#if IS_ENABLED(CONFIG_X86)
		/*
		 * Partition has access to the guest idle reg. Corresponds to
		 * access_guest_idle_reg privilege.
		 */
		u64 access_guest_idle_reg : 1;
#else
		u64 reserved_z10 : 1;
#endif

		/*
		 * Partition has access to frequency regs. Corresponds to
		 * access_frequency_regs privilege.
		 */
		u64 access_frequency_regs : 1;

		u64 reserved_z12 : 1; /* Reserved for access_reenlightenment_controls. */
		u64 reserved_z13 : 1; /* Reserved for access_root_scheduler_reg. */
		u64 reserved_z14 : 1; /* Reserved for access_tsc_invariant_controls. */

#if IS_ENABLED(CONFIG_X86)
		/*
		 * Extended GVA ranges for HvCallFlushVirtualAddressList hypercall.
		 * Corresponds to privilege.
		 */
		u64 enable_extended_gva_ranges_for_flush_virtual_address_list : 1;
#else
		u64 reserved_z15 : 1;
#endif

		/*
		 * Partition has access to VSM. Corresponds to the access_vsm
		 * privilege. This feature only affects exo partitions and requires
		 * HV_PARTITION_CREATION_FLAG_VTL1_OVERRIDE.
		 */
		u64 access_vsm : 1;

		/*
		 * HvCallPostMessage is supported. Maps to the PostMessages
		 * privilege for EXO partitions. No-op on Hyper-V partitions.
		 */
		u64 post_messages : 1;

		/* Use fast hypercall output. Corresponds to privilege. */
		u64 fast_hypercall_output : 1;

		u64 reserved_z19 : 1; /* Reserved for enable_extended_hypercalls. */

		/*
		 * HvStartVirtualProcessor can be used to start virtual processors.
		 * Corresponds to privilege.
		 */
		u64 start_virtual_processor : 1;

		u64 reserved_z21 : 1; /* Reserved for Isolation. */

		/* Synthetic timers in direct mode. */
		u64 direct_synthetic_timers : 1;

		u64 reserved_z23 : 1; /* Reserved for synthetic time unhalted timer */

		/* Use extended processor masks. */
		u64 extended_processor_masks : 1;

		/* HvCallFlushVirtualAddressSpace / HvCallFlushVirtualAddressList are supported. */
		u64 tb_flush_hypercalls : 1;

		/* HvCallSendSyntheticClusterIpi is supported. */
		u64 synthetic_cluster_ipi : 1;

		/* HvCallNotifyLongSpinWait is supported. */
		u64 notify_long_spin_wait : 1;

		/* HvCallQueryNumaDistance is supported. */
		u64 query_numa_distance : 1;

		/* HvCallSignalEvent is supported. Corresponds to privilege. */
		u64 signal_events : 1;

		/* HvCallRetargetDeviceInterrupt is supported. */
		u64 retarget_device_interrupt : 1;

#if IS_ENABLED(CONFIG_X86)
		/* HvCallRestorePartitionTime is supported. */
		u64 restore_time : 1;

		/* EnlightenedVmcs nested enlightenment is supported. */
		u64 enlightened_vmcs : 1;

		u64 nested_debug_ctl : 1;
		u64 synthetic_time_unhalted_timer : 1;
		u64 idle_spec_ctrl : 1;
#else
		u64 reserved_z31 : 1;
		u64 reserved_z32 : 1;
		u64 reserved_z33 : 1;
		u64 reserved_z34 : 1;
		u64 reserved_z35 : 1;
#endif

#if IS_ENABLED(CONFIG_ARM64)
		/*
		 * Register intercepts supported in V1. As more registers are supported
		 * in future releases, new bits will be added here to prevent migration
		 * between incompatible hosts.
		 *
		 * List of registers supported in V1:
		 * 1. TPIDRRO_EL0
		 * 2. TPIDR_EL1
		 * 3. SCTLR_EL1 - Supports write intercept mask.
		 * 4. VBAR_EL1
		 * 5. TCR_EL1 - Supports write intercept mask.
		 * 6. MAIR_EL1 - Supports write intercept mask.
		 * 7. CPACR_EL1 - Supports write intercept mask.
		 * 8. CONTEXTIDR_EL1
		 * 9. PAuth keys (total 10 registers)
		 * 10. HvArm64RegisterSyntheticException
		 */
		u64 register_intercepts_v1 : 1;
#else
		u64 reserved_z36 : 1;
#endif

		/* HvCallWakeVps is supported */
		u64 wake_vps : 1;

		/*
		 * HvCallGet/SetVpRegisters is supported.
		 * Corresponds to AccessVpRegisters privilege.
		 * This feature only affects exo partitions.
		 */
		u64 access_vp_regs : 1;

#if IS_ENABLED(CONFIG_ARM64)
		/* HvCallSyncContext/Ex is supported. */
		u64 sync_context : 1;
#else
		u64 reserved_z39 : 1;
#endif

		/*
		 * Management VTL synic support is allowed.
		 * Corresponds to the ManagementVtlSynicSupport privilege.
		 */
		u64 management_vtl_synic_support : 1;

#if IS_ENABLED(CONFIG_X86)
		/* Hypervisor supports guest mechanism to signal pending interrupts to paravisor. */
		u64 proxy_interrupt_doorbell_support : 1;
#else
		u64 reserved_z41 : 1;
#endif

#if IS_ENABLED(CONFIG_ARM64)
		/* InterceptSystemResetAvailable is exposed. */
		u64 intercept_system_reset : 1;
#else
		u64 reserved_z42 : 1;
#endif

		/* Hypercalls for host MMIO operations are available. */
		u64 mmio_hypercalls : 1;

#if IS_ENABLED(CONFIG_ARM64)
		/* SPIs are advertised to VTL2. */
		u64 management_vtl_spi_support : 1;
#else
		u64 reserved_z44 : 1;
#endif

		/* HvCallMapPartitionEventLogBuffer is supported. */
		u64 map_partition_event_log_buffer : 1;

#if IS_ENABLED(CONFIG_X86)
		/* Hypervisor supports for lower VTLs to make guest requests. */
		u64 lower_vtl_guest_request_support : 1;
#else
		u64 reserved_z46 : 1;
#endif

#if IS_ENABLED(CONFIG_X86)
		/* Hypervisor supports mechanism to redirect proxied interrupts to paravisor. */
		u64 proxy_interrupt_redirect_support : 1;
#else
		u64 reserved_z47 : 1;
#endif

		/* HvCallInstallIntercept is supported. */
		u64 install_intercept : 1;

#if IS_ENABLED(CONFIG_ARM64)
		/* Guest can read HvArm64RegisterSintReservedInterruptId. */
		u64 access_reserved_sint_interrupt_id : 1;
#else
		u64 reserved_z49 : 1;
#endif

		/*
		 * HvCallPin/UnpinGpaPageRanges and HvQueryGpaRangeAlwaysPinnedSubranges
		 * are supported.
		 */
		u64 pin_gpa_page_range_support : 1;

		/* HvQueryGpaRangeHeatHintBeneficialSubranges is supported. */
		u64 heat_hint_beneficial_support : 1;

		/* Ring-buffer message ports are supported. */
		u64 ring_buffer_message_port_support : 1;

#if IS_ENABLED(CONFIG_X86)
		/*
		 * HvCallFlushGuestPhysicalAddressSpace and
		 * HvCallFlushGuestPhysicalAddressList are supported for EXO partitions.
		 */
		u64 flush_guest_physical_address_space : 1; /* Bit 53 */
#else
		u64 reserved_z53 : 1; /* Bit 53 */
#endif

		/* Bits 54-63 */
		u64 reserved : HV_PARTITION_SYNTHETIC_PROCESSOR_FEATURES_RESERVED_BITFIELD_COUNT;
	} __packed;
};

#define HV_MAKE_COMPATIBILITY_VERSION(major_, minor_)	\
	((u32)((major_) << 8 | (minor_)))

#define HV_COMPATIBILITY_21_H2		HV_MAKE_COMPATIBILITY_VERSION(0X6, 0X9)

union hv_partition_isolation_properties {
	u64 as_uint64;
	struct {
		u64 isolation_type: 5;
		u64 isolation_host_type : 2;
		u64 rsvd_z: 5;
		u64 shared_gpa_boundary_page_number: 52;
	} __packed;
};

/*
 * Various isolation types supported by MSHV.
 */
#define HV_PARTITION_ISOLATION_TYPE_NONE            0
#define HV_PARTITION_ISOLATION_TYPE_SNP             2
#define HV_PARTITION_ISOLATION_TYPE_TDX             3

/*
 * Various host isolation types supported by MSHV.
 */
#define HV_PARTITION_ISOLATION_HOST_TYPE_NONE       0x0
#define HV_PARTITION_ISOLATION_HOST_TYPE_HARDWARE   0x1
#define HV_PARTITION_ISOLATION_HOST_TYPE_RESERVED   0x2

/* Note: Exo partition is enabled by default */
#define HV_PARTITION_CREATION_FLAG_SMT_ENABLED_GUEST			BIT(0)
#define HV_PARTITION_CREATION_FLAG_NESTED_VIRTUALIZATION_CAPABLE	BIT(1)
#define HV_PARTITION_CREATION_FLAG_GPA_SUPER_PAGES_ENABLED		BIT(4)
#define HV_PARTITION_CREATION_FLAG_EXO_PARTITION			BIT(8)
#define HV_PARTITION_CREATION_FLAG_LAPIC_ENABLED			BIT(13)
#define HV_PARTITION_CREATION_FLAG_INTERCEPT_MESSAGE_PAGE_ENABLED	BIT(19)
#define HV_PARTITION_CREATION_FLAG_X2APIC_CAPABLE			BIT(22)

struct hv_input_create_partition {
	u64 flags;
	struct hv_proximity_domain_info proximity_domain_info;
	u32 compatibility_version;
	u32 padding;
	struct hv_partition_creation_properties partition_creation_properties;
	union hv_partition_isolation_properties isolation_properties;
} __packed;

struct hv_output_create_partition {
	u64 partition_id;
} __packed;

struct hv_input_initialize_partition {
	u64 partition_id;
} __packed;

struct hv_input_finalize_partition {
	u64 partition_id;
} __packed;

struct hv_input_delete_partition {
	u64 partition_id;
} __packed;

struct hv_input_get_partition_property {
	u64 partition_id;
	u32 property_code; /* enum hv_partition_property_code */
	u32 padding;
} __packed;

struct hv_output_get_partition_property {
	u64 property_value;
} __packed;

struct hv_input_set_partition_property {
	u64 partition_id;
	u32 property_code; /* enum hv_partition_property_code */
	u32 padding;
	u64 property_value;
} __packed;

union hv_partition_property_arg {
	u64 as_uint64;
	struct {
		union {
			u32 arg;
			u32 vp_index;
		};
		u16 reserved0;
		u8 reserved1;
		u8 object_type;
	} __packed;
};

struct hv_input_get_partition_property_ex {
	u64 partition_id;
	u32 property_code; /* enum hv_partition_property_code */
	u32 padding;
	union {
		union hv_partition_property_arg arg_data;
		u64 arg;
	};
} __packed;

/*
 * NOTE: Should use hv_input_set_partition_property_ex_header to compute this
 * size, but hv_input_get_partition_property_ex is identical so it suffices
 */
#define HV_PARTITION_PROPERTY_EX_MAX_VAR_SIZE \
	(HV_HYP_PAGE_SIZE - sizeof(struct hv_input_get_partition_property_ex))

union hv_partition_property_ex {
	u8 buffer[HV_PARTITION_PROPERTY_EX_MAX_VAR_SIZE];
	struct hv_partition_property_vmm_capabilities vmm_capabilities;
	/* More fields to be filled in when needed */
};

struct hv_output_get_partition_property_ex {
	union hv_partition_property_ex property_value;
} __packed;

enum hv_vp_state_page_type {
	HV_VP_STATE_PAGE_REGISTERS = 0,
	HV_VP_STATE_PAGE_INTERCEPT_MESSAGE = 1,
	HV_VP_STATE_PAGE_GHCB = 2,
	HV_VP_STATE_PAGE_COUNT
};

struct hv_input_map_vp_state_page {
	u64 partition_id;
	u32 vp_index;
	u16 type; /* enum hv_vp_state_page_type */
	union hv_input_vtl input_vtl;
	union {
		u8 as_uint8;
		struct {
			u8 map_location_provided : 1;
			u8 reserved : 7;
		};
	} flags;
	u64 requested_map_location;
} __packed;

struct hv_output_map_vp_state_page {
	u64 map_location; /* GPA page number */
} __packed;

struct hv_input_unmap_vp_state_page {
	u64 partition_id;
	u32 vp_index;
	u16 type; /* enum hv_vp_state_page_type */
	union hv_input_vtl input_vtl;
	u8 reserved0;
} __packed;

struct hv_x64_apic_eoi_message {
	u32 vp_index;
	u32 interrupt_vector;
} __packed;

struct hv_opaque_intercept_message {
	u32 vp_index;
} __packed;

enum hv_port_type {
	HV_PORT_TYPE_MESSAGE = 1,
	HV_PORT_TYPE_EVENT   = 2,
	HV_PORT_TYPE_MONITOR = 3,
	HV_PORT_TYPE_DOORBELL = 4	/* Root Partition only */
};

struct hv_port_info {
	u32 port_type; /* enum hv_port_type */
	u32 padding;
	union {
		struct {
			u32 target_sint;
			u32 target_vp;
			u64 rsvdz;
		} message_port_info;
		struct {
			u32 target_sint;
			u32 target_vp;
			u16 base_flag_number;
			u16 flag_count;
			u32 rsvdz;
		} event_port_info;
		struct {
			u64 monitor_address;
			u64 rsvdz;
		} monitor_port_info;
		struct {
			u32 target_sint;
			u32 target_vp;
			u64 rsvdz;
		} doorbell_port_info;
	};
} __packed;

struct hv_connection_info {
	u32 port_type;
	u32 padding;
	union {
		struct {
			u64 rsvdz;
		} message_connection_info;
		struct {
			u64 rsvdz;
		} event_connection_info;
		struct {
			u64 monitor_address;
		} monitor_connection_info;
		struct {
			u64 gpa;
			u64 trigger_value;
			u64 flags;
		} doorbell_connection_info;
	};
} __packed;

/* Define synthetic interrupt controller flag constants. */
#define HV_EVENT_FLAGS_COUNT		(256 * 8)
#define HV_EVENT_FLAGS_BYTE_COUNT	(256)
#define HV_EVENT_FLAGS32_COUNT		(256 / sizeof(u32))

/* linux side we create long version of flags to use long bit ops on flags */
#define HV_EVENT_FLAGS_UL_COUNT		(256 / sizeof(ulong))

/* Define the synthetic interrupt controller event flags format. */
union hv_synic_event_flags {
	unsigned char flags8[HV_EVENT_FLAGS_BYTE_COUNT];
	u32 flags32[HV_EVENT_FLAGS32_COUNT];
	ulong flags[HV_EVENT_FLAGS_UL_COUNT];  /* linux only */
};

struct hv_synic_event_flags_page {
	volatile union hv_synic_event_flags event_flags[HV_SYNIC_SINT_COUNT];
};

#define HV_SYNIC_EVENT_RING_MESSAGE_COUNT 63

struct hv_synic_event_ring {
	u8  signal_masked;
	u8  ring_full;
	u16 reserved_z;
	u32 data[HV_SYNIC_EVENT_RING_MESSAGE_COUNT];
} __packed;

struct hv_synic_event_ring_page {
	struct hv_synic_event_ring sint_event_ring[HV_SYNIC_SINT_COUNT];
};

/* Define SynIC control register. */
union hv_synic_scontrol {
	u64 as_uint64;
	struct {
		u64 enable : 1;
		u64 reserved : 63;
	} __packed;
};

/* Define the format of the SIEFP register */
union hv_synic_siefp {
	u64 as_uint64;
	struct {
		u64 siefp_enabled : 1;
		u64 preserved : 11;
		u64 base_siefp_gpa : 52;
	} __packed;
};

union hv_synic_sirbp {
	u64 as_uint64;
	struct {
		u64 sirbp_enabled : 1;
		u64 preserved : 11;
		u64 base_sirbp_gpa : 52;
	} __packed;
};

union hv_interrupt_control {
	u64 as_uint64;
	struct {
		u32 interrupt_type; /* enum hv_interrupt_type */
#if IS_ENABLED(CONFIG_X86)
		u32 level_triggered : 1;
		u32 logical_dest_mode : 1;
		u32 rsvd : 30;
#elif IS_ENABLED(CONFIG_ARM64)
		u32 rsvd1 : 2;
		u32 asserted : 1;
		u32 rsvd2 : 29;
#endif
	} __packed;
};

struct hv_stimer_state {
	struct {
		u32 undelivered_msg_pending : 1;
		u32 reserved : 31;
	} __packed flags;
	u32 resvd;
	u64 config;
	u64 count;
	u64 adjustment;
	u64 undelivered_exp_time;
} __packed;

struct hv_synthetic_timers_state {
	struct hv_stimer_state timers[HV_SYNIC_STIMER_COUNT];
	u64 reserved[5];
} __packed;

struct hv_async_completion_message_payload {
	u64 partition_id;
	u32 status;
	u32 completion_count;
	u64 sub_status;
} __packed;

union hv_input_delete_vp {
	u64 as_uint64[2];
	struct {
		u64 partition_id;
		u32 vp_index;
		u8 reserved[4];
	} __packed;
} __packed;

struct hv_input_assert_virtual_interrupt {
	u64 partition_id;
	union hv_interrupt_control control;
	u64 dest_addr; /* cpu's apic id */
	u32 vector;
	u8 target_vtl;
	u8 rsvd_z0;
	u16 rsvd_z1;
} __packed;

struct hv_input_create_port {
	u64 port_partition_id;
	union hv_port_id port_id;
	u8 port_vtl;
	u8 min_connection_vtl;
	u16 padding;
	u64 connection_partition_id;
	struct hv_port_info port_info;
	struct hv_proximity_domain_info proximity_domain_info;
} __packed;

union hv_input_delete_port {
	u64 as_uint64[2];
	struct {
		u64 port_partition_id;
		union hv_port_id port_id;
		u32 reserved;
	};
} __packed;

struct hv_input_connect_port {
	u64 connection_partition_id;
	union hv_connection_id connection_id;
	u8 connection_vtl;
	u8 rsvdz0;
	u16 rsvdz1;
	u64 port_partition_id;
	union hv_port_id port_id;
	u32 reserved2;
	struct hv_connection_info connection_info;
	struct hv_proximity_domain_info proximity_domain_info;
} __packed;

union hv_input_disconnect_port {
	u64 as_uint64[2];
	struct {
		u64 connection_partition_id;
		union hv_connection_id connection_id;
		u32 is_doorbell: 1;
		u32 reserved: 31;
	} __packed;
} __packed;

union hv_input_notify_port_ring_empty {
	u64 as_uint64;
	struct {
		u32 sint_index;
		u32 reserved;
	};
} __packed;

struct hv_vp_state_data_xsave {
	u64 flags;
	union hv_x64_xsave_xfem_register states;
} __packed;

/*
 * For getting and setting VP state, there are two options based on the state type:
 *
 *     1.) Data that is accessed by PFNs in the input hypercall page. This is used
 *         for state which may not fit into the hypercall pages.
 *     2.) Data that is accessed directly in the input\output hypercall pages.
 *         This is used for state that will always fit into the hypercall pages.
 *
 * In the future this could be dynamic based on the size if needed.
 *
 * Note these hypercalls have an 8-byte aligned variable header size as per the tlfs
 */

#define HV_GET_SET_VP_STATE_TYPE_PFN	BIT(31)

enum hv_get_set_vp_state_type {
	/* HvGetSetVpStateLocalInterruptControllerState - APIC/GIC state */
	HV_GET_SET_VP_STATE_LAPIC_STATE	     = 0 | HV_GET_SET_VP_STATE_TYPE_PFN,
	HV_GET_SET_VP_STATE_XSAVE	     = 1 | HV_GET_SET_VP_STATE_TYPE_PFN,
	HV_GET_SET_VP_STATE_SIM_PAGE	     = 2 | HV_GET_SET_VP_STATE_TYPE_PFN,
	HV_GET_SET_VP_STATE_SIEF_PAGE	     = 3 | HV_GET_SET_VP_STATE_TYPE_PFN,
	HV_GET_SET_VP_STATE_SYNTHETIC_TIMERS = 4,
};

struct hv_vp_state_data {
	u32 type;
	u32 rsvd;
	struct hv_vp_state_data_xsave xsave;
} __packed;

struct hv_input_get_vp_state {
	u64 partition_id;
	u32 vp_index;
	u8 input_vtl;
	u8 rsvd0;
	u16 rsvd1;
	struct hv_vp_state_data state_data;
	u64 output_data_pfns[];
} __packed;

union hv_output_get_vp_state {
	struct hv_synthetic_timers_state synthetic_timers_state;
} __packed;

union hv_input_set_vp_state_data {
	u64 pfns;
	u8 bytes;
} __packed;

struct hv_input_set_vp_state {
	u64 partition_id;
	u32 vp_index;
	u8 input_vtl;
	u8 rsvd0;
	u16 rsvd1;
	struct hv_vp_state_data state_data;
	union hv_input_set_vp_state_data data[];
} __packed;

union hv_x64_vp_execution_state {
	u16 as_uint16;
	struct {
		u16 cpl:2;
		u16 cr0_pe:1;
		u16 cr0_am:1;
		u16 efer_lma:1;
		u16 debug_active:1;
		u16 interruption_pending:1;
		u16 vtl:4;
		u16 enclave_mode:1;
		u16 interrupt_shadow:1;
		u16 virtualization_fault_active:1;
		u16 reserved:2;
	} __packed;
};

struct hv_x64_intercept_message_header {
	u32 vp_index;
	u8 instruction_length:4;
	u8 cr8:4; /* Only set for exo partitions */
	u8 intercept_access_type; /* enum hv_intercept_access_type */
	union hv_x64_vp_execution_state execution_state;
	struct hv_x64_segment_register cs_segment;
	u64 rip;
	u64 rflags;
} __packed;

union hv_x64_memory_access_info {
	u8 as_uint8;
	struct {
		u8 gva_valid:1;
		u8 gva_gpa_valid:1;
		u8 hypercall_output_pending:1;
		u8 tlb_locked_no_overlay:1;
		u8 reserved:4;
	} __packed;
};

struct hv_x64_memory_intercept_message {
	struct hv_x64_intercept_message_header header;
	u32 cache_type; /* enum hv_cache_type */
	u8 instruction_byte_count;
	union hv_x64_memory_access_info memory_access_info;
	u8 tpr_priority;
	u8 reserved1;
	u64 guest_virtual_address;
	u64 guest_physical_address;
	u8 instruction_bytes[16];
} __packed;

#if IS_ENABLED(CONFIG_ARM64)
union hv_arm64_vp_execution_state {
	u16 as_uint16;
	struct {
		u16 cpl:2; /* Exception Level (EL) */
		u16 debug_active:1;
		u16 interruption_pending:1;
		u16 vtl:4;
		u16 virtualization_fault_active:1;
		u16 reserved:7;
	} __packed;
};

struct hv_arm64_intercept_message_header {
	u32 vp_index;
	u8 instruction_length;
	u8 intercept_access_type; /* enum hv_intercept_access_type */
	union hv_arm64_vp_execution_state execution_state;
	u64 pc;
	u64 cpsr;
} __packed;

union hv_arm64_memory_access_info {
	u8 as_uint8;
	struct {
		u8 gva_valid:1;
		u8 gva_gpa_valid:1;
		u8 hypercall_output_pending:1;
		u8 reserved:5;
	} __packed;
};

struct hv_arm64_memory_intercept_message {
	struct hv_arm64_intercept_message_header header;
	u32 cache_type; /* enum hv_cache_type */
	u8 instruction_byte_count;
	union hv_arm64_memory_access_info memory_access_info;
	u16 reserved1;
	u8 instruction_bytes[4];
	u32 reserved2;
	u64 guest_virtual_address;
	u64 guest_physical_address;
	u64 syndrome;
} __packed;

#endif /* CONFIG_ARM64 */

/*
 * Dispatch state for the VP communicated by the hypervisor to the
 * VP-dispatching thread in the root on return from HVCALL_DISPATCH_VP.
 */
enum hv_vp_dispatch_state {
	HV_VP_DISPATCH_STATE_INVALID	= 0,
	HV_VP_DISPATCH_STATE_BLOCKED	= 1,
	HV_VP_DISPATCH_STATE_READY	= 2,
};

/*
 * Dispatch event that caused the current dispatch state on return from
 * HVCALL_DISPATCH_VP.
 */
enum hv_vp_dispatch_event {
	HV_VP_DISPATCH_EVENT_INVALID	= 0x00000000,
	HV_VP_DISPATCH_EVENT_SUSPEND	= 0x00000001,
	HV_VP_DISPATCH_EVENT_INTERCEPT	= 0x00000002,
};

#define HV_ROOT_SCHEDULER_MAX_VPS_PER_CHILD_PARTITION   1024
/* The maximum array size of HV_GENERIC_SET (vp_set) buffer */
#define HV_GENERIC_SET_QWORD_COUNT(max) (((((max) - 1) >> 6) + 1) + 2)

struct hv_vp_signal_bitset_scheduler_message {
	u64 partition_id;
	u32 overflow_count;
	u16 vp_count;
	u16 reserved;

#define BITSET_BUFFER_SIZE \
	HV_GENERIC_SET_QWORD_COUNT(HV_ROOT_SCHEDULER_MAX_VPS_PER_CHILD_PARTITION)
	union {
		struct hv_vpset bitset;
		u64 bitset_buffer[BITSET_BUFFER_SIZE];
	} vp_bitset;
#undef BITSET_BUFFER_SIZE
} __packed;

static_assert(sizeof(struct hv_vp_signal_bitset_scheduler_message) <=
	(sizeof(struct hv_message) - sizeof(struct hv_message_header)));

#define HV_MESSAGE_MAX_PARTITION_VP_PAIR_COUNT \
	(((sizeof(struct hv_message) - sizeof(struct hv_message_header)) / \
	 (sizeof(u64 /* partition id */) + sizeof(u32 /* vp index */))) - 1)

struct hv_vp_signal_pair_scheduler_message {
	u32 overflow_count;
	u8 vp_count;
	u8 reserved1[3];

	u64 partition_ids[HV_MESSAGE_MAX_PARTITION_VP_PAIR_COUNT];
	u32 vp_indexes[HV_MESSAGE_MAX_PARTITION_VP_PAIR_COUNT];

	u8 reserved2[4];
} __packed;

static_assert(sizeof(struct hv_vp_signal_pair_scheduler_message) ==
	(sizeof(struct hv_message) - sizeof(struct hv_message_header)));

/* Input and output structures for HVCALL_DISPATCH_VP */
#define HV_DISPATCH_VP_FLAG_CLEAR_INTERCEPT_SUSPEND	0x1
#define HV_DISPATCH_VP_FLAG_ENABLE_CALLER_INTERRUPTS	0x2
#define HV_DISPATCH_VP_FLAG_SET_CALLER_SPEC_CTRL	0x4
#define HV_DISPATCH_VP_FLAG_SKIP_VP_SPEC_FLUSH		0x8
#define HV_DISPATCH_VP_FLAG_SKIP_CALLER_SPEC_FLUSH	0x10
#define HV_DISPATCH_VP_FLAG_SKIP_CALLER_USER_SPEC_FLUSH	0x20
#define HV_DISPATCH_VP_FLAG_SCAN_INTERRUPT_INJECTION	0x40

struct hv_input_dispatch_vp {
	u64 partition_id;
	u32 vp_index;
	u32 flags;
	u64 time_slice; /* in 100ns */
	u64 spec_ctrl;
} __packed;

struct hv_output_dispatch_vp {
	u32 dispatch_state; /* enum hv_vp_dispatch_state */
	u32 dispatch_event; /* enum hv_vp_dispatch_event */
} __packed;

struct hv_input_modify_sparse_spa_page_host_access {
	u32 host_access : 2;
	u32 reserved : 30;
	u32 flags;
	u64 partition_id;
	u64 spa_page_list[];
} __packed;

/* hv_input_modify_sparse_spa_page_host_access flags */
#define HV_MODIFY_SPA_PAGE_HOST_ACCESS_MAKE_EXCLUSIVE  0x1
#define HV_MODIFY_SPA_PAGE_HOST_ACCESS_MAKE_SHARED     0x2
#define HV_MODIFY_SPA_PAGE_HOST_ACCESS_LARGE_PAGE      0x4
#define HV_MODIFY_SPA_PAGE_HOST_ACCESS_HUGE_PAGE       0x8

enum hv_translate_gva_result_code {
	HV_TRANSLATE_GVA_SUCCESS			= 0,

	/* Translation failures */
	HV_TRANSLATE_GVA_PAGE_NOT_PRESENT		= 1,
	HV_TRANSLATE_GVA_PRIVILEGE_VIOLATION		= 2,
	HV_TRANSLATE_GVA_INVALID_PAGE_TABLE_FLAGS	= 3,

	/* GPA access failures */
	HV_TRANSLATE_GVA_GPA_UNMAPPED			= 4,
	HV_TRANSLATE_GVA_GPA_NO_READ_ACCESS		= 5,
	HV_TRANSLATE_GVA_GPA_NO_WRITE_ACCESS		= 6,
	HV_TRANSLATE_GVA_GPA_ILLEGAL_OVERLAY_ACCESS	= 7,

	HV_TRANSLATE_GVA_INTERCEPT			= 8,
	HV_TRANSLATE_GVA_GPA_UNACCEPTED			= 9,
};

struct hv_input_translate_virtual_address {
	u64 partition_id;
	u32 vp_index;
	u32 padding;
	u64 control_flags;
	u64 gva_page;
} __packed;

struct hv_translate_gva_result_ex {
	u32 result_code; /* enum hv_translate_gva_result_code */
	u32 cache_type : 8;
	u32 overlay_page : 1;
	u32 reserved : 23;
#if IS_ENABLED(CONFIG_X86)
	char event_info[40]; /* HV_X64_PENDING_EVENT */
#endif
} __packed;

struct hv_output_translate_virtual_address_ex {
	struct hv_translate_gva_result_ex translation_result;
	u64 gpa_page;
} __packed;

#define HV_EVENTLOG_BUFFER_INDEX_NONE                   0xffffffff

struct hv_eventlog_message_payload {
        u32 type;
        u32 buffer_index;
} __packed;

/*
 * Deprecated hypercall input/output structs - needed for backward compat
 * with older userspace mshv crate v0.3.0
 */

#if IS_ENABLED(CONFIG_X86)

struct hv_register_x64_cpuid_result_parameters {
	struct {
		u32 eax;
		u32 ecx;
		u8 subleaf_specific;
		u8 always_override;
		u16 padding;
	} __packed input;
	struct {
		u32 eax;
		u32 eax_mask;
		u32 ebx;
		u32 ebx_mask;
		u32 ecx;
		u32 ecx_mask;
		u32 edx;
		u32 edx_mask;
	} __packed result;
} __packed;

struct hv_register_x64_msr_result_parameters {
	u32 msr_index;
	u32 access_type;
	u32 action; /* enum hv_unimplemented_msr_action */
} __packed;

union hv_register_intercept_result_parameters {
	struct hv_register_x64_cpuid_result_parameters cpuid;
	struct hv_register_x64_msr_result_parameters msr;
} __packed;

struct hv_input_register_intercept_result {
	u64 partition_id;
	u32 vp_index;
	u32 intercept_type; /* enum hv_intercept_type */
	union hv_register_intercept_result_parameters parameters;
} __packed;

#endif /* CONFIG_X86 */

struct hv_cpuid_leaf_info {
	u32 eax;
	u32 ecx;
	u64 xfem;
	u64 xss;
} __packed;

union hv_get_vp_cpuid_values_flags {
	u32 as_uint32;
	struct {
		u32 use_vp_xfem_xss: 1;
		u32 apply_registered_values: 1;
		u32 reserved: 30;
	} __packed;
} __packed;

struct hv_input_get_vp_cpuid_values {
	u64 partition_id;
	u32 vp_index;
	union hv_get_vp_cpuid_values_flags flags;
	u32 reserved;
	u32 padding;
	struct hv_cpuid_leaf_info cpuid_leaf_info[];
} __packed;

union hv_output_get_vp_cpuid_values {
	u32 as_uint32[4];
	struct {
		u32 eax;
		u32 ebx;
		u32 ecx;
		u32 edx;
	} __packed;
};

struct hv_input_precommit_gpa_pages {	/* HV_INPUT_PRECOMMIT_GPA_PAGES */
	u64 partition_id;
	u32 flags;
	u32 reserved;
	u64 target_gpa_base;
} __packed;

struct hv_input_signal_event_direct {
	u64 target_partition;
	u32 target_vp;
	u8  target_vtl;
	u8  target_sint;
	u16 flag_number;
} __packed;

struct hv_output_signal_event_direct {
	u8	newly_signaled;
	u8	reserved[7];
} __packed;

struct hv_input_post_message_direct {
	u64 partition_id;
	u32 vp_index;
	u8  vtl;
	u8  padding[3];
	u32 sint_index;
	u8  message[HV_MESSAGE_SIZE];
	u32 padding2;
} __packed;

union hv_access_gpa_result {
	u64 as_uint64;
	struct {
		u32 result_code; /* enum hv_access_gpa_result_code */
		u32 reserved;
	} __packed;
};

union hv_access_gpa_control_flags {
	u64 as_uint64;
	struct {
		u64 cache_type: 8; /* enum hv_cache_type */
		u64 reserved: 56;
	} __packed;
};

struct hv_input_read_gpa {
	u64 partition_id;
	u32 vp_index;
	u32 byte_count;
	u64 base_gpa;
	union hv_access_gpa_control_flags control_flags;
} __packed;

#define HV_READ_WRITE_GPA_MAX_SIZE 16

struct hv_output_read_gpa {
	union hv_access_gpa_result access_result;
	u8 data[HV_READ_WRITE_GPA_MAX_SIZE];
} __packed;

struct hv_input_write_gpa {
	u64 partition_id;
	u32 vp_index;
	u32 byte_count;
	u64 base_gpa;
	union hv_access_gpa_control_flags control_flags;
	u8 data[HV_READ_WRITE_GPA_MAX_SIZE];
} __packed;

struct hv_output_write_gpa {
	union hv_access_gpa_result access_result;
} __packed;

enum hv_isolated_page_type {
	HV_ISOLATED_PAGE_TYPE_NORMAL,
	HV_ISOLATED_PAGE_TYPE_VMSA,
	HV_ISOLATED_PAGE_TYPE_ZERO,
	HV_ISOLATED_PAGE_TYPE_UNMEASURED,
	HV_ISOLATED_PAGE_TYPE_SECRETS,
	HV_ISOLATED_PAGE_TYPE_CPUID,
	HV_ISOLATED_PAGE_TYPE_COUNT
};

enum hv_isolated_page_size {
	HV_ISOLATED_PAGE_SIZE_4KB,
	HV_ISOLATED_PAGE_SIZE_2MB
};

struct hv_input_import_isolated_pages {
	u64 partition_id;
	u32 page_type;
	u32 page_size;
	u64 page_number[];
} __packed;

struct hv_input_issue_psp_guest_request {
	u64 partition_id;
	u64 request_page;
	u64 response_page;
} __packed;

enum hv_partition_isolation_state {
	HV_PARTITION_ISOLATION_INVALID,
	HV_PARTITION_ISOLATION_INSECURE_CLEAN,
	HV_PARTITION_ISOLATION_INSECURE_DIRTY,
	HV_PARTITION_ISOLATION_SECURE,
	HV_PARTITION_ISOLATION_SECURE_DIRTY,
	HV_PARTITION_ISOLATION_SECURE_TERMINATING,
};

union hv_partition_isolation_control {
	u64 as_uint64;
	struct {
		u64 runnable : 1;
		u64 reserved_z : 63;
	} __packed;
};

#ifdef CONFIG_X86

struct hv_input_get_vp_set_from_mda {   /* HV_OUTPUT_GET_VP_SET_FROM_MDA */
	u64 target_partid;
	u64 dest_address;
	u8  input_vtl;
	u8  destmode_logical;         /* true => mode is logical */
	u16 reserved0;                /* mbz */
	u32 reserved1;                /* mbz */
} __packed;

union hv_output_get_vp_set_from_mda {  /* HV_OUTPUT_GET_VP_SET_FROM_MDA */
	struct hv_vpset target_vpset;
	u64 bitset_buffer[HV_GENERIC_SET_QWORD_COUNT(HV_MAX_VPS)];
} __packed;

#endif /* CONFIG_X86 */
#endif /* _HV_HVHDK_H */
