Determining the location of the ModelSim executable...

Using: C:\intelFPGA_lite\18.1\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off COR_ASP -c COR_ASP_TopLevel --vector_source="C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Waveform1.vwf" --testbench_file="C:/Users/shaar/Downloads/HMPSoC/COR-ASP/simulation/qsim/Waveform1.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Wed May 22 00:29:37 2024
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off COR_ASP -c COR_ASP_TopLevel --vector_source=C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Waveform1.vwf --testbench_file=C:/Users/shaar/Downloads/HMPSoC/COR-ASP/simulation/qsim/Waveform1.vwf.vht
Info (119006): Selected device 5CSEMA5F31C6 for design "COR_ASP_TopLevel"
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

"recvOut[8]" in vector source file when writing test bench files

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/shaar/Downloads/HMPSoC/COR-ASP/simulation/qsim/" COR_ASP -c COR_ASP_TopLevel

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Wed May 22 00:29:39 2024
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/Users/shaar/Downloads/HMPSoC/COR-ASP/simulation/qsim/ COR_ASP -c COR_ASP_TopLevel
Info (119006): Selected device 5CSEMA5F31C6 for design "COR_ASP_TopLevel"
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file COR_ASP_TopLevel.vho in folder "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4728 megabytes
    Info: Processing ended: Wed May 22 00:29:40 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/shaar/Downloads/HMPSoC/COR-ASP/simulation/qsim/COR_ASP.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vsim -c -do COR_ASP.do

Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl


# 10.5b

# do COR_ASP.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:29:40 on May 22,2024
# vcom -work work COR_ASP_TopLevel.vho 

# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package altera_lnsim_components
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity CORASP_Wave_Test
# -- Compiling architecture structure of CORASP_Wave_Test

# End time: 00:29:41 on May 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:29:41 on May 22,2024
# vcom -work work Waveform1.vwf.vht 

# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CORASP_Wave_Test_vhd_vec_tst
# -- Compiling architecture CORASP_Wave_Test_arch of CORASP_Wave_Test_vhd_vec_tst

# End time: 00:29:41 on May 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.CORASP_Wave_Test_vhd_vec_tst 
# Start time: 00:29:41 on May 22,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.corasp_wave_test_vhd_vec_tst(corasp_wave_test_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading altera_lnsim.altera_lnsim_components
# Loading cyclonev.cyclonev_atom_pack(body)
# Loading cyclonev.cyclonev_components
# Loading work.corasp_wave_test(structure)
# Loading ieee.std_logic_arith(body)
# Loading cyclonev.cyclonev_io_obuf(arch)
# Loading cyclonev.cyclonev_io_ibuf(arch)
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# Loading cyclonev.cyclonev_ram_block(block_arch)
# Loading sv_std.std
# Loading altera_lnsim.generic_m10k
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.common_28nm_ram_block
# Loading altera_lnsim.common_28nm_ram_register
# Loading altera_lnsim.common_28nm_ram_pulse_generator
# Loading cyclonev.cyclonev_mac(behavior)
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /corasp_wave_test_vhd_vec_tst/i1/\cor_asp|Mult2~mac\/inst/ File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /corasp_wave_test_vhd_vec_tst/i1/\cor_asp|Mult2~mac\/inst/ File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /corasp_wave_test_vhd_vec_tst/i1/\cor_asp|Mult3~mac\/inst/ File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /corasp_wave_test_vhd_vec_tst/i1/\cor_asp|Mult3~mac\/inst/ File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /corasp_wave_test_vhd_vec_tst/i1/\cor_asp|Mult4~mac\/inst/ File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /corasp_wave_test_vhd_vec_tst/i1/\cor_asp|Mult4~mac\/inst/ File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /corasp_wave_test_vhd_vec_tst/i1/\cor_asp|Mult5~mac\/inst/ File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /corasp_wave_test_vhd_vec_tst/i1/\cor_asp|Mult5~mac\/inst/ File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /corasp_wave_test_vhd_vec_tst/i1/\cor_asp|Mult6~mac\/inst/ File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /corasp_wave_test_vhd_vec_tst/i1/\cor_asp|Mult6~mac\/inst/ File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /corasp_wave_test_vhd_vec_tst/i1/\cor_asp|Mult7~mac\/inst/ File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /corasp_wave_test_vhd_vec_tst/i1/\cor_asp|Mult7~mac\/inst/ File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /corasp_wave_test_vhd_vec_tst/i1/\cor_asp|Mult8~mac\/inst/ File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /corasp_wave_test_vhd_vec_tst/i1/\cor_asp|Mult8~mac\/inst/ File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /corasp_wave_test_vhd_vec_tst/i1/\cor_asp|Mult9~mac\/inst/ File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /corasp_wave_test_vhd_vec_tst/i1/\cor_asp|Mult9~mac\/inst/ File: nofile
# ** Warning: Design size of 295006 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#34

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# End time: 00:30:00 on May 22,2024, Elapsed time: 0:00:19
# Errors: 0, Warnings: 17

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Waveform1.vwf...

Reading C:/Users/shaar/Downloads/HMPSoC/COR-ASP/simulation/qsim/COR_ASP.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/shaar/Downloads/HMPSoC/COR-ASP/simulation/qsim/COR_ASP_20240522003001.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.