<profile>

<section name = "Vitis HLS Report for 'attention'" level="0">
<item name = "Date">Tue May 27 19:57:08 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">hls_test</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcu50-fsvh2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.929 ns, 0.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">110, 110, 0.367 us, 0.367 us, 111, 111, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181">attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2, 8, 8, 26.664 ns, 26.664 ns, 7, 7, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189">attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3, 14, 14, 46.662 ns, 46.662 ns, 9, 9, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200">attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2, 40, 40, 0.133 us, 0.133 us, 5, 5, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214">attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4, 31, 31, 0.103 us, 0.103 us, 5, 5, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226">attention_Pipeline_VITIS_LOOP_8_1, 8, 8, 26.664 ns, 26.664 ns, 6, 6, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 35, 6113, 8043, 0</column>
<column name="Memory">0, -, 32, 33, 0</column>
<column name="Multiplexer">-, -, 0, 238, -</column>
<column name="Register">-, -, 243, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 1, ~0, 1, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200">attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2, 0, 0, 2684, 2332, 0</column>
<column name="grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214">attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4, 0, 26, 1643, 3563, 0</column>
<column name="grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181">attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2, 0, 0, 13, 143, 0</column>
<column name="grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226">attention_Pipeline_VITIS_LOOP_8_1, 0, 3, 375, 497, 0</column>
<column name="grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189">attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3, 0, 0, 994, 1306, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 74, 104, 0</column>
<column name="mul_32s_32s_32_2_1_U45">mul_32s_32s_32_2_1, 0, 3, 165, 49, 0</column>
<column name="mul_32s_32s_32_2_1_U46">mul_32s_32s_32_2_1, 0, 3, 165, 49, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="k_t_U">k_t_RAM_AUTO_1R1W, 0, 32, 33, 0, 6, 32, 1, 192</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">59, 11, 1, 11</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="grp_fu_465_ce">14, 3, 1, 3</column>
<column name="grp_fu_465_p0">14, 3, 32, 96</column>
<column name="grp_fu_465_p1">14, 3, 32, 96</column>
<column name="grp_fu_469_ce">14, 3, 1, 3</column>
<column name="grp_fu_469_p0">14, 3, 32, 96</column>
<column name="grp_fu_469_p1">14, 3, 32, 96</column>
<column name="k_t_address0">14, 3, 3, 9</column>
<column name="k_t_ce0">14, 3, 1, 3</column>
<column name="k_t_ce1">9, 2, 1, 2</column>
<column name="k_t_we0">9, 2, 1, 2</column>
<column name="v_Addr_A_orig">20, 4, 32, 128</column>
<column name="v_Addr_B_orig">20, 4, 32, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="d_k_read_reg_364">32, 0, 32, 0</column>
<column name="grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_ap_start_reg">1, 0, 1, 0</column>
<column name="v_load_1_reg_418">32, 0, 32, 0</column>
<column name="v_load_2_reg_433">32, 0, 32, 0</column>
<column name="v_load_3_reg_438">32, 0, 32, 0</column>
<column name="v_load_4_reg_455">32, 0, 32, 0</column>
<column name="v_load_5_reg_460">32, 0, 32, 0</column>
<column name="v_load_reg_413">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, attention, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, attention, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, attention, return value</column>
<column name="out_r_Addr_A">out, 32, bram, out_r, array</column>
<column name="out_r_EN_A">out, 1, bram, out_r, array</column>
<column name="out_r_WEN_A">out, 4, bram, out_r, array</column>
<column name="out_r_Din_A">out, 32, bram, out_r, array</column>
<column name="out_r_Dout_A">in, 32, bram, out_r, array</column>
<column name="out_r_Clk_A">out, 1, bram, out_r, array</column>
<column name="out_r_Rst_A">out, 1, bram, out_r, array</column>
<column name="out_r_Addr_B">out, 32, bram, out_r, array</column>
<column name="out_r_EN_B">out, 1, bram, out_r, array</column>
<column name="out_r_WEN_B">out, 4, bram, out_r, array</column>
<column name="out_r_Din_B">out, 32, bram, out_r, array</column>
<column name="out_r_Dout_B">in, 32, bram, out_r, array</column>
<column name="out_r_Clk_B">out, 1, bram, out_r, array</column>
<column name="out_r_Rst_B">out, 1, bram, out_r, array</column>
<column name="q_Addr_A">out, 32, bram, q, array</column>
<column name="q_EN_A">out, 1, bram, q, array</column>
<column name="q_WEN_A">out, 4, bram, q, array</column>
<column name="q_Din_A">out, 32, bram, q, array</column>
<column name="q_Dout_A">in, 32, bram, q, array</column>
<column name="q_Clk_A">out, 1, bram, q, array</column>
<column name="q_Rst_A">out, 1, bram, q, array</column>
<column name="q_Addr_B">out, 32, bram, q, array</column>
<column name="q_EN_B">out, 1, bram, q, array</column>
<column name="q_WEN_B">out, 4, bram, q, array</column>
<column name="q_Din_B">out, 32, bram, q, array</column>
<column name="q_Dout_B">in, 32, bram, q, array</column>
<column name="q_Clk_B">out, 1, bram, q, array</column>
<column name="q_Rst_B">out, 1, bram, q, array</column>
<column name="k_Addr_A">out, 32, bram, k, array</column>
<column name="k_EN_A">out, 1, bram, k, array</column>
<column name="k_WEN_A">out, 4, bram, k, array</column>
<column name="k_Din_A">out, 32, bram, k, array</column>
<column name="k_Dout_A">in, 32, bram, k, array</column>
<column name="k_Clk_A">out, 1, bram, k, array</column>
<column name="k_Rst_A">out, 1, bram, k, array</column>
<column name="v_Addr_A">out, 32, bram, v, array</column>
<column name="v_EN_A">out, 1, bram, v, array</column>
<column name="v_WEN_A">out, 4, bram, v, array</column>
<column name="v_Din_A">out, 32, bram, v, array</column>
<column name="v_Dout_A">in, 32, bram, v, array</column>
<column name="v_Clk_A">out, 1, bram, v, array</column>
<column name="v_Rst_A">out, 1, bram, v, array</column>
<column name="v_Addr_B">out, 32, bram, v, array</column>
<column name="v_EN_B">out, 1, bram, v, array</column>
<column name="v_WEN_B">out, 4, bram, v, array</column>
<column name="v_Din_B">out, 32, bram, v, array</column>
<column name="v_Dout_B">in, 32, bram, v, array</column>
<column name="v_Clk_B">out, 1, bram, v, array</column>
<column name="v_Rst_B">out, 1, bram, v, array</column>
</table>
</item>
</section>
</profile>
