<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="./isim.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="8" />
   <wvobject fp_name="group27" type="group">
      <obj_property name="label">TESTBENCH</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/clk_tb" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">clk_tb</obj_property>
         <obj_property name="ObjectShortName">clk_tb</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/read_word" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">read_word[31:0]</obj_property>
         <obj_property name="ObjectShortName">read_word[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/reset_tb" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">reset_tb</obj_property>
         <obj_property name="ObjectShortName">reset_tb</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/reset_tb_uart" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">reset_tb_uart</obj_property>
         <obj_property name="ObjectShortName">reset_tb_uart</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/cpu_fail" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">cpu_fail</obj_property>
         <obj_property name="ObjectShortName">cpu_fail</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/cpu_pass" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">cpu_pass</obj_property>
         <obj_property name="ObjectShortName">cpu_pass</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/sim_pass" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">sim_pass</obj_property>
         <obj_property name="ObjectShortName">sim_pass</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/sim_timeout" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">sim_timeout</obj_property>
         <obj_property name="ObjectShortName">sim_timeout</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/thread_fail" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">thread_fail</obj_property>
         <obj_property name="ObjectShortName">thread_fail</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/thread_pass" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">thread_pass</obj_property>
         <obj_property name="ObjectShortName">thread_pass</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/timeout_count" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">timeout_count[31:0]</obj_property>
         <obj_property name="ObjectShortName">timeout_count[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/timeout_threshold" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">timeout_threshold[31:0]</obj_property>
         <obj_property name="ObjectShortName">timeout_threshold[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_ack" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">uart_ack</obj_property>
         <obj_property name="ObjectShortName">uart_ack</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_adr" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">uart_adr[31:0]</obj_property>
         <obj_property name="ObjectShortName">uart_adr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_cyc" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">uart_cyc</obj_property>
         <obj_property name="ObjectShortName">uart_cyc</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_dat_i" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">uart_dat_i[31:0]</obj_property>
         <obj_property name="ObjectShortName">uart_dat_i[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_dat_o" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">uart_dat_o[31:0]</obj_property>
         <obj_property name="ObjectShortName">uart_dat_o[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_int" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">uart_int</obj_property>
         <obj_property name="ObjectShortName">uart_int</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_rx_tb" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">uart_rx_tb</obj_property>
         <obj_property name="ObjectShortName">uart_rx_tb</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_sel" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">uart_sel[3:0]</obj_property>
         <obj_property name="ObjectShortName">uart_sel[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_stb" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">uart_stb</obj_property>
         <obj_property name="ObjectShortName">uart_stb</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_tx_tb" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">uart_tx_tb</obj_property>
         <obj_property name="ObjectShortName">uart_tx_tb</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_we" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">uart_we</obj_property>
         <obj_property name="ObjectShortName">uart_we</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group56" type="group">
      <obj_property name="label">DUT</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/dut/clk_i" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">clk_i</obj_property>
         <obj_property name="ObjectShortName">clk_i</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/clk_pad" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">clk_pad</obj_property>
         <obj_property name="ObjectShortName">clk_pad</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu_addr_o" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">cpu_addr_o[7:0]</obj_property>
         <obj_property name="ObjectShortName">cpu_addr_o[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu_data_i" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">cpu_data_i[7:0]</obj_property>
         <obj_property name="ObjectShortName">cpu_data_i[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu_data_o" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">cpu_data_o[7:0]</obj_property>
         <obj_property name="ObjectShortName">cpu_data_o[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu_int_i" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">cpu_int_i</obj_property>
         <obj_property name="ObjectShortName">cpu_int_i</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu_inta_o" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">cpu_inta_o</obj_property>
         <obj_property name="ObjectShortName">cpu_inta_o</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu_rd_o" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">cpu_rd_o</obj_property>
         <obj_property name="ObjectShortName">cpu_rd_o</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu_wr_o" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">cpu_wr_o</obj_property>
         <obj_property name="ObjectShortName">cpu_wr_o</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/int_clear" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">int_clear[7:0]</obj_property>
         <obj_property name="ObjectShortName">int_clear[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/int_mask" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">int_mask[7:0]</obj_property>
         <obj_property name="ObjectShortName">int_mask[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/int_src" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">int_src[7:0]</obj_property>
         <obj_property name="ObjectShortName">int_src[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/interrupts" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">interrupts[7:0]</obj_property>
         <obj_property name="ObjectShortName">interrupts[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/rst_i" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">rst_i</obj_property>
         <obj_property name="ObjectShortName">rst_i</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/rst_pad" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">rst_pad</obj_property>
         <obj_property name="ObjectShortName">rst_pad</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_baud_control" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">uart_baud_control[7:0]</obj_property>
         <obj_property name="ObjectShortName">uart_baud_control[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_baud_count" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">uart_baud_count[7:0]</obj_property>
         <obj_property name="ObjectShortName">uart_baud_count[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_baud_status" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">uart_baud_status[7:0]</obj_property>
         <obj_property name="ObjectShortName">uart_baud_status[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_fifo_status" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">uart_fifo_status[7:0]</obj_property>
         <obj_property name="ObjectShortName">uart_fifo_status[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_rx_data" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">uart_rx_data[7:0]</obj_property>
         <obj_property name="ObjectShortName">uart_rx_data[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_rx_int" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">uart_rx_int</obj_property>
         <obj_property name="ObjectShortName">uart_rx_int</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_rx_read" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">uart_rx_read</obj_property>
         <obj_property name="ObjectShortName">uart_rx_read</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_tx_control" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">uart_tx_control[7:0]</obj_property>
         <obj_property name="ObjectShortName">uart_tx_control[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_tx_data" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">uart_tx_data[7:0]</obj_property>
         <obj_property name="ObjectShortName">uart_tx_data[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_tx_int" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">uart_tx_int</obj_property>
         <obj_property name="ObjectShortName">uart_tx_int</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_tx_write" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">uart_tx_write</obj_property>
         <obj_property name="ObjectShortName">uart_tx_write</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group166" type="group">
      <obj_property name="label">TESTBENCH UART MASTER</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/uart_master/clk" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_master/rst" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">rst</obj_property>
         <obj_property name="ObjectShortName">rst</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_master/din" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">din[31:0]</obj_property>
         <obj_property name="ObjectShortName">din[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_master/ack" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">ack</obj_property>
         <obj_property name="ObjectShortName">ack</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_master/err" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">err</obj_property>
         <obj_property name="ObjectShortName">err</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_master/rty" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">rty</obj_property>
         <obj_property name="ObjectShortName">rty</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_master/adr" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">adr[31:0]</obj_property>
         <obj_property name="ObjectShortName">adr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_master/dout" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">dout[31:0]</obj_property>
         <obj_property name="ObjectShortName">dout[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_master/cyc" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">cyc</obj_property>
         <obj_property name="ObjectShortName">cyc</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_master/stb" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">stb</obj_property>
         <obj_property name="ObjectShortName">stb</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_master/sel" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">sel[3:0]</obj_property>
         <obj_property name="ObjectShortName">sel[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart_master/we" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">we</obj_property>
         <obj_property name="ObjectShortName">we</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group192" type="group">
      <obj_property name="label">TESTBENCH UART WB</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/uart/wb_interface/clk" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/wb_interface/wb_rst_i" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">wb_rst_i</obj_property>
         <obj_property name="ObjectShortName">wb_rst_i</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/wb_interface/wb_we_i" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">wb_we_i</obj_property>
         <obj_property name="ObjectShortName">wb_we_i</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/wb_interface/wb_stb_i" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">wb_stb_i</obj_property>
         <obj_property name="ObjectShortName">wb_stb_i</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/wb_interface/wb_cyc_i" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">wb_cyc_i</obj_property>
         <obj_property name="ObjectShortName">wb_cyc_i</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/wb_interface/wb_sel_i" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">wb_sel_i[3:0]</obj_property>
         <obj_property name="ObjectShortName">wb_sel_i[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/wb_interface/wb_adr_i" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">wb_adr_i[4:0]</obj_property>
         <obj_property name="ObjectShortName">wb_adr_i[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/wb_interface/wb_dat_i" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">wb_dat_i[31:0]</obj_property>
         <obj_property name="ObjectShortName">wb_dat_i[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/wb_interface/wb_adr_int" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">wb_adr_int[4:0]</obj_property>
         <obj_property name="ObjectShortName">wb_adr_int[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/wb_interface/wb_dat8_o" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">wb_dat8_o[7:0]</obj_property>
         <obj_property name="ObjectShortName">wb_dat8_o[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/wb_interface/wb_dat32_o" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">wb_dat32_o[31:0]</obj_property>
         <obj_property name="ObjectShortName">wb_dat32_o[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/wb_interface/we_o" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">we_o</obj_property>
         <obj_property name="ObjectShortName">we_o</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/wb_interface/re_o" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">re_o</obj_property>
         <obj_property name="ObjectShortName">re_o</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/wb_interface/wb_dat_o" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">wb_dat_o[31:0]</obj_property>
         <obj_property name="ObjectShortName">wb_dat_o[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/wb_interface/wb_dat_is" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">wb_dat_is[31:0]</obj_property>
         <obj_property name="ObjectShortName">wb_dat_is[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/wb_interface/wb_dat8_i" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">wb_dat8_i[7:0]</obj_property>
         <obj_property name="ObjectShortName">wb_dat8_i[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/wb_interface/wb_ack_o" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">wb_ack_o</obj_property>
         <obj_property name="ObjectShortName">wb_ack_o</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/wb_interface/wb_adr_is" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">wb_adr_is[4:0]</obj_property>
         <obj_property name="ObjectShortName">wb_adr_is[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/wb_interface/wb_we_is" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">wb_we_is</obj_property>
         <obj_property name="ObjectShortName">wb_we_is</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/wb_interface/wb_cyc_is" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">wb_cyc_is</obj_property>
         <obj_property name="ObjectShortName">wb_cyc_is</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/wb_interface/wb_stb_is" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">wb_stb_is</obj_property>
         <obj_property name="ObjectShortName">wb_stb_is</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/wb_interface/wb_sel_is" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">wb_sel_is[3:0]</obj_property>
         <obj_property name="ObjectShortName">wb_sel_is[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/wb_interface/wre" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">wre</obj_property>
         <obj_property name="ObjectShortName">wre</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/wb_interface/wbstate" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">wbstate[1:0]</obj_property>
         <obj_property name="ObjectShortName">wbstate[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/wb_interface/wb_adr_int_lsb" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">wb_adr_int_lsb[1:0]</obj_property>
         <obj_property name="ObjectShortName">wb_adr_int_lsb[1:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group204" type="group">
      <obj_property name="label">CPU</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/dut/cpu/processor/kcpsm3_opcode" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">kcpsm3_opcode[1:152]</obj_property>
         <obj_property name="ObjectShortName">kcpsm3_opcode[1:152]</obj_property>
         <obj_property name="Radix">ASCIIRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu/processor/kcpsm3_status" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">kcpsm3_status[1:104]</obj_property>
         <obj_property name="ObjectShortName">kcpsm3_status[1:104]</obj_property>
         <obj_property name="Radix">ASCIIRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu/processor/s0_contents" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">s0_contents[7:0]</obj_property>
         <obj_property name="ObjectShortName">s0_contents[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu/processor/s1_contents" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">s1_contents[7:0]</obj_property>
         <obj_property name="ObjectShortName">s1_contents[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu/processor/s2_contents" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">s2_contents[7:0]</obj_property>
         <obj_property name="ObjectShortName">s2_contents[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu/processor/s3_contents" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">s3_contents[7:0]</obj_property>
         <obj_property name="ObjectShortName">s3_contents[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu/processor/s4_contents" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">s4_contents[7:0]</obj_property>
         <obj_property name="ObjectShortName">s4_contents[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu/processor/s5_contents" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">s5_contents[7:0]</obj_property>
         <obj_property name="ObjectShortName">s5_contents[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu/processor/s6_contents" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">s6_contents[7:0]</obj_property>
         <obj_property name="ObjectShortName">s6_contents[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu/processor/s7_contents" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">s7_contents[7:0]</obj_property>
         <obj_property name="ObjectShortName">s7_contents[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu/processor/s8_contents" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">s8_contents[7:0]</obj_property>
         <obj_property name="ObjectShortName">s8_contents[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu/processor/s9_contents" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">s9_contents[7:0]</obj_property>
         <obj_property name="ObjectShortName">s9_contents[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu/processor/sa_contents" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">sa_contents[7:0]</obj_property>
         <obj_property name="ObjectShortName">sa_contents[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu/processor/sb_contents" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">sb_contents[7:0]</obj_property>
         <obj_property name="ObjectShortName">sb_contents[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu/processor/sc_contents" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">sc_contents[7:0]</obj_property>
         <obj_property name="ObjectShortName">sc_contents[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu/processor/sd_contents" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">sd_contents[7:0]</obj_property>
         <obj_property name="ObjectShortName">sd_contents[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu/processor/se_contents" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">se_contents[7:0]</obj_property>
         <obj_property name="ObjectShortName">se_contents[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu/processor/sf_contents" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">sf_contents[7:0]</obj_property>
         <obj_property name="ObjectShortName">sf_contents[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu/processor/address" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">address[9:0]</obj_property>
         <obj_property name="ObjectShortName">address[9:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu/processor/instruction" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">instruction[17:0]</obj_property>
         <obj_property name="ObjectShortName">instruction[17:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu/processor/port_id" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">port_id[7:0]</obj_property>
         <obj_property name="ObjectShortName">port_id[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu/processor/write_strobe" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">write_strobe</obj_property>
         <obj_property name="ObjectShortName">write_strobe</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu/processor/read_strobe" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">read_strobe</obj_property>
         <obj_property name="ObjectShortName">read_strobe</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu/processor/interrupt" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">interrupt</obj_property>
         <obj_property name="ObjectShortName">interrupt</obj_property>
         <obj_property name="UseCustomSignalColor">true</obj_property>
         <obj_property name="CustomSignalColor">#ffff00</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu/processor/interrupt_ack" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">interrupt_ack</obj_property>
         <obj_property name="ObjectShortName">interrupt_ack</obj_property>
         <obj_property name="UseCustomSignalColor">true</obj_property>
         <obj_property name="CustomSignalColor">#ffff00</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu/processor/out_port" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">out_port[7:0]</obj_property>
         <obj_property name="ObjectShortName">out_port[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu/processor/in_port" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">in_port[7:0]</obj_property>
         <obj_property name="ObjectShortName">in_port[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu/processor/reset" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">reset</obj_property>
         <obj_property name="ObjectShortName">reset</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/cpu/processor/clk" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group135" type="group">
      <obj_property name="label">IRQ CONTROLLER</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/dut/irq_controller/clk_i" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">clk_i</obj_property>
         <obj_property name="ObjectShortName">clk_i</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/irq_controller/rst_i" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">rst_i</obj_property>
         <obj_property name="ObjectShortName">rst_i</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/irq_controller/int_src" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">int_src[7:0]</obj_property>
         <obj_property name="ObjectShortName">int_src[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/irq_controller/int_mask" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">int_mask[7:0]</obj_property>
         <obj_property name="ObjectShortName">int_mask[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/irq_controller/int_clear" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">int_clear[7:0]</obj_property>
         <obj_property name="ObjectShortName">int_clear[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/irq_controller/interrupts" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">interrupts[7:0]</obj_property>
         <obj_property name="ObjectShortName">interrupts[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/irq_controller/int_o" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">int_o</obj_property>
         <obj_property name="ObjectShortName">int_o</obj_property>
         <obj_property name="UseCustomSignalColor">true</obj_property>
         <obj_property name="CustomSignalColor">#ff00ff</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/irq_controller/request" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">request[7:0]</obj_property>
         <obj_property name="ObjectShortName">request[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/irq_controller/int_src_s" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">int_src_s[7:0]</obj_property>
         <obj_property name="ObjectShortName">int_src_s[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/irq_controller/int_src_ss" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">int_src_ss[7:0]</obj_property>
         <obj_property name="ObjectShortName">int_src_ss[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/irq_controller/i" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">i[31:0]</obj_property>
         <obj_property name="ObjectShortName">i[31:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group172" type="group">
      <obj_property name="label">TB UART TX</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/uart/regs/transmitter/clk" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/transmitter/wb_rst_i" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">wb_rst_i</obj_property>
         <obj_property name="ObjectShortName">wb_rst_i</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/transmitter/lcr" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">lcr[7:0]</obj_property>
         <obj_property name="ObjectShortName">lcr[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/transmitter/tf_push" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">tf_push</obj_property>
         <obj_property name="ObjectShortName">tf_push</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/transmitter/wb_dat_i" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">wb_dat_i[7:0]</obj_property>
         <obj_property name="ObjectShortName">wb_dat_i[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/transmitter/enable" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">enable</obj_property>
         <obj_property name="ObjectShortName">enable</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/transmitter/tx_reset" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">tx_reset</obj_property>
         <obj_property name="ObjectShortName">tx_reset</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/transmitter/lsr_mask" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">lsr_mask</obj_property>
         <obj_property name="ObjectShortName">lsr_mask</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/transmitter/stx_pad_o" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">stx_pad_o</obj_property>
         <obj_property name="ObjectShortName">stx_pad_o</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/transmitter/tf_count" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">tf_count[4:0]</obj_property>
         <obj_property name="ObjectShortName">tf_count[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/transmitter/tf_data_in" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">tf_data_in[7:0]</obj_property>
         <obj_property name="ObjectShortName">tf_data_in[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/transmitter/tf_data_out" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">tf_data_out[7:0]</obj_property>
         <obj_property name="ObjectShortName">tf_data_out[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/transmitter/tf_overrun" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">tf_overrun</obj_property>
         <obj_property name="ObjectShortName">tf_overrun</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/transmitter/tstate" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">tstate[2:0]</obj_property>
         <obj_property name="ObjectShortName">tstate[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/transmitter/counter" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">counter[4:0]</obj_property>
         <obj_property name="ObjectShortName">counter[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/transmitter/bit_counter" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">bit_counter[2:0]</obj_property>
         <obj_property name="ObjectShortName">bit_counter[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/transmitter/shift_out" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">shift_out[6:0]</obj_property>
         <obj_property name="ObjectShortName">shift_out[6:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/transmitter/stx_o_tmp" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">stx_o_tmp</obj_property>
         <obj_property name="ObjectShortName">stx_o_tmp</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/transmitter/parity_xor" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">parity_xor</obj_property>
         <obj_property name="ObjectShortName">parity_xor</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/transmitter/tf_pop" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">tf_pop</obj_property>
         <obj_property name="ObjectShortName">tf_pop</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/transmitter/bit_out" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">bit_out</obj_property>
         <obj_property name="ObjectShortName">bit_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/transmitter/s_idle" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">s_idle[2:0]</obj_property>
         <obj_property name="ObjectShortName">s_idle[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/transmitter/s_send_start" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">s_send_start[2:0]</obj_property>
         <obj_property name="ObjectShortName">s_send_start[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/transmitter/s_send_byte" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">s_send_byte[2:0]</obj_property>
         <obj_property name="ObjectShortName">s_send_byte[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/transmitter/s_send_parity" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">s_send_parity[2:0]</obj_property>
         <obj_property name="ObjectShortName">s_send_parity[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/transmitter/s_send_stop" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">s_send_stop[2:0]</obj_property>
         <obj_property name="ObjectShortName">s_send_stop[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uart/regs/transmitter/s_pop_byte" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">s_pop_byte[2:0]</obj_property>
         <obj_property name="ObjectShortName">s_pop_byte[2:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group146" type="group">
      <obj_property name="label">DUT UART RX</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/dut/uart_inst/rx/buffer_data_present" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">buffer_data_present</obj_property>
         <obj_property name="ObjectShortName">buffer_data_present</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_inst/rx/buffer_full" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">buffer_full</obj_property>
         <obj_property name="ObjectShortName">buffer_full</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_inst/rx/buffer_half_full" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">buffer_half_full</obj_property>
         <obj_property name="ObjectShortName">buffer_half_full</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_inst/rx/clk" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_inst/rx/data_out" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">data_out[7:0]</obj_property>
         <obj_property name="ObjectShortName">data_out[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_inst/rx/en_16_x_baud" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">en_16_x_baud</obj_property>
         <obj_property name="ObjectShortName">en_16_x_baud</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_inst/rx/fifo_write" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">fifo_write</obj_property>
         <obj_property name="ObjectShortName">fifo_write</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_inst/rx/read_buffer" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">read_buffer</obj_property>
         <obj_property name="ObjectShortName">read_buffer</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_inst/rx/reset_buffer" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">reset_buffer</obj_property>
         <obj_property name="ObjectShortName">reset_buffer</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_inst/rx/serial_in" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">serial_in</obj_property>
         <obj_property name="ObjectShortName">serial_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/dut/uart_inst/rx/uart_data_out" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">uart_data_out[7:0]</obj_property>
         <obj_property name="ObjectShortName">uart_data_out[7:0]</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
