INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/College_Document/Graduation_project/Project/NN_project/NN_project.srcs/sources_1/new/MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/College_Document/Graduation_project/Project/NN_project/NN_project.srcs/sources_1/new/weight_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/College_Document/Graduation_project/Project/NN_project/NN_project.srcs/sources_1/new/config.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/College_Document/Graduation_project/Project/NN_project/NN_project.srcs/sources_1/new/neuron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/College_Document/Graduation_project/Project/NN_project/NN_project.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/College_Document/Graduation_project/Project/NN_project/NN_project.ip_user_files/bd/design_1/ip/design_1_neuron_0_1/sim/design_1_neuron_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_neuron_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/College_Document/Graduation_project/Project/NN_project/NN_project.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/College_Document/Graduation_project/Project/NN_project/NN_project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
