

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Tue Dec  3 11:39:40 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        p2peda.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.077 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2915|     2925| 29.150 us | 29.250 us |  2915|  2925|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+-----------+-----------+------+------+---------+
        |                        |             |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------+-------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_decrypt_aes_fu_182  |decrypt_aes  |     2892|     2892| 28.920 us | 28.920 us |  2892|  2892|   none  |
        |grp_encrypt_aes_fu_191  |encrypt_aes  |     2902|     2902| 29.020 us | 29.020 us |  2902|  2902|   none  |
        +------------------------+-------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       10|       10|         2|          -|          -|     5|    no    |
        |- Loop 2  |       10|       10|         2|          -|          -|     5|    no    |
        |- Loop 3  |       10|       10|         2|          -|          -|     5|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   3177|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        8|      -|    3092|  14304|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    164|    -|
|Register         |        -|      -|     741|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        8|      0|    3833|  17645|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      0|       3|     33|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+------+------+-----+
    |        Instance        |    Module   | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +------------------------+-------------+---------+-------+------+------+-----+
    |grp_decrypt_aes_fu_182  |decrypt_aes  |        4|      0|  1617|  7376|    0|
    |grp_encrypt_aes_fu_191  |encrypt_aes  |        4|      0|  1475|  6928|    0|
    +------------------------+-------------+---------+-------+------+------+-----+
    |Total                   |             |        8|      0|  3092| 14304|    0|
    +------------------------+-------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln106_fu_285_p2            |     +    |      0|  0|   15|           5|           7|
    |add_ln135_fu_496_p2            |     +    |      0|  0|   15|           8|           5|
    |add_ln164_fu_570_p2            |     +    |      0|  0|   15|           8|           5|
    |add_ln96_fu_241_p2             |     +    |      0|  0|   15|           8|           5|
    |i_2_fu_537_p2                  |     +    |      0|  0|   12|           3|           1|
    |i_3_fu_463_p2                  |     +    |      0|  0|   12|           3|           1|
    |i_fu_232_p2                    |     +    |      0|  0|   12|           3|           1|
    |sub_ln414_1_fu_319_p2          |     -    |      0|  0|   15|           7|           8|
    |sub_ln414_fu_305_p2            |     -    |      0|  0|   15|           7|           8|
    |and_ln414_1_fu_434_p2          |    and   |      0|  0|  128|         128|         128|
    |and_ln414_2_fu_440_p2          |    and   |      0|  0|  128|         128|         128|
    |and_ln414_fu_422_p2            |    and   |      0|  0|  128|         128|         128|
    |ap_block_state2                |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op30_read_state2  |    and   |      0|  0|    2|           1|           1|
    |icmp_ln102_fu_261_p2           |   icmp   |      0|  0|    9|           3|           4|
    |icmp_ln126_fu_457_p2           |   icmp   |      0|  0|    9|           3|           3|
    |icmp_ln129_fu_469_p2           |   icmp   |      0|  0|    9|           3|           4|
    |icmp_ln155_fu_531_p2           |   icmp   |      0|  0|    9|           3|           3|
    |icmp_ln158_fu_543_p2           |   icmp   |      0|  0|    9|           3|           4|
    |icmp_ln414_fu_295_p2           |   icmp   |      0|  0|   18|          32|          32|
    |icmp_ln95_fu_226_p2            |   icmp   |      0|  0|    9|           3|           3|
    |lshr_ln414_fu_416_p2           |   lshr   |      0|  0|  423|           2|         128|
    |lshr_ln647_1_fu_506_p2         |   lshr   |      0|  0|  423|         128|         128|
    |lshr_ln647_fu_580_p2           |   lshr   |      0|  0|  423|         128|         128|
    |p_Result_3_fu_446_p2           |    or    |      0|  0|  128|         128|         128|
    |output_word_V_6_fu_597_p3      |  select  |      0|  0|   32|           1|          32|
    |output_word_V_fu_523_p3        |  select  |      0|  0|   32|           1|          32|
    |select_ln414_1_fu_364_p3       |  select  |      0|  0|    8|           1|           8|
    |select_ln414_2_fu_370_p3       |  select  |      0|  0|    8|           1|           8|
    |select_ln414_3_fu_403_p3       |  select  |      0|  0|  128|           1|         128|
    |select_ln414_fu_311_p3         |  select  |      0|  0|    8|           1|           8|
    |shl_ln414_1_fu_410_p2          |    shl   |      0|  0|  423|           2|         128|
    |shl_ln414_fu_387_p2            |    shl   |      0|  0|  423|         128|         128|
    |xor_ln142_fu_609_p2            |    xor   |      0|  0|    2|           1|           2|
    |xor_ln414_fu_428_p2            |    xor   |      0|  0|  128|           2|         128|
    |xor_ln99_fu_255_p2             |    xor   |      0|  0|    2|           1|           2|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |Total                          |          |      0|  0| 3177|        1014|        1596|
    +-------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  44|          9|    1|          9|
    |i1_0_reg_138        |   9|          2|    3|          6|
    |i2_0_reg_160        |   9|          2|    3|          6|
    |i_0_reg_115         |   9|          2|    3|          6|
    |p_Val2_1_fu_98      |  15|          3|  128|        384|
    |p_Val2_s_fu_94      |   9|          2|   32|         64|
    |phi_mul3_reg_149    |   9|          2|    8|         16|
    |phi_mul5_reg_171    |   9|          2|    8|         16|
    |phi_mul_reg_126     |   9|          2|    8|         16|
    |reading_0_fu_90     |   9|          2|    1|          2|
    |strm_in_V_V_blk_n   |   9|          2|    1|          2|
    |strm_out_V_V_blk_n  |   9|          2|    1|          2|
    |strm_out_V_V_din    |  15|          3|   32|         96|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 164|         35|  229|        625|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |add_ln135_reg_709                    |    8|   0|    8|          0|
    |add_ln164_reg_727                    |    8|   0|    8|          0|
    |add_ln96_reg_655                     |    8|   0|    8|          0|
    |ap_CS_fsm                            |    8|   0|    8|          0|
    |grp_decrypt_aes_fu_182_ap_start_reg  |    1|   0|    1|          0|
    |grp_encrypt_aes_fu_191_ap_start_reg  |    1|   0|    1|          0|
    |i1_0_reg_138                         |    3|   0|    3|          0|
    |i2_0_reg_160                         |    3|   0|    3|          0|
    |i_0_reg_115                          |    3|   0|    3|          0|
    |i_2_reg_722                          |    3|   0|    3|          0|
    |i_3_reg_704                          |    3|   0|    3|          0|
    |i_reg_646                            |    3|   0|    3|          0|
    |icmp_ln102_reg_665                   |    1|   0|    1|          0|
    |icmp_ln414_reg_669                   |    1|   0|    1|          0|
    |lfsr_decrypt                         |    1|   0|    1|          0|
    |output_message_V_2_reg_737           |  128|   0|  128|          0|
    |output_message_V_reg_695             |  128|   0|  128|          0|
    |output_word_V_6_reg_732              |   30|   0|   32|          2|
    |output_word_V_reg_714                |   30|   0|   32|          2|
    |p_Val2_1_fu_98                       |  128|   0|  128|          0|
    |p_Val2_s_fu_94                       |   32|   0|   32|          0|
    |phi_mul3_reg_149                     |    8|   0|    8|          0|
    |phi_mul5_reg_171                     |    8|   0|    8|          0|
    |phi_mul_reg_126                      |    8|   0|    8|          0|
    |reading_0_fu_90                      |    1|   0|    1|          0|
    |reading_0_load_reg_651               |    1|   0|    1|          0|
    |reg_205                              |  128|   0|  128|          0|
    |sub_ln414_1_reg_686                  |    8|   0|    8|          0|
    |sub_ln414_reg_681                    |    8|   0|    8|          0|
    |tmp_V_2_reg_660                      |   32|   0|   32|          0|
    |tmp_reg_691                          |    1|   0|    1|          0|
    |zext_ln414_reg_676                   |    7|   0|    8|          1|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                |  741|   0|  746|          5|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_V_dout     |  in |   32|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_empty_n  |  in |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_read     | out |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_out_V_V_din     | out |   32|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_full_n  |  in |    1|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_write   | out |    1|   ap_fifo  | strm_out_V_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

