Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto de41706218d945b589b5cb7fd50a97b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot instrument_shellTB_behav xil_defaultlib.instrument_shellTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.math_real
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.instrument_shell [instrument_shell_default]
Compiling architecture behavioral of entity xil_defaultlib.instrument_shelltb
Built simulation snapshot instrument_shellTB_behav
