<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='249' type='bool llvm::CodeGenRegister::inheritRegUnits(llvm::CodeGenRegBank &amp; RegBank)'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='247'>// Inherit register units from subregisters.
    // Return true if the RegUnits changed.</doc>
<def f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='255' ll='264' type='bool llvm::CodeGenRegister::inheritRegUnits(llvm::CodeGenRegBank &amp; RegBank)'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1716' u='c' c='_ZL15normalizeWeightPN4llvm15CodeGenRegisterERSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS4_EERS2_IPS4_SaIS8_EERNS_9BitVectorERNS_15SparseBitVectorILj1216471632'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='253'>// Inherit register units from subregisters.
// Return true if the RegUnits changed.</doc>
