INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/home/eepgmmg1/Xilinx/Vivado/2019.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_LR_top.cpp
   Compiling StubHLS.cc_pre.cc.tb.cc
   Compiling DataHLS.cc_pre.cc.tb.cc
   Compiling testbench.cc_pre.cc.tb.cc
   Compiling ModuleHLS.cc_pre.cc.tb.cc
   Compiling TrackHLS.cc_pre.cc.tb.cc
   Compiling LRHLS.cc_pre.cc.tb.cc
   Compiling LR_top.cc_pre.cc.tb.cc
   Compiling SettingsHLS.cc_pre.cc.tb.cc
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-322] Starting VHDL simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
End of main function!!!
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/eepgmmg1/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/eepgmmg1/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_LR_top_top glbl -prj LR_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm --initfile /home/eepgmmg1/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s LR_top 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/ip/xil_defaultlib/LR_top_ap_fadd_8_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LR_top_ap_fadd_8_full_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/ip/xil_defaultlib/LR_top_ap_fmul_4_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LR_top_ap_fmul_4_max_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/ip/xil_defaultlib/LR_top_ap_faddfsub_8_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LR_top_ap_faddfsub_8_full_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/ip/xil_defaultlib/LR_top_ap_fcmp_1_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LR_top_ap_fcmp_1_no_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/ip/xil_defaultlib/LR_top_ap_fsub_8_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LR_top_ap_fsub_8_full_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/ip/xil_defaultlib/LR_top_ap_fdiv_28_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LR_top_ap_fdiv_28_no_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/LR_top.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_LR_top_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_lrNumIterations_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_lrNumIterations_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_lrMinLayers_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_lrMinLayers_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_lrMinLayersPS_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_lrMinLayersPS_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_lrResidPhi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_lrResidPhi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_lrResidZ2S_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_lrResidZ2S_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_lrResidZPS_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_lrResidZPS_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_chosenRofPhi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_chosenRofPhi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_chosenRofZ_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_chosenRofZ_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_invPtToDphi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_invPtToDphi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_trackerNumLayers_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_trackerNumLayers_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_size_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_size_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrNumIterations_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrNumIterations_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrMinLayers_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrMinLayers_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrMinLayersPS_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrMinLayersPS_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrResidPhi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrResidPhi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrResidZ2S_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrResidZ2S_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrResidZPS_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrResidZPS_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_chosenRofPhi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_chosenRofPhi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_chosenRofZ_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_chosenRofZ_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_invPtToDphi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_invPtToDphi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_trackerNumLayers_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_trackerNumLayers_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrNumIterations_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrNumIterations_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayers_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayers_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayersPS_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayersPS_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidPhi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidPhi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidZ2S_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidZ2S_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidZPS_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidZPS_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_chosenRofPhi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_chosenRofPhi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_chosenRofZ_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_chosenRofZ_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_invPtToDphi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_invPtToDphi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_trackerNumLayers_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_trackerNumLayers_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_barrel_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_barrel_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_psModule_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_psModule_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_layerId_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_layerId_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_r_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_r_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_phi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_phi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_z_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_z_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_secEta_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_secEta_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_secPhi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_secPhi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_qOverPt_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_qOverPt_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_phi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_phi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_z_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_z_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksMHTHLS_data_cot_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksMHTHLS_data_cot_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_lrNumIterations_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_lrNumIterations_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_lrMinLayers_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_lrMinLayers_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_lrMinLayersPS_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_lrMinLayersPS_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_lrResidPhi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_lrResidPhi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_lrResidZ2S_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_lrResidZ2S_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_lrResidZPS_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_lrResidZPS_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_chosenRofPhi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_chosenRofPhi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_chosenRofZ_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_chosenRofZ_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_invPtToDphi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_invPtToDphi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_trackerNumLayers_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_trackerNumLayers_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_size_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_size_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrNumIterations_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrNumIterations_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrMinLayers_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrMinLayers_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrMinLayersPS_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrMinLayersPS_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrResidPhi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrResidPhi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrResidZ2S_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrResidZ2S_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrResidZPS_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrResidZPS_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_chosenRofPhi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_chosenRofPhi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_chosenRofZ_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_chosenRofZ_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_invPtToDphi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_invPtToDphi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_trackerNumLayers_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_trackerNumLayers_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrNumIterations_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrNumIterations_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayers_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayers_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayersPS_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayersPS_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidPhi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidPhi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidZ2S_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidZ2S_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidZPS_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidZPS_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_chosenRofPhi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_chosenRofPhi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_chosenRofZ_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_chosenRofZ_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_invPtToDphi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_invPtToDphi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_trackerNumLayers_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_trackerNumLayers_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_barrel_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_barrel_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_psModule_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_psModule_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_layerId_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_layerId_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_r_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_r_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_phi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_phi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_z_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_z_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_secEta_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_secEta_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_secPhi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_secPhi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_qOverPt_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_qOverPt_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_phi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_phi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_z_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_z_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/stubsHLS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stubsHLS'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_data_tracksLRHLS_data_cot_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_data_tracksLRHLS_data_cot_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_lrNumIterations_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_lrNumIterations_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_lrMinLayers_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_lrMinLayers_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_lrMinLayersPS_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_lrMinLayersPS_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_lrResidPhi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_lrResidPhi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_lrResidZ2S_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_lrResidZ2S_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_lrResidZPS_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_lrResidZPS_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_chosenRofPhi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_chosenRofPhi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_chosenRofZ_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_chosenRofZ_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_invPtToDphi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_invPtToDphi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_trackerNumLayers_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_trackerNumLayers_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrNumIterations_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrNumIterations_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayers_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayers_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayersPS_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayersPS_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrResidPhi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrResidPhi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrResidZ2S_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrResidZ2S_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrResidZPS_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrResidZPS_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_chosenRofPhi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_chosenRofPhi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_chosenRofZ_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_chosenRofZ_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_invPtToDphi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_invPtToDphi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_trackerNumLayers_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_trackerNumLayers_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_barrel_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_barrel_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_psModule_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_psModule_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_layerId_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_layerId_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_track_stubsHLS_data_r_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_track_stubsHLS_data_r_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_track_stubsHLS_data_phi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_track_stubsHLS_data_phi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_track_stubsHLS_data_z_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_track_stubsHLS_data_z_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubs_data_settingsHLS_lrNumIterations_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubs_data_settingsHLS_lrNumIterations_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubs_data_settingsHLS_lrMinLayers_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubs_data_settingsHLS_lrMinLayers_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubs_data_settingsHLS_lrMinLayersPS_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubs_data_settingsHLS_lrMinLayersPS_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubs_data_settingsHLS_lrResidPhi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubs_data_settingsHLS_lrResidPhi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubs_data_settingsHLS_lrResidZ2S_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubs_data_settingsHLS_lrResidZ2S_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubs_data_settingsHLS_lrResidZPS_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubs_data_settingsHLS_lrResidZPS_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubs_data_settingsHLS_chosenRofPhi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubs_data_settingsHLS_chosenRofPhi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubs_data_settingsHLS_chosenRofZ_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubs_data_settingsHLS_chosenRofZ_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubs_data_settingsHLS_invPtToDphi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubs_data_settingsHLS_invPtToDphi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubs_data_settingsHLS_trackerNumLayers_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubs_data_settingsHLS_trackerNumLayers_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_lrNumIterations_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_lrNumIterations_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_lrMinLayers_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_lrMinLayers_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_lrMinLayersPS_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_lrMinLayersPS_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_lrResidPhi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_lrResidPhi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_lrResidZ2S_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_lrResidZ2S_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_lrResidZPS_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_lrResidZPS_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_chosenRofPhi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_chosenRofPhi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_chosenRofZ_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_chosenRofZ_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_invPtToDphi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_invPtToDphi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_trackerNumLayers_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_trackerNumLayers_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubs_data_moduleHLS_barrel_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubs_data_moduleHLS_barrel_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubs_data_moduleHLS_psModule_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubs_data_moduleHLS_psModule_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubs_data_moduleHLS_layerId_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubs_data_moduleHLS_layerId_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubs_data_r_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubs_data_r_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubs_data_phi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubs_data_phi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubs_data_z_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubs_data_z_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubMap_data_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubMap_data_first'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubMap_data_second_size_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubMap_data_second_size_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_lrNumIterations_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_lrNumIterations_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_lrMinLayers_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_lrMinLayers_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_lrMinLayersPS_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_lrMinLayersPS_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_lrResidPhi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_lrResidPhi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_lrResidZ2S_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_lrResidZ2S_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_lrResidZPS_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_lrResidZPS_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_chosenRofPhi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_chosenRofPhi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_chosenRofZ_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_chosenRofZ_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_invPtToDphi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_invPtToDphi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_trackerNumLayers_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_trackerNumLayers_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_barrel_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_barrel_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_psModule_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_psModule_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_layerId_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_layerId_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubMap_data_second_data_r_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubMap_data_second_data_r_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubMap_data_second_data_phi_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubMap_data_second_data_phi_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_stubMap_data_second_data_z_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_stubMap_data_second_data_z_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_layerPopulation_data_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_layerPopulation_data_first'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_layerPopulation_data_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_layerPopulation_data_second'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_residuals_data_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_residuals_data_first'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_residuals_data_second_size_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_residuals_data_second_size_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_residuals_data_second_data_phi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_residuals_data_second_data_phi'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_residuals_data_second_data_z.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_residuals_data_second_data_z'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_residuals_data_second_data_layerId.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_residuals_data_second_data_layerId'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_residuals_data_second_data_stubId.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_residuals_data_second_data_stubId'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/AESL_automem_lrhls_residuals_data_second_data_ps.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_lrhls_residuals_data_second_data_ps'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/countLayers.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'countLayers'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/push_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'push_back'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/initFit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'initFit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/push_back_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'push_back_2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/create.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'create'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/calcHelix.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calcHelix'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/deltaPhiHLS_float_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'deltaPhiHLS_float_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/push_back_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'push_back_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/calcResidual.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calcResidual'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/findLargestResidual.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'findLargestResidual'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/shift_left.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_left'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/shift_left_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_left_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/killLargestResidual.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'killLargestResidual'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/produce.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'produce'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/LR_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LR_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/countLayers_foundLayers_data_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'countLayers_foundLayers_data_s_ram'
INFO: [VRFC 10-3107] analyzing entity 'countLayers_foundLayers_data_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/LR_top_fadd_32ns_32ns_32_10_full_dsp_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LR_top_fadd_32ns_32ns_32_10_full_dsp_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/LR_top_fmul_32ns_32ns_32_6_max_dsp_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LR_top_fmul_32ns_32ns_32_6_max_dsp_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/LR_top_faddfsub_32ns_32ns_32_10_full_dsp_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LR_top_faddfsub_32ns_32ns_32_10_full_dsp_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/LR_top_fcmp_32ns_32ns_1_3_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LR_top_fcmp_32ns_32ns_1_3_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/create_tracks_data_setting.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'create_tracks_data_setting_ram'
INFO: [VRFC 10-3107] analyzing entity 'create_tracks_data_setting'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/create_tracks_data_0_stub.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'create_tracks_data_0_stub_ram'
INFO: [VRFC 10-3107] analyzing entity 'create_tracks_data_0_stub'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/create_tracks_data_0_stub_513.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'create_tracks_data_0_stub_513_ram'
INFO: [VRFC 10-3107] analyzing entity 'create_tracks_data_0_stub_513'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/LR_top_fsub_32ns_32ns_32_10_full_dsp_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LR_top_fsub_32ns_32ns_32_10_full_dsp_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/LR_top_fdiv_32ns_32ns_32_30_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LR_top_fdiv_32ns_32ns_32_30_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/produce_tracks_data_setting.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'produce_tracks_data_setting_ram'
INFO: [VRFC 10-3107] analyzing entity 'produce_tracks_data_setting'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/produce_tracks_data_0_stub.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'produce_tracks_data_0_stub_ram'
INFO: [VRFC 10-3107] analyzing entity 'produce_tracks_data_0_stub'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/produce_tracks_data_0_stub_20.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'produce_tracks_data_0_stub_20_ram'
INFO: [VRFC 10-3107] analyzing entity 'produce_tracks_data_0_stub_20'
Starting static elaboration
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/LR_top_ap_faddfsub_8_full_dsp_32.vhd:206]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/LR_top_ap_fmul_4_max_dsp_32.vhd:201]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/LR_top_ap_fcmp_1_no_dsp_32.vhd:206]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/LR_top_ap_fadd_8_full_dsp_32.vhd:201]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/LR_top_ap_fsub_8_full_dsp_32.vhd:201]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/LR_top_ap_fdiv_28_no_dsp_32.vhd:201]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_1_8.floating_point_v7_1_8_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_8.floating_point_v7_1_8_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_8.floating_point_v7_1_8_exp_table_...
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_8.floating_point_v7_1_8_pkg
Compiling package floating_point_v7_1_8.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module work.glbl
Compiling architecture rtl of entity xil_defaultlib.produce_tracks_data_setting_ram [\produce_tracks_data_setting_ram...]
Compiling architecture arch of entity xil_defaultlib.produce_tracks_data_setting [produce_tracks_data_setting_defa...]
Compiling architecture rtl of entity xil_defaultlib.produce_tracks_data_0_stub_ram [\produce_tracks_data_0_stub_ram(...]
Compiling architecture arch of entity xil_defaultlib.produce_tracks_data_0_stub [produce_tracks_data_0_stub_defau...]
Compiling architecture rtl of entity xil_defaultlib.produce_tracks_data_0_stub_20_ram [\produce_tracks_data_0_stub_20_r...]
Compiling architecture arch of entity xil_defaultlib.produce_tracks_data_0_stub_20 [produce_tracks_data_0_stub_20_de...]
Compiling architecture rtl of entity xil_defaultlib.create_tracks_data_setting_ram [\create_tracks_data_setting_ram(...]
Compiling architecture arch of entity xil_defaultlib.create_tracks_data_setting [create_tracks_data_setting_defau...]
Compiling architecture rtl of entity xil_defaultlib.create_tracks_data_0_stub_ram [\create_tracks_data_0_stub_ram(1...]
Compiling architecture arch of entity xil_defaultlib.create_tracks_data_0_stub [create_tracks_data_0_stub_defaul...]
Compiling architecture rtl of entity xil_defaultlib.create_tracks_data_0_stub_513_ram [\create_tracks_data_0_stub_513_r...]
Compiling architecture arch of entity xil_defaultlib.create_tracks_data_0_stub_513 [create_tracks_data_0_stub_513_de...]
Compiling architecture behav of entity xil_defaultlib.push_back_2 [push_back_2_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=24,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,bcascreg=0,breg...]
Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_8.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_8.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_8.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=9,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_gt [\compare_gt(c_xdevicefamily="kin...]
Compiling architecture synth of entity floating_point_v7_1_8.compare [\compare(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op [\flt_dec_op(c_xdevicefamily="kin...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ki...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_add [\flt_add(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]
Compiling architecture lr_top_ap_faddfsub_8_full_dsp_32_arch of entity xil_defaultlib.LR_top_ap_faddfsub_8_full_dsp_32 [lr_top_ap_faddfsub_8_full_dsp_32...]
Compiling architecture arch of entity xil_defaultlib.LR_top_faddfsub_32ns_32ns_32_10_full_dsp_1 [\LR_top_faddfsub_32ns_32ns_32_10...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_8.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_8.fix_mult [\fix_mult(c_xdevicefamily="kinte...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="k...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_8.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult [\flt_mult(c_xdevicefamily="kinte...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]
Compiling architecture lr_top_ap_fmul_4_max_dsp_32_arch of entity xil_defaultlib.LR_top_ap_fmul_4_max_dsp_32 [lr_top_ap_fmul_4_max_dsp_32_defa...]
Compiling architecture arch of entity xil_defaultlib.LR_top_fmul_32ns_32ns_32_6_max_dsp_1 [\LR_top_fmul_32ns_32ns_32_6_max_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_eq [\compare_eq(c_xdevicefamily="kin...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_gt [\compare_gt(c_xdevicefamily="kin...]
Compiling architecture rtl of entity floating_point_v7_1_8.fp_cmp [\fp_cmp(c_xdevicefamily="kintexu...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]
Compiling architecture lr_top_ap_fcmp_1_no_dsp_32_arch of entity xil_defaultlib.LR_top_ap_fcmp_1_no_dsp_32 [lr_top_ap_fcmp_1_no_dsp_32_defau...]
Compiling architecture arch of entity xil_defaultlib.LR_top_fcmp_32ns_32ns_1_3_1 [\LR_top_fcmp_32ns_32ns_1_3_1(id=...]
Compiling architecture behav of entity xil_defaultlib.create [create_default]
Compiling architecture behav of entity xil_defaultlib.stubsHLS [stubshls_default]
Compiling architecture behav of entity xil_defaultlib.push_back [push_back_default]
Compiling architecture rtl of entity xil_defaultlib.countLayers_foundLayers_data_s_ram [\countLayers_foundLayers_data_s_...]
Compiling architecture arch of entity xil_defaultlib.countLayers_foundLayers_data_s [countlayers_foundlayers_data_s_d...]
Compiling architecture behav of entity xil_defaultlib.countLayers [countlayers_default]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_add [\flt_add(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]
Compiling architecture lr_top_ap_fadd_8_full_dsp_32_arch of entity xil_defaultlib.LR_top_ap_fadd_8_full_dsp_32 [lr_top_ap_fadd_8_full_dsp_32_def...]
Compiling architecture arch of entity xil_defaultlib.LR_top_fadd_32ns_32ns_32_10_full_dsp_1 [\LR_top_fadd_32ns_32ns_32_10_ful...]
Compiling architecture behav of entity xil_defaultlib.initFit [initfit_default]
Compiling architecture behav of entity xil_defaultlib.findLargestResidual [findlargestresidual_default]
Compiling architecture behav of entity xil_defaultlib.shift_left [shift_left_default]
Compiling architecture behav of entity xil_defaultlib.shift_left_1 [shift_left_1_default]
Compiling architecture behav of entity xil_defaultlib.killLargestResidual [killlargestresidual_default]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_add [\flt_add(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]
Compiling architecture lr_top_ap_fsub_8_full_dsp_32_arch of entity xil_defaultlib.LR_top_ap_fsub_8_full_dsp_32 [lr_top_ap_fsub_8_full_dsp_32_def...]
Compiling architecture arch of entity xil_defaultlib.LR_top_fsub_32ns_32ns_32_10_full_dsp_1 [\LR_top_fsub_32ns_32ns_32_10_ful...]
Compiling architecture behav of entity xil_defaultlib.deltaPhiHLS_float_s [deltaphihls_float_s_default]
Compiling architecture behav of entity xil_defaultlib.push_back_1 [push_back_1_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_8.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_8.flt_div_mant [\flt_div_mant(c_xdevicefamily="k...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=23,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_8.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_8.flt_div [\flt_div(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]
Compiling architecture lr_top_ap_fdiv_28_no_dsp_32_arch of entity xil_defaultlib.LR_top_ap_fdiv_28_no_dsp_32 [lr_top_ap_fdiv_28_no_dsp_32_defa...]
Compiling architecture arch of entity xil_defaultlib.LR_top_fdiv_32ns_32ns_32_30_1 [\LR_top_fdiv_32ns_32ns_32_30_1(i...]
Compiling architecture behav of entity xil_defaultlib.calcResidual [calcresidual_default]
Compiling architecture behav of entity xil_defaultlib.calcHelix [calchelix_default]
Compiling architecture behav of entity xil_defaultlib.produce [produce_default]
Compiling architecture behav of entity xil_defaultlib.LR_top [lr_top_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_lrNumIterations_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_lrMinLayers_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_lrMinLayersPS_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_lrResidPhi_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_lrResidZ2S_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_lrResidZPS_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_chosenRofPhi_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_chosenRofZ_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_invPtToDphi_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_trackerNumLayers_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_size_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrNumIterations_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrMinLayers_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrMinLayersPS_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrResidPhi_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrResidZ2S_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrResidZPS_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_chosenRofPhi_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_chosenRofZ_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_invPtToDphi_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_trackerNumLayers_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrNumIterations_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayers_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayersPS_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidPhi_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidZ2S_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidZPS_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_chosenRofPhi_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_chosenRofZ_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_invPtToDphi_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_trackerNumLayers_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_barrel_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_psModule_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_layerId_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_r_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_phi_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_z_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_secEta_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_secPhi_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_qOverPt_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_phi_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_z_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_cot_s [aesl_automem_lrhls_data_tracksmh...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_lrNumIterations_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_lrMinLayers_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_lrMinLayersPS_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_lrResidPhi_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_lrResidZ2S_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_lrResidZPS_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_chosenRofPhi_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_chosenRofZ_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_invPtToDphi_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_trackerNumLayers_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_size_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrNumIterations_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrMinLayers_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrMinLayersPS_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrResidPhi_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrResidZ2S_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrResidZPS_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_chosenRofPhi_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_chosenRofZ_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_invPtToDphi_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_trackerNumLayers_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrNumIterations_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayers_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayersPS_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidPhi_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidZ2S_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidZPS_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_chosenRofPhi_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_chosenRofZ_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_invPtToDphi_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_trackerNumLayers_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_barrel_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_psModule_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_layerId_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_r_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_phi_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_z_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_secEta_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_secPhi_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_qOverPt_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_phi_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_z_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_cot_s [aesl_automem_lrhls_data_trackslr...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_lrNumIterations_s [aesl_automem_lrhls_track_stubshl...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_lrMinLayers_s [aesl_automem_lrhls_track_stubshl...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_lrMinLayersPS_s [aesl_automem_lrhls_track_stubshl...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_lrResidPhi_s [aesl_automem_lrhls_track_stubshl...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_lrResidZ2S_s [aesl_automem_lrhls_track_stubshl...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_lrResidZPS_s [aesl_automem_lrhls_track_stubshl...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_chosenRofPhi_s [aesl_automem_lrhls_track_stubshl...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_chosenRofZ_s [aesl_automem_lrhls_track_stubshl...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_invPtToDphi_s [aesl_automem_lrhls_track_stubshl...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_trackerNumLayers_s [aesl_automem_lrhls_track_stubshl...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrNumIterations_s [aesl_automem_lrhls_track_stubshl...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayers_s [aesl_automem_lrhls_track_stubshl...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayersPS_s [aesl_automem_lrhls_track_stubshl...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrResidPhi_s [aesl_automem_lrhls_track_stubshl...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrResidZ2S_s [aesl_automem_lrhls_track_stubshl...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrResidZPS_s [aesl_automem_lrhls_track_stubshl...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_chosenRofPhi_s [aesl_automem_lrhls_track_stubshl...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_chosenRofZ_s [aesl_automem_lrhls_track_stubshl...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_invPtToDphi_s [aesl_automem_lrhls_track_stubshl...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_trackerNumLayers_s [aesl_automem_lrhls_track_stubshl...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_barrel_s [aesl_automem_lrhls_track_stubshl...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_psModule_s [aesl_automem_lrhls_track_stubshl...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_layerId_s [aesl_automem_lrhls_track_stubshl...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_r_s [aesl_automem_lrhls_track_stubshl...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_phi_s [aesl_automem_lrhls_track_stubshl...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_z_s [aesl_automem_lrhls_track_stubshl...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_settingsHLS_lrNumIterations_s [aesl_automem_lrhls_stubs_data_se...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_settingsHLS_lrMinLayers_s [aesl_automem_lrhls_stubs_data_se...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_settingsHLS_lrMinLayersPS_s [aesl_automem_lrhls_stubs_data_se...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_settingsHLS_lrResidPhi_s [aesl_automem_lrhls_stubs_data_se...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_settingsHLS_lrResidZ2S_s [aesl_automem_lrhls_stubs_data_se...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_settingsHLS_lrResidZPS_s [aesl_automem_lrhls_stubs_data_se...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_settingsHLS_chosenRofPhi_s [aesl_automem_lrhls_stubs_data_se...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_settingsHLS_chosenRofZ_s [aesl_automem_lrhls_stubs_data_se...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_settingsHLS_invPtToDphi_s [aesl_automem_lrhls_stubs_data_se...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_settingsHLS_trackerNumLayers_s [aesl_automem_lrhls_stubs_data_se...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_lrNumIterations_s [aesl_automem_lrhls_stubs_data_mo...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_lrMinLayers_s [aesl_automem_lrhls_stubs_data_mo...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_lrMinLayersPS_s [aesl_automem_lrhls_stubs_data_mo...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_lrResidPhi_s [aesl_automem_lrhls_stubs_data_mo...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_lrResidZ2S_s [aesl_automem_lrhls_stubs_data_mo...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_lrResidZPS_s [aesl_automem_lrhls_stubs_data_mo...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_chosenRofPhi_s [aesl_automem_lrhls_stubs_data_mo...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_chosenRofZ_s [aesl_automem_lrhls_stubs_data_mo...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_invPtToDphi_s [aesl_automem_lrhls_stubs_data_mo...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_trackerNumLayers_s [aesl_automem_lrhls_stubs_data_mo...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_moduleHLS_barrel_s [aesl_automem_lrhls_stubs_data_mo...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_moduleHLS_psModule_s [aesl_automem_lrhls_stubs_data_mo...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_moduleHLS_layerId_s [aesl_automem_lrhls_stubs_data_mo...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_r_s [aesl_automem_lrhls_stubs_data_r_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_phi_s [aesl_automem_lrhls_stubs_data_ph...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_z_s [aesl_automem_lrhls_stubs_data_z_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_first [aesl_automem_lrhls_stubmap_data_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_size_s [aesl_automem_lrhls_stubmap_data_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_lrNumIterations_s [aesl_automem_lrhls_stubmap_data_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_lrMinLayers_s [aesl_automem_lrhls_stubmap_data_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_lrMinLayersPS_s [aesl_automem_lrhls_stubmap_data_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_lrResidPhi_s [aesl_automem_lrhls_stubmap_data_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_lrResidZ2S_s [aesl_automem_lrhls_stubmap_data_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_lrResidZPS_s [aesl_automem_lrhls_stubmap_data_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_chosenRofPhi_s [aesl_automem_lrhls_stubmap_data_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_chosenRofZ_s [aesl_automem_lrhls_stubmap_data_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_invPtToDphi_s [aesl_automem_lrhls_stubmap_data_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_trackerNumLayers_s [aesl_automem_lrhls_stubmap_data_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s [aesl_automem_lrhls_stubmap_data_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s [aesl_automem_lrhls_stubmap_data_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s [aesl_automem_lrhls_stubmap_data_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s [aesl_automem_lrhls_stubmap_data_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s [aesl_automem_lrhls_stubmap_data_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s [aesl_automem_lrhls_stubmap_data_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s [aesl_automem_lrhls_stubmap_data_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s [aesl_automem_lrhls_stubmap_data_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s [aesl_automem_lrhls_stubmap_data_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s [aesl_automem_lrhls_stubmap_data_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_barrel_s [aesl_automem_lrhls_stubmap_data_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_psModule_s [aesl_automem_lrhls_stubmap_data_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_layerId_s [aesl_automem_lrhls_stubmap_data_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_r_s [aesl_automem_lrhls_stubmap_data_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_phi_s [aesl_automem_lrhls_stubmap_data_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_z_s [aesl_automem_lrhls_stubmap_data_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_layerPopulation_data_first [aesl_automem_lrhls_layerpopulati...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_layerPopulation_data_second [aesl_automem_lrhls_layerpopulati...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_residuals_data_first [aesl_automem_lrhls_residuals_dat...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_residuals_data_second_size_s [aesl_automem_lrhls_residuals_dat...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_residuals_data_second_data_phi [aesl_automem_lrhls_residuals_dat...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_residuals_data_second_data_z [aesl_automem_lrhls_residuals_dat...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_residuals_data_second_data_layerId [aesl_automem_lrhls_residuals_dat...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_residuals_data_second_data_stubId [aesl_automem_lrhls_residuals_dat...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_residuals_data_second_data_ps [aesl_automem_lrhls_residuals_dat...]
Compiling architecture behav of entity xil_defaultlib.apatb_lr_top_top
Built simulation snapshot LR_top

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/xsim.dir/LR_top/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/xsim.dir/LR_top/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jun 14 19:26:24 2019. For additional details about this file, please refer to the WebTalk help file at /home/eepgmmg1/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 489.457 ; gain = 0.000 ; free physical = 126 ; free virtual = 12562
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 14 19:26:25 2019...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/LR_top/xsim_script.tcl
# xsim {LR_top} -autoloadwcfg -tclbatch {LR_top.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source LR_top.tcl
## run all
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_LR_top_top/AESL_inst_LR_top/grp_produce_fu_980/grp_calcHelix_fu_131835/LR_top_fsub_32ns_32ns_32_10_full_dsp_1_U1135/LR_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/eepgmmg1/Xilinx/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_LR_top_top/AESL_inst_LR_top/grp_produce_fu_980/grp_calcHelix_fu_131835/LR_top_fsub_32ns_32ns_32_10_full_dsp_1_U1134/LR_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/eepgmmg1/Xilinx/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_LR_top_top/AESL_inst_LR_top/grp_produce_fu_980/grp_calcResidual_fu_131787/LR_top_fsub_32ns_32ns_32_10_full_dsp_1_U1168/LR_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/eepgmmg1/Xilinx/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_LR_top_top/AESL_inst_LR_top/grp_produce_fu_980/grp_calcResidual_fu_131787/LR_top_faddfsub_32ns_32ns_32_10_full_dsp_1_U1167/LR_top_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/eepgmmg1/Xilinx/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_LR_top_top/AESL_inst_LR_top/grp_produce_fu_980/grp_calcResidual_fu_131787/LR_top_fsub_32ns_32ns_32_10_full_dsp_1_U1166/LR_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/eepgmmg1/Xilinx/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_LR_top_top/AESL_inst_LR_top/grp_produce_fu_980/grp_calcResidual_fu_131787/LR_top_faddfsub_32ns_32ns_32_10_full_dsp_1_U1165/LR_top_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/eepgmmg1/Xilinx/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_LR_top_top/AESL_inst_LR_top/grp_produce_fu_980/grp_killLargestResidual_fu_131647/grp_findLargestResidual_fu_494/LR_top_fadd_32ns_32ns_32_10_full_dsp_1_U1202/LR_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/eepgmmg1/Xilinx/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_LR_top_top/AESL_inst_LR_top/grp_produce_fu_980/grp_killLargestResidual_fu_131647/grp_findLargestResidual_fu_494/LR_top_fadd_32ns_32ns_32_10_full_dsp_1_U1201/LR_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/eepgmmg1/Xilinx/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_LR_top_top/AESL_inst_LR_top/grp_produce_fu_980/grp_create_fu_131280/LR_top_faddfsub_32ns_32ns_32_10_full_dsp_1_U1034/LR_top_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/eepgmmg1/Xilinx/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Note: simulation done!
Time: 531960 ps  Iteration: 1  Process: /apatb_LR_top_top/generate_sim_done_proc  File: /home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/LR_top.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 531960 ps  Iteration: 1  Process: /apatb_LR_top_top/generate_sim_done_proc  File: /home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/LR_top.autotb.vhd
$finish called at time : 531960 ps
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1465.766 ; gain = 0.000 ; free physical = 1993 ; free virtual = 14929
## quit
INFO: [Common 17-206] Exiting xsim at Fri Jun 14 19:27:52 2019...
End of main function!!!
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
