
*** Running vivado
    with args -log system_top_level_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top_level_wrapper.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source system_top_level_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1016.969 ; gain = 24.895
Command: synth_design -top system_top_level_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16936
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1016.969 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_top_level_wrapper' [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/hdl/system_top_level_wrapper.vhd:29]
INFO: [Synth 8-3491] module 'system_top_level' declared at 'd:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/synth/system_top_level.vhd:14' bound to instance 'system_top_level_i' of component 'system_top_level' [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/hdl/system_top_level_wrapper.vhd:45]
INFO: [Synth 8-638] synthesizing module 'system_top_level' [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/synth/system_top_level.vhd:33]
INFO: [Synth 8-3491] module 'system_top_level_clk_wiz_0_0' declared at 'd:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_clk_wiz_0_0/system_top_level_clk_wiz_0_0.v:71' bound to instance 'clk_wiz_0' of component 'system_top_level_clk_wiz_0_0' [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/synth/system_top_level.vhd:101]
INFO: [Synth 8-6157] synthesizing module 'system_top_level_clk_wiz_0_0' [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_clk_wiz_0_0/system_top_level_clk_wiz_0_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'system_top_level_clk_wiz_0_0_clk_wiz' [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_clk_wiz_0_0/system_top_level_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:61526]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 58 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 29 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 118 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (2#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:61526]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1093]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (4#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1093]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1319]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (5#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1319]
INFO: [Synth 8-6155] done synthesizing module 'system_top_level_clk_wiz_0_0_clk_wiz' (6#1) [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_clk_wiz_0_0/system_top_level_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'system_top_level_clk_wiz_0_0' (7#1) [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_clk_wiz_0_0/system_top_level_clk_wiz_0_0.v:71]
INFO: [Synth 8-3491] module 'system_top_level_i2c_config_0_0' declared at 'd:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_i2c_config_0_0/synth/system_top_level_i2c_config_0_0.vhd:56' bound to instance 'i2c_config_0' of component 'system_top_level_i2c_config_0_0' [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/synth/system_top_level.vhd:108]
INFO: [Synth 8-638] synthesizing module 'system_top_level_i2c_config_0_0' [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_i2c_config_0_0/synth/system_top_level_i2c_config_0_0.vhd:67]
INFO: [Synth 8-3491] module 'i2c_config' declared at 'D:/Logic_Synthesis/5/E10/i2c_config.v:18' bound to instance 'U0' of component 'i2c_config' [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_i2c_config_0_0/synth/system_top_level_i2c_config_0_0.vhd:95]
INFO: [Synth 8-6157] synthesizing module 'i2c_config' [D:/Logic_Synthesis/5/E10/i2c_config.v:18]
INFO: [Synth 8-6157] synthesizing module 'LUT6' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
	Parameter INIT bound to: 64'b0000000000010000010101010101010100000000000000000101010101010101 
INFO: [Synth 8-6155] done synthesizing module 'LUT6' (8#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
	Parameter INIT bound to: 16'b0000111101110000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (9#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
	Parameter INIT bound to: 32'b00001111000111111100000011000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (10#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
	Parameter INIT bound to: 32'b11111111111111111111111111111110 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (10#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
	Parameter INIT bound to: 32'b00000000000000000000100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (10#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
	Parameter INIT bound to: 32'b11111111111111111000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (10#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
	Parameter INIT bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (11#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized0' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
	Parameter INIT bound to: 64'b0101010101011001010101011101010101010101010110010101010100010101 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized0' (11#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
	Parameter INIT bound to: 16'b0000100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (11#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
	Parameter INIT bound to: 16'b0000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (11#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000010000000100000001 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized1' (11#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13508]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (12#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13508]
INFO: [Synth 8-6157] synthesizing module 'GND' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:14703]
INFO: [Synth 8-6155] done synthesizing module 'GND' (13#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:14703]
INFO: [Synth 8-6157] synthesizing module 'VCC' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:81725]
INFO: [Synth 8-6155] done synthesizing module 'VCC' (14#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:81725]
INFO: [Synth 8-6157] synthesizing module 'LUT3' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
	Parameter INIT bound to: 8'b00010011 
INFO: [Synth 8-6155] done synthesizing module 'LUT3' (15#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
	Parameter INIT bound to: 16'b0000100100001111 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (15#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
	Parameter INIT bound to: 32'b00000000111000010000000011111111 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (15#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized2' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
	Parameter INIT bound to: 64'b0100010001000100010001000100000000000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized2' (15#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
	Parameter INIT bound to: 32'b00000000100110100000000011111111 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (15#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized3' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
	Parameter INIT bound to: 64'b0000000000000000110100000000000000000000000000000000000011110000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized3' (15#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized0' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized0' (15#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized3' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized3' (15#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (16#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized4' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
	Parameter INIT bound to: 64'b0000000000000000011100000000000011111111111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized4' (16#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized5' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
	Parameter INIT bound to: 64'b0000001100000011000000110000001000000011000000100000001100110011 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized5' (16#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized6' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
	Parameter INIT bound to: 64'b1111111111111111111111111111111111111111111111111111111111111011 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized6' (16#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
	Parameter INIT bound to: 8'b11011111 
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized1' (16#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized7' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
	Parameter INIT bound to: 64'b0111011100000000011101010000000001110101000000000111010100000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized7' (16#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized5' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
	Parameter INIT bound to: 32'b10101011101010101010101010101010 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized5' (16#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized4' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
	Parameter INIT bound to: 16'b1111111111110111 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized4' (16#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized5' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
	Parameter INIT bound to: 16'b0101010101000011 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized5' (16#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized8' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
	Parameter INIT bound to: 64'b1010101010101010011010101010101010101010101010101010101010101010 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized8' (16#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized6' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
	Parameter INIT bound to: 16'b0000000100010000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized6' (16#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39171]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (17#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39171]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized2' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
	Parameter INIT bound to: 8'b01101010 
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized2' (17#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized7' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
	Parameter INIT bound to: 16'b0110101010101010 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized7' (17#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized6' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
	Parameter INIT bound to: 32'b01101010101010101010101010101010 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized6' (17#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized9' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
	Parameter INIT bound to: 64'b0110101010101010101010101010101010101010101010101010101010101010 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized9' (17#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39171]
	Parameter INIT bound to: 4'b1001 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (17#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39171]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized3' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
	Parameter INIT bound to: 8'b10011010 
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized3' (17#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized8' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
	Parameter INIT bound to: 16'b1011111101000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized8' (17#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized10' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
	Parameter INIT bound to: 64'b0111111111111111111111111111111111111111111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized10' (17#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized7' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
	Parameter INIT bound to: 32'b10011010101010101010101010101010 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized7' (17#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized11' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000001000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized11' (17#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized1' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39171]
	Parameter INIT bound to: 4'b0001 
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized1' (17#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39171]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized4' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
	Parameter INIT bound to: 8'b11111011 
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized4' (17#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46318]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (18#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46318]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized12' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000010000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized12' (18#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized8' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
	Parameter INIT bound to: 32'b00000000000000000010000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized8' (18#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized5' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
	Parameter INIT bound to: 8'b01000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized5' (18#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized9' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
	Parameter INIT bound to: 16'b1110001100010100 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized9' (18#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized10' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
	Parameter INIT bound to: 16'b0100100010101101 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized10' (18#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized11' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
	Parameter INIT bound to: 16'b0001111111101101 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized11' (18#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized12' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
	Parameter INIT bound to: 16'b1000100000000001 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized12' (18#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized13' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
	Parameter INIT bound to: 16'b0000111101111110 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized13' (18#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized14' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
	Parameter INIT bound to: 16'b1110111011101100 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized14' (18#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized15' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
	Parameter INIT bound to: 16'b0000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized15' (18#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized16' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
	Parameter INIT bound to: 16'b0000101111101010 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized16' (18#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized6' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
	Parameter INIT bound to: 8'b10000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized6' (18#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized17' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
	Parameter INIT bound to: 16'b1110000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized17' (18#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized18' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
	Parameter INIT bound to: 16'b1100100010001101 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized18' (18#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized19' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
	Parameter INIT bound to: 16'b1111000110011011 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized19' (18#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized20' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
	Parameter INIT bound to: 16'b0010011110011100 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized20' (18#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (19#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized13' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
	Parameter INIT bound to: 64'b1111111111111111001000111111111100000000000000000010001100000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized13' (19#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized14' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
	Parameter INIT bound to: 64'b1111111111111111111111101111101111111011111111111111111111111110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized14' (19#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized15' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
	Parameter INIT bound to: 64'b0000111100001011111111111111111100001111000010110000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized15' (19#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized16' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000101000000010 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized16' (19#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized7' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
	Parameter INIT bound to: 8'b11101010 
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized7' (19#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized9' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
	Parameter INIT bound to: 32'b00000000000000000000001000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized9' (19#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (20#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized21' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
	Parameter INIT bound to: 16'b0010111100100000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized21' (20#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized17' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
	Parameter INIT bound to: 64'b1111111111110100111111111111111111111111111101000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized17' (20#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized22' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
	Parameter INIT bound to: 16'b0000000000110001 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized22' (20#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized10' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
	Parameter INIT bound to: 32'b11100010110011001110001000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized10' (20#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized18' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
	Parameter INIT bound to: 64'b0000000000001010000000101010001010100000101010100000001010100010 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized18' (20#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized19' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
	Parameter INIT bound to: 64'b0000010111110101000000110000001100000101111101011111001111110011 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized19' (20#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized8' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
	Parameter INIT bound to: 8'b00100011 
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized8' (20#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized20' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
	Parameter INIT bound to: 64'b1111111111110010000000001111001000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized20' (20#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized11' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
	Parameter INIT bound to: 32'b00001100000010100000000000001010 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized11' (20#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized21' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
	Parameter INIT bound to: 64'b0000000000000000000000000000000010101010101010100000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized21' (20#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized22' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
	Parameter INIT bound to: 64'b1010100010101000101010001010101010101000101010001010100010101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized22' (20#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized23' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
	Parameter INIT bound to: 64'b1010000010100000000000101010001010101010101010100000001010100010 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized23' (20#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized23' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
	Parameter INIT bound to: 16'b0001000000010001 
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized23' (20#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized12' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
	Parameter INIT bound to: 32'b00000000000000000000110001000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized12' (20#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
INFO: [Synth 8-6155] done synthesizing module 'i2c_config' (21#1) [D:/Logic_Synthesis/5/E10/i2c_config.v:18]
INFO: [Synth 8-256] done synthesizing module 'system_top_level_i2c_config_0_0' (22#1) [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_i2c_config_0_0/synth/system_top_level_i2c_config_0_0.vhd:67]
INFO: [Synth 8-3491] module 'system_top_level_synthesizer_0_0' declared at 'd:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_synthesizer_0_0/synth/system_top_level_synthesizer_0_0.vhd:56' bound to instance 'synthesizer_0' of component 'system_top_level_synthesizer_0_0' [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/synth/system_top_level.vhd:117]
INFO: [Synth 8-638] synthesizing module 'system_top_level_synthesizer_0_0' [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_synthesizer_0_0/synth/system_top_level_synthesizer_0_0.vhd:67]
	Parameter clk_freq_g bound to: 12288000 - type: integer 
	Parameter sample_rate_g bound to: 48000 - type: integer 
	Parameter data_width_g bound to: 16 - type: integer 
	Parameter n_keys_g bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'synthesizer' declared at 'D:/Logic_Synthesis/5/E10/synthesizer.vhd:24' bound to instance 'U0' of component 'synthesizer' [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_synthesizer_0_0/synth/system_top_level_synthesizer_0_0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'synthesizer' [D:/Logic_Synthesis/5/E10/synthesizer.vhd:41]
	Parameter clk_freq_g bound to: 12288000 - type: integer 
	Parameter sample_rate_g bound to: 48000 - type: integer 
	Parameter data_width_g bound to: 16 - type: integer 
	Parameter n_keys_g bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wave_gen' [D:/Logic_Synthesis/5/E10/wave_gen.vhd:39]
	Parameter width_g bound to: 16 - type: integer 
	Parameter step_g bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wave_gen' (23#1) [D:/Logic_Synthesis/5/E10/wave_gen.vhd:39]
INFO: [Synth 8-638] synthesizing module 'wave_gen__parameterized0' [D:/Logic_Synthesis/5/E10/wave_gen.vhd:39]
	Parameter width_g bound to: 16 - type: integer 
	Parameter step_g bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wave_gen__parameterized0' (23#1) [D:/Logic_Synthesis/5/E10/wave_gen.vhd:39]
INFO: [Synth 8-638] synthesizing module 'wave_gen__parameterized1' [D:/Logic_Synthesis/5/E10/wave_gen.vhd:39]
	Parameter width_g bound to: 16 - type: integer 
	Parameter step_g bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wave_gen__parameterized1' (23#1) [D:/Logic_Synthesis/5/E10/wave_gen.vhd:39]
INFO: [Synth 8-638] synthesizing module 'wave_gen__parameterized2' [D:/Logic_Synthesis/5/E10/wave_gen.vhd:39]
	Parameter width_g bound to: 16 - type: integer 
	Parameter step_g bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wave_gen__parameterized2' (23#1) [D:/Logic_Synthesis/5/E10/wave_gen.vhd:39]
INFO: [Synth 8-638] synthesizing module 'multi_port_adder' [D:/Logic_Synthesis/5/E10/multi_port_adder.vhd:39]
	Parameter operand_width_g bound to: 16 - type: integer 
	Parameter num_of_operands_g bound to: 4 - type: integer 
	Parameter operand_width_g bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Logic_Synthesis/5/E10/adder.vhd:24' bound to instance 'adder_1' of component 'adder' [D:/Logic_Synthesis/5/E10/multi_port_adder.vhd:58]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/Logic_Synthesis/5/E10/adder.vhd:36]
	Parameter operand_width_g bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (24#1) [D:/Logic_Synthesis/5/E10/adder.vhd:36]
	Parameter operand_width_g bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Logic_Synthesis/5/E10/adder.vhd:24' bound to instance 'adder_2' of component 'adder' [D:/Logic_Synthesis/5/E10/multi_port_adder.vhd:68]
	Parameter operand_width_g bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Logic_Synthesis/5/E10/adder.vhd:24' bound to instance 'adder_3' of component 'adder' [D:/Logic_Synthesis/5/E10/multi_port_adder.vhd:78]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized2' [D:/Logic_Synthesis/5/E10/adder.vhd:36]
	Parameter operand_width_g bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized2' (24#1) [D:/Logic_Synthesis/5/E10/adder.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'multi_port_adder' (25#1) [D:/Logic_Synthesis/5/E10/multi_port_adder.vhd:39]
INFO: [Synth 8-638] synthesizing module 'audio_ctrl' [D:/Logic_Synthesis/5/E10/audio_ctrl.vhd:41]
	Parameter ref_clk_freq_g bound to: 12288000 - type: integer 
	Parameter sample_rate_g bound to: 48000 - type: integer 
	Parameter data_width_g bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'audio_ctrl' (26#1) [D:/Logic_Synthesis/5/E10/audio_ctrl.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'synthesizer' (27#1) [D:/Logic_Synthesis/5/E10/synthesizer.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'system_top_level_synthesizer_0_0' (28#1) [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_synthesizer_0_0/synth/system_top_level_synthesizer_0_0.vhd:67]
INFO: [Synth 8-3491] module 'system_top_level_util_vector_logic_0_0' declared at 'd:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_util_vector_logic_0_0/synth/system_top_level_util_vector_logic_0_0.v:57' bound to instance 'util_vector_logic_0' of component 'system_top_level_util_vector_logic_0_0' [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/synth/system_top_level.vhd:126]
INFO: [Synth 8-6157] synthesizing module 'system_top_level_util_vector_logic_0_0' [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_util_vector_logic_0_0/synth/system_top_level_util_vector_logic_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ipshared/3f90/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
	Parameter C_OPERATION bound to: and - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' (29#1) [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ipshared/3f90/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'system_top_level_util_vector_logic_0_0' (30#1) [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_util_vector_logic_0_0/synth/system_top_level_util_vector_logic_0_0.v:57]
INFO: [Synth 8-3491] module 'system_top_level_util_vector_logic_0_1' declared at 'd:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_util_vector_logic_0_1/synth/system_top_level_util_vector_logic_0_1.v:57' bound to instance 'util_vector_logic_1' of component 'system_top_level_util_vector_logic_0_1' [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/synth/system_top_level.vhd:132]
INFO: [Synth 8-6157] synthesizing module 'system_top_level_util_vector_logic_0_1' [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_util_vector_logic_0_1/synth/system_top_level_util_vector_logic_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic__parameterized0' [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ipshared/3f90/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
	Parameter C_OPERATION bound to: xor - type: string 
	Parameter C_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic__parameterized0' (30#1) [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ipshared/3f90/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'system_top_level_util_vector_logic_0_1' (31#1) [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_util_vector_logic_0_1/synth/system_top_level_util_vector_logic_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_top_level' (32#1) [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/synth/system_top_level.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'system_top_level_wrapper' (33#1) [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/hdl/system_top_level_wrapper.vhd:29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1016.969 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1016.969 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1016.969 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1016.969 ; gain = 0.000
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'system_top_level_i/clk_wiz_0/inst/clkout1_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'system_top_level_i/clk_wiz_0/inst/clkout2_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'system_top_level_i/clk_wiz_0/inst/clkout1_buf' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'system_top_level_i/clk_wiz_0/inst/clkout2_buf' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_clk_wiz_0_0/system_top_level_clk_wiz_0_0_board.xdc] for cell 'system_top_level_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_clk_wiz_0_0/system_top_level_clk_wiz_0_0_board.xdc] for cell 'system_top_level_i/clk_wiz_0/inst'
Parsing XDC File [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_clk_wiz_0_0/system_top_level_clk_wiz_0_0.xdc] for cell 'system_top_level_i/clk_wiz_0/inst'
create_clock: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1036.566 ; gain = 1.902
Finished Parsing XDC File [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_clk_wiz_0_0/system_top_level_clk_wiz_0_0.xdc] for cell 'system_top_level_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_clk_wiz_0_0/system_top_level_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_level_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_level_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/Logic_Synthesis/5/E10/xdc/synth.xdc]
Finished Parsing XDC File [D:/Logic_Synthesis/5/E10/xdc/synth.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Logic_Synthesis/5/E10/xdc/synth.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_level_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_level_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Logic_Synthesis/5/E10/syn/synth_top.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Logic_Synthesis/5/E10/syn/synth_top.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Logic_Synthesis/5/E10/syn/synth_top.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_level_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_level_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_clk_wiz_0_0/system_top_level_clk_wiz_0_0_late.xdc] for cell 'system_top_level_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/Logic_Synthesis/5/E10/syn/synth_top.gen/sources_1/bd/system_top_level/ip/system_top_level_clk_wiz_0_0/system_top_level_clk_wiz_0_0_late.xdc] for cell 'system_top_level_i/clk_wiz_0/inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1042.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1042.422 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:01:24 . Memory (MB): peak = 1042.422 ; gain = 25.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:01:24 . Memory (MB): peak = 1042.422 ; gain = 25.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for system_top_level_i/clk_wiz_0/inst. (constraint file  D:/Logic_Synthesis/5/E10/syn/synth_top.runs/synth_1/dont_touch.xdc, line 25).
Applied set_property KEEP_HIERARCHY = SOFT for system_top_level_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_top_level_i/i2c_config_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_top_level_i/synthesizer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_top_level_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_top_level_i/util_vector_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_top_level_i/util_vector_logic_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:01:25 . Memory (MB): peak = 1042.422 ; gain = 25.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:01:33 . Memory (MB): peak = 1042.422 ; gain = 25.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:01:42 . Memory (MB): peak = 1042.422 ; gain = 25.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:01:55 . Memory (MB): peak = 1042.422 ; gain = 25.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:01:55 . Memory (MB): peak = 1042.422 ; gain = 25.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:01:56 . Memory (MB): peak = 1042.422 ; gain = 25.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:02:01 . Memory (MB): peak = 1042.422 ; gain = 25.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:02:01 . Memory (MB): peak = 1042.422 ; gain = 25.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:02:02 . Memory (MB): peak = 1042.422 ; gain = 25.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:02:02 . Memory (MB): peak = 1042.422 ; gain = 25.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:02:02 . Memory (MB): peak = 1042.422 ; gain = 25.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:02:02 . Memory (MB): peak = 1042.422 ; gain = 25.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |BUFGCE    |     2|
|3     |BUFH      |     2|
|4     |CARRY4    |    28|
|5     |LUT1      |     6|
|6     |LUT2      |   122|
|7     |LUT3      |    72|
|8     |LUT4      |    55|
|9     |LUT5      |    25|
|10    |LUT6      |    51|
|11    |MUXF7     |     4|
|12    |MUXF8     |     1|
|13    |PLLE2_ADV |     1|
|14    |FDCE      |   179|
|15    |FDPE      |    15|
|16    |FDRE      |    30|
|17    |IBUF      |     8|
|18    |IOBUF     |     1|
|19    |OBUF      |    13|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:02:02 . Memory (MB): peak = 1042.422 ; gain = 25.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:01:11 . Memory (MB): peak = 1042.422 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:02:02 . Memory (MB): peak = 1042.422 ; gain = 25.453
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1042.422 ; gain = 0.000
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'system_top_level_i/clk_wiz_0/inst/clkout1_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'system_top_level_i/clk_wiz_0/inst/clkout2_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'system_top_level_i/clk_wiz_0/inst/clkout1_buf' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'system_top_level_i/clk_wiz_0/inst/clkout2_buf' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. system_top_level_i/i2c_config_0/U0/clk_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. system_top_level_i/i2c_config_0/U0/rst_n_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. system_top_level_i/i2c_config_0/U0/param_status_out_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. system_top_level_i/i2c_config_0/U0/param_status_out_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. system_top_level_i/i2c_config_0/U0/param_status_out_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. system_top_level_i/i2c_config_0/U0/param_status_out_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1042.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
265 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:02:34 . Memory (MB): peak = 1042.422 ; gain = 25.453
INFO: [Common 17-1381] The checkpoint 'D:/Logic_Synthesis/5/E10/syn/synth_top.runs/synth_1/system_top_level_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_top_level_wrapper_utilization_synth.rpt -pb system_top_level_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  3 17:46:19 2021...
