Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by i7-8700 with POP3-SSL;
  18 Dec 2018 18:06:26 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga005.jf.intel.com (orsmga005.jf.intel.com [10.7.209.41])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id ECAD95805CF
	for <like.xu@linux.intel.com>; Mon, 17 Dec 2018 18:24:33 -0800 (PST)
Received: from orsmga102-1.jf.intel.com (HELO mga09.intel.com) ([10.7.208.27])
  by orsmga005-1.jf.intel.com with ESMTP; 17 Dec 2018 18:24:33 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3ADZa9exIUFsCfHXmMQNmcpTZWNBhigK39O0sv0rFi?=
 =?us-ascii?q?tYgXKv38rarrMEGX3/hxlliBBdydt6oUzbKO+4nbGkU4qa6bt34DdJEeHzQksu?=
 =?us-ascii?q?4x2zIaPcieFEfgJ+TrZSFpVO5LVVti4m3peRMNQJW2aFLduGC94iAPERvjKwV1?=
 =?us-ascii?q?Ov71GonPhMiryuy+4ZLebxlLiTanfb9+MAi9oBnMuMURnYZsMLs6xAHTontPde?=
 =?us-ascii?q?RWxGdoKkyWkh3h+Mq+/4Nt/jpJtf45+MFOTav1f6IjTbxFFzsmKHw65NfqtRbY?=
 =?us-ascii?q?UwSC4GYXX3gMnRpJBwjF6wz6Xov0vyDnuOdxxDWWMMvrRr0yRD+s7bpkSAXwhS?=
 =?us-ascii?q?kJNzA37mLZisJ/g61HvR2upRJwzZPMYIyXNvRzcb7RcN0GSWVfRcZcTCNBDp+m?=
 =?us-ascii?q?YoYVE+YMJ/tUoo/grFUOtxu+AgysCfvhxDBSmH/23LA12PkgHwHHxwMgBNUOsH?=
 =?us-ascii?q?LJp9jyKagdS/61zKjVwjjYYPNW2Czy6JPPchAnu/2DQKhwcc3JyUY0CQzKlE+Q?=
 =?us-ascii?q?pZbkPzyIzOgCqXWb4vNmWOmyhWAnrARxrSKuxscqkoTJgYMUylTe+ipi24Y5P9?=
 =?us-ascii?q?q4SFR0YdK8DZRQrSaaN5NtTcw8WW5oojw2yrwbtpO9YSMEy4wnygbBZ/CbcIWE?=
 =?us-ascii?q?+A/vWPuSLDtimn5odrKyiwyv/UWi0uHwSMa53EpXoidAnNTBsmwB2wDW58SZT/?=
 =?us-ascii?q?Zx40Ks1DOR2w3V9+pKO1o7lbDBJJ4k2rMwloQcsUDEHiLunEX2jbSWdlk/+uSy?=
 =?us-ascii?q?5OTnZKjmqoWbN49uhQHyKqUumsqhDuQkKgUCQXSX9Oem2LH+4EH0Q69GguM4n6?=
 =?us-ascii?q?TZqpzWOMYWqra8AwBP04Yj7xi/Dy2h0NQdhXQHNUxKeBeaj4TwJl7BPu74Aum7?=
 =?us-ascii?q?g1i1izhrwO3GPrv9DZrTNXjPl7Phfbd+60FC0gYyws1f6opQCrEAJvLzR0DwuM?=
 =?us-ascii?q?bZDh8/Lwy73eLnBM9h2YMZXGKCGamZMKTUsV+H4OIvPvOAZIgPuDbyM/Ql/eLh?=
 =?us-ascii?q?jWclmV8BeqmkxZ8XaHG7Hvt4OUmYbmfsj8wFEWcLuAo+UePrhEeDUT5Ve3a9Qa?=
 =?us-ascii?q?Y86isnB4KhCIeQDr2rm6GLiSenAoVNNCcBDlGXDWyucYKCVPERLiWILYhkmz0A?=
 =?us-ascii?q?ULGnDIg5yRCpshS90rdiM6/Y9zMVscHe0sNo7bjWnBA26TsmFsmYziSBQn95mi?=
 =?us-ascii?q?YSSiYr0btjiUp6zFiFzO5/mfMPDsFZ5f5CTlInM4XBxfdxEdH4V1H9eYKiyVq8?=
 =?us-ascii?q?Q97uJTx5YdU439IUKxJ2H9qKjRnE02ytGbBDxJKRA5lh3qvC3nS5CMd30HHAnP?=
 =?us-ascii?q?0thkcnTuNANGe9gag5+xLUH4TEml/flqrsfLlKj32Fz3uK0Wfb5BIQawV3S6iQ?=
 =?us-ascii?q?BX0=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0ADAABcWRhchxHrdtBkFgQBAQEBAQIBA?=
 =?us-ascii?q?QEBBwIBAQEBgVEFAQEBAQsBgTCBOYEpjBVfixqCDXyWXBSBXwIOBRgHDYdWIjQ?=
 =?us-ascii?q?JDQEDAQEBAQEBAgETAQEBCgsJCBsOIwyCNgUCAxgJglsBAQEBAgEBAiQZAQEEC?=
 =?us-ascii?q?ikBAgMBAgYBAQoYCR0IAwELBRgxEwUEgxkBgXgIAQSnDIFsM4J2AQEFhyYHCIJ?=
 =?us-ascii?q?tiDWBHBeBf4ERgl01hGqDUIImoRwJgiiEZYpCCxhggUqPKJEqiDuBRoIOMxoIF?=
 =?us-ascii?q?xmDJwmCEgwXggSGWoVTLTGBBAOMEYF3AQE?=
X-IPAS-Result: =?us-ascii?q?A0ADAABcWRhchxHrdtBkFgQBAQEBAQIBAQEBBwIBAQEBgVE?=
 =?us-ascii?q?FAQEBAQsBgTCBOYEpjBVfixqCDXyWXBSBXwIOBRgHDYdWIjQJDQEDAQEBAQEBA?=
 =?us-ascii?q?gETAQEBCgsJCBsOIwyCNgUCAxgJglsBAQEBAgEBAiQZAQEECikBAgMBAgYBAQo?=
 =?us-ascii?q?YCR0IAwELBRgxEwUEgxkBgXgIAQSnDIFsM4J2AQEFhyYHCIJtiDWBHBeBf4ERg?=
 =?us-ascii?q?l01hGqDUIImoRwJgiiEZYpCCxhggUqPKJEqiDuBRoIOMxoIFxmDJwmCEgwXggS?=
 =?us-ascii?q?GWoVTLTGBBAOMEYF3AQE?=
X-IronPort-AV: E=Sophos;i="5.56,367,1539673200"; 
   d="asc'?scan'208";a="57880381"
X-Amp-Result: UNSCANNABLE
X-Amp-File-Uploaded: False
Unscannable: 2
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 17 Dec 2018 18:24:22 -0800
Received: from localhost ([::1]:51176 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gZ53V-0004kT-Aw
	for like.xu@linux.intel.com; Mon, 17 Dec 2018 21:24:21 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:50375)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <dgibson@ozlabs.org>) id 1gZ531-0004iU-0R
	for qemu-devel@nongnu.org; Mon, 17 Dec 2018 21:23:52 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <dgibson@ozlabs.org>) id 1gZ52z-0005Aw-9s
	for qemu-devel@nongnu.org; Mon, 17 Dec 2018 21:23:50 -0500
Received: from ozlabs.org ([2401:3900:2:1::2]:38749)
	by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
	(Exim 4.71) (envelope-from <dgibson@ozlabs.org>)
	id 1gZ52y-000592-1Q; Mon, 17 Dec 2018 21:23:49 -0500
Received: by ozlabs.org (Postfix, from userid 1007)
	id 43Jhf8538sz9sC7; Tue, 18 Dec 2018 13:23:44 +1100 (AEDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
	d=gibson.dropbear.id.au; s=201602; t=1545099824;
	bh=p5qFvaAe5dGyhoO4eTuQZw3gd8u1JuJEvl0RwpGBqBg=;
	h=Date:From:To:Cc:Subject:References:In-Reply-To:From;
	b=Mog4bobk80SbY4A9nXCisDrEKOrfrVB7J/eacAvvgWQZrjlHse/vq5fV9jyCMb+1a
	HqCIk0lak0A/awCcM+sKd9E6/UMrKCQ2/t4TtylTSSGPv9iTQuPpurZVux6nsk5PLL
	8gpR5Sxfk3hONQwfFmHI0T0CpcjyGnpBgZnrUj0g=
Date: Tue, 18 Dec 2018 11:00:18 +1100
From: David Gibson <david@gibson.dropbear.id.au>
To: =?iso-8859-1?Q?C=E9dric?= Le Goater <clg@kaod.org>
Message-ID: <20181218000018.GA23604@umbus.fritz.box>
References: <20181211223823.13770-1-clg@kaod.org>
	<20181211223823.13770-10-clg@kaod.org>
	<4a9ab4ce-c7d7-9744-e5ea-10df38806e9a@kaod.org>
	<20181217060139.GG5597@umbus.fritz.box>
	<6f685f79-56b2-7ea4-57b6-e1f21bd34326@kaod.org>
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha256;
	protocol="application/pgp-signature"; boundary="sdtB3X0nJg68CQEu"
Content-Disposition: inline
In-Reply-To: <6f685f79-56b2-7ea4-57b6-e1f21bd34326@kaod.org>
User-Agent: Mutt/1.10.1 (2018-07-13)
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2401:3900:2:1::2
Subject: Re: [Qemu-devel] [PATCH v8 09/12] spapr: set the interrupt
 presenter at reset
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: qemu-ppc@nongnu.org, qemu-devel@nongnu.org
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>


--sdtB3X0nJg68CQEu
Content-Type: text/plain; charset=iso-8859-1
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable

On Mon, Dec 17, 2018 at 11:41:34PM +0100, C=E9dric Le Goater wrote:
> On 12/17/18 7:01 AM, David Gibson wrote:
> > On Thu, Dec 13, 2018 at 01:52:14PM +0100, C=E9dric Le Goater wrote:
> >> On 12/11/18 11:38 PM, C=E9dric Le Goater wrote:
> >>> Currently, the interrupt presenter of the vCPU is set at realize
> >>> time. Setting it at reset will become necessary when the new machine
> >>> supporting both interrupt modes is introduced. In this machine, the
> >>> interrupt mode is chosen at CAS time and activated after a reset.
> >>
> >> I think we need a second '->intc' pointer specific to XIVE instead.=20
> >> How about ->intc_xive ?
> >=20
> > Ah, interesting.  If we're going to need that, we might as well go
> > to specific ->icp and ->tctx pointers with the right types.
>=20
> Hmm, PowerPCCPU is defined under target/ppc and adding the type might=20
> add some noise. I will check.

It's a pointer, so you can just declare the type without a
definition.  That should be ok.

> > I don't particularly like having those machine specific pointers
> > within the cpu structure, but we can look at fixing that later by
> > reviving my patches to move various machine specific stuff within the
> > cpu into a separate sub-allocation.
>=20
> ok.
>=20
> Thanks,
>=20
> C.=20
>=20
> >>
> >> We could just drop this patch and easly get rid of the XiveTCTX object=
=20
> >> leak in spapr_unrealize_vcpu().
> >>
> >> C.=20
> >>
> >>> Signed-off-by: C=E9dric Le Goater <clg@kaod.org>
> >>> ---
> >>>
> >>>  Changes since v7:
> >>>
> >>>  - introduced spapr_irq_reset_xics().=20
> >>>
> >>>  include/hw/ppc/spapr_cpu_core.h |  2 ++
> >>>  hw/ppc/spapr_cpu_core.c         | 26 ++++++++++++++++++++++++++
> >>>  hw/ppc/spapr_irq.c              | 13 +++++++++++++
> >>>  3 files changed, 41 insertions(+)
> >>>
> >>> diff --git a/include/hw/ppc/spapr_cpu_core.h b/include/hw/ppc/spapr_c=
pu_core.h
> >>> index 9e2821e4b31f..fc8ea9021656 100644
> >>> --- a/include/hw/ppc/spapr_cpu_core.h
> >>> +++ b/include/hw/ppc/spapr_cpu_core.h
> >>> @@ -53,4 +53,6 @@ static inline sPAPRCPUState *spapr_cpu_state(PowerP=
CCPU *cpu)
> >>>      return (sPAPRCPUState *)cpu->machine_data;
> >>>  }
> >>> =20
> >>> +void spapr_cpu_core_set_intc(PowerPCCPU *cpu, const char *intc_type);
> >>> +
> >>>  #endif
> >>> diff --git a/hw/ppc/spapr_cpu_core.c b/hw/ppc/spapr_cpu_core.c
> >>> index 82666436e9b4..afc5d4f4e739 100644
> >>> --- a/hw/ppc/spapr_cpu_core.c
> >>> +++ b/hw/ppc/spapr_cpu_core.c
> >>> @@ -397,3 +397,29 @@ static const TypeInfo spapr_cpu_core_type_infos[=
] =3D {
> >>>  };
> >>> =20
> >>>  DEFINE_TYPES(spapr_cpu_core_type_infos)
> >>> +
> >>> +typedef struct ForeachFindIntCArgs {
> >>> +    const char *intc_type;
> >>> +    Object *intc;
> >>> +} ForeachFindIntCArgs;
> >>> +
> >>> +static int spapr_cpu_core_find_intc(Object *child, void *opaque)
> >>> +{
> >>> +    ForeachFindIntCArgs *args =3D opaque;
> >>> +
> >>> +    if (object_dynamic_cast(child, args->intc_type)) {
> >>> +        args->intc =3D child;
> >>> +    }
> >>> +
> >>> +    return args->intc !=3D NULL;
> >>> +}
> >>> +
> >>> +void spapr_cpu_core_set_intc(PowerPCCPU *cpu, const char *intc_type)
> >>> +{
> >>> +    ForeachFindIntCArgs args =3D { intc_type, NULL };
> >>> +
> >>> +    object_child_foreach(OBJECT(cpu), spapr_cpu_core_find_intc, &arg=
s);
> >>> +    g_assert(args.intc);
> >>> +
> >>> +    cpu->intc =3D args.intc;
> >>> +}
> >>> diff --git a/hw/ppc/spapr_irq.c b/hw/ppc/spapr_irq.c
> >>> index 0999a2b2d69c..814500f22d34 100644
> >>> --- a/hw/ppc/spapr_irq.c
> >>> +++ b/hw/ppc/spapr_irq.c
> >>> @@ -12,6 +12,7 @@
> >>>  #include "qemu/error-report.h"
> >>>  #include "qapi/error.h"
> >>>  #include "hw/ppc/spapr.h"
> >>> +#include "hw/ppc/spapr_cpu_core.h"
> >>>  #include "hw/ppc/spapr_xive.h"
> >>>  #include "hw/ppc/xics.h"
> >>>  #include "sysemu/kvm.h"
> >>> @@ -208,6 +209,15 @@ static int spapr_irq_post_load_xics(sPAPRMachine=
State *spapr, int version_id)
> >>>      return 0;
> >>>  }
> >>> =20
> >>> +static void spapr_irq_reset_xics(sPAPRMachineState *spapr, Error **e=
rrp)
> >>> +{
> >>> +   CPUState *cs;
> >>> +
> >>> +    CPU_FOREACH(cs) {
> >>> +        spapr_cpu_core_set_intc(POWERPC_CPU(cs), spapr->icp_type);
> >>> +    }
> >>> +}
> >>> +
> >>>  #define SPAPR_IRQ_XICS_NR_IRQS     0x1000
> >>>  #define SPAPR_IRQ_XICS_NR_MSIS     \
> >>>      (XICS_IRQ_BASE + SPAPR_IRQ_XICS_NR_IRQS - SPAPR_IRQ_MSI)
> >>> @@ -225,6 +235,7 @@ sPAPRIrq spapr_irq_xics =3D {
> >>>      .dt_populate =3D spapr_dt_xics,
> >>>      .cpu_intc_create =3D spapr_irq_cpu_intc_create_xics,
> >>>      .post_load   =3D spapr_irq_post_load_xics,
> >>> +    .reset       =3D spapr_irq_reset_xics,
> >>>  };
> >>> =20
> >>>  /*
> >>> @@ -325,6 +336,8 @@ static void spapr_irq_reset_xive(sPAPRMachineStat=
e *spapr, Error **errp)
> >>>      CPU_FOREACH(cs) {
> >>>          PowerPCCPU *cpu =3D POWERPC_CPU(cs);
> >>> =20
> >>> +        spapr_cpu_core_set_intc(cpu, TYPE_XIVE_TCTX);
> >>> +
> >>>          /* (TCG) Set the OS CAM line of the thread interrupt context=
=2E */
> >>>          spapr_xive_set_tctx_os_cam(XIVE_TCTX(cpu->intc));
> >>>      }
> >>>
> >>
> >=20
>=20

--=20
David Gibson			| I'll have my music baroque, and my code
david AT gibson.dropbear.id.au	| minimalist, thank you.  NOT _the_ _other_
				| _way_ _around_!
http://www.ozlabs.org/~dgibson

--sdtB3X0nJg68CQEu
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iQIzBAEBCAAdFiEEdfRlhq5hpmzETofcbDjKyiDZs5IFAlwYOI8ACgkQbDjKyiDZ
s5Lo+RAApx+4rWbWBwjpYMq0b5jxtd3eCDaCrdunGnY1GzQI7bzF3lTG2mpwMvh8
FL0vsJLaglEUiNAKx8c3ku1hqh6r5Q3haAnUcDrZRGR1vjwBGLhzU8pYexBilVx1
43qGPBVWIdL735Rm7YVZXwKHA4lVLzY/JVO4/frZCABMrLnRRPXb2CtJ74x7zI6Y
9IUITbmymVxLAkxLYg1s8Fj+IYjnfIe3E51Xyt3mDO0h8pClocyV7Iner0cAHJ6L
CuaX83DkwDaWdC93Oxv/EXKpSqtV1BiC7vFvhEnT+lcEnBSIls5mABdrWOu9OV/s
P6k7tvtXuTEd+JLJu+XqUKEZafl527tlkwP0vjxPT24cOU+9B7lGzRcVsCUPTFGO
sU7reCohtzsEL+MC+drzeIGk3Q91WEaI6K1LP9hf3pZIhOAsV3BTn1n5eG3hzNxY
ZnYiMXJG0n7V0Y+HHpSc3/eRyH0kEpCqnasK/hJJQ2tqSTVyFoV1oAALgPZLgoTT
l2C3j3MnfoptkbHp8cK188WVLXTHuM4tcTuWAI3Ezas8XftVB/Jk17aN1DwKOCxr
ez3DCKNTexJepJEUVI8QHTflEl/ILDwllvwPV+g7+Hgl+ffnxEYH4uKJ2mp39Pnl
V71o6t8SMsADyoJEfGCrA5vZnjKeUmHGqJyhVwfH5lRC+jN38+E=
=ntW+
-----END PGP SIGNATURE-----

--sdtB3X0nJg68CQEu--

