{
    "vendor": "xilinx",
    "primitive_library_name": "hdi_primitives",
    "power_ground_cells": [
        {
            "name": "VCC"
        },
        {
            "name": "GND"
        }
    ],
    "misc_cells": [
        {
            "name": "STARTUPE2"
        },
        {
            "name": "GTHE2_CHANNEL"
        },
        {
            "name": "GTHE2_COMMON"
        },
        {
            "name": "OBUF"
        },
        {
            "name": "IBUF"
        },
        {
            "name": "IDELAYE2"
        },
        {
            "name": "ODELAYE2"
        },
        {
            "name": "IDELAYCTRL"
        },
        {
            "name": "BUFR"
        },
        {
            "name": "RAM16X4S"
        },
        {
            "name": "BUFH"
        },
        {
            "name": "IBUFDS"
        },
        {
            "name": "BUFGCTRL"
        },
        {
            "name": "IOBUF"
        },
        {
            "name": "BUFIO"
        },
        {
            "name": "BUFMR"
        },
        {
            "name": "OBUFDS"
        },
        {
            "name": "IBUFDS_DIFF_OUT"
        },
        {
            "name": "IBUFDS_GTE2"
        },
        {
            "name": "MMCME2_ADV"
        },
        {
            "name": "PLLE2_ADV"
        },
        {
            "name": "PCIE_3_0"
        },
        {
            "name": "PCIE_3_0"
        },
        {
            "name": "OSERDESE2"
        },
        {
            "name": "ISERDESE2"
        }
    ],
    "clock_buffers": [
        {
            "name": "BUFG"
        }
    ],
    "combinational_cells": [
        {
            "name": "LUT1"
        },
        {
            "name": "LUT2"
        },
        {
            "name": "LUT3"
        },
        {
            "name": "LUT4"
        },
        {
            "name": "LUT5"
        },
        {
            "name": "LUT6"
        },
        {
            "name": "LUT6_2"
        },
        {
            "name": "MUXF7"
        },
        {
            "name": "MUXF8"
        },
        {
            "name": "CARRY4"
        },
        {
            "name": "AND2B1L"
        },
        {
            "name": "INV"
        }
    ],
    "lut_cells": [
        {
            "name": "LUT1"
        },
        {
            "name": "LUT2"
        },
        {
            "name": "LUT3"
        },
        {
            "name": "LUT4"
        },
        {
            "name": "LUT5"
        },
        {
            "name": "LUT6"
        },
        {
            "name": "LUT6_2"
        }
    ],
    "ff_cells": [
        {
            "name": "FDCE",
            "description": "asynchronous clear",
            "clk_ports": [
                {
                    "name": "C",
                    "sync_ports": [
                        "D",
                        "CE",
                        "Q"
                    ]
                }
            ],
            "async_ports": [
                "CLR",
                "Q"
            ]
        },
        {
            "name": "FDPE",
            "description": "asynchronous preset",
            "clk_ports": [
                {
                    "name": "C",
                    "sync_ports": [
                        "D",
                        "CE",
                        "Q"
                    ]
                }
            ],
            "async_ports": [
                "PRE",
                "Q"
            ]
        },
        {
            "name": "FDRE",
            "description": "synchronous reset",
            "clk_ports": [
                {
                    "name": "C",
                    "sync_ports": [
                        "R",
                        "D",
                        "CE",
                        "Q"
                    ]
                }
            ]
        },
        {
            "name": "FDSE",
            "description": "synchronous set",
            "clk_ports": [
                {
                    "name": "C",
                    "sync_ports": [
                        "S",
                        "D",
                        "CE",
                        "Q"
                    ]
                }
            ]
        }
    ],
    "complex_sequential_cells": [
        {
            "name": "RAM32M",
            "description": "32-Deep by 8-bit Wide Multi Port Random Access Memory (Select RAM)",
            "clk_ports": [
                {
                    "name": "WCLK",
                    "sync_ports": [
                        "DIA",
                        "DIB",
                        "DIC",
                        "DID",
                        "ADDRD",
                        "WE"
                    ]
                }
            ],
            "async_ports": [
                "DOA",
                "DOB",
                "DOC",
                "DOD",
                "ADDRA",
                "ADDRB",
                "ADDRC",
                "ADDRD"
            ]
        },
        {
            "name": "RAM64X1D",
            "description": "64-Deep by 1-Wide Dual Port Static Synchronous RAM",
            "clk_ports": [
                {
                    "name": "WCLK",
                    "sync_ports": [
                        "SPO",
                        "A0",
                        "A1",
                        "A2",
                        "A3",
                        "A4",
                        "A5",
                        "D",
                        "WE"
                    ]
                }
            ],
            "async_ports": [
                "DPO",
                "SPO",
                "A0",
                "A1",
                "A2",
                "A3",
                "A4",
                "A5",
                "DPRA0",
                "DPRA1",
                "DPRA2",
                "DPRA3",
                "DPRA4",
                "DPRA5"
            ]
        },
        {
            "name": "SRL16E",
            "description": "16-Bit Shift Register Look-Up Table (LUT) with Clock Enable",
            "clk_ports": [
                {
                    "name": "CLK",
                    "sync_ports": [
                        "Q",
                        "A0",
                        "A1",
                        "A2",
                        "A3",
                        "CE",
                        "D"
                    ]
                }
            ],
            "async_ports": [
                "Q",
                "A0",
                "A1",
                "A2",
                "A3"
            ]
        },
        {
            "name": "SRLC16E",
            "description": "16-Bit Shift Register Look-Up Table (LUT) with Clock Enable and Carry",
            "clk_ports": [
                {
                    "name": "CLK",
                    "sync_ports": [
                        "Q",
                        "Q15",
                        "A0",
                        "A1",
                        "A2",
                        "A3",
                        "CE",
                        "D"
                    ]
                }
            ],
            "async_ports": [
                "Q",
                "A0",
                "A1",
                "A2",
                "A3"
            ]
        },
        {
            "name": "RAMB18E1",
            "description": "16K-Bit Data and 2K-Bit Parity Dual Port Block RAM",
            "clk_ports": [
                {
                    "name": "CLKARDCLK",
                    "sync_ports": [
                        "ENARDEN",
                        "REGCEAREGCE",
                        "RSTRAMARSTRAM",
                        "RSTREGARSTREG",
                        "ADDRARDADDR",
                        "DIADI",
                        "DIPADIP",
                        "WEA",
                        "DOADO",
                        "DOPADOP"
                    ]
                },
                {
                    "name": "CLKBWRCLK",
                    "sync_ports": [
                        "ENBWREN",
                        "REGCEB",
                        "RSTRAMB",
                        "RSTREGB",
                        "ADDRBWRADDR",
                        "DIBDI",
                        "DIPBDIP",
                        "WEBWE",
                        "DOBDO",
                        "DOPBDOP"
                    ]
                }
            ]
        },
        {
            "name": "RAMB36E1",
            "description": "32K-Bit Data and 4K-Bit Parity Dual Port Block RAM",
            "clk_ports": [
                {
                    "name": "CLKARDCLK",
                    "sync_ports": [
                        "ENARDEN",
                        "REGCEAREGCE",
                        "RSTRAMARSTRAM",
                        "RSTREGARSTREG",
                        "ADDRARDADDR",
                        "DIADI",
                        "DIPADIP",
                        "WEA",
                        "DOADO",
                        "DOPADOP",
                        "CASCADEINA",
                        "RDADDRECC",
                        "CASCADEOUTA",
                        "DBITERR",
                        "SBITERR"
                    ]
                },
                {
                    "name": "CLKBWRCLK",
                    "sync_ports": [
                        "ENBWREN",
                        "REGCEB",
                        "RSTRAMB",
                        "RSTREGB",
                        "ADDRBWRADDR",
                        "DIBDI",
                        "DIPBDIP",
                        "WEBWE",
                        "DOBDO",
                        "DOPBDOP",
                        "CASCADEINB",
                        "INJECTDBITERR",
                        "INJECTSBITERR",
                        "CASCADEOUTB",
                        "ECCPARITY"
                    ]
                }
            ]
        },
        {
            "name": "RAM64M",
            "description": "64-Deep by 4-bit Wide Multi Port RAM",
            "clk_ports": [
                {
                    "name": "WCLK",
                    "sync_ports": [
                        "DIA",
                        "DIB",
                        "DIC",
                        "DID",
                        "ADDRD",
                        "WE"
                    ]
                }
            ],
            "async_ports": [
                "DOA",
                "DOB",
                "DOC",
                "DOD",
                "ADDRA",
                "ADDRB",
                "ADDRC",
                "ADDRD"
            ]
        },
        {
            "name": "RAM32X1D",
            "description": "32x1 Dual Port Static RAM with synchronous write capability",
            "clk_ports": [
                {
                    "name": "WCLK",
                    "sync_ports": [
                        "SPO",
                        "A0",
                        "A1",
                        "A2",
                        "A3",
                        "A4",
                        "D",
                        "WE"
                    ]
                }
            ],
            "async_ports": [
                "DPO",
                "SPO",
                "A0",
                "A1",
                "A2",
                "A3",
                "A4",
                "DPRA0",
                "DPRA1",
                "DPRA2",
                "DPRA3",
                "DPRA4"
            ]
        },
        {
            "name": "RAM128X1D",
            "description": "128X1 Dual Port Static RAM with synchronous write capability",
            "clk_ports": [
                {
                    "name": "WCLK",
                    "sync_ports": [
                        "SPO",
                        "A",
                        "D",
                        "WE"
                    ]
                }
            ],
            "async_ports": [
                "DPO",
                "SPO",
                "A",
                "DPRA"
            ]
        },
        {
            "name": "RAM128X1S",
            "description": "128x1 Static RAM with synchronous write capability",
            "clk_ports": [
                {
                    "name": "WCLK",
                    "sync_ports": [
                        "O",
                        "A0",
                        "A1",
                        "A2",
                        "A3",
                        "A4",
                        "A5",
                        "A6",
                        "D",
                        "WE"
                    ]
                }
            ],
            "async_ports": [
                "O",
                "A0",
                "A1",
                "A2",
                "A3",
                "A4",
                "A5",
                "A6"
            ]
        },
        {
            "name": "SRLC32E",
            "description": "32-Bit Shift Register Look-Up-Table with Carry and Clock Enable",
            "clk_ports": [
                {
                    "name": "CLK",
                    "sync_ports": [
                        "Q",
                        "Q31",
                        "A",
                        "CE",
                        "D"
                    ]
                }
            ],
            "async_ports": [
                "Q",
                "A"
            ]
        },
        {
            "name": "ODDR",
            "description": "Dedicated Dual Data Rate(DDR) Output Register",
            "clk_ports": [
                {
                    "name": "C",
                    "sync_ports": [
                        "Q",
                        "CE",
                        "D1",
                        "D2",
                        "R",
                        "S"
                    ]
                }
            ],
            "async_ports": [
                "Q",
                "R",
                "S"
            ]
        },
        {
            "name": "IDDR",
            "description": "Dual Data Rate Input D Flip-Flop",
            "clk_ports": [
                {
                    "name": "C",
                    "sync_ports": [
                        "Q1",
                        "Q2",
                        "CE",
                        "D",
                        "R",
                        "S"
                    ]
                }
            ],
            "async_ports": [
                "Q1",
                "Q2",
                "R",
                "S"
            ]
        },
        {
            "name": "DSP48E1",
            "description": "18X18 Signed Multiplier Followed by Three-Input Adder plus ALU with Pipeline Registers",
            "clk_ports": [
                {
                    "name": "CLK",
                    "sync_ports": [
                        "ACIN",
                        "ALUMODE",
                        "A",
                        "BCIN",
                        "B",
                        "CARRYINSEL",
                        "C",
                        "D",
                        "INMODE",
                        "OPMODE",
                        "PCIN",
                        "CARRYCASCIN",
                        "CARRYIN",
                        "CEA1",
                        "CEA2",
                        "CEAD",
                        "CEALUMODE",
                        "CEB1",
                        "CEB2",
                        "CEC",
                        "CECARRYIN",
                        "CECTRL",
                        "CED",
                        "CEINMODE",
                        "CEM",
                        "CEP",
                        "MULTSIGNIN",
                        "RSTA",
                        "RSTALLCARRYIN",
                        "RSTALUMODE",
                        "RSTB",
                        "RSTC",
                        "RSTCTRL",
                        "RSTD",
                        "RSTINMODE",
                        "RSTM",
                        "RSTP",
                        "ACOUT",
                        "BCOUT",
                        "CARRYOUT",
                        "PCOUT",
                        "P",
                        "CARRYCASCOUT",
                        "MULTSIGNOUT",
                        "OVERFLOW",
                        "PATTERNBDETECT",
                        "PATTERNDETECT",
                        "UNDERFLOW"
                    ]
                }
            ]
        },
        {
            "name": "FIFO18E1",
            "description": "18 Kb FIFO(First-In-First-Out) Block RAM Memory",
            "clk_ports": [
                {
                    "name": "RDCLK",
                    "sync_ports": [
                        "DO",
                        "DOP",
                        "RDEN",
                        "RSTREG",
                        "REGCE",
                        "EMPTY",
                        "ALMOSTEMPTY",
                        "RDCOUNT",
                        "RDERR"
                    ]
                },
                {
                    "name": "WRCLK",
                    "sync_ports": [
                        "DI",
                        "DIP",
                        "WREN",
                        "FULL",
                        "ALMOSTFULL",
                        "WRCOUNT",
                        "WRERR"
                    ]
                }
            ],
            "async_ports": [
                "RST",
                "DOP",
                "DO",
                "RDCOUNT",
                "WRCOUNT",
                "ALMOSTEMPTY",
                "ALMOSTFULL",
                "EMPTY",
                "FULL",
                "RDERR",
                "WRERR"
            ]
        },
        {
            "name": "FIFO36E1",
            "description": "36 Kb FIFO(First-In-First-Out) Block RAM Memory",
            "clk_ports": [
                {
                    "name": "RDCLK",
                    "sync_ports": [
                        "DO",
                        "DOP",
                        "RDEN",
                        "RSTREG",
                        "REGCE",
                        "EMPTY",
                        "ALMOSTEMPTY",
                        "RDCOUNT",
                        "RDERR",
                        "SBITERR",
                        "DBITERR",
                        "ECCPARITY"
                    ]
                },
                {
                    "name": "WRCLK",
                    "sync_ports": [
                        "DI",
                        "DIP",
                        "WREN",
                        "FULL",
                        "ALMOSTFULL",
                        "WRCOUNT",
                        "WRERR",
                        "INJECTDBITERR",
                        "INJECTSBITERR"
                    ]
                }
            ],
            "async_ports": [
                "RST",
                "DOP",
                "DO",
                "RDCOUNT",
                "WRCOUNT",
                "ALMOSTEMPTY",
                "ALMOSTFULL",
                "EMPTY",
                "FULL",
                "RDERR",
                "WRERR",
                "SBITERR",
                "DBITERR",
                "ECCPARITY"
            ]
        }
    ]
}