<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Address Translation</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part50.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part52.htm">Next &gt;</a></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark92">&zwnj;</a>Address Translation<a name="bookmark106">&zwnj;</a></p><p style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">Each NoC access point (NAP) has its own private address translation table that is configured through the bitstream. The address translation table allows the NAP to remap various endpoints. For example, the NAP can remap the address of each GDDR6 controller, along with pages within each controller memory space. Similarly, each NAP can remap pages within the DDR4 memory space, and can even remap other NAP endpoints.</p><p style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">Address translation can be useful for a number of reasons. For example, if it is desired to have several engines accessing GDDR6 and to reuse the same RTL for each engine, this can be easily accomplished. A module can be written to access GDDR6 0, but then the translation tables can be configured to point to the particular GDDR6 that is closest to each instance of the engine.</p><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="672" height="56" alt="image" src="Image_085.png"/></span></p><div class="textbox" style="border:0.8pt solid #F7DF92;display:block;min-height:41.3pt;width:503.2pt;"><p class="s22" style="padding-top: 4pt;padding-left: 30pt;text-indent: 0pt;text-align: left;">Caution</p><p class="s23" style="padding-top: 6pt;padding-left: 30pt;text-indent: 0pt;text-align: left;">Configuration of the address translation table in the NAP is not currently available in the ACE tool suite.</p></div><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 10pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">Additionally, access to certain endpoints can be prevented, for example, to add security such that two engines can be prevented from accessing the same memory. The I/O Designer Toolkit 2D NoC configuration GUI in ACE provides a simple way to disable access per 2D NoC row to various endpoints such as GDDR6, DDR4, PCIe 0, PCIe 1, FCU, CSR space, and the NAPs.</p><p style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The following tables list the bits available for address translation within the specific address spaces. Bits that are available for address translation are highlighted in yellow.</p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part52.htm">DDR4</a><a class="toc0" href="part53.htm">GDDR6</a><a class="toc0" href="part54.htm">NAP</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part50.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part52.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
