/*
* -------------------------------------------------------------------
* --                      Intel Proprietary
* --              Copyright (C) 2014 Intel Corporation
* --                    All Rights Reserved
* -------------------------------------------------------------------
* --           Auto-generated by /p/slx/pvesv/wfr_autogen/utils/scripts/i_csrs/i_csrs.pl 
* --  i_csrs.pl Version 1.5 last modified on Tuesday 7/29/14 09:09:34
* --   /p/slx/pvesv/wfr_autogen/utils/scripts/i_csrs/i_csrs.pl -C -S fxr_linkmux -o /p/slx/pvesv/fxr_autogen/fxr /p/slx/pvesv/fxr_autogen/Fox_River/xml/300_Memory_Map.xml /p/slx/pvesv/fxr_autogen/Fox_River/xml/356_Memory_Map_LinkMux.xml  
* --------------------------------------------------------------------
*/

#ifndef DEF_FXR_LINKMUX_SW_DEF
#define DEF_FXR_LINKMUX_SW_DEF

#define FXR_NUM_CONTEXTS				256
#define FXR_NUM_PIDS					4096
#define FXR_MAX_CONTEXT					255
#define FXR_TX_CONTEXT_ENTRIES				128
#define FXR_TX_CONTEXT_MAX				127
#define FXR_RX_CONTEXT_ENTRIES				16
#define FXR_RX_CONTEXT_MAX				15
#define FXR_NUM_SL					32
#define FXR_MAX_SL					31
#define LM_PKEY_ARRAY_SIZE				64
#define LM_OFFSET_PORT0					0x08000
#define LM_OFFSET_PORT1					0x10000
#define LM_PKEY_OFFSET					0x01000
#define LM_SC_TO_VL_OFFSET				0x02000
#define LM_SC_TO_SL_OFFSET				0x03000
/*
* Table #3 of 356_Memory_Map_LinkMux.xml - LM_CONFIG
* This register provides general configuration for the Link Mux.
*/
#define FXR_LM_CONFIG					(FXR_LM + 0x000000000000)
#define FXR_LM_CONFIG_RESETCSR				0x0000000000000000ull
#define FXR_LM_CONFIG_FORCE_LOOPBACK_SHIFT		3
#define FXR_LM_CONFIG_FORCE_LOOPBACK_MASK		0x1ull
#define FXR_LM_CONFIG_FORCE_LOOPBACK_SMASK		0x8ull
#define FXR_LM_CONFIG_ENABLE_FAIL_OVER_SHIFT		2
#define FXR_LM_CONFIG_ENABLE_FAIL_OVER_MASK		0x1ull
#define FXR_LM_CONFIG_ENABLE_FAIL_OVER_SMASK		0x4ull
#define FXR_LM_CONFIG_SYMMETRIC_PORTS_SHIFT		1
#define FXR_LM_CONFIG_SYMMETRIC_PORTS_MASK		0x1ull
#define FXR_LM_CONFIG_SYMMETRIC_PORTS_SMASK		0x2ull
#define FXR_LM_CONFIG_NEAR_LOOPBACK_DISABLE_SHIFT	0
#define FXR_LM_CONFIG_NEAR_LOOPBACK_DISABLE_MASK	0x1ull
#define FXR_LM_CONFIG_NEAR_LOOPBACK_DISABLE_SMASK	0x1ull
/*
* Table #4 of 356_Memory_Map_LinkMux.xml - LM_CONFIG_PORT0
* This register holds general configuration information for a port.
*/
#define FXR_LM_CONFIG_PORT0				(FXR_LM + 0x000000008000)
#define FXR_LM_CONFIG_PORT0_RESETCSR			0x0000000000000000ull
#define FXR_LM_CONFIG_PORT0_IMPLICIT_PKEY_8B_SHIFT	48
#define FXR_LM_CONFIG_PORT0_IMPLICIT_PKEY_8B_MASK	0xFFFFull
#define FXR_LM_CONFIG_PORT0_IMPLICIT_PKEY_8B_SMASK	0xFFFF000000000000ull
#define FXR_LM_CONFIG_PORT0_IMPLICIT_PKEY_10B_SHIFT	32
#define FXR_LM_CONFIG_PORT0_IMPLICIT_PKEY_10B_MASK	0xFFFull
#define FXR_LM_CONFIG_PORT0_IMPLICIT_PKEY_10B_SMASK	0xFFF00000000ull
#define FXR_LM_CONFIG_PORT0_DLID_SHIFT			8
#define FXR_LM_CONFIG_PORT0_DLID_MASK			0xFFFFFFull
#define FXR_LM_CONFIG_PORT0_DLID_SMASK			0xFFFFFF00ull
#define FXR_LM_CONFIG_PORT0_LMC_WIDTH_SHIFT		4
#define FXR_LM_CONFIG_PORT0_LMC_WIDTH_MASK		0xFull
#define FXR_LM_CONFIG_PORT0_LMC_WIDTH_SMASK		0xF0ull
#define FXR_LM_CONFIG_PORT0_DROP_SC15_SHIFT		3
#define FXR_LM_CONFIG_PORT0_DROP_SC15_MASK		0x1ull
#define FXR_LM_CONFIG_PORT0_DROP_SC15_SMASK		0x8ull
#define FXR_LM_CONFIG_PORT0_DROP_SHIFT			2
#define FXR_LM_CONFIG_PORT0_DROP_MASK			0x1ull
#define FXR_LM_CONFIG_PORT0_DROP_SMASK			0x4ull
#define FXR_LM_CONFIG_PORT0_LMC_ENABLE_SHIFT		1
#define FXR_LM_CONFIG_PORT0_LMC_ENABLE_MASK		0x1ull
#define FXR_LM_CONFIG_PORT0_LMC_ENABLE_SMASK		0x2ull
#define FXR_LM_CONFIG_PORT0_ENABLE_PKEY_SHIFT		0
#define FXR_LM_CONFIG_PORT0_ENABLE_PKEY_MASK		0x1ull
#define FXR_LM_CONFIG_PORT0_ENABLE_PKEY_SMASK		0x1ull
/*
* Table #5 of 356_Memory_Map_LinkMux.xml - LM_FP_TIMER_PORT0
* This register holds the forward progress timeout value.
*/
#define FXR_LM_FP_TIMER_PORT0				(FXR_LM + 0x000000008008)
#define FXR_LM_FP_TIMER_PORT0_RESETCSR			0x0000000000000000ull
#define FXR_LM_FP_TIMER_PORT0_TIMEOUT_SHIFT		0
#define FXR_LM_FP_TIMER_PORT0_TIMEOUT_MASK		0xFFFFFFFFFFFFull
#define FXR_LM_FP_TIMER_PORT0_TIMEOUT_SMASK		0xFFFFFFFFFFFFull
/*
* Table #6 of 356_Memory_Map_LinkMux.xml - LM_PKEY_ARRAY_PORT0
* This  array consists of a 64 entry CAM, with each entry having a bit to 
* indicate if it is a full or limited member of the partition. A parity bit is 
* also stored to cover the CAM entry, and the parity of the low 15 bits of the 
* incoming PKEY is checked before allowing a match. CAM entries that are invalid 
* will contain 0x0000 in the low order bits.
*/
#define FXR_LM_PKEY_ARRAY_PORT0				(FXR_LM + 0x000000009000)
#define FXR_LM_PKEY_ARRAY_PORT0_RESETCSR		0x0000000000000000ull
#define FXR_LM_PKEY_ARRAY_PORT0_PARITY_SHIFT		16
#define FXR_LM_PKEY_ARRAY_PORT0_PARITY_MASK		0x1ull
#define FXR_LM_PKEY_ARRAY_PORT0_PARITY_SMASK		0x10000ull
#define FXR_LM_PKEY_ARRAY_PORT0_MEMBER_TYPE_SHIFT	15
#define FXR_LM_PKEY_ARRAY_PORT0_MEMBER_TYPE_MASK	0x1ull
#define FXR_LM_PKEY_ARRAY_PORT0_MEMBER_TYPE_SMASK	0x8000ull
#define FXR_LM_PKEY_ARRAY_PORT0_CAM_ENTRY_SHIFT		0
#define FXR_LM_PKEY_ARRAY_PORT0_CAM_ENTRY_MASK		0x7FFFull
#define FXR_LM_PKEY_ARRAY_PORT0_CAM_ENTRY_SMASK		0x7FFFull
/*
* Table #7 of 356_Memory_Map_LinkMux.xml - LM_CONFIG_PORT1
* This register holds general configuration information for a port.
*/
#define FXR_LM_CONFIG_PORT1				(FXR_LM + 0x000000010000)
#define FXR_LM_CONFIG_PORT1_RESETCSR			0x0000000000000000ull
#define FXR_LM_CONFIG_PORT1_IMPLICIT_PKEY_8B_SHIFT	48
#define FXR_LM_CONFIG_PORT1_IMPLICIT_PKEY_8B_MASK	0xFFFFull
#define FXR_LM_CONFIG_PORT1_IMPLICIT_PKEY_8B_SMASK	0xFFFF000000000000ull
#define FXR_LM_CONFIG_PORT1_IMPLICIT_PKEY_10B_SHIFT	32
#define FXR_LM_CONFIG_PORT1_IMPLICIT_PKEY_10B_MASK	0xFFFull
#define FXR_LM_CONFIG_PORT1_IMPLICIT_PKEY_10B_SMASK	0xFFF00000000ull
#define FXR_LM_CONFIG_PORT1_DLID_SHIFT			8
#define FXR_LM_CONFIG_PORT1_DLID_MASK			0xFFFFFFull
#define FXR_LM_CONFIG_PORT1_DLID_SMASK			0xFFFFFF00ull
#define FXR_LM_CONFIG_PORT1_LMC_WIDTH_SHIFT		4
#define FXR_LM_CONFIG_PORT1_LMC_WIDTH_MASK		0xFull
#define FXR_LM_CONFIG_PORT1_LMC_WIDTH_SMASK		0xF0ull
#define FXR_LM_CONFIG_PORT1_DROP_SC15_SHIFT		3
#define FXR_LM_CONFIG_PORT1_DROP_SC15_MASK		0x1ull
#define FXR_LM_CONFIG_PORT1_DROP_SC15_SMASK		0x8ull
#define FXR_LM_CONFIG_PORT1_DROP_SHIFT			2
#define FXR_LM_CONFIG_PORT1_DROP_MASK			0x1ull
#define FXR_LM_CONFIG_PORT1_DROP_SMASK			0x4ull
#define FXR_LM_CONFIG_PORT1_LMC_ENABLE_SHIFT		1
#define FXR_LM_CONFIG_PORT1_LMC_ENABLE_MASK		0x1ull
#define FXR_LM_CONFIG_PORT1_LMC_ENABLE_SMASK		0x2ull
#define FXR_LM_CONFIG_PORT1_ENABLE_PKEY_SHIFT		0
#define FXR_LM_CONFIG_PORT1_ENABLE_PKEY_MASK		0x1ull
#define FXR_LM_CONFIG_PORT1_ENABLE_PKEY_SMASK		0x1ull
/*
* Table #8 of 356_Memory_Map_LinkMux.xml - LM_FP_TIMER_PORT1
* This register holds the forward progress timeout value.
*/
#define FXR_LM_FP_TIMER_PORT1				(FXR_LM + 0x000000010008)
#define FXR_LM_FP_TIMER_PORT1_RESETCSR			0x0000000000000000ull
#define FXR_LM_FP_TIMER_PORT1_TIMEOUT_SHIFT		0
#define FXR_LM_FP_TIMER_PORT1_TIMEOUT_MASK		0xFFFFFFFFFFFFull
#define FXR_LM_FP_TIMER_PORT1_TIMEOUT_SMASK		0xFFFFFFFFFFFFull
/*
* Table #9 of 356_Memory_Map_LinkMux.xml - LM_PKEY_ARRAY_PORT1
* This  array consists of a 64 entry CAM, with each entry having a bit to 
* indicate if it is a full or limited member of the partition. A parity bit is 
* also stored to cover the CAM entry, and the parity of the low 15 bits of the 
* incoming PKEY is checked before allowing a match. CAM entries that are invalid 
* will contain 0x0000 in the low order bits.
*/
#define FXR_LM_PKEY_ARRAY_PORT1				(FXR_LM + 0x000000011000)
#define FXR_LM_PKEY_ARRAY_PORT1_RESETCSR		0x0000000000000000ull
#define FXR_LM_PKEY_ARRAY_PORT1_PARITY_SHIFT		16
#define FXR_LM_PKEY_ARRAY_PORT1_PARITY_MASK		0x1ull
#define FXR_LM_PKEY_ARRAY_PORT1_PARITY_SMASK		0x10000ull
#define FXR_LM_PKEY_ARRAY_PORT1_MEMBER_TYPE_SHIFT	15
#define FXR_LM_PKEY_ARRAY_PORT1_MEMBER_TYPE_MASK	0x1ull
#define FXR_LM_PKEY_ARRAY_PORT1_MEMBER_TYPE_SMASK	0x8000ull
#define FXR_LM_PKEY_ARRAY_PORT1_CAM_ENTRY_SHIFT		0
#define FXR_LM_PKEY_ARRAY_PORT1_CAM_ENTRY_MASK		0x7FFFull
#define FXR_LM_PKEY_ARRAY_PORT1_CAM_ENTRY_SMASK		0x7FFFull

#endif 		/* DEF_FXR_LINKMUX_SW_DEF */
