WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1285943 cumulative IPC: 3.888 (Simulation time: 00 hr 00 min 15 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1285943 cumulative IPC: 3.888 (Simulation time: 00 hr 00 min 15 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 81778146 heartbeat IPC: 0.1223 cumulative IPC: 0.06212 (Simulation time: 00 hr 04 min 45 sec)
Simulation finished CPU 0 instructions: 5000000 cycles: 80492205 cumulative IPC: 0.06212 (Simulation time: 00 hr 04 min 45 sec)
Simulation complete CPU 0 instructions: 5000000 cycles: 80492205 cumulative IPC: 0.06212 (Simulation time: 00 hr 04 min 45 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_250B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.06212 instructions: 5000000 cycles: 80492205
CPU 0 Branch Prediction Accuracy: 92.34% MPKI: 23.34 Average ROB Occupancy at Mispredict: 23.26
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.268
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 23.1
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     752774 HIT:     306739 MISS:     446035
LLC LOAD         ACCESS:     707376 HIT:     269940 MISS:     437436
LLC RFO          ACCESS:        468 HIT:        260 MISS:        208
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      27951 HIT:      27950 MISS:          1
LLC TRANSLATION  ACCESS:      16979 HIT:       8589 MISS:       8390
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 698.1 cycles
cpu0_DTLB TOTAL        ACCESS:    1344323 HIT:     153013 MISS:    1191310
cpu0_DTLB LOAD         ACCESS:    1344323 HIT:     153013 MISS:    1191310
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.06 cycles
cpu0_ITLB TOTAL        ACCESS:          6 HIT:          6 MISS:          0
cpu0_ITLB LOAD         ACCESS:          6 HIT:          6 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1483263 HIT:     135987 MISS:    1347276
cpu0_L1D LOAD         ACCESS:    1407785 HIT:      80635 MISS:    1327150
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      56320 HIT:      55027 MISS:       1293
cpu0_L1D TRANSLATION  ACCESS:      19158 HIT:        325 MISS:      18833
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 249.5 cycles
cpu0_L1I TOTAL        ACCESS:          7 HIT:          4 MISS:          3
cpu0_L1I LOAD         ACCESS:          7 HIT:          4 MISS:          3
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 241 cycles
cpu0_L2C TOTAL        ACCESS:     970387 HIT:     245564 MISS:     724823
cpu0_L2C LOAD         ACCESS:     920111 HIT:     212735 MISS:     707376
cpu0_L2C RFO          ACCESS:        781 HIT:        313 MISS:        468
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      30687 HIT:      30687 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:      18808 HIT:       1829 MISS:      16979
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 450.2 cycles
cpu0_STLB TOTAL        ACCESS:     869131 HIT:     855080 MISS:      14051
cpu0_STLB LOAD         ACCESS:     869131 HIT:     855080 MISS:      14051
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 657.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3538
  ROW_BUFFER_MISS:     442310
 AVG DBUS CONGESTED CYCLE: 3.989
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1316
  FULL:      23730
