

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sat Jul 19 17:37:32 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MM_FunctionPipeline
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.972 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    5|    5|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|    18|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|     360|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     274|    -|
|Register         |        -|     -|     335|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    18|     335|     636|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+---+----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+------------------+---------+----+---+----+-----+
    |mul_8s_8s_16_1_1_U1  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U2  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U3  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U4  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U5  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U6  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U7  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U8  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U9  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    +---------------------+------------------+---------+----+---+----+-----+
    |Total                |                  |        0|   0|  0| 360|    0|
    +---------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_16ns_16_4_1_U12  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U13  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U16  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U17  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U20  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U21  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U24  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U25  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U27  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U10   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U11   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U14   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U15   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U18   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U19   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U22   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U23   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U26   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+----+---+----+------------+------------+
    | Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+----+---+----+------------+------------+
    |ap_enable_pp0  |       xor|   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+
    |Total          |          |   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |a_0_Addr_A_orig          |  20|          4|   32|        128|
    |a_1_Addr_A_orig          |  20|          4|   32|        128|
    |a_2_Addr_A_orig          |  20|          4|   32|        128|
    |ap_NS_fsm                |  31|          6|    1|          6|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |b_0_Addr_A_orig          |  20|          4|   32|        128|
    |b_1_Addr_A_orig          |  20|          4|   32|        128|
    |b_2_Addr_A_orig          |  20|          4|   32|        128|
    |res_address0_local       |  31|          6|    4|         24|
    |res_address1_local       |  26|          5|    4|         20|
    |res_d0_local             |  31|          6|   16|         96|
    |res_d1_local             |  26|          5|   16|         80|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 274|         54|  234|        996|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |a_0_load_1_reg_725           |   8|   0|    8|          0|
    |a_2_load_2_reg_793           |   8|   0|    8|          0|
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |reg_342                      |   8|   0|    8|          0|
    |reg_346                      |   8|   0|    8|          0|
    |reg_350                      |   8|   0|    8|          0|
    |sext_ln26_10_reg_779         |  16|   0|   16|          0|
    |sext_ln26_11_reg_718         |  16|   0|   16|          0|
    |sext_ln26_12_reg_819         |  16|   0|   16|          0|
    |sext_ln26_13_reg_786         |  16|   0|   16|          0|
    |sext_ln26_14_reg_730         |  16|   0|   16|          0|
    |sext_ln26_15_reg_874         |  16|   0|   16|          0|
    |sext_ln26_16_reg_857         |  16|   0|   16|          0|
    |sext_ln26_17_reg_830         |  16|   0|   16|          0|
    |sext_ln26_1_reg_757          |  16|   0|   16|          0|
    |sext_ln26_2_reg_687          |  16|   0|   16|          0|
    |sext_ln26_3_reg_694          |  16|   0|   16|          0|
    |sext_ln26_4_reg_636          |  16|   0|   16|          0|
    |sext_ln26_5_reg_643          |  16|   0|   16|          0|
    |sext_ln26_6_reg_768          |  16|   0|   16|          0|
    |sext_ln26_7_reg_706          |  16|   0|   16|          0|
    |sext_ln26_8_reg_655          |  16|   0|   16|          0|
    |sext_ln26_9_reg_808          |  16|   0|   16|          0|
    |sext_ln26_reg_752            |  16|   0|   16|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 335|   0|  335|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|a_0_Addr_A    |  out|   32|        bram|           a_0|         array|
|a_0_EN_A      |  out|    1|        bram|           a_0|         array|
|a_0_WEN_A     |  out|    1|        bram|           a_0|         array|
|a_0_Din_A     |  out|    8|        bram|           a_0|         array|
|a_0_Dout_A    |   in|    8|        bram|           a_0|         array|
|a_0_Clk_A     |  out|    1|        bram|           a_0|         array|
|a_0_Rst_A     |  out|    1|        bram|           a_0|         array|
|a_1_Addr_A    |  out|   32|        bram|           a_1|         array|
|a_1_EN_A      |  out|    1|        bram|           a_1|         array|
|a_1_WEN_A     |  out|    1|        bram|           a_1|         array|
|a_1_Din_A     |  out|    8|        bram|           a_1|         array|
|a_1_Dout_A    |   in|    8|        bram|           a_1|         array|
|a_1_Clk_A     |  out|    1|        bram|           a_1|         array|
|a_1_Rst_A     |  out|    1|        bram|           a_1|         array|
|a_2_Addr_A    |  out|   32|        bram|           a_2|         array|
|a_2_EN_A      |  out|    1|        bram|           a_2|         array|
|a_2_WEN_A     |  out|    1|        bram|           a_2|         array|
|a_2_Din_A     |  out|    8|        bram|           a_2|         array|
|a_2_Dout_A    |   in|    8|        bram|           a_2|         array|
|a_2_Clk_A     |  out|    1|        bram|           a_2|         array|
|a_2_Rst_A     |  out|    1|        bram|           a_2|         array|
|b_0_Addr_A    |  out|   32|        bram|           b_0|         array|
|b_0_EN_A      |  out|    1|        bram|           b_0|         array|
|b_0_WEN_A     |  out|    1|        bram|           b_0|         array|
|b_0_Din_A     |  out|    8|        bram|           b_0|         array|
|b_0_Dout_A    |   in|    8|        bram|           b_0|         array|
|b_0_Clk_A     |  out|    1|        bram|           b_0|         array|
|b_0_Rst_A     |  out|    1|        bram|           b_0|         array|
|b_1_Addr_A    |  out|   32|        bram|           b_1|         array|
|b_1_EN_A      |  out|    1|        bram|           b_1|         array|
|b_1_WEN_A     |  out|    1|        bram|           b_1|         array|
|b_1_Din_A     |  out|    8|        bram|           b_1|         array|
|b_1_Dout_A    |   in|    8|        bram|           b_1|         array|
|b_1_Clk_A     |  out|    1|        bram|           b_1|         array|
|b_1_Rst_A     |  out|    1|        bram|           b_1|         array|
|b_2_Addr_A    |  out|   32|        bram|           b_2|         array|
|b_2_EN_A      |  out|    1|        bram|           b_2|         array|
|b_2_WEN_A     |  out|    1|        bram|           b_2|         array|
|b_2_Din_A     |  out|    8|        bram|           b_2|         array|
|b_2_Dout_A    |   in|    8|        bram|           b_2|         array|
|b_2_Clk_A     |  out|    1|        bram|           b_2|         array|
|b_2_Rst_A     |  out|    1|        bram|           b_2|         array|
|res_address0  |  out|    4|   ap_memory|           res|         array|
|res_ce0       |  out|    1|   ap_memory|           res|         array|
|res_we0       |  out|    1|   ap_memory|           res|         array|
|res_d0        |  out|   16|   ap_memory|           res|         array|
|res_address1  |  out|    4|   ap_memory|           res|         array|
|res_ce1       |  out|    1|   ap_memory|           res|         array|
|res_we1       |  out|    1|   ap_memory|           res|         array|
|res_d1        |  out|   16|   ap_memory|           res|         array|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 5, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr i8 %a_0, i64 0, i64 0" [../files/matrixmul.cpp:26]   --->   Operation 11 'getelementptr' 'a_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.67ns)   --->   "%a_0_load = load i2 %a_0_addr" [../files/matrixmul.cpp:26]   --->   Operation 12 'load' 'a_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr i8 %a_1, i64 0, i64 0" [../files/matrixmul.cpp:26]   --->   Operation 13 'getelementptr' 'a_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (0.67ns)   --->   "%a_1_load = load i2 %a_1_addr" [../files/matrixmul.cpp:26]   --->   Operation 14 'load' 'a_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%a_2_addr = getelementptr i8 %a_2, i64 0, i64 0" [../files/matrixmul.cpp:26]   --->   Operation 15 'getelementptr' 'a_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.67ns)   --->   "%a_2_load = load i2 %a_2_addr" [../files/matrixmul.cpp:26]   --->   Operation 16 'load' 'a_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%b_0_addr_2 = getelementptr i8 %b_0, i64 0, i64 2" [../files/matrixmul.cpp:26]   --->   Operation 17 'getelementptr' 'b_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.67ns)   --->   "%b_0_load_2 = load i2 %b_0_addr_2" [../files/matrixmul.cpp:26]   --->   Operation 18 'load' 'b_0_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%b_1_addr_2 = getelementptr i8 %b_1, i64 0, i64 2" [../files/matrixmul.cpp:26]   --->   Operation 19 'getelementptr' 'b_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.67ns)   --->   "%b_1_load_2 = load i2 %b_1_addr_2" [../files/matrixmul.cpp:26]   --->   Operation 20 'load' 'b_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%b_2_addr_2 = getelementptr i8 %b_2, i64 0, i64 2" [../files/matrixmul.cpp:26]   --->   Operation 21 'getelementptr' 'b_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.67ns)   --->   "%b_2_load_2 = load i2 %b_2_addr_2" [../files/matrixmul.cpp:26]   --->   Operation 22 'load' 'b_2_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>

State 2 <SV = 1> <Delay = 1.67>
ST_2 : Operation 23 [1/2] (0.67ns)   --->   "%a_0_load = load i2 %a_0_addr" [../files/matrixmul.cpp:26]   --->   Operation 23 'load' 'a_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 24 [1/2] (0.67ns)   --->   "%a_1_load = load i2 %a_1_addr" [../files/matrixmul.cpp:26]   --->   Operation 24 'load' 'a_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%b_0_addr_1 = getelementptr i8 %b_0, i64 0, i64 1" [../files/matrixmul.cpp:26]   --->   Operation 25 'getelementptr' 'b_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (0.67ns)   --->   "%b_0_load_1 = load i2 %b_0_addr_1" [../files/matrixmul.cpp:26]   --->   Operation 26 'load' 'b_0_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 27 [1/2] (0.67ns)   --->   "%a_2_load = load i2 %a_2_addr" [../files/matrixmul.cpp:26]   --->   Operation 27 'load' 'a_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln26_4 = sext i8 %a_2_load" [../files/matrixmul.cpp:26]   --->   Operation 28 'sext' 'sext_ln26_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (0.67ns)   --->   "%b_0_load_2 = load i2 %b_0_addr_2" [../files/matrixmul.cpp:26]   --->   Operation 29 'load' 'b_0_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln26_5 = sext i8 %b_0_load_2" [../files/matrixmul.cpp:26]   --->   Operation 30 'sext' 'sext_ln26_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [3/3] (0.99ns) (grouped into DSP with root node add_ln26)   --->   "%mul_ln26_1 = mul i16 %sext_ln26_5, i16 %sext_ln26_4" [../files/matrixmul.cpp:26]   --->   Operation 31 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%b_1_addr_1 = getelementptr i8 %b_1, i64 0, i64 1" [../files/matrixmul.cpp:26]   --->   Operation 32 'getelementptr' 'b_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (0.67ns)   --->   "%b_1_load_1 = load i2 %b_1_addr_1" [../files/matrixmul.cpp:26]   --->   Operation 33 'load' 'b_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 34 [1/2] (0.67ns)   --->   "%b_1_load_2 = load i2 %b_1_addr_2" [../files/matrixmul.cpp:26]   --->   Operation 34 'load' 'b_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln26_8 = sext i8 %b_1_load_2" [../files/matrixmul.cpp:26]   --->   Operation 35 'sext' 'sext_ln26_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_2)   --->   "%mul_ln26_4 = mul i16 %sext_ln26_8, i16 %sext_ln26_4" [../files/matrixmul.cpp:26]   --->   Operation 36 'mul' 'mul_ln26_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%b_2_addr_1 = getelementptr i8 %b_2, i64 0, i64 1" [../files/matrixmul.cpp:26]   --->   Operation 37 'getelementptr' 'b_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (0.67ns)   --->   "%b_2_load_1 = load i2 %b_2_addr_1" [../files/matrixmul.cpp:26]   --->   Operation 38 'load' 'b_2_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 39 [1/2] (0.67ns)   --->   "%b_2_load_2 = load i2 %b_2_addr_2" [../files/matrixmul.cpp:26]   --->   Operation 39 'load' 'b_2_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%a_0_addr_1 = getelementptr i8 %a_0, i64 0, i64 1" [../files/matrixmul.cpp:26]   --->   Operation 40 'getelementptr' 'a_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (0.67ns)   --->   "%a_0_load_1 = load i2 %a_0_addr_1" [../files/matrixmul.cpp:26]   --->   Operation 41 'load' 'a_0_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%a_1_addr_1 = getelementptr i8 %a_1, i64 0, i64 1" [../files/matrixmul.cpp:26]   --->   Operation 42 'getelementptr' 'a_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (0.67ns)   --->   "%a_1_load_1 = load i2 %a_1_addr_1" [../files/matrixmul.cpp:26]   --->   Operation 43 'load' 'a_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%a_2_addr_1 = getelementptr i8 %a_2, i64 0, i64 1" [../files/matrixmul.cpp:26]   --->   Operation 44 'getelementptr' 'a_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (0.67ns)   --->   "%a_2_load_1 = load i2 %a_2_addr_1" [../files/matrixmul.cpp:26]   --->   Operation 45 'load' 'a_2_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>

State 3 <SV = 2> <Delay = 1.67>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr i8 %b_0, i64 0, i64 0" [../files/matrixmul.cpp:26]   --->   Operation 46 'getelementptr' 'b_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (0.67ns)   --->   "%b_0_load = load i2 %b_0_addr" [../files/matrixmul.cpp:26]   --->   Operation 47 'load' 'b_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i8 %a_1_load" [../files/matrixmul.cpp:26]   --->   Operation 48 'sext' 'sext_ln26_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/2] (0.67ns)   --->   "%b_0_load_1 = load i2 %b_0_addr_1" [../files/matrixmul.cpp:26]   --->   Operation 49 'load' 'b_0_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln26_3 = sext i8 %b_0_load_1" [../files/matrixmul.cpp:26]   --->   Operation 50 'sext' 'sext_ln26_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [3/3] (0.99ns) (grouped into DSP with root node tmp_1)   --->   "%mul_ln26 = mul i16 %sext_ln26_3, i16 %sext_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 51 'mul' 'mul_ln26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [2/3] (0.99ns) (grouped into DSP with root node add_ln26)   --->   "%mul_ln26_1 = mul i16 %sext_ln26_5, i16 %sext_ln26_4" [../files/matrixmul.cpp:26]   --->   Operation 52 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr i8 %b_1, i64 0, i64 0" [../files/matrixmul.cpp:26]   --->   Operation 53 'getelementptr' 'b_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (0.67ns)   --->   "%b_1_load = load i2 %b_1_addr" [../files/matrixmul.cpp:26]   --->   Operation 54 'load' 'b_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 55 [1/2] (0.67ns)   --->   "%b_1_load_1 = load i2 %b_1_addr_1" [../files/matrixmul.cpp:26]   --->   Operation 55 'load' 'b_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln26_7 = sext i8 %b_1_load_1" [../files/matrixmul.cpp:26]   --->   Operation 56 'sext' 'sext_ln26_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [3/3] (0.99ns) (grouped into DSP with root node tmp_3)   --->   "%mul_ln26_3 = mul i16 %sext_ln26_7, i16 %sext_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 57 'mul' 'mul_ln26_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_2)   --->   "%mul_ln26_4 = mul i16 %sext_ln26_8, i16 %sext_ln26_4" [../files/matrixmul.cpp:26]   --->   Operation 58 'mul' 'mul_ln26_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%b_2_addr = getelementptr i8 %b_2, i64 0, i64 0" [../files/matrixmul.cpp:26]   --->   Operation 59 'getelementptr' 'b_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (0.67ns)   --->   "%b_2_load = load i2 %b_2_addr" [../files/matrixmul.cpp:26]   --->   Operation 60 'load' 'b_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 61 [1/2] (0.67ns)   --->   "%b_2_load_1 = load i2 %b_2_addr_1" [../files/matrixmul.cpp:26]   --->   Operation 61 'load' 'b_2_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln26_11 = sext i8 %b_2_load_2" [../files/matrixmul.cpp:26]   --->   Operation 62 'sext' 'sext_ln26_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_4)   --->   "%mul_ln26_7 = mul i16 %sext_ln26_11, i16 %sext_ln26_4" [../files/matrixmul.cpp:26]   --->   Operation 63 'mul' 'mul_ln26_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [1/2] (0.67ns)   --->   "%a_0_load_1 = load i2 %a_0_addr_1" [../files/matrixmul.cpp:26]   --->   Operation 64 'load' 'a_0_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 65 [1/2] (0.67ns)   --->   "%a_1_load_1 = load i2 %a_1_addr_1" [../files/matrixmul.cpp:26]   --->   Operation 65 'load' 'a_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 66 [1/2] (0.67ns)   --->   "%a_2_load_1 = load i2 %a_2_addr_1" [../files/matrixmul.cpp:26]   --->   Operation 66 'load' 'a_2_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln26_14 = sext i8 %a_2_load_1" [../files/matrixmul.cpp:26]   --->   Operation 67 'sext' 'sext_ln26_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_6)   --->   "%mul_ln26_10 = mul i16 %sext_ln26_14, i16 %sext_ln26_5" [../files/matrixmul.cpp:26]   --->   Operation 68 'mul' 'mul_ln26_10' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%a_0_addr_2 = getelementptr i8 %a_0, i64 0, i64 2" [../files/matrixmul.cpp:26]   --->   Operation 69 'getelementptr' 'a_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (0.67ns)   --->   "%a_0_load_2 = load i2 %a_0_addr_2" [../files/matrixmul.cpp:26]   --->   Operation 70 'load' 'a_0_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%a_1_addr_2 = getelementptr i8 %a_1, i64 0, i64 2" [../files/matrixmul.cpp:26]   --->   Operation 71 'getelementptr' 'a_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (0.67ns)   --->   "%a_1_load_2 = load i2 %a_1_addr_2" [../files/matrixmul.cpp:26]   --->   Operation 72 'load' 'a_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%a_2_addr_2 = getelementptr i8 %a_2, i64 0, i64 2" [../files/matrixmul.cpp:26]   --->   Operation 73 'getelementptr' 'a_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (0.67ns)   --->   "%a_2_load_2 = load i2 %a_2_addr_2" [../files/matrixmul.cpp:26]   --->   Operation 74 'load' 'a_2_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>

State 4 <SV = 3> <Delay = 2.97>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i8 %a_0_load" [../files/matrixmul.cpp:26]   --->   Operation 75 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/2] (0.67ns)   --->   "%b_0_load = load i2 %b_0_addr" [../files/matrixmul.cpp:26]   --->   Operation 76 'load' 'b_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i8 %b_0_load" [../files/matrixmul.cpp:26]   --->   Operation 77 'sext' 'sext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.65ns)   --->   "%tmp = mul i16 %sext_ln26_1, i16 %sext_ln26" [../files/matrixmul.cpp:26]   --->   Operation 78 'mul' 'tmp' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [2/3] (0.99ns) (grouped into DSP with root node tmp_1)   --->   "%mul_ln26 = mul i16 %sext_ln26_3, i16 %sext_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 79 'mul' 'mul_ln26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [1/3] (0.00ns) (grouped into DSP with root node add_ln26)   --->   "%mul_ln26_1 = mul i16 %sext_ln26_5, i16 %sext_ln26_4" [../files/matrixmul.cpp:26]   --->   Operation 80 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26 = add i16 %tmp, i16 %mul_ln26_1" [../files/matrixmul.cpp:26]   --->   Operation 81 'add' 'add_ln26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [1/2] (0.67ns)   --->   "%b_1_load = load i2 %b_1_addr" [../files/matrixmul.cpp:26]   --->   Operation 82 'load' 'b_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln26_6 = sext i8 %b_1_load" [../files/matrixmul.cpp:26]   --->   Operation 83 'sext' 'sext_ln26_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.65ns)   --->   "%tmp_2 = mul i16 %sext_ln26_6, i16 %sext_ln26" [../files/matrixmul.cpp:26]   --->   Operation 84 'mul' 'tmp_2' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [2/3] (0.99ns) (grouped into DSP with root node tmp_3)   --->   "%mul_ln26_3 = mul i16 %sext_ln26_7, i16 %sext_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 85 'mul' 'mul_ln26_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_2)   --->   "%mul_ln26_4 = mul i16 %sext_ln26_8, i16 %sext_ln26_4" [../files/matrixmul.cpp:26]   --->   Operation 86 'mul' 'mul_ln26_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 87 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_2 = add i16 %tmp_2, i16 %mul_ln26_4" [../files/matrixmul.cpp:26]   --->   Operation 87 'add' 'add_ln26_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 88 [1/2] (0.67ns)   --->   "%b_2_load = load i2 %b_2_addr" [../files/matrixmul.cpp:26]   --->   Operation 88 'load' 'b_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln26_10 = sext i8 %b_2_load_1" [../files/matrixmul.cpp:26]   --->   Operation 89 'sext' 'sext_ln26_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [3/3] (0.99ns) (grouped into DSP with root node tmp_5)   --->   "%mul_ln26_6 = mul i16 %sext_ln26_10, i16 %sext_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 90 'mul' 'mul_ln26_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 91 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_4)   --->   "%mul_ln26_7 = mul i16 %sext_ln26_11, i16 %sext_ln26_4" [../files/matrixmul.cpp:26]   --->   Operation 91 'mul' 'mul_ln26_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln26_13 = sext i8 %a_1_load_1" [../files/matrixmul.cpp:26]   --->   Operation 92 'sext' 'sext_ln26_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [3/3] (0.99ns) (grouped into DSP with root node tmp_7)   --->   "%mul_ln26_9 = mul i16 %sext_ln26_13, i16 %sext_ln26_3" [../files/matrixmul.cpp:26]   --->   Operation 93 'mul' 'mul_ln26_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 94 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_6)   --->   "%mul_ln26_10 = mul i16 %sext_ln26_14, i16 %sext_ln26_5" [../files/matrixmul.cpp:26]   --->   Operation 94 'mul' 'mul_ln26_10' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 95 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_8)   --->   "%mul_ln26_13 = mul i16 %sext_ln26_14, i16 %sext_ln26_8" [../files/matrixmul.cpp:26]   --->   Operation 95 'mul' 'mul_ln26_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 96 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_10)   --->   "%mul_ln26_16 = mul i16 %sext_ln26_14, i16 %sext_ln26_11" [../files/matrixmul.cpp:26]   --->   Operation 96 'mul' 'mul_ln26_16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 97 [1/2] (0.67ns)   --->   "%a_0_load_2 = load i2 %a_0_addr_2" [../files/matrixmul.cpp:26]   --->   Operation 97 'load' 'a_0_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 98 [1/2] (0.67ns)   --->   "%a_1_load_2 = load i2 %a_1_addr_2" [../files/matrixmul.cpp:26]   --->   Operation 98 'load' 'a_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 99 [1/2] (0.67ns)   --->   "%a_2_load_2 = load i2 %a_2_addr_2" [../files/matrixmul.cpp:26]   --->   Operation 99 'load' 'a_2_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>

State 5 <SV = 4> <Delay = 2.29>
ST_5 : Operation 100 [1/3] (0.00ns) (grouped into DSP with root node tmp_1)   --->   "%mul_ln26 = mul i16 %sext_ln26_3, i16 %sext_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 100 'mul' 'mul_ln26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 101 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26 = add i16 %tmp, i16 %mul_ln26_1" [../files/matrixmul.cpp:26]   --->   Operation 101 'add' 'add_ln26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 102 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp_1 = add i16 %add_ln26, i16 %mul_ln26" [../files/matrixmul.cpp:26]   --->   Operation 102 'add' 'tmp_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 103 [1/3] (0.00ns) (grouped into DSP with root node tmp_3)   --->   "%mul_ln26_3 = mul i16 %sext_ln26_7, i16 %sext_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 103 'mul' 'mul_ln26_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 104 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_2 = add i16 %tmp_2, i16 %mul_ln26_4" [../files/matrixmul.cpp:26]   --->   Operation 104 'add' 'add_ln26_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 105 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp_3 = add i16 %add_ln26_2, i16 %mul_ln26_3" [../files/matrixmul.cpp:26]   --->   Operation 105 'add' 'tmp_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln26_9 = sext i8 %b_2_load" [../files/matrixmul.cpp:26]   --->   Operation 106 'sext' 'sext_ln26_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (1.65ns)   --->   "%tmp_4 = mul i16 %sext_ln26_9, i16 %sext_ln26" [../files/matrixmul.cpp:26]   --->   Operation 107 'mul' 'tmp_4' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [2/3] (0.99ns) (grouped into DSP with root node tmp_5)   --->   "%mul_ln26_6 = mul i16 %sext_ln26_10, i16 %sext_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 108 'mul' 'mul_ln26_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 109 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_4)   --->   "%mul_ln26_7 = mul i16 %sext_ln26_11, i16 %sext_ln26_4" [../files/matrixmul.cpp:26]   --->   Operation 109 'mul' 'mul_ln26_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 110 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_4 = add i16 %tmp_4, i16 %mul_ln26_7" [../files/matrixmul.cpp:26]   --->   Operation 110 'add' 'add_ln26_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln26_12 = sext i8 %a_0_load_1" [../files/matrixmul.cpp:26]   --->   Operation 111 'sext' 'sext_ln26_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (1.65ns)   --->   "%tmp_6 = mul i16 %sext_ln26_12, i16 %sext_ln26_1" [../files/matrixmul.cpp:26]   --->   Operation 112 'mul' 'tmp_6' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [2/3] (0.99ns) (grouped into DSP with root node tmp_7)   --->   "%mul_ln26_9 = mul i16 %sext_ln26_13, i16 %sext_ln26_3" [../files/matrixmul.cpp:26]   --->   Operation 113 'mul' 'mul_ln26_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_6)   --->   "%mul_ln26_10 = mul i16 %sext_ln26_14, i16 %sext_ln26_5" [../files/matrixmul.cpp:26]   --->   Operation 114 'mul' 'mul_ln26_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_6 = add i16 %tmp_6, i16 %mul_ln26_10" [../files/matrixmul.cpp:26]   --->   Operation 115 'add' 'add_ln26_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [3/3] (0.99ns) (grouped into DSP with root node tmp_9)   --->   "%mul_ln26_12 = mul i16 %sext_ln26_13, i16 %sext_ln26_7" [../files/matrixmul.cpp:26]   --->   Operation 116 'mul' 'mul_ln26_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_8)   --->   "%mul_ln26_13 = mul i16 %sext_ln26_14, i16 %sext_ln26_8" [../files/matrixmul.cpp:26]   --->   Operation 117 'mul' 'mul_ln26_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [3/3] (0.99ns) (grouped into DSP with root node tmp_11)   --->   "%mul_ln26_15 = mul i16 %sext_ln26_13, i16 %sext_ln26_10" [../files/matrixmul.cpp:26]   --->   Operation 118 'mul' 'mul_ln26_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 119 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_10)   --->   "%mul_ln26_16 = mul i16 %sext_ln26_14, i16 %sext_ln26_11" [../files/matrixmul.cpp:26]   --->   Operation 119 'mul' 'mul_ln26_16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln26_17 = sext i8 %a_2_load_2" [../files/matrixmul.cpp:26]   --->   Operation 120 'sext' 'sext_ln26_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_12)   --->   "%mul_ln26_19 = mul i16 %sext_ln26_17, i16 %sext_ln26_5" [../files/matrixmul.cpp:26]   --->   Operation 121 'mul' 'mul_ln26_19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 122 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_14)   --->   "%mul_ln26_22 = mul i16 %sext_ln26_17, i16 %sext_ln26_8" [../files/matrixmul.cpp:26]   --->   Operation 122 'mul' 'mul_ln26_22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.29>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 0" [../files/matrixmul.cpp:28]   --->   Operation 123 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%res_addr_1 = getelementptr i16 %res, i64 0, i64 1" [../files/matrixmul.cpp:28]   --->   Operation 124 'getelementptr' 'res_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp_1 = add i16 %add_ln26, i16 %mul_ln26" [../files/matrixmul.cpp:26]   --->   Operation 125 'add' 'tmp_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 126 [1/1] (0.67ns)   --->   "%store_ln28 = store i16 %tmp_1, i4 %res_addr" [../files/matrixmul.cpp:28]   --->   Operation 126 'store' 'store_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_6 : Operation 127 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp_3 = add i16 %add_ln26_2, i16 %mul_ln26_3" [../files/matrixmul.cpp:26]   --->   Operation 127 'add' 'tmp_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 128 [1/1] (0.67ns)   --->   "%store_ln28 = store i16 %tmp_3, i4 %res_addr_1" [../files/matrixmul.cpp:28]   --->   Operation 128 'store' 'store_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_6 : Operation 129 [1/3] (0.00ns) (grouped into DSP with root node tmp_5)   --->   "%mul_ln26_6 = mul i16 %sext_ln26_10, i16 %sext_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 129 'mul' 'mul_ln26_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 130 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_4 = add i16 %tmp_4, i16 %mul_ln26_7" [../files/matrixmul.cpp:26]   --->   Operation 130 'add' 'add_ln26_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 131 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp_5 = add i16 %add_ln26_4, i16 %mul_ln26_6" [../files/matrixmul.cpp:26]   --->   Operation 131 'add' 'tmp_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 132 [1/3] (0.00ns) (grouped into DSP with root node tmp_7)   --->   "%mul_ln26_9 = mul i16 %sext_ln26_13, i16 %sext_ln26_3" [../files/matrixmul.cpp:26]   --->   Operation 132 'mul' 'mul_ln26_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 133 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_6 = add i16 %tmp_6, i16 %mul_ln26_10" [../files/matrixmul.cpp:26]   --->   Operation 133 'add' 'add_ln26_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 134 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp_7 = add i16 %add_ln26_6, i16 %mul_ln26_9" [../files/matrixmul.cpp:26]   --->   Operation 134 'add' 'tmp_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 135 [1/1] (1.65ns)   --->   "%tmp_8 = mul i16 %sext_ln26_12, i16 %sext_ln26_6" [../files/matrixmul.cpp:26]   --->   Operation 135 'mul' 'tmp_8' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [2/3] (0.99ns) (grouped into DSP with root node tmp_9)   --->   "%mul_ln26_12 = mul i16 %sext_ln26_13, i16 %sext_ln26_7" [../files/matrixmul.cpp:26]   --->   Operation 136 'mul' 'mul_ln26_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 137 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_8)   --->   "%mul_ln26_13 = mul i16 %sext_ln26_14, i16 %sext_ln26_8" [../files/matrixmul.cpp:26]   --->   Operation 137 'mul' 'mul_ln26_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 138 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_8 = add i16 %tmp_8, i16 %mul_ln26_13" [../files/matrixmul.cpp:26]   --->   Operation 138 'add' 'add_ln26_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 139 [1/1] (1.65ns)   --->   "%tmp_10 = mul i16 %sext_ln26_12, i16 %sext_ln26_9" [../files/matrixmul.cpp:26]   --->   Operation 139 'mul' 'tmp_10' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [2/3] (0.99ns) (grouped into DSP with root node tmp_11)   --->   "%mul_ln26_15 = mul i16 %sext_ln26_13, i16 %sext_ln26_10" [../files/matrixmul.cpp:26]   --->   Operation 140 'mul' 'mul_ln26_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 141 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_10)   --->   "%mul_ln26_16 = mul i16 %sext_ln26_14, i16 %sext_ln26_11" [../files/matrixmul.cpp:26]   --->   Operation 141 'mul' 'mul_ln26_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 142 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_10 = add i16 %tmp_10, i16 %mul_ln26_16" [../files/matrixmul.cpp:26]   --->   Operation 142 'add' 'add_ln26_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln26_16 = sext i8 %a_1_load_2" [../files/matrixmul.cpp:26]   --->   Operation 143 'sext' 'sext_ln26_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [3/3] (0.99ns) (grouped into DSP with root node tmp_13)   --->   "%mul_ln26_18 = mul i16 %sext_ln26_16, i16 %sext_ln26_3" [../files/matrixmul.cpp:26]   --->   Operation 144 'mul' 'mul_ln26_18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 145 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_12)   --->   "%mul_ln26_19 = mul i16 %sext_ln26_17, i16 %sext_ln26_5" [../files/matrixmul.cpp:26]   --->   Operation 145 'mul' 'mul_ln26_19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 146 [3/3] (0.99ns) (grouped into DSP with root node tmp_15)   --->   "%mul_ln26_21 = mul i16 %sext_ln26_16, i16 %sext_ln26_7" [../files/matrixmul.cpp:26]   --->   Operation 146 'mul' 'mul_ln26_21' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 147 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_14)   --->   "%mul_ln26_22 = mul i16 %sext_ln26_17, i16 %sext_ln26_8" [../files/matrixmul.cpp:26]   --->   Operation 147 'mul' 'mul_ln26_22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 148 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_16)   --->   "%mul_ln26_25 = mul i16 %sext_ln26_17, i16 %sext_ln26_11" [../files/matrixmul.cpp:26]   --->   Operation 148 'mul' 'mul_ln26_25' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.29>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%res_addr_2 = getelementptr i16 %res, i64 0, i64 2" [../files/matrixmul.cpp:28]   --->   Operation 149 'getelementptr' 'res_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%res_addr_3 = getelementptr i16 %res, i64 0, i64 3" [../files/matrixmul.cpp:28]   --->   Operation 150 'getelementptr' 'res_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp_5 = add i16 %add_ln26_4, i16 %mul_ln26_6" [../files/matrixmul.cpp:26]   --->   Operation 151 'add' 'tmp_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 152 [1/1] (0.67ns)   --->   "%store_ln28 = store i16 %tmp_5, i4 %res_addr_2" [../files/matrixmul.cpp:28]   --->   Operation 152 'store' 'store_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 153 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp_7 = add i16 %add_ln26_6, i16 %mul_ln26_9" [../files/matrixmul.cpp:26]   --->   Operation 153 'add' 'tmp_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 154 [1/1] (0.67ns)   --->   "%store_ln28 = store i16 %tmp_7, i4 %res_addr_3" [../files/matrixmul.cpp:28]   --->   Operation 154 'store' 'store_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 155 [1/3] (0.00ns) (grouped into DSP with root node tmp_9)   --->   "%mul_ln26_12 = mul i16 %sext_ln26_13, i16 %sext_ln26_7" [../files/matrixmul.cpp:26]   --->   Operation 155 'mul' 'mul_ln26_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 156 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_8 = add i16 %tmp_8, i16 %mul_ln26_13" [../files/matrixmul.cpp:26]   --->   Operation 156 'add' 'add_ln26_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 157 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp_9 = add i16 %add_ln26_8, i16 %mul_ln26_12" [../files/matrixmul.cpp:26]   --->   Operation 157 'add' 'tmp_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 158 [1/3] (0.00ns) (grouped into DSP with root node tmp_11)   --->   "%mul_ln26_15 = mul i16 %sext_ln26_13, i16 %sext_ln26_10" [../files/matrixmul.cpp:26]   --->   Operation 158 'mul' 'mul_ln26_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 159 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_10 = add i16 %tmp_10, i16 %mul_ln26_16" [../files/matrixmul.cpp:26]   --->   Operation 159 'add' 'add_ln26_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 160 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp_11 = add i16 %add_ln26_10, i16 %mul_ln26_15" [../files/matrixmul.cpp:26]   --->   Operation 160 'add' 'tmp_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln26_15 = sext i8 %a_0_load_2" [../files/matrixmul.cpp:26]   --->   Operation 161 'sext' 'sext_ln26_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (1.65ns)   --->   "%tmp_12 = mul i16 %sext_ln26_15, i16 %sext_ln26_1" [../files/matrixmul.cpp:26]   --->   Operation 162 'mul' 'tmp_12' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [2/3] (0.99ns) (grouped into DSP with root node tmp_13)   --->   "%mul_ln26_18 = mul i16 %sext_ln26_16, i16 %sext_ln26_3" [../files/matrixmul.cpp:26]   --->   Operation 163 'mul' 'mul_ln26_18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 164 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_12)   --->   "%mul_ln26_19 = mul i16 %sext_ln26_17, i16 %sext_ln26_5" [../files/matrixmul.cpp:26]   --->   Operation 164 'mul' 'mul_ln26_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 165 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_12 = add i16 %tmp_12, i16 %mul_ln26_19" [../files/matrixmul.cpp:26]   --->   Operation 165 'add' 'add_ln26_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 166 [1/1] (1.65ns)   --->   "%tmp_14 = mul i16 %sext_ln26_15, i16 %sext_ln26_6" [../files/matrixmul.cpp:26]   --->   Operation 166 'mul' 'tmp_14' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [2/3] (0.99ns) (grouped into DSP with root node tmp_15)   --->   "%mul_ln26_21 = mul i16 %sext_ln26_16, i16 %sext_ln26_7" [../files/matrixmul.cpp:26]   --->   Operation 167 'mul' 'mul_ln26_21' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 168 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_14)   --->   "%mul_ln26_22 = mul i16 %sext_ln26_17, i16 %sext_ln26_8" [../files/matrixmul.cpp:26]   --->   Operation 168 'mul' 'mul_ln26_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 169 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_14 = add i16 %tmp_14, i16 %mul_ln26_22" [../files/matrixmul.cpp:26]   --->   Operation 169 'add' 'add_ln26_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 170 [3/3] (0.99ns) (grouped into DSP with root node tmp_17)   --->   "%mul_ln26_24 = mul i16 %sext_ln26_16, i16 %sext_ln26_10" [../files/matrixmul.cpp:26]   --->   Operation 170 'mul' 'mul_ln26_24' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 171 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_16)   --->   "%mul_ln26_25 = mul i16 %sext_ln26_17, i16 %sext_ln26_11" [../files/matrixmul.cpp:26]   --->   Operation 171 'mul' 'mul_ln26_25' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.29>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%res_addr_4 = getelementptr i16 %res, i64 0, i64 4" [../files/matrixmul.cpp:28]   --->   Operation 172 'getelementptr' 'res_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%res_addr_5 = getelementptr i16 %res, i64 0, i64 5" [../files/matrixmul.cpp:28]   --->   Operation 173 'getelementptr' 'res_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp_9 = add i16 %add_ln26_8, i16 %mul_ln26_12" [../files/matrixmul.cpp:26]   --->   Operation 174 'add' 'tmp_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 175 [1/1] (0.67ns)   --->   "%store_ln28 = store i16 %tmp_9, i4 %res_addr_4" [../files/matrixmul.cpp:28]   --->   Operation 175 'store' 'store_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_8 : Operation 176 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp_11 = add i16 %add_ln26_10, i16 %mul_ln26_15" [../files/matrixmul.cpp:26]   --->   Operation 176 'add' 'tmp_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 177 [1/1] (0.67ns)   --->   "%store_ln28 = store i16 %tmp_11, i4 %res_addr_5" [../files/matrixmul.cpp:28]   --->   Operation 177 'store' 'store_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_8 : Operation 178 [1/3] (0.00ns) (grouped into DSP with root node tmp_13)   --->   "%mul_ln26_18 = mul i16 %sext_ln26_16, i16 %sext_ln26_3" [../files/matrixmul.cpp:26]   --->   Operation 178 'mul' 'mul_ln26_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 179 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_12 = add i16 %tmp_12, i16 %mul_ln26_19" [../files/matrixmul.cpp:26]   --->   Operation 179 'add' 'add_ln26_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 180 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp_13 = add i16 %add_ln26_12, i16 %mul_ln26_18" [../files/matrixmul.cpp:26]   --->   Operation 180 'add' 'tmp_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 181 [1/3] (0.00ns) (grouped into DSP with root node tmp_15)   --->   "%mul_ln26_21 = mul i16 %sext_ln26_16, i16 %sext_ln26_7" [../files/matrixmul.cpp:26]   --->   Operation 181 'mul' 'mul_ln26_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 182 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_14 = add i16 %tmp_14, i16 %mul_ln26_22" [../files/matrixmul.cpp:26]   --->   Operation 182 'add' 'add_ln26_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 183 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp_15 = add i16 %add_ln26_14, i16 %mul_ln26_21" [../files/matrixmul.cpp:26]   --->   Operation 183 'add' 'tmp_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 184 [1/1] (1.65ns)   --->   "%tmp_16 = mul i16 %sext_ln26_15, i16 %sext_ln26_9" [../files/matrixmul.cpp:26]   --->   Operation 184 'mul' 'tmp_16' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [2/3] (0.99ns) (grouped into DSP with root node tmp_17)   --->   "%mul_ln26_24 = mul i16 %sext_ln26_16, i16 %sext_ln26_10" [../files/matrixmul.cpp:26]   --->   Operation 185 'mul' 'mul_ln26_24' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 186 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_16)   --->   "%mul_ln26_25 = mul i16 %sext_ln26_17, i16 %sext_ln26_11" [../files/matrixmul.cpp:26]   --->   Operation 186 'mul' 'mul_ln26_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 187 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_16 = add i16 %tmp_16, i16 %mul_ln26_25" [../files/matrixmul.cpp:26]   --->   Operation 187 'add' 'add_ln26_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 1.32>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%res_addr_6 = getelementptr i16 %res, i64 0, i64 6" [../files/matrixmul.cpp:28]   --->   Operation 188 'getelementptr' 'res_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%res_addr_7 = getelementptr i16 %res, i64 0, i64 7" [../files/matrixmul.cpp:28]   --->   Operation 189 'getelementptr' 'res_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 190 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp_13 = add i16 %add_ln26_12, i16 %mul_ln26_18" [../files/matrixmul.cpp:26]   --->   Operation 190 'add' 'tmp_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 191 [1/1] (0.67ns)   --->   "%store_ln28 = store i16 %tmp_13, i4 %res_addr_6" [../files/matrixmul.cpp:28]   --->   Operation 191 'store' 'store_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_9 : Operation 192 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp_15 = add i16 %add_ln26_14, i16 %mul_ln26_21" [../files/matrixmul.cpp:26]   --->   Operation 192 'add' 'tmp_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 193 [1/1] (0.67ns)   --->   "%store_ln28 = store i16 %tmp_15, i4 %res_addr_7" [../files/matrixmul.cpp:28]   --->   Operation 193 'store' 'store_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_9 : Operation 194 [1/3] (0.00ns) (grouped into DSP with root node tmp_17)   --->   "%mul_ln26_24 = mul i16 %sext_ln26_16, i16 %sext_ln26_10" [../files/matrixmul.cpp:26]   --->   Operation 194 'mul' 'mul_ln26_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 195 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_16 = add i16 %tmp_16, i16 %mul_ln26_25" [../files/matrixmul.cpp:26]   --->   Operation 195 'add' 'add_ln26_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 196 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp_17 = add i16 %add_ln26_16, i16 %mul_ln26_24" [../files/matrixmul.cpp:26]   --->   Operation 196 'add' 'tmp_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 1.32>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%res_addr_8 = getelementptr i16 %res, i64 0, i64 8" [../files/matrixmul.cpp:28]   --->   Operation 197 'getelementptr' 'res_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FunctionPipeline/hls_config.cfg:15]   --->   Operation 198 'specpipeline' 'specpipeline_ln15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../files/matrixmul.cpp:4]   --->   Operation 199 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %a_0, i64 666, i64 207, i64 4294967295"   --->   Operation 201 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_0"   --->   Operation 202 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %a_1, i64 666, i64 207, i64 4294967295"   --->   Operation 204 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_1"   --->   Operation 205 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %a_2, i64 666, i64 207, i64 4294967295"   --->   Operation 207 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_2"   --->   Operation 208 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %b_0, i64 666, i64 207, i64 4294967295"   --->   Operation 210 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_0"   --->   Operation 211 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %b_1, i64 666, i64 207, i64 4294967295"   --->   Operation 213 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_1"   --->   Operation 214 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %b_2, i64 666, i64 207, i64 4294967295"   --->   Operation 216 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_2"   --->   Operation 217 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 219 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 220 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp_17 = add i16 %add_ln26_16, i16 %mul_ln26_24" [../files/matrixmul.cpp:26]   --->   Operation 220 'add' 'tmp_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 221 [1/1] (0.67ns)   --->   "%store_ln28 = store i16 %tmp_17, i4 %res_addr_8" [../files/matrixmul.cpp:28]   --->   Operation 221 'store' 'store_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [../files/matrixmul.cpp:31]   --->   Operation 222 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ a_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ a_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ b_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ b_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ b_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_0_addr          (getelementptr) [ 00100000000]
a_1_addr          (getelementptr) [ 00100000000]
a_2_addr          (getelementptr) [ 00100000000]
b_0_addr_2        (getelementptr) [ 00100000000]
b_1_addr_2        (getelementptr) [ 00100000000]
b_2_addr_2        (getelementptr) [ 00100000000]
a_0_load          (load         ) [ 00011000000]
a_1_load          (load         ) [ 00010000000]
b_0_addr_1        (getelementptr) [ 00010000000]
a_2_load          (load         ) [ 00000000000]
sext_ln26_4       (sext         ) [ 00011100000]
b_0_load_2        (load         ) [ 00000000000]
sext_ln26_5       (sext         ) [ 01111111000]
b_1_addr_1        (getelementptr) [ 00010000000]
b_1_load_2        (load         ) [ 00000000000]
sext_ln26_8       (sext         ) [ 01111111000]
b_2_addr_1        (getelementptr) [ 00010000000]
b_2_load_2        (load         ) [ 00010000000]
a_0_addr_1        (getelementptr) [ 00010000000]
a_1_addr_1        (getelementptr) [ 00010000000]
a_2_addr_1        (getelementptr) [ 00010000000]
b_0_addr          (getelementptr) [ 00001000000]
sext_ln26_2       (sext         ) [ 01001110000]
b_0_load_1        (load         ) [ 00000000000]
sext_ln26_3       (sext         ) [ 01111111100]
b_1_addr          (getelementptr) [ 00001000000]
b_1_load_1        (load         ) [ 00000000000]
sext_ln26_7       (sext         ) [ 01111111100]
b_2_addr          (getelementptr) [ 00001000000]
b_2_load_1        (load         ) [ 00001000000]
sext_ln26_11      (sext         ) [ 01111111100]
a_0_load_1        (load         ) [ 00001100000]
a_1_load_1        (load         ) [ 00001000000]
a_2_load_1        (load         ) [ 00000000000]
sext_ln26_14      (sext         ) [ 01001110000]
a_0_addr_2        (getelementptr) [ 00001000000]
a_1_addr_2        (getelementptr) [ 00001000000]
a_2_addr_2        (getelementptr) [ 00001000000]
sext_ln26         (sext         ) [ 00000100000]
b_0_load          (load         ) [ 00000000000]
sext_ln26_1       (sext         ) [ 01100111000]
tmp               (mul          ) [ 00000100000]
mul_ln26_1        (mul          ) [ 00000100000]
b_1_load          (load         ) [ 00000000000]
sext_ln26_6       (sext         ) [ 01100111000]
tmp_2             (mul          ) [ 00000100000]
mul_ln26_4        (mul          ) [ 00000100000]
b_2_load          (load         ) [ 00000100000]
sext_ln26_10      (sext         ) [ 01111111110]
sext_ln26_13      (sext         ) [ 01100111000]
a_0_load_2        (load         ) [ 01100111000]
a_1_load_2        (load         ) [ 01000110000]
a_2_load_2        (load         ) [ 00000100000]
mul_ln26          (mul          ) [ 01000010000]
add_ln26          (add          ) [ 01000010000]
mul_ln26_3        (mul          ) [ 01000010000]
add_ln26_2        (add          ) [ 01000010000]
sext_ln26_9       (sext         ) [ 01110011100]
tmp_4             (mul          ) [ 01000010000]
mul_ln26_7        (mul          ) [ 01000010000]
sext_ln26_12      (sext         ) [ 01000010000]
tmp_6             (mul          ) [ 01000010000]
mul_ln26_10       (mul          ) [ 01000010000]
sext_ln26_17      (sext         ) [ 01110011100]
res_addr          (getelementptr) [ 00000000000]
res_addr_1        (getelementptr) [ 00000000000]
tmp_1             (add          ) [ 00000000000]
store_ln28        (store        ) [ 00000000000]
tmp_3             (add          ) [ 00000000000]
store_ln28        (store        ) [ 00000000000]
mul_ln26_6        (mul          ) [ 00100001000]
add_ln26_4        (add          ) [ 00100001000]
mul_ln26_9        (mul          ) [ 00100001000]
add_ln26_6        (add          ) [ 00100001000]
tmp_8             (mul          ) [ 00100001000]
mul_ln26_13       (mul          ) [ 00100001000]
tmp_10            (mul          ) [ 00100001000]
mul_ln26_16       (mul          ) [ 00100001000]
sext_ln26_16      (sext         ) [ 00111001110]
res_addr_2        (getelementptr) [ 00000000000]
res_addr_3        (getelementptr) [ 00000000000]
tmp_5             (add          ) [ 00000000000]
store_ln28        (store        ) [ 00000000000]
tmp_7             (add          ) [ 00000000000]
store_ln28        (store        ) [ 00000000000]
mul_ln26_12       (mul          ) [ 00010000100]
add_ln26_8        (add          ) [ 00010000100]
mul_ln26_15       (mul          ) [ 00010000100]
add_ln26_10       (add          ) [ 00010000100]
sext_ln26_15      (sext         ) [ 00010000100]
tmp_12            (mul          ) [ 00010000100]
mul_ln26_19       (mul          ) [ 00010000100]
tmp_14            (mul          ) [ 00010000100]
mul_ln26_22       (mul          ) [ 00010000100]
res_addr_4        (getelementptr) [ 00000000000]
res_addr_5        (getelementptr) [ 00000000000]
tmp_9             (add          ) [ 00000000000]
store_ln28        (store        ) [ 00000000000]
tmp_11            (add          ) [ 00000000000]
store_ln28        (store        ) [ 00000000000]
mul_ln26_18       (mul          ) [ 00001000010]
add_ln26_12       (add          ) [ 00001000010]
mul_ln26_21       (mul          ) [ 00001000010]
add_ln26_14       (add          ) [ 00001000010]
tmp_16            (mul          ) [ 00001000010]
mul_ln26_25       (mul          ) [ 00001000010]
res_addr_6        (getelementptr) [ 00000000000]
res_addr_7        (getelementptr) [ 00000000000]
tmp_13            (add          ) [ 00000000000]
store_ln28        (store        ) [ 00000000000]
tmp_15            (add          ) [ 00000000000]
store_ln28        (store        ) [ 00000000000]
mul_ln26_24       (mul          ) [ 00000100001]
add_ln26_16       (add          ) [ 00000100001]
res_addr_8        (getelementptr) [ 00000000000]
specpipeline_ln15 (specpipeline ) [ 00000000000]
spectopmodule_ln4 (spectopmodule) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
tmp_17            (add          ) [ 00000000000]
store_ln28        (store        ) [ 00000000000]
ret_ln31          (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="a_0_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="2" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_0_load/1 a_0_load_1/2 a_0_load_2/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="a_1_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="2" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_1_load/1 a_1_load_1/2 a_1_load_2/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="a_2_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_2_addr/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="2" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_2_load/1 a_2_load_1/2 a_2_load_2/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="b_0_addr_2_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="3" slack="0"/>
<pin id="106" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr_2/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="2" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_0_load_2/1 b_0_load_1/2 b_0_load/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="b_1_addr_2_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="3" slack="0"/>
<pin id="120" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="2" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_1_load_2/1 b_1_load_1/2 b_1_load/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="b_2_addr_2_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="3" slack="0"/>
<pin id="134" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_2_addr_2/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_2_load_2/1 b_2_load_1/2 b_2_load/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="b_0_addr_1_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr_1/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="b_1_addr_1_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr_1/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="b_2_addr_1_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_2_addr_1/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="a_0_addr_1_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="1" slack="0"/>
<pin id="175" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr_1/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="a_1_addr_1_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr_1/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="a_2_addr_1_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_2_addr_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="b_0_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="b_1_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="b_2_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_2_addr/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="a_0_addr_2_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="3" slack="0"/>
<pin id="229" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr_2/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="a_1_addr_2_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="3" slack="0"/>
<pin id="238" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr_2/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="a_2_addr_2_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="3" slack="0"/>
<pin id="247" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_2_addr_2/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="res_addr_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/6 "/>
</bind>
</comp>

<comp id="260" class="1004" name="res_addr_1_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_1/6 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="0" index="1" bw="16" slack="0"/>
<pin id="271" dir="0" index="2" bw="0" slack="0"/>
<pin id="273" dir="0" index="4" bw="4" slack="0"/>
<pin id="274" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="275" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="276" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/6 store_ln28/6 store_ln28/7 store_ln28/7 store_ln28/8 store_ln28/8 store_ln28/9 store_ln28/9 store_ln28/10 "/>
</bind>
</comp>

<comp id="279" class="1004" name="res_addr_2_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="3" slack="0"/>
<pin id="283" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_2/7 "/>
</bind>
</comp>

<comp id="287" class="1004" name="res_addr_3_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="3" slack="0"/>
<pin id="291" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_3/7 "/>
</bind>
</comp>

<comp id="297" class="1004" name="res_addr_4_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="4" slack="0"/>
<pin id="301" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_4/8 "/>
</bind>
</comp>

<comp id="305" class="1004" name="res_addr_5_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="4" slack="0"/>
<pin id="309" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_5/8 "/>
</bind>
</comp>

<comp id="315" class="1004" name="res_addr_6_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="4" slack="0"/>
<pin id="319" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_6/9 "/>
</bind>
</comp>

<comp id="323" class="1004" name="res_addr_7_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="4" slack="0"/>
<pin id="327" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_7/9 "/>
</bind>
</comp>

<comp id="333" class="1004" name="res_addr_8_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="5" slack="0"/>
<pin id="337" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_8/10 "/>
</bind>
</comp>

<comp id="342" class="1005" name="reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="2"/>
<pin id="344" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_0_load a_0_load_2 "/>
</bind>
</comp>

<comp id="346" class="1005" name="reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="1"/>
<pin id="348" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_1_load a_1_load_1 a_1_load_2 "/>
</bind>
</comp>

<comp id="350" class="1005" name="reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="1"/>
<pin id="352" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_2_load_2 b_2_load_1 b_2_load "/>
</bind>
</comp>

<comp id="354" class="1004" name="sext_ln26_4_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_4/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sext_ln26_5_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_5/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sext_ln26_8_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_8/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sext_ln26_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="1"/>
<pin id="368" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_2/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sext_ln26_3_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_3/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="sext_ln26_7_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_7/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sext_ln26_11_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="1"/>
<pin id="380" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_11/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="sext_ln26_14_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="0"/>
<pin id="384" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_14/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sext_ln26_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="2"/>
<pin id="388" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sext_ln26_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="0" index="1" bw="8" slack="0"/>
<pin id="397" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="sext_ln26_6_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_6/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="0" index="1" bw="8" slack="0"/>
<pin id="407" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="sext_ln26_10_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="1"/>
<pin id="412" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_10/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="sext_ln26_13_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="1"/>
<pin id="416" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_13/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="sext_ln26_9_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="1"/>
<pin id="420" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_9/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_4_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="0" index="1" bw="8" slack="1"/>
<pin id="425" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="sext_ln26_12_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="2"/>
<pin id="429" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_12/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_6_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="0" index="1" bw="8" slack="1"/>
<pin id="433" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="sext_ln26_17_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="1"/>
<pin id="437" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_17/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_8_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="1"/>
<pin id="440" dir="0" index="1" bw="8" slack="2"/>
<pin id="441" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_10_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="1"/>
<pin id="444" dir="0" index="1" bw="8" slack="1"/>
<pin id="445" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="sext_ln26_16_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="2"/>
<pin id="448" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_16/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="sext_ln26_15_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="3"/>
<pin id="452" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_15/7 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_12_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="8" slack="3"/>
<pin id="457" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_14_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="0"/>
<pin id="461" dir="0" index="1" bw="8" slack="3"/>
<pin id="462" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_14/7 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_16_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="1"/>
<pin id="466" dir="0" index="1" bw="8" slack="3"/>
<pin id="467" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_16/8 "/>
</bind>
</comp>

<comp id="468" class="1007" name="grp_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="0"/>
<pin id="470" dir="0" index="1" bw="8" slack="0"/>
<pin id="471" dir="0" index="2" bw="16" slack="0"/>
<pin id="472" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_1/2 add_ln26/4 "/>
</bind>
</comp>

<comp id="476" class="1007" name="grp_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="0"/>
<pin id="478" dir="0" index="1" bw="8" slack="0"/>
<pin id="479" dir="0" index="2" bw="16" slack="0"/>
<pin id="480" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_4/2 add_ln26_2/4 "/>
</bind>
</comp>

<comp id="484" class="1007" name="grp_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="0" index="1" bw="8" slack="0"/>
<pin id="487" dir="0" index="2" bw="16" slack="0"/>
<pin id="488" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26/3 tmp_1/5 "/>
</bind>
</comp>

<comp id="493" class="1007" name="grp_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="0"/>
<pin id="495" dir="0" index="1" bw="8" slack="0"/>
<pin id="496" dir="0" index="2" bw="16" slack="0"/>
<pin id="497" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_3/3 tmp_3/5 "/>
</bind>
</comp>

<comp id="502" class="1007" name="grp_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="0" index="1" bw="8" slack="1"/>
<pin id="505" dir="0" index="2" bw="16" slack="0"/>
<pin id="506" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_7/3 add_ln26_4/5 "/>
</bind>
</comp>

<comp id="509" class="1007" name="grp_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="0"/>
<pin id="511" dir="0" index="1" bw="8" slack="1"/>
<pin id="512" dir="0" index="2" bw="16" slack="0"/>
<pin id="513" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_10/3 add_ln26_6/5 "/>
</bind>
</comp>

<comp id="516" class="1007" name="grp_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="0"/>
<pin id="518" dir="0" index="1" bw="8" slack="1"/>
<pin id="519" dir="0" index="2" bw="16" slack="0"/>
<pin id="520" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_6/4 tmp_5/6 "/>
</bind>
</comp>

<comp id="524" class="1007" name="grp_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="0"/>
<pin id="526" dir="0" index="1" bw="8" slack="1"/>
<pin id="527" dir="0" index="2" bw="16" slack="0"/>
<pin id="528" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_9/4 tmp_7/6 "/>
</bind>
</comp>

<comp id="532" class="1007" name="grp_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="1"/>
<pin id="534" dir="0" index="1" bw="8" slack="2"/>
<pin id="535" dir="0" index="2" bw="16" slack="0"/>
<pin id="536" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_13/4 add_ln26_8/6 "/>
</bind>
</comp>

<comp id="538" class="1007" name="grp_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="1"/>
<pin id="540" dir="0" index="1" bw="8" slack="1"/>
<pin id="541" dir="0" index="2" bw="16" slack="0"/>
<pin id="542" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_16/4 add_ln26_10/6 "/>
</bind>
</comp>

<comp id="544" class="1007" name="grp_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="1"/>
<pin id="546" dir="0" index="1" bw="8" slack="2"/>
<pin id="547" dir="0" index="2" bw="16" slack="0"/>
<pin id="548" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_12/5 tmp_9/7 "/>
</bind>
</comp>

<comp id="551" class="1007" name="grp_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="1"/>
<pin id="553" dir="0" index="1" bw="8" slack="1"/>
<pin id="554" dir="0" index="2" bw="16" slack="0"/>
<pin id="555" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_15/5 tmp_11/7 "/>
</bind>
</comp>

<comp id="558" class="1007" name="grp_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="0" index="1" bw="8" slack="3"/>
<pin id="561" dir="0" index="2" bw="16" slack="0"/>
<pin id="562" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_19/5 add_ln26_12/7 "/>
</bind>
</comp>

<comp id="565" class="1007" name="grp_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="0" index="1" bw="8" slack="3"/>
<pin id="568" dir="0" index="2" bw="16" slack="0"/>
<pin id="569" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_22/5 add_ln26_14/7 "/>
</bind>
</comp>

<comp id="572" class="1007" name="grp_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="0"/>
<pin id="574" dir="0" index="1" bw="8" slack="3"/>
<pin id="575" dir="0" index="2" bw="16" slack="0"/>
<pin id="576" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_18/6 tmp_13/8 "/>
</bind>
</comp>

<comp id="580" class="1007" name="grp_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="0"/>
<pin id="582" dir="0" index="1" bw="8" slack="3"/>
<pin id="583" dir="0" index="2" bw="16" slack="0"/>
<pin id="584" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_21/6 tmp_15/8 "/>
</bind>
</comp>

<comp id="588" class="1007" name="grp_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="1"/>
<pin id="590" dir="0" index="1" bw="8" slack="3"/>
<pin id="591" dir="0" index="2" bw="16" slack="0"/>
<pin id="592" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_25/6 add_ln26_16/8 "/>
</bind>
</comp>

<comp id="594" class="1007" name="grp_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="1"/>
<pin id="596" dir="0" index="1" bw="8" slack="3"/>
<pin id="597" dir="0" index="2" bw="16" slack="0"/>
<pin id="598" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_24/7 tmp_17/9 "/>
</bind>
</comp>

<comp id="601" class="1005" name="a_0_addr_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="2" slack="1"/>
<pin id="603" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr "/>
</bind>
</comp>

<comp id="606" class="1005" name="a_1_addr_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="2" slack="1"/>
<pin id="608" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr "/>
</bind>
</comp>

<comp id="611" class="1005" name="a_2_addr_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="2" slack="1"/>
<pin id="613" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_2_addr "/>
</bind>
</comp>

<comp id="616" class="1005" name="b_0_addr_2_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="2" slack="1"/>
<pin id="618" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_0_addr_2 "/>
</bind>
</comp>

<comp id="621" class="1005" name="b_1_addr_2_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="2" slack="1"/>
<pin id="623" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr_2 "/>
</bind>
</comp>

<comp id="626" class="1005" name="b_2_addr_2_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="2" slack="1"/>
<pin id="628" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_2_addr_2 "/>
</bind>
</comp>

<comp id="631" class="1005" name="b_0_addr_1_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="2" slack="1"/>
<pin id="633" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_0_addr_1 "/>
</bind>
</comp>

<comp id="636" class="1005" name="sext_ln26_4_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="16" slack="1"/>
<pin id="638" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_4 "/>
</bind>
</comp>

<comp id="643" class="1005" name="sext_ln26_5_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="16" slack="1"/>
<pin id="645" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_5 "/>
</bind>
</comp>

<comp id="650" class="1005" name="b_1_addr_1_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="2" slack="1"/>
<pin id="652" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr_1 "/>
</bind>
</comp>

<comp id="655" class="1005" name="sext_ln26_8_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="16" slack="1"/>
<pin id="657" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_8 "/>
</bind>
</comp>

<comp id="662" class="1005" name="b_2_addr_1_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="2" slack="1"/>
<pin id="664" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_2_addr_1 "/>
</bind>
</comp>

<comp id="667" class="1005" name="a_0_addr_1_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="2" slack="1"/>
<pin id="669" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr_1 "/>
</bind>
</comp>

<comp id="672" class="1005" name="a_1_addr_1_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="2" slack="1"/>
<pin id="674" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr_1 "/>
</bind>
</comp>

<comp id="677" class="1005" name="a_2_addr_1_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="2" slack="1"/>
<pin id="679" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_2_addr_1 "/>
</bind>
</comp>

<comp id="682" class="1005" name="b_0_addr_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="2" slack="1"/>
<pin id="684" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_0_addr "/>
</bind>
</comp>

<comp id="687" class="1005" name="sext_ln26_2_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="16" slack="1"/>
<pin id="689" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_2 "/>
</bind>
</comp>

<comp id="694" class="1005" name="sext_ln26_3_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="16" slack="1"/>
<pin id="696" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_3 "/>
</bind>
</comp>

<comp id="701" class="1005" name="b_1_addr_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="2" slack="1"/>
<pin id="703" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr "/>
</bind>
</comp>

<comp id="706" class="1005" name="sext_ln26_7_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="16" slack="1"/>
<pin id="708" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_7 "/>
</bind>
</comp>

<comp id="713" class="1005" name="b_2_addr_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="2" slack="1"/>
<pin id="715" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_2_addr "/>
</bind>
</comp>

<comp id="718" class="1005" name="sext_ln26_11_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="16" slack="1"/>
<pin id="720" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_11 "/>
</bind>
</comp>

<comp id="725" class="1005" name="a_0_load_1_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="8" slack="2"/>
<pin id="727" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_0_load_1 "/>
</bind>
</comp>

<comp id="730" class="1005" name="sext_ln26_14_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="16" slack="1"/>
<pin id="732" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_14 "/>
</bind>
</comp>

<comp id="737" class="1005" name="a_0_addr_2_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="2" slack="1"/>
<pin id="739" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr_2 "/>
</bind>
</comp>

<comp id="742" class="1005" name="a_1_addr_2_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="2" slack="1"/>
<pin id="744" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr_2 "/>
</bind>
</comp>

<comp id="747" class="1005" name="a_2_addr_2_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="2" slack="1"/>
<pin id="749" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_2_addr_2 "/>
</bind>
</comp>

<comp id="752" class="1005" name="sext_ln26_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="16" slack="1"/>
<pin id="754" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26 "/>
</bind>
</comp>

<comp id="757" class="1005" name="sext_ln26_1_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="16" slack="1"/>
<pin id="759" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_1 "/>
</bind>
</comp>

<comp id="763" class="1005" name="tmp_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="16" slack="1"/>
<pin id="765" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="768" class="1005" name="sext_ln26_6_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="16" slack="2"/>
<pin id="770" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln26_6 "/>
</bind>
</comp>

<comp id="774" class="1005" name="tmp_2_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="16" slack="1"/>
<pin id="776" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="779" class="1005" name="sext_ln26_10_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="16" slack="1"/>
<pin id="781" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_10 "/>
</bind>
</comp>

<comp id="786" class="1005" name="sext_ln26_13_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="16" slack="1"/>
<pin id="788" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_13 "/>
</bind>
</comp>

<comp id="793" class="1005" name="a_2_load_2_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="8" slack="1"/>
<pin id="795" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_2_load_2 "/>
</bind>
</comp>

<comp id="798" class="1005" name="add_ln26_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="16" slack="1"/>
<pin id="800" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="803" class="1005" name="add_ln26_2_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="16" slack="1"/>
<pin id="805" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_2 "/>
</bind>
</comp>

<comp id="808" class="1005" name="sext_ln26_9_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="16" slack="1"/>
<pin id="810" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_9 "/>
</bind>
</comp>

<comp id="814" class="1005" name="tmp_4_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="16" slack="1"/>
<pin id="816" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="819" class="1005" name="sext_ln26_12_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="16" slack="1"/>
<pin id="821" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_12 "/>
</bind>
</comp>

<comp id="825" class="1005" name="tmp_6_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="16" slack="1"/>
<pin id="827" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="830" class="1005" name="sext_ln26_17_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="16" slack="1"/>
<pin id="832" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_17 "/>
</bind>
</comp>

<comp id="837" class="1005" name="add_ln26_4_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="16" slack="1"/>
<pin id="839" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_4 "/>
</bind>
</comp>

<comp id="842" class="1005" name="add_ln26_6_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="16" slack="1"/>
<pin id="844" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_6 "/>
</bind>
</comp>

<comp id="847" class="1005" name="tmp_8_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="16" slack="1"/>
<pin id="849" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="852" class="1005" name="tmp_10_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="16" slack="1"/>
<pin id="854" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="857" class="1005" name="sext_ln26_16_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="16" slack="1"/>
<pin id="859" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_16 "/>
</bind>
</comp>

<comp id="864" class="1005" name="add_ln26_8_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="16" slack="1"/>
<pin id="866" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_8 "/>
</bind>
</comp>

<comp id="869" class="1005" name="add_ln26_10_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="16" slack="1"/>
<pin id="871" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_10 "/>
</bind>
</comp>

<comp id="874" class="1005" name="sext_ln26_15_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="16" slack="1"/>
<pin id="876" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_15 "/>
</bind>
</comp>

<comp id="879" class="1005" name="tmp_12_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="16" slack="1"/>
<pin id="881" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="884" class="1005" name="tmp_14_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="16" slack="1"/>
<pin id="886" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="889" class="1005" name="add_ln26_12_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="16" slack="1"/>
<pin id="891" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_12 "/>
</bind>
</comp>

<comp id="894" class="1005" name="add_ln26_14_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="16" slack="1"/>
<pin id="896" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_14 "/>
</bind>
</comp>

<comp id="899" class="1005" name="tmp_16_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="16" slack="1"/>
<pin id="901" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="904" class="1005" name="add_ln26_16_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="16" slack="1"/>
<pin id="906" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="73"><net_src comp="60" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="87"><net_src comp="74" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="88" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="102" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="116" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="130" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="152"><net_src comp="144" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="161"><net_src comp="153" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="170"><net_src comp="162" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="176"><net_src comp="0" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="14" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="18" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="179"><net_src comp="171" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="188"><net_src comp="180" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="194"><net_src comp="4" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="18" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="197"><net_src comp="189" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="203"><net_src comp="6" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="14" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="14" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="206"><net_src comp="198" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="212"><net_src comp="8" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="14" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="215"><net_src comp="207" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="221"><net_src comp="10" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="14" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="14" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="224"><net_src comp="216" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="230"><net_src comp="0" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="14" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="16" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="233"><net_src comp="225" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="239"><net_src comp="2" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="14" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="16" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="242"><net_src comp="234" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="248"><net_src comp="4" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="14" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="16" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="251"><net_src comp="243" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="257"><net_src comp="12" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="14" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="14" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="265"><net_src comp="12" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="14" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="18" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="277"><net_src comp="252" pin="3"/><net_sink comp="268" pin=2"/></net>

<net id="278"><net_src comp="260" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="284"><net_src comp="12" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="14" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="16" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="292"><net_src comp="12" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="14" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="20" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="295"><net_src comp="279" pin="3"/><net_sink comp="268" pin=2"/></net>

<net id="296"><net_src comp="287" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="302"><net_src comp="12" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="14" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="22" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="310"><net_src comp="12" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="14" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="24" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="313"><net_src comp="297" pin="3"/><net_sink comp="268" pin=2"/></net>

<net id="314"><net_src comp="305" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="320"><net_src comp="12" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="14" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="26" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="328"><net_src comp="12" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="14" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="28" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="331"><net_src comp="315" pin="3"/><net_sink comp="268" pin=2"/></net>

<net id="332"><net_src comp="323" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="338"><net_src comp="12" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="14" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="30" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="341"><net_src comp="333" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="345"><net_src comp="68" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="82" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="138" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="96" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="110" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="124" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="346" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="110" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="124" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="350" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="96" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="342" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="110" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="386" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="124" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="386" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="350" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="346" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="350" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="418" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="434"><net_src comp="427" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="449"><net_src comp="346" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="342" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="450" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="450" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="473"><net_src comp="358" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="354" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="394" pin="2"/><net_sink comp="468" pin=2"/></net>

<net id="481"><net_src comp="362" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="354" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="404" pin="2"/><net_sink comp="476" pin=2"/></net>

<net id="489"><net_src comp="370" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="366" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="468" pin="3"/><net_sink comp="484" pin=2"/></net>

<net id="492"><net_src comp="484" pin="3"/><net_sink comp="268" pin=4"/></net>

<net id="498"><net_src comp="374" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="366" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="476" pin="3"/><net_sink comp="493" pin=2"/></net>

<net id="501"><net_src comp="493" pin="3"/><net_sink comp="268" pin=1"/></net>

<net id="507"><net_src comp="378" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="422" pin="2"/><net_sink comp="502" pin=2"/></net>

<net id="514"><net_src comp="382" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="430" pin="2"/><net_sink comp="509" pin=2"/></net>

<net id="521"><net_src comp="410" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="502" pin="3"/><net_sink comp="516" pin=2"/></net>

<net id="523"><net_src comp="516" pin="3"/><net_sink comp="268" pin=4"/></net>

<net id="529"><net_src comp="414" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="509" pin="3"/><net_sink comp="524" pin=2"/></net>

<net id="531"><net_src comp="524" pin="3"/><net_sink comp="268" pin=1"/></net>

<net id="537"><net_src comp="438" pin="2"/><net_sink comp="532" pin=2"/></net>

<net id="543"><net_src comp="442" pin="2"/><net_sink comp="538" pin=2"/></net>

<net id="549"><net_src comp="532" pin="3"/><net_sink comp="544" pin=2"/></net>

<net id="550"><net_src comp="544" pin="3"/><net_sink comp="268" pin=4"/></net>

<net id="556"><net_src comp="538" pin="3"/><net_sink comp="551" pin=2"/></net>

<net id="557"><net_src comp="551" pin="3"/><net_sink comp="268" pin=1"/></net>

<net id="563"><net_src comp="435" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="454" pin="2"/><net_sink comp="558" pin=2"/></net>

<net id="570"><net_src comp="435" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="459" pin="2"/><net_sink comp="565" pin=2"/></net>

<net id="577"><net_src comp="446" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="558" pin="3"/><net_sink comp="572" pin=2"/></net>

<net id="579"><net_src comp="572" pin="3"/><net_sink comp="268" pin=4"/></net>

<net id="585"><net_src comp="446" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="565" pin="3"/><net_sink comp="580" pin=2"/></net>

<net id="587"><net_src comp="580" pin="3"/><net_sink comp="268" pin=1"/></net>

<net id="593"><net_src comp="464" pin="2"/><net_sink comp="588" pin=2"/></net>

<net id="599"><net_src comp="588" pin="3"/><net_sink comp="594" pin=2"/></net>

<net id="600"><net_src comp="594" pin="3"/><net_sink comp="268" pin=1"/></net>

<net id="604"><net_src comp="60" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="609"><net_src comp="74" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="614"><net_src comp="88" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="619"><net_src comp="102" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="624"><net_src comp="116" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="629"><net_src comp="130" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="634"><net_src comp="144" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="639"><net_src comp="354" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="642"><net_src comp="636" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="646"><net_src comp="358" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="649"><net_src comp="643" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="653"><net_src comp="153" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="658"><net_src comp="362" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="661"><net_src comp="655" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="665"><net_src comp="162" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="670"><net_src comp="171" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="675"><net_src comp="180" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="680"><net_src comp="189" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="685"><net_src comp="198" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="690"><net_src comp="366" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="693"><net_src comp="687" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="697"><net_src comp="370" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="700"><net_src comp="694" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="704"><net_src comp="207" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="709"><net_src comp="374" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="712"><net_src comp="706" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="716"><net_src comp="216" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="721"><net_src comp="378" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="724"><net_src comp="718" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="728"><net_src comp="68" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="733"><net_src comp="382" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="736"><net_src comp="730" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="740"><net_src comp="225" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="745"><net_src comp="234" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="750"><net_src comp="243" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="755"><net_src comp="386" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="760"><net_src comp="390" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="766"><net_src comp="394" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="771"><net_src comp="400" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="777"><net_src comp="404" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="782"><net_src comp="410" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="784"><net_src comp="779" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="785"><net_src comp="779" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="789"><net_src comp="414" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="791"><net_src comp="786" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="792"><net_src comp="786" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="796"><net_src comp="96" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="801"><net_src comp="468" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="806"><net_src comp="476" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="811"><net_src comp="418" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="813"><net_src comp="808" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="817"><net_src comp="422" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="822"><net_src comp="427" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="824"><net_src comp="819" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="828"><net_src comp="430" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="833"><net_src comp="435" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="836"><net_src comp="830" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="840"><net_src comp="502" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="845"><net_src comp="509" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="850"><net_src comp="438" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="855"><net_src comp="442" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="860"><net_src comp="446" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="863"><net_src comp="857" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="867"><net_src comp="532" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="872"><net_src comp="538" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="877"><net_src comp="450" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="882"><net_src comp="454" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="887"><net_src comp="459" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="892"><net_src comp="558" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="897"><net_src comp="565" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="902"><net_src comp="464" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="907"><net_src comp="588" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="594" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {6 7 8 9 10 }
 - Input state : 
	Port: matrixmul : a_0 | {1 2 3 4 }
	Port: matrixmul : a_1 | {1 2 3 4 }
	Port: matrixmul : a_2 | {1 2 3 4 }
	Port: matrixmul : b_0 | {1 2 3 4 }
	Port: matrixmul : b_1 | {1 2 3 4 }
	Port: matrixmul : b_2 | {1 2 3 4 }
  - Chain level:
	State 1
		a_0_load : 1
		a_1_load : 1
		a_2_load : 1
		b_0_load_2 : 1
		b_1_load_2 : 1
		b_2_load_2 : 1
	State 2
		b_0_load_1 : 1
		sext_ln26_4 : 1
		sext_ln26_5 : 1
		mul_ln26_1 : 2
		b_1_load_1 : 1
		sext_ln26_8 : 1
		mul_ln26_4 : 2
		b_2_load_1 : 1
		a_0_load_1 : 1
		a_1_load_1 : 1
		a_2_load_1 : 1
	State 3
		b_0_load : 1
		sext_ln26_3 : 1
		mul_ln26 : 2
		b_1_load : 1
		sext_ln26_7 : 1
		mul_ln26_3 : 2
		b_2_load : 1
		mul_ln26_7 : 1
		sext_ln26_14 : 1
		mul_ln26_10 : 2
		a_0_load_2 : 1
		a_1_load_2 : 1
		a_2_load_2 : 1
	State 4
		sext_ln26_1 : 1
		tmp : 2
		add_ln26 : 3
		sext_ln26_6 : 1
		tmp_2 : 2
		add_ln26_2 : 3
		mul_ln26_6 : 1
		mul_ln26_9 : 1
	State 5
		tmp_1 : 1
		tmp_3 : 1
		tmp_4 : 1
		add_ln26_4 : 2
		tmp_6 : 1
		add_ln26_6 : 2
		mul_ln26_19 : 1
		mul_ln26_22 : 1
	State 6
		store_ln28 : 1
		store_ln28 : 1
		tmp_5 : 1
		tmp_7 : 1
		add_ln26_8 : 1
		add_ln26_10 : 1
		mul_ln26_18 : 1
		mul_ln26_21 : 1
	State 7
		store_ln28 : 1
		store_ln28 : 1
		tmp_9 : 1
		tmp_11 : 1
		tmp_12 : 1
		add_ln26_12 : 2
		tmp_14 : 1
		add_ln26_14 : 2
	State 8
		store_ln28 : 1
		store_ln28 : 1
		tmp_13 : 1
		tmp_15 : 1
		add_ln26_16 : 1
	State 9
		store_ln28 : 1
		store_ln28 : 1
		tmp_17 : 1
	State 10
		store_ln28 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_394     |    0    |    0    |    40   |
|          |     tmp_2_fu_404    |    0    |    0    |    40   |
|          |     tmp_4_fu_422    |    0    |    0    |    40   |
|          |     tmp_6_fu_430    |    0    |    0    |    40   |
|    mul   |     tmp_8_fu_438    |    0    |    0    |    40   |
|          |    tmp_10_fu_442    |    0    |    0    |    40   |
|          |    tmp_12_fu_454    |    0    |    0    |    40   |
|          |    tmp_14_fu_459    |    0    |    0    |    40   |
|          |    tmp_16_fu_464    |    0    |    0    |    40   |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_468     |    1    |    0    |    0    |
|          |      grp_fu_476     |    1    |    0    |    0    |
|          |      grp_fu_484     |    1    |    0    |    0    |
|          |      grp_fu_493     |    1    |    0    |    0    |
|          |      grp_fu_502     |    1    |    0    |    0    |
|          |      grp_fu_509     |    1    |    0    |    0    |
|          |      grp_fu_516     |    1    |    0    |    0    |
|          |      grp_fu_524     |    1    |    0    |    0    |
|  muladd  |      grp_fu_532     |    1    |    0    |    0    |
|          |      grp_fu_538     |    1    |    0    |    0    |
|          |      grp_fu_544     |    1    |    0    |    0    |
|          |      grp_fu_551     |    1    |    0    |    0    |
|          |      grp_fu_558     |    1    |    0    |    0    |
|          |      grp_fu_565     |    1    |    0    |    0    |
|          |      grp_fu_572     |    1    |    0    |    0    |
|          |      grp_fu_580     |    1    |    0    |    0    |
|          |      grp_fu_588     |    1    |    0    |    0    |
|          |      grp_fu_594     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  sext_ln26_4_fu_354 |    0    |    0    |    0    |
|          |  sext_ln26_5_fu_358 |    0    |    0    |    0    |
|          |  sext_ln26_8_fu_362 |    0    |    0    |    0    |
|          |  sext_ln26_2_fu_366 |    0    |    0    |    0    |
|          |  sext_ln26_3_fu_370 |    0    |    0    |    0    |
|          |  sext_ln26_7_fu_374 |    0    |    0    |    0    |
|          | sext_ln26_11_fu_378 |    0    |    0    |    0    |
|          | sext_ln26_14_fu_382 |    0    |    0    |    0    |
|   sext   |   sext_ln26_fu_386  |    0    |    0    |    0    |
|          |  sext_ln26_1_fu_390 |    0    |    0    |    0    |
|          |  sext_ln26_6_fu_400 |    0    |    0    |    0    |
|          | sext_ln26_10_fu_410 |    0    |    0    |    0    |
|          | sext_ln26_13_fu_414 |    0    |    0    |    0    |
|          |  sext_ln26_9_fu_418 |    0    |    0    |    0    |
|          | sext_ln26_12_fu_427 |    0    |    0    |    0    |
|          | sext_ln26_17_fu_435 |    0    |    0    |    0    |
|          | sext_ln26_16_fu_446 |    0    |    0    |    0    |
|          | sext_ln26_15_fu_450 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    18   |    0    |   360   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| a_0_addr_1_reg_667 |    2   |
| a_0_addr_2_reg_737 |    2   |
|  a_0_addr_reg_601  |    2   |
| a_0_load_1_reg_725 |    8   |
| a_1_addr_1_reg_672 |    2   |
| a_1_addr_2_reg_742 |    2   |
|  a_1_addr_reg_606  |    2   |
| a_2_addr_1_reg_677 |    2   |
| a_2_addr_2_reg_747 |    2   |
|  a_2_addr_reg_611  |    2   |
| a_2_load_2_reg_793 |    8   |
| add_ln26_10_reg_869|   16   |
| add_ln26_12_reg_889|   16   |
| add_ln26_14_reg_894|   16   |
| add_ln26_16_reg_904|   16   |
| add_ln26_2_reg_803 |   16   |
| add_ln26_4_reg_837 |   16   |
| add_ln26_6_reg_842 |   16   |
| add_ln26_8_reg_864 |   16   |
|  add_ln26_reg_798  |   16   |
| b_0_addr_1_reg_631 |    2   |
| b_0_addr_2_reg_616 |    2   |
|  b_0_addr_reg_682  |    2   |
| b_1_addr_1_reg_650 |    2   |
| b_1_addr_2_reg_621 |    2   |
|  b_1_addr_reg_701  |    2   |
| b_2_addr_1_reg_662 |    2   |
| b_2_addr_2_reg_626 |    2   |
|  b_2_addr_reg_713  |    2   |
|       reg_342      |    8   |
|       reg_346      |    8   |
|       reg_350      |    8   |
|sext_ln26_10_reg_779|   16   |
|sext_ln26_11_reg_718|   16   |
|sext_ln26_12_reg_819|   16   |
|sext_ln26_13_reg_786|   16   |
|sext_ln26_14_reg_730|   16   |
|sext_ln26_15_reg_874|   16   |
|sext_ln26_16_reg_857|   16   |
|sext_ln26_17_reg_830|   16   |
| sext_ln26_1_reg_757|   16   |
| sext_ln26_2_reg_687|   16   |
| sext_ln26_3_reg_694|   16   |
| sext_ln26_4_reg_636|   16   |
| sext_ln26_5_reg_643|   16   |
| sext_ln26_6_reg_768|   16   |
| sext_ln26_7_reg_706|   16   |
| sext_ln26_8_reg_655|   16   |
| sext_ln26_9_reg_808|   16   |
|  sext_ln26_reg_752 |   16   |
|   tmp_10_reg_852   |   16   |
|   tmp_12_reg_879   |   16   |
|   tmp_14_reg_884   |   16   |
|   tmp_16_reg_899   |   16   |
|    tmp_2_reg_774   |   16   |
|    tmp_4_reg_814   |   16   |
|    tmp_6_reg_825   |   16   |
|    tmp_8_reg_847   |   16   |
|     tmp_reg_763    |   16   |
+--------------------+--------+
|        Total       |   652  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_68 |  p0  |   6  |   2  |   12   ||    0    ||    31   |
|  grp_access_fu_82 |  p0  |   6  |   2  |   12   ||    0    ||    31   |
|  grp_access_fu_96 |  p0  |   6  |   2  |   12   ||    0    ||    31   |
| grp_access_fu_110 |  p0  |   6  |   2  |   12   ||    0    ||    31   |
| grp_access_fu_124 |  p0  |   6  |   2  |   12   ||    0    ||    31   |
| grp_access_fu_138 |  p0  |   6  |   2  |   12   ||    0    ||    31   |
| grp_access_fu_268 |  p0  |   5  |   4  |   20   ||    0    ||    26   |
| grp_access_fu_268 |  p1  |   5  |  16  |   80   ||    0    ||    26   |
| grp_access_fu_268 |  p2  |   4  |   0  |    0   ||    0    ||    20   |
| grp_access_fu_268 |  p4  |   4  |   4  |   16   ||    0    ||    20   |
|     grp_fu_468    |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|     grp_fu_468    |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|     grp_fu_476    |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|     grp_fu_476    |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|     grp_fu_484    |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|     grp_fu_484    |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|     grp_fu_493    |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|     grp_fu_493    |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|     grp_fu_502    |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|     grp_fu_509    |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|     grp_fu_516    |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|     grp_fu_524    |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|     grp_fu_532    |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|     grp_fu_538    |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|     grp_fu_544    |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|     grp_fu_551    |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|     grp_fu_558    |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|     grp_fu_565    |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|     grp_fu_572    |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|     grp_fu_580    |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|     grp_fu_588    |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|     grp_fu_594    |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   636  ||  15.918 ||    0    ||   536   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |    -   |    0   |   360  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   536  |
|  Register |    -   |    -   |   652  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |   15   |   652  |   896  |
+-----------+--------+--------+--------+--------+
