Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Sun Jun 12 22:32:11 2022
| Host         : ajit7 running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_timing_summary -file timing.postsynth.rpt -nworst 4
| Design       : fpga_top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.554        0.000                      0                17360       -0.066       -7.956                    255                17360        1.100        0.000                       0                  5907  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 8.333}        16.667          60.000          
  clkfbout_clk_wiz_0  {0.000 12.500}       25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                   1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.554        0.000                      0                17360       -0.066       -7.956                    255                17360        7.565        0.000                       0                  5903  
  clkfbout_clk_wiz_0                                                                                                                                                   23.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         5.000       3.929                clocking/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633               clocking/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100                clocking/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100                clocking/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.554ns,  Total Violation        0.000ns
Hold  :          255  Failing Endpoints,  Worst Slack       -0.066ns,  Total Violation       -7.956ns
PW    :            0  Failing Endpoints,  Worst Slack        7.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 ahir_inst/zeropad3D_instance/x__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.890ns  (logic 12.199ns (76.772%)  route 3.691ns (23.228%))
  Logic Levels:           30  (CARRY4=19 DSP48E1=4 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.633ns = ( 14.034 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.908ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.416    clocking/inst/clk_in1_clk_wiz_0
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.467    -4.051 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.466    -3.585    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.093    -3.492 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, unplaced)      0.584    -2.908    ahir_inst/zeropad3D_instance/clk_out1
                         DSP48E1                                      r  ahir_inst/zeropad3D_instance/x__4/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     0.093 r  ahir_inst/zeropad3D_instance/x__4/PCOUT[47]
                         net (fo=1, unplaced)         0.050     0.143    ahir_inst/zeropad3D_instance/x__4_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     1.362 r  ahir_inst/zeropad3D_instance/x__5/PCOUT[47]
                         net (fo=1, unplaced)         0.000     1.362    ahir_inst/zeropad3D_instance/x__5_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.077     2.439 r  ahir_inst/zeropad3D_instance/x__6/P[16]
                         net (fo=1, unplaced)         0.466     2.904    ahir_inst/zeropad3D_instance/p_3_in[33]
                         LUT1 (Prop_lut1_I0_O)        0.043     2.947 r  ahir_inst/zeropad3D_instance/x__7_i_25/O
                         net (fo=1, unplaced)         0.000     2.947    ahir_inst/zeropad3D_instance/x__7_i_25_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     3.071 r  ahir_inst/zeropad3D_instance/x__7_i_5/O[0]
                         net (fo=2, unplaced)         0.466     3.537    ahir_inst/zeropad3D_instance/x__7_i_5_n_7
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.960     6.497 r  ahir_inst/zeropad3D_instance/x__9/PCOUT[47]
                         net (fo=1, unplaced)         0.050     6.547    ahir_inst/zeropad3D_instance/x__9_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.077     7.624 r  ahir_inst/zeropad3D_instance/x__10/P[2]
                         net (fo=3, unplaced)         0.466     8.090    ahir_inst/zeropad3D_instance/p_5_in[36]
                         LUT3 (Prop_lut3_I0_O)        0.043     8.133 r  ahir_inst/zeropad3D_instance/noBypass.ack1_i_79/O
                         net (fo=1, unplaced)         0.497     8.630    ahir_inst/zeropad3D_instance/noBypass.ack1_i_79_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     8.880 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_60/CO[3]
                         net (fo=1, unplaced)         0.000     8.880    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_60_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.933 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     8.933    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.986 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     8.986    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_93_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155     9.141 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_75/O[3]
                         net (fo=1, unplaced)         0.494     9.635    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_75_n_4
                         LUT2 (Prop_lut2_I1_O)        0.120     9.755 r  ahir_inst/zeropad3D_instance/noBypass.ack1_i_55__0/O
                         net (fo=1, unplaced)         0.000     9.755    ahir_inst/zeropad3D_instance/noBypass.ack1_i_55__0_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.022 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.007    10.029    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_32_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.082 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_21__1/CO[3]
                         net (fo=1, unplaced)         0.000    10.082    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_21__1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    10.255 f  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_13/O[1]
                         net (fo=5, unplaced)         0.379    10.634    ahir_inst_n_118
                         LUT2 (Prop_lut2_I0_O)        0.125    10.759 r  noBypass.ack1_i_68__0/O
                         net (fo=1, unplaced)         0.000    10.759    noBypass.ack1_i_68__0_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.018 r  noBypass.ack1_reg_i_51/CO[3]
                         net (fo=1, unplaced)         0.000    11.018    noBypass.ack1_reg_i_51_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.071 r  noBypass.ack1_reg_i_38/CO[3]
                         net (fo=1, unplaced)         0.000    11.071    noBypass.ack1_reg_i_38_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.124 r  noBypass.ack1_reg_i_27__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.124    noBypass.ack1_reg_i_27__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.177 r  noBypass.ack1_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    11.177    noBypass.ack1_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125    11.302 r  noBypass.ack1_reg_i_12__0/CO[2]
                         net (fo=30, unplaced)        0.340    11.642    zeropad3D_instance/umax3_3071
                         LUT5 (Prop_lut5_I3_O)        0.128    11.770 f  noBypass.ack1_i_59__0/O
                         net (fo=1, unplaced)         0.270    12.040    noBypass.ack1_i_59__0_n_0
                         LUT4 (Prop_lut4_I3_O)        0.043    12.083 r  noBypass.ack1_i_45/O
                         net (fo=1, unplaced)         0.000    12.083    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/x__10[0]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.350 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_32__0/CO[3]
                         net (fo=1, unplaced)         0.007    12.357    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_32__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.410 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_22/CO[3]
                         net (fo=1, unplaced)         0.000    12.410    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.463 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_13__0/CO[3]
                         net (fo=1, unplaced)         0.000    12.463    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_13__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.516 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.516    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.569 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_4__1/CO[3]
                         net (fo=1, unplaced)         0.000    12.569    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_4__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.089    12.658 f  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_2__2/CO[1]
                         net (fo=2, unplaced)         0.200    12.858    ahir_inst/zeropad3D_instance/data_path.StoreGroup0.StoreComplete/odemux/CO[0]
                         LUT3 (Prop_lut3_I0_O)        0.124    12.982 r  ahir_inst/zeropad3D_instance/data_path.StoreGroup0.StoreComplete/odemux/noBypass.ack0_i_1__1/O
                         net (fo=1, unplaced)         0.000    12.982    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/reset_sync_reg__0_0
                         FDRE                                         r  ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AD12                                              0.000    16.667 r  clk_p (IN)
                         net (fo=0)                   0.000    16.667    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    17.402 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    17.841    clocking/inst/clk_in1_clk_wiz_0
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.771    13.070 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.442    13.512    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.083    13.595 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, unplaced)      0.439    14.034    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/clk_out1
                         FDRE                                         r  ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack0_reg/C
                         clock pessimism             -0.421    13.613    
                         clock uncertainty           -0.114    13.499    
                         FDRE (Setup_fdre_C_D)        0.036    13.535    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack0_reg
  -------------------------------------------------------------------
                         required time                         13.535    
                         arrival time                         -12.982    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 ahir_inst/zeropad3D_instance/x__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.890ns  (logic 12.199ns (76.772%)  route 3.691ns (23.228%))
  Logic Levels:           30  (CARRY4=19 DSP48E1=4 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.633ns = ( 14.034 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.908ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.416    clocking/inst/clk_in1_clk_wiz_0
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.467    -4.051 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.466    -3.585    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.093    -3.492 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, unplaced)      0.584    -2.908    ahir_inst/zeropad3D_instance/clk_out1
                         DSP48E1                                      r  ahir_inst/zeropad3D_instance/x__4/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     0.093 r  ahir_inst/zeropad3D_instance/x__4/PCOUT[47]
                         net (fo=1, unplaced)         0.050     0.143    ahir_inst/zeropad3D_instance/x__4_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     1.362 r  ahir_inst/zeropad3D_instance/x__5/PCOUT[47]
                         net (fo=1, unplaced)         0.000     1.362    ahir_inst/zeropad3D_instance/x__5_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.077     2.439 r  ahir_inst/zeropad3D_instance/x__6/P[16]
                         net (fo=1, unplaced)         0.466     2.904    ahir_inst/zeropad3D_instance/p_3_in[33]
                         LUT1 (Prop_lut1_I0_O)        0.043     2.947 r  ahir_inst/zeropad3D_instance/x__7_i_25/O
                         net (fo=1, unplaced)         0.000     2.947    ahir_inst/zeropad3D_instance/x__7_i_25_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     3.071 f  ahir_inst/zeropad3D_instance/x__7_i_5/O[0]
                         net (fo=2, unplaced)         0.466     3.537    ahir_inst/zeropad3D_instance/x__7_i_5_n_7
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.960     6.497 r  ahir_inst/zeropad3D_instance/x__9/PCOUT[47]
                         net (fo=1, unplaced)         0.050     6.547    ahir_inst/zeropad3D_instance/x__9_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.077     7.624 r  ahir_inst/zeropad3D_instance/x__10/P[2]
                         net (fo=3, unplaced)         0.466     8.090    ahir_inst/zeropad3D_instance/p_5_in[36]
                         LUT3 (Prop_lut3_I0_O)        0.043     8.133 r  ahir_inst/zeropad3D_instance/noBypass.ack1_i_79/O
                         net (fo=1, unplaced)         0.497     8.630    ahir_inst/zeropad3D_instance/noBypass.ack1_i_79_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     8.880 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_60/CO[3]
                         net (fo=1, unplaced)         0.000     8.880    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_60_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.933 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     8.933    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.986 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     8.986    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_93_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155     9.141 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_75/O[3]
                         net (fo=1, unplaced)         0.494     9.635    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_75_n_4
                         LUT2 (Prop_lut2_I1_O)        0.120     9.755 r  ahir_inst/zeropad3D_instance/noBypass.ack1_i_55__0/O
                         net (fo=1, unplaced)         0.000     9.755    ahir_inst/zeropad3D_instance/noBypass.ack1_i_55__0_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.022 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.007    10.029    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_32_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.082 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_21__1/CO[3]
                         net (fo=1, unplaced)         0.000    10.082    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_21__1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    10.255 f  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_13/O[1]
                         net (fo=5, unplaced)         0.379    10.634    ahir_inst_n_118
                         LUT2 (Prop_lut2_I0_O)        0.125    10.759 r  noBypass.ack1_i_68__0/O
                         net (fo=1, unplaced)         0.000    10.759    noBypass.ack1_i_68__0_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.018 r  noBypass.ack1_reg_i_51/CO[3]
                         net (fo=1, unplaced)         0.000    11.018    noBypass.ack1_reg_i_51_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.071 r  noBypass.ack1_reg_i_38/CO[3]
                         net (fo=1, unplaced)         0.000    11.071    noBypass.ack1_reg_i_38_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.124 r  noBypass.ack1_reg_i_27__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.124    noBypass.ack1_reg_i_27__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.177 r  noBypass.ack1_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    11.177    noBypass.ack1_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125    11.302 r  noBypass.ack1_reg_i_12__0/CO[2]
                         net (fo=30, unplaced)        0.340    11.642    zeropad3D_instance/umax3_3071
                         LUT5 (Prop_lut5_I3_O)        0.128    11.770 f  noBypass.ack1_i_59__0/O
                         net (fo=1, unplaced)         0.270    12.040    noBypass.ack1_i_59__0_n_0
                         LUT4 (Prop_lut4_I3_O)        0.043    12.083 r  noBypass.ack1_i_45/O
                         net (fo=1, unplaced)         0.000    12.083    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/x__10[0]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.350 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_32__0/CO[3]
                         net (fo=1, unplaced)         0.007    12.357    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_32__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.410 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_22/CO[3]
                         net (fo=1, unplaced)         0.000    12.410    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.463 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_13__0/CO[3]
                         net (fo=1, unplaced)         0.000    12.463    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_13__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.516 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.516    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.569 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_4__1/CO[3]
                         net (fo=1, unplaced)         0.000    12.569    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_4__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.089    12.658 f  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_2__2/CO[1]
                         net (fo=2, unplaced)         0.200    12.858    ahir_inst/zeropad3D_instance/data_path.StoreGroup0.StoreComplete/odemux/CO[0]
                         LUT3 (Prop_lut3_I0_O)        0.124    12.982 r  ahir_inst/zeropad3D_instance/data_path.StoreGroup0.StoreComplete/odemux/noBypass.ack0_i_1__1/O
                         net (fo=1, unplaced)         0.000    12.982    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/reset_sync_reg__0_0
                         FDRE                                         r  ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AD12                                              0.000    16.667 r  clk_p (IN)
                         net (fo=0)                   0.000    16.667    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    17.402 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    17.841    clocking/inst/clk_in1_clk_wiz_0
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.771    13.070 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.442    13.512    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.083    13.595 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, unplaced)      0.439    14.034    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/clk_out1
                         FDRE                                         r  ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack0_reg/C
                         clock pessimism             -0.421    13.613    
                         clock uncertainty           -0.114    13.499    
                         FDRE (Setup_fdre_C_D)        0.036    13.535    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack0_reg
  -------------------------------------------------------------------
                         required time                         13.535    
                         arrival time                         -12.982    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 ahir_inst/zeropad3D_instance/x__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.890ns  (logic 12.199ns (76.772%)  route 3.691ns (23.228%))
  Logic Levels:           30  (CARRY4=19 DSP48E1=4 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.633ns = ( 14.034 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.908ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.416    clocking/inst/clk_in1_clk_wiz_0
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.467    -4.051 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.466    -3.585    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.093    -3.492 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, unplaced)      0.584    -2.908    ahir_inst/zeropad3D_instance/clk_out1
                         DSP48E1                                      r  ahir_inst/zeropad3D_instance/x__4/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     0.093 r  ahir_inst/zeropad3D_instance/x__4/PCOUT[47]
                         net (fo=1, unplaced)         0.050     0.143    ahir_inst/zeropad3D_instance/x__4_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     1.362 r  ahir_inst/zeropad3D_instance/x__5/PCOUT[47]
                         net (fo=1, unplaced)         0.000     1.362    ahir_inst/zeropad3D_instance/x__5_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.077     2.439 r  ahir_inst/zeropad3D_instance/x__6/P[16]
                         net (fo=1, unplaced)         0.466     2.904    ahir_inst/zeropad3D_instance/p_3_in[33]
                         LUT1 (Prop_lut1_I0_O)        0.043     2.947 r  ahir_inst/zeropad3D_instance/x__7_i_25/O
                         net (fo=1, unplaced)         0.000     2.947    ahir_inst/zeropad3D_instance/x__7_i_25_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     3.071 r  ahir_inst/zeropad3D_instance/x__7_i_5/O[0]
                         net (fo=2, unplaced)         0.466     3.537    ahir_inst/zeropad3D_instance/x__7_i_5_n_7
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.960     6.497 f  ahir_inst/zeropad3D_instance/x__9/PCOUT[47]
                         net (fo=1, unplaced)         0.050     6.547    ahir_inst/zeropad3D_instance/x__9_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.077     7.624 r  ahir_inst/zeropad3D_instance/x__10/P[2]
                         net (fo=3, unplaced)         0.466     8.090    ahir_inst/zeropad3D_instance/p_5_in[36]
                         LUT3 (Prop_lut3_I0_O)        0.043     8.133 r  ahir_inst/zeropad3D_instance/noBypass.ack1_i_79/O
                         net (fo=1, unplaced)         0.497     8.630    ahir_inst/zeropad3D_instance/noBypass.ack1_i_79_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     8.880 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_60/CO[3]
                         net (fo=1, unplaced)         0.000     8.880    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_60_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.933 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     8.933    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.986 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     8.986    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_93_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155     9.141 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_75/O[3]
                         net (fo=1, unplaced)         0.494     9.635    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_75_n_4
                         LUT2 (Prop_lut2_I1_O)        0.120     9.755 r  ahir_inst/zeropad3D_instance/noBypass.ack1_i_55__0/O
                         net (fo=1, unplaced)         0.000     9.755    ahir_inst/zeropad3D_instance/noBypass.ack1_i_55__0_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.022 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.007    10.029    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_32_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.082 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_21__1/CO[3]
                         net (fo=1, unplaced)         0.000    10.082    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_21__1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    10.255 f  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_13/O[1]
                         net (fo=5, unplaced)         0.379    10.634    ahir_inst_n_118
                         LUT2 (Prop_lut2_I0_O)        0.125    10.759 r  noBypass.ack1_i_68__0/O
                         net (fo=1, unplaced)         0.000    10.759    noBypass.ack1_i_68__0_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.018 r  noBypass.ack1_reg_i_51/CO[3]
                         net (fo=1, unplaced)         0.000    11.018    noBypass.ack1_reg_i_51_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.071 r  noBypass.ack1_reg_i_38/CO[3]
                         net (fo=1, unplaced)         0.000    11.071    noBypass.ack1_reg_i_38_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.124 r  noBypass.ack1_reg_i_27__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.124    noBypass.ack1_reg_i_27__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.177 r  noBypass.ack1_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    11.177    noBypass.ack1_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125    11.302 r  noBypass.ack1_reg_i_12__0/CO[2]
                         net (fo=30, unplaced)        0.340    11.642    zeropad3D_instance/umax3_3071
                         LUT5 (Prop_lut5_I3_O)        0.128    11.770 f  noBypass.ack1_i_59__0/O
                         net (fo=1, unplaced)         0.270    12.040    noBypass.ack1_i_59__0_n_0
                         LUT4 (Prop_lut4_I3_O)        0.043    12.083 r  noBypass.ack1_i_45/O
                         net (fo=1, unplaced)         0.000    12.083    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/x__10[0]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.350 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_32__0/CO[3]
                         net (fo=1, unplaced)         0.007    12.357    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_32__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.410 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_22/CO[3]
                         net (fo=1, unplaced)         0.000    12.410    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.463 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_13__0/CO[3]
                         net (fo=1, unplaced)         0.000    12.463    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_13__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.516 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.516    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.569 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_4__1/CO[3]
                         net (fo=1, unplaced)         0.000    12.569    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_4__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.089    12.658 f  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_2__2/CO[1]
                         net (fo=2, unplaced)         0.200    12.858    ahir_inst/zeropad3D_instance/data_path.StoreGroup0.StoreComplete/odemux/CO[0]
                         LUT3 (Prop_lut3_I0_O)        0.124    12.982 r  ahir_inst/zeropad3D_instance/data_path.StoreGroup0.StoreComplete/odemux/noBypass.ack0_i_1__1/O
                         net (fo=1, unplaced)         0.000    12.982    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/reset_sync_reg__0_0
                         FDRE                                         r  ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AD12                                              0.000    16.667 r  clk_p (IN)
                         net (fo=0)                   0.000    16.667    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    17.402 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    17.841    clocking/inst/clk_in1_clk_wiz_0
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.771    13.070 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.442    13.512    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.083    13.595 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, unplaced)      0.439    14.034    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/clk_out1
                         FDRE                                         r  ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack0_reg/C
                         clock pessimism             -0.421    13.613    
                         clock uncertainty           -0.114    13.499    
                         FDRE (Setup_fdre_C_D)        0.036    13.535    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack0_reg
  -------------------------------------------------------------------
                         required time                         13.535    
                         arrival time                         -12.982    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 ahir_inst/zeropad3D_instance/x__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.890ns  (logic 12.199ns (76.772%)  route 3.691ns (23.228%))
  Logic Levels:           30  (CARRY4=19 DSP48E1=4 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.633ns = ( 14.034 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.908ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.416    clocking/inst/clk_in1_clk_wiz_0
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.467    -4.051 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.466    -3.585    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.093    -3.492 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, unplaced)      0.584    -2.908    ahir_inst/zeropad3D_instance/clk_out1
                         DSP48E1                                      r  ahir_inst/zeropad3D_instance/x__4/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     0.093 r  ahir_inst/zeropad3D_instance/x__4/PCOUT[47]
                         net (fo=1, unplaced)         0.050     0.143    ahir_inst/zeropad3D_instance/x__4_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     1.362 r  ahir_inst/zeropad3D_instance/x__5/PCOUT[47]
                         net (fo=1, unplaced)         0.000     1.362    ahir_inst/zeropad3D_instance/x__5_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.077     2.439 r  ahir_inst/zeropad3D_instance/x__6/P[16]
                         net (fo=1, unplaced)         0.466     2.904    ahir_inst/zeropad3D_instance/p_3_in[33]
                         LUT1 (Prop_lut1_I0_O)        0.043     2.947 r  ahir_inst/zeropad3D_instance/x__7_i_25/O
                         net (fo=1, unplaced)         0.000     2.947    ahir_inst/zeropad3D_instance/x__7_i_25_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     3.071 f  ahir_inst/zeropad3D_instance/x__7_i_5/O[0]
                         net (fo=2, unplaced)         0.466     3.537    ahir_inst/zeropad3D_instance/x__7_i_5_n_7
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.960     6.497 f  ahir_inst/zeropad3D_instance/x__9/PCOUT[47]
                         net (fo=1, unplaced)         0.050     6.547    ahir_inst/zeropad3D_instance/x__9_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.077     7.624 r  ahir_inst/zeropad3D_instance/x__10/P[2]
                         net (fo=3, unplaced)         0.466     8.090    ahir_inst/zeropad3D_instance/p_5_in[36]
                         LUT3 (Prop_lut3_I0_O)        0.043     8.133 r  ahir_inst/zeropad3D_instance/noBypass.ack1_i_79/O
                         net (fo=1, unplaced)         0.497     8.630    ahir_inst/zeropad3D_instance/noBypass.ack1_i_79_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     8.880 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_60/CO[3]
                         net (fo=1, unplaced)         0.000     8.880    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_60_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.933 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     8.933    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_57_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.986 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     8.986    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_93_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155     9.141 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_75/O[3]
                         net (fo=1, unplaced)         0.494     9.635    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_75_n_4
                         LUT2 (Prop_lut2_I1_O)        0.120     9.755 r  ahir_inst/zeropad3D_instance/noBypass.ack1_i_55__0/O
                         net (fo=1, unplaced)         0.000     9.755    ahir_inst/zeropad3D_instance/noBypass.ack1_i_55__0_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.022 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.007    10.029    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_32_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.082 r  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_21__1/CO[3]
                         net (fo=1, unplaced)         0.000    10.082    ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_21__1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    10.255 f  ahir_inst/zeropad3D_instance/noBypass.ack1_reg_i_13/O[1]
                         net (fo=5, unplaced)         0.379    10.634    ahir_inst_n_118
                         LUT2 (Prop_lut2_I0_O)        0.125    10.759 r  noBypass.ack1_i_68__0/O
                         net (fo=1, unplaced)         0.000    10.759    noBypass.ack1_i_68__0_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.018 r  noBypass.ack1_reg_i_51/CO[3]
                         net (fo=1, unplaced)         0.000    11.018    noBypass.ack1_reg_i_51_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.071 r  noBypass.ack1_reg_i_38/CO[3]
                         net (fo=1, unplaced)         0.000    11.071    noBypass.ack1_reg_i_38_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.124 r  noBypass.ack1_reg_i_27__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.124    noBypass.ack1_reg_i_27__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.177 r  noBypass.ack1_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    11.177    noBypass.ack1_reg_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125    11.302 r  noBypass.ack1_reg_i_12__0/CO[2]
                         net (fo=30, unplaced)        0.340    11.642    zeropad3D_instance/umax3_3071
                         LUT5 (Prop_lut5_I3_O)        0.128    11.770 f  noBypass.ack1_i_59__0/O
                         net (fo=1, unplaced)         0.270    12.040    noBypass.ack1_i_59__0_n_0
                         LUT4 (Prop_lut4_I3_O)        0.043    12.083 r  noBypass.ack1_i_45/O
                         net (fo=1, unplaced)         0.000    12.083    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/x__10[0]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.350 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_32__0/CO[3]
                         net (fo=1, unplaced)         0.007    12.357    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_32__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.410 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_22/CO[3]
                         net (fo=1, unplaced)         0.000    12.410    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.463 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_13__0/CO[3]
                         net (fo=1, unplaced)         0.000    12.463    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_13__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.516 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.516    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.569 r  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_4__1/CO[3]
                         net (fo=1, unplaced)         0.000    12.569    ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_4__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.089    12.658 f  ahir_inst/zeropad3D_instance/data_path.phi_stmt_310.phi/noBypass.ack1_reg_i_2__2/CO[1]
                         net (fo=2, unplaced)         0.200    12.858    ahir_inst/zeropad3D_instance/data_path.StoreGroup0.StoreComplete/odemux/CO[0]
                         LUT3 (Prop_lut3_I0_O)        0.124    12.982 r  ahir_inst/zeropad3D_instance/data_path.StoreGroup0.StoreComplete/odemux/noBypass.ack0_i_1__1/O
                         net (fo=1, unplaced)         0.000    12.982    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/reset_sync_reg__0_0
                         FDRE                                         r  ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AD12                                              0.000    16.667 r  clk_p (IN)
                         net (fo=0)                   0.000    16.667    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    17.402 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    17.841    clocking/inst/clk_in1_clk_wiz_0
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.771    13.070 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.442    13.512    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.083    13.595 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, unplaced)      0.439    14.034    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/clk_out1
                         FDRE                                         r  ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack0_reg/C
                         clock pessimism             -0.421    13.613    
                         clock uncertainty           -0.114    13.499    
                         FDRE (Setup_fdre_C_D)        0.036    13.535    ahir_inst/zeropad3D_instance/data_path.if_stmt_473_branch.branch_instance/noBypass.ack0_reg
  -------------------------------------------------------------------
                         required time                         13.535    
                         arrival time                         -12.982    
  -------------------------------------------------------------------
                         slack                                  0.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.100ns (29.670%)  route 0.237ns (70.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.481    clocking/inst/clk_in1_clk_wiz_0
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.630    -1.148 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.231    -0.918    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -0.892 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, unplaced)      0.114    -0.778    ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/clk_out1
                         FDRE                                         r  ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100    -0.678 r  ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/Q
                         net (fo=6, unplaced)         0.237    -0.441    ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/A1
                         RAMD32                                       r  ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.705    clocking/inst/clk_in1_clk_wiz_0
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.096    -1.391 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.243    -1.148    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.030    -1.118 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, unplaced)      0.259    -0.859    ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/WCLK
                         RAMD32                                       r  ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/DP/CLK
                         clock pessimism              0.227    -0.633    
                         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258    -0.375    ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/DP
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.100ns (29.670%)  route 0.237ns (70.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.481    clocking/inst/clk_in1_clk_wiz_0
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.630    -1.148 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.231    -0.918    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -0.892 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, unplaced)      0.114    -0.778    ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/clk_out1
                         FDRE                                         r  ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100    -0.678 f  ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/Q
                         net (fo=6, unplaced)         0.237    -0.441    ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/A1
                         RAMD32                                       f  ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.705    clocking/inst/clk_in1_clk_wiz_0
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.096    -1.391 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.243    -1.148    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.030    -1.118 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, unplaced)      0.259    -0.859    ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/WCLK
                         RAMD32                                       r  ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/DP/CLK
                         clock pessimism              0.227    -0.633    
                         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258    -0.375    ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/DP
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.100ns (29.670%)  route 0.237ns (70.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.481    clocking/inst/clk_in1_clk_wiz_0
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.630    -1.148 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.231    -0.918    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -0.892 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, unplaced)      0.114    -0.778    ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/clk_out1
                         FDRE                                         r  ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100    -0.678 r  ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/Q
                         net (fo=6, unplaced)         0.237    -0.441    ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/A1
                         RAMD32                                       r  ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.705    clocking/inst/clk_in1_clk_wiz_0
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.096    -1.391 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.243    -1.148    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.030    -1.118 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, unplaced)      0.259    -0.859    ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/WCLK
                         RAMD32                                       r  ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/SP/CLK
                         clock pessimism              0.227    -0.633    
                         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258    -0.375    ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.100ns (29.670%)  route 0.237ns (70.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.481    clocking/inst/clk_in1_clk_wiz_0
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.630    -1.148 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.231    -0.918    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.026    -0.892 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, unplaced)      0.114    -0.778    ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/clk_out1
                         FDRE                                         r  ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100    -0.678 f  ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/Q
                         net (fo=6, unplaced)         0.237    -0.441    ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/A1
                         RAMD32                                       f  ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocking/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.705    clocking/inst/clk_in1_clk_wiz_0
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.096    -1.391 r  clocking/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.243    -1.148    clocking/inst/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.030    -1.118 r  clocking/inst/clkout1_buf/O
                         net (fo=5916, unplaced)      0.259    -0.859    ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/WCLK
                         RAMD32                                       r  ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/SP/CLK
                         clock pessimism              0.227    -0.633    
                         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258    -0.375    ahir_inst/zeropad3D_A_instance/data_path.W_data_check_1047_delayed_13_0_1054_inst_block.W_data_check_1047_delayed_13_0_1054_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                 -0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { clocking/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         16.667      14.828               ahir_inst/MemorySpace_memory_space_1/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_19/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       16.667      143.333              clocking/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         8.333       7.565                ahir_inst/MemorySpace_memory_space_2/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         8.333       7.565                ahir_inst/MemorySpace_memory_space_2/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clocking/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            1.409         25.000      23.592               clocking/inst/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        25.000      27.633               clocking/inst/plle2_adv_inst/CLKFBIN



