INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rawerner/Desktop/Lab6/Lab6.srcs/sources_1/imports/Desktop/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rawerner/Desktop/Lab6/Lab6.srcs/sources_1/new/Borders.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Borders
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rawerner/Desktop/Lab6/Lab6.srcs/sources_1/new/Bugs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bugs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rawerner/Desktop/Lab6/Lab6.srcs/sources_1/new/DispAddress.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DispAddress
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rawerner/Desktop/Lab6/Lab6.srcs/sources_1/new/Flasher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Flasher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rawerner/Desktop/Lab6/Lab6.srcs/sources_1/new/HsycVsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HsycVsync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rawerner/Desktop/Lab6/Lab6.srcs/sources_1/new/Plat2Coord.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Plat2Coord
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rawerner/Desktop/Lab6/Lab6.srcs/sources_1/new/Plat3Coord.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Plat3Coord
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rawerner/Desktop/Lab6/Lab6.srcs/sources_1/new/PlatCoord.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlatCoord
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rawerner/Desktop/Lab6/Lab6.srcs/sources_1/new/Platform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Platform
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rawerner/Desktop/Lab6/Lab6.srcs/sources_1/new/Pond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rawerner/Desktop/Lab6/Lab6.srcs/sources_1/imports/Desktop/RNG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RNG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rawerner/Desktop/Lab6/Lab6.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rawerner/Desktop/Lab6/Lab6.srcs/sources_1/imports/imports/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rawerner/Desktop/Lab6/Lab6.srcs/sources_1/imports/imports/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rawerner/Desktop/Lab6/Lab6.srcs/sources_1/new/Slug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Slug
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rawerner/Desktop/Lab6/Lab6.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rawerner/Desktop/Lab6/Lab6.srcs/sources_1/imports/imports/Desktop/lab3CSE100Fin/lab3CSE100Fin.srcs/sources_1/imports/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rawerner/Desktop/Lab6/Lab6.srcs/sources_1/imports/imports/Desktop/lab3CSE100Fin/lab3CSE100Fin.srcs/sources_1/imports/sources_1/new/counterUD15L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterUD15L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rawerner/Desktop/Lab6/Lab6.srcs/sources_1/imports/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rawerner/Desktop/Lab6/Lab6.srcs/sources_1/imports/Desktop/labVGA_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module labVGA_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rawerner/Desktop/Lab6/Lab6.srcs/sources_1/imports/Desktop/myFullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myFullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rawerner/Desktop/Lab6/Lab6.srcs/sources_1/imports/Desktop/myMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rawerner/Desktop/Lab6/Lab6.srcs/sim_1/new/TopTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSyncs
INFO: [VRFC 10-311] analyzing module check_the_sync_signals
INFO: [VRFC 10-311] analyzing module check_the_rgb_signals
