#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000215723c4e30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000215723ce730 .scope module, "wb" "wb" 3 44;
 .timescale 0 0;
v000002157242ad60_0 .net "bin1", 3 0, v00000215724298c0_0;  1 drivers
v0000021572429be0_0 .net "bin2", 3 0, v000002157242ab80_0;  1 drivers
v000002157242c9b0_0 .net "carry", 0 0, L_000002157242d5c0;  1 drivers
v000002157242bd30_0 .net "cin", 0 0, v000002157242acc0_0;  1 drivers
v000002157242b6f0_0 .net "sum", 3 0, L_000002157242c910;  1 drivers
S_00000215723ce8c0 .scope module, "dut" "parallel_adder4b" 3 51, 3 11 0, S_00000215723ce730;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "carry";
v0000021572429aa0_0 .net "carry", 0 0, L_000002157242d5c0;  alias, 1 drivers
v000002157242aa40_0 .net "cin", 0 0, v000002157242acc0_0;  alias, 1 drivers
v0000021572429820_0 .net "cout1", 0 0, L_00000215723bb680;  1 drivers
v000002157242aae0_0 .net "cout2", 0 0, L_00000215723bc410;  1 drivers
v0000021572429640_0 .net "cout3", 0 0, L_000002157242dcc0;  1 drivers
v0000021572429280_0 .net "sum", 3 0, L_000002157242c910;  alias, 1 drivers
v0000021572429460_0 .net "x", 3 0, v00000215724298c0_0;  alias, 1 drivers
v000002157242ac20_0 .net "y", 3 0, v000002157242ab80_0;  alias, 1 drivers
L_000002157242b790 .part v00000215724298c0_0, 0, 1;
L_000002157242cd70 .part v000002157242ab80_0, 0, 1;
L_000002157242c550 .part v00000215724298c0_0, 1, 1;
L_000002157242bab0 .part v000002157242ab80_0, 1, 1;
L_000002157242bc90 .part v00000215724298c0_0, 2, 1;
L_000002157242bbf0 .part v000002157242ab80_0, 2, 1;
L_000002157242bf10 .part v00000215724298c0_0, 3, 1;
L_000002157242b1f0 .part v000002157242ab80_0, 3, 1;
L_000002157242c910 .concat8 [ 1 1 1 1], L_00000215723bc170, L_00000215723bbfb0, L_000002157242dfd0, L_000002157242d4e0;
S_000002157237e990 .scope module, "FA1" "full_adder1b" 3 18, 3 1 0, S_00000215723ce8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000215723bbe60 .functor XOR 1, L_000002157242b790, L_000002157242cd70, C4<0>, C4<0>;
L_00000215723bc170 .functor XOR 1, L_00000215723bbe60, v000002157242acc0_0, C4<0>, C4<0>;
L_00000215723bb760 .functor AND 1, L_000002157242b790, L_000002157242cd70, C4<1>, C4<1>;
L_00000215723bc100 .functor AND 1, L_000002157242cd70, v000002157242acc0_0, C4<1>, C4<1>;
L_00000215723bbed0 .functor OR 1, L_00000215723bb760, L_00000215723bc100, C4<0>, C4<0>;
L_00000215723bc1e0 .functor AND 1, v000002157242acc0_0, L_000002157242b790, C4<1>, C4<1>;
L_00000215723bb680 .functor OR 1, L_00000215723bbed0, L_00000215723bc1e0, C4<0>, C4<0>;
v00000215723c0090_0 .net *"_ivl_2", 0 0, L_00000215723bb760;  1 drivers
v00000215723c0c70_0 .net *"_ivl_4", 0 0, L_00000215723bc100;  1 drivers
v00000215723c0130_0 .net *"_ivl_6", 0 0, L_00000215723bbed0;  1 drivers
v00000215723c09f0_0 .net *"_ivl_8", 0 0, L_00000215723bc1e0;  1 drivers
v00000215723c0a90_0 .net "a", 0 0, L_000002157242b790;  1 drivers
v000002157242a720_0 .net "b", 0 0, L_000002157242cd70;  1 drivers
v0000021572429fa0_0 .net "c", 0 0, v000002157242acc0_0;  alias, 1 drivers
v0000021572429e60_0 .net "cout", 0 0, L_00000215723bb680;  alias, 1 drivers
v00000215724291e0_0 .net "sum", 0 0, L_00000215723bc170;  1 drivers
v000002157242a860_0 .net "w1", 0 0, L_00000215723bbe60;  1 drivers
S_000002157237eb20 .scope module, "FA2" "full_adder1b" 3 19, 3 1 0, S_00000215723ce8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000215723bbf40 .functor XOR 1, L_000002157242c550, L_000002157242bab0, C4<0>, C4<0>;
L_00000215723bbfb0 .functor XOR 1, L_00000215723bbf40, L_00000215723bb680, C4<0>, C4<0>;
L_00000215723bc020 .functor AND 1, L_000002157242c550, L_000002157242bab0, C4<1>, C4<1>;
L_00000215723bc2c0 .functor AND 1, L_000002157242bab0, L_00000215723bb680, C4<1>, C4<1>;
L_00000215723bc3a0 .functor OR 1, L_00000215723bc020, L_00000215723bc2c0, C4<0>, C4<0>;
L_00000215723bc090 .functor AND 1, L_00000215723bb680, L_000002157242c550, C4<1>, C4<1>;
L_00000215723bc410 .functor OR 1, L_00000215723bc3a0, L_00000215723bc090, C4<0>, C4<0>;
v000002157242a7c0_0 .net *"_ivl_2", 0 0, L_00000215723bc020;  1 drivers
v0000021572429960_0 .net *"_ivl_4", 0 0, L_00000215723bc2c0;  1 drivers
v000002157242a5e0_0 .net *"_ivl_6", 0 0, L_00000215723bc3a0;  1 drivers
v0000021572429780_0 .net *"_ivl_8", 0 0, L_00000215723bc090;  1 drivers
v000002157242a0e0_0 .net "a", 0 0, L_000002157242c550;  1 drivers
v000002157242aea0_0 .net "b", 0 0, L_000002157242bab0;  1 drivers
v000002157242a680_0 .net "c", 0 0, L_00000215723bb680;  alias, 1 drivers
v00000215724296e0_0 .net "cout", 0 0, L_00000215723bc410;  alias, 1 drivers
v0000021572429d20_0 .net "sum", 0 0, L_00000215723bbfb0;  1 drivers
v000002157242ae00_0 .net "w1", 0 0, L_00000215723bbf40;  1 drivers
S_0000021572392ca0 .scope module, "FA3" "full_adder1b" 3 20, 3 1 0, S_00000215723ce8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000002157242d320 .functor XOR 1, L_000002157242bc90, L_000002157242bbf0, C4<0>, C4<0>;
L_000002157242dfd0 .functor XOR 1, L_000002157242d320, L_00000215723bc410, C4<0>, C4<0>;
L_000002157242da20 .functor AND 1, L_000002157242bc90, L_000002157242bbf0, C4<1>, C4<1>;
L_000002157242d7f0 .functor AND 1, L_000002157242bbf0, L_00000215723bc410, C4<1>, C4<1>;
L_000002157242db00 .functor OR 1, L_000002157242da20, L_000002157242d7f0, C4<0>, C4<0>;
L_000002157242d940 .functor AND 1, L_00000215723bc410, L_000002157242bc90, C4<1>, C4<1>;
L_000002157242dcc0 .functor OR 1, L_000002157242db00, L_000002157242d940, C4<0>, C4<0>;
v0000021572429140_0 .net *"_ivl_2", 0 0, L_000002157242da20;  1 drivers
v0000021572429dc0_0 .net *"_ivl_4", 0 0, L_000002157242d7f0;  1 drivers
v0000021572429f00_0 .net *"_ivl_6", 0 0, L_000002157242db00;  1 drivers
v0000021572429320_0 .net *"_ivl_8", 0 0, L_000002157242d940;  1 drivers
v0000021572429c80_0 .net "a", 0 0, L_000002157242bc90;  1 drivers
v000002157242a220_0 .net "b", 0 0, L_000002157242bbf0;  1 drivers
v000002157242a040_0 .net "c", 0 0, L_00000215723bc410;  alias, 1 drivers
v000002157242af40_0 .net "cout", 0 0, L_000002157242dcc0;  alias, 1 drivers
v000002157242a180_0 .net "sum", 0 0, L_000002157242dfd0;  1 drivers
v000002157242a2c0_0 .net "w1", 0 0, L_000002157242d320;  1 drivers
S_0000021572392e30 .scope module, "FA4" "full_adder1b" 3 21, 3 1 0, S_00000215723ce8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000002157242db70 .functor XOR 1, L_000002157242bf10, L_000002157242b1f0, C4<0>, C4<0>;
L_000002157242d4e0 .functor XOR 1, L_000002157242db70, L_000002157242dcc0, C4<0>, C4<0>;
L_000002157242d390 .functor AND 1, L_000002157242bf10, L_000002157242b1f0, C4<1>, C4<1>;
L_000002157242def0 .functor AND 1, L_000002157242b1f0, L_000002157242dcc0, C4<1>, C4<1>;
L_000002157242d630 .functor OR 1, L_000002157242d390, L_000002157242def0, C4<0>, C4<0>;
L_000002157242d400 .functor AND 1, L_000002157242dcc0, L_000002157242bf10, C4<1>, C4<1>;
L_000002157242d5c0 .functor OR 1, L_000002157242d630, L_000002157242d400, C4<0>, C4<0>;
v000002157242a360_0 .net *"_ivl_2", 0 0, L_000002157242d390;  1 drivers
v000002157242a400_0 .net *"_ivl_4", 0 0, L_000002157242def0;  1 drivers
v00000215724295a0_0 .net *"_ivl_6", 0 0, L_000002157242d630;  1 drivers
v00000215724293c0_0 .net *"_ivl_8", 0 0, L_000002157242d400;  1 drivers
v000002157242a900_0 .net "a", 0 0, L_000002157242bf10;  1 drivers
v000002157242a4a0_0 .net "b", 0 0, L_000002157242b1f0;  1 drivers
v000002157242afe0_0 .net "c", 0 0, L_000002157242dcc0;  alias, 1 drivers
v000002157242a540_0 .net "cout", 0 0, L_000002157242d5c0;  alias, 1 drivers
v0000021572429a00_0 .net "sum", 0 0, L_000002157242d4e0;  1 drivers
v000002157242a9a0_0 .net "w1", 0 0, L_000002157242db70;  1 drivers
S_00000215723c2f80 .scope module, "tb" "tb_adder4b" 3 52, 3 24 0, S_00000215723ce730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "bin1";
    .port_info 1 /OUTPUT 4 "bin2";
    .port_info 2 /OUTPUT 1 "cin";
    .port_info 3 /INPUT 4 "sum";
    .port_info 4 /INPUT 1 "carry";
v00000215724298c0_0 .var "bin1", 3 0;
v000002157242ab80_0 .var "bin2", 3 0;
v0000021572429500_0 .net "carry", 0 0, L_000002157242d5c0;  alias, 1 drivers
v000002157242acc0_0 .var "cin", 0 0;
v0000021572429b40_0 .net "sum", 3 0, L_000002157242c910;  alias, 1 drivers
    .scope S_00000215723c2f80;
T_0 ;
    %vpi_call/w 3 31 "$monitor", "%t, When bin1=%b, bin2=%b cin=%b then Result is =%b , Carry =%b", $time, v00000215724298c0_0, v000002157242ab80_0, v000002157242acc0_0, v0000021572429b40_0, v0000021572429500_0 {0 0 0};
    %pushi/vec4 180, 0, 9;
    %split/vec4 1;
    %store/vec4 v000002157242acc0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002157242ab80_0, 0, 4;
    %store/vec4 v00000215724298c0_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 125, 0, 9;
    %split/vec4 1;
    %store/vec4 v000002157242acc0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002157242ab80_0, 0, 4;
    %store/vec4 v00000215724298c0_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 486, 0, 9;
    %split/vec4 1;
    %store/vec4 v000002157242acc0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002157242ab80_0, 0, 4;
    %store/vec4 v00000215724298c0_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 227, 0, 9;
    %split/vec4 1;
    %store/vec4 v000002157242acc0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002157242ab80_0, 0, 4;
    %store/vec4 v00000215724298c0_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 3, 0, 9;
    %split/vec4 1;
    %store/vec4 v000002157242acc0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002157242ab80_0, 0, 4;
    %store/vec4 v00000215724298c0_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 480, 0, 9;
    %split/vec4 1;
    %store/vec4 v000002157242acc0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002157242ab80_0, 0, 4;
    %store/vec4 v00000215724298c0_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 227, 0, 9;
    %split/vec4 1;
    %store/vec4 v000002157242acc0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002157242ab80_0, 0, 4;
    %store/vec4 v00000215724298c0_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 226, 0, 9;
    %split/vec4 1;
    %store/vec4 v000002157242acc0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002157242ab80_0, 0, 4;
    %store/vec4 v00000215724298c0_0, 0, 4;
    %delay 5, 0;
    %vpi_call/w 3 40 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000215723ce730;
T_1 ;
    %vpi_call/w 3 48 "$dumpfile", "parallel_adder.vcd" {0 0 0};
    %vpi_call/w 3 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000215723ce730 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "Adder\rippleCarryAdder.v";
