0.6
2019.1
May 24 2019
15:06:07
C:/Users/Asif/VivadoProjects/Lab0/Lab0.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/Asif/VivadoProjects/Lab0/Lab0.srcs/sim_1/new/Adder_4_bit_Sim.v,1686723841,verilog,,,,Adder_4_bit_sim,,,,,,,,
C:/Users/Asif/VivadoProjects/Lab0/Lab0.srcs/sources_1/new/Adder_4_bit.v,1686724338,verilog,,C:/Users/Asif/VivadoProjects/Lab0/Lab0.srcs/sim_1/new/Adder_4_bit_Sim.v,,Adder;Adder_4_bit;Seven_Segment_Display,,,,,,,,
