Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 59736fad288442a9886e9d1b89c803bf --debug typical --relax --mt 2 --include ../../../pcie_turbo.srcs/sources_1/imports/Turbo_Decoder_Verilog --include ../../../pcie_turbo.srcs/sources_1/imports/riffa_hdl --include ../../../pcie_turbo.srcs/sources_1/ip/ila_0/ila_v5_1/hdl/verilog --include ../../../pcie_turbo.srcs/sources_1/ip/ila_0/ltlib_v1_0/hdl/verilog --include ../../../pcie_turbo.srcs/sources_1/ip/ila_0/xsdbs_v1_0/hdl/verilog --include ../../../pcie_turbo.srcs/sources_1/ip/ila_1/ila_v5_1/hdl/verilog --include ../../../pcie_turbo.srcs/sources_1/ip/ila_1/ltlib_v1_0/hdl/verilog --include ../../../pcie_turbo.srcs/sources_1/ip/ila_1/xsdbs_v1_0/hdl/verilog --include ../../../pcie_turbo.srcs/sources_1/ip/ila_dist_D/ila_v5_1/hdl/verilog --include ../../../pcie_turbo.srcs/sources_1/ip/ila_dist_D/ltlib_v1_0/hdl/verilog --include ../../../pcie_turbo.srcs/sources_1/ip/ila_dist_D/xsdbs_v1_0/hdl/verilog --include ../../../pcie_turbo.srcs/sources_1/ip/ila_parallel_decoder/ila_v5_1/hdl/verilog --include ../../../pcie_turbo.srcs/sources_1/ip/ila_parallel_decoder/ltlib_v1_0/hdl/verilog --include ../../../pcie_turbo.srcs/sources_1/ip/ila_parallel_decoder/xsdbs_v1_0/hdl/verilog --include ../../../pcie_turbo.srcs/sources_1/ip/ila_turbo_wrapper/ila_v5_1/hdl/verilog --include ../../../pcie_turbo.srcs/sources_1/ip/ila_turbo_wrapper/ltlib_v1_0/hdl/verilog --include ../../../pcie_turbo.srcs/sources_1/ip/ila_turbo_wrapper/xsdbs_v1_0/hdl/verilog -L xil_defaultlib -L blk_mem_gen_v8_2 -L dist_mem_gen_v8_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot test_chnl_turbo_decoder_behav xil_defaultlib.test_chnl_turbo_decoder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=4.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_250_100_clk_wiz
Compiling module xil_defaultlib.clk_wiz_250_100
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.blk_mem_gen
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.blk_mem_gen_tail
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="virt...
Compiling module xil_defaultlib.dist_mem_gen_D
Compiling module xil_defaultlib.Modu_Block_ROM_Para_P8(RAM_WIDTH...
Compiling module xil_defaultlib.Modu_Block_ROM_Para_P4(RAM_WIDTH...
Compiling module xil_defaultlib.Modu_InputPara
Compiling module xil_defaultlib.Modu_Shift_Reg8(data_width=10)
Compiling module xil_defaultlib.Modu_Shift_Reg8(data_width=1)
Compiling module xil_defaultlib.Modu_Shift_Reg8(data_width=24)
Compiling module xil_defaultlib.Modu_Interleave(width=7)
Compiling module xil_defaultlib.Modu_Reorder_writeEn_0(width=7)
Compiling module xil_defaultlib.Modu_Block_Dual_RAM(RAM_WIDTH=64...
Compiling module xil_defaultlib.Modu_Deinterleave(width=8)
Compiling module xil_defaultlib.Modu_Reorder_writeEn_1(width=8)
Compiling module xil_defaultlib.Modu_Interleave(width=8)
Compiling module xil_defaultlib.Modu_Reorder_writeEn_0(width=8)
Compiling module xil_defaultlib.Modu_LeBit_RAM
Compiling module xil_defaultlib.Modu_Block_Dual_RAM(RAM_WIDTH=8,...
Compiling module xil_defaultlib.Modu_Deinterleave(width=1)
Compiling module xil_defaultlib.Modu_Reorder_writeEn_1(width=1)
Compiling module xil_defaultlib.Modu_D_RAM
Compiling module xil_defaultlib.Modu_AddrCal1Step
Compiling module xil_defaultlib.Modu_CalcReadAddr
Compiling module xil_defaultlib.Modu_SaveLeInitWriteAddr_3BUF
Compiling module xil_defaultlib.Modu_CalcLeWriteAddr_3BUF
Compiling module xil_defaultlib.Modu_CalcBufA_Addr
Compiling module xil_defaultlib.Modu_CalcBufAddr_3BUF
Compiling module xil_defaultlib.Modu_3BUF_w
Compiling module xil_defaultlib.Modu_Addr_control
Compiling module xil_defaultlib.Modu_Distributed_Dual_RAM(RAM_WI...
Compiling module xil_defaultlib.Modu_Init_Value
Compiling module xil_defaultlib.Modu_sysAddLePar_Compute
Compiling module xil_defaultlib.Modu_MaxFunction
Compiling module xil_defaultlib.Modu_Butterfly
Compiling module xil_defaultlib.Modu_BPU_Tail
Compiling module xil_defaultlib.Modu_Distributed_Single_RAM(RAM_...
Compiling module xil_defaultlib.Modu_Distributed_Dual_RAM(RAM_WI...
Compiling module xil_defaultlib.Modu_SelectBUF_3BUF
Compiling module xil_defaultlib.Modu_FPU
Compiling module xil_defaultlib.Modu_Max8_Function
Compiling module xil_defaultlib.Modu_multiply_opt
Compiling module xil_defaultlib.Modu_LLR
Compiling module xil_defaultlib.Modu_BPU
Compiling module xil_defaultlib.Modu_SW_MAP_3BUF
Compiling module xil_defaultlib.Modu_Subdecoder
Compiling module xil_defaultlib.crc24_D1_type0
Compiling module xil_defaultlib.crc24_D2_type0
Compiling module xil_defaultlib.crc24_D3_type0
Compiling module xil_defaultlib.crc24_D4_type0
Compiling module xil_defaultlib.crc24_D5_type0
Compiling module xil_defaultlib.crc24_D6_type0
Compiling module xil_defaultlib.crc24_D7_type0
Compiling module xil_defaultlib.crc24_D8_type0
Compiling module xil_defaultlib.crc24_D1_type1
Compiling module xil_defaultlib.crc24_D2_type1
Compiling module xil_defaultlib.crc24_D3_type1
Compiling module xil_defaultlib.crc24_D4_type1
Compiling module xil_defaultlib.crc24_D5_type1
Compiling module xil_defaultlib.crc24_D6_type1
Compiling module xil_defaultlib.crc24_D7_type1
Compiling module xil_defaultlib.crc24_D8_type1
Compiling module xil_defaultlib.parallel_crc
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_ELABORATION_D...
Compiling module xil_defaultlib.crc_blk_mem_1w_8w
Compiling module xil_defaultlib.Turbo_CRC24
Compiling module xil_defaultlib.Modu_Decoder_New_CRC
Compiling module xil_defaultlib.ila_turbo_wrapper
Compiling module xil_defaultlib.TurboDecoderWrapper
Compiling module xil_defaultlib.chnl_parallel_turbo_decoder(C_PC...
Compiling module xil_defaultlib.test_chnl_turbo_decoder
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot test_chnl_turbo_decoder_behav
