{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737095903405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737095903413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 17 13:38:23 2025 " "Processing started: Fri Jan 17 13:38:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737095903413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737095903413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WM8731_Pass -c WM8731_Pass " "Command: quartus_map --read_settings_files=on --write_settings_files=off WM8731_Pass -c WM8731_Pass" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737095903413 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737095904762 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737095904762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_v1/scramble_aud/hdl/twiddle64.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_v1/scramble_aud/hdl/twiddle64.v" { { "Info" "ISGN_ENTITY_NAME" "1 Twiddle " "Found entity 1: Twiddle" {  } { { "../hdl/Twiddle64.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/Twiddle64.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737095920166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737095920166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_v1/scramble_aud/hdl/sdfunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_v1/scramble_aud/hdl/sdfunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SdfUnit " "Found entity 1: SdfUnit" {  } { { "../hdl/SdfUnit.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/SdfUnit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737095920190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737095920190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_v1/scramble_aud/hdl/scrambleraudio.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_v1/scramble_aud/hdl/scrambleraudio.v" { { "Info" "ISGN_ENTITY_NAME" "1 ScramblerAudio " "Found entity 1: ScramblerAudio" {  } { { "../hdl/ScramblerAudio.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/ScramblerAudio.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737095920214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737095920214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_v1/scramble_aud/hdl/scrambler.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_v1/scramble_aud/hdl/scrambler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Scrambler8 " "Found entity 1: Scrambler8" {  } { { "../hdl/Scrambler.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/Scrambler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737095920235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737095920235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_v1/scramble_aud/hdl/reversebitorder.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_v1/scramble_aud/hdl/reversebitorder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ReverseBitOrder " "Found entity 1: ReverseBitOrder" {  } { { "../hdl/ReverseBitOrder.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/ReverseBitOrder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737095920258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737095920258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_v1/scramble_aud/hdl/multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_v1/scramble_aud/hdl/multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiply " "Found entity 1: Multiply" {  } { { "../hdl/Multiply.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/Multiply.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737095920277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737095920277 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutateKey.v(48) " "Verilog HDL warning at GenPermutateKey.v(48): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutateKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/GenPermutateKey.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737095920301 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutateKey.v(60) " "Verilog HDL warning at GenPermutateKey.v(60): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutateKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/GenPermutateKey.v" 60 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737095920302 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutateKey.v(72) " "Verilog HDL warning at GenPermutateKey.v(72): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutateKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/GenPermutateKey.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737095920302 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutateKey.v(84) " "Verilog HDL warning at GenPermutateKey.v(84): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutateKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/GenPermutateKey.v" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737095920302 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutateKey.v(96) " "Verilog HDL warning at GenPermutateKey.v(96): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutateKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/GenPermutateKey.v" 96 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737095920302 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutateKey.v(108) " "Verilog HDL warning at GenPermutateKey.v(108): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutateKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/GenPermutateKey.v" 108 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737095920302 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutateKey.v(120) " "Verilog HDL warning at GenPermutateKey.v(120): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutateKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/GenPermutateKey.v" 120 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737095920303 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GenPermutateKey.v(132) " "Verilog HDL warning at GenPermutateKey.v(132): extended using \"x\" or \"z\"" {  } { { "../hdl/GenPermutateKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/GenPermutateKey.v" 132 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737095920303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_v1/scramble_aud/hdl/genpermutatekey.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_v1/scramble_aud/hdl/genpermutatekey.v" { { "Info" "ISGN_ENTITY_NAME" "1 GenPermutateKey " "Found entity 1: GenPermutateKey" {  } { { "../hdl/GenPermutateKey.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/GenPermutateKey.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737095920305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737095920305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_v1/scramble_aud/hdl/fft64.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_v1/scramble_aud/hdl/fft64.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "../hdl/FFT64.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/FFT64.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737095920324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737095920324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_v1/scramble_aud/hdl/delaybuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_v1/scramble_aud/hdl/delaybuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DelayBuffer " "Found entity 1: DelayBuffer" {  } { { "../hdl/DelayBuffer.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/DelayBuffer.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737095920343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737095920343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_v1/scramble_aud/hdl/butterfly.v 1 1 " "Found 1 design units, including 1 entities, in source file /source code ta/hdl/scramble_v1/scramble_aud/hdl/butterfly.v" { { "Info" "ISGN_ENTITY_NAME" "1 Butterfly " "Found entity 1: Butterfly" {  } { { "../hdl/Butterfly.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/Butterfly.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737095920364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737095920364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_v1/scramble_aud/hdl/i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/scramble_v1/scramble_aud/hdl/i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C-rtl " "Found design unit 1: I2C-rtl" {  } { { "../hdl/i2c.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/i2c.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737095922142 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "../hdl/i2c.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/i2c.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737095922142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737095922142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_v1/scramble_aud/hdl/audio_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/scramble_v1/scramble_aud/hdl/audio_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Audio_interface-WM8731 " "Found design unit 1: Audio_interface-WM8731" {  } { { "../hdl/Audio_interface.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/Audio_interface.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737095922159 ""} { "Info" "ISGN_ENTITY_NAME" "1 Audio_interface " "Found entity 1: Audio_interface" {  } { { "../hdl/Audio_interface.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/Audio_interface.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737095922159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737095922159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/source code ta/hdl/scramble_v1/scramble_aud/hdl/wm8731_pass.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /source code ta/hdl/scramble_v1/scramble_aud/hdl/wm8731_pass.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WM8731_Pass-rtl " "Found design unit 1: WM8731_Pass-rtl" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737095922166 ""} { "Info" "ISGN_ENTITY_NAME" "1 WM8731_Pass " "Found entity 1: WM8731_Pass" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737095922166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737095922166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiopll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audiopll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioPLL-rtl " "Found design unit 1: AudioPLL-rtl" {  } { { "AudioPLL.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/quartus/AudioPLL.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737095922172 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioPLL " "Found entity 1: AudioPLL" {  } { { "AudioPLL.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/quartus/AudioPLL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737095922172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737095922172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiopll/audiopll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file audiopll/audiopll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioPLL_0002 " "Found entity 1: AudioPLL_0002" {  } { { "AudioPLL/AudioPLL_0002.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/quartus/AudioPLL/AudioPLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737095922193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737095922193 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "scrambler_do_count ScramblerAudio.v(98) " "Verilog HDL Implicit Net warning at ScramblerAudio.v(98): created implicit net for \"scrambler_do_count\"" {  } { { "../hdl/ScramblerAudio.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/ScramblerAudio.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737095922196 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "WM8731_Pass " "Elaborating entity \"WM8731_Pass\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737095922677 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR WM8731_Pass.vhd(27) " "VHDL Signal Declaration warning at WM8731_Pass.vhd(27): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737095922699 "|WM8731_Pass"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Rout WM8731_Pass.vhd(55) " "VHDL Signal Declaration warning at WM8731_Pass.vhd(55): used explicit default value for signal \"Rout\" because signal was never assigned a value" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1737095922700 "|WM8731_Pass"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "shift_key WM8731_Pass.vhd(56) " "VHDL Signal Declaration warning at WM8731_Pass.vhd(56): used explicit default value for signal \"shift_key\" because signal was never assigned a value" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1737095922700 "|WM8731_Pass"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_interface Audio_interface:Audio_interface " "Elaborating entity \"Audio_interface\" for hierarchy \"Audio_interface:Audio_interface\"" {  } { { "../hdl/WM8731_Pass.vhd" "Audio_interface" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737095922707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c Audio_interface:Audio_interface\|i2c:I2C_controller " "Elaborating entity \"i2c\" for hierarchy \"Audio_interface:Audio_interface\|i2c:I2C_controller\"" {  } { { "../hdl/Audio_interface.vhd" "I2C_controller" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/Audio_interface.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737095922735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioPLL Audio_interface:Audio_interface\|AudioPLL:Audio_PLL " "Elaborating entity \"AudioPLL\" for hierarchy \"Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\"" {  } { { "../hdl/Audio_interface.vhd" "Audio_PLL" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/Audio_interface.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737095922761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioPLL_0002 Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst " "Elaborating entity \"AudioPLL_0002\" for hierarchy \"Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\"" {  } { { "AudioPLL.vhd" "audiopll_inst" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/quartus/AudioPLL.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737095922784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i\"" {  } { { "AudioPLL/AudioPLL_0002.v" "altera_pll_i" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/quartus/AudioPLL/AudioPLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737095922872 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737095922894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i\"" {  } { { "AudioPLL/AudioPLL_0002.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/quartus/AudioPLL/AudioPLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737095922894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"Audio_interface:Audio_interface\|AudioPLL:Audio_PLL\|AudioPLL_0002:audiopll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 18.432203 MHz " "Parameter \"output_clock_frequency0\" = \"18.432203 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095922896 ""}  } { { "AudioPLL/AudioPLL_0002.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/quartus/AudioPLL/AudioPLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737095922896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScramblerAudio ScramblerAudio:Scrambler_interface " "Elaborating entity \"ScramblerAudio\" for hierarchy \"ScramblerAudio:Scrambler_interface\"" {  } { { "../hdl/WM8731_Pass.vhd" "Scrambler_interface" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737095922906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT ScramblerAudio:Scrambler_interface\|FFT:FFT64 " "Elaborating entity \"FFT\" for hierarchy \"ScramblerAudio:Scrambler_interface\|FFT:FFT64\"" {  } { { "../hdl/ScramblerAudio.v" "FFT64" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/ScramblerAudio.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737095922930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdfUnit ScramblerAudio:Scrambler_interface\|FFT:FFT64\|SdfUnit:SU1 " "Elaborating entity \"SdfUnit\" for hierarchy \"ScramblerAudio:Scrambler_interface\|FFT:FFT64\|SdfUnit:SU1\"" {  } { { "../hdl/FFT64.v" "SU1" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/FFT64.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737095922961 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 SdfUnit.v(300) " "Verilog HDL assignment warning at SdfUnit.v(300): truncated value with size 6 to match size of target (4)" {  } { { "../hdl/SdfUnit.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/SdfUnit.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737095922984 "|WM8731_Pass|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Butterfly ScramblerAudio:Scrambler_interface\|FFT:FFT64\|SdfUnit:SU1\|Butterfly:BF1 " "Elaborating entity \"Butterfly\" for hierarchy \"ScramblerAudio:Scrambler_interface\|FFT:FFT64\|SdfUnit:SU1\|Butterfly:BF1\"" {  } { { "../hdl/SdfUnit.v" "BF1" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/SdfUnit.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737095922987 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Butterfly.v(33) " "Verilog HDL assignment warning at Butterfly.v(33): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Butterfly.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/Butterfly.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737095923007 "|WM8731_Pass|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU1|Butterfly:BF1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Butterfly.v(34) " "Verilog HDL assignment warning at Butterfly.v(34): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Butterfly.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/Butterfly.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737095923007 "|WM8731_Pass|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU1|Butterfly:BF1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Butterfly.v(35) " "Verilog HDL assignment warning at Butterfly.v(35): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Butterfly.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/Butterfly.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737095923007 "|WM8731_Pass|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU1|Butterfly:BF1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Butterfly.v(36) " "Verilog HDL assignment warning at Butterfly.v(36): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Butterfly.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/Butterfly.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737095923007 "|WM8731_Pass|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU1|Butterfly:BF1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer ScramblerAudio:Scrambler_interface\|FFT:FFT64\|SdfUnit:SU1\|DelayBuffer:DB1 " "Elaborating entity \"DelayBuffer\" for hierarchy \"ScramblerAudio:Scrambler_interface\|FFT:FFT64\|SdfUnit:SU1\|DelayBuffer:DB1\"" {  } { { "../hdl/SdfUnit.v" "DB1" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/SdfUnit.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737095923010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Butterfly ScramblerAudio:Scrambler_interface\|FFT:FFT64\|SdfUnit:SU1\|Butterfly:BF2 " "Elaborating entity \"Butterfly\" for hierarchy \"ScramblerAudio:Scrambler_interface\|FFT:FFT64\|SdfUnit:SU1\|Butterfly:BF2\"" {  } { { "../hdl/SdfUnit.v" "BF2" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/SdfUnit.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737095923039 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Butterfly.v(33) " "Verilog HDL assignment warning at Butterfly.v(33): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Butterfly.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/Butterfly.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737095923059 "|WM8731_Pass|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU1|Butterfly:BF2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Butterfly.v(34) " "Verilog HDL assignment warning at Butterfly.v(34): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Butterfly.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/Butterfly.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737095923059 "|WM8731_Pass|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU1|Butterfly:BF2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Butterfly.v(35) " "Verilog HDL assignment warning at Butterfly.v(35): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Butterfly.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/Butterfly.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737095923059 "|WM8731_Pass|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU1|Butterfly:BF2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Butterfly.v(36) " "Verilog HDL assignment warning at Butterfly.v(36): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Butterfly.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/Butterfly.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737095923059 "|WM8731_Pass|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU1|Butterfly:BF2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer ScramblerAudio:Scrambler_interface\|FFT:FFT64\|SdfUnit:SU1\|DelayBuffer:DB2 " "Elaborating entity \"DelayBuffer\" for hierarchy \"ScramblerAudio:Scrambler_interface\|FFT:FFT64\|SdfUnit:SU1\|DelayBuffer:DB2\"" {  } { { "../hdl/SdfUnit.v" "DB2" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/SdfUnit.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737095923063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Twiddle ScramblerAudio:Scrambler_interface\|FFT:FFT64\|SdfUnit:SU1\|Twiddle:TW " "Elaborating entity \"Twiddle\" for hierarchy \"ScramblerAudio:Scrambler_interface\|FFT:FFT64\|SdfUnit:SU1\|Twiddle:TW\"" {  } { { "../hdl/SdfUnit.v" "TW" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/SdfUnit.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737095923088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiply ScramblerAudio:Scrambler_interface\|FFT:FFT64\|SdfUnit:SU1\|Multiply:MU " "Elaborating entity \"Multiply\" for hierarchy \"ScramblerAudio:Scrambler_interface\|FFT:FFT64\|SdfUnit:SU1\|Multiply:MU\"" {  } { { "../hdl/SdfUnit.v" "MU" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/SdfUnit.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737095923126 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Multiply.v(27) " "Verilog HDL assignment warning at Multiply.v(27): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Multiply.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/Multiply.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737095923156 "|WM8731_Pass|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU1|Multiply:MU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Multiply.v(28) " "Verilog HDL assignment warning at Multiply.v(28): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Multiply.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/Multiply.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737095923156 "|WM8731_Pass|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU1|Multiply:MU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Multiply.v(29) " "Verilog HDL assignment warning at Multiply.v(29): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Multiply.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/Multiply.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737095923157 "|WM8731_Pass|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU1|Multiply:MU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Multiply.v(30) " "Verilog HDL assignment warning at Multiply.v(30): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/Multiply.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/Multiply.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737095923157 "|WM8731_Pass|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU1|Multiply:MU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdfUnit ScramblerAudio:Scrambler_interface\|FFT:FFT64\|SdfUnit:SU2 " "Elaborating entity \"SdfUnit\" for hierarchy \"ScramblerAudio:Scrambler_interface\|FFT:FFT64\|SdfUnit:SU2\"" {  } { { "../hdl/FFT64.v" "SU2" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/FFT64.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737095923160 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 SdfUnit.v(300) " "Verilog HDL assignment warning at SdfUnit.v(300): truncated value with size 6 to match size of target (4)" {  } { { "../hdl/SdfUnit.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/SdfUnit.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737095923185 "|WM8731_Pass|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer ScramblerAudio:Scrambler_interface\|FFT:FFT64\|SdfUnit:SU2\|DelayBuffer:DB1 " "Elaborating entity \"DelayBuffer\" for hierarchy \"ScramblerAudio:Scrambler_interface\|FFT:FFT64\|SdfUnit:SU2\|DelayBuffer:DB1\"" {  } { { "../hdl/SdfUnit.v" "DB1" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/SdfUnit.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737095923191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer ScramblerAudio:Scrambler_interface\|FFT:FFT64\|SdfUnit:SU2\|DelayBuffer:DB2 " "Elaborating entity \"DelayBuffer\" for hierarchy \"ScramblerAudio:Scrambler_interface\|FFT:FFT64\|SdfUnit:SU2\|DelayBuffer:DB2\"" {  } { { "../hdl/SdfUnit.v" "DB2" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/SdfUnit.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737095923217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdfUnit ScramblerAudio:Scrambler_interface\|FFT:FFT64\|SdfUnit:SU3 " "Elaborating entity \"SdfUnit\" for hierarchy \"ScramblerAudio:Scrambler_interface\|FFT:FFT64\|SdfUnit:SU3\"" {  } { { "../hdl/FFT64.v" "SU3" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/FFT64.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737095923248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 SdfUnit.v(300) " "Verilog HDL assignment warning at SdfUnit.v(300): truncated value with size 6 to match size of target (4)" {  } { { "../hdl/SdfUnit.v" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/SdfUnit.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737095923273 "|WM8731_Pass|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer ScramblerAudio:Scrambler_interface\|FFT:FFT64\|SdfUnit:SU3\|DelayBuffer:DB1 " "Elaborating entity \"DelayBuffer\" for hierarchy \"ScramblerAudio:Scrambler_interface\|FFT:FFT64\|SdfUnit:SU3\|DelayBuffer:DB1\"" {  } { { "../hdl/SdfUnit.v" "DB1" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/SdfUnit.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737095923279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer ScramblerAudio:Scrambler_interface\|FFT:FFT64\|SdfUnit:SU3\|DelayBuffer:DB2 " "Elaborating entity \"DelayBuffer\" for hierarchy \"ScramblerAudio:Scrambler_interface\|FFT:FFT64\|SdfUnit:SU3\|DelayBuffer:DB2\"" {  } { { "../hdl/SdfUnit.v" "DB2" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/SdfUnit.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737095923310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReverseBitOrder ScramblerAudio:Scrambler_interface\|ReverseBitOrder:ReorderFFT " "Elaborating entity \"ReverseBitOrder\" for hierarchy \"ScramblerAudio:Scrambler_interface\|ReverseBitOrder:ReorderFFT\"" {  } { { "../hdl/ScramblerAudio.v" "ReorderFFT" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/ScramblerAudio.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737095923346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GenPermutateKey ScramblerAudio:Scrambler_interface\|GenPermutateKey:GenKeyInst " "Elaborating entity \"GenPermutateKey\" for hierarchy \"ScramblerAudio:Scrambler_interface\|GenPermutateKey:GenKeyInst\"" {  } { { "../hdl/ScramblerAudio.v" "GenKeyInst" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/ScramblerAudio.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737095923442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scrambler8 ScramblerAudio:Scrambler_interface\|Scrambler8:ScramblerInst " "Elaborating entity \"Scrambler8\" for hierarchy \"ScramblerAudio:Scrambler_interface\|Scrambler8:ScramblerInst\"" {  } { { "../hdl/ScramblerAudio.v" "ScramblerInst" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/ScramblerAudio.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737095923467 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "do_count SU2 7 8 " "Port \"do_count\" on the entity instantiation of \"SU2\" is connected to a signal of width 7. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "../hdl/FFT64.v" "SU2" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/FFT64.v" 55 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1737095924023 "|WM8731_Pass|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "do_count SU1 7 8 " "Port \"do_count\" on the entity instantiation of \"SU1\" is connected to a signal of width 7. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "../hdl/FFT64.v" "SU1" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/FFT64.v" 43 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1737095924030 "|WM8731_Pass|ScramblerAudio:Scrambler_interface|FFT:FFT64|SdfUnit:SU1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737095927311 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ScramblerAudio:Scrambler_interface\|FFT:IFFT64\|SdfUnit:SU1\|DelayBuffer:DB1\|buf_im_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ScramblerAudio:Scrambler_interface\|FFT:IFFT64\|SdfUnit:SU1\|DelayBuffer:DB1\|buf_im_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737095929622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 32 " "Parameter TAP_DISTANCE set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737095929622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 49 " "Parameter WIDTH set to 49" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737095929622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737095929622 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737095929622 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ScramblerAudio:Scrambler_interface\|FFT:IFFT64\|SdfUnit:SU1\|DelayBuffer:DB2\|buf_im_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ScramblerAudio:Scrambler_interface\|FFT:IFFT64\|SdfUnit:SU1\|DelayBuffer:DB2\|buf_im_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737095929622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737095929622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 64 " "Parameter WIDTH set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737095929622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737095929622 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737095929622 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ScramblerAudio:Scrambler_interface\|FFT:IFFT64\|SdfUnit:SU2\|DelayBuffer:DB1\|buf_im_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ScramblerAudio:Scrambler_interface\|FFT:IFFT64\|SdfUnit:SU2\|DelayBuffer:DB1\|buf_im_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737095929622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737095929622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 64 " "Parameter WIDTH set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737095929622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737095929622 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737095929622 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ScramblerAudio:Scrambler_interface\|FFT:IFFT64\|SdfUnit:SU2\|DelayBuffer:DB2\|buf_im_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ScramblerAudio:Scrambler_interface\|FFT:IFFT64\|SdfUnit:SU2\|DelayBuffer:DB2\|buf_im_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737095929622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737095929622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 64 " "Parameter WIDTH set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737095929622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737095929622 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737095929622 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1737095929622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ScramblerAudio:Scrambler_interface\|FFT:IFFT64\|SdfUnit:SU1\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0 " "Elaborated megafunction instantiation \"ScramblerAudio:Scrambler_interface\|FFT:IFFT64\|SdfUnit:SU1\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737095930153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ScramblerAudio:Scrambler_interface\|FFT:IFFT64\|SdfUnit:SU1\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0 " "Instantiated megafunction \"ScramblerAudio:Scrambler_interface\|FFT:IFFT64\|SdfUnit:SU1\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095930153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 32 " "Parameter \"TAP_DISTANCE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095930153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 49 " "Parameter \"WIDTH\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095930153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095930153 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737095930153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_l0v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_l0v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_l0v " "Found entity 1: shift_taps_l0v" {  } { { "db/shift_taps_l0v.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/quartus/db/shift_taps_l0v.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737095930293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737095930293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9v91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9v91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9v91 " "Found entity 1: altsyncram_9v91" {  } { { "db/altsyncram_9v91.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/quartus/db/altsyncram_9v91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737095930430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737095930430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_djf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_djf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_djf " "Found entity 1: cntr_djf" {  } { { "db/cntr_djf.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/quartus/db/cntr_djf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737095930554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737095930554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ScramblerAudio:Scrambler_interface\|FFT:IFFT64\|SdfUnit:SU1\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0 " "Elaborated megafunction instantiation \"ScramblerAudio:Scrambler_interface\|FFT:IFFT64\|SdfUnit:SU1\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737095930750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ScramblerAudio:Scrambler_interface\|FFT:IFFT64\|SdfUnit:SU1\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0 " "Instantiated megafunction \"ScramblerAudio:Scrambler_interface\|FFT:IFFT64\|SdfUnit:SU1\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095930751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095930751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 64 " "Parameter \"WIDTH\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095930751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095930751 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737095930751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_k0v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_k0v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_k0v " "Found entity 1: shift_taps_k0v" {  } { { "db/shift_taps_k0v.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/quartus/db/shift_taps_k0v.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737095930837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737095930837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5v91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5v91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5v91 " "Found entity 1: altsyncram_5v91" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/quartus/db/altsyncram_5v91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737095930953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737095930953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ejf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ejf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ejf " "Found entity 1: cntr_ejf" {  } { { "db/cntr_ejf.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/quartus/db/cntr_ejf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737095931056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737095931056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ScramblerAudio:Scrambler_interface\|FFT:IFFT64\|SdfUnit:SU2\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0 " "Elaborated megafunction instantiation \"ScramblerAudio:Scrambler_interface\|FFT:IFFT64\|SdfUnit:SU2\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737095931219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ScramblerAudio:Scrambler_interface\|FFT:IFFT64\|SdfUnit:SU2\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0 " "Instantiated megafunction \"ScramblerAudio:Scrambler_interface\|FFT:IFFT64\|SdfUnit:SU2\|DelayBuffer:DB1\|altshift_taps:buf_im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095931220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 8 " "Parameter \"TAP_DISTANCE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095931220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 64 " "Parameter \"WIDTH\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095931220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095931220 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737095931220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_5vu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_5vu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_5vu " "Found entity 1: shift_taps_5vu" {  } { { "db/shift_taps_5vu.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/quartus/db/shift_taps_5vu.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737095931304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737095931304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5s91 " "Found entity 1: altsyncram_5s91" {  } { { "db/altsyncram_5s91.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/quartus/db/altsyncram_5s91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737095931416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737095931416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhf " "Found entity 1: cntr_uhf" {  } { { "db/cntr_uhf.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/quartus/db/cntr_uhf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737095931526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737095931526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ScramblerAudio:Scrambler_interface\|FFT:IFFT64\|SdfUnit:SU2\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0 " "Elaborated megafunction instantiation \"ScramblerAudio:Scrambler_interface\|FFT:IFFT64\|SdfUnit:SU2\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737095931697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ScramblerAudio:Scrambler_interface\|FFT:IFFT64\|SdfUnit:SU2\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0 " "Instantiated megafunction \"ScramblerAudio:Scrambler_interface\|FFT:IFFT64\|SdfUnit:SU2\|DelayBuffer:DB2\|altshift_taps:buf_im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095931698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095931698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 64 " "Parameter \"WIDTH\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095931698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737095931698 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737095931698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_1vu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_1vu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_1vu " "Found entity 1: shift_taps_1vu" {  } { { "db/shift_taps_1vu.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/quartus/db/shift_taps_1vu.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737095931772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737095931772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rr91 " "Found entity 1: altsyncram_rr91" {  } { { "db/altsyncram_rr91.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/quartus/db/altsyncram_rr91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737095931884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737095931884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/quartus/db/cntr_phf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737095931990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737095931990 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1737095932658 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_ADCLRCK " "Inserted always-enabled tri-state buffer between \"AUD_ADCLRCK\" and its non-tri-state driver." {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 31 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1737095932906 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 32 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1737095932906 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1737095932906 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1737095932906 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737095934929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737095934929 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737095934929 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737095934929 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737095934929 "|WM8731_Pass|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737095934929 "|WM8731_Pass|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737095934929 "|WM8731_Pass|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737095934929 "|WM8731_Pass|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737095934929 "|WM8731_Pass|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737095934929 "|WM8731_Pass|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737095934929 "|WM8731_Pass|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737095934929 "|WM8731_Pass|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737095934929 "|WM8731_Pass|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737095934929 "|WM8731_Pass|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1737095934929 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737095936150 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/quartus/WM8731_Pass.map.smsg " "Generated suppressed messages file C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/quartus/WM8731_Pass.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737095936632 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737095937571 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737095937571 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737095938907 "|WM8731_Pass|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737095938907 "|WM8731_Pass|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737095938907 "|WM8731_Pass|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737095938907 "|WM8731_Pass|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737095938907 "|WM8731_Pass|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737095938907 "|WM8731_Pass|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737095938907 "|WM8731_Pass|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737095938907 "|WM8731_Pass|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737095938907 "|WM8731_Pass|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737095938907 "|WM8731_Pass|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737095938907 "|WM8731_Pass|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737095938907 "|WM8731_Pass|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737095938907 "|WM8731_Pass|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737095938907 "|WM8731_Pass|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737095938907 "|WM8731_Pass|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../hdl/WM8731_Pass.vhd" "" { Text "C:/Source Code TA/HDL/Scramble_v1/Scramble_Aud/hdl/WM8731_Pass.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737095938907 "|WM8731_Pass|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1737095938907 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6077 " "Implemented 6077 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737095938933 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737095938933 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1737095938933 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5779 " "Implemented 5779 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737095938933 ""} { "Info" "ICUT_CUT_TM_RAMS" "241 " "Implemented 241 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1737095938933 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1737095938933 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "20 " "Implemented 20 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1737095938933 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737095938933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5000 " "Peak virtual memory: 5000 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737095939002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 17 13:38:59 2025 " "Processing ended: Fri Jan 17 13:38:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737095939002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737095939002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737095939002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737095939002 ""}
