	component assign2_system is
		port (
			clk_clk                                         : in    std_logic                     := 'X';             -- clk
			keys_external_connection_export                 : in    std_logic_vector(2 downto 0)  := (others => 'X'); -- export
			lcd_external_RS                                 : out   std_logic;                                        -- RS
			lcd_external_RW                                 : out   std_logic;                                        -- RW
			lcd_external_data                               : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- data
			lcd_external_E                                  : out   std_logic;                                        -- E
			leds_green_external_connection_export           : out   std_logic_vector(8 downto 0);                     -- export
			leds_red_external_connection_export             : out   std_logic_vector(17 downto 0);                    -- export
			reset_reset_n                                   : in    std_logic                     := 'X';             -- reset_n
			sdram_pll_sdram_clk_clk                         : out   std_logic;                                        -- clk
			sdram_wire_addr                                 : out   std_logic_vector(11 downto 0);                    -- addr
			sdram_wire_ba                                   : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n                                : out   std_logic;                                        -- cas_n
			sdram_wire_cke                                  : out   std_logic;                                        -- cke
			sdram_wire_cs_n                                 : out   std_logic;                                        -- cs_n
			sdram_wire_dq                                   : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm                                  : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_wire_ras_n                                : out   std_logic;                                        -- ras_n
			sdram_wire_we_n                                 : out   std_logic;                                        -- we_n
			switches_external_connection_export             : in    std_logic_vector(17 downto 0) := (others => 'X'); -- export
			uart_external_connection_rxd                    : in    std_logic                     := 'X';             -- rxd
			uart_external_connection_txd                    : out   std_logic;                                        -- txd
			video_vga_controller_0_external_interface_CLK   : out   std_logic;                                        -- CLK
			video_vga_controller_0_external_interface_HS    : out   std_logic;                                        -- HS
			video_vga_controller_0_external_interface_VS    : out   std_logic;                                        -- VS
			video_vga_controller_0_external_interface_BLANK : out   std_logic;                                        -- BLANK
			video_vga_controller_0_external_interface_SYNC  : out   std_logic;                                        -- SYNC
			video_vga_controller_0_external_interface_R     : out   std_logic_vector(7 downto 0);                     -- R
			video_vga_controller_0_external_interface_G     : out   std_logic_vector(7 downto 0);                     -- G
			video_vga_controller_0_external_interface_B     : out   std_logic_vector(7 downto 0)                      -- B
		);
	end component assign2_system;

