[Project]
Current Flow=Generic
VCS=0
version=1
Current Config=compile

[Configurations]
compile=memram

[Library]
memram=.\memram.LIB

[$LibMap$]
memram=.
Active_lib=

[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=

[Files]
/memram.vhd=-1

[Files.Data]
.\src\memram.vhd=VHDL Source Code

[HierarchyViewer]
SortInfo=u
HierarchyInformation=ram_m|ram|0    
ShowHide=ShowTopLevel
Selected=
