
---------- Begin Simulation Statistics ----------
final_tick                               120508301581000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  66947                       # Simulator instruction rate (inst/s)
host_mem_usage                                 791544                       # Number of bytes of host memory used
host_op_rate                                   107535                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   149.37                       # Real time elapsed on the host
host_tick_rate                               19156822                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000012                       # Number of instructions simulated
sim_ops                                      16062752                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002862                       # Number of seconds simulated
sim_ticks                                  2861504750                       # Number of ticks simulated
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           6                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          15                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   10                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  42                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           6                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         8     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::MemRead                        6     37.50%     87.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     12.50%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4996                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12020                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       615128                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        20039                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       870248                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       504097                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       615128                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       111031                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          953541                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           40900                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2367                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14098804                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7123306                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        20062                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             724275                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1261931                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1240171                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16062736                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5547211                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.895642                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.111988                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1277186     23.02%     23.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1867507     33.67%     56.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       425294      7.67%     64.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       203353      3.67%     68.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       153773      2.77%     70.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       170688      3.08%     73.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       141751      2.56%     76.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        45728      0.82%     77.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1261931     22.75%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5547211                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1436910                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        32801                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14834461                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3595534                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95086      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9860253     61.39%     61.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        86584      0.54%     62.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32605      0.20%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        20986      0.13%     62.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       329262      2.05%     64.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       127366      0.79%     65.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       161050      1.00%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        62958      0.39%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       110449      0.69%     67.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           31      0.00%     67.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       154150      0.96%     68.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21677      0.13%     68.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        11191      0.07%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3367523     20.96%     89.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1393220      8.67%     98.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       228011      1.42%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          334      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16062736                       # Class of committed instruction
system.switch_cpus.commit.refs                4989088                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16062736                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.572299                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.572299                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2810414                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17648451                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           554327                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1569743                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          20288                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        758388                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3682149                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    59                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1406475                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    80                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              953541                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            853245                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4825723                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3775                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10952995                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          144                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           40576                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.166616                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       866987                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       544997                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.913859                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5713165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.130642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.530702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2899700     50.75%     50.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           137295      2.40%     53.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           104741      1.83%     54.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           149839      2.62%     57.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           180576      3.16%     60.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           345674      6.05%     66.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           166673      2.92%     69.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           190469      3.33%     73.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1538198     26.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5713165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2767219                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1377839                       # number of floating regfile writes
system.switch_cpus.idleCycles                    9824                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        33836                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           789212                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.934975                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5083042                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1406475                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          153166                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3708666                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            2                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          511                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1422961                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17302935                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3676567                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        33130                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16796830                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            242                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         85276                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          20288                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         85606                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          209                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       384202                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          262                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       113116                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        29401                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          262                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        28560                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         5276                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26989860                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16779844                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.498359                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13450631                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.932007                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16786730                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29017714                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13102917                       # number of integer regfile writes
system.switch_cpus.ipc                       1.747339                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.747339                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       100082      0.59%      0.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10434404     62.00%     62.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        88169      0.52%     63.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        35196      0.21%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        20986      0.12%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       342971      2.04%     65.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       129673      0.77%     66.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       162977      0.97%     67.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63017      0.37%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       142237      0.85%     68.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           62      0.00%     68.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       180295      1.07%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23633      0.14%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        13189      0.08%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3401149     20.21%     89.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1407969      8.37%     98.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       283503      1.68%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          451      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16829963                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1601060                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3178267                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1559766                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1910624                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              207117                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012306                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          124563     60.14%     60.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             94      0.05%     60.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     60.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3425      1.65%     61.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            15      0.01%     61.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     61.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         1961      0.95%     62.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        10188      4.92%     67.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     67.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     67.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     67.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     67.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     67.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     67.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     67.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     67.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     67.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     67.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     67.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     67.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     67.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     67.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     67.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          57788     27.90%     95.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           445      0.21%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         8638      4.17%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15335938                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     36479755                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15220078                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16632710                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17302926                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16829963                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1240141                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        77817                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1763765                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5713165                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.945821                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.324692                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1164388     20.38%     20.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       636401     11.14%     31.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       873813     15.29%     46.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       836974     14.65%     61.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       723838     12.67%     74.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       613859     10.74%     84.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       341629      5.98%     90.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       257511      4.51%     95.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       264752      4.63%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5713165                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.940765                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              853269                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    39                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       356601                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       304659                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3708666                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1422961                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6733682                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5722989                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          297600                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20752203                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         134371                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           868678                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         571083                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          3079                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54958725                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17532629                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22502174                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2002521                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1566958                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          20288                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2524073                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1749875                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      3035195                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     30023466                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4131770                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21588187                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34772469                       # The number of ROB writes
system.switch_cpus.timesIdled                     156                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24451                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7393                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50048                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7393                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 120508301581000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2150                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3459                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1537                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4874                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4874                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2150                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        19044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        19044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  19044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       670912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       670912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  670912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7024                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7024    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7024                       # Request fanout histogram
system.membus.reqLayer2.occupancy            28125000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           37317250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2861504750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120508301581000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 120508301581000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 120508301581000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6424                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22369                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          240                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           12780                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19173                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19173                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           362                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6062                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        74681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 75645                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        38528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2825280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2863808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           10938                       # Total snoops (count)
system.tol2bus.snoopTraffic                    221376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            36535                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.202354                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.401760                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  29142     79.76%     79.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7393     20.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              36535                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44170000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          37843999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            540000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 120508301581000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          228                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        18345                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18573                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          228                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        18345                       # number of overall hits
system.l2.overall_hits::total                   18573                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          132                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         6884                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7024                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          132                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         6884                       # number of overall misses
system.l2.overall_misses::total                  7024                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     10711000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    540400000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        551111000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     10711000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    540400000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       551111000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          360                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25229                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25597                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          360                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25229                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25597                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.366667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.272861                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.274407                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.366667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.272861                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.274407                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81143.939394                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78500.871586                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78461.133257                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81143.939394                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78500.871586                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78461.133257                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3459                       # number of writebacks
system.l2.writebacks::total                      3459                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         6884                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7016                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         6884                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7016                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      9391000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    471560000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    480951000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      9391000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    471560000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    480951000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.366667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.272861                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.274095                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.366667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.272861                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.274095                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71143.939394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68500.871586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68550.598632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71143.939394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68500.871586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68550.598632                       # average overall mshr miss latency
system.l2.replacements                          10938                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        18910                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            18910                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        18910                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        18910                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          240                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              240                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          240                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          240                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1451                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1451                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        14299                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14299                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         4873                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4874                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    372831500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     372831500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19172                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19173                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.254173                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.254212                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 76509.644983                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76493.947476                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4873                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4873                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    324101500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    324101500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.254173                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.254159                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 66509.644983                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66509.644983                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          228                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                228                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          132                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              134                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     10711000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10711000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          360                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            362                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.366667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.370166                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81143.939394                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79932.835821                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          132                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          132                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      9391000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9391000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.366667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.364641                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71143.939394                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71143.939394                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4046                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4046                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         2011                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2016                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    167568500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    167568500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         6057                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6062                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.332013                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.332564                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83325.957235                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83119.295635                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         2011                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2011                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    147458500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    147458500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.332013                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.331739                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73325.957235                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73325.957235                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 120508301581000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1675.782938                       # Cycle average of tags in use
system.l2.tags.total_refs                       20332                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10938                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.858841                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              120505440077000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     363.496486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.125341                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         3.360382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    68.097156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1240.703573                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.177489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.033251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.605812                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.818253                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1758                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1351                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.858398                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    112792                       # Number of tag accesses
system.l2.tags.data_accesses                   112792                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 120508301581000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       440576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             449536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       221376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          221376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         6884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3459                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3459                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             44732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            134195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2952293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    153966545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             157097765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        44732                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2952293                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2997025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       77363492                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             77363492                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       77363492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            44732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           134195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2952293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    153966545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            234461257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      6560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000421740500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          192                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          192                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               17432                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3208                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7016                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3459                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7016                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3459                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    324                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    49                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                75                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               93                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              214                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     70244750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   33460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               195719750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10496.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29246.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4758                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2867                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7016                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3459                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    262.635102                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.706675                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.763095                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          781     31.88%     31.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          778     31.76%     63.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          295     12.04%     75.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          209      8.53%     84.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          113      4.61%     88.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           73      2.98%     91.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           37      1.51%     93.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           40      1.63%     94.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          124      5.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2450                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.843750                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.948788                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    133.876620                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            183     95.31%     95.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            7      3.65%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.52%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           192                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.656250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.633989                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.872238                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               38     19.79%     19.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      1.56%     21.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              138     71.88%     93.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      6.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           192                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 428288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  216960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  449024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               221376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       149.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        75.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    156.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     77.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2861143000                       # Total gap between requests
system.mem_ctrls.avgGap                     273140.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         8448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       419840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       216960                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2952292.845224177931                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 146720008.065686404705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 75820248.070530027151                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          132                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         6884                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3459                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      3954000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    191765750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  63172617500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29954.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27856.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18263260.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7118580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3772230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            15586620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            4760640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     225572880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        780567690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        441346080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1478724720                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        516.764727                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1140317750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     95420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1625756750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             10424400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5525520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            32194260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           12935160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     225572880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1004967570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        252502080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1544121870                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        539.618839                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    647651000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     95420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2118423500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 120505440076250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2861494500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 120508301581000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       852845                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           852858                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       852845                       # number of overall hits
system.cpu.icache.overall_hits::total          852858                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          400                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            402                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          400                       # number of overall misses
system.cpu.icache.overall_misses::total           402                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     15391500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15391500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     15391500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15391500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       853245                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       853260                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       853245                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       853260                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000469                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000471                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000469                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000471                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 38478.750000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38287.313433                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 38478.750000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38287.313433                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          240                       # number of writebacks
system.cpu.icache.writebacks::total               240                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           40                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           40                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          360                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          360                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          360                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          360                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     13666500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13666500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     13666500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13666500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000422                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000422                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000422                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000422                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 37962.500000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37962.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 37962.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37962.500000                       # average overall mshr miss latency
system.cpu.icache.replacements                    240                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       852845                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          852858                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          400                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           402                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     15391500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15391500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       853245                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       853260                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000469                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000471                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 38478.750000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38287.313433                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           40                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          360                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          360                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     13666500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13666500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000422                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000422                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 37962.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37962.500000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 120508301581000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.002742                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               41679                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               240                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            173.662500                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000047                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.002695                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          114                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.238281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1706882                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1706882                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120508301581000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120508301581000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120508301581000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 120508301581000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120508301581000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120508301581000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 120508301581000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4665009                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4665011                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4665009                       # number of overall hits
system.cpu.dcache.overall_hits::total         4665011                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26412                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26418                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26412                       # number of overall misses
system.cpu.dcache.overall_misses::total         26418                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    833500994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    833500994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    833500994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    833500994                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4691421                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4691429                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4691421                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4691429                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005630                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005631                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005630                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005631                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 31557.662956                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31550.495647                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 31557.662956                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31550.495647                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6146                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               231                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.606061                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18910                       # number of writebacks
system.cpu.dcache.writebacks::total             18910                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         1183                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1183                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         1183                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1183                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25229                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25229                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25229                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25229                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    771682994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    771682994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    771682994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    771682994                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005378                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005378                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005378                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005378                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 30587.141543                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30587.141543                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 30587.141543                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30587.141543                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24211                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3290651                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3290652                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         7240                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7245                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    262566000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    262566000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3297891                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3297897                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002195                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002197                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 36266.022099                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36240.993789                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         1183                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1183                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         6057                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6057                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    219920000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    219920000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001837                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001837                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 36308.403500                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36308.403500                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1374358                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1374359                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19172                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19173                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    570934994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    570934994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1393530                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1393532                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013758                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013759                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 29779.626226                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29778.073019                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19172                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19172                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    551762994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    551762994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013758                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013758                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 28779.626226                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28779.626226                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120508301581000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.023700                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2231843                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24211                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             92.183016                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000098                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.023602                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000023                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000023                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          144                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          496                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          211                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9408093                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9408093                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               120516758859500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  87507                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793248                       # Number of bytes of host memory used
host_op_rate                                   140292                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   457.10                       # Real time elapsed on the host
host_tick_rate                               18501862                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000014                       # Number of instructions simulated
sim_ops                                      64128181                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008457                       # Number of seconds simulated
sim_ticks                                  8457278500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        18290                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         36905                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1747251                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        55787                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2560718                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1488273                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1747251                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       258978                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2799151                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          117478                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4886                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42266993                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21350937                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        55787                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2138527                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3789416                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3552718                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48065429                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     16438291                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.923992                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.122238                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      3686630     22.43%     22.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5638173     34.30%     56.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1202335      7.31%     64.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       588775      3.58%     67.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       444426      2.70%     70.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       503049      3.06%     73.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       450425      2.74%     76.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       135062      0.82%     76.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3789416     23.05%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     16438291                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4238937                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        95393                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44429575                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10834763                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       284874      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29451035     61.27%     61.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       252240      0.52%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        95953      0.20%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63488      0.13%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       981582      2.04%     64.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       376484      0.78%     65.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       470617      0.98%     66.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       190464      0.40%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       319734      0.67%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           90      0.00%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       447045      0.93%     68.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63150      0.13%     68.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32560      0.07%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10167487     21.15%     89.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4200425      8.74%     98.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       667276      1.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          925      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48065429                       # Class of committed instruction
system.switch_cpus.commit.refs               15036113                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48065429                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.563819                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.563819                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       8288380                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       52586768                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1646621                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4545925                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          56450                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2374277                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11078848                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    82                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4234855                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   198                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2799151                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2543078                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14282888                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         10386                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               32703028                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          112900                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.165488                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2572315                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1605751                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.933425                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     16911653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.148305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.530801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          8530223     50.44%     50.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           405595      2.40%     52.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           319768      1.89%     54.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           442778      2.62%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           547410      3.24%     60.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1016707      6.01%     66.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           508492      3.01%     69.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           579982      3.43%     73.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4560698     26.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     16911653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8164001                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4066849                       # number of floating regfile writes
system.switch_cpus.idleCycles                    2904                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        95552                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2327100                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.966305                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15297946                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4234855                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          443499                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11151444                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            2                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1033                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4280857                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     51618160                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11063091                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        91756                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      50173735                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            721                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        227523                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          56450                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        228564                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          709                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1179476                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          110                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          783                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       316688                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        79513                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          783                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        80353                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15199                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          80803795                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              50125515                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497584                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40206640                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.963454                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               50145347                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         87011185                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39191745                       # number of integer regfile writes
system.switch_cpus.ipc                       1.773620                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.773620                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       298221      0.59%      0.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31104951     61.88%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       256997      0.51%     62.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       102981      0.20%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63488      0.13%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1019895      2.03%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       382860      0.76%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       475723      0.95%     67.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       190578      0.38%     67.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       413533      0.82%     68.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          180      0.00%     68.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       523773      1.04%     69.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        68759      0.14%     69.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38245      0.08%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10255835     20.40%     89.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4238838      8.43%     98.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       829317      1.65%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         1321      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       50265495                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         4711707                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      9357097                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4596155                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      5604138                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              579511                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011529                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          347190     59.91%     59.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            139      0.02%     59.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           9844      1.70%     61.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            67      0.01%     61.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            7      0.00%     61.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         7837      1.35%     63.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        29863      5.15%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         163974     28.30%     96.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1421      0.25%     96.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        19169      3.31%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       45835078                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    108891482                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45529360                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     49567470                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           51618149                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          50265495                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           11                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3552669                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       226429                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5051756                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16911653                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.972240                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.317702                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      3378233     19.98%     19.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1828607     10.81%     30.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2591154     15.32%     46.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2528672     14.95%     61.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2162371     12.79%     73.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1826352     10.80%     84.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1059557      6.27%     90.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       763678      4.52%     95.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       773029      4.57%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16911653                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.971730                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2543078                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     3                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       973498                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       785212                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11151444                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4280857                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20156670                       # number of misc regfile reads
system.switch_cpus.numCycles                 16914557                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          773692                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62153903                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         382263                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2617600                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1392439                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          8519                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     164272143                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       52263839                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67162873                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5918353                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4937173                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          56450                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7545558                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5008889                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      8927596                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     89853028                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12865540                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             64267022                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           103711283                       # The number of ROB writes
system.switch_cpus.timesIdled                     236                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80425                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        22141                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       160863                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          22141                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   8457278500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5527                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13119                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5171                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13088                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13088                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5527                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        55520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        55520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  55520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2030976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2030976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2030976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             18615                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18615    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               18615                       # Request fanout histogram
system.membus.reqLayer2.occupancy            95831000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           99222250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8457278500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8457278500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   8457278500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   8457278500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19278                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        75751                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          683                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           39493                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61160                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61160                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           696                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18582                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2075                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       239226                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                241301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        88256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9111936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9200192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           35502                       # Total snoops (count)
system.tol2bus.snoopTraffic                    839616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           115940                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.190969                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.393067                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  93799     80.90%     80.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  22141     19.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             115940                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          143746500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119613499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1044000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   8457278500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          661                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        61162                       # number of demand (read+write) hits
system.l2.demand_hits::total                    61823                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          661                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        61162                       # number of overall hits
system.l2.overall_hits::total                   61823                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        18580                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18615                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           35                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        18580                       # number of overall misses
system.l2.overall_misses::total                 18615                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3184000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1459431500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1462615500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3184000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1459431500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1462615500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          696                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79742                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80438                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          696                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79742                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80438                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.050287                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.233001                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.231420                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.050287                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.233001                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.231420                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 90971.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78548.519914                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78571.877518                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 90971.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78548.519914                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78571.877518                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               13119                       # number of writebacks
system.l2.writebacks::total                     13119                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        18580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18615                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        18580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18615                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2834000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1273631500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1276465500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2834000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1273631500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1276465500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.050287                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.233001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.231420                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.050287                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.233001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.231420                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 80971.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68548.519914                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68571.877518                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 80971.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68548.519914                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68571.877518                       # average overall mshr miss latency
system.l2.replacements                          35502                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        62632                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            62632                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        62632                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        62632                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          683                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              683                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          683                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          683                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4929                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4929                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        48072                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 48072                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        13088                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13088                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1003973000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1003973000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        61160                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61160                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.213996                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.213996                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 76709.428484                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76709.428484                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        13088                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13088                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    873093000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    873093000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.213996                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.213996                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 66709.428484                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66709.428484                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          661                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                661                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           35                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               35                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3184000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3184000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          696                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            696                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.050287                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.050287                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 90971.428571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90971.428571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           35                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           35                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2834000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2834000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.050287                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.050287                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 80971.428571                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80971.428571                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        13090                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13090                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         5492                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5492                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    455458500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    455458500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18582                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18582                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.295555                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.295555                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82931.263656                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82931.263656                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         5492                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5492                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    400538500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    400538500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.295555                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.295555                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72931.263656                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72931.263656                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   8457278500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1891.617281                       # Cycle average of tags in use
system.l2.tags.total_refs                      184199                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     37460                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.917218                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     533.231541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.197840                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    43.426087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1313.761813                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.260367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.021204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.641485                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.923641                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1958                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          382                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          588                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          816                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.956055                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    357428                       # Number of tag accesses
system.l2.tags.data_accesses                   357428                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8457278500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst         2240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1189120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1191360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         2240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       839616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          839616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        18580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        13119                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              13119                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       264861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    140603150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             140868011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       264861                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           264861                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       99277327                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             99277327                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       99277327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       264861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    140603150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            240145338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     13032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        35.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     17265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000391985500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          736                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          736                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               49420                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              12303                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       18615                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13119                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18615                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    13119                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1315                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    87                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              664                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.64                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    200062500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   86500000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               524437500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11564.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30314.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    11535                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   10780                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18615                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                13119                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   16533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    242.367856                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.377892                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.477660                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2563     31.98%     31.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2627     32.78%     64.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1193     14.89%     79.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          598      7.46%     87.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          345      4.30%     91.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          190      2.37%     93.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          133      1.66%     95.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          115      1.43%     96.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          250      3.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8014                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          736                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.491848                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.341589                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.292577                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              99     13.45%     13.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            233     31.66%     45.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           160     21.74%     66.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            96     13.04%     79.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            47      6.39%     86.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            24      3.26%     89.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            24      3.26%     92.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            14      1.90%     94.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            13      1.77%     96.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             6      0.82%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             5      0.68%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             4      0.54%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.14%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.27%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.14%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.14%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.14%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.14%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.14%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.14%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           736                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          736                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.694293                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.670090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.911167                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              145     19.70%     19.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      1.49%     21.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              510     69.29%     90.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               64      8.70%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           736                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1107200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   84160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  833472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1191360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               839616                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       130.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        98.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    140.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     99.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8456292000                       # Total gap between requests
system.mem_ctrls.avgGap                     266474.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         2240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      1104960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       833472                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 264860.616804803081                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 130651958.546712160110                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 98550851.789970025420                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           35                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        18580                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        13119                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1388500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    523049000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 199630745750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     39671.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28151.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15216917.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             23840460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             12682890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            48787620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           22393800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     667499040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2580554160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1074496800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4430254770                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        523.839291                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2768620500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    282360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   5406298000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             33336660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             17730240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            74734380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           45586260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     667499040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2770911360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        914196000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4523993940                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        534.923136                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2349533500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    282360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5825385000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 120505440076250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    11318773000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 120516758859500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3395186                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3395199                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3395186                       # number of overall hits
system.cpu.icache.overall_hits::total         3395199                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1137                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1139                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1137                       # number of overall misses
system.cpu.icache.overall_misses::total          1139                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     27975500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27975500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     27975500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27975500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3396323                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3396338                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3396323                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3396338                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000335                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000335                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000335                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000335                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 24604.661390                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24561.457419                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 24604.661390                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24561.457419                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          923                       # number of writebacks
system.cpu.icache.writebacks::total               923                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           81                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           81                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           81                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           81                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1056                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1056                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1056                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1056                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     24878500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     24878500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     24878500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     24878500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000311                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000311                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000311                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000311                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 23559.185606                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23559.185606                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 23559.185606                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23559.185606                       # average overall mshr miss latency
system.cpu.icache.replacements                    923                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3395186                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3395199                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1137                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1139                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     27975500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27975500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3396323                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3396338                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000335                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000335                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 24604.661390                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24561.457419                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           81                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           81                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1056                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1056                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     24878500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     24878500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000311                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000311                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 23559.185606                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23559.185606                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 120516758859500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.011666                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3396257                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1058                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3210.072779                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000188                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.011478                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000022                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000023                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          135                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          110                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.263672                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6793734                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6793734                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120516758859500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120516758859500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120516758859500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 120516758859500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120516758859500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120516758859500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 120516758859500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18682908                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18682910                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18682908                       # number of overall hits
system.cpu.dcache.overall_hits::total        18682910                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       109104                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         109110                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       109104                       # number of overall misses
system.cpu.dcache.overall_misses::total        109110                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   3224429988                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3224429988                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   3224429988                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3224429988                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18792012                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18792020                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18792012                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18792020                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005806                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005806                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005806                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005806                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 29553.728443                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29552.103272                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 29553.728443                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29552.103272                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        25198                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1016                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.801181                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        81542                       # number of writebacks
system.cpu.dcache.writebacks::total             81542                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         4133                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4133                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         4133                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4133                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       104971                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       104971                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       104971                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       104971                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2995074988                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2995074988                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2995074988                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2995074988                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005586                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005586                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005586                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005586                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 28532.404074                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28532.404074                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 28532.404074                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28532.404074                       # average overall mshr miss latency
system.cpu.dcache.replacements                 103953                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13168336                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13168337                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        28772                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28777                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    991786000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    991786000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13197108                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13197114                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002180                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002181                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34470.526901                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34464.537652                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         4133                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4133                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        24639                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24639                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    842763000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    842763000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001867                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001867                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 34204.431998                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34204.431998                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5514572                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5514573                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        80332                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80333                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2232643988                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2232643988                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5594904                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5594906                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014358                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014358                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 27792.710103                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27792.364134                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        80332                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        80332                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2152311988                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2152311988                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014358                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014358                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 26792.710103                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26792.710103                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120516758859500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.095557                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18787887                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            104977                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            178.971460                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000305                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.095252                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000093                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000093                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          784                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          197                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37689017                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37689017                       # Number of data accesses

---------- End Simulation Statistics   ----------
