ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB145:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "os.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** ADC_HandleTypeDef hadc2;
  44:Core/Src/main.c **** DMA_HandleTypeDef hdma_adc2;
  45:Core/Src/main.c **** RTC_HandleTypeDef hrtc;
  46:Core/Src/main.c **** SPI_HandleTypeDef hspi2;
  47:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  48:Core/Src/main.c **** TIM_HandleTypeDef htim16;
  49:Core/Src/main.c **** TIM_HandleTypeDef htim17;
  50:Core/Src/main.c **** UART_HandleTypeDef huart1;
  51:Core/Src/main.c **** UART_HandleTypeDef huart2;
  52:Core/Src/main.c **** UART_HandleTypeDef huart3;
  53:Core/Src/main.c **** DMA_HandleTypeDef hdma_usart2_rx;
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE BEGIN PV */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END PV */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  60:Core/Src/main.c **** void SystemClock_Config(void);
  61:Core/Src/main.c **** static void MX_GPIO_Init(void);
  62:Core/Src/main.c **** static void MX_DMA_Init(void);
  63:Core/Src/main.c **** static void MX_ADC2_Init(void);
  64:Core/Src/main.c **** static void MX_SPI2_Init(void);
  65:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  66:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  67:Core/Src/main.c **** static void MX_USART3_UART_Init(void);
  68:Core/Src/main.c **** static void MX_TIM3_Init(void);
  69:Core/Src/main.c **** static void MX_RTC_Init(void);
  70:Core/Src/main.c **** static void MX_TIM16_Init(void);
  71:Core/Src/main.c **** static void MX_TIM17_Init(void);
  72:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /* USER CODE END PFP */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  77:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** /* USER CODE END 0 */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** /**
  82:Core/Src/main.c ****   * @brief  The application entry point.
  83:Core/Src/main.c ****   * @retval int
  84:Core/Src/main.c ****   */
  85:Core/Src/main.c **** int main(void)
  86:Core/Src/main.c **** {
  87:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  88:Core/Src/main.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 3


  89:Core/Src/main.c ****   /* USER CODE END 1 */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  94:Core/Src/main.c ****   HAL_Init();
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* USER CODE END Init */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* Configure the system clock */
 101:Core/Src/main.c ****   SystemClock_Config();
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* USER CODE END SysInit */
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* Initialize all configured peripherals */
 108:Core/Src/main.c ****   MX_GPIO_Init();
 109:Core/Src/main.c ****   MX_DMA_Init();
 110:Core/Src/main.c ****   MX_ADC2_Init();
 111:Core/Src/main.c ****   MX_SPI2_Init();
 112:Core/Src/main.c ****   MX_USART1_UART_Init();
 113:Core/Src/main.c ****   MX_USART2_UART_Init();
 114:Core/Src/main.c ****   MX_USART3_UART_Init();
 115:Core/Src/main.c ****   MX_TIM3_Init();
 116:Core/Src/main.c ****   MX_RTC_Init();
 117:Core/Src/main.c ****   MX_TIM16_Init();
 118:Core/Src/main.c ****   MX_TIM17_Init();
 119:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 120:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim16);
 121:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim17);
 122:Core/Src/main.c ****   Os_Init_Task();
 123:Core/Src/main.c ****   HAL_Delay(2000);
 124:Core/Src/main.c ****   /* USER CODE END 2 */
 125:Core/Src/main.c ****   /* Infinite loop */
 126:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 127:Core/Src/main.c ****   while (1)
 128:Core/Src/main.c ****   {
 129:Core/Src/main.c ****     /* USER CODE END WHILE */
 130:Core/Src/main.c ****     Os_Handler();
 131:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 132:Core/Src/main.c ****   }
 133:Core/Src/main.c ****   /* USER CODE END 3 */
 134:Core/Src/main.c **** }
 135:Core/Src/main.c **** 
 136:Core/Src/main.c **** /**
 137:Core/Src/main.c ****   * @brief System Clock Configuration
 138:Core/Src/main.c ****   * @retval None
 139:Core/Src/main.c ****   */
 140:Core/Src/main.c **** void SystemClock_Config(void)
 141:Core/Src/main.c **** {
 142:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 143:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 144:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 145:Core/Src/main.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 4


 146:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 147:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 148:Core/Src/main.c ****   */
 149:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 150:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 151:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 152:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 156:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 157:Core/Src/main.c ****   {
 158:Core/Src/main.c ****     Error_Handler();
 159:Core/Src/main.c ****   }
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 162:Core/Src/main.c ****   */
 163:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 164:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 165:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 166:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 167:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 168:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 171:Core/Src/main.c ****   {
 172:Core/Src/main.c ****     Error_Handler();
 173:Core/Src/main.c ****   }
 174:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 175:Core/Src/main.c ****                               |RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_RTC
 176:Core/Src/main.c ****                               |RCC_PERIPHCLK_ADC12;
 177:Core/Src/main.c ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_SYSCLK;
 178:Core/Src/main.c ****   PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 179:Core/Src/main.c ****   PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_SYSCLK;
 180:Core/Src/main.c ****   PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 181:Core/Src/main.c ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV32;
 182:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 183:Core/Src/main.c ****   {
 184:Core/Src/main.c ****     Error_Handler();
 185:Core/Src/main.c ****   }
 186:Core/Src/main.c **** }
 187:Core/Src/main.c **** 
 188:Core/Src/main.c **** /**
 189:Core/Src/main.c ****   * @brief ADC2 Initialization Function
 190:Core/Src/main.c ****   * @param None
 191:Core/Src/main.c ****   * @retval None
 192:Core/Src/main.c ****   */
 193:Core/Src/main.c **** static void MX_ADC2_Init(void)
 194:Core/Src/main.c **** {
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 0 */
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****   /* USER CODE END ADC2_Init 0 */
 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 201:Core/Src/main.c **** 
 202:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 1 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 5


 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****   /* USER CODE END ADC2_Init 1 */
 205:Core/Src/main.c **** 
 206:Core/Src/main.c ****   /** Common config
 207:Core/Src/main.c ****   */
 208:Core/Src/main.c ****   hadc2.Instance = ADC2;
 209:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 210:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 211:Core/Src/main.c ****   hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 212:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = ENABLE;
 213:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 214:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 215:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 216:Core/Src/main.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 217:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 1;
 218:Core/Src/main.c ****   hadc2.Init.DMAContinuousRequests = DISABLE;
 219:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 220:Core/Src/main.c ****   hadc2.Init.LowPowerAutoWait = DISABLE;
 221:Core/Src/main.c ****   hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 222:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 223:Core/Src/main.c ****   {
 224:Core/Src/main.c ****     Error_Handler();
 225:Core/Src/main.c ****   }
 226:Core/Src/main.c **** 
 227:Core/Src/main.c ****   /** Configure Regular Channel
 228:Core/Src/main.c ****   */
 229:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_3;
 230:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 231:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 232:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 233:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 234:Core/Src/main.c ****   sConfig.Offset = 0;
 235:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 236:Core/Src/main.c ****   {
 237:Core/Src/main.c ****     Error_Handler();
 238:Core/Src/main.c ****   }
 239:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 2 */
 240:Core/Src/main.c **** 
 241:Core/Src/main.c ****   /* USER CODE END ADC2_Init 2 */
 242:Core/Src/main.c **** 
 243:Core/Src/main.c **** }
 244:Core/Src/main.c **** 
 245:Core/Src/main.c **** /**
 246:Core/Src/main.c ****   * @brief RTC Initialization Function
 247:Core/Src/main.c ****   * @param None
 248:Core/Src/main.c ****   * @retval None
 249:Core/Src/main.c ****   */
 250:Core/Src/main.c **** static void MX_RTC_Init(void)
 251:Core/Src/main.c **** {
 252:Core/Src/main.c **** 
 253:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 254:Core/Src/main.c **** 
 255:Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 256:Core/Src/main.c **** 
 257:Core/Src/main.c ****   RTC_TimeTypeDef sTime = {0};
 258:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 259:Core/Src/main.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 6


 260:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 263:Core/Src/main.c **** 
 264:Core/Src/main.c ****   /** Initialize RTC Only
 265:Core/Src/main.c ****   */
 266:Core/Src/main.c ****   hrtc.Instance = RTC;
 267:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 268:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 269:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 270:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 271:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 272:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 273:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 274:Core/Src/main.c ****   {
 275:Core/Src/main.c ****     Error_Handler();
 276:Core/Src/main.c ****   }
 277:Core/Src/main.c **** 
 278:Core/Src/main.c ****   /* USER CODE BEGIN Check_RTC_BKUP */
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   /* USER CODE END Check_RTC_BKUP */
 281:Core/Src/main.c **** 
 282:Core/Src/main.c ****   /** Initialize RTC and set the Time and Date
 283:Core/Src/main.c ****   */
 284:Core/Src/main.c ****   sTime.Hours = 4;
 285:Core/Src/main.c ****   sTime.Minutes = 15;
 286:Core/Src/main.c ****   sTime.Seconds = 55;
 287:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 288:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 289:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 290:Core/Src/main.c ****   {
 291:Core/Src/main.c ****     Error_Handler();
 292:Core/Src/main.c ****   }
 293:Core/Src/main.c ****   sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 294:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 295:Core/Src/main.c ****   sDate.Date = 3;
 296:Core/Src/main.c ****   sDate.Year = 2022;
 297:Core/Src/main.c **** 
 298:Core/Src/main.c ****   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 299:Core/Src/main.c ****   {
 300:Core/Src/main.c ****     Error_Handler();
 301:Core/Src/main.c ****   }
 302:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 303:Core/Src/main.c **** 
 304:Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 305:Core/Src/main.c **** 
 306:Core/Src/main.c **** }
 307:Core/Src/main.c **** 
 308:Core/Src/main.c **** /**
 309:Core/Src/main.c ****   * @brief SPI2 Initialization Function
 310:Core/Src/main.c ****   * @param None
 311:Core/Src/main.c ****   * @retval None
 312:Core/Src/main.c ****   */
 313:Core/Src/main.c **** static void MX_SPI2_Init(void)
 314:Core/Src/main.c **** {
 315:Core/Src/main.c **** 
 316:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 0 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 7


 317:Core/Src/main.c **** 
 318:Core/Src/main.c ****   /* USER CODE END SPI2_Init 0 */
 319:Core/Src/main.c **** 
 320:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 1 */
 321:Core/Src/main.c **** 
 322:Core/Src/main.c ****   /* USER CODE END SPI2_Init 1 */
 323:Core/Src/main.c ****   /* SPI2 parameter configuration*/
 324:Core/Src/main.c ****   hspi2.Instance = SPI2;
 325:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 326:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 327:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 328:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 329:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 330:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 331:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 332:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 333:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 334:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 335:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 336:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 337:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 338:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 339:Core/Src/main.c ****   {
 340:Core/Src/main.c ****     Error_Handler();
 341:Core/Src/main.c ****   }
 342:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 2 */
 343:Core/Src/main.c **** 
 344:Core/Src/main.c ****   /* USER CODE END SPI2_Init 2 */
 345:Core/Src/main.c **** 
 346:Core/Src/main.c **** }
 347:Core/Src/main.c **** 
 348:Core/Src/main.c **** /**
 349:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 350:Core/Src/main.c ****   * @param None
 351:Core/Src/main.c ****   * @retval None
 352:Core/Src/main.c ****   */
 353:Core/Src/main.c **** static void MX_TIM3_Init(void)
 354:Core/Src/main.c **** {
 355:Core/Src/main.c **** 
 356:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 357:Core/Src/main.c **** 
 358:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 359:Core/Src/main.c **** 
 360:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 361:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 362:Core/Src/main.c **** 
 363:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 364:Core/Src/main.c **** 
 365:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 366:Core/Src/main.c ****   htim3.Instance = TIM3;
 367:Core/Src/main.c ****   htim3.Init.Prescaler = 71;
 368:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 369:Core/Src/main.c ****   htim3.Init.Period = 300;
 370:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 371:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 372:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 373:Core/Src/main.c ****   {
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 8


 374:Core/Src/main.c ****     Error_Handler();
 375:Core/Src/main.c ****   }
 376:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 377:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 378:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 379:Core/Src/main.c ****   {
 380:Core/Src/main.c ****     Error_Handler();
 381:Core/Src/main.c ****   }
 382:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 383:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 384:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 385:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 386:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 387:Core/Src/main.c ****   {
 388:Core/Src/main.c ****     Error_Handler();
 389:Core/Src/main.c ****   }
 390:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 391:Core/Src/main.c **** 
 392:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 393:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim3);
 394:Core/Src/main.c **** 
 395:Core/Src/main.c **** }
 396:Core/Src/main.c **** 
 397:Core/Src/main.c **** /**
 398:Core/Src/main.c ****   * @brief TIM16 Initialization Function
 399:Core/Src/main.c ****   * @param None
 400:Core/Src/main.c ****   * @retval None
 401:Core/Src/main.c ****   */
 402:Core/Src/main.c **** static void MX_TIM16_Init(void)
 403:Core/Src/main.c **** {
 404:Core/Src/main.c **** 
 405:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 0 */
 406:Core/Src/main.c **** 
 407:Core/Src/main.c ****   /* USER CODE END TIM16_Init 0 */
 408:Core/Src/main.c **** 
 409:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 1 */
 410:Core/Src/main.c **** 
 411:Core/Src/main.c ****   /* USER CODE END TIM16_Init 1 */
 412:Core/Src/main.c ****   htim16.Instance = TIM16;
 413:Core/Src/main.c ****   htim16.Init.Prescaler = 71;
 414:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 415:Core/Src/main.c ****   htim16.Init.Period = 100;
 416:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 417:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 418:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 419:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 420:Core/Src/main.c ****   {
 421:Core/Src/main.c ****     Error_Handler();
 422:Core/Src/main.c ****   }
 423:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 2 */
 424:Core/Src/main.c **** 
 425:Core/Src/main.c ****   /* USER CODE END TIM16_Init 2 */
 426:Core/Src/main.c **** 
 427:Core/Src/main.c **** }
 428:Core/Src/main.c **** 
 429:Core/Src/main.c **** /**
 430:Core/Src/main.c ****   * @brief TIM17 Initialization Function
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 9


 431:Core/Src/main.c ****   * @param None
 432:Core/Src/main.c ****   * @retval None
 433:Core/Src/main.c ****   */
 434:Core/Src/main.c **** static void MX_TIM17_Init(void)
 435:Core/Src/main.c **** {
 436:Core/Src/main.c **** 
 437:Core/Src/main.c ****   /* USER CODE BEGIN TIM17_Init 0 */
 438:Core/Src/main.c **** 
 439:Core/Src/main.c ****   /* USER CODE END TIM17_Init 0 */
 440:Core/Src/main.c **** 
 441:Core/Src/main.c ****   /* USER CODE BEGIN TIM17_Init 1 */
 442:Core/Src/main.c **** 
 443:Core/Src/main.c ****   /* USER CODE END TIM17_Init 1 */
 444:Core/Src/main.c ****   htim17.Instance = TIM17;
 445:Core/Src/main.c ****   htim17.Init.Prescaler = 71;
 446:Core/Src/main.c ****   htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 447:Core/Src/main.c ****   htim17.Init.Period = 10000;
 448:Core/Src/main.c ****   htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 449:Core/Src/main.c ****   htim17.Init.RepetitionCounter = 0;
 450:Core/Src/main.c ****   htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 451:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 452:Core/Src/main.c ****   {
 453:Core/Src/main.c ****     Error_Handler();
 454:Core/Src/main.c ****   }
 455:Core/Src/main.c ****   /* USER CODE BEGIN TIM17_Init 2 */
 456:Core/Src/main.c **** 
 457:Core/Src/main.c ****   /* USER CODE END TIM17_Init 2 */
 458:Core/Src/main.c **** 
 459:Core/Src/main.c **** }
 460:Core/Src/main.c **** 
 461:Core/Src/main.c **** /**
 462:Core/Src/main.c ****   * @brief USART1 Initialization Function
 463:Core/Src/main.c ****   * @param None
 464:Core/Src/main.c ****   * @retval None
 465:Core/Src/main.c ****   */
 466:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 467:Core/Src/main.c **** {
 468:Core/Src/main.c **** 
 469:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 470:Core/Src/main.c **** 
 471:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 472:Core/Src/main.c **** 
 473:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 474:Core/Src/main.c **** 
 475:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 476:Core/Src/main.c ****   huart1.Instance = USART1;
 477:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 478:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 479:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 480:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 481:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 482:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 483:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 484:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 485:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 486:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 487:Core/Src/main.c ****   {
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 10


 488:Core/Src/main.c ****     Error_Handler();
 489:Core/Src/main.c ****   }
 490:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 491:Core/Src/main.c **** 
 492:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 493:Core/Src/main.c **** 
 494:Core/Src/main.c **** }
 495:Core/Src/main.c **** 
 496:Core/Src/main.c **** /**
 497:Core/Src/main.c ****   * @brief USART2 Initialization Function
 498:Core/Src/main.c ****   * @param None
 499:Core/Src/main.c ****   * @retval None
 500:Core/Src/main.c ****   */
 501:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 502:Core/Src/main.c **** {
 503:Core/Src/main.c **** 
 504:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 505:Core/Src/main.c **** 
 506:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 507:Core/Src/main.c **** 
 508:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 509:Core/Src/main.c **** 
 510:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 511:Core/Src/main.c ****   huart2.Instance = USART2;
 512:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 513:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 514:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 515:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 516:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 517:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 518:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 519:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 520:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 521:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 522:Core/Src/main.c ****   {
 523:Core/Src/main.c ****     Error_Handler();
 524:Core/Src/main.c ****   }
 525:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 526:Core/Src/main.c **** 
 527:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 528:Core/Src/main.c **** 
 529:Core/Src/main.c **** }
 530:Core/Src/main.c **** 
 531:Core/Src/main.c **** /**
 532:Core/Src/main.c ****   * @brief USART3 Initialization Function
 533:Core/Src/main.c ****   * @param None
 534:Core/Src/main.c ****   * @retval None
 535:Core/Src/main.c ****   */
 536:Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 537:Core/Src/main.c **** {
 538:Core/Src/main.c **** 
 539:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 540:Core/Src/main.c **** 
 541:Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 542:Core/Src/main.c **** 
 543:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 544:Core/Src/main.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 11


 545:Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 546:Core/Src/main.c ****   huart3.Instance = USART3;
 547:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 548:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 549:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 550:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 551:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 552:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 553:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 554:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 555:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 556:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 557:Core/Src/main.c ****   {
 558:Core/Src/main.c ****     Error_Handler();
 559:Core/Src/main.c ****   }
 560:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 561:Core/Src/main.c **** 
 562:Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 563:Core/Src/main.c **** 
 564:Core/Src/main.c **** }
 565:Core/Src/main.c **** 
 566:Core/Src/main.c **** /**
 567:Core/Src/main.c ****   * Enable DMA controller clock
 568:Core/Src/main.c ****   */
 569:Core/Src/main.c **** static void MX_DMA_Init(void)
 570:Core/Src/main.c **** {
 571:Core/Src/main.c **** 
 572:Core/Src/main.c ****   /* DMA controller clock enable */
 573:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 574:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 575:Core/Src/main.c **** 
 576:Core/Src/main.c ****   /* DMA interrupt init */
 577:Core/Src/main.c ****   /* DMA1_Channel6_IRQn interrupt configuration */
 578:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 7, 0);
 579:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 580:Core/Src/main.c ****   /* DMA2_Channel1_IRQn interrupt configuration */
 581:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 582:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 583:Core/Src/main.c **** 
 584:Core/Src/main.c **** }
 585:Core/Src/main.c **** 
 586:Core/Src/main.c **** /**
 587:Core/Src/main.c ****   * @brief GPIO Initialization Function
 588:Core/Src/main.c ****   * @param None
 589:Core/Src/main.c ****   * @retval None
 590:Core/Src/main.c ****   */
 591:Core/Src/main.c **** static void MX_GPIO_Init(void)
 592:Core/Src/main.c **** {
  28              		.loc 1 592 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 70B5     		push	{r4, r5, r6, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 16
  35              		.cfi_offset 4, -16
  36              		.cfi_offset 5, -12
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 12


  37              		.cfi_offset 6, -8
  38              		.cfi_offset 14, -4
  39 0002 8AB0     		sub	sp, sp, #40
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 56
 593:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 593 3 view .LVU1
  43              		.loc 1 593 20 is_stmt 0 view .LVU2
  44 0004 0024     		movs	r4, #0
  45 0006 0594     		str	r4, [sp, #20]
  46 0008 0694     		str	r4, [sp, #24]
  47 000a 0794     		str	r4, [sp, #28]
  48 000c 0894     		str	r4, [sp, #32]
  49 000e 0994     		str	r4, [sp, #36]
 594:Core/Src/main.c **** 
 595:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 596:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  50              		.loc 1 596 3 is_stmt 1 view .LVU3
  51              	.LBB4:
  52              		.loc 1 596 3 view .LVU4
  53              		.loc 1 596 3 view .LVU5
  54 0010 314B     		ldr	r3, .L3
  55 0012 5A69     		ldr	r2, [r3, #20]
  56 0014 42F40022 		orr	r2, r2, #524288
  57 0018 5A61     		str	r2, [r3, #20]
  58              		.loc 1 596 3 view .LVU6
  59 001a 5A69     		ldr	r2, [r3, #20]
  60 001c 02F40022 		and	r2, r2, #524288
  61 0020 0192     		str	r2, [sp, #4]
  62              		.loc 1 596 3 view .LVU7
  63 0022 019A     		ldr	r2, [sp, #4]
  64              	.LBE4:
  65              		.loc 1 596 3 view .LVU8
 597:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  66              		.loc 1 597 3 view .LVU9
  67              	.LBB5:
  68              		.loc 1 597 3 view .LVU10
  69              		.loc 1 597 3 view .LVU11
  70 0024 5A69     		ldr	r2, [r3, #20]
  71 0026 42F48002 		orr	r2, r2, #4194304
  72 002a 5A61     		str	r2, [r3, #20]
  73              		.loc 1 597 3 view .LVU12
  74 002c 5A69     		ldr	r2, [r3, #20]
  75 002e 02F48002 		and	r2, r2, #4194304
  76 0032 0292     		str	r2, [sp, #8]
  77              		.loc 1 597 3 view .LVU13
  78 0034 029A     		ldr	r2, [sp, #8]
  79              	.LBE5:
  80              		.loc 1 597 3 view .LVU14
 598:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  81              		.loc 1 598 3 view .LVU15
  82              	.LBB6:
  83              		.loc 1 598 3 view .LVU16
  84              		.loc 1 598 3 view .LVU17
  85 0036 5A69     		ldr	r2, [r3, #20]
  86 0038 42F40032 		orr	r2, r2, #131072
  87 003c 5A61     		str	r2, [r3, #20]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 13


  88              		.loc 1 598 3 view .LVU18
  89 003e 5A69     		ldr	r2, [r3, #20]
  90 0040 02F40032 		and	r2, r2, #131072
  91 0044 0392     		str	r2, [sp, #12]
  92              		.loc 1 598 3 view .LVU19
  93 0046 039A     		ldr	r2, [sp, #12]
  94              	.LBE6:
  95              		.loc 1 598 3 view .LVU20
 599:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  96              		.loc 1 599 3 view .LVU21
  97              	.LBB7:
  98              		.loc 1 599 3 view .LVU22
  99              		.loc 1 599 3 view .LVU23
 100 0048 5A69     		ldr	r2, [r3, #20]
 101 004a 42F48022 		orr	r2, r2, #262144
 102 004e 5A61     		str	r2, [r3, #20]
 103              		.loc 1 599 3 view .LVU24
 104 0050 5B69     		ldr	r3, [r3, #20]
 105 0052 03F48023 		and	r3, r3, #262144
 106 0056 0493     		str	r3, [sp, #16]
 107              		.loc 1 599 3 view .LVU25
 108 0058 049B     		ldr	r3, [sp, #16]
 109              	.LBE7:
 110              		.loc 1 599 3 view .LVU26
 600:Core/Src/main.c **** 
 601:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 602:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, LTE_STATUS_Pin|Lidar_ONOFF_Pin|DHT_INOUT_Pin, GPIO_PIN_RESET);
 111              		.loc 1 602 3 view .LVU27
 112 005a 2246     		mov	r2, r4
 113 005c 9221     		movs	r1, #146
 114 005e 4FF09040 		mov	r0, #1207959552
 115 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 116              	.LVL0:
 603:Core/Src/main.c **** 
 604:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 605:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, TEMP_ONOFF_Pin|SPI2_CS_Pin, GPIO_PIN_RESET);
 117              		.loc 1 605 3 view .LVU28
 118 0066 1D4D     		ldr	r5, .L3+4
 119 0068 2246     		mov	r2, r4
 120 006a 41F20201 		movw	r1, #4098
 121 006e 2846     		mov	r0, r5
 122 0070 FFF7FEFF 		bl	HAL_GPIO_WritePin
 123              	.LVL1:
 606:Core/Src/main.c **** 
 607:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 608:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, POWER_KEY_Pin|RESET_ONOFF_Pin, GPIO_PIN_SET);
 124              		.loc 1 608 3 view .LVU29
 125 0074 0122     		movs	r2, #1
 126 0076 6021     		movs	r1, #96
 127 0078 2846     		mov	r0, r5
 128 007a FFF7FEFF 		bl	HAL_GPIO_WritePin
 129              	.LVL2:
 609:Core/Src/main.c **** 
 610:Core/Src/main.c ****   /*Configure GPIO pins : LTE_STATUS_Pin Lidar_ONOFF_Pin DHT_INOUT_Pin */
 611:Core/Src/main.c ****   GPIO_InitStruct.Pin = LTE_STATUS_Pin|Lidar_ONOFF_Pin|DHT_INOUT_Pin;
 130              		.loc 1 611 3 view .LVU30
 131              		.loc 1 611 23 is_stmt 0 view .LVU31
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 14


 132 007e 9223     		movs	r3, #146
 133 0080 0593     		str	r3, [sp, #20]
 612:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 134              		.loc 1 612 3 is_stmt 1 view .LVU32
 135              		.loc 1 612 24 is_stmt 0 view .LVU33
 136 0082 0126     		movs	r6, #1
 137 0084 0696     		str	r6, [sp, #24]
 613:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 138              		.loc 1 613 3 is_stmt 1 view .LVU34
 139              		.loc 1 613 24 is_stmt 0 view .LVU35
 140 0086 0794     		str	r4, [sp, #28]
 614:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 141              		.loc 1 614 3 is_stmt 1 view .LVU36
 142              		.loc 1 614 25 is_stmt 0 view .LVU37
 143 0088 0894     		str	r4, [sp, #32]
 615:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 144              		.loc 1 615 3 is_stmt 1 view .LVU38
 145 008a 05A9     		add	r1, sp, #20
 146 008c 4FF09040 		mov	r0, #1207959552
 147 0090 FFF7FEFF 		bl	HAL_GPIO_Init
 148              	.LVL3:
 616:Core/Src/main.c **** 
 617:Core/Src/main.c ****   /*Configure GPIO pin : DOOR_INT_Pin */
 618:Core/Src/main.c ****   GPIO_InitStruct.Pin = DOOR_INT_Pin;
 149              		.loc 1 618 3 view .LVU39
 150              		.loc 1 618 23 is_stmt 0 view .LVU40
 151 0094 2023     		movs	r3, #32
 152 0096 0593     		str	r3, [sp, #20]
 619:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 153              		.loc 1 619 3 is_stmt 1 view .LVU41
 154              		.loc 1 619 24 is_stmt 0 view .LVU42
 155 0098 4FF48813 		mov	r3, #1114112
 156 009c 0693     		str	r3, [sp, #24]
 620:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 157              		.loc 1 620 3 is_stmt 1 view .LVU43
 158              		.loc 1 620 24 is_stmt 0 view .LVU44
 159 009e 0794     		str	r4, [sp, #28]
 621:Core/Src/main.c ****   HAL_GPIO_Init(DOOR_INT_GPIO_Port, &GPIO_InitStruct);
 160              		.loc 1 621 3 is_stmt 1 view .LVU45
 161 00a0 05A9     		add	r1, sp, #20
 162 00a2 4FF09040 		mov	r0, #1207959552
 163 00a6 FFF7FEFF 		bl	HAL_GPIO_Init
 164              	.LVL4:
 622:Core/Src/main.c **** 
 623:Core/Src/main.c ****   /*Configure GPIO pins : TEMP_ONOFF_Pin SPI2_CS_Pin */
 624:Core/Src/main.c ****   GPIO_InitStruct.Pin = TEMP_ONOFF_Pin|SPI2_CS_Pin;
 165              		.loc 1 624 3 view .LVU46
 166              		.loc 1 624 23 is_stmt 0 view .LVU47
 167 00aa 41F20203 		movw	r3, #4098
 168 00ae 0593     		str	r3, [sp, #20]
 625:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 169              		.loc 1 625 3 is_stmt 1 view .LVU48
 170              		.loc 1 625 24 is_stmt 0 view .LVU49
 171 00b0 0696     		str	r6, [sp, #24]
 626:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 172              		.loc 1 626 3 is_stmt 1 view .LVU50
 173              		.loc 1 626 24 is_stmt 0 view .LVU51
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 15


 174 00b2 0794     		str	r4, [sp, #28]
 627:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 175              		.loc 1 627 3 is_stmt 1 view .LVU52
 176              		.loc 1 627 25 is_stmt 0 view .LVU53
 177 00b4 0894     		str	r4, [sp, #32]
 628:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 178              		.loc 1 628 3 is_stmt 1 view .LVU54
 179 00b6 05A9     		add	r1, sp, #20
 180 00b8 2846     		mov	r0, r5
 181 00ba FFF7FEFF 		bl	HAL_GPIO_Init
 182              	.LVL5:
 629:Core/Src/main.c **** 
 630:Core/Src/main.c ****   /*Configure GPIO pins : POWER_KEY_Pin RESET_ONOFF_Pin */
 631:Core/Src/main.c ****   GPIO_InitStruct.Pin = POWER_KEY_Pin|RESET_ONOFF_Pin;
 183              		.loc 1 631 3 view .LVU55
 184              		.loc 1 631 23 is_stmt 0 view .LVU56
 185 00be 6023     		movs	r3, #96
 186 00c0 0593     		str	r3, [sp, #20]
 632:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 187              		.loc 1 632 3 is_stmt 1 view .LVU57
 188              		.loc 1 632 24 is_stmt 0 view .LVU58
 189 00c2 1123     		movs	r3, #17
 190 00c4 0693     		str	r3, [sp, #24]
 633:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 191              		.loc 1 633 3 is_stmt 1 view .LVU59
 192              		.loc 1 633 24 is_stmt 0 view .LVU60
 193 00c6 0794     		str	r4, [sp, #28]
 634:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 194              		.loc 1 634 3 is_stmt 1 view .LVU61
 195              		.loc 1 634 25 is_stmt 0 view .LVU62
 196 00c8 0894     		str	r4, [sp, #32]
 635:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 197              		.loc 1 635 3 is_stmt 1 view .LVU63
 198 00ca 05A9     		add	r1, sp, #20
 199 00cc 2846     		mov	r0, r5
 200 00ce FFF7FEFF 		bl	HAL_GPIO_Init
 201              	.LVL6:
 636:Core/Src/main.c **** 
 637:Core/Src/main.c **** }
 202              		.loc 1 637 1 is_stmt 0 view .LVU64
 203 00d2 0AB0     		add	sp, sp, #40
 204              	.LCFI2:
 205              		.cfi_def_cfa_offset 16
 206              		@ sp needed
 207 00d4 70BD     		pop	{r4, r5, r6, pc}
 208              	.L4:
 209 00d6 00BF     		.align	2
 210              	.L3:
 211 00d8 00100240 		.word	1073876992
 212 00dc 00040048 		.word	1207960576
 213              		.cfi_endproc
 214              	.LFE145:
 216              		.section	.text.MX_DMA_Init,"ax",%progbits
 217              		.align	1
 218              		.syntax unified
 219              		.thumb
 220              		.thumb_func
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 16


 222              	MX_DMA_Init:
 223              	.LFB144:
 570:Core/Src/main.c **** 
 224              		.loc 1 570 1 is_stmt 1 view -0
 225              		.cfi_startproc
 226              		@ args = 0, pretend = 0, frame = 8
 227              		@ frame_needed = 0, uses_anonymous_args = 0
 228 0000 00B5     		push	{lr}
 229              	.LCFI3:
 230              		.cfi_def_cfa_offset 4
 231              		.cfi_offset 14, -4
 232 0002 83B0     		sub	sp, sp, #12
 233              	.LCFI4:
 234              		.cfi_def_cfa_offset 16
 573:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 235              		.loc 1 573 3 view .LVU66
 236              	.LBB8:
 573:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 237              		.loc 1 573 3 view .LVU67
 573:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 238              		.loc 1 573 3 view .LVU68
 239 0004 124B     		ldr	r3, .L7
 240 0006 5A69     		ldr	r2, [r3, #20]
 241 0008 42F00202 		orr	r2, r2, #2
 242 000c 5A61     		str	r2, [r3, #20]
 573:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 243              		.loc 1 573 3 view .LVU69
 244 000e 5A69     		ldr	r2, [r3, #20]
 245 0010 02F00202 		and	r2, r2, #2
 246 0014 0092     		str	r2, [sp]
 573:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 247              		.loc 1 573 3 view .LVU70
 248 0016 009A     		ldr	r2, [sp]
 249              	.LBE8:
 573:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 250              		.loc 1 573 3 view .LVU71
 574:Core/Src/main.c **** 
 251              		.loc 1 574 3 view .LVU72
 252              	.LBB9:
 574:Core/Src/main.c **** 
 253              		.loc 1 574 3 view .LVU73
 574:Core/Src/main.c **** 
 254              		.loc 1 574 3 view .LVU74
 255 0018 5A69     		ldr	r2, [r3, #20]
 256 001a 42F00102 		orr	r2, r2, #1
 257 001e 5A61     		str	r2, [r3, #20]
 574:Core/Src/main.c **** 
 258              		.loc 1 574 3 view .LVU75
 259 0020 5B69     		ldr	r3, [r3, #20]
 260 0022 03F00103 		and	r3, r3, #1
 261 0026 0193     		str	r3, [sp, #4]
 574:Core/Src/main.c **** 
 262              		.loc 1 574 3 view .LVU76
 263 0028 019B     		ldr	r3, [sp, #4]
 264              	.LBE9:
 574:Core/Src/main.c **** 
 265              		.loc 1 574 3 view .LVU77
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 17


 578:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 266              		.loc 1 578 3 view .LVU78
 267 002a 0022     		movs	r2, #0
 268 002c 0721     		movs	r1, #7
 269 002e 1020     		movs	r0, #16
 270 0030 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 271              	.LVL7:
 579:Core/Src/main.c ****   /* DMA2_Channel1_IRQn interrupt configuration */
 272              		.loc 1 579 3 view .LVU79
 273 0034 1020     		movs	r0, #16
 274 0036 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 275              	.LVL8:
 581:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 276              		.loc 1 581 3 view .LVU80
 277 003a 0022     		movs	r2, #0
 278 003c 1146     		mov	r1, r2
 279 003e 3820     		movs	r0, #56
 280 0040 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 281              	.LVL9:
 582:Core/Src/main.c **** 
 282              		.loc 1 582 3 view .LVU81
 283 0044 3820     		movs	r0, #56
 284 0046 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 285              	.LVL10:
 584:Core/Src/main.c **** 
 286              		.loc 1 584 1 is_stmt 0 view .LVU82
 287 004a 03B0     		add	sp, sp, #12
 288              	.LCFI5:
 289              		.cfi_def_cfa_offset 4
 290              		@ sp needed
 291 004c 5DF804FB 		ldr	pc, [sp], #4
 292              	.L8:
 293              		.align	2
 294              	.L7:
 295 0050 00100240 		.word	1073876992
 296              		.cfi_endproc
 297              	.LFE144:
 299              		.section	.text.Error_Handler,"ax",%progbits
 300              		.align	1
 301              		.global	Error_Handler
 302              		.syntax unified
 303              		.thumb
 304              		.thumb_func
 306              	Error_Handler:
 307              	.LFB146:
 638:Core/Src/main.c **** 
 639:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 640:Core/Src/main.c **** 
 641:Core/Src/main.c **** /* USER CODE END 4 */
 642:Core/Src/main.c **** 
 643:Core/Src/main.c **** /**
 644:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 645:Core/Src/main.c ****   * @retval None
 646:Core/Src/main.c ****   */
 647:Core/Src/main.c **** void Error_Handler(void)
 648:Core/Src/main.c **** {
 308              		.loc 1 648 1 is_stmt 1 view -0
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 18


 309              		.cfi_startproc
 310              		@ Volatile: function does not return.
 311              		@ args = 0, pretend = 0, frame = 0
 312              		@ frame_needed = 0, uses_anonymous_args = 0
 313              		@ link register save eliminated.
 649:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 650:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 651:Core/Src/main.c ****   __disable_irq();
 314              		.loc 1 651 3 view .LVU84
 315              	.LBB10:
 316              	.LBI10:
 317              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 19


  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 20


 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 318              		.loc 2 140 27 view .LVU85
 319              	.LBB11:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 320              		.loc 2 142 3 view .LVU86
 321              		.syntax unified
 322              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 323 0000 72B6     		cpsid i
 324              	@ 0 "" 2
 325              		.thumb
 326              		.syntax unified
 327              	.L10:
 328              	.LBE11:
 329              	.LBE10:
 652:Core/Src/main.c ****   while (1)
 330              		.loc 1 652 3 discriminator 1 view .LVU87
 653:Core/Src/main.c ****   {
 654:Core/Src/main.c ****   }
 331              		.loc 1 654 3 discriminator 1 view .LVU88
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 21


 652:Core/Src/main.c ****   while (1)
 332              		.loc 1 652 9 discriminator 1 view .LVU89
 333 0002 FEE7     		b	.L10
 334              		.cfi_endproc
 335              	.LFE146:
 337              		.section	.text.MX_ADC2_Init,"ax",%progbits
 338              		.align	1
 339              		.syntax unified
 340              		.thumb
 341              		.thumb_func
 343              	MX_ADC2_Init:
 344              	.LFB135:
 194:Core/Src/main.c **** 
 345              		.loc 1 194 1 view -0
 346              		.cfi_startproc
 347              		@ args = 0, pretend = 0, frame = 24
 348              		@ frame_needed = 0, uses_anonymous_args = 0
 349 0000 00B5     		push	{lr}
 350              	.LCFI6:
 351              		.cfi_def_cfa_offset 4
 352              		.cfi_offset 14, -4
 353 0002 87B0     		sub	sp, sp, #28
 354              	.LCFI7:
 355              		.cfi_def_cfa_offset 32
 200:Core/Src/main.c **** 
 356              		.loc 1 200 3 view .LVU91
 200:Core/Src/main.c **** 
 357              		.loc 1 200 26 is_stmt 0 view .LVU92
 358 0004 0023     		movs	r3, #0
 359 0006 0093     		str	r3, [sp]
 360 0008 0193     		str	r3, [sp, #4]
 361 000a 0293     		str	r3, [sp, #8]
 362 000c 0393     		str	r3, [sp, #12]
 363 000e 0493     		str	r3, [sp, #16]
 364 0010 0593     		str	r3, [sp, #20]
 208:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 365              		.loc 1 208 3 is_stmt 1 view .LVU93
 208:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 366              		.loc 1 208 18 is_stmt 0 view .LVU94
 367 0012 1648     		ldr	r0, .L17
 368 0014 164A     		ldr	r2, .L17+4
 369 0016 0260     		str	r2, [r0]
 209:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 370              		.loc 1 209 3 is_stmt 1 view .LVU95
 209:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 371              		.loc 1 209 29 is_stmt 0 view .LVU96
 372 0018 4360     		str	r3, [r0, #4]
 210:Core/Src/main.c ****   hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 373              		.loc 1 210 3 is_stmt 1 view .LVU97
 210:Core/Src/main.c ****   hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 374              		.loc 1 210 25 is_stmt 0 view .LVU98
 375 001a 8360     		str	r3, [r0, #8]
 211:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = ENABLE;
 376              		.loc 1 211 3 is_stmt 1 view .LVU99
 211:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = ENABLE;
 377              		.loc 1 211 27 is_stmt 0 view .LVU100
 378 001c 0361     		str	r3, [r0, #16]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 22


 212:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 379              		.loc 1 212 3 is_stmt 1 view .LVU101
 212:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 380              		.loc 1 212 33 is_stmt 0 view .LVU102
 381 001e 0122     		movs	r2, #1
 382 0020 4276     		strb	r2, [r0, #25]
 213:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 383              		.loc 1 213 3 is_stmt 1 view .LVU103
 213:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 384              		.loc 1 213 36 is_stmt 0 view .LVU104
 385 0022 80F82030 		strb	r3, [r0, #32]
 214:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 386              		.loc 1 214 3 is_stmt 1 view .LVU105
 214:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 387              		.loc 1 214 35 is_stmt 0 view .LVU106
 388 0026 C362     		str	r3, [r0, #44]
 215:Core/Src/main.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 389              		.loc 1 215 3 is_stmt 1 view .LVU107
 215:Core/Src/main.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 390              		.loc 1 215 31 is_stmt 0 view .LVU108
 391 0028 8262     		str	r2, [r0, #40]
 216:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 1;
 392              		.loc 1 216 3 is_stmt 1 view .LVU109
 216:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 1;
 393              		.loc 1 216 24 is_stmt 0 view .LVU110
 394 002a C360     		str	r3, [r0, #12]
 217:Core/Src/main.c ****   hadc2.Init.DMAContinuousRequests = DISABLE;
 395              		.loc 1 217 3 is_stmt 1 view .LVU111
 217:Core/Src/main.c ****   hadc2.Init.DMAContinuousRequests = DISABLE;
 396              		.loc 1 217 30 is_stmt 0 view .LVU112
 397 002c C261     		str	r2, [r0, #28]
 218:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 398              		.loc 1 218 3 is_stmt 1 view .LVU113
 218:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 399              		.loc 1 218 36 is_stmt 0 view .LVU114
 400 002e 80F83030 		strb	r3, [r0, #48]
 219:Core/Src/main.c ****   hadc2.Init.LowPowerAutoWait = DISABLE;
 401              		.loc 1 219 3 is_stmt 1 view .LVU115
 219:Core/Src/main.c ****   hadc2.Init.LowPowerAutoWait = DISABLE;
 402              		.loc 1 219 27 is_stmt 0 view .LVU116
 403 0032 0422     		movs	r2, #4
 404 0034 4261     		str	r2, [r0, #20]
 220:Core/Src/main.c ****   hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 405              		.loc 1 220 3 is_stmt 1 view .LVU117
 220:Core/Src/main.c ****   hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 406              		.loc 1 220 31 is_stmt 0 view .LVU118
 407 0036 0376     		strb	r3, [r0, #24]
 221:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 408              		.loc 1 221 3 is_stmt 1 view .LVU119
 221:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 409              		.loc 1 221 22 is_stmt 0 view .LVU120
 410 0038 4363     		str	r3, [r0, #52]
 222:Core/Src/main.c ****   {
 411              		.loc 1 222 3 is_stmt 1 view .LVU121
 222:Core/Src/main.c ****   {
 412              		.loc 1 222 7 is_stmt 0 view .LVU122
 413 003a FFF7FEFF 		bl	HAL_ADC_Init
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 23


 414              	.LVL11:
 222:Core/Src/main.c ****   {
 415              		.loc 1 222 6 view .LVU123
 416 003e 88B9     		cbnz	r0, .L15
 229:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 417              		.loc 1 229 3 is_stmt 1 view .LVU124
 229:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 418              		.loc 1 229 19 is_stmt 0 view .LVU125
 419 0040 0323     		movs	r3, #3
 420 0042 0093     		str	r3, [sp]
 230:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 421              		.loc 1 230 3 is_stmt 1 view .LVU126
 230:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 422              		.loc 1 230 16 is_stmt 0 view .LVU127
 423 0044 0123     		movs	r3, #1
 424 0046 0193     		str	r3, [sp, #4]
 231:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 425              		.loc 1 231 3 is_stmt 1 view .LVU128
 231:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 426              		.loc 1 231 22 is_stmt 0 view .LVU129
 427 0048 0023     		movs	r3, #0
 428 004a 0393     		str	r3, [sp, #12]
 232:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 429              		.loc 1 232 3 is_stmt 1 view .LVU130
 232:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 430              		.loc 1 232 24 is_stmt 0 view .LVU131
 431 004c 0422     		movs	r2, #4
 432 004e 0292     		str	r2, [sp, #8]
 233:Core/Src/main.c ****   sConfig.Offset = 0;
 433              		.loc 1 233 3 is_stmt 1 view .LVU132
 233:Core/Src/main.c ****   sConfig.Offset = 0;
 434              		.loc 1 233 24 is_stmt 0 view .LVU133
 435 0050 0493     		str	r3, [sp, #16]
 234:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 436              		.loc 1 234 3 is_stmt 1 view .LVU134
 234:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 437              		.loc 1 234 18 is_stmt 0 view .LVU135
 438 0052 0593     		str	r3, [sp, #20]
 235:Core/Src/main.c ****   {
 439              		.loc 1 235 3 is_stmt 1 view .LVU136
 235:Core/Src/main.c ****   {
 440              		.loc 1 235 7 is_stmt 0 view .LVU137
 441 0054 6946     		mov	r1, sp
 442 0056 0548     		ldr	r0, .L17
 443 0058 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 444              	.LVL12:
 235:Core/Src/main.c ****   {
 445              		.loc 1 235 6 view .LVU138
 446 005c 20B9     		cbnz	r0, .L16
 243:Core/Src/main.c **** 
 447              		.loc 1 243 1 view .LVU139
 448 005e 07B0     		add	sp, sp, #28
 449              	.LCFI8:
 450              		.cfi_remember_state
 451              		.cfi_def_cfa_offset 4
 452              		@ sp needed
 453 0060 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 24


 454              	.L15:
 455              	.LCFI9:
 456              		.cfi_restore_state
 224:Core/Src/main.c ****   }
 457              		.loc 1 224 5 is_stmt 1 view .LVU140
 458 0064 FFF7FEFF 		bl	Error_Handler
 459              	.LVL13:
 460              	.L16:
 237:Core/Src/main.c ****   }
 461              		.loc 1 237 5 view .LVU141
 462 0068 FFF7FEFF 		bl	Error_Handler
 463              	.LVL14:
 464              	.L18:
 465              		.align	2
 466              	.L17:
 467 006c 00000000 		.word	.LANCHOR0
 468 0070 00010050 		.word	1342177536
 469              		.cfi_endproc
 470              	.LFE135:
 472              		.section	.text.MX_SPI2_Init,"ax",%progbits
 473              		.align	1
 474              		.syntax unified
 475              		.thumb
 476              		.thumb_func
 478              	MX_SPI2_Init:
 479              	.LFB137:
 314:Core/Src/main.c **** 
 480              		.loc 1 314 1 view -0
 481              		.cfi_startproc
 482              		@ args = 0, pretend = 0, frame = 0
 483              		@ frame_needed = 0, uses_anonymous_args = 0
 484 0000 08B5     		push	{r3, lr}
 485              	.LCFI10:
 486              		.cfi_def_cfa_offset 8
 487              		.cfi_offset 3, -8
 488              		.cfi_offset 14, -4
 324:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 489              		.loc 1 324 3 view .LVU143
 324:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 490              		.loc 1 324 18 is_stmt 0 view .LVU144
 491 0002 0F48     		ldr	r0, .L23
 492 0004 0F4B     		ldr	r3, .L23+4
 493 0006 0360     		str	r3, [r0]
 325:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 494              		.loc 1 325 3 is_stmt 1 view .LVU145
 325:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 495              		.loc 1 325 19 is_stmt 0 view .LVU146
 496 0008 4FF48273 		mov	r3, #260
 497 000c 4360     		str	r3, [r0, #4]
 326:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 498              		.loc 1 326 3 is_stmt 1 view .LVU147
 326:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 499              		.loc 1 326 24 is_stmt 0 view .LVU148
 500 000e 0023     		movs	r3, #0
 501 0010 8360     		str	r3, [r0, #8]
 327:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 502              		.loc 1 327 3 is_stmt 1 view .LVU149
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 25


 327:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 503              		.loc 1 327 23 is_stmt 0 view .LVU150
 504 0012 4FF4E062 		mov	r2, #1792
 505 0016 C260     		str	r2, [r0, #12]
 328:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 506              		.loc 1 328 3 is_stmt 1 view .LVU151
 328:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 507              		.loc 1 328 26 is_stmt 0 view .LVU152
 508 0018 0361     		str	r3, [r0, #16]
 329:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 509              		.loc 1 329 3 is_stmt 1 view .LVU153
 329:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 510              		.loc 1 329 23 is_stmt 0 view .LVU154
 511 001a 4361     		str	r3, [r0, #20]
 330:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 512              		.loc 1 330 3 is_stmt 1 view .LVU155
 330:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 513              		.loc 1 330 18 is_stmt 0 view .LVU156
 514 001c 4FF40072 		mov	r2, #512
 515 0020 8261     		str	r2, [r0, #24]
 331:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 516              		.loc 1 331 3 is_stmt 1 view .LVU157
 331:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 517              		.loc 1 331 32 is_stmt 0 view .LVU158
 518 0022 C361     		str	r3, [r0, #28]
 332:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 519              		.loc 1 332 3 is_stmt 1 view .LVU159
 332:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 520              		.loc 1 332 23 is_stmt 0 view .LVU160
 521 0024 0362     		str	r3, [r0, #32]
 333:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 522              		.loc 1 333 3 is_stmt 1 view .LVU161
 333:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 523              		.loc 1 333 21 is_stmt 0 view .LVU162
 524 0026 4362     		str	r3, [r0, #36]
 334:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 525              		.loc 1 334 3 is_stmt 1 view .LVU163
 334:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 526              		.loc 1 334 29 is_stmt 0 view .LVU164
 527 0028 8362     		str	r3, [r0, #40]
 335:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 528              		.loc 1 335 3 is_stmt 1 view .LVU165
 335:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 529              		.loc 1 335 28 is_stmt 0 view .LVU166
 530 002a 0722     		movs	r2, #7
 531 002c C262     		str	r2, [r0, #44]
 336:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 532              		.loc 1 336 3 is_stmt 1 view .LVU167
 336:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 533              		.loc 1 336 24 is_stmt 0 view .LVU168
 534 002e 0363     		str	r3, [r0, #48]
 337:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 535              		.loc 1 337 3 is_stmt 1 view .LVU169
 337:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 536              		.loc 1 337 23 is_stmt 0 view .LVU170
 537 0030 0823     		movs	r3, #8
 538 0032 4363     		str	r3, [r0, #52]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 26


 338:Core/Src/main.c ****   {
 539              		.loc 1 338 3 is_stmt 1 view .LVU171
 338:Core/Src/main.c ****   {
 540              		.loc 1 338 7 is_stmt 0 view .LVU172
 541 0034 FFF7FEFF 		bl	HAL_SPI_Init
 542              	.LVL15:
 338:Core/Src/main.c ****   {
 543              		.loc 1 338 6 view .LVU173
 544 0038 00B9     		cbnz	r0, .L22
 346:Core/Src/main.c **** 
 545              		.loc 1 346 1 view .LVU174
 546 003a 08BD     		pop	{r3, pc}
 547              	.L22:
 340:Core/Src/main.c ****   }
 548              		.loc 1 340 5 is_stmt 1 view .LVU175
 549 003c FFF7FEFF 		bl	Error_Handler
 550              	.LVL16:
 551              	.L24:
 552              		.align	2
 553              	.L23:
 554 0040 00000000 		.word	.LANCHOR1
 555 0044 00380040 		.word	1073756160
 556              		.cfi_endproc
 557              	.LFE137:
 559              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 560              		.align	1
 561              		.syntax unified
 562              		.thumb
 563              		.thumb_func
 565              	MX_USART1_UART_Init:
 566              	.LFB141:
 467:Core/Src/main.c **** 
 567              		.loc 1 467 1 view -0
 568              		.cfi_startproc
 569              		@ args = 0, pretend = 0, frame = 0
 570              		@ frame_needed = 0, uses_anonymous_args = 0
 571 0000 08B5     		push	{r3, lr}
 572              	.LCFI11:
 573              		.cfi_def_cfa_offset 8
 574              		.cfi_offset 3, -8
 575              		.cfi_offset 14, -4
 476:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 576              		.loc 1 476 3 view .LVU177
 476:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 577              		.loc 1 476 19 is_stmt 0 view .LVU178
 578 0002 0B48     		ldr	r0, .L29
 579 0004 0B4B     		ldr	r3, .L29+4
 580 0006 0360     		str	r3, [r0]
 477:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 581              		.loc 1 477 3 is_stmt 1 view .LVU179
 477:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 582              		.loc 1 477 24 is_stmt 0 view .LVU180
 583 0008 4FF4E133 		mov	r3, #115200
 584 000c 4360     		str	r3, [r0, #4]
 478:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 585              		.loc 1 478 3 is_stmt 1 view .LVU181
 478:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 27


 586              		.loc 1 478 26 is_stmt 0 view .LVU182
 587 000e 0023     		movs	r3, #0
 588 0010 8360     		str	r3, [r0, #8]
 479:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 589              		.loc 1 479 3 is_stmt 1 view .LVU183
 479:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 590              		.loc 1 479 24 is_stmt 0 view .LVU184
 591 0012 C360     		str	r3, [r0, #12]
 480:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 592              		.loc 1 480 3 is_stmt 1 view .LVU185
 480:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 593              		.loc 1 480 22 is_stmt 0 view .LVU186
 594 0014 0361     		str	r3, [r0, #16]
 481:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 595              		.loc 1 481 3 is_stmt 1 view .LVU187
 481:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 596              		.loc 1 481 20 is_stmt 0 view .LVU188
 597 0016 0C22     		movs	r2, #12
 598 0018 4261     		str	r2, [r0, #20]
 482:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 599              		.loc 1 482 3 is_stmt 1 view .LVU189
 482:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 600              		.loc 1 482 25 is_stmt 0 view .LVU190
 601 001a 8361     		str	r3, [r0, #24]
 483:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 602              		.loc 1 483 3 is_stmt 1 view .LVU191
 483:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 603              		.loc 1 483 28 is_stmt 0 view .LVU192
 604 001c C361     		str	r3, [r0, #28]
 484:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 605              		.loc 1 484 3 is_stmt 1 view .LVU193
 484:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 606              		.loc 1 484 30 is_stmt 0 view .LVU194
 607 001e 0362     		str	r3, [r0, #32]
 485:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 608              		.loc 1 485 3 is_stmt 1 view .LVU195
 485:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 609              		.loc 1 485 38 is_stmt 0 view .LVU196
 610 0020 4362     		str	r3, [r0, #36]
 486:Core/Src/main.c ****   {
 611              		.loc 1 486 3 is_stmt 1 view .LVU197
 486:Core/Src/main.c ****   {
 612              		.loc 1 486 7 is_stmt 0 view .LVU198
 613 0022 FFF7FEFF 		bl	HAL_UART_Init
 614              	.LVL17:
 486:Core/Src/main.c ****   {
 615              		.loc 1 486 6 view .LVU199
 616 0026 00B9     		cbnz	r0, .L28
 494:Core/Src/main.c **** 
 617              		.loc 1 494 1 view .LVU200
 618 0028 08BD     		pop	{r3, pc}
 619              	.L28:
 488:Core/Src/main.c ****   }
 620              		.loc 1 488 5 is_stmt 1 view .LVU201
 621 002a FFF7FEFF 		bl	Error_Handler
 622              	.LVL18:
 623              	.L30:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 28


 624 002e 00BF     		.align	2
 625              	.L29:
 626 0030 00000000 		.word	.LANCHOR2
 627 0034 00380140 		.word	1073821696
 628              		.cfi_endproc
 629              	.LFE141:
 631              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 632              		.align	1
 633              		.syntax unified
 634              		.thumb
 635              		.thumb_func
 637              	MX_USART2_UART_Init:
 638              	.LFB142:
 502:Core/Src/main.c **** 
 639              		.loc 1 502 1 view -0
 640              		.cfi_startproc
 641              		@ args = 0, pretend = 0, frame = 0
 642              		@ frame_needed = 0, uses_anonymous_args = 0
 643 0000 08B5     		push	{r3, lr}
 644              	.LCFI12:
 645              		.cfi_def_cfa_offset 8
 646              		.cfi_offset 3, -8
 647              		.cfi_offset 14, -4
 511:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 648              		.loc 1 511 3 view .LVU203
 511:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 649              		.loc 1 511 19 is_stmt 0 view .LVU204
 650 0002 0B48     		ldr	r0, .L35
 651 0004 0B4B     		ldr	r3, .L35+4
 652 0006 0360     		str	r3, [r0]
 512:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 653              		.loc 1 512 3 is_stmt 1 view .LVU205
 512:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 654              		.loc 1 512 24 is_stmt 0 view .LVU206
 655 0008 4FF4E133 		mov	r3, #115200
 656 000c 4360     		str	r3, [r0, #4]
 513:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 657              		.loc 1 513 3 is_stmt 1 view .LVU207
 513:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 658              		.loc 1 513 26 is_stmt 0 view .LVU208
 659 000e 0023     		movs	r3, #0
 660 0010 8360     		str	r3, [r0, #8]
 514:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 661              		.loc 1 514 3 is_stmt 1 view .LVU209
 514:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 662              		.loc 1 514 24 is_stmt 0 view .LVU210
 663 0012 C360     		str	r3, [r0, #12]
 515:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 664              		.loc 1 515 3 is_stmt 1 view .LVU211
 515:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 665              		.loc 1 515 22 is_stmt 0 view .LVU212
 666 0014 0361     		str	r3, [r0, #16]
 516:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 667              		.loc 1 516 3 is_stmt 1 view .LVU213
 516:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 668              		.loc 1 516 20 is_stmt 0 view .LVU214
 669 0016 0C22     		movs	r2, #12
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 29


 670 0018 4261     		str	r2, [r0, #20]
 517:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 671              		.loc 1 517 3 is_stmt 1 view .LVU215
 517:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 672              		.loc 1 517 25 is_stmt 0 view .LVU216
 673 001a 8361     		str	r3, [r0, #24]
 518:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 674              		.loc 1 518 3 is_stmt 1 view .LVU217
 518:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 675              		.loc 1 518 28 is_stmt 0 view .LVU218
 676 001c C361     		str	r3, [r0, #28]
 519:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 677              		.loc 1 519 3 is_stmt 1 view .LVU219
 519:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 678              		.loc 1 519 30 is_stmt 0 view .LVU220
 679 001e 0362     		str	r3, [r0, #32]
 520:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 680              		.loc 1 520 3 is_stmt 1 view .LVU221
 520:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 681              		.loc 1 520 38 is_stmt 0 view .LVU222
 682 0020 4362     		str	r3, [r0, #36]
 521:Core/Src/main.c ****   {
 683              		.loc 1 521 3 is_stmt 1 view .LVU223
 521:Core/Src/main.c ****   {
 684              		.loc 1 521 7 is_stmt 0 view .LVU224
 685 0022 FFF7FEFF 		bl	HAL_UART_Init
 686              	.LVL19:
 521:Core/Src/main.c ****   {
 687              		.loc 1 521 6 view .LVU225
 688 0026 00B9     		cbnz	r0, .L34
 529:Core/Src/main.c **** 
 689              		.loc 1 529 1 view .LVU226
 690 0028 08BD     		pop	{r3, pc}
 691              	.L34:
 523:Core/Src/main.c ****   }
 692              		.loc 1 523 5 is_stmt 1 view .LVU227
 693 002a FFF7FEFF 		bl	Error_Handler
 694              	.LVL20:
 695              	.L36:
 696 002e 00BF     		.align	2
 697              	.L35:
 698 0030 00000000 		.word	.LANCHOR3
 699 0034 00440040 		.word	1073759232
 700              		.cfi_endproc
 701              	.LFE142:
 703              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 704              		.align	1
 705              		.syntax unified
 706              		.thumb
 707              		.thumb_func
 709              	MX_USART3_UART_Init:
 710              	.LFB143:
 537:Core/Src/main.c **** 
 711              		.loc 1 537 1 view -0
 712              		.cfi_startproc
 713              		@ args = 0, pretend = 0, frame = 0
 714              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 30


 715 0000 08B5     		push	{r3, lr}
 716              	.LCFI13:
 717              		.cfi_def_cfa_offset 8
 718              		.cfi_offset 3, -8
 719              		.cfi_offset 14, -4
 546:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 720              		.loc 1 546 3 view .LVU229
 546:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 721              		.loc 1 546 19 is_stmt 0 view .LVU230
 722 0002 0B48     		ldr	r0, .L41
 723 0004 0B4B     		ldr	r3, .L41+4
 724 0006 0360     		str	r3, [r0]
 547:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 725              		.loc 1 547 3 is_stmt 1 view .LVU231
 547:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 726              		.loc 1 547 24 is_stmt 0 view .LVU232
 727 0008 4FF4E133 		mov	r3, #115200
 728 000c 4360     		str	r3, [r0, #4]
 548:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 729              		.loc 1 548 3 is_stmt 1 view .LVU233
 548:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 730              		.loc 1 548 26 is_stmt 0 view .LVU234
 731 000e 0023     		movs	r3, #0
 732 0010 8360     		str	r3, [r0, #8]
 549:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 733              		.loc 1 549 3 is_stmt 1 view .LVU235
 549:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 734              		.loc 1 549 24 is_stmt 0 view .LVU236
 735 0012 C360     		str	r3, [r0, #12]
 550:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 736              		.loc 1 550 3 is_stmt 1 view .LVU237
 550:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 737              		.loc 1 550 22 is_stmt 0 view .LVU238
 738 0014 0361     		str	r3, [r0, #16]
 551:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 739              		.loc 1 551 3 is_stmt 1 view .LVU239
 551:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 740              		.loc 1 551 20 is_stmt 0 view .LVU240
 741 0016 0C22     		movs	r2, #12
 742 0018 4261     		str	r2, [r0, #20]
 552:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 743              		.loc 1 552 3 is_stmt 1 view .LVU241
 552:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 744              		.loc 1 552 25 is_stmt 0 view .LVU242
 745 001a 8361     		str	r3, [r0, #24]
 553:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 746              		.loc 1 553 3 is_stmt 1 view .LVU243
 553:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 747              		.loc 1 553 28 is_stmt 0 view .LVU244
 748 001c C361     		str	r3, [r0, #28]
 554:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 749              		.loc 1 554 3 is_stmt 1 view .LVU245
 554:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 750              		.loc 1 554 30 is_stmt 0 view .LVU246
 751 001e 0362     		str	r3, [r0, #32]
 555:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 752              		.loc 1 555 3 is_stmt 1 view .LVU247
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 31


 555:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 753              		.loc 1 555 38 is_stmt 0 view .LVU248
 754 0020 4362     		str	r3, [r0, #36]
 556:Core/Src/main.c ****   {
 755              		.loc 1 556 3 is_stmt 1 view .LVU249
 556:Core/Src/main.c ****   {
 756              		.loc 1 556 7 is_stmt 0 view .LVU250
 757 0022 FFF7FEFF 		bl	HAL_UART_Init
 758              	.LVL21:
 556:Core/Src/main.c ****   {
 759              		.loc 1 556 6 view .LVU251
 760 0026 00B9     		cbnz	r0, .L40
 564:Core/Src/main.c **** 
 761              		.loc 1 564 1 view .LVU252
 762 0028 08BD     		pop	{r3, pc}
 763              	.L40:
 558:Core/Src/main.c ****   }
 764              		.loc 1 558 5 is_stmt 1 view .LVU253
 765 002a FFF7FEFF 		bl	Error_Handler
 766              	.LVL22:
 767              	.L42:
 768 002e 00BF     		.align	2
 769              	.L41:
 770 0030 00000000 		.word	.LANCHOR4
 771 0034 00480040 		.word	1073760256
 772              		.cfi_endproc
 773              	.LFE143:
 775              		.section	.text.MX_TIM3_Init,"ax",%progbits
 776              		.align	1
 777              		.syntax unified
 778              		.thumb
 779              		.thumb_func
 781              	MX_TIM3_Init:
 782              	.LFB138:
 354:Core/Src/main.c **** 
 783              		.loc 1 354 1 view -0
 784              		.cfi_startproc
 785              		@ args = 0, pretend = 0, frame = 40
 786              		@ frame_needed = 0, uses_anonymous_args = 0
 787 0000 00B5     		push	{lr}
 788              	.LCFI14:
 789              		.cfi_def_cfa_offset 4
 790              		.cfi_offset 14, -4
 791 0002 8BB0     		sub	sp, sp, #44
 792              	.LCFI15:
 793              		.cfi_def_cfa_offset 48
 360:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 794              		.loc 1 360 3 view .LVU255
 360:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 795              		.loc 1 360 27 is_stmt 0 view .LVU256
 796 0004 0023     		movs	r3, #0
 797 0006 0793     		str	r3, [sp, #28]
 798 0008 0893     		str	r3, [sp, #32]
 799 000a 0993     		str	r3, [sp, #36]
 361:Core/Src/main.c **** 
 800              		.loc 1 361 3 is_stmt 1 view .LVU257
 361:Core/Src/main.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 32


 801              		.loc 1 361 22 is_stmt 0 view .LVU258
 802 000c 0093     		str	r3, [sp]
 803 000e 0193     		str	r3, [sp, #4]
 804 0010 0293     		str	r3, [sp, #8]
 805 0012 0393     		str	r3, [sp, #12]
 806 0014 0493     		str	r3, [sp, #16]
 807 0016 0593     		str	r3, [sp, #20]
 808 0018 0693     		str	r3, [sp, #24]
 366:Core/Src/main.c ****   htim3.Init.Prescaler = 71;
 809              		.loc 1 366 3 is_stmt 1 view .LVU259
 366:Core/Src/main.c ****   htim3.Init.Prescaler = 71;
 810              		.loc 1 366 18 is_stmt 0 view .LVU260
 811 001a 1748     		ldr	r0, .L51
 812 001c 174A     		ldr	r2, .L51+4
 813 001e 0260     		str	r2, [r0]
 367:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 814              		.loc 1 367 3 is_stmt 1 view .LVU261
 367:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 815              		.loc 1 367 24 is_stmt 0 view .LVU262
 816 0020 4722     		movs	r2, #71
 817 0022 4260     		str	r2, [r0, #4]
 368:Core/Src/main.c ****   htim3.Init.Period = 300;
 818              		.loc 1 368 3 is_stmt 1 view .LVU263
 368:Core/Src/main.c ****   htim3.Init.Period = 300;
 819              		.loc 1 368 26 is_stmt 0 view .LVU264
 820 0024 8360     		str	r3, [r0, #8]
 369:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 821              		.loc 1 369 3 is_stmt 1 view .LVU265
 369:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 822              		.loc 1 369 21 is_stmt 0 view .LVU266
 823 0026 4FF49672 		mov	r2, #300
 824 002a C260     		str	r2, [r0, #12]
 370:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 825              		.loc 1 370 3 is_stmt 1 view .LVU267
 370:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 826              		.loc 1 370 28 is_stmt 0 view .LVU268
 827 002c 0361     		str	r3, [r0, #16]
 371:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 828              		.loc 1 371 3 is_stmt 1 view .LVU269
 371:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 829              		.loc 1 371 32 is_stmt 0 view .LVU270
 830 002e 8361     		str	r3, [r0, #24]
 372:Core/Src/main.c ****   {
 831              		.loc 1 372 3 is_stmt 1 view .LVU271
 372:Core/Src/main.c ****   {
 832              		.loc 1 372 7 is_stmt 0 view .LVU272
 833 0030 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 834              	.LVL23:
 372:Core/Src/main.c ****   {
 835              		.loc 1 372 6 view .LVU273
 836 0034 C8B9     		cbnz	r0, .L48
 376:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 837              		.loc 1 376 3 is_stmt 1 view .LVU274
 376:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 838              		.loc 1 376 37 is_stmt 0 view .LVU275
 839 0036 0023     		movs	r3, #0
 840 0038 0793     		str	r3, [sp, #28]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 33


 377:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 841              		.loc 1 377 3 is_stmt 1 view .LVU276
 377:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 842              		.loc 1 377 33 is_stmt 0 view .LVU277
 843 003a 0993     		str	r3, [sp, #36]
 378:Core/Src/main.c ****   {
 844              		.loc 1 378 3 is_stmt 1 view .LVU278
 378:Core/Src/main.c ****   {
 845              		.loc 1 378 7 is_stmt 0 view .LVU279
 846 003c 07A9     		add	r1, sp, #28
 847 003e 0E48     		ldr	r0, .L51
 848 0040 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 849              	.LVL24:
 378:Core/Src/main.c ****   {
 850              		.loc 1 378 6 view .LVU280
 851 0044 98B9     		cbnz	r0, .L49
 382:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 852              		.loc 1 382 3 is_stmt 1 view .LVU281
 382:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 853              		.loc 1 382 20 is_stmt 0 view .LVU282
 854 0046 6023     		movs	r3, #96
 855 0048 0093     		str	r3, [sp]
 383:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 856              		.loc 1 383 3 is_stmt 1 view .LVU283
 383:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 857              		.loc 1 383 19 is_stmt 0 view .LVU284
 858 004a 0023     		movs	r3, #0
 859 004c 0193     		str	r3, [sp, #4]
 384:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 860              		.loc 1 384 3 is_stmt 1 view .LVU285
 384:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 861              		.loc 1 384 24 is_stmt 0 view .LVU286
 862 004e 0293     		str	r3, [sp, #8]
 385:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 863              		.loc 1 385 3 is_stmt 1 view .LVU287
 385:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 864              		.loc 1 385 24 is_stmt 0 view .LVU288
 865 0050 0493     		str	r3, [sp, #16]
 386:Core/Src/main.c ****   {
 866              		.loc 1 386 3 is_stmt 1 view .LVU289
 386:Core/Src/main.c ****   {
 867              		.loc 1 386 7 is_stmt 0 view .LVU290
 868 0052 0822     		movs	r2, #8
 869 0054 6946     		mov	r1, sp
 870 0056 0848     		ldr	r0, .L51
 871 0058 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 872              	.LVL25:
 386:Core/Src/main.c ****   {
 873              		.loc 1 386 6 view .LVU291
 874 005c 48B9     		cbnz	r0, .L50
 393:Core/Src/main.c **** 
 875              		.loc 1 393 3 is_stmt 1 view .LVU292
 876 005e 0648     		ldr	r0, .L51
 877 0060 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 878              	.LVL26:
 395:Core/Src/main.c **** 
 879              		.loc 1 395 1 is_stmt 0 view .LVU293
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 34


 880 0064 0BB0     		add	sp, sp, #44
 881              	.LCFI16:
 882              		.cfi_remember_state
 883              		.cfi_def_cfa_offset 4
 884              		@ sp needed
 885 0066 5DF804FB 		ldr	pc, [sp], #4
 886              	.L48:
 887              	.LCFI17:
 888              		.cfi_restore_state
 374:Core/Src/main.c ****   }
 889              		.loc 1 374 5 is_stmt 1 view .LVU294
 890 006a FFF7FEFF 		bl	Error_Handler
 891              	.LVL27:
 892              	.L49:
 380:Core/Src/main.c ****   }
 893              		.loc 1 380 5 view .LVU295
 894 006e FFF7FEFF 		bl	Error_Handler
 895              	.LVL28:
 896              	.L50:
 388:Core/Src/main.c ****   }
 897              		.loc 1 388 5 view .LVU296
 898 0072 FFF7FEFF 		bl	Error_Handler
 899              	.LVL29:
 900              	.L52:
 901 0076 00BF     		.align	2
 902              	.L51:
 903 0078 00000000 		.word	.LANCHOR5
 904 007c 00040040 		.word	1073742848
 905              		.cfi_endproc
 906              	.LFE138:
 908              		.section	.text.MX_RTC_Init,"ax",%progbits
 909              		.align	1
 910              		.syntax unified
 911              		.thumb
 912              		.thumb_func
 914              	MX_RTC_Init:
 915              	.LFB136:
 251:Core/Src/main.c **** 
 916              		.loc 1 251 1 view -0
 917              		.cfi_startproc
 918              		@ args = 0, pretend = 0, frame = 24
 919              		@ frame_needed = 0, uses_anonymous_args = 0
 920 0000 00B5     		push	{lr}
 921              	.LCFI18:
 922              		.cfi_def_cfa_offset 4
 923              		.cfi_offset 14, -4
 924 0002 87B0     		sub	sp, sp, #28
 925              	.LCFI19:
 926              		.cfi_def_cfa_offset 32
 257:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 927              		.loc 1 257 3 view .LVU298
 257:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 928              		.loc 1 257 19 is_stmt 0 view .LVU299
 929 0004 0023     		movs	r3, #0
 930 0006 0193     		str	r3, [sp, #4]
 931 0008 0293     		str	r3, [sp, #8]
 932 000a 0393     		str	r3, [sp, #12]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 35


 933 000c 0493     		str	r3, [sp, #16]
 934 000e 0593     		str	r3, [sp, #20]
 258:Core/Src/main.c **** 
 935              		.loc 1 258 3 is_stmt 1 view .LVU300
 258:Core/Src/main.c **** 
 936              		.loc 1 258 19 is_stmt 0 view .LVU301
 937 0010 0093     		str	r3, [sp]
 266:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 938              		.loc 1 266 3 is_stmt 1 view .LVU302
 266:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 939              		.loc 1 266 17 is_stmt 0 view .LVU303
 940 0012 1C48     		ldr	r0, .L61
 941 0014 1C4A     		ldr	r2, .L61+4
 942 0016 0260     		str	r2, [r0]
 267:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 943              		.loc 1 267 3 is_stmt 1 view .LVU304
 267:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 944              		.loc 1 267 24 is_stmt 0 view .LVU305
 945 0018 4360     		str	r3, [r0, #4]
 268:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 946              		.loc 1 268 3 is_stmt 1 view .LVU306
 268:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 947              		.loc 1 268 26 is_stmt 0 view .LVU307
 948 001a 7F22     		movs	r2, #127
 949 001c 8260     		str	r2, [r0, #8]
 269:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 950              		.loc 1 269 3 is_stmt 1 view .LVU308
 269:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 951              		.loc 1 269 25 is_stmt 0 view .LVU309
 952 001e FF22     		movs	r2, #255
 953 0020 C260     		str	r2, [r0, #12]
 270:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 954              		.loc 1 270 3 is_stmt 1 view .LVU310
 270:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 955              		.loc 1 270 20 is_stmt 0 view .LVU311
 956 0022 0361     		str	r3, [r0, #16]
 271:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 957              		.loc 1 271 3 is_stmt 1 view .LVU312
 271:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 958              		.loc 1 271 28 is_stmt 0 view .LVU313
 959 0024 4361     		str	r3, [r0, #20]
 272:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 960              		.loc 1 272 3 is_stmt 1 view .LVU314
 272:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 961              		.loc 1 272 24 is_stmt 0 view .LVU315
 962 0026 8361     		str	r3, [r0, #24]
 273:Core/Src/main.c ****   {
 963              		.loc 1 273 3 is_stmt 1 view .LVU316
 273:Core/Src/main.c ****   {
 964              		.loc 1 273 7 is_stmt 0 view .LVU317
 965 0028 FFF7FEFF 		bl	HAL_RTC_Init
 966              	.LVL30:
 273:Core/Src/main.c ****   {
 967              		.loc 1 273 6 view .LVU318
 968 002c 20BB     		cbnz	r0, .L58
 284:Core/Src/main.c ****   sTime.Minutes = 15;
 969              		.loc 1 284 3 is_stmt 1 view .LVU319
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 36


 284:Core/Src/main.c ****   sTime.Minutes = 15;
 970              		.loc 1 284 15 is_stmt 0 view .LVU320
 971 002e 0423     		movs	r3, #4
 972 0030 8DF80430 		strb	r3, [sp, #4]
 285:Core/Src/main.c ****   sTime.Seconds = 55;
 973              		.loc 1 285 3 is_stmt 1 view .LVU321
 285:Core/Src/main.c ****   sTime.Seconds = 55;
 974              		.loc 1 285 17 is_stmt 0 view .LVU322
 975 0034 0F23     		movs	r3, #15
 976 0036 8DF80530 		strb	r3, [sp, #5]
 286:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 977              		.loc 1 286 3 is_stmt 1 view .LVU323
 286:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 978              		.loc 1 286 17 is_stmt 0 view .LVU324
 979 003a 3723     		movs	r3, #55
 980 003c 8DF80630 		strb	r3, [sp, #6]
 287:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 981              		.loc 1 287 3 is_stmt 1 view .LVU325
 287:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 982              		.loc 1 287 24 is_stmt 0 view .LVU326
 983 0040 0023     		movs	r3, #0
 984 0042 0493     		str	r3, [sp, #16]
 288:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 985              		.loc 1 288 3 is_stmt 1 view .LVU327
 288:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 986              		.loc 1 288 24 is_stmt 0 view .LVU328
 987 0044 0593     		str	r3, [sp, #20]
 289:Core/Src/main.c ****   {
 988              		.loc 1 289 3 is_stmt 1 view .LVU329
 289:Core/Src/main.c ****   {
 989              		.loc 1 289 7 is_stmt 0 view .LVU330
 990 0046 0122     		movs	r2, #1
 991 0048 01A9     		add	r1, sp, #4
 992 004a 0E48     		ldr	r0, .L61
 993 004c FFF7FEFF 		bl	HAL_RTC_SetTime
 994              	.LVL31:
 289:Core/Src/main.c ****   {
 995              		.loc 1 289 6 view .LVU331
 996 0050 A0B9     		cbnz	r0, .L59
 293:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 997              		.loc 1 293 3 is_stmt 1 view .LVU332
 293:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 998              		.loc 1 293 17 is_stmt 0 view .LVU333
 999 0052 0122     		movs	r2, #1
 1000 0054 8DF80020 		strb	r2, [sp]
 294:Core/Src/main.c ****   sDate.Date = 3;
 1001              		.loc 1 294 3 is_stmt 1 view .LVU334
 294:Core/Src/main.c ****   sDate.Date = 3;
 1002              		.loc 1 294 15 is_stmt 0 view .LVU335
 1003 0058 8DF80120 		strb	r2, [sp, #1]
 295:Core/Src/main.c ****   sDate.Year = 2022;
 1004              		.loc 1 295 3 is_stmt 1 view .LVU336
 295:Core/Src/main.c ****   sDate.Year = 2022;
 1005              		.loc 1 295 14 is_stmt 0 view .LVU337
 1006 005c 0323     		movs	r3, #3
 1007 005e 8DF80230 		strb	r3, [sp, #2]
 296:Core/Src/main.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 37


 1008              		.loc 1 296 3 is_stmt 1 view .LVU338
 296:Core/Src/main.c **** 
 1009              		.loc 1 296 14 is_stmt 0 view .LVU339
 1010 0062 E623     		movs	r3, #230
 1011 0064 8DF80330 		strb	r3, [sp, #3]
 298:Core/Src/main.c ****   {
 1012              		.loc 1 298 3 is_stmt 1 view .LVU340
 298:Core/Src/main.c ****   {
 1013              		.loc 1 298 7 is_stmt 0 view .LVU341
 1014 0068 6946     		mov	r1, sp
 1015 006a 0648     		ldr	r0, .L61
 1016 006c FFF7FEFF 		bl	HAL_RTC_SetDate
 1017              	.LVL32:
 298:Core/Src/main.c ****   {
 1018              		.loc 1 298 6 view .LVU342
 1019 0070 30B9     		cbnz	r0, .L60
 306:Core/Src/main.c **** 
 1020              		.loc 1 306 1 view .LVU343
 1021 0072 07B0     		add	sp, sp, #28
 1022              	.LCFI20:
 1023              		.cfi_remember_state
 1024              		.cfi_def_cfa_offset 4
 1025              		@ sp needed
 1026 0074 5DF804FB 		ldr	pc, [sp], #4
 1027              	.L58:
 1028              	.LCFI21:
 1029              		.cfi_restore_state
 275:Core/Src/main.c ****   }
 1030              		.loc 1 275 5 is_stmt 1 view .LVU344
 1031 0078 FFF7FEFF 		bl	Error_Handler
 1032              	.LVL33:
 1033              	.L59:
 291:Core/Src/main.c ****   }
 1034              		.loc 1 291 5 view .LVU345
 1035 007c FFF7FEFF 		bl	Error_Handler
 1036              	.LVL34:
 1037              	.L60:
 300:Core/Src/main.c ****   }
 1038              		.loc 1 300 5 view .LVU346
 1039 0080 FFF7FEFF 		bl	Error_Handler
 1040              	.LVL35:
 1041              	.L62:
 1042              		.align	2
 1043              	.L61:
 1044 0084 00000000 		.word	.LANCHOR6
 1045 0088 00280040 		.word	1073752064
 1046              		.cfi_endproc
 1047              	.LFE136:
 1049              		.section	.text.MX_TIM16_Init,"ax",%progbits
 1050              		.align	1
 1051              		.syntax unified
 1052              		.thumb
 1053              		.thumb_func
 1055              	MX_TIM16_Init:
 1056              	.LFB139:
 403:Core/Src/main.c **** 
 1057              		.loc 1 403 1 view -0
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 38


 1058              		.cfi_startproc
 1059              		@ args = 0, pretend = 0, frame = 0
 1060              		@ frame_needed = 0, uses_anonymous_args = 0
 1061 0000 08B5     		push	{r3, lr}
 1062              	.LCFI22:
 1063              		.cfi_def_cfa_offset 8
 1064              		.cfi_offset 3, -8
 1065              		.cfi_offset 14, -4
 412:Core/Src/main.c ****   htim16.Init.Prescaler = 71;
 1066              		.loc 1 412 3 view .LVU348
 412:Core/Src/main.c ****   htim16.Init.Prescaler = 71;
 1067              		.loc 1 412 19 is_stmt 0 view .LVU349
 1068 0002 0948     		ldr	r0, .L67
 1069 0004 094B     		ldr	r3, .L67+4
 1070 0006 0360     		str	r3, [r0]
 413:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 1071              		.loc 1 413 3 is_stmt 1 view .LVU350
 413:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 1072              		.loc 1 413 25 is_stmt 0 view .LVU351
 1073 0008 4723     		movs	r3, #71
 1074 000a 4360     		str	r3, [r0, #4]
 414:Core/Src/main.c ****   htim16.Init.Period = 100;
 1075              		.loc 1 414 3 is_stmt 1 view .LVU352
 414:Core/Src/main.c ****   htim16.Init.Period = 100;
 1076              		.loc 1 414 27 is_stmt 0 view .LVU353
 1077 000c 0023     		movs	r3, #0
 1078 000e 8360     		str	r3, [r0, #8]
 415:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1079              		.loc 1 415 3 is_stmt 1 view .LVU354
 415:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1080              		.loc 1 415 22 is_stmt 0 view .LVU355
 1081 0010 6422     		movs	r2, #100
 1082 0012 C260     		str	r2, [r0, #12]
 416:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 1083              		.loc 1 416 3 is_stmt 1 view .LVU356
 416:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 1084              		.loc 1 416 29 is_stmt 0 view .LVU357
 1085 0014 0361     		str	r3, [r0, #16]
 417:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1086              		.loc 1 417 3 is_stmt 1 view .LVU358
 417:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1087              		.loc 1 417 33 is_stmt 0 view .LVU359
 1088 0016 4361     		str	r3, [r0, #20]
 418:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 1089              		.loc 1 418 3 is_stmt 1 view .LVU360
 418:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 1090              		.loc 1 418 33 is_stmt 0 view .LVU361
 1091 0018 8361     		str	r3, [r0, #24]
 419:Core/Src/main.c ****   {
 1092              		.loc 1 419 3 is_stmt 1 view .LVU362
 419:Core/Src/main.c ****   {
 1093              		.loc 1 419 7 is_stmt 0 view .LVU363
 1094 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
 1095              	.LVL36:
 419:Core/Src/main.c ****   {
 1096              		.loc 1 419 6 view .LVU364
 1097 001e 00B9     		cbnz	r0, .L66
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 39


 427:Core/Src/main.c **** 
 1098              		.loc 1 427 1 view .LVU365
 1099 0020 08BD     		pop	{r3, pc}
 1100              	.L66:
 421:Core/Src/main.c ****   }
 1101              		.loc 1 421 5 is_stmt 1 view .LVU366
 1102 0022 FFF7FEFF 		bl	Error_Handler
 1103              	.LVL37:
 1104              	.L68:
 1105 0026 00BF     		.align	2
 1106              	.L67:
 1107 0028 00000000 		.word	.LANCHOR7
 1108 002c 00440140 		.word	1073824768
 1109              		.cfi_endproc
 1110              	.LFE139:
 1112              		.section	.text.MX_TIM17_Init,"ax",%progbits
 1113              		.align	1
 1114              		.syntax unified
 1115              		.thumb
 1116              		.thumb_func
 1118              	MX_TIM17_Init:
 1119              	.LFB140:
 435:Core/Src/main.c **** 
 1120              		.loc 1 435 1 view -0
 1121              		.cfi_startproc
 1122              		@ args = 0, pretend = 0, frame = 0
 1123              		@ frame_needed = 0, uses_anonymous_args = 0
 1124 0000 08B5     		push	{r3, lr}
 1125              	.LCFI23:
 1126              		.cfi_def_cfa_offset 8
 1127              		.cfi_offset 3, -8
 1128              		.cfi_offset 14, -4
 444:Core/Src/main.c ****   htim17.Init.Prescaler = 71;
 1129              		.loc 1 444 3 view .LVU368
 444:Core/Src/main.c ****   htim17.Init.Prescaler = 71;
 1130              		.loc 1 444 19 is_stmt 0 view .LVU369
 1131 0002 0948     		ldr	r0, .L73
 1132 0004 094B     		ldr	r3, .L73+4
 1133 0006 0360     		str	r3, [r0]
 445:Core/Src/main.c ****   htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 1134              		.loc 1 445 3 is_stmt 1 view .LVU370
 445:Core/Src/main.c ****   htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 1135              		.loc 1 445 25 is_stmt 0 view .LVU371
 1136 0008 4723     		movs	r3, #71
 1137 000a 4360     		str	r3, [r0, #4]
 446:Core/Src/main.c ****   htim17.Init.Period = 10000;
 1138              		.loc 1 446 3 is_stmt 1 view .LVU372
 446:Core/Src/main.c ****   htim17.Init.Period = 10000;
 1139              		.loc 1 446 27 is_stmt 0 view .LVU373
 1140 000c 0023     		movs	r3, #0
 1141 000e 8360     		str	r3, [r0, #8]
 447:Core/Src/main.c ****   htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1142              		.loc 1 447 3 is_stmt 1 view .LVU374
 447:Core/Src/main.c ****   htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1143              		.loc 1 447 22 is_stmt 0 view .LVU375
 1144 0010 42F21072 		movw	r2, #10000
 1145 0014 C260     		str	r2, [r0, #12]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 40


 448:Core/Src/main.c ****   htim17.Init.RepetitionCounter = 0;
 1146              		.loc 1 448 3 is_stmt 1 view .LVU376
 448:Core/Src/main.c ****   htim17.Init.RepetitionCounter = 0;
 1147              		.loc 1 448 29 is_stmt 0 view .LVU377
 1148 0016 0361     		str	r3, [r0, #16]
 449:Core/Src/main.c ****   htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1149              		.loc 1 449 3 is_stmt 1 view .LVU378
 449:Core/Src/main.c ****   htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1150              		.loc 1 449 33 is_stmt 0 view .LVU379
 1151 0018 4361     		str	r3, [r0, #20]
 450:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 1152              		.loc 1 450 3 is_stmt 1 view .LVU380
 450:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 1153              		.loc 1 450 33 is_stmt 0 view .LVU381
 1154 001a 8361     		str	r3, [r0, #24]
 451:Core/Src/main.c ****   {
 1155              		.loc 1 451 3 is_stmt 1 view .LVU382
 451:Core/Src/main.c ****   {
 1156              		.loc 1 451 7 is_stmt 0 view .LVU383
 1157 001c FFF7FEFF 		bl	HAL_TIM_Base_Init
 1158              	.LVL38:
 451:Core/Src/main.c ****   {
 1159              		.loc 1 451 6 view .LVU384
 1160 0020 00B9     		cbnz	r0, .L72
 459:Core/Src/main.c **** 
 1161              		.loc 1 459 1 view .LVU385
 1162 0022 08BD     		pop	{r3, pc}
 1163              	.L72:
 453:Core/Src/main.c ****   }
 1164              		.loc 1 453 5 is_stmt 1 view .LVU386
 1165 0024 FFF7FEFF 		bl	Error_Handler
 1166              	.LVL39:
 1167              	.L74:
 1168              		.align	2
 1169              	.L73:
 1170 0028 00000000 		.word	.LANCHOR8
 1171 002c 00480140 		.word	1073825792
 1172              		.cfi_endproc
 1173              	.LFE140:
 1175              		.section	.text.SystemClock_Config,"ax",%progbits
 1176              		.align	1
 1177              		.global	SystemClock_Config
 1178              		.syntax unified
 1179              		.thumb
 1180              		.thumb_func
 1182              	SystemClock_Config:
 1183              	.LFB134:
 141:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1184              		.loc 1 141 1 view -0
 1185              		.cfi_startproc
 1186              		@ args = 0, pretend = 0, frame = 120
 1187              		@ frame_needed = 0, uses_anonymous_args = 0
 1188 0000 00B5     		push	{lr}
 1189              	.LCFI24:
 1190              		.cfi_def_cfa_offset 4
 1191              		.cfi_offset 14, -4
 1192 0002 9FB0     		sub	sp, sp, #124
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 41


 1193              	.LCFI25:
 1194              		.cfi_def_cfa_offset 128
 142:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1195              		.loc 1 142 3 view .LVU388
 142:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1196              		.loc 1 142 22 is_stmt 0 view .LVU389
 1197 0004 2822     		movs	r2, #40
 1198 0006 0021     		movs	r1, #0
 1199 0008 14A8     		add	r0, sp, #80
 1200 000a FFF7FEFF 		bl	memset
 1201              	.LVL40:
 143:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1202              		.loc 1 143 3 is_stmt 1 view .LVU390
 143:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1203              		.loc 1 143 22 is_stmt 0 view .LVU391
 1204 000e 0021     		movs	r1, #0
 1205 0010 0F91     		str	r1, [sp, #60]
 1206 0012 1091     		str	r1, [sp, #64]
 1207 0014 1191     		str	r1, [sp, #68]
 1208 0016 1291     		str	r1, [sp, #72]
 1209 0018 1391     		str	r1, [sp, #76]
 144:Core/Src/main.c **** 
 1210              		.loc 1 144 3 is_stmt 1 view .LVU392
 144:Core/Src/main.c **** 
 1211              		.loc 1 144 28 is_stmt 0 view .LVU393
 1212 001a 3C22     		movs	r2, #60
 1213 001c 6846     		mov	r0, sp
 1214 001e FFF7FEFF 		bl	memset
 1215              	.LVL41:
 149:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1216              		.loc 1 149 3 is_stmt 1 view .LVU394
 149:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1217              		.loc 1 149 36 is_stmt 0 view .LVU395
 1218 0022 0122     		movs	r2, #1
 1219 0024 1492     		str	r2, [sp, #80]
 150:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 1220              		.loc 1 150 3 is_stmt 1 view .LVU396
 150:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 1221              		.loc 1 150 30 is_stmt 0 view .LVU397
 1222 0026 4FF48033 		mov	r3, #65536
 1223 002a 1593     		str	r3, [sp, #84]
 151:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1224              		.loc 1 151 3 is_stmt 1 view .LVU398
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1225              		.loc 1 152 3 view .LVU399
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1226              		.loc 1 152 30 is_stmt 0 view .LVU400
 1227 002c 1892     		str	r2, [sp, #96]
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1228              		.loc 1 153 3 is_stmt 1 view .LVU401
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1229              		.loc 1 153 34 is_stmt 0 view .LVU402
 1230 002e 0222     		movs	r2, #2
 1231 0030 1B92     		str	r2, [sp, #108]
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 1232              		.loc 1 154 3 is_stmt 1 view .LVU403
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 42


 1233              		.loc 1 154 35 is_stmt 0 view .LVU404
 1234 0032 1C93     		str	r3, [sp, #112]
 155:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1235              		.loc 1 155 3 is_stmt 1 view .LVU405
 155:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1236              		.loc 1 155 32 is_stmt 0 view .LVU406
 1237 0034 4FF4E013 		mov	r3, #1835008
 1238 0038 1D93     		str	r3, [sp, #116]
 156:Core/Src/main.c ****   {
 1239              		.loc 1 156 3 is_stmt 1 view .LVU407
 156:Core/Src/main.c ****   {
 1240              		.loc 1 156 7 is_stmt 0 view .LVU408
 1241 003a 14A8     		add	r0, sp, #80
 1242 003c FFF7FEFF 		bl	HAL_RCC_OscConfig
 1243              	.LVL42:
 156:Core/Src/main.c ****   {
 1244              		.loc 1 156 6 view .LVU409
 1245 0040 20BB     		cbnz	r0, .L80
 163:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1246              		.loc 1 163 3 is_stmt 1 view .LVU410
 163:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1247              		.loc 1 163 31 is_stmt 0 view .LVU411
 1248 0042 0F23     		movs	r3, #15
 1249 0044 0F93     		str	r3, [sp, #60]
 165:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1250              		.loc 1 165 3 is_stmt 1 view .LVU412
 165:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1251              		.loc 1 165 34 is_stmt 0 view .LVU413
 1252 0046 0221     		movs	r1, #2
 1253 0048 1091     		str	r1, [sp, #64]
 166:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1254              		.loc 1 166 3 is_stmt 1 view .LVU414
 166:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1255              		.loc 1 166 35 is_stmt 0 view .LVU415
 1256 004a 0023     		movs	r3, #0
 1257 004c 1193     		str	r3, [sp, #68]
 167:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1258              		.loc 1 167 3 is_stmt 1 view .LVU416
 167:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1259              		.loc 1 167 36 is_stmt 0 view .LVU417
 1260 004e 4FF48062 		mov	r2, #1024
 1261 0052 1292     		str	r2, [sp, #72]
 168:Core/Src/main.c **** 
 1262              		.loc 1 168 3 is_stmt 1 view .LVU418
 168:Core/Src/main.c **** 
 1263              		.loc 1 168 36 is_stmt 0 view .LVU419
 1264 0054 1393     		str	r3, [sp, #76]
 170:Core/Src/main.c ****   {
 1265              		.loc 1 170 3 is_stmt 1 view .LVU420
 170:Core/Src/main.c ****   {
 1266              		.loc 1 170 7 is_stmt 0 view .LVU421
 1267 0056 0FA8     		add	r0, sp, #60
 1268 0058 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1269              	.LVL43:
 170:Core/Src/main.c ****   {
 1270              		.loc 1 170 6 view .LVU422
 1271 005c C0B9     		cbnz	r0, .L81
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 43


 174:Core/Src/main.c ****                               |RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_RTC
 1272              		.loc 1 174 3 is_stmt 1 view .LVU423
 174:Core/Src/main.c ****                               |RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_RTC
 1273              		.loc 1 174 38 is_stmt 0 view .LVU424
 1274 005e 0E4B     		ldr	r3, .L83
 1275 0060 0093     		str	r3, [sp]
 177:Core/Src/main.c ****   PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 1276              		.loc 1 177 3 is_stmt 1 view .LVU425
 177:Core/Src/main.c ****   PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 1277              		.loc 1 177 38 is_stmt 0 view .LVU426
 1278 0062 0123     		movs	r3, #1
 1279 0064 0293     		str	r3, [sp, #8]
 178:Core/Src/main.c ****   PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_SYSCLK;
 1280              		.loc 1 178 3 is_stmt 1 view .LVU427
 178:Core/Src/main.c ****   PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_SYSCLK;
 1281              		.loc 1 178 38 is_stmt 0 view .LVU428
 1282 0066 4FF48033 		mov	r3, #65536
 1283 006a 0393     		str	r3, [sp, #12]
 179:Core/Src/main.c ****   PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 1284              		.loc 1 179 3 is_stmt 1 view .LVU429
 179:Core/Src/main.c ****   PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 1285              		.loc 1 179 38 is_stmt 0 view .LVU430
 1286 006c 4FF48023 		mov	r3, #262144
 1287 0070 0493     		str	r3, [sp, #16]
 180:Core/Src/main.c ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV32;
 1288              		.loc 1 180 3 is_stmt 1 view .LVU431
 180:Core/Src/main.c ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV32;
 1289              		.loc 1 180 37 is_stmt 0 view .LVU432
 1290 0072 4FF48073 		mov	r3, #256
 1291 0076 0993     		str	r3, [sp, #36]
 181:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1292              		.loc 1 181 3 is_stmt 1 view .LVU433
 181:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1293              		.loc 1 181 35 is_stmt 0 view .LVU434
 1294 0078 4FF44073 		mov	r3, #768
 1295 007c 0193     		str	r3, [sp, #4]
 182:Core/Src/main.c ****   {
 1296              		.loc 1 182 3 is_stmt 1 view .LVU435
 182:Core/Src/main.c ****   {
 1297              		.loc 1 182 7 is_stmt 0 view .LVU436
 1298 007e 6846     		mov	r0, sp
 1299 0080 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1300              	.LVL44:
 182:Core/Src/main.c ****   {
 1301              		.loc 1 182 6 view .LVU437
 1302 0084 30B9     		cbnz	r0, .L82
 186:Core/Src/main.c **** 
 1303              		.loc 1 186 1 view .LVU438
 1304 0086 1FB0     		add	sp, sp, #124
 1305              	.LCFI26:
 1306              		.cfi_remember_state
 1307              		.cfi_def_cfa_offset 4
 1308              		@ sp needed
 1309 0088 5DF804FB 		ldr	pc, [sp], #4
 1310              	.L80:
 1311              	.LCFI27:
 1312              		.cfi_restore_state
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 44


 158:Core/Src/main.c ****   }
 1313              		.loc 1 158 5 is_stmt 1 view .LVU439
 1314 008c FFF7FEFF 		bl	Error_Handler
 1315              	.LVL45:
 1316              	.L81:
 172:Core/Src/main.c ****   }
 1317              		.loc 1 172 5 view .LVU440
 1318 0090 FFF7FEFF 		bl	Error_Handler
 1319              	.LVL46:
 1320              	.L82:
 184:Core/Src/main.c ****   }
 1321              		.loc 1 184 5 view .LVU441
 1322 0094 FFF7FEFF 		bl	Error_Handler
 1323              	.LVL47:
 1324              	.L84:
 1325              		.align	2
 1326              	.L83:
 1327 0098 87000100 		.word	65671
 1328              		.cfi_endproc
 1329              	.LFE134:
 1331              		.section	.text.main,"ax",%progbits
 1332              		.align	1
 1333              		.global	main
 1334              		.syntax unified
 1335              		.thumb
 1336              		.thumb_func
 1338              	main:
 1339              	.LFB133:
  86:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1340              		.loc 1 86 1 view -0
 1341              		.cfi_startproc
 1342              		@ Volatile: function does not return.
 1343              		@ args = 0, pretend = 0, frame = 0
 1344              		@ frame_needed = 0, uses_anonymous_args = 0
 1345 0000 08B5     		push	{r3, lr}
 1346              	.LCFI28:
 1347              		.cfi_def_cfa_offset 8
 1348              		.cfi_offset 3, -8
 1349              		.cfi_offset 14, -4
  94:Core/Src/main.c **** 
 1350              		.loc 1 94 3 view .LVU443
 1351 0002 FFF7FEFF 		bl	HAL_Init
 1352              	.LVL48:
 101:Core/Src/main.c **** 
 1353              		.loc 1 101 3 view .LVU444
 1354 0006 FFF7FEFF 		bl	SystemClock_Config
 1355              	.LVL49:
 108:Core/Src/main.c ****   MX_DMA_Init();
 1356              		.loc 1 108 3 view .LVU445
 1357 000a FFF7FEFF 		bl	MX_GPIO_Init
 1358              	.LVL50:
 109:Core/Src/main.c ****   MX_ADC2_Init();
 1359              		.loc 1 109 3 view .LVU446
 1360 000e FFF7FEFF 		bl	MX_DMA_Init
 1361              	.LVL51:
 110:Core/Src/main.c ****   MX_SPI2_Init();
 1362              		.loc 1 110 3 view .LVU447
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 45


 1363 0012 FFF7FEFF 		bl	MX_ADC2_Init
 1364              	.LVL52:
 111:Core/Src/main.c ****   MX_USART1_UART_Init();
 1365              		.loc 1 111 3 view .LVU448
 1366 0016 FFF7FEFF 		bl	MX_SPI2_Init
 1367              	.LVL53:
 112:Core/Src/main.c ****   MX_USART2_UART_Init();
 1368              		.loc 1 112 3 view .LVU449
 1369 001a FFF7FEFF 		bl	MX_USART1_UART_Init
 1370              	.LVL54:
 113:Core/Src/main.c ****   MX_USART3_UART_Init();
 1371              		.loc 1 113 3 view .LVU450
 1372 001e FFF7FEFF 		bl	MX_USART2_UART_Init
 1373              	.LVL55:
 114:Core/Src/main.c ****   MX_TIM3_Init();
 1374              		.loc 1 114 3 view .LVU451
 1375 0022 FFF7FEFF 		bl	MX_USART3_UART_Init
 1376              	.LVL56:
 115:Core/Src/main.c ****   MX_RTC_Init();
 1377              		.loc 1 115 3 view .LVU452
 1378 0026 FFF7FEFF 		bl	MX_TIM3_Init
 1379              	.LVL57:
 116:Core/Src/main.c ****   MX_TIM16_Init();
 1380              		.loc 1 116 3 view .LVU453
 1381 002a FFF7FEFF 		bl	MX_RTC_Init
 1382              	.LVL58:
 117:Core/Src/main.c ****   MX_TIM17_Init();
 1383              		.loc 1 117 3 view .LVU454
 1384 002e FFF7FEFF 		bl	MX_TIM16_Init
 1385              	.LVL59:
 118:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1386              		.loc 1 118 3 view .LVU455
 1387 0032 FFF7FEFF 		bl	MX_TIM17_Init
 1388              	.LVL60:
 120:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim17);
 1389              		.loc 1 120 3 view .LVU456
 1390 0036 0748     		ldr	r0, .L88
 1391 0038 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 1392              	.LVL61:
 121:Core/Src/main.c ****   Os_Init_Task();
 1393              		.loc 1 121 3 view .LVU457
 1394 003c 0648     		ldr	r0, .L88+4
 1395 003e FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 1396              	.LVL62:
 122:Core/Src/main.c ****   HAL_Delay(2000);
 1397              		.loc 1 122 3 view .LVU458
 1398 0042 FFF7FEFF 		bl	Os_Init_Task
 1399              	.LVL63:
 123:Core/Src/main.c ****   /* USER CODE END 2 */
 1400              		.loc 1 123 3 view .LVU459
 1401 0046 4FF4FA60 		mov	r0, #2000
 1402 004a FFF7FEFF 		bl	HAL_Delay
 1403              	.LVL64:
 1404              	.L86:
 127:Core/Src/main.c ****   {
 1405              		.loc 1 127 3 discriminator 1 view .LVU460
 130:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 46


 1406              		.loc 1 130 5 discriminator 1 view .LVU461
 1407 004e FFF7FEFF 		bl	Os_Handler
 1408              	.LVL65:
 127:Core/Src/main.c ****   {
 1409              		.loc 1 127 9 discriminator 1 view .LVU462
 1410 0052 FCE7     		b	.L86
 1411              	.L89:
 1412              		.align	2
 1413              	.L88:
 1414 0054 00000000 		.word	.LANCHOR7
 1415 0058 00000000 		.word	.LANCHOR8
 1416              		.cfi_endproc
 1417              	.LFE133:
 1419              		.global	hdma_usart2_rx
 1420              		.global	huart3
 1421              		.global	huart2
 1422              		.global	huart1
 1423              		.global	htim17
 1424              		.global	htim16
 1425              		.global	htim3
 1426              		.global	hspi2
 1427              		.global	hrtc
 1428              		.global	hdma_adc2
 1429              		.global	hadc2
 1430              		.section	.bss.hadc2,"aw",%nobits
 1431              		.align	2
 1432              		.set	.LANCHOR0,. + 0
 1435              	hadc2:
 1436 0000 00000000 		.space	80
 1436      00000000 
 1436      00000000 
 1436      00000000 
 1436      00000000 
 1437              		.section	.bss.hdma_adc2,"aw",%nobits
 1438              		.align	2
 1441              	hdma_adc2:
 1442 0000 00000000 		.space	68
 1442      00000000 
 1442      00000000 
 1442      00000000 
 1442      00000000 
 1443              		.section	.bss.hdma_usart2_rx,"aw",%nobits
 1444              		.align	2
 1447              	hdma_usart2_rx:
 1448 0000 00000000 		.space	68
 1448      00000000 
 1448      00000000 
 1448      00000000 
 1448      00000000 
 1449              		.section	.bss.hrtc,"aw",%nobits
 1450              		.align	2
 1451              		.set	.LANCHOR6,. + 0
 1454              	hrtc:
 1455 0000 00000000 		.space	32
 1455      00000000 
 1455      00000000 
 1455      00000000 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 47


 1455      00000000 
 1456              		.section	.bss.hspi2,"aw",%nobits
 1457              		.align	2
 1458              		.set	.LANCHOR1,. + 0
 1461              	hspi2:
 1462 0000 00000000 		.space	100
 1462      00000000 
 1462      00000000 
 1462      00000000 
 1462      00000000 
 1463              		.section	.bss.htim16,"aw",%nobits
 1464              		.align	2
 1465              		.set	.LANCHOR7,. + 0
 1468              	htim16:
 1469 0000 00000000 		.space	76
 1469      00000000 
 1469      00000000 
 1469      00000000 
 1469      00000000 
 1470              		.section	.bss.htim17,"aw",%nobits
 1471              		.align	2
 1472              		.set	.LANCHOR8,. + 0
 1475              	htim17:
 1476 0000 00000000 		.space	76
 1476      00000000 
 1476      00000000 
 1476      00000000 
 1476      00000000 
 1477              		.section	.bss.htim3,"aw",%nobits
 1478              		.align	2
 1479              		.set	.LANCHOR5,. + 0
 1482              	htim3:
 1483 0000 00000000 		.space	76
 1483      00000000 
 1483      00000000 
 1483      00000000 
 1483      00000000 
 1484              		.section	.bss.huart1,"aw",%nobits
 1485              		.align	2
 1486              		.set	.LANCHOR2,. + 0
 1489              	huart1:
 1490 0000 00000000 		.space	132
 1490      00000000 
 1490      00000000 
 1490      00000000 
 1490      00000000 
 1491              		.section	.bss.huart2,"aw",%nobits
 1492              		.align	2
 1493              		.set	.LANCHOR3,. + 0
 1496              	huart2:
 1497 0000 00000000 		.space	132
 1497      00000000 
 1497      00000000 
 1497      00000000 
 1497      00000000 
 1498              		.section	.bss.huart3,"aw",%nobits
 1499              		.align	2
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 48


 1500              		.set	.LANCHOR4,. + 0
 1503              	huart3:
 1504 0000 00000000 		.space	132
 1504      00000000 
 1504      00000000 
 1504      00000000 
 1504      00000000 
 1505              		.text
 1506              	.Letext0:
 1507              		.file 3 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\machine\\_default_types.h"
 1508              		.file 4 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\sys\\_stdint.h"
 1509              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xc.h"
 1510              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 1511              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 1512              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 1513              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc_ex.h"
 1514              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 1515              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 1516              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_adc_ex.h"
 1517              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_adc.h"
 1518              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rtc.h"
 1519              		.file 15 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_spi.h"
 1520              		.file 16 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 1521              		.file 17 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_uart.h"
 1522              		.file 18 "Core/Inc/main.h"
 1523              		.file 19 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
 1524              		.file 20 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim_ex.h"
 1525              		.file 21 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 1526              		.file 22 "Core/Inc/os.h"
 1527              		.file 23 "<built-in>"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 49


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:20     .text.MX_GPIO_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:211    .text.MX_GPIO_Init:000000d8 $d
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:217    .text.MX_DMA_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:222    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:295    .text.MX_DMA_Init:00000050 $d
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:300    .text.Error_Handler:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:306    .text.Error_Handler:00000000 Error_Handler
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:338    .text.MX_ADC2_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:343    .text.MX_ADC2_Init:00000000 MX_ADC2_Init
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:467    .text.MX_ADC2_Init:0000006c $d
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:473    .text.MX_SPI2_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:478    .text.MX_SPI2_Init:00000000 MX_SPI2_Init
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:554    .text.MX_SPI2_Init:00000040 $d
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:560    .text.MX_USART1_UART_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:565    .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:626    .text.MX_USART1_UART_Init:00000030 $d
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:632    .text.MX_USART2_UART_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:637    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:698    .text.MX_USART2_UART_Init:00000030 $d
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:704    .text.MX_USART3_UART_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:709    .text.MX_USART3_UART_Init:00000000 MX_USART3_UART_Init
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:770    .text.MX_USART3_UART_Init:00000030 $d
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:776    .text.MX_TIM3_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:781    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:903    .text.MX_TIM3_Init:00000078 $d
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:909    .text.MX_RTC_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:914    .text.MX_RTC_Init:00000000 MX_RTC_Init
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1044   .text.MX_RTC_Init:00000084 $d
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1050   .text.MX_TIM16_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1055   .text.MX_TIM16_Init:00000000 MX_TIM16_Init
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1107   .text.MX_TIM16_Init:00000028 $d
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1113   .text.MX_TIM17_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1118   .text.MX_TIM17_Init:00000000 MX_TIM17_Init
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1170   .text.MX_TIM17_Init:00000028 $d
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1176   .text.SystemClock_Config:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1182   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1327   .text.SystemClock_Config:00000098 $d
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1332   .text.main:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1338   .text.main:00000000 main
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1414   .text.main:00000054 $d
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1447   .bss.hdma_usart2_rx:00000000 hdma_usart2_rx
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1503   .bss.huart3:00000000 huart3
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1496   .bss.huart2:00000000 huart2
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1489   .bss.huart1:00000000 huart1
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1475   .bss.htim17:00000000 htim17
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1468   .bss.htim16:00000000 htim16
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1482   .bss.htim3:00000000 htim3
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1461   .bss.hspi2:00000000 hspi2
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1454   .bss.hrtc:00000000 hrtc
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1441   .bss.hdma_adc2:00000000 hdma_adc2
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1435   .bss.hadc2:00000000 hadc2
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1431   .bss.hadc2:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1438   .bss.hdma_adc2:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1444   .bss.hdma_usart2_rx:00000000 $d
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s 			page 50


C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1450   .bss.hrtc:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1457   .bss.hspi2:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1464   .bss.htim16:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1471   .bss.htim17:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1478   .bss.htim3:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1485   .bss.huart1:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1492   .bss.huart2:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\ccIxH90e.s:1499   .bss.huart3:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_SPI_Init
HAL_UART_Init
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
HAL_RTC_Init
HAL_RTC_SetTime
HAL_RTC_SetDate
HAL_TIM_Base_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
HAL_TIM_Base_Start_IT
Os_Init_Task
HAL_Delay
Os_Handler
