{"namespaces":{
  "global":{
    "modules":{
      "MEM":{
        "type":["Record",[
          ["configs",["Array",2413,"BitIn"]],
          ["clk_en",["Array",1,"BitIn"]],
          ["config_write",["Array",1,"BitIn"]],
          ["flush",["Array",1,"BitIn"]],
          ["input_width_16_num_3",["Array",16,"BitIn"]],
          ["input_width_16_num_0",["Array",16,"BitIn"]],
          ["config_en",["Array",2,"BitIn"]],
          ["config_read",["Array",1,"BitIn"]],
          ["input_width_1_num_1",["Array",1,"BitIn"]],
          ["input_width_16_num_2",["Array",16,"BitIn"]],
          ["input_width_16_num_1",["Array",16,"BitIn"]],
          ["config_addr_in",["Array",8,"BitIn"]],
          ["config_data_in",["Array",32,"BitIn"]],
          ["input_width_1_num_0",["Array",1,"BitIn"]],
          ["O0",["Array",16,"Bit"]],
          ["O1",["Array",16,"Bit"]],
          ["O2",["Array",1,"Bit"]],
          ["O3",["Array",1,"Bit"]],
          ["O4",["Array",1,"Bit"]],
          ["O5",["Array",32,"Bit"]],
          ["O6",["Array",32,"Bit"]],
          ["O7",["Array",1,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]]
      }
    }
  }
}
}
