<profile>

<section name = "Vitis HLS Report for 'layernorm_output'" level="0">
<item name = "Date">Wed Jul 31 17:03:11 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">Deit_cpp</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">87, 88, 0.870 us, 0.880 us, 24, 24, loop rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_sqrt_fixed_32_10_s_fu_456">sqrt_fixed_32_10_s, 6, 6, 60.000 ns, 60.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- _ln106_for_block_dim">87, 87, 65, 1, 1, 24, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 835, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 59, 5200, 9178, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 221, -</column>
<column name="Register">-, -, 3427, 928, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 4, 3, 9, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32s_16s_43_1_1_U418">mul_32s_16s_43_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_16s_43_1_1_U419">mul_32s_16s_43_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_16s_43_1_1_U420">mul_32s_16s_43_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_16s_43_1_1_U421">mul_32s_16s_43_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_16s_43_1_1_U422">mul_32s_16s_43_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_16s_43_1_1_U423">mul_32s_16s_43_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_16s_43_1_1_U424">mul_32s_16s_43_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_16s_43_1_1_U425">mul_32s_16s_43_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U408">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_54s_54_1_1_U410">mul_32s_54s_54_1_1, 0, 5, 0, 25, 0</column>
<column name="mul_32s_54s_54_1_1_U411">mul_32s_54s_54_1_1, 0, 5, 0, 25, 0</column>
<column name="mul_32s_54s_54_1_1_U412">mul_32s_54s_54_1_1, 0, 5, 0, 25, 0</column>
<column name="mul_32s_54s_54_1_1_U413">mul_32s_54s_54_1_1, 0, 5, 0, 25, 0</column>
<column name="mul_32s_54s_54_1_1_U414">mul_32s_54s_54_1_1, 0, 5, 0, 25, 0</column>
<column name="mul_32s_54s_54_1_1_U415">mul_32s_54s_54_1_1, 0, 5, 0, 25, 0</column>
<column name="mul_32s_54s_54_1_1_U416">mul_32s_54s_54_1_1, 0, 5, 0, 25, 0</column>
<column name="mul_32s_54s_54_1_1_U417">mul_32s_54s_54_1_1, 0, 5, 0, 25, 0</column>
<column name="grp_sqrt_fixed_32_10_s_fu_456">sqrt_fixed_32_10_s, 0, 0, 774, 5416, 0</column>
<column name="udiv_45s_27ns_32_49_1_U409">udiv_45s_27ns_32_49_1, 0, 0, 4426, 3382, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln139_fu_735_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln813_fu_489_p2">+, 0, 0, 32, 32, 32</column>
<column name="dim_base_fu_529_p2">+, 0, 0, 15, 8, 4</column>
<column name="dim_block_fu_535_p2">+, 0, 0, 12, 5, 1</column>
<column name="x_dim_V_14_fu_1081_p2">+, 0, 0, 39, 32, 32</column>
<column name="x_dim_V_19_fu_1120_p2">+, 0, 0, 39, 32, 32</column>
<column name="x_dim_V_24_fu_1159_p2">+, 0, 0, 39, 32, 32</column>
<column name="x_dim_V_29_fu_1198_p2">+, 0, 0, 39, 32, 32</column>
<column name="x_dim_V_34_fu_1237_p2">+, 0, 0, 39, 32, 32</column>
<column name="x_dim_V_39_fu_1276_p2">+, 0, 0, 39, 32, 32</column>
<column name="x_dim_V_4_fu_1003_p2">+, 0, 0, 39, 32, 32</column>
<column name="x_dim_V_9_fu_1042_p2">+, 0, 0, 39, 32, 32</column>
<column name="sub_ln138_fu_726_p2">-, 0, 0, 26, 19, 19</column>
<column name="x_V_fu_495_p2">-, 0, 0, 32, 32, 32</column>
<column name="x_dim_V_40_fu_764_p2">-, 0, 0, 39, 32, 32</column>
<column name="x_dim_V_42_fu_789_p2">-, 0, 0, 39, 32, 32</column>
<column name="x_dim_V_44_fu_814_p2">-, 0, 0, 39, 32, 32</column>
<column name="x_dim_V_46_fu_839_p2">-, 0, 0, 39, 32, 32</column>
<column name="x_dim_V_48_fu_864_p2">-, 0, 0, 39, 32, 32</column>
<column name="x_dim_V_50_fu_889_p2">-, 0, 0, 39, 32, 32</column>
<column name="x_dim_V_52_fu_914_p2">-, 0, 0, 39, 32, 32</column>
<column name="x_dim_V_54_fu_939_p2">-, 0, 0, 39, 32, 32</column>
<column name="ap_block_state60_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state66_pp0_stage0_iter64">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_2414">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln106_fu_541_p2">icmp, 0, 0, 9, 5, 5</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter64">9, 2, 1, 2</column>
<column name="ap_phi_mux_dim_base60_phi_fu_368_p6">14, 3, 8, 24</column>
<column name="ap_phi_mux_dim_block61_phi_fu_354_p6">14, 3, 5, 15</column>
<column name="ap_phi_mux_do_init_phi_fu_338_p6">14, 3, 1, 3</column>
<column name="ap_phi_mux_inout1_addr_rewind_idx_phi_fu_382_p6">14, 3, 64, 192</column>
<column name="ap_phi_mux_p_read64_phi_phi_fu_448_p4">14, 3, 32, 96</column>
<column name="ap_phi_mux_sext_ln106_phi_phi_fu_436_p4">14, 3, 54, 162</column>
<column name="dim_base60_reg_364">9, 2, 8, 16</column>
<column name="dim_block61_reg_350">9, 2, 5, 10</column>
<column name="inout1_addr_phi_idx_reg_420">14, 3, 64, 192</column>
<column name="inout1_addr_rewind_idx_reg_378">9, 2, 64, 128</column>
<column name="inout1_blk_n_AW">9, 2, 1, 2</column>
<column name="inout1_blk_n_B">9, 2, 1, 2</column>
<column name="inout1_blk_n_W">9, 2, 1, 2</column>
<column name="p_read64_phi_reg_444">14, 3, 32, 96</column>
<column name="sext_ln106_phi_reg_432">14, 3, 54, 162</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter23">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter24">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter25">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter26">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter27">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter28">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter29">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter30">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter31">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter32">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter33">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter34">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter35">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter36">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter37">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter38">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter39">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter40">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter41">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter42">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter43">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter44">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter45">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter46">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter47">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter48">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter49">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter50">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter51">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter52">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter53">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter54">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter55">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter56">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter57">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter58">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter59">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter60">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter61">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter62">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter63">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter64">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="dim_base60_reg_364">8, 0, 8, 0</column>
<column name="dim_base_reg_1375">8, 0, 8, 0</column>
<column name="dim_block61_reg_350">5, 0, 5, 0</column>
<column name="dim_block_reg_1380">5, 0, 5, 0</column>
<column name="do_init_reg_334">1, 0, 1, 0</column>
<column name="icmp_ln106_reg_1385">1, 0, 1, 0</column>
<column name="inout1_addr_phi_idx_reg_420">64, 0, 64, 0</column>
<column name="inout1_addr_rewind_idx_reg_378">64, 0, 64, 0</column>
<column name="out_read_reg_1309">64, 0, 64, 0</column>
<column name="p_read64_phi_reg_444">32, 0, 32, 0</column>
<column name="p_read_3_reg_1304">32, 0, 32, 0</column>
<column name="patch_read_reg_1314">8, 0, 8, 0</column>
<column name="sext_ln106_1_reg_1524">64, 0, 64, 0</column>
<column name="sext_ln106_phi_reg_432">54, 0, 54, 0</column>
<column name="sext_ln1303_i_reg_1509">27, 0, 27, 0</column>
<column name="sub_ln138_reg_1519">11, 0, 19, 8</column>
<column name="tmp_247_i_reg_1439">16, 0, 16, 0</column>
<column name="tmp_249_i_reg_1449">16, 0, 16, 0</column>
<column name="tmp_251_i_reg_1459">16, 0, 16, 0</column>
<column name="tmp_253_i_reg_1469">16, 0, 16, 0</column>
<column name="tmp_255_i_reg_1479">16, 0, 16, 0</column>
<column name="tmp_257_i_reg_1489">16, 0, 16, 0</column>
<column name="tmp_259_i_reg_1499">16, 0, 16, 0</column>
<column name="tmp_469_reg_1454">16, 0, 16, 0</column>
<column name="tmp_470_reg_1464">16, 0, 16, 0</column>
<column name="tmp_471_reg_1474">16, 0, 16, 0</column>
<column name="tmp_472_reg_1484">16, 0, 16, 0</column>
<column name="tmp_473_reg_1494">16, 0, 16, 0</column>
<column name="tmp_474_reg_1504">16, 0, 16, 0</column>
<column name="tmp_s_reg_1444">16, 0, 16, 0</column>
<column name="trunc_ln1273_reg_1429">16, 0, 16, 0</column>
<column name="trunc_ln813_reg_1434">16, 0, 16, 0</column>
<column name="x_V_reg_1320">32, 0, 32, 0</column>
<column name="x_dim_V_10_reg_1399">32, 0, 32, 0</column>
<column name="x_dim_V_14_reg_1579">32, 0, 32, 0</column>
<column name="x_dim_V_15_reg_1404">32, 0, 32, 0</column>
<column name="x_dim_V_19_reg_1584">32, 0, 32, 0</column>
<column name="x_dim_V_20_reg_1409">32, 0, 32, 0</column>
<column name="x_dim_V_24_reg_1589">32, 0, 32, 0</column>
<column name="x_dim_V_25_reg_1414">32, 0, 32, 0</column>
<column name="x_dim_V_29_reg_1594">32, 0, 32, 0</column>
<column name="x_dim_V_30_reg_1419">32, 0, 32, 0</column>
<column name="x_dim_V_34_reg_1599">32, 0, 32, 0</column>
<column name="x_dim_V_35_reg_1424">32, 0, 32, 0</column>
<column name="x_dim_V_39_reg_1604">32, 0, 32, 0</column>
<column name="x_dim_V_41_reg_1529">32, 0, 32, 0</column>
<column name="x_dim_V_43_reg_1534">32, 0, 32, 0</column>
<column name="x_dim_V_45_reg_1539">32, 0, 32, 0</column>
<column name="x_dim_V_47_reg_1544">32, 0, 32, 0</column>
<column name="x_dim_V_49_reg_1549">32, 0, 32, 0</column>
<column name="x_dim_V_4_reg_1569">32, 0, 32, 0</column>
<column name="x_dim_V_51_reg_1554">32, 0, 32, 0</column>
<column name="x_dim_V_53_reg_1559">32, 0, 32, 0</column>
<column name="x_dim_V_55_reg_1564">32, 0, 32, 0</column>
<column name="x_dim_V_5_reg_1394">32, 0, 32, 0</column>
<column name="x_dim_V_9_reg_1574">32, 0, 32, 0</column>
<column name="x_dim_V_reg_1389">32, 0, 32, 0</column>
<column name="do_init_reg_334">64, 32, 1, 0</column>
<column name="icmp_ln106_reg_1385">64, 32, 1, 0</column>
<column name="out_read_reg_1309">64, 32, 64, 0</column>
<column name="p_read_3_reg_1304">64, 32, 32, 0</column>
<column name="patch_read_reg_1314">64, 32, 8, 0</column>
<column name="tmp_247_i_reg_1439">64, 32, 16, 0</column>
<column name="tmp_249_i_reg_1449">64, 32, 16, 0</column>
<column name="tmp_251_i_reg_1459">64, 32, 16, 0</column>
<column name="tmp_253_i_reg_1469">64, 32, 16, 0</column>
<column name="tmp_255_i_reg_1479">64, 32, 16, 0</column>
<column name="tmp_257_i_reg_1489">64, 32, 16, 0</column>
<column name="tmp_259_i_reg_1499">64, 32, 16, 0</column>
<column name="tmp_469_reg_1454">64, 32, 16, 0</column>
<column name="tmp_470_reg_1464">64, 32, 16, 0</column>
<column name="tmp_471_reg_1474">64, 32, 16, 0</column>
<column name="tmp_472_reg_1484">64, 32, 16, 0</column>
<column name="tmp_473_reg_1494">64, 32, 16, 0</column>
<column name="tmp_474_reg_1504">64, 32, 16, 0</column>
<column name="tmp_s_reg_1444">64, 32, 16, 0</column>
<column name="trunc_ln1273_reg_1429">64, 32, 16, 0</column>
<column name="trunc_ln813_reg_1434">64, 32, 16, 0</column>
<column name="x_dim_V_10_reg_1399">64, 32, 32, 0</column>
<column name="x_dim_V_15_reg_1404">64, 32, 32, 0</column>
<column name="x_dim_V_20_reg_1409">64, 32, 32, 0</column>
<column name="x_dim_V_25_reg_1414">64, 32, 32, 0</column>
<column name="x_dim_V_30_reg_1419">64, 32, 32, 0</column>
<column name="x_dim_V_35_reg_1424">64, 32, 32, 0</column>
<column name="x_dim_V_5_reg_1394">64, 32, 32, 0</column>
<column name="x_dim_V_reg_1389">64, 32, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, layernorm_output, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, layernorm_output, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, layernorm_output, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, layernorm_output, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, layernorm_output, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, layernorm_output, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, layernorm_output, return value</column>
<column name="m_axi_inout1_AWVALID">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWREADY">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWADDR">out, 64, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWID">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWLEN">out, 32, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWSIZE">out, 3, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWBURST">out, 2, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWLOCK">out, 2, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWCACHE">out, 4, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWPROT">out, 3, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWQOS">out, 4, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWREGION">out, 4, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWUSER">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WVALID">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WREADY">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WDATA">out, 256, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WSTRB">out, 32, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WLAST">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WID">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WUSER">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARVALID">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARREADY">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARADDR">out, 64, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARID">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARLEN">out, 32, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARSIZE">out, 3, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARBURST">out, 2, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARLOCK">out, 2, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARCACHE">out, 4, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARPROT">out, 3, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARQOS">out, 4, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARREGION">out, 4, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARUSER">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RVALID">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RREADY">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RDATA">in, 256, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RLAST">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RID">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RFIFONUM">in, 9, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RUSER">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RRESP">in, 2, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_BVALID">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_BREADY">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_BRESP">in, 2, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_BID">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_BUSER">in, 1, m_axi, inout1, pointer</column>
<column name="patch">in, 8, ap_none, patch, scalar</column>
<column name="out_r">in, 64, ap_none, out_r, scalar</column>
<column name="x_patch_data_M_elems_V1_address0">out, 5, ap_memory, x_patch_data_M_elems_V1, array</column>
<column name="x_patch_data_M_elems_V1_ce0">out, 1, ap_memory, x_patch_data_M_elems_V1, array</column>
<column name="x_patch_data_M_elems_V1_q0">in, 32, ap_memory, x_patch_data_M_elems_V1, array</column>
<column name="x_patch_data_M_elems_V_12_address0">out, 5, ap_memory, x_patch_data_M_elems_V_12, array</column>
<column name="x_patch_data_M_elems_V_12_ce0">out, 1, ap_memory, x_patch_data_M_elems_V_12, array</column>
<column name="x_patch_data_M_elems_V_12_q0">in, 32, ap_memory, x_patch_data_M_elems_V_12, array</column>
<column name="x_patch_data_M_elems_V_23_address0">out, 5, ap_memory, x_patch_data_M_elems_V_23, array</column>
<column name="x_patch_data_M_elems_V_23_ce0">out, 1, ap_memory, x_patch_data_M_elems_V_23, array</column>
<column name="x_patch_data_M_elems_V_23_q0">in, 32, ap_memory, x_patch_data_M_elems_V_23, array</column>
<column name="x_patch_data_M_elems_V_34_address0">out, 5, ap_memory, x_patch_data_M_elems_V_34, array</column>
<column name="x_patch_data_M_elems_V_34_ce0">out, 1, ap_memory, x_patch_data_M_elems_V_34, array</column>
<column name="x_patch_data_M_elems_V_34_q0">in, 32, ap_memory, x_patch_data_M_elems_V_34, array</column>
<column name="x_patch_data_M_elems_V_45_address0">out, 5, ap_memory, x_patch_data_M_elems_V_45, array</column>
<column name="x_patch_data_M_elems_V_45_ce0">out, 1, ap_memory, x_patch_data_M_elems_V_45, array</column>
<column name="x_patch_data_M_elems_V_45_q0">in, 32, ap_memory, x_patch_data_M_elems_V_45, array</column>
<column name="x_patch_data_M_elems_V_56_address0">out, 5, ap_memory, x_patch_data_M_elems_V_56, array</column>
<column name="x_patch_data_M_elems_V_56_ce0">out, 1, ap_memory, x_patch_data_M_elems_V_56, array</column>
<column name="x_patch_data_M_elems_V_56_q0">in, 32, ap_memory, x_patch_data_M_elems_V_56, array</column>
<column name="x_patch_data_M_elems_V_67_address0">out, 5, ap_memory, x_patch_data_M_elems_V_67, array</column>
<column name="x_patch_data_M_elems_V_67_ce0">out, 1, ap_memory, x_patch_data_M_elems_V_67, array</column>
<column name="x_patch_data_M_elems_V_67_q0">in, 32, ap_memory, x_patch_data_M_elems_V_67, array</column>
<column name="x_patch_data_M_elems_V_78_address0">out, 5, ap_memory, x_patch_data_M_elems_V_78, array</column>
<column name="x_patch_data_M_elems_V_78_ce0">out, 1, ap_memory, x_patch_data_M_elems_V_78, array</column>
<column name="x_patch_data_M_elems_V_78_q0">in, 32, ap_memory, x_patch_data_M_elems_V_78, array</column>
<column name="p_read">in, 32, ap_none, p_read, scalar</column>
<column name="p_read1">in, 32, ap_none, p_read1, scalar</column>
<column name="weights_address0">out, 5, ap_memory, weights, array</column>
<column name="weights_ce0">out, 1, ap_memory, weights, array</column>
<column name="weights_q0">in, 128, ap_memory, weights, array</column>
<column name="bias_address0">out, 5, ap_memory, bias, array</column>
<column name="bias_ce0">out, 1, ap_memory, bias, array</column>
<column name="bias_q0">in, 128, ap_memory, bias, array</column>
<column name="norm_eps_V">in, 3, ap_none, norm_eps_V, pointer</column>
</table>
</item>
</section>
</profile>
