// Seed: 2064630992
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output id_8;
  inout id_7;
  input id_6;
  output id_5;
  inout id_4;
  output id_3;
  inout id_2;
  input id_1;
  logic id_8;
  assign id_7 = 1;
  type_12(
      1, 1, 1, id_4
  );
  logic id_9;
  assign id_3[1] = id_2 + id_4;
  type_14 id_10 (
      .id_0(1),
      .id_1(1),
      .id_2(id_5),
      .id_3(id_5),
      .id_4(1),
      .id_5(1)
  );
endmodule
