{"vcs1":{"timestamp_begin":1746534454.140209470, "rt":5.77, "ut":5.46, "st":0.24}}
{"vcselab":{"timestamp_begin":1746534459.994015796, "rt":0.29, "ut":0.18, "st":0.10}}
{"link":{"timestamp_begin":1746534460.337862615, "rt":0.30, "ut":0.14, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746534453.823687562}
{"VCS_COMP_START_TIME": 1746534453.823687562}
{"VCS_COMP_END_TIME": 1746534460.712246000}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 379400}}
{"vcselab": {"peak_mem": 174924}}
