// Seed: 2599988865
module module_0;
  wire  id_1  ,  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ;
  assign module_1.id_18 = 0;
endmodule : SymbolIdentifier
module module_1 #(
    parameter id_17 = 32'd35
) (
    output wor id_0
    , id_14, id_15,
    input supply0 id_1,
    inout tri1 id_2,
    input supply0 id_3,
    output logic id_4,
    input tri0 id_5,
    input tri0 id_6,
    output uwire id_7,
    output logic id_8,
    input supply1 id_9,
    output tri id_10,
    input wand id_11,
    input wor id_12
);
  logic id_16, _id_17;
  always @(id_3 === !(1'd0) or posedge id_1)
    if (-1) id_8 = id_9;
    else begin : LABEL_0
      id_4 <= "";
    end
  uwire [id_17 : 1] id_18 = -1;
  module_0 modCall_1 ();
endmodule
