============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  04:27:01 pm
  Module:                 signal_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) B[25]
       Endpoint: (R) S[29]

                   Capture    Launch  
      Path Delay:+    1430         -  
      Drv Adjust:+       0         0  
         Arrival:=    1430            
                                      
   Required Time:=    1430            
       Data Path:-    1430            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             1430            constraints.sdc_line_1 

#----------------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  B[25]                             -       -       F     (arrival)                      1  3.3  1000     0       0    (-,-) 
  g57/X                             -       A->X    F     sky130_fd_sc_hd__clkbuf_1      1  5.6    62   325     325    (-,-) 
  addinc_add_7_30_g2194/Y           -       A->Y    R     sky130_fd_sc_hd__inv_2         2  5.9    38    58     383    (-,-) 
  addinc_add_7_30_g2070__1881/Y     -       B->Y    F     sky130_fd_sc_hd__nand2_1       2  6.4    54    64     447    (-,-) 
  addinc_add_7_30_g2021__5115/Y     -       A->Y    R     sky130_fd_sc_hd__nand2_1       1  5.9    72    77     524    (-,-) 
  addinc_add_7_30_g1981__2393/Y     -       A->Y    F     sky130_fd_sc_hd__nand2_2       3  9.1    50    63     588    (-,-) 
  addinc_add_7_30_g1925__2305_dup/X -       A1->X   F     sky130_fd_sc_hd__a21o_1        1  6.1    48   168     756    (-,-) 
  addinc_add_7_30_g2399/Y           -       A->Y    R     sky130_fd_sc_hd__clkinv_2      3 12.4    51    63     819    (-,-) 
  addinc_add_7_30_g1887__2398/Y     -       A2->Y   F     sky130_fd_sc_hd__o21ai_1       1  3.5    66    58     876    (-,-) 
  addinc_add_7_30_g1877__2510/Y     -       B1->Y   R     sky130_fd_sc_hd__a21oi_1       1  5.9   167   162    1038    (-,-) 
  addinc_add_7_30_g1818__2883/Y     -       B->Y    F     sky130_fd_sc_hd__nand2_2       2 10.2    63    94    1132    (-,-) 
  addinc_add_7_30_g1797__5107/X     -       A2_N->X R     sky130_fd_sc_hd__a2bb2o_4      1 51.3   168   298    1429    (-,-) 
  S[29]                             <<<     -       R     (port)                         -    -     -     0    1430    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

