// Seed: 1439688606
module module_0 (
    input tri1 id_0,
    output tri id_1,
    input wand id_2,
    input wor id_3,
    input tri id_4,
    output supply1 id_5,
    input supply0 id_6,
    output supply1 id_7
);
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    output uwire id_0,
    output wor id_1,
    input tri0 id_2,
    input wand id_3,
    input tri1 id_4,
    output wire id_5,
    input supply0 id_6,
    input tri0 id_7,
    output tri1 id_8
);
  wire id_10;
  assign id_0 = 1;
  logic id_11;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_6,
      id_6,
      id_6,
      id_1,
      id_7,
      id_5
  );
  assign modCall_1.id_5 = 0;
  wire id_12 = ~-1'h0;
endmodule
