

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config5_s'
================================================================
* Date:           Sun May  4 16:56:32 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  13.909 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |      901|      901|  27.030 us|  27.030 us|  900|  900|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |      899|      899|         1|          1|          1|   900|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    256|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     54|    -|
|Register         |        -|   -|     13|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     13|    310|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln52_1_fu_377_p2              |         +|   0|  0|  14|           6|           6|
    |add_ln52_fu_199_p2                |         +|   0|  0|  14|           6|           6|
    |i_fu_484_p2                       |         +|   0|  0|  17|          10|           1|
    |and_ln52_2_fu_367_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln52_fu_189_p2                |       and|   0|  0|   2|           1|           1|
    |empty_57_fu_419_p2                |       and|   0|  0|   2|           1|           1|
    |empty_fu_241_p2                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln41_fu_490_p2               |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln51_1_fu_297_p2             |      icmp|   0|  0|  27|          20|           1|
    |icmp_ln51_fu_125_p2               |      icmp|   0|  0|  27|          20|           1|
    |icmp_ln52_1_fu_215_p2             |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln52_2_fu_339_p2             |      icmp|   0|  0|  13|           4|           1|
    |icmp_ln52_3_fu_393_p2             |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln52_fu_161_p2               |      icmp|   0|  0|  13|           4|           1|
    |and_ln52_1_fu_235_p2              |        or|   0|  0|   2|           1|           1|
    |and_ln52_3_fu_413_p2              |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |or_ln52_1_fu_247_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln52_2_fu_259_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln52_3_fu_361_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln52_4_fu_425_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln52_5_fu_437_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln52_fu_183_p2                 |        or|   0|  0|   2|           1|           1|
    |out_data_1_fu_467_p3              |    select|   0|  0|   6|           1|           6|
    |out_data_fu_289_p3                |    select|   0|  0|   6|           1|           6|
    |select_ln52_1_fu_273_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln52_2_fu_281_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln52_3_fu_443_p3           |    select|   0|  0|   6|           1|           1|
    |select_ln52_4_fu_451_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln52_5_fu_459_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln52_fu_265_p3             |    select|   0|  0|   6|           1|           1|
    |not_tmp_10_fu_407_p2              |       xor|   0|  0|   2|           1|           2|
    |not_tmp_4_fu_229_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln52_1_fu_431_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln52_fu_253_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 256|         123|          86|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i1_load  |   9|          2|   10|         20|
    |i1_fu_86                  |   9|          2|   10|         20|
    |layer3_out_blk_n          |   9|          2|    1|          2|
    |layer5_out_blk_n          |   9|          2|    1|          2|
    |real_start                |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  54|         12|   24|         48|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   1|   0|    1|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |i1_fu_86        |  10|   0|   10|          0|
    |start_once_reg  |   1|   0|    1|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  13|   0|   13|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+---------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config5>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config5>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config5>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config5>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config5>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config5>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config5>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config5>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config5>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config5>|  return value|
|layer3_out_dout            |   in|   40|     ap_fifo|                                                            layer3_out|       pointer|
|layer3_out_empty_n         |   in|    1|     ap_fifo|                                                            layer3_out|       pointer|
|layer3_out_read            |  out|    1|     ap_fifo|                                                            layer3_out|       pointer|
|layer3_out_num_data_valid  |   in|   11|     ap_fifo|                                                            layer3_out|       pointer|
|layer3_out_fifo_cap        |   in|   11|     ap_fifo|                                                            layer3_out|       pointer|
|layer5_out_din             |  out|   12|     ap_fifo|                                                            layer5_out|       pointer|
|layer5_out_full_n          |   in|    1|     ap_fifo|                                                            layer5_out|       pointer|
|layer5_out_write           |  out|    1|     ap_fifo|                                                            layer5_out|       pointer|
|layer5_out_num_data_valid  |   in|   11|     ap_fifo|                                                            layer5_out|       pointer|
|layer5_out_fifo_cap        |   in|   11|     ap_fifo|                                                            layer5_out|       pointer|
+---------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

