{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 30 22:47:37 2013 " "Info: Processing started: Sat Nov 30 22:47:37 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regfile/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-structure " "Info: Found design unit 1: decoder-structure" {  } { { "regfile/decoder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/decoder.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info: Found entity 1: decoder" {  } { { "regfile/decoder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/decoder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/decoder2to4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regfile/decoder2to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder2to4-structure " "Info: Found design unit 1: decoder2to4-structure" {  } { { "regfile/decoder2to4.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/decoder2to4.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder2to4 " "Info: Found entity 1: decoder2to4" {  } { { "regfile/decoder2to4.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/decoder2to4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/decoder3to8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regfile/decoder3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3To8-structure " "Info: Found design unit 1: decoder3To8-structure" {  } { { "regfile/decoder3to8.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/decoder3to8.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder3To8 " "Info: Found entity 1: decoder3To8" {  } { { "regfile/decoder3to8.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/decoder3to8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/decoder5to32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regfile/decoder5to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5to32-Structure " "Info: Found design unit 1: decoder5to32-Structure" {  } { { "regfile/decoder5to32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/decoder5to32.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder5to32 " "Info: Found entity 1: decoder5to32" {  } { { "regfile/decoder5to32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/decoder5to32.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/dflipflop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regfile/dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-Behavioral " "Info: Found design unit 1: dflipflop-Behavioral" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Info: Found entity 1: dflipflop" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regfile/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-structure " "Info: Found design unit 1: reg-structure" {  } { { "regfile/reg.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/reg.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "regfile/reg.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/regfile.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regfile/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-structure " "Info: Found design unit 1: regfile-structure" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Info: Found entity 1: regfile" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-structure " "Info: Found design unit 1: alu-structure" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/bitwiseand.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/bitwiseand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitwiseand-structure " "Info: Found design unit 1: bitwiseand-structure" {  } { { "hw3/bitwiseand.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/bitwiseand.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bitwiseand " "Info: Found entity 1: bitwiseand" {  } { { "hw3/bitwiseand.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/bitwiseand.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/bitwiseor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/bitwiseor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitwiseor-structure " "Info: Found design unit 1: bitwiseor-structure" {  } { { "hw3/bitwiseor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/bitwiseor.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bitwiseor " "Info: Found entity 1: bitwiseor" {  } { { "hw3/bitwiseor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/bitwiseor.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/carrysaveadder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/carrysaveadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carrysaveadder-structure " "Info: Found design unit 1: carrysaveadder-structure" {  } { { "hw3/carrysaveadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/carrysaveadder.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 carrysaveadder " "Info: Found entity 1: carrysaveadder" {  } { { "hw3/carrysaveadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/carrysaveadder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/ls_1bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/ls_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_1bit-structure " "Info: Found design unit 1: ls_1bit-structure" {  } { { "hw3/ls_1bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_1bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ls_1bit " "Info: Found entity 1: ls_1bit" {  } { { "hw3/ls_1bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_1bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/ls_2bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/ls_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_2bit-structure " "Info: Found design unit 1: ls_2bit-structure" {  } { { "hw3/ls_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_2bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ls_2bit " "Info: Found entity 1: ls_2bit" {  } { { "hw3/ls_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_2bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/ls_4bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/ls_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_4bit-structure " "Info: Found design unit 1: ls_4bit-structure" {  } { { "hw3/ls_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_4bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ls_4bit " "Info: Found entity 1: ls_4bit" {  } { { "hw3/ls_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_4bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/ls_8bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/ls_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_8bit-structure " "Info: Found design unit 1: ls_8bit-structure" {  } { { "hw3/ls_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_8bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ls_8bit " "Info: Found entity 1: ls_8bit" {  } { { "hw3/ls_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_8bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/ls_16bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/ls_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_16bit-structure " "Info: Found design unit 1: ls_16bit-structure" {  } { { "hw3/ls_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_16bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ls_16bit " "Info: Found entity 1: ls_16bit" {  } { { "hw3/ls_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_16bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/ls_32bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/ls_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_32bit-structure " "Info: Found design unit 1: ls_32bit-structure" {  } { { "hw3/ls_32bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_32bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ls_32bit " "Info: Found entity 1: ls_32bit" {  } { { "hw3/ls_32bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_32bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/onebitadder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onebitadder-structure " "Info: Found design unit 1: onebitadder-structure" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 onebitadder " "Info: Found entity 1: onebitadder" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/rs_1bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/rs_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_1bit-structure " "Info: Found design unit 1: rs_1bit-structure" {  } { { "hw3/rs_1bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_1bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs_1bit " "Info: Found entity 1: rs_1bit" {  } { { "hw3/rs_1bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_1bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/rs_2bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/rs_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_2bit-structure " "Info: Found design unit 1: rs_2bit-structure" {  } { { "hw3/rs_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_2bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs_2bit " "Info: Found entity 1: rs_2bit" {  } { { "hw3/rs_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_2bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/rs_4bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/rs_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_4bit-structure " "Info: Found design unit 1: rs_4bit-structure" {  } { { "hw3/rs_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_4bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs_4bit " "Info: Found entity 1: rs_4bit" {  } { { "hw3/rs_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_4bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/rs_8bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/rs_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_8bit-structure " "Info: Found design unit 1: rs_8bit-structure" {  } { { "hw3/rs_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_8bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs_8bit " "Info: Found entity 1: rs_8bit" {  } { { "hw3/rs_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_8bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/rs_16bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/rs_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_16bit-structure " "Info: Found design unit 1: rs_16bit-structure" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_16bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs_16bit " "Info: Found entity 1: rs_16bit" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_16bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/rs_32bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/rs_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_32bit-structure " "Info: Found design unit 1: rs_32bit-structure" {  } { { "hw3/rs_32bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_32bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs_32bit " "Info: Found entity 1: rs_32bit" {  } { { "hw3/rs_32bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_32bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/tristate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/tristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate-behavioral " "Info: Found design unit 1: tristate-behavioral" {  } { { "hw3/tristate.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/tristate.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Info: Found entity 1: tristate" {  } { { "hw3/tristate.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/tristate.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw4/add_sub_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw4/add_sub_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub_16-structure " "Info: Found design unit 1: add_sub_16-structure" {  } { { "hw4/add_sub_16.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/add_sub_16.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 add_sub_16 " "Info: Found entity 1: add_sub_16" {  } { { "hw4/add_sub_16.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/add_sub_16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw4/counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw4/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behavioral " "Info: Found design unit 1: counter-Behavioral" {  } { { "hw4/counter.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/counter.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "hw4/counter.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/counter.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw4/FSM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw4/FSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Behavioral " "Info: Found design unit 1: FSM-Behavioral" {  } { { "hw4/FSM.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/FSM.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Info: Found entity 1: FSM" {  } { { "hw4/FSM.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/FSM.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw4/multdiv.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw4/multdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multdiv-structure " "Info: Found design unit 1: multdiv-structure" {  } { { "hw4/multdiv.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/multdiv.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multdiv " "Info: Found entity 1: multdiv" {  } { { "hw4/multdiv.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/multdiv.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw4/negate_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw4/negate_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 negate_16-structure " "Info: Found design unit 1: negate_16-structure" {  } { { "hw4/negate_16.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/negate_16.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 negate_16 " "Info: Found entity 1: negate_16" {  } { { "hw4/negate_16.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/negate_16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw4/or_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw4/or_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_16-structure " "Info: Found design unit 1: or_16-structure" {  } { { "hw4/or_16.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/or_16.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 or_16 " "Info: Found entity 1: or_16" {  } { { "hw4/or_16.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/or_16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw4/reg_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw4/reg_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_16-structure " "Info: Found design unit 1: reg_16-structure" {  } { { "hw4/reg_16.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/reg_16.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Info: Found entity 1: reg_16" {  } { { "hw4/reg_16.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/reg_16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-Structure " "Info: Found design unit 1: processor-Structure" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Info: Found entity 1: processor" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file imem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-SYN " "Info: Found design unit 1: imem-SYN" {  } { { "imem.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/imem.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 imem " "Info: Found entity 1: imem" {  } { { "imem.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/imem.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-SYN " "Info: Found design unit 1: dmem-SYN" {  } { { "dmem.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/dmem.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Info: Found entity 1: dmem" {  } { { "dmem.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/dmem.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-structure " "Info: Found design unit 1: pc-structure" {  } { { "pc.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/pc.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/pc.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_one.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_one-structure " "Info: Found design unit 1: add_one-structure" {  } { { "add_one.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/add_one.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 add_one " "Info: Found entity 1: add_one" {  } { { "add_one.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/add_one.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw4/reg_32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw4/reg_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_32-structure " "Info: Found design unit 1: reg_32-structure" {  } { { "hw4/reg_32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/reg_32.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_32 " "Info: Found entity 1: reg_32" {  } { { "hw4/reg_32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/reg_32.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sx_17to32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sx_17to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sx_17to32-Structure " "Info: Found design unit 1: sx_17to32-Structure" {  } { { "sx_17to32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/sx_17to32.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sx_17to32 " "Info: Found entity 1: sx_17to32" {  } { { "sx_17to32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/sx_17to32.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file onebitfulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onebitfulladder-structure " "Info: Found design unit 1: onebitfulladder-structure" {  } { { "onebitfulladder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/onebitfulladder.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 onebitfulladder " "Info: Found entity 1: onebitfulladder" {  } { { "onebitfulladder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/onebitfulladder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_inputs_adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file three_inputs_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 three_inputs_adder-structure " "Info: Found design unit 1: three_inputs_adder-structure" {  } { { "three_inputs_adder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/three_inputs_adder.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 three_inputs_adder " "Info: Found entity 1: three_inputs_adder" {  } { { "three_inputs_adder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/three_inputs_adder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_eq.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addr_eq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_eq-Structure " "Info: Found design unit 1: addr_eq-Structure" {  } { { "addr_eq.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/addr_eq.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 addr_eq " "Info: Found entity 1: addr_eq" {  } { { "addr_eq.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/addr_eq.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count-Behavioral " "Info: Found design unit 1: count-Behavioral" {  } { { "count.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/count.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 count " "Info: Found entity 1: count" {  } { { "count.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/count.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_d.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file processor_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor_d-Structure " "Info: Found design unit 1: processor_d-Structure" {  } { { "processor_d.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor_d.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 processor_d " "Info: Found entity 1: processor_d" {  } { { "processor_d.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor_d.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pc_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_reg-structure " "Info: Found design unit 1: pc_reg-structure" {  } { { "pc_reg.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/pc_reg.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Info: Found entity 1: pc_reg" {  } { { "pc_reg.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/pc_reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file comparator_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_32-structure " "Info: Found design unit 1: comparator_32-structure" {  } { { "comparator_32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/comparator_32.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comparator_32 " "Info: Found entity 1: comparator_32" {  } { { "comparator_32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/comparator_32.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_ctrl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file input_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_ctrl-behavioral " "Info: Found design unit 1: input_ctrl-behavioral" {  } { { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/input_ctrl.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 input_ctrl " "Info: Found entity 1: input_ctrl" {  } { { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/input_ctrl.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_ctrl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file led_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_ctrl-Structure " "Info: Found design unit 1: led_ctrl-Structure" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 led_ctrl " "Info: Found entity 1: led_ctrl" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_6-Structure " "Info: Found design unit 1: decoder_6-Structure" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder_6 " "Info: Found entity 1: decoder_6" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_test.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file led_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_test-Structure " "Info: Found design unit 1: led_test-Structure" {  } { { "led_test.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_test.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 led_test " "Info: Found entity 1: led_test" {  } { { "led_test.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_test.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "preset.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file preset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 preset-Behavioral " "Info: Found design unit 1: preset-Behavioral" {  } { { "preset.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/preset.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 preset " "Info: Found entity 1: preset" {  } { { "preset.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/preset.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assert_signal.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file assert_signal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 assert_signal-Behavioral " "Info: Found design unit 1: assert_signal-Behavioral" {  } { { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/assert_signal.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 assert_signal " "Info: Found entity 1: assert_signal" {  } { { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/assert_signal.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_falling_clock.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file set_falling_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_falling_clock-Behavioral " "Info: Found design unit 1: set_falling_clock-Behavioral" {  } { { "set_falling_clock.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/set_falling_clock.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 set_falling_clock " "Info: Found entity 1: set_falling_clock" {  } { { "set_falling_clock.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/set_falling_clock.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Info: Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32 reg_32:IRlatch_FD " "Info: Elaborating entity \"reg_32\" for hierarchy \"reg_32:IRlatch_FD\"" {  } { { "processor.vhd" "IRlatch_FD" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 283 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop reg_32:IRlatch_FD\|dflipflop:\\G1:31:d " "Info: Elaborating entity \"dflipflop\" for hierarchy \"reg_32:IRlatch_FD\|dflipflop:\\G1:31:d\"" {  } { { "hw4/reg_32.vhd" "\\G1:31:d" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/reg_32.vhd" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_one add_one:pc_add_one " "Info: Elaborating entity \"add_one\" for hierarchy \"add_one:pc_add_one\"" {  } { { "processor.vhd" "pc_add_one" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 308 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onebitfulladder add_one:pc_add_one\|onebitfulladder:\\G1:0:adder2 " "Info: Elaborating entity \"onebitfulladder\" for hierarchy \"add_one:pc_add_one\|onebitfulladder:\\G1:0:adder2\"" {  } { { "add_one.vhd" "\\G1:0:adder2" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/add_one.vhd" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc_counter " "Info: Elaborating entity \"pc\" for hierarchy \"pc:pc_counter\"" {  } { { "processor.vhd" "pc_counter" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 311 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_inputs_adder three_inputs_adder:pc_add_1_add_N " "Info: Elaborating entity \"three_inputs_adder\" for hierarchy \"three_inputs_adder:pc_add_1_add_N\"" {  } { { "processor.vhd" "pc_add_1_add_N" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 334 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onebitadder three_inputs_adder:pc_add_1_add_N\|onebitadder:\\IFF2:31:IFF3:31:G1:G3:halfadder1 " "Info: Elaborating entity \"onebitadder\" for hierarchy \"three_inputs_adder:pc_add_1_add_N\|onebitadder:\\IFF2:31:IFF3:31:G1:G3:halfadder1\"" {  } { { "three_inputs_adder.vhd" "\\IFF2:31:IFF3:31:G1:G3:halfadder1" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/three_inputs_adder.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_ctrl input_ctrl:input_control " "Info: Elaborating entity \"input_ctrl\" for hierarchy \"input_ctrl:input_control\"" {  } { { "processor.vhd" "input_control" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 337 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_6 decoder_6:decode " "Info: Elaborating entity \"decoder_6\" for hierarchy \"decoder_6:decode\"" {  } { { "processor.vhd" "decode" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 338 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_ctrl led_ctrl:output_control " "Info: Elaborating entity \"led_ctrl\" for hierarchy \"led_ctrl:output_control\"" {  } { { "processor.vhd" "output_control" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 339 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assert_signal led_ctrl:output_control\|assert_signal:assert9 " "Info: Elaborating entity \"assert_signal\" for hierarchy \"led_ctrl:output_control\|assert_signal:assert9\"" {  } { { "led_ctrl.vhd" "assert9" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset assert_signal.vhd(28) " "Warning (10492): VHDL Process Statement warning at assert_signal.vhd(28): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/assert_signal.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_32 comparator_32:compare " "Info: Elaborating entity \"comparator_32\" for hierarchy \"comparator_32:compare\"" {  } { { "processor.vhd" "compare" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 343 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carrysaveadder comparator_32:compare\|carrysaveadder:subtraction " "Info: Elaborating entity \"carrysaveadder\" for hierarchy \"comparator_32:compare\|carrysaveadder:subtraction\"" {  } { { "comparator_32.vhd" "subtraction" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/comparator_32.vhd" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:instr_memory " "Info: Elaborating entity \"imem\" for hierarchy \"imem:instr_memory\"" {  } { { "processor.vhd" "instr_memory" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 369 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:instr_memory\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"imem:instr_memory\|altsyncram:altsyncram_component\"" {  } { { "imem.vhd" "altsyncram_component" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/imem.vhd" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:instr_memory\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"imem:instr_memory\|altsyncram:altsyncram_component\"" {  } { { "imem.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/imem.vhd" 86 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:instr_memory\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"imem:instr_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Info: Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "imem.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/imem.vhd" 86 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7h81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7h81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7h81 " "Info: Found entity 1: altsyncram_7h81" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7h81 imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated " "Info: Elaborating entity \"altsyncram_7h81\" for hierarchy \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/program files (x86)/quartus/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:data_memory " "Info: Elaborating entity \"dmem\" for hierarchy \"dmem:data_memory\"" {  } { { "processor.vhd" "data_memory" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 370 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:data_memory\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"dmem:data_memory\|altsyncram:altsyncram_component\"" {  } { { "dmem.vhd" "altsyncram_component" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/dmem.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:data_memory\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"dmem:data_memory\|altsyncram:altsyncram_component\"" {  } { { "dmem.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/dmem.vhd" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:data_memory\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"dmem:data_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dmem.mif " "Info: Parameter \"init_file\" = \"dmem.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dmem.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/dmem.vhd" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vqc1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vqc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vqc1 " "Info: Found entity 1: altsyncram_vqc1" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vqc1 dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated " "Info: Elaborating entity \"altsyncram_vqc1\" for hierarchy \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/program files (x86)/quartus/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_unit " "Info: Elaborating entity \"alu\" for hierarchy \"alu:alu_unit\"" {  } { { "processor.vhd" "alu_unit" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 406 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_32bit alu:alu_unit\|rs_32bit:rightshift " "Info: Elaborating entity \"rs_32bit\" for hierarchy \"alu:alu_unit\|rs_32bit:rightshift\"" {  } { { "hw3/alu.vhd" "rightshift" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_16bit alu:alu_unit\|rs_32bit:rightshift\|rs_16bit:rs16 " "Info: Elaborating entity \"rs_16bit\" for hierarchy \"alu:alu_unit\|rs_32bit:rightshift\|rs_16bit:rs16\"" {  } { { "hw3/rs_32bit.vhd" "rs16" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_32bit.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_8bit alu:alu_unit\|rs_32bit:rightshift\|rs_8bit:rs8 " "Info: Elaborating entity \"rs_8bit\" for hierarchy \"alu:alu_unit\|rs_32bit:rightshift\|rs_8bit:rs8\"" {  } { { "hw3/rs_32bit.vhd" "rs8" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_32bit.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_4bit alu:alu_unit\|rs_32bit:rightshift\|rs_4bit:rs4 " "Info: Elaborating entity \"rs_4bit\" for hierarchy \"alu:alu_unit\|rs_32bit:rightshift\|rs_4bit:rs4\"" {  } { { "hw3/rs_32bit.vhd" "rs4" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_32bit.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_2bit alu:alu_unit\|rs_32bit:rightshift\|rs_2bit:rs2 " "Info: Elaborating entity \"rs_2bit\" for hierarchy \"alu:alu_unit\|rs_32bit:rightshift\|rs_2bit:rs2\"" {  } { { "hw3/rs_32bit.vhd" "rs2" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_32bit.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_1bit alu:alu_unit\|rs_32bit:rightshift\|rs_1bit:rs1 " "Info: Elaborating entity \"rs_1bit\" for hierarchy \"alu:alu_unit\|rs_32bit:rightshift\|rs_1bit:rs1\"" {  } { { "hw3/rs_32bit.vhd" "rs1" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_32bit.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_32bit alu:alu_unit\|ls_32bit:leftshift " "Info: Elaborating entity \"ls_32bit\" for hierarchy \"alu:alu_unit\|ls_32bit:leftshift\"" {  } { { "hw3/alu.vhd" "leftshift" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_16bit alu:alu_unit\|ls_32bit:leftshift\|ls_16bit:ls16 " "Info: Elaborating entity \"ls_16bit\" for hierarchy \"alu:alu_unit\|ls_32bit:leftshift\|ls_16bit:ls16\"" {  } { { "hw3/ls_32bit.vhd" "ls16" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_32bit.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_8bit alu:alu_unit\|ls_32bit:leftshift\|ls_8bit:ls8 " "Info: Elaborating entity \"ls_8bit\" for hierarchy \"alu:alu_unit\|ls_32bit:leftshift\|ls_8bit:ls8\"" {  } { { "hw3/ls_32bit.vhd" "ls8" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_32bit.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_4bit alu:alu_unit\|ls_32bit:leftshift\|ls_4bit:ls4 " "Info: Elaborating entity \"ls_4bit\" for hierarchy \"alu:alu_unit\|ls_32bit:leftshift\|ls_4bit:ls4\"" {  } { { "hw3/ls_32bit.vhd" "ls4" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_32bit.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_2bit alu:alu_unit\|ls_32bit:leftshift\|ls_2bit:ls2 " "Info: Elaborating entity \"ls_2bit\" for hierarchy \"alu:alu_unit\|ls_32bit:leftshift\|ls_2bit:ls2\"" {  } { { "hw3/ls_32bit.vhd" "ls2" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_32bit.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_1bit alu:alu_unit\|ls_32bit:leftshift\|ls_1bit:ls1 " "Info: Elaborating entity \"ls_1bit\" for hierarchy \"alu:alu_unit\|ls_32bit:leftshift\|ls_1bit:ls1\"" {  } { { "hw3/ls_32bit.vhd" "ls1" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_32bit.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwiseor alu:alu_unit\|bitwiseor:op_or " "Info: Elaborating entity \"bitwiseor\" for hierarchy \"alu:alu_unit\|bitwiseor:op_or\"" {  } { { "hw3/alu.vhd" "op_or" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwiseand alu:alu_unit\|bitwiseand:op_and " "Info: Elaborating entity \"bitwiseand\" for hierarchy \"alu:alu_unit\|bitwiseand:op_and\"" {  } { { "hw3/alu.vhd" "op_and" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate alu:alu_unit\|tristate:control1 " "Info: Elaborating entity \"tristate\" for hierarchy \"alu:alu_unit\|tristate:control1\"" {  } { { "hw3/alu.vhd" "control1" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:register_file " "Info: Elaborating entity \"regfile\" for hierarchy \"regfile:register_file\"" {  } { { "processor.vhd" "register_file" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 409 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5to32 regfile:register_file\|decoder5to32:write_decoder " "Info: Elaborating entity \"decoder5to32\" for hierarchy \"regfile:register_file\|decoder5to32:write_decoder\"" {  } { { "regfile/regfile.vhd" "write_decoder" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2to4 regfile:register_file\|decoder5to32:write_decoder\|decoder2to4:Dec_left " "Info: Elaborating entity \"decoder2to4\" for hierarchy \"regfile:register_file\|decoder5to32:write_decoder\|decoder2to4:Dec_left\"" {  } { { "regfile/decoder5to32.vhd" "Dec_left" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/decoder5to32.vhd" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3To8 regfile:register_file\|decoder5to32:write_decoder\|decoder3To8:\\G1:0:Dec_ri " "Info: Elaborating entity \"decoder3To8\" for hierarchy \"regfile:register_file\|decoder5to32:write_decoder\|decoder3To8:\\G1:0:Dec_ri\"" {  } { { "regfile/decoder5to32.vhd" "\\G1:0:Dec_ri" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/decoder5to32.vhd" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg regfile:register_file\|reg:\\IFF:1:G2:regcomp " "Info: Elaborating entity \"reg\" for hierarchy \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\"" {  } { { "regfile/regfile.vhd" "\\IFF:1:G2:regcomp" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sx_17to32 sx_17to32:sign_extension_dx " "Info: Elaborating entity \"sx_17to32\" for hierarchy \"sx_17to32:sign_extension_dx\"" {  } { { "processor.vhd" "sign_extension_dx" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 419 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_eq addr_eq:rsDX_eq_rdXM " "Info: Elaborating entity \"addr_eq\" for hierarchy \"addr_eq:rsDX_eq_rdXM\"" {  } { { "processor.vhd" "rsDX_eq_rdXM" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 424 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[31\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[31\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[30\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[30\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[29\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[29\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[28\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[28\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[27\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[27\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[26\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[26\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[25\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[25\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[24\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[24\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[23\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[23\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[22\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[22\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[21\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[21\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[20\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[20\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[19\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[19\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[18\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[18\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[17\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[17\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[16\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[16\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[15\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[15\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[14\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[14\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[13\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[13\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[12\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[12\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[11\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[11\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[10\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[10\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[9\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[9\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[8\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[8\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[7\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[7\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[6\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[6\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[5\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[5\]\" into a selector" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[4\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[4\]\" into a selector" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[3\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[3\]\" into a selector" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[2\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[2\]\" into a selector" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[1\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[1\]\" into a selector" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[0\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[0\]\" into a selector" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[31\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[31\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[30\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[30\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[29\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[29\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[28\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[28\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[27\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[27\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[26\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[26\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[25\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[25\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[24\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[24\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[23\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[23\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[22\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[22\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[21\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[21\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[20\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[20\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[19\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[19\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[18\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[18\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[17\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[17\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[16\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[16\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[15\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[15\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[14\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[14\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[13\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[13\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[12\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[12\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[11\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[11\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[10\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[10\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[9\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[9\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[8\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[8\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[7\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[7\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[6\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[6\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[5\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[5\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[4\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[4\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[3\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[3\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[2\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[2\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[1\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[1\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[0\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[0\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[31\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[31\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[30\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[30\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[29\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[29\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[28\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[28\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[27\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[27\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[26\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[26\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[25\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[25\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[24\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[24\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[23\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[23\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[22\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[22\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[21\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[21\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[20\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[20\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[19\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[19\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[18\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[18\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[17\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[17\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[16\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[16\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[15\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[15\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[14\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[14\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[13\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[13\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[12\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[12\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[11\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[11\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[10\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[10\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[9\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[9\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[8\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[8\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[7\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[7\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[6\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[6\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[5\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[5\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[4\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[4\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[3\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[3\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[2\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[2\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[1\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[1\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[0\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[0\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regfile:register_file\|data_readRegA\[5\]~synth " "Warning: Found clock multiplexer regfile:register_file\|data_readRegA\[5\]~synth" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regfile:register_file\|data_readRegA\[4\]~synth " "Warning: Found clock multiplexer regfile:register_file\|data_readRegA\[4\]~synth" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regfile:register_file\|data_readRegA\[3\]~synth " "Warning: Found clock multiplexer regfile:register_file\|data_readRegA\[3\]~synth" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regfile:register_file\|data_readRegA\[2\]~synth " "Warning: Found clock multiplexer regfile:register_file\|data_readRegA\[2\]~synth" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regfile:register_file\|data_readRegA\[1\]~synth " "Warning: Found clock multiplexer regfile:register_file\|data_readRegA\[1\]~synth" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regfile:register_file\|data_readRegA\[0\]~synth " "Warning: Found clock multiplexer regfile:register_file\|data_readRegA\[0\]~synth" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "led_ctrl:output_control\|led_c2~synth " "Warning: Found clock multiplexer led_ctrl:output_control\|led_c2~synth" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 42 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "led_ctrl:output_control\|led_c3~synth " "Warning: Found clock multiplexer led_ctrl:output_control\|led_c3~synth" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 43 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "led_ctrl:output_control\|led_r5~synth " "Warning: Found clock multiplexer led_ctrl:output_control\|led_r5~synth" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 37 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "led_ctrl:output_control\|led_c5~synth " "Warning: Found clock multiplexer led_ctrl:output_control\|led_c5~synth" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 45 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "led_ctrl:output_control\|led_r7~synth " "Warning: Found clock multiplexer led_ctrl:output_control\|led_r7~synth" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 39 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "led_ctrl:output_control\|led_r3~synth " "Warning: Found clock multiplexer led_ctrl:output_control\|led_r3~synth" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 35 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "led_ctrl:output_control\|led_r1~synth " "Warning: Found clock multiplexer led_ctrl:output_control\|led_r1~synth" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 33 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "led_ctrl:output_control\|led_c4~synth " "Warning: Found clock multiplexer led_ctrl:output_control\|led_c4~synth" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 44 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "led_ctrl:output_control\|led_c1~synth " "Warning: Found clock multiplexer led_ctrl:output_control\|led_c1~synth" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 41 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "led_ctrl:output_control\|comb~synth " "Warning: Found clock multiplexer led_ctrl:output_control\|comb~synth" {  } {  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/assert_signal.vhd" 10 -1 0 } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/input_ctrl.vhd" 14 -1 0 } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/input_ctrl.vhd" 13 -1 0 } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/input_ctrl.vhd" 12 -1 0 } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/input_ctrl.vhd" 11 -1 0 } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "input_ctrl:input_control\|check\[0\] High " "Critical Warning: Register input_ctrl:input_control\|check\[0\] will power up to High" {  } { { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/input_ctrl.vhd" 36 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5281 " "Info: Implemented 5281 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Info: Implemented 46 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "5165 " "Info: Implemented 5165 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Info: Implemented 64 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "277 " "Info: Peak virtual memory: 277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 30 22:48:11 2013 " "Info: Processing ended: Sat Nov 30 22:48:11 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Info: Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Info: Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
