# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CLOCK_FWD.ip_user_files/bd/test/sim/test.vhd" \
"../../../../CLOCK_FWD.srcs/sources_1/bd/test/hdl/test_wrapper.vhd" \
"../../../../CLOCK_FWD.srcs/sim_1/new/test_tb.vhd" \

# Do not sort compile order
nosort
