#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fbff6c0bfa0 .scope module, "first_stage_quadrant_top_tb" "first_stage_quadrant_top_tb" 2 1;
 .timescale 0 0;
o0x10c852ea8 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0x7fbff6c232a0_0 .net "b_element_address", 8 0, o0x10c852ea8;  0 drivers
o0x10c852ed8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbff6c23370_0 .net "b_element_requested", 0 0, o0x10c852ed8;  0 drivers
v0x7fbff6c23400_0 .var "clear", 0 0;
v0x7fbff6c23490_0 .var "clock", 0 0;
v0x7fbff6c23520_0 .var "en", 0 0;
o0x10c852f08 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0x7fbff6c235f0_0 .net "input_address", 11 0, o0x10c852f08;  0 drivers
o0x10c852f38 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbff6c23680_0 .net "input_address_ready", 0 0, o0x10c852f38;  0 drivers
v0x7fbff6c23730_0 .var "quadrant", 1 0;
S_0x7fbff6c0b8e0 .scope module, "DUT" "first_stage_quadrant_top" 2 11, 3 1 0, S_0x7fbff6c0bfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 2 "quadrant"
    .port_info 4 /INPUT 16 "b_element"
    .port_info 5 /OUTPUT 9 "b_element_address"
    .port_info 6 /OUTPUT 1 "b_element_requested"
    .port_info 7 /OUTPUT 12 "input_address"
    .port_info 8 /OUTPUT 1 "input_address_ready"
o0x10c852e78 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fbff6c22530_0 .net "b_element", 15 0, o0x10c852e78;  0 drivers
v0x7fbff6c225d0_0 .net "b_element_address", 8 0, o0x10c852ea8;  alias, 0 drivers
v0x7fbff6c22670_0 .net "b_element_requested", 0 0, o0x10c852ed8;  alias, 0 drivers
v0x7fbff6c22700_0 .net "clear", 0 0, v0x7fbff6c23400_0;  1 drivers
v0x7fbff6c22810_0 .net "clock", 0 0, v0x7fbff6c23490_0;  1 drivers
v0x7fbff6c22920_0 .net "column_index", 3 0, v0x7fbff6c20370_0;  1 drivers
v0x7fbff6c229d0_0 .net "element_index", 3 0, v0x7fbff6c1f480_0;  1 drivers
v0x7fbff6c22a60_0 .net "en", 0 0, v0x7fbff6c23520_0;  1 drivers
v0x7fbff6c22b70_0 .net "input_address", 11 0, o0x10c852f08;  alias, 0 drivers
v0x7fbff6c22c80_0 .net "input_address_ready", 0 0, o0x10c852f38;  alias, 0 drivers
v0x7fbff6c22d10_0 .net "new_layer", 0 0, L_0x7fbff6c24b10;  1 drivers
v0x7fbff6c22da0_0 .net "new_quadrant_row", 0 0, L_0x7fbff6c24180;  1 drivers
v0x7fbff6c22e30_0 .net "new_row", 0 0, L_0x7fbff6c23ce0;  1 drivers
v0x7fbff6c22ec0_0 .net "new_vector", 0 0, L_0x7fbff6c238e0;  1 drivers
v0x7fbff6c22fd0_0 .net "quadrant", 1 0, v0x7fbff6c23730_0;  1 drivers
v0x7fbff6c23060_0 .net "row_index", 3 0, v0x7fbff6c21c00_0;  1 drivers
v0x7fbff6c230f0_0 .net "vector_index", 1 0, v0x7fbff6c22400_0;  1 drivers
L_0x7fbff6c246c0 .part v0x7fbff6c23730_0, 0, 1;
L_0x7fbff6c252c0 .part v0x7fbff6c23730_0, 1, 1;
S_0x7fbff6c075a0 .scope module, "c0" "element_index_counter" 3 15, 4 1 0, S_0x7fbff6c0b8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "en"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /OUTPUT 4 "element_index"
    .port_info 4 /OUTPUT 1 "new_row"
    .port_info 5 /OUTPUT 1 "new_vector"
L_0x10c884008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fbff6c238e0 .functor XNOR 1, L_0x7fbff6c237e0, L_0x10c884008, C4<0>, C4<0>;
L_0x7fbff6c239f0 .functor OR 1, L_0x7fbff6c238e0, v0x7fbff6c23400_0, C4<0>, C4<0>;
L_0x7fbff6c23ce0 .functor OR 1, L_0x7fbff6c23a80, L_0x7fbff6c23ba0, C4<0>, C4<0>;
v0x7fbff6c08e00_0 .net *"_s1", 0 0, L_0x7fbff6c237e0;  1 drivers
v0x7fbff6c1efc0_0 .net *"_s10", 0 0, L_0x7fbff6c23a80;  1 drivers
L_0x10c884098 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x7fbff6c1f060_0 .net/2u *"_s12", 3 0, L_0x10c884098;  1 drivers
v0x7fbff6c1f100_0 .net *"_s14", 0 0, L_0x7fbff6c23ba0;  1 drivers
v0x7fbff6c1f1a0_0 .net/2u *"_s2", 0 0, L_0x10c884008;  1 drivers
L_0x10c884050 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x7fbff6c1f290_0 .net/2u *"_s8", 3 0, L_0x10c884050;  1 drivers
v0x7fbff6c1f340_0 .net "clear", 0 0, v0x7fbff6c23400_0;  alias, 1 drivers
v0x7fbff6c1f3e0_0 .net "clock", 0 0, v0x7fbff6c23490_0;  alias, 1 drivers
v0x7fbff6c1f480_0 .var "element_index", 3 0;
v0x7fbff6c1f590_0 .net "en", 0 0, v0x7fbff6c23520_0;  alias, 1 drivers
v0x7fbff6c1f630_0 .net "new_row", 0 0, L_0x7fbff6c23ce0;  alias, 1 drivers
v0x7fbff6c1f6d0_0 .net "new_vector", 0 0, L_0x7fbff6c238e0;  alias, 1 drivers
v0x7fbff6c1f770_0 .net "restart_counter", 0 0, L_0x7fbff6c239f0;  1 drivers
E_0x7fbff6c093f0 .event posedge, v0x7fbff6c1f3e0_0;
L_0x7fbff6c237e0 .part v0x7fbff6c1f480_0, 3, 1;
L_0x7fbff6c23a80 .cmp/eq 4, v0x7fbff6c1f480_0, L_0x10c884050;
L_0x7fbff6c23ba0 .cmp/eq 4, v0x7fbff6c1f480_0, L_0x10c884098;
S_0x7fbff6c1f8a0 .scope module, "c1" "column_index_counter" 3 19, 5 1 0, S_0x7fbff6c0b8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "en"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 1 "new_row"
    .port_info 4 /INPUT 1 "new_vector"
    .port_info 5 /INPUT 1 "quadrant_lsb"
    .port_info 6 /OUTPUT 4 "column_index"
    .port_info 7 /OUTPUT 1 "new_quadrant_row"
L_0x7fbff6c24090 .functor OR 1, L_0x7fbff6c23e30, L_0x7fbff6c23fb0, C4<0>, C4<0>;
L_0x7fbff6c24180 .functor AND 1, L_0x7fbff6c238e0, L_0x7fbff6c24090, C4<1>, C4<1>;
L_0x7fbff6c243b0 .functor OR 1, L_0x7fbff6c24180, v0x7fbff6c23400_0, C4<0>, C4<0>;
L_0x7fbff6c244c0 .functor NOT 1, L_0x7fbff6c238e0, C4<0>, C4<0>, C4<0>;
L_0x7fbff6c24630 .functor AND 1, L_0x7fbff6c23ce0, L_0x7fbff6c244c0, C4<1>, C4<1>;
L_0x10c8840e0 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x7fbff6c1fb50_0 .net/2u *"_s0", 3 0, L_0x10c8840e0;  1 drivers
L_0x10c884170 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x7fbff6c1fbe0_0 .net/2u *"_s12", 3 0, L_0x10c884170;  1 drivers
L_0x10c8841b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fbff6c1fc70_0 .net/2u *"_s14", 3 0, L_0x10c8841b8;  1 drivers
v0x7fbff6c1fd10_0 .net *"_s2", 0 0, L_0x7fbff6c23e30;  1 drivers
v0x7fbff6c1fdb0_0 .net *"_s20", 0 0, L_0x7fbff6c244c0;  1 drivers
L_0x10c884128 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x7fbff6c1fea0_0 .net/2u *"_s4", 3 0, L_0x10c884128;  1 drivers
v0x7fbff6c1ff50_0 .net *"_s6", 0 0, L_0x7fbff6c23fb0;  1 drivers
v0x7fbff6c1fff0_0 .net *"_s8", 0 0, L_0x7fbff6c24090;  1 drivers
v0x7fbff6c20090_0 .net "base_column_index", 3 0, L_0x7fbff6c24230;  1 drivers
v0x7fbff6c201a0_0 .net "clear", 0 0, v0x7fbff6c23400_0;  alias, 1 drivers
v0x7fbff6c20250_0 .net "clear_counter", 0 0, L_0x7fbff6c243b0;  1 drivers
v0x7fbff6c202e0_0 .net "clock", 0 0, v0x7fbff6c23490_0;  alias, 1 drivers
v0x7fbff6c20370_0 .var "column_index", 3 0;
v0x7fbff6c20400_0 .net "en", 0 0, v0x7fbff6c23520_0;  alias, 1 drivers
v0x7fbff6c204b0_0 .net "new_quadrant_row", 0 0, L_0x7fbff6c24180;  alias, 1 drivers
v0x7fbff6c20540_0 .net "new_row", 0 0, L_0x7fbff6c23ce0;  alias, 1 drivers
v0x7fbff6c205f0_0 .net "new_vector", 0 0, L_0x7fbff6c238e0;  alias, 1 drivers
v0x7fbff6c207a0_0 .net "quadrant_lsb", 0 0, L_0x7fbff6c246c0;  1 drivers
v0x7fbff6c20830_0 .net "restart_counter", 0 0, L_0x7fbff6c24630;  1 drivers
L_0x7fbff6c23e30 .cmp/eq 4, v0x7fbff6c20370_0, L_0x10c8840e0;
L_0x7fbff6c23fb0 .cmp/eq 4, v0x7fbff6c20370_0, L_0x10c884128;
L_0x7fbff6c24230 .functor MUXZ 4, L_0x10c8841b8, L_0x10c884170, L_0x7fbff6c246c0, C4<>;
S_0x7fbff6c208f0 .scope module, "c2" "row_index_counter" 3 23, 6 1 0, S_0x7fbff6c0b8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "en"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 1 "new_row"
    .port_info 4 /INPUT 1 "new_vector"
    .port_info 5 /INPUT 1 "new_quadrant_row"
    .port_info 6 /INPUT 1 "quadrant_msb"
    .port_info 7 /OUTPUT 4 "row_index"
    .port_info 8 /OUTPUT 1 "new_layer"
L_0x7fbff6c24a20 .functor OR 1, L_0x7fbff6c247e0, L_0x7fbff6c24980, C4<0>, C4<0>;
L_0x7fbff6c24b10 .functor AND 1, L_0x7fbff6c24180, L_0x7fbff6c24a20, C4<1>, C4<1>;
L_0x7fbff6c24c00 .functor NOT 1, L_0x7fbff6c24180, C4<0>, C4<0>, C4<0>;
L_0x7fbff6c24c70 .functor AND 1, L_0x7fbff6c238e0, L_0x7fbff6c24c00, C4<1>, C4<1>;
L_0x7fbff6c24d20 .functor OR 1, v0x7fbff6c23400_0, L_0x7fbff6c24b10, C4<0>, C4<0>;
L_0x7fbff6c25160 .functor OR 1, L_0x7fbff6c23ce0, L_0x7fbff6c24180, C4<0>, C4<0>;
L_0x7fbff6c251d0 .functor AND 1, L_0x7fbff6c25160, v0x7fbff6c23520_0, C4<1>, C4<1>;
L_0x10c884200 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x7fbff6c20bf0_0 .net/2u *"_s0", 3 0, L_0x10c884200;  1 drivers
v0x7fbff6c20c80_0 .net *"_s12", 0 0, L_0x7fbff6c24c00;  1 drivers
L_0x10c884290 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x7fbff6c20d10_0 .net/2u *"_s18", 3 0, L_0x10c884290;  1 drivers
v0x7fbff6c20dd0_0 .net *"_s2", 0 0, L_0x7fbff6c247e0;  1 drivers
L_0x10c8842d8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fbff6c20e70_0 .net/2u *"_s20", 3 0, L_0x10c8842d8;  1 drivers
L_0x10c884320 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x7fbff6c20f60_0 .net/2u *"_s24", 3 0, L_0x10c884320;  1 drivers
v0x7fbff6c21010_0 .net *"_s28", 0 0, L_0x7fbff6c25160;  1 drivers
L_0x10c884248 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x7fbff6c210b0_0 .net/2u *"_s4", 3 0, L_0x10c884248;  1 drivers
v0x7fbff6c21160_0 .net *"_s6", 0 0, L_0x7fbff6c24980;  1 drivers
v0x7fbff6c21270_0 .net *"_s8", 0 0, L_0x7fbff6c24a20;  1 drivers
v0x7fbff6c21300_0 .net "base_row_index", 3 0, L_0x7fbff6c24ec0;  1 drivers
v0x7fbff6c213b0_0 .net "clear", 0 0, v0x7fbff6c23400_0;  alias, 1 drivers
v0x7fbff6c21440_0 .net "clear_counter", 0 0, L_0x7fbff6c24d20;  1 drivers
v0x7fbff6c214e0_0 .net "clock", 0 0, v0x7fbff6c23490_0;  alias, 1 drivers
v0x7fbff6c215b0_0 .net "en", 0 0, v0x7fbff6c23520_0;  alias, 1 drivers
v0x7fbff6c21680_0 .net "increment_row", 0 0, L_0x7fbff6c251d0;  1 drivers
v0x7fbff6c21710_0 .net "new_layer", 0 0, L_0x7fbff6c24b10;  alias, 1 drivers
v0x7fbff6c218a0_0 .net "new_quadrant_row", 0 0, L_0x7fbff6c24180;  alias, 1 drivers
v0x7fbff6c21930_0 .net "new_row", 0 0, L_0x7fbff6c23ce0;  alias, 1 drivers
v0x7fbff6c219c0_0 .net "new_vector", 0 0, L_0x7fbff6c238e0;  alias, 1 drivers
v0x7fbff6c21a50_0 .net "quadrant_msb", 0 0, L_0x7fbff6c252c0;  1 drivers
v0x7fbff6c21ae0_0 .net "restart_counter", 0 0, L_0x7fbff6c24c70;  1 drivers
v0x7fbff6c21b70_0 .net "restarted_row_index", 3 0, L_0x7fbff6c24fe0;  1 drivers
v0x7fbff6c21c00_0 .var "row_index", 3 0;
L_0x7fbff6c247e0 .cmp/eq 4, v0x7fbff6c21c00_0, L_0x10c884200;
L_0x7fbff6c24980 .cmp/eq 4, v0x7fbff6c21c00_0, L_0x10c884248;
L_0x7fbff6c24ec0 .functor MUXZ 4, L_0x10c8842d8, L_0x10c884290, L_0x7fbff6c252c0, C4<>;
L_0x7fbff6c24fe0 .arith/sub 4, v0x7fbff6c21c00_0, L_0x10c884320;
S_0x7fbff6c21d80 .scope module, "c3" "vector_index_counter" 3 26, 7 1 0, S_0x7fbff6c0b8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "en"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 1 "clear"
    .port_info 3 /INPUT 1 "new_vector"
    .port_info 4 /OUTPUT 2 "vector_index"
L_0x7fbff6c254c0 .functor OR 1, v0x7fbff6c23400_0, L_0x7fbff6c253a0, C4<0>, C4<0>;
L_0x10c884368 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7fbff6c21f90_0 .net/2u *"_s0", 1 0, L_0x10c884368;  1 drivers
v0x7fbff6c22030_0 .net *"_s2", 0 0, L_0x7fbff6c253a0;  1 drivers
v0x7fbff6c220d0_0 .net "clear", 0 0, v0x7fbff6c23400_0;  alias, 1 drivers
v0x7fbff6c22180_0 .net "clock", 0 0, v0x7fbff6c23490_0;  alias, 1 drivers
v0x7fbff6c22210_0 .net "en", 0 0, v0x7fbff6c23520_0;  alias, 1 drivers
v0x7fbff6c222e0_0 .net "new_vector", 0 0, L_0x7fbff6c238e0;  alias, 1 drivers
v0x7fbff6c22370_0 .net "restart_counter", 0 0, L_0x7fbff6c254c0;  1 drivers
v0x7fbff6c22400_0 .var "vector_index", 1 0;
L_0x7fbff6c253a0 .cmp/eq 2, v0x7fbff6c22400_0, L_0x10c884368;
    .scope S_0x7fbff6c075a0;
T_0 ;
    %wait E_0x7fbff6c093f0;
    %load/vec4 v0x7fbff6c1f590_0;
    %load/vec4 v0x7fbff6c1f770_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x7fbff6c1f480_0;
    %assign/vec4 v0x7fbff6c1f480_0, 0;
    %jmp T_0.4;
T_0.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fbff6c1f480_0, 0;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x7fbff6c1f480_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fbff6c1f480_0, 0;
    %jmp T_0.4;
T_0.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fbff6c1f480_0, 0;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fbff6c1f8a0;
T_1 ;
    %wait E_0x7fbff6c093f0;
    %load/vec4 v0x7fbff6c20250_0;
    %load/vec4 v0x7fbff6c20830_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbff6c20400_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 3, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %load/vec4 v0x7fbff6c20090_0;
    %assign/vec4 v0x7fbff6c20370_0, 0;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v0x7fbff6c20370_0;
    %assign/vec4 v0x7fbff6c20370_0, 0;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v0x7fbff6c20370_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fbff6c20370_0, 0;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x7fbff6c20370_0;
    %assign/vec4 v0x7fbff6c20370_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x7fbff6c20370_0;
    %subi 2, 0, 4;
    %assign/vec4 v0x7fbff6c20370_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x7fbff6c20090_0;
    %assign/vec4 v0x7fbff6c20370_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fbff6c208f0;
T_2 ;
    %wait E_0x7fbff6c093f0;
    %load/vec4 v0x7fbff6c21440_0;
    %load/vec4 v0x7fbff6c21ae0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbff6c21680_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %load/vec4 v0x7fbff6c21300_0;
    %assign/vec4 v0x7fbff6c21c00_0, 0;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v0x7fbff6c21c00_0;
    %assign/vec4 v0x7fbff6c21c00_0, 0;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0x7fbff6c21c00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fbff6c21c00_0, 0;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0x7fbff6c21b70_0;
    %assign/vec4 v0x7fbff6c21c00_0, 0;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0x7fbff6c21b70_0;
    %assign/vec4 v0x7fbff6c21c00_0, 0;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0x7fbff6c21300_0;
    %assign/vec4 v0x7fbff6c21c00_0, 0;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0x7fbff6c21300_0;
    %assign/vec4 v0x7fbff6c21c00_0, 0;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0x7fbff6c21300_0;
    %assign/vec4 v0x7fbff6c21c00_0, 0;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0x7fbff6c21300_0;
    %assign/vec4 v0x7fbff6c21c00_0, 0;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fbff6c21d80;
T_3 ;
    %wait E_0x7fbff6c093f0;
    %load/vec4 v0x7fbff6c22370_0;
    %load/vec4 v0x7fbff6c222e0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 1, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v0x7fbff6c22400_0;
    %assign/vec4 v0x7fbff6c22400_0, 0;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v0x7fbff6c22400_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x7fbff6c22400_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fbff6c22400_0, 0;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fbff6c0bfa0;
T_4 ;
    %vpi_call 2 14 "$monitor", "clock: %b\011clear: %b\011en: %b\011element counter: %h\011row: %h\011column: %h", v0x7fbff6c23490_0, v0x7fbff6c23400_0, v0x7fbff6c23520_0, v0x7fbff6c229d0_0, v0x7fbff6c23060_0, v0x7fbff6c22920_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbff6c23490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbff6c23400_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fbff6c23730_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbff6c23520_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbff6c23400_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbff6c23400_0, 0, 1;
    %delay 45, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbff6c23520_0, 0, 1;
    %delay 1440, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fbff6c0bfa0;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x7fbff6c23490_0;
    %inv;
    %store/vec4 v0x7fbff6c23490_0, 0, 1;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "first_stage_quadrant_top_tb.v";
    "first_stage_quadrant_top.v";
    "element_index_counter.v";
    "column_index_counter.v";
    "row_index_counter.v";
    "vector_index_counter.v";
