module test2 ()





module counter(clk, rst, en, count, segment);
input clk, rst;
input en;
output reg [3:0] count;
reg [25:0] altcount;
output [6:0] segment;
Display Lab8Dis (count[3], count[2], count[1], count[0], segment[0], segment[1], segment[2], segment[3], segment[4], segment[5], segment[6]);


always@(posedge clk or negedge rst)
	begin
		if (rst == 1'b0)
			begin
				count <= 4'd0;
				altcount <= 4'd0;
			end
		else if (en == 1'b1)
			begin
				count <= 4'd0;
				altcount <= 4'd0;
			end

		else
			begin
				altcount <= altcount + 26'd1;
				if (altcount == 26'd50_000_000)
					begin
						count = count + 4'd1;
					end

			end
end
endmodule 