$date
	Sun Oct 23 09:57:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#393025
b1110 !
1"
#393026
b1110 &
b1110 %
1$
#393027
0"
#393030
b111 &
b111 %
#393034
b10110 &
b10110 %
#393038
b1011 &
b1011 %
#393042
b100010 &
b100010 %
#393046
b10001 &
b10001 %
#393050
b110100 &
b110100 %
#393054
b11010 &
b11010 %
#393058
b1101 &
b1101 %
#393062
b101000 &
b101000 %
#393066
b10100 &
b10100 %
#393070
b1010 &
b1010 %
#393074
b101 &
b101 %
#393078
b10000 &
b10000 %
#393082
b1000 &
b1000 %
#393086
b100 &
b100 %
#393090
b10 &
b10 %
#393094
b1 &
1#
b1 %
#393098
b0 &
b0 %
0#
0$
#1384101
b10 !
1"
#1384102
b10 &
b10 %
1$
#1384103
0"
#1384106
b1 &
b1 %
1#
#1384110
b0 &
0#
b0 %
0$
#2365063
b11 !
1"
#2365066
b11 &
b11 %
1$
#2365067
0"
#2365070
b1010 &
b1010 %
#2365074
b101 &
b101 %
#2365078
b10000 &
b10000 %
#2365082
b1000 &
b1000 %
#2365086
b100 &
b100 %
#2365090
b10 &
b10 %
#2365094
b1 &
1#
b1 %
#2365098
b0 &
b0 %
0#
0$
#4500012
