Timing Analyzer report for R32V2020
Tue Jun 11 20:12:07 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'i_CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'i_CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'i_CLOCK_50'
 20. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Removal: 'i_CLOCK_50'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Metastability Summary
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'i_CLOCK_50'
 31. Slow 1200mV 0C Model Setup: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 33. Slow 1200mV 0C Model Hold: 'i_CLOCK_50'
 34. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Hold: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Recovery: 'i_CLOCK_50'
 37. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Removal: 'i_CLOCK_50'
 39. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 40. Slow 1200mV 0C Model Metastability Summary
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Setup: 'i_CLOCK_50'
 48. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 49. Fast 1200mV 0C Model Hold: 'i_CLOCK_50'
 50. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 51. Fast 1200mV 0C Model Hold: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Recovery: 'i_CLOCK_50'
 53. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 54. Fast 1200mV 0C Model Removal: 'i_CLOCK_50'
 55. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 56. Fast 1200mV 0C Model Metastability Summary
 57. Multicorner Timing Analysis Summary
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths Summary
 70. Clock Status Summary
 71. Unconstrained Input Ports
 72. Unconstrained Output Ports
 73. Unconstrained Input Ports
 74. Unconstrained Output Ports
 75. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; R32V2020                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C6                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.53        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  28.2%      ;
;     Processor 3            ;  16.2%      ;
;     Processor 4            ;   8.9%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; ../SDC1.sdc   ; OK     ; Tue Jun 11 20:12:03 2019 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+--------------------------------------------------------------------+----------------------------------------------------------------------+
; Clock Name                                                       ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master     ; Source                                                             ; Targets                                                              ;
+------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+--------------------------------------------------------------------+----------------------------------------------------------------------+
; altera_reserved_tck                                              ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                    ; { altera_reserved_tck }                                              ;
; i_CLOCK_50                                                       ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                    ; { i_CLOCK_50 }                                                       ;
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 15.384  ; 65.0 MHz  ; 0.000 ; 7.692  ; 50.00      ; 10        ; 13          ;       ;        ;           ;            ; false    ; i_CLOCK_50 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|inclk[0] ; { Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+--------------------------------------------------------------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                    ;
+-----------+-----------------+------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                       ; Note ;
+-----------+-----------------+------------------------------------------------------------------+------+
; 53.45 MHz ; 53.45 MHz       ; i_CLOCK_50                                                       ;      ;
; 67.13 MHz ; 67.13 MHz       ; altera_reserved_tck                                              ;      ;
; 92.25 MHz ; 92.25 MHz       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                       ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                       ; 1.291  ; 0.000         ;
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 4.544  ; 0.000         ;
; altera_reserved_tck                                              ; 42.552 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                       ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; i_CLOCK_50                                                       ; 0.230 ; 0.000         ;
; altera_reserved_tck                                              ; 0.356 ; 0.000         ;
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.360 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; i_CLOCK_50          ; 18.024 ; 0.000         ;
; altera_reserved_tck ; 97.372 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; i_CLOCK_50          ; 0.901 ; 0.000         ;
; altera_reserved_tck ; 1.241 ; 0.000         ;
+---------------------+-------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                         ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 7.421  ; 0.000         ;
; i_CLOCK_50                                                       ; 9.413  ; 0.000         ;
; altera_reserved_tck                                              ; 49.471 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.291 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.382     ; 18.322     ;
; 1.291 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.382     ; 18.322     ;
; 1.375 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.066     ; 18.554     ;
; 1.416 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.380     ; 18.199     ;
; 1.419 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[27]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.390     ; 18.186     ;
; 1.428 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[28]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.383     ; 18.184     ;
; 1.430 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[4]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 18.537     ;
; 1.431 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[28] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.383     ; 18.181     ;
; 1.432 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[3]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 18.535     ;
; 1.434 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.066     ; 18.495     ;
; 1.434 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.376     ; 18.185     ;
; 1.435 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[7]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.376     ; 18.184     ;
; 1.453 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[27] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.382     ; 18.160     ;
; 1.460 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.382     ; 18.153     ;
; 1.465 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.380     ; 18.150     ;
; 1.470 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[27]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.066     ; 18.459     ;
; 1.489 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[29]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.066     ; 18.440     ;
; 1.501 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[29] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.374     ; 18.120     ;
; 1.504 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[29]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.374     ; 18.117     ;
; 1.533 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[13]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.386     ; 18.076     ;
; 1.546 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.390     ; 18.059     ;
; 1.556 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[30] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.390     ; 18.049     ;
; 1.610 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.376     ; 18.009     ;
; 1.610 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[14]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.376     ; 18.009     ;
; 1.631 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.379     ; 17.985     ;
; 1.632 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.379     ; 17.984     ;
; 1.639 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[31]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.066     ; 18.290     ;
; 1.642 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[12]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.374     ; 17.979     ;
; 1.643 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.374     ; 17.978     ;
; 1.645 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.382     ; 17.968     ;
; 1.648 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[30]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.070     ; 18.277     ;
; 1.652 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.376     ; 17.967     ;
; 1.653 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.376     ; 17.966     ;
; 1.657 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.382     ; 17.956     ;
; 1.669 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[28]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.070     ; 18.256     ;
; 1.678 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.376     ; 17.941     ;
; 1.678 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[7]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.376     ; 17.941     ;
; 1.680 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.379     ; 17.936     ;
; 1.683 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.379     ; 17.933     ;
; 1.700 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[11]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.375     ; 17.920     ;
; 1.700 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.375     ; 17.920     ;
; 1.710 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[11]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.376     ; 17.909     ;
; 1.710 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.376     ; 17.909     ;
; 1.718 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.381     ; 17.896     ;
; 1.718 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[13]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.374     ; 17.903     ;
; 1.718 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.374     ; 17.903     ;
; 1.726 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[27]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.070     ; 18.199     ;
; 1.741 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[31]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.390     ; 17.864     ;
; 1.741 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[31] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.390     ; 17.864     ;
; 1.750 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[29]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.070     ; 18.175     ;
; 1.772 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[12]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.373     ; 17.850     ;
; 1.782 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.382     ; 17.831     ;
; 1.804 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.375     ; 17.816     ;
; 1.804 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.375     ; 17.816     ;
; 1.856 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.005     ; 18.134     ;
; 1.857 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.377     ; 17.761     ;
; 1.880 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[10]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.375     ; 17.740     ;
; 1.880 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[10]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.375     ; 17.740     ;
; 1.907 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.066     ; 18.022     ;
; 1.929 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[25] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.374     ; 17.692     ;
; 1.930 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[25]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.374     ; 17.691     ;
; 1.932 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[31]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.070     ; 17.993     ;
; 1.944 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.373     ; 17.678     ;
; 1.948 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.375     ; 17.672     ;
; 1.950 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.380     ; 17.665     ;
; 1.953 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[9]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.375     ; 17.667     ;
; 1.962 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[9]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.376     ; 17.657     ;
; 1.966 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.376     ; 17.653     ;
; 1.975 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.000      ; 18.020     ;
; 2.011 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.379     ; 17.605     ;
; 2.013 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.379     ; 17.603     ;
; 2.042 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.390     ; 17.563     ;
; 2.044 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[23] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.390     ; 17.561     ;
; 2.064 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.376     ; 17.555     ;
; 2.067 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[25]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.066     ; 17.862     ;
; 2.069 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.378     ; 17.548     ;
; 2.071 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[15]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.376     ; 17.548     ;
; 2.090 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[15]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.377     ; 17.528     ;
; 2.110 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[10]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.376     ; 17.509     ;
; 2.110 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[10]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.376     ; 17.509     ;
; 2.111 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.380     ; 17.504     ;
; 2.123 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[6]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.376     ; 17.496     ;
; 2.124 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.376     ; 17.495     ;
; 2.134 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[22]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.389     ; 17.472     ;
; 2.146 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.380     ; 17.469     ;
; 2.146 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[21]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.374     ; 17.475     ;
; 2.166 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[26]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.389     ; 17.440     ;
; 2.167 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[26] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.389     ; 17.439     ;
; 2.173 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[21] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.374     ; 17.448     ;
; 2.175 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[22]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.066     ; 17.754     ;
; 2.186 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[8]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.375     ; 17.434     ;
; 2.187 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[26]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.066     ; 17.742     ;
; 2.192 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.375     ; 17.428     ;
; 2.196 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.376     ; 17.423     ;
; 2.197 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[8]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.376     ; 17.422     ;
; 2.217 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[21]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.066     ; 17.712     ;
; 2.227 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[2]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.032     ; 17.736     ;
; 2.231 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[22] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.389     ; 17.375     ;
; 2.263 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[25]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.070     ; 17.662     ;
; 2.273 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[24]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.066     ; 17.656     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                 ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 4.544  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.310     ; 10.525     ;
; 5.128  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.311     ; 9.940      ;
; 5.609  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.058     ; 9.712      ;
; 5.864  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.058     ; 9.457      ;
; 5.937  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 9.377      ;
; 6.088  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 9.226      ;
; 6.527  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 8.787      ;
; 6.623  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.058     ; 8.698      ;
; 11.019 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 4.292      ;
; 11.019 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 4.292      ;
; 11.019 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 4.292      ;
; 11.019 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 4.292      ;
; 11.019 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 4.292      ;
; 11.019 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 4.292      ;
; 11.019 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 4.292      ;
; 11.019 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 4.292      ;
; 11.136 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 4.175      ;
; 11.136 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 4.175      ;
; 11.136 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 4.175      ;
; 11.136 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 4.175      ;
; 11.136 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 4.175      ;
; 11.136 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 4.175      ;
; 11.136 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 4.175      ;
; 11.136 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 4.175      ;
; 11.183 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 4.126      ;
; 11.183 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 4.126      ;
; 11.183 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 4.126      ;
; 11.183 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 4.126      ;
; 11.183 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 4.126      ;
; 11.183 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 4.126      ;
; 11.183 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 4.126      ;
; 11.183 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 4.126      ;
; 11.272 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 4.039      ;
; 11.272 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 4.039      ;
; 11.272 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 4.039      ;
; 11.272 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 4.039      ;
; 11.272 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 4.039      ;
; 11.272 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 4.039      ;
; 11.272 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 4.039      ;
; 11.272 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 4.039      ;
; 11.327 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.982      ;
; 11.327 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.982      ;
; 11.327 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.982      ;
; 11.327 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.982      ;
; 11.327 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.982      ;
; 11.327 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.982      ;
; 11.327 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.982      ;
; 11.327 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.982      ;
; 11.327 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.982      ;
; 11.327 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.982      ;
; 11.327 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.982      ;
; 11.327 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.982      ;
; 11.327 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.982      ;
; 11.327 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.982      ;
; 11.327 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.982      ;
; 11.327 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.982      ;
; 11.421 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 3.890      ;
; 11.421 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 3.890      ;
; 11.421 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 3.890      ;
; 11.421 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 3.890      ;
; 11.421 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 3.890      ;
; 11.421 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 3.890      ;
; 11.421 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 3.890      ;
; 11.421 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 3.890      ;
; 11.615 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.694      ;
; 11.615 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.694      ;
; 11.615 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.694      ;
; 11.615 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.694      ;
; 11.615 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.694      ;
; 11.615 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.694      ;
; 11.615 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.694      ;
; 11.615 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.070     ; 3.694      ;
; 11.698 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 3.618      ;
; 11.698 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 3.618      ;
; 11.698 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 3.618      ;
; 11.698 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 3.618      ;
; 11.698 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 3.618      ;
; 11.698 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 3.618      ;
; 11.698 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 3.618      ;
; 11.698 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 3.618      ;
; 11.698 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 3.618      ;
; 11.698 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 3.618      ;
; 11.815 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 3.501      ;
; 11.815 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 3.501      ;
; 11.815 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 3.501      ;
; 11.815 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 3.501      ;
; 11.815 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 3.501      ;
; 11.815 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 3.501      ;
; 11.815 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 3.501      ;
; 11.815 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 3.501      ;
; 11.815 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 3.501      ;
; 11.815 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.063     ; 3.501      ;
; 11.821 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 3.490      ;
; 11.821 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 3.490      ;
; 11.821 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 3.490      ;
; 11.821 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 3.490      ;
; 11.821 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 3.490      ;
; 11.821 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 3.490      ;
; 11.821 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 3.490      ;
; 11.821 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 3.490      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 7.658      ;
; 43.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 7.125      ;
; 43.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 7.051      ;
; 43.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 6.637      ;
; 43.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 6.598      ;
; 43.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 6.576      ;
; 43.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 6.447      ;
; 43.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 6.217      ;
; 44.075 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 6.114      ;
; 44.145 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 6.065      ;
; 44.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.218      ; 6.016      ;
; 44.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 6.003      ;
; 44.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 6.004      ;
; 44.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 5.990      ;
; 44.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 5.956      ;
; 44.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 5.940      ;
; 44.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 5.696      ;
; 44.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 5.628      ;
; 44.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 5.558      ;
; 44.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 5.581      ;
; 44.845 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 5.356      ;
; 44.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 5.212      ;
; 44.997 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 5.207      ;
; 45.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 5.188      ;
; 45.041 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 5.161      ;
; 45.073 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 5.134      ;
; 45.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 5.080      ;
; 45.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 5.002      ;
; 45.421 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 4.779      ;
; 45.504 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 4.708      ;
; 45.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 4.649      ;
; 45.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 4.560      ;
; 45.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 4.549      ;
; 45.738 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 4.472      ;
; 45.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 4.457      ;
; 45.834 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 4.371      ;
; 45.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 4.335      ;
; 45.891 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 4.321      ;
; 45.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 4.304      ;
; 46.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 3.858      ;
; 46.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 3.703      ;
; 46.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 3.596      ;
; 46.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 3.571      ;
; 46.818 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 3.370      ;
; 46.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 3.343      ;
; 47.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 3.117      ;
; 47.151 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 3.051      ;
; 47.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 3.008      ;
; 47.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 2.983      ;
; 47.226 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 2.982      ;
; 47.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 2.894      ;
; 47.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 2.833      ;
; 47.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 2.598      ;
; 47.961 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 2.249      ;
; 48.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 2.071      ;
; 94.289 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.638      ;
; 94.289 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.638      ;
; 94.289 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.638      ;
; 94.289 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.638      ;
; 94.289 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.638      ;
; 94.289 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.638      ;
; 94.289 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.638      ;
; 94.289 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.638      ;
; 94.289 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.638      ;
; 94.289 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.638      ;
; 94.289 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.638      ;
; 94.289 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.638      ;
; 94.289 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.638      ;
; 94.289 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.638      ;
; 94.293 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.634      ;
; 94.293 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.634      ;
; 94.293 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.634      ;
; 94.293 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.634      ;
; 94.293 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.634      ;
; 94.293 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.634      ;
; 94.293 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.634      ;
; 94.293 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.634      ;
; 94.293 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.634      ;
; 94.293 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.634      ;
; 94.293 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.634      ;
; 94.293 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.634      ;
; 94.293 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.634      ;
; 94.293 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.634      ;
; 94.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 5.641      ;
; 94.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 5.641      ;
; 94.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 5.641      ;
; 94.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 5.641      ;
; 94.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 5.641      ;
; 94.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 5.641      ;
; 94.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 5.641      ;
; 94.359 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.565      ;
; 94.359 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.565      ;
; 94.363 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.561      ;
; 94.363 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.561      ;
; 94.487 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.440      ;
; 94.487 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.440      ;
; 94.487 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.440      ;
; 94.487 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.440      ;
; 94.487 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.440      ;
; 94.487 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.440      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.230 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[8]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.685      ; 1.102      ;
; 0.241 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[5]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.685      ; 1.113      ;
; 0.260 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[4]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a4~porta_address_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.377      ; 0.824      ;
; 0.287 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[9]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a4~porta_address_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.377      ; 0.851      ;
; 0.289 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[6]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a4~porta_address_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.377      ; 0.853      ;
; 0.310 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[2]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.386      ; 0.883      ;
; 0.312 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[7]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a4~porta_address_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.377      ; 0.876      ;
; 0.320 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[4]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|state[4]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.434      ; 0.911      ;
; 0.321 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[0]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.386      ; 0.894      ;
; 0.321 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[6]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.386      ; 0.894      ;
; 0.322 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[7]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.386      ; 0.895      ;
; 0.323 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[5]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.386      ; 0.896      ;
; 0.324 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[5]                                                            ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|altsyncram_dn03:altsyncram1|ram_block3a2~porta_address_reg0          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.380      ; 0.891      ;
; 0.335 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[3]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.386      ; 0.908      ;
; 0.335 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[2]                                                                        ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.379      ; 0.901      ;
; 0.338 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[1]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.386      ; 0.911      ;
; 0.355 ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                                                            ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxdFiltered                                                                           ; PeripheralInterface:Peripherals|bufferedUART:UART|rxdFiltered                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[0]                                                               ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[0]                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|counterLoadable:MusicNoteCounter|sound                                                                  ; PeripheralInterface:Peripherals|counterLoadable:MusicNoteCounter|sound                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|w_kbdStatus[0]                                                                                          ; PeripheralInterface:Peripherals|w_kbdStatus[0]                                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                             ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                               ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                               ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                             ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                             ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                             ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]                                                               ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[7]                                                                           ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[7]                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[3]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[3]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[2]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[2]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[0]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[0]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[1]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[1]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[5]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[5]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; PeripheralInterface:Peripherals|w_serialClkCount[4]                                                                                     ; PeripheralInterface:Peripherals|w_serialClkCount[4]                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.580      ;
; 0.359 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.580      ;
; 0.359 ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[0]                                                  ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[0]                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.580      ;
; 0.361 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[0]                                                                        ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.379      ; 0.927      ;
; 0.363 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[5]                                                            ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|altsyncram_dn03:altsyncram1|ram_block3a0~porta_address_reg0          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.376      ; 0.926      ;
; 0.363 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[1]                                                                        ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.379      ; 0.929      ;
; 0.368 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.stopBit                                                                       ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.589      ;
; 0.371 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|sync_ffs[0]                               ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[0]                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.stopBit                                                                       ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.idle                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.591      ;
; 0.372 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|prev_ps2_code_new                                                     ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|state.new_code                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.593      ;
; 0.375 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.596      ;
; 0.376 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code_new                              ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|prev_ps2_code_new                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.597      ;
; 0.382 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[10]                                                               ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[10]                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.603      ;
; 0.383 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondScaler[5]                                                                ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondScaler[5]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.603      ;
; 0.383 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxFilter[5]                                                                           ; PeripheralInterface:Peripherals|bufferedUART:UART|rxFilter[5]                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.605      ;
; 0.384 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondScaler[3]                                                                ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.604      ;
; 0.385 ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[5]                                                                       ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[5]                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.605      ;
; 0.387 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[1]    ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.608      ;
; 0.389 ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[20]                                                 ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[20]                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.610      ;
; 0.391 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[0]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~14                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.612      ;
; 0.394 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|break                                                                 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|state.ready                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.615      ;
; 0.394 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.dataBit                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.615      ;
; 0.398 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[6]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~20                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.619      ;
; 0.398 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[5]                                                                       ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[5]                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 0.620      ;
; 0.399 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[0]   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[1]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.620      ;
; 0.399 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[6]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.620      ;
; 0.400 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[3]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~17                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.621      ;
; 0.400 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[3]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[2]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.621      ;
; 0.400 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[5]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~19                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.621      ;
; 0.400 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[5]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.621      ;
; 0.413 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[2]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[3]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.633      ;
; 0.417 ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.idle                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.dataBit                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.637      ;
; 0.474 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[7]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.685      ; 1.346      ;
; 0.477 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[5]                                                                           ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[4]                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.697      ;
; 0.477 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[6]                                                                           ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[5]                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.063      ; 0.697      ;
; 0.485 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[2]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.685      ; 1.357      ;
; 0.487 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[0]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.685      ; 1.359      ;
; 0.498 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[6]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.685      ; 1.370      ;
; 0.500 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                             ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii[2]                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.721      ;
; 0.501 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[6]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a1~porta_address_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.368      ; 1.056      ;
; 0.506 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                             ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii[0]                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.064      ; 0.727      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.356 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                         ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.580      ;
; 0.363 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.322      ; 0.872      ;
; 0.367 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|altsyncram_dn03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.321      ; 0.875      ;
; 0.367 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.322      ; 0.876      ;
; 0.368 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|altsyncram_dn03:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.322      ; 0.877      ;
; 0.369 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|altsyncram_dn03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.321      ; 0.877      ;
; 0.369 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.322      ; 0.878      ;
; 0.370 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.322      ; 0.879      ;
; 0.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.590      ;
; 0.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.590      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                                       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.592      ;
; 0.372 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                   ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|altsyncram_dn03:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.324      ; 0.883      ;
; 0.372 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                                          ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a24~portb_datain_reg0                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.320      ; 0.879      ;
; 0.372 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                                          ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a24~portb_datain_reg0                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.324      ; 0.883      ;
; 0.372 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                                 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.593      ;
; 0.372 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.324      ; 0.883      ;
; 0.372 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.322      ; 0.881      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.594      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.594      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.594      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.594      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.594      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                                                                                     ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.360 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.580      ;
; 0.381 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.601      ;
; 0.500 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.720      ;
; 0.508 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.728      ;
; 0.561 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.781      ;
; 0.566 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.786      ;
; 0.566 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.787      ;
; 0.568 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.788      ;
; 0.568 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.788      ;
; 0.569 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.789      ;
; 0.570 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.790      ;
; 0.570 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.791      ;
; 0.571 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.791      ;
; 0.571 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.791      ;
; 0.573 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.793      ;
; 0.576 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.796      ;
; 0.576 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.796      ;
; 0.578 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.798      ;
; 0.579 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.799      ;
; 0.579 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.800      ;
; 0.581 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.801      ;
; 0.581 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.802      ;
; 0.581 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.802      ;
; 0.581 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.801      ;
; 0.582 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.802      ;
; 0.584 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.805      ;
; 0.584 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.805      ;
; 0.584 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.804      ;
; 0.585 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.310      ; 1.082      ;
; 0.586 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.807      ;
; 0.586 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.807      ;
; 0.590 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.810      ;
; 0.595 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.816      ;
; 0.595 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.816      ;
; 0.602 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.310      ; 1.099      ;
; 0.605 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.310      ; 1.102      ;
; 0.623 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.310      ; 1.120      ;
; 0.626 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.310      ; 1.123      ;
; 0.631 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.310      ; 1.128      ;
; 0.642 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.862      ;
; 0.647 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 1.149      ;
; 0.672 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 1.175      ;
; 0.676 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 1.178      ;
; 0.679 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 1.182      ;
; 0.682 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 1.185      ;
; 0.690 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 1.192      ;
; 0.692 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.912      ;
; 0.696 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 1.198      ;
; 0.702 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 1.205      ;
; 0.714 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 1.216      ;
; 0.722 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 1.225      ;
; 0.736 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|hAct                                                                                 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.955      ;
; 0.771 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 1.267      ;
; 0.795 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.015      ;
; 0.836 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.056      ;
; 0.836 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.057      ;
; 0.838 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.059      ;
; 0.842 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 1.338      ;
; 0.842 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.062      ;
; 0.842 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.062      ;
; 0.844 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.065      ;
; 0.845 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 1.341      ;
; 0.845 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.065      ;
; 0.845 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.065      ;
; 0.846 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.066      ;
; 0.848 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.068      ;
; 0.851 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 1.347      ;
; 0.851 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.071      ;
; 0.853 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.074      ;
; 0.854 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.074      ;
; 0.856 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.076      ;
; 0.857 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.077      ;
; 0.858 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.079      ;
; 0.858 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.078      ;
; 0.858 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.078      ;
; 0.860 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.080      ;
; 0.860 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.081      ;
; 0.860 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.080      ;
; 0.860 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.080      ;
; 0.862 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.082      ;
; 0.863 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.083      ;
; 0.864 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.084      ;
; 0.865 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.085      ;
; 0.868 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.088      ;
; 0.868 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.089      ;
; 0.868 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.089      ;
; 0.869 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.089      ;
; 0.870 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.091      ;
; 0.870 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.090      ;
; 0.870 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.091      ;
; 0.870 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.091      ;
; 0.872 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.093      ;
; 0.874 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.095      ;
; 0.883 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.104      ;
; 0.885 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.106      ;
; 0.891 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 1.387      ;
; 0.910 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|hAct                                                                                 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.128      ;
; 0.946 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.166      ;
; 0.948 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|hAct                                                                                 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.167      ;
+-------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'i_CLOCK_50'                                                                                                                                                                    ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.024 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.085     ; 1.886      ;
; 18.024 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.085     ; 1.886      ;
; 18.024 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.085     ; 1.886      ;
; 18.024 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.085     ; 1.886      ;
; 18.024 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.085     ; 1.886      ;
; 18.024 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.085     ; 1.886      ;
; 18.024 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.085     ; 1.886      ;
; 18.024 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.085     ; 1.886      ;
; 18.024 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.085     ; 1.886      ;
; 18.024 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.085     ; 1.886      ;
; 18.240 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 1.694      ;
; 18.240 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.dataBit ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 1.694      ;
; 18.240 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.stopBit ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 1.694      ;
; 18.240 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 1.694      ;
; 18.240 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 1.694      ;
; 18.240 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 1.694      ;
; 18.240 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.061     ; 1.694      ;
; 18.245 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[3]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 1.690      ;
; 18.245 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[4]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 1.690      ;
; 18.245 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[0]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 1.690      ;
; 18.245 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[1]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 1.690      ;
; 18.245 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[2]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 1.690      ;
; 18.245 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[5]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.060     ; 1.690      ;
; 18.307 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 1.625      ;
; 18.307 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 1.625      ;
; 18.307 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 1.625      ;
; 18.307 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 1.625      ;
; 18.307 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 1.625      ;
; 18.307 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.063     ; 1.625      ;
; 18.465 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.idle    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.086     ; 1.444      ;
; 18.465 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.stopBit ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.086     ; 1.444      ;
; 18.465 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.dataBit ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.086     ; 1.444      ;
; 18.669 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.065     ; 1.261      ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.561      ;
; 97.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.561      ;
; 97.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.561      ;
; 97.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.561      ;
; 97.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.561      ;
; 97.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.561      ;
; 97.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.561      ;
; 97.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.485      ;
; 97.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.485      ;
; 97.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.485      ;
; 97.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.485      ;
; 97.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.485      ;
; 97.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.485      ;
; 97.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.485      ;
; 97.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.356      ;
; 97.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.356      ;
; 97.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.356      ;
; 97.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.356      ;
; 97.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.356      ;
; 97.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.356      ;
; 97.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.356      ;
; 97.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.225      ;
; 97.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.225      ;
; 97.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.225      ;
; 97.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.225      ;
; 97.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.225      ;
; 97.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.225      ;
; 97.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.225      ;
; 97.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.220      ;
; 97.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.220      ;
; 97.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.220      ;
; 97.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.220      ;
; 97.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.220      ;
; 97.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.220      ;
; 97.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.220      ;
; 97.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.220      ;
; 97.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.220      ;
; 97.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.220      ;
; 97.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.220      ;
; 97.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.220      ;
; 97.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.220      ;
; 97.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.220      ;
; 97.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.220      ;
; 97.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.220      ;
; 97.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.175      ;
; 97.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.175      ;
; 97.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.175      ;
; 97.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.175      ;
; 97.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.175      ;
; 97.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.175      ;
; 97.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.175      ;
; 97.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.155      ;
; 97.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.120      ;
; 97.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.075      ;
; 97.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.075      ;
; 97.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.075      ;
; 97.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.075      ;
; 97.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.030      ;
; 97.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.030      ;
; 97.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.030      ;
; 97.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.030      ;
; 97.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.030      ;
; 97.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.030      ;
; 97.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.030      ;
; 97.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.030      ;
; 97.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.030      ;
; 97.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.030      ;
; 97.916 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.040      ;
; 97.916 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.040      ;
; 97.916 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.040      ;
; 97.916 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.040      ;
; 97.916 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.040      ;
; 97.916 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.040      ;
; 97.916 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.040      ;
; 97.916 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.040      ;
; 97.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.030      ;
; 97.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.030      ;
; 97.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.030      ;
; 97.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.030      ;
; 97.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.030      ;
; 97.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.030      ;
; 97.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.030      ;
; 97.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.030      ;
; 97.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.027      ;
; 97.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.027      ;
; 97.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.027      ;
; 97.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.027      ;
; 97.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.027      ;
; 97.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.027      ;
; 97.931 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.025      ;
; 97.931 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.025      ;
; 97.931 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.025      ;
; 97.931 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.025      ;
; 97.931 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.025      ;
; 97.931 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.025      ;
; 97.931 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.025      ;
; 97.956 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.975      ;
; 97.956 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.975      ;
; 97.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.962      ;
; 97.973 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.986      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'i_CLOCK_50'                                                                                                                                                                    ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.901 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.065      ; 1.123      ;
; 1.114 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.idle    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.042      ; 1.313      ;
; 1.114 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.stopBit ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.042      ; 1.313      ;
; 1.114 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.dataBit ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.042      ; 1.313      ;
; 1.265 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.067      ; 1.489      ;
; 1.265 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.067      ; 1.489      ;
; 1.265 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.067      ; 1.489      ;
; 1.265 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.067      ; 1.489      ;
; 1.265 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.067      ; 1.489      ;
; 1.265 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.067      ; 1.489      ;
; 1.328 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[3]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.069      ; 1.554      ;
; 1.328 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[4]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.069      ; 1.554      ;
; 1.328 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[0]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.069      ; 1.554      ;
; 1.328 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[1]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.069      ; 1.554      ;
; 1.328 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[2]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.069      ; 1.554      ;
; 1.328 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[5]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.069      ; 1.554      ;
; 1.336 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.561      ;
; 1.336 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.dataBit ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.561      ;
; 1.336 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.stopBit ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.561      ;
; 1.336 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.561      ;
; 1.336 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.561      ;
; 1.336 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.561      ;
; 1.336 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.068      ; 1.561      ;
; 1.534 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.043      ; 1.734      ;
; 1.534 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.043      ; 1.734      ;
; 1.534 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.043      ; 1.734      ;
; 1.534 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.043      ; 1.734      ;
; 1.534 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.043      ; 1.734      ;
; 1.534 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.043      ; 1.734      ;
; 1.534 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.043      ; 1.734      ;
; 1.534 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.043      ; 1.734      ;
; 1.534 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.043      ; 1.734      ;
; 1.534 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.043      ; 1.734      ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.466      ;
; 1.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.466      ;
; 1.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.466      ;
; 1.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.466      ;
; 1.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.466      ;
; 1.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.466      ;
; 1.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.466      ;
; 1.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.466      ;
; 1.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.466      ;
; 1.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.466      ;
; 1.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.466      ;
; 1.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.466      ;
; 1.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.466      ;
; 1.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.466      ;
; 1.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.466      ;
; 1.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.466      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.467      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.467      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.467      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.467      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.467      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.467      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.467      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.467      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.467      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.467      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.467      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.467      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.467      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.467      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.467      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.467      ;
; 1.279 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.498      ;
; 1.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.497      ;
; 1.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.501      ;
; 1.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.501      ;
; 1.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.501      ;
; 1.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.501      ;
; 1.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.501      ;
; 1.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.501      ;
; 1.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.501      ;
; 1.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.501      ;
; 1.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.501      ;
; 1.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.501      ;
; 1.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.501      ;
; 1.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.501      ;
; 1.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.501      ;
; 1.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.501      ;
; 1.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.501      ;
; 1.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.501      ;
; 1.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.524      ;
; 1.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.524      ;
; 1.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.524      ;
; 1.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.524      ;
; 1.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.525      ;
; 1.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.525      ;
; 1.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.525      ;
; 1.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.525      ;
; 1.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.525      ;
; 1.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.524      ;
; 1.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.524      ;
; 1.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.524      ;
; 1.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.524      ;
; 1.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.524      ;
; 1.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.524      ;
; 1.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.527      ;
; 1.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.527      ;
; 1.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.527      ;
; 1.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.527      ;
; 1.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.527      ;
; 1.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.527      ;
; 1.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.527      ;
; 1.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.527      ;
; 1.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.527      ;
; 1.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.527      ;
; 1.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.540      ;
; 1.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.540      ;
; 1.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.540      ;
; 1.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.540      ;
; 1.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.540      ;
; 1.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.540      ;
; 1.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.672      ;
; 1.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.672      ;
; 1.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.672      ;
; 1.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.672      ;
; 1.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.672      ;
; 1.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.672      ;
; 1.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.672      ;
; 1.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.672      ;
; 1.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.703      ;
; 1.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.707      ;
; 1.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.718      ;
; 1.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.718      ;
; 1.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.718      ;
; 1.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.718      ;
; 1.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.718      ;
; 1.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.718      ;
; 1.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.726      ;
; 1.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.726      ;
; 1.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.726      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.289 ns




+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                      ;
+------------+-----------------+------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                       ; Note ;
+------------+-----------------+------------------------------------------------------------------+------+
; 59.64 MHz  ; 59.64 MHz       ; i_CLOCK_50                                                       ;      ;
; 75.71 MHz  ; 75.71 MHz       ; altera_reserved_tck                                              ;      ;
; 103.09 MHz ; 103.09 MHz      ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                        ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                       ; 3.233  ; 0.000         ;
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 5.684  ; 0.000         ;
; altera_reserved_tck                                              ; 43.396 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                        ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; i_CLOCK_50                                                       ; 0.200 ; 0.000         ;
; altera_reserved_tck                                              ; 0.310 ; 0.000         ;
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.318 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; i_CLOCK_50          ; 18.229 ; 0.000         ;
; altera_reserved_tck ; 97.630 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; i_CLOCK_50          ; 0.806 ; 0.000         ;
; altera_reserved_tck ; 1.120 ; 0.000         ;
+---------------------+-------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                          ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 7.434  ; 0.000         ;
; i_CLOCK_50                                                       ; 9.413  ; 0.000         ;
; altera_reserved_tck                                              ; 49.417 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.233 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.342     ; 16.420     ;
; 3.235 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.342     ; 16.418     ;
; 3.303 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 16.644     ;
; 3.318 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[28]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.343     ; 16.334     ;
; 3.319 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[28] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.343     ; 16.333     ;
; 3.321 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 16.626     ;
; 3.362 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[27]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.349     ; 16.284     ;
; 3.371 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.341     ; 16.283     ;
; 3.377 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.341     ; 16.277     ;
; 3.401 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[29]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 16.546     ;
; 3.404 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[27] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.343     ; 16.248     ;
; 3.405 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[29] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.335     ; 16.255     ;
; 3.407 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[29]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.335     ; 16.253     ;
; 3.419 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.337     ; 16.239     ;
; 3.420 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[7]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.337     ; 16.238     ;
; 3.422 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[27]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 16.525     ;
; 3.427 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.343     ; 16.225     ;
; 3.437 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[4]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 16.543     ;
; 3.447 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[3]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.015     ; 16.533     ;
; 3.456 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[13]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.346     ; 16.193     ;
; 3.471 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.349     ; 16.175     ;
; 3.487 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[30] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.349     ; 16.159     ;
; 3.499 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.337     ; 16.159     ;
; 3.499 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[14]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.337     ; 16.159     ;
; 3.511 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.338     ; 16.146     ;
; 3.511 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.338     ; 16.146     ;
; 3.517 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[12]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.336     ; 16.142     ;
; 3.518 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.336     ; 16.141     ;
; 3.543 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.338     ; 16.114     ;
; 3.546 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.338     ; 16.111     ;
; 3.551 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[30]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.053     ; 16.391     ;
; 3.559 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[31]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 16.388     ;
; 3.560 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[28]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.053     ; 16.382     ;
; 3.584 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.339     ; 16.072     ;
; 3.584 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.338     ; 16.073     ;
; 3.585 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.338     ; 16.072     ;
; 3.598 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.342     ; 16.055     ;
; 3.608 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.342     ; 16.045     ;
; 3.616 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[11]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.336     ; 16.043     ;
; 3.616 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.336     ; 16.043     ;
; 3.618 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[13]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.336     ; 16.041     ;
; 3.618 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.336     ; 16.041     ;
; 3.625 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[11]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.337     ; 16.033     ;
; 3.625 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.337     ; 16.033     ;
; 3.632 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.338     ; 16.025     ;
; 3.632 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[7]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.338     ; 16.025     ;
; 3.652 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[12]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.336     ; 16.007     ;
; 3.655 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[29]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.053     ; 16.287     ;
; 3.663 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[31]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.349     ; 15.983     ;
; 3.663 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[27]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.053     ; 16.279     ;
; 3.664 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[31] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.349     ; 15.982     ;
; 3.700 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.342     ; 15.953     ;
; 3.717 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.336     ; 15.942     ;
; 3.717 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.336     ; 15.942     ;
; 3.734 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.338     ; 15.923     ;
; 3.737 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.007      ; 16.265     ;
; 3.756 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[10]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.336     ; 15.903     ;
; 3.757 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[10]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.336     ; 15.902     ;
; 3.795 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[25]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.335     ; 15.865     ;
; 3.797 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[25] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.335     ; 15.863     ;
; 3.806 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.336     ; 15.853     ;
; 3.817 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.338     ; 15.840     ;
; 3.818 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.337     ; 15.840     ;
; 3.818 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[9]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.337     ; 15.840     ;
; 3.821 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.338     ; 15.836     ;
; 3.821 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[31]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.053     ; 16.121     ;
; 3.827 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[9]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.336     ; 15.832     ;
; 3.834 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.334     ; 15.827     ;
; 3.844 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; 0.011      ; 16.162     ;
; 3.849 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 16.098     ;
; 3.884 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.341     ; 15.770     ;
; 3.935 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[25]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 16.012     ;
; 3.943 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.338     ; 15.714     ;
; 3.945 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[6]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.337     ; 15.713     ;
; 3.946 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.337     ; 15.712     ;
; 3.947 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.341     ; 15.707     ;
; 3.955 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.349     ; 15.691     ;
; 3.957 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[23] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.349     ; 15.689     ;
; 3.960 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[15]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.338     ; 15.697     ;
; 3.961 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[15]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.338     ; 15.696     ;
; 3.965 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[22]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.347     ; 15.683     ;
; 3.970 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[10]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.337     ; 15.688     ;
; 3.970 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[10]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.337     ; 15.688     ;
; 3.974 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.339     ; 15.682     ;
; 3.983 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[21]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.335     ; 15.677     ;
; 3.993 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[26]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.347     ; 15.655     ;
; 3.994 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[26] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.347     ; 15.654     ;
; 4.000 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[8]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.336     ; 15.659     ;
; 4.004 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.336     ; 15.655     ;
; 4.006 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[21] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.335     ; 15.654     ;
; 4.007 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[22]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 15.940     ;
; 4.007 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.337     ; 15.651     ;
; 4.008 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[8]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.337     ; 15.650     ;
; 4.013 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.339     ; 15.643     ;
; 4.032 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[26]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 15.915     ;
; 4.045 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[22] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.347     ; 15.603     ;
; 4.054 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[21]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 15.893     ;
; 4.092 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[24]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 15.855     ;
; 4.099 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[2]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.016     ; 15.880     ;
; 4.102 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.338     ; 15.555     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                 ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 5.684  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.273     ; 9.422      ;
; 6.226  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.273     ; 8.880      ;
; 6.683  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.051     ; 8.645      ;
; 6.920  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.051     ; 8.408      ;
; 6.995  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.058     ; 8.326      ;
; 7.110  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.058     ; 8.211      ;
; 7.519  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.058     ; 7.802      ;
; 7.592  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.051     ; 7.736      ;
; 11.452 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.865      ;
; 11.452 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.865      ;
; 11.452 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.865      ;
; 11.452 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.865      ;
; 11.452 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.865      ;
; 11.452 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.865      ;
; 11.452 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.865      ;
; 11.452 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.865      ;
; 11.538 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.777      ;
; 11.538 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.777      ;
; 11.538 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.777      ;
; 11.538 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.777      ;
; 11.538 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.777      ;
; 11.538 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.777      ;
; 11.538 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.777      ;
; 11.538 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.777      ;
; 11.596 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.721      ;
; 11.596 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.721      ;
; 11.596 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.721      ;
; 11.596 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.721      ;
; 11.596 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.721      ;
; 11.596 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.721      ;
; 11.596 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.721      ;
; 11.596 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.721      ;
; 11.715 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.602      ;
; 11.715 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.602      ;
; 11.715 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.602      ;
; 11.715 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.602      ;
; 11.715 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.602      ;
; 11.715 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.602      ;
; 11.715 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.602      ;
; 11.715 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.602      ;
; 11.719 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.596      ;
; 11.719 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.596      ;
; 11.719 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.596      ;
; 11.719 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.596      ;
; 11.719 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.596      ;
; 11.719 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.596      ;
; 11.719 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.596      ;
; 11.719 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.596      ;
; 11.721 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.594      ;
; 11.721 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.594      ;
; 11.721 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.594      ;
; 11.721 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.594      ;
; 11.721 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.594      ;
; 11.721 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.594      ;
; 11.721 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.594      ;
; 11.721 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.594      ;
; 11.819 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.498      ;
; 11.819 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.498      ;
; 11.819 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.498      ;
; 11.819 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.498      ;
; 11.819 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.498      ;
; 11.819 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.498      ;
; 11.819 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.498      ;
; 11.819 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.498      ;
; 11.974 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.341      ;
; 11.974 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.341      ;
; 11.974 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.341      ;
; 11.974 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.341      ;
; 11.974 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.341      ;
; 11.974 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.341      ;
; 11.974 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.341      ;
; 11.974 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.064     ; 3.341      ;
; 12.068 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.254      ;
; 12.068 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.254      ;
; 12.068 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.254      ;
; 12.068 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.254      ;
; 12.068 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.254      ;
; 12.068 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.254      ;
; 12.068 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.254      ;
; 12.068 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.254      ;
; 12.068 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.254      ;
; 12.068 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.254      ;
; 12.197 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.125      ;
; 12.197 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.125      ;
; 12.197 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.125      ;
; 12.197 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.125      ;
; 12.197 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.125      ;
; 12.197 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.125      ;
; 12.197 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.125      ;
; 12.197 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.125      ;
; 12.197 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.125      ;
; 12.197 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.057     ; 3.125      ;
; 12.203 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.114      ;
; 12.203 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.114      ;
; 12.203 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.114      ;
; 12.203 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.114      ;
; 12.203 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.114      ;
; 12.203 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.114      ;
; 12.203 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.114      ;
; 12.203 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.062     ; 3.114      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 6.869      ;
; 43.879 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 6.386      ;
; 43.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 6.277      ;
; 44.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 5.912      ;
; 44.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 5.873      ;
; 44.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 5.835      ;
; 44.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 5.759      ;
; 44.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 5.585      ;
; 44.796 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 5.448      ;
; 44.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 5.441      ;
; 44.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 5.358      ;
; 44.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 5.355      ;
; 44.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 5.354      ;
; 44.917 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 5.341      ;
; 44.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 5.325      ;
; 44.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 5.315      ;
; 45.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 5.058      ;
; 45.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 5.056      ;
; 45.291 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 4.947      ;
; 45.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 4.953      ;
; 45.478 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 4.778      ;
; 45.602 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 4.656      ;
; 45.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 4.656      ;
; 45.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 4.645      ;
; 45.639 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 4.617      ;
; 45.696 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 4.564      ;
; 45.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 4.550      ;
; 45.818 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 4.440      ;
; 45.957 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 4.296      ;
; 46.070 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 4.195      ;
; 46.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 4.135      ;
; 46.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 4.090      ;
; 46.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 4.081      ;
; 46.274 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 3.990      ;
; 46.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 3.984      ;
; 46.360 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 3.899      ;
; 46.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 3.860      ;
; 46.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 3.857      ;
; 46.414 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 3.853      ;
; 46.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 3.435      ;
; 46.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 3.283      ;
; 47.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 3.210      ;
; 47.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 3.178      ;
; 47.227 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 3.016      ;
; 47.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 2.985      ;
; 47.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 2.760      ;
; 47.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 2.715      ;
; 47.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 2.701      ;
; 47.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 2.655      ;
; 47.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 2.644      ;
; 47.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 2.566      ;
; 47.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 2.526      ;
; 47.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 2.307      ;
; 48.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.992      ;
; 48.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.842      ;
; 94.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 5.112      ;
; 94.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 5.112      ;
; 94.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 5.112      ;
; 94.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 5.112      ;
; 94.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 5.112      ;
; 94.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 5.112      ;
; 94.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 5.112      ;
; 94.893 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.042      ;
; 94.893 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.042      ;
; 94.893 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.042      ;
; 94.893 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.042      ;
; 94.893 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.042      ;
; 94.893 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.042      ;
; 94.893 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.042      ;
; 94.893 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.042      ;
; 94.893 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.042      ;
; 94.893 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.042      ;
; 94.893 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.042      ;
; 94.893 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.042      ;
; 94.893 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.042      ;
; 94.893 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.042      ;
; 94.898 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.037      ;
; 94.898 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.037      ;
; 94.898 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.037      ;
; 94.898 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.037      ;
; 94.898 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.037      ;
; 94.898 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.037      ;
; 94.898 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.037      ;
; 94.898 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.037      ;
; 94.898 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.037      ;
; 94.898 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.037      ;
; 94.898 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.037      ;
; 94.898 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.037      ;
; 94.898 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.037      ;
; 94.898 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.037      ;
; 94.936 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.995      ;
; 94.936 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.995      ;
; 94.941 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.990      ;
; 94.941 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.990      ;
; 95.024 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.911      ;
; 95.024 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.911      ;
; 95.024 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.911      ;
; 95.024 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.911      ;
; 95.024 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.911      ;
; 95.024 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.911      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.200 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[8]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.655      ; 1.024      ;
; 0.208 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[5]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.655      ; 1.032      ;
; 0.259 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[4]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a4~porta_address_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.337      ; 0.765      ;
; 0.271 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[4]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|state[4]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.418      ; 0.833      ;
; 0.283 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[9]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a4~porta_address_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.337      ; 0.789      ;
; 0.285 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[6]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a4~porta_address_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.337      ; 0.791      ;
; 0.307 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[2]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.346      ; 0.822      ;
; 0.308 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[7]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a4~porta_address_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.337      ; 0.814      ;
; 0.309 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                               ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                               ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                             ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                             ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[0]                                                               ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[0]                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[7]                                                                           ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[7]                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|counterLoadable:MusicNoteCounter|sound                                                                  ; PeripheralInterface:Peripherals|counterLoadable:MusicNoteCounter|sound                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[5]                                                            ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|altsyncram_dn03:altsyncram1|ram_block3a2~porta_address_reg0          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.339      ; 0.818      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                             ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                             ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                                                            ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxdFiltered                                                                           ; PeripheralInterface:Peripherals|bufferedUART:UART|rxdFiltered                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[3]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[3]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[2]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[2]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[0]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[0]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[1]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[1]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[5]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[5]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.511      ;
; 0.311 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]                                                               ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PeripheralInterface:Peripherals|w_kbdStatus[0]                                                                                          ; PeripheralInterface:Peripherals|w_kbdStatus[0]                                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 0.511      ;
; 0.316 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[6]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.346      ; 0.831      ;
; 0.316 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[7]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.346      ; 0.831      ;
; 0.317 ; PeripheralInterface:Peripherals|w_serialClkCount[4]                                                                                     ; PeripheralInterface:Peripherals|w_serialClkCount[4]                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.519      ;
; 0.318 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[0]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.346      ; 0.833      ;
; 0.318 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[0]                                                  ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[0]                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.519      ;
; 0.320 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[5]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.346      ; 0.835      ;
; 0.324 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[2]                                                                        ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.339      ; 0.832      ;
; 0.328 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.stopBit                                                                       ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.529      ;
; 0.329 ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.stopBit                                                                       ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.idle                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.530      ;
; 0.332 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[1]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.346      ; 0.847      ;
; 0.332 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[3]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.346      ; 0.847      ;
; 0.334 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.535      ;
; 0.335 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code_new                              ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|prev_ps2_code_new                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.536      ;
; 0.337 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|sync_ffs[0]                               ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[0]                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.538      ;
; 0.338 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[10]                                                               ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[10]                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|prev_ps2_code_new                                                     ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|state.new_code                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.539      ;
; 0.339 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondScaler[5]                                                                ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondScaler[5]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 0.539      ;
; 0.341 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondScaler[3]                                                                ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 0.541      ;
; 0.342 ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[5]                                                                       ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[5]                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.543      ;
; 0.342 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxFilter[5]                                                                           ; PeripheralInterface:Peripherals|bufferedUART:UART|rxFilter[5]                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.543      ;
; 0.344 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[1]    ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.546      ;
; 0.344 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[5]                                                            ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|altsyncram_dn03:altsyncram1|ram_block3a0~porta_address_reg0          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.338      ; 0.851      ;
; 0.346 ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[20]                                                 ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[20]                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.547      ;
; 0.347 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[0]                                                                        ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.339      ; 0.855      ;
; 0.351 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|break                                                                 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|state.ready                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.552      ;
; 0.351 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[1]                                                                        ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.339      ; 0.859      ;
; 0.351 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.dataBit                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.552      ;
; 0.354 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[0]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~14                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.556      ;
; 0.356 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[5]                                                                       ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[5]                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.557      ;
; 0.360 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[6]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~20                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.562      ;
; 0.361 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[0]   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[1]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.562      ;
; 0.361 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[6]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.563      ;
; 0.362 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[3]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~17                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.564      ;
; 0.362 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[3]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[2]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.564      ;
; 0.362 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[5]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~19                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.564      ;
; 0.362 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[5]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.564      ;
; 0.365 ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.idle                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.dataBit                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.566      ;
; 0.374 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[2]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[3]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 0.575      ;
; 0.430 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[5]                                                                           ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[4]                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 0.630      ;
; 0.430 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[6]                                                                           ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[5]                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 0.630      ;
; 0.430 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[7]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.655      ; 1.254      ;
; 0.438 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[0]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.655      ; 1.262      ;
; 0.441 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[2]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.655      ; 1.265      ;
; 0.442 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                             ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii[2]                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.644      ;
; 0.444 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[6]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.655      ; 1.268      ;
; 0.451 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                             ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii[4]                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.058      ; 0.653      ;
; 0.453 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[15]                                                             ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[16]                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.356      ; 0.953      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                         ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.529      ;
; 0.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.530      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.535      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.535      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.537      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                                       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                                 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.540      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.540      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                                                                                     ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.318 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.519      ;
; 0.343 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.544      ;
; 0.446 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.647      ;
; 0.456 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.657      ;
; 0.503 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.704      ;
; 0.507 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.708      ;
; 0.507 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.708      ;
; 0.508 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.709      ;
; 0.508 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.709      ;
; 0.510 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.711      ;
; 0.511 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.712      ;
; 0.512 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.713      ;
; 0.512 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.713      ;
; 0.513 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.714      ;
; 0.514 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.715      ;
; 0.515 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.716      ;
; 0.517 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.718      ;
; 0.517 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.718      ;
; 0.518 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.719      ;
; 0.519 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.720      ;
; 0.521 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.722      ;
; 0.521 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.722      ;
; 0.521 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.722      ;
; 0.521 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.722      ;
; 0.522 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.723      ;
; 0.523 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.724      ;
; 0.523 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.724      ;
; 0.524 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.725      ;
; 0.525 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.726      ;
; 0.526 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.727      ;
; 0.530 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.731      ;
; 0.534 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.735      ;
; 0.535 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.736      ;
; 0.563 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.004      ;
; 0.573 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.774      ;
; 0.579 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.020      ;
; 0.580 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.021      ;
; 0.597 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.038      ;
; 0.600 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.041      ;
; 0.607 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.048      ;
; 0.612 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.060      ;
; 0.616 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.817      ;
; 0.634 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.082      ;
; 0.639 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.087      ;
; 0.643 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.091      ;
; 0.646 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.094      ;
; 0.649 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.097      ;
; 0.658 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.106      ;
; 0.664 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.112      ;
; 0.669 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|hAct                                                                                 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.869      ;
; 0.670 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.118      ;
; 0.681 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.129      ;
; 0.705 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.906      ;
; 0.730 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.171      ;
; 0.741 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.942      ;
; 0.747 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.948      ;
; 0.748 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.949      ;
; 0.750 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.951      ;
; 0.752 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.953      ;
; 0.753 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.954      ;
; 0.757 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.958      ;
; 0.757 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.958      ;
; 0.757 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.958      ;
; 0.757 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.958      ;
; 0.758 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.959      ;
; 0.759 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.960      ;
; 0.760 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.961      ;
; 0.760 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.961      ;
; 0.761 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.962      ;
; 0.763 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.964      ;
; 0.764 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.965      ;
; 0.764 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.965      ;
; 0.764 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.965      ;
; 0.767 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.968      ;
; 0.767 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.968      ;
; 0.768 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.969      ;
; 0.770 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.971      ;
; 0.770 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.971      ;
; 0.770 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.971      ;
; 0.770 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.971      ;
; 0.771 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.972      ;
; 0.771 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.972      ;
; 0.771 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.972      ;
; 0.774 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.975      ;
; 0.775 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.976      ;
; 0.777 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.978      ;
; 0.777 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.978      ;
; 0.778 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.979      ;
; 0.778 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.979      ;
; 0.781 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.982      ;
; 0.784 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.985      ;
; 0.791 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.992      ;
; 0.795 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.236      ;
; 0.798 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.239      ;
; 0.802 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.243      ;
; 0.832 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|hAct                                                                                 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.030      ;
; 0.836 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.037      ;
; 0.837 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.038      ;
; 0.841 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.282      ;
+-------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'i_CLOCK_50'                                                                                                                                                                     ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.229 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 1.689      ;
; 18.229 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 1.689      ;
; 18.229 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 1.689      ;
; 18.229 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 1.689      ;
; 18.229 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 1.689      ;
; 18.229 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 1.689      ;
; 18.229 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 1.689      ;
; 18.229 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 1.689      ;
; 18.229 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 1.689      ;
; 18.229 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.077     ; 1.689      ;
; 18.420 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 1.517      ;
; 18.420 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.dataBit ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 1.517      ;
; 18.420 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.stopBit ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 1.517      ;
; 18.420 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 1.517      ;
; 18.420 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 1.517      ;
; 18.420 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 1.517      ;
; 18.420 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.058     ; 1.517      ;
; 18.425 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[3]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.053     ; 1.517      ;
; 18.425 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[4]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.053     ; 1.517      ;
; 18.425 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[0]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.053     ; 1.517      ;
; 18.425 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[1]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.053     ; 1.517      ;
; 18.425 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[2]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.053     ; 1.517      ;
; 18.425 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[5]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.053     ; 1.517      ;
; 18.490 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.055     ; 1.450      ;
; 18.490 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.055     ; 1.450      ;
; 18.490 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.055     ; 1.450      ;
; 18.490 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.055     ; 1.450      ;
; 18.490 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.055     ; 1.450      ;
; 18.490 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.055     ; 1.450      ;
; 18.618 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.idle    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.078     ; 1.299      ;
; 18.618 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.stopBit ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.078     ; 1.299      ;
; 18.618 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.dataBit ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.078     ; 1.299      ;
; 18.806 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.057     ; 1.132      ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.310      ;
; 97.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.310      ;
; 97.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.310      ;
; 97.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.310      ;
; 97.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.310      ;
; 97.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.310      ;
; 97.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.310      ;
; 97.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.246      ;
; 97.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.246      ;
; 97.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.246      ;
; 97.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.246      ;
; 97.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.246      ;
; 97.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.246      ;
; 97.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.246      ;
; 97.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.113      ;
; 97.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.113      ;
; 97.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.113      ;
; 97.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.113      ;
; 97.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.113      ;
; 97.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.113      ;
; 97.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.113      ;
; 97.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.982      ;
; 97.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.982      ;
; 97.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.982      ;
; 97.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.982      ;
; 97.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.982      ;
; 97.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.982      ;
; 97.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.982      ;
; 97.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.978      ;
; 97.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.978      ;
; 97.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.978      ;
; 97.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.978      ;
; 97.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.978      ;
; 97.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.978      ;
; 97.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.978      ;
; 97.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.978      ;
; 97.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.978      ;
; 97.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.978      ;
; 97.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.978      ;
; 97.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.978      ;
; 97.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.978      ;
; 97.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.978      ;
; 97.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.978      ;
; 97.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.978      ;
; 97.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.958      ;
; 97.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.958      ;
; 97.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.958      ;
; 97.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.958      ;
; 97.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.958      ;
; 97.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.958      ;
; 97.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.958      ;
; 98.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.918      ;
; 98.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.906      ;
; 98.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.870      ;
; 98.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.870      ;
; 98.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.870      ;
; 98.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.870      ;
; 98.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.830      ;
; 98.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.830      ;
; 98.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.830      ;
; 98.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.830      ;
; 98.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.830      ;
; 98.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.830      ;
; 98.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.830      ;
; 98.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.830      ;
; 98.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.830      ;
; 98.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.830      ;
; 98.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.842      ;
; 98.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.842      ;
; 98.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.842      ;
; 98.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.842      ;
; 98.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.842      ;
; 98.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.842      ;
; 98.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.842      ;
; 98.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.842      ;
; 98.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.835      ;
; 98.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.835      ;
; 98.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.835      ;
; 98.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.835      ;
; 98.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.835      ;
; 98.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.835      ;
; 98.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.814      ;
; 98.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.814      ;
; 98.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.814      ;
; 98.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.814      ;
; 98.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.814      ;
; 98.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.814      ;
; 98.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.814      ;
; 98.150 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.803      ;
; 98.150 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.803      ;
; 98.150 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.803      ;
; 98.150 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.803      ;
; 98.150 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.803      ;
; 98.150 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.803      ;
; 98.150 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.803      ;
; 98.150 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.803      ;
; 98.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.771      ;
; 98.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.771      ;
; 98.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.779      ;
; 98.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.779      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'i_CLOCK_50'                                                                                                                                                                     ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.806 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.057      ; 1.007      ;
; 1.008 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.idle    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 1.188      ;
; 1.008 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.stopBit ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 1.188      ;
; 1.008 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.dataBit ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 1.188      ;
; 1.150 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.059      ; 1.353      ;
; 1.150 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.059      ; 1.353      ;
; 1.150 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.059      ; 1.353      ;
; 1.150 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.059      ; 1.353      ;
; 1.150 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.059      ; 1.353      ;
; 1.150 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.059      ; 1.353      ;
; 1.205 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[3]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.061      ; 1.410      ;
; 1.205 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[4]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.061      ; 1.410      ;
; 1.205 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[0]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.061      ; 1.410      ;
; 1.205 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[1]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.061      ; 1.410      ;
; 1.205 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[2]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.061      ; 1.410      ;
; 1.205 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[5]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.061      ; 1.410      ;
; 1.210 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 1.410      ;
; 1.210 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.dataBit ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 1.410      ;
; 1.210 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.stopBit ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 1.410      ;
; 1.210 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 1.410      ;
; 1.210 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 1.410      ;
; 1.210 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 1.410      ;
; 1.210 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.056      ; 1.410      ;
; 1.400 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 1.581      ;
; 1.400 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 1.581      ;
; 1.400 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 1.581      ;
; 1.400 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 1.581      ;
; 1.400 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 1.581      ;
; 1.400 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 1.581      ;
; 1.400 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 1.581      ;
; 1.400 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 1.581      ;
; 1.400 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 1.581      ;
; 1.400 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 1.581      ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.120 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.325      ;
; 1.120 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.325      ;
; 1.120 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.325      ;
; 1.120 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.325      ;
; 1.120 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.325      ;
; 1.120 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.325      ;
; 1.120 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.325      ;
; 1.120 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.325      ;
; 1.120 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.325      ;
; 1.120 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.325      ;
; 1.120 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.325      ;
; 1.120 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.325      ;
; 1.120 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.325      ;
; 1.120 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.325      ;
; 1.120 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.325      ;
; 1.120 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.325      ;
; 1.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.326      ;
; 1.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.326      ;
; 1.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.326      ;
; 1.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.326      ;
; 1.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.326      ;
; 1.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.326      ;
; 1.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.326      ;
; 1.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.326      ;
; 1.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.326      ;
; 1.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.326      ;
; 1.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.326      ;
; 1.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.326      ;
; 1.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.326      ;
; 1.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.326      ;
; 1.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.326      ;
; 1.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.326      ;
; 1.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.354      ;
; 1.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.354      ;
; 1.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.354      ;
; 1.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.354      ;
; 1.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.354      ;
; 1.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.354      ;
; 1.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.354      ;
; 1.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.354      ;
; 1.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.354      ;
; 1.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.354      ;
; 1.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.354      ;
; 1.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.354      ;
; 1.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.354      ;
; 1.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.354      ;
; 1.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.354      ;
; 1.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.354      ;
; 1.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.358      ;
; 1.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.369      ;
; 1.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.380      ;
; 1.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.380      ;
; 1.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.380      ;
; 1.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.380      ;
; 1.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.380      ;
; 1.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.392      ;
; 1.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.392      ;
; 1.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.392      ;
; 1.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.392      ;
; 1.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.381      ;
; 1.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.381      ;
; 1.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.381      ;
; 1.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.381      ;
; 1.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.381      ;
; 1.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.381      ;
; 1.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.381      ;
; 1.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.381      ;
; 1.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.381      ;
; 1.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.381      ;
; 1.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.394      ;
; 1.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.394      ;
; 1.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.394      ;
; 1.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.394      ;
; 1.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.394      ;
; 1.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.394      ;
; 1.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.385      ;
; 1.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.385      ;
; 1.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.385      ;
; 1.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.385      ;
; 1.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.385      ;
; 1.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.385      ;
; 1.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.522      ;
; 1.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.522      ;
; 1.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.522      ;
; 1.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.522      ;
; 1.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.522      ;
; 1.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.522      ;
; 1.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.522      ;
; 1.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.522      ;
; 1.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.551      ;
; 1.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.556      ;
; 1.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.568      ;
; 1.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.568      ;
; 1.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.568      ;
; 1.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.568      ;
; 1.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.568      ;
; 1.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.568      ;
; 1.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.568      ;
; 1.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.568      ;
; 1.368 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.575      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.671 ns




+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                        ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 9.335  ; 0.000         ;
; i_CLOCK_50                                                       ; 9.489  ; 0.000         ;
; altera_reserved_tck                                              ; 45.935 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                        ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; i_CLOCK_50                                                       ; 0.048 ; 0.000         ;
; altera_reserved_tck                                              ; 0.186 ; 0.000         ;
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.193 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; i_CLOCK_50          ; 18.851 ; 0.000         ;
; altera_reserved_tck ; 98.463 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; i_CLOCK_50          ; 0.506 ; 0.000         ;
; altera_reserved_tck ; 0.677 ; 0.000         ;
+---------------------+-------+---------------+


+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                          ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 7.428  ; 0.000         ;
; i_CLOCK_50                                                       ; 9.199  ; 0.000         ;
; altera_reserved_tck                                              ; 49.276 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                 ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 9.335  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.173     ; 5.863      ;
; 9.739  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.174     ; 5.458      ;
; 9.750  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 5.589      ;
; 9.909  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 5.430      ;
; 9.932  ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 5.402      ;
; 10.004 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 5.330      ;
; 10.262 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 5.072      ;
; 10.339 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 5.000      ;
; 12.906 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.423      ;
; 12.906 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.423      ;
; 12.906 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.423      ;
; 12.906 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.423      ;
; 12.906 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.423      ;
; 12.906 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.423      ;
; 12.906 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.423      ;
; 12.906 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.423      ;
; 12.973 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.356      ;
; 12.973 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.356      ;
; 12.973 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.356      ;
; 12.973 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.356      ;
; 12.973 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.356      ;
; 12.973 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.356      ;
; 12.973 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.356      ;
; 12.973 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.356      ;
; 12.980 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.349      ;
; 12.980 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.349      ;
; 12.980 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.349      ;
; 12.980 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.349      ;
; 12.980 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.349      ;
; 12.980 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.349      ;
; 12.980 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.349      ;
; 12.980 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.349      ;
; 13.050 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.279      ;
; 13.050 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.279      ;
; 13.050 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.279      ;
; 13.050 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.279      ;
; 13.050 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.279      ;
; 13.050 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.279      ;
; 13.050 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.279      ;
; 13.050 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.279      ;
; 13.054 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.275      ;
; 13.054 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.275      ;
; 13.054 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.275      ;
; 13.054 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.275      ;
; 13.054 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.275      ;
; 13.054 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.275      ;
; 13.054 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.275      ;
; 13.054 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.275      ;
; 13.055 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.274      ;
; 13.055 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.274      ;
; 13.055 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.274      ;
; 13.055 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.274      ;
; 13.055 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.274      ;
; 13.055 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.274      ;
; 13.055 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.274      ;
; 13.055 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.274      ;
; 13.131 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.198      ;
; 13.131 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.198      ;
; 13.131 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.198      ;
; 13.131 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.198      ;
; 13.131 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.198      ;
; 13.131 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.198      ;
; 13.131 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.198      ;
; 13.131 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.198      ;
; 13.223 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.106      ;
; 13.223 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.106      ;
; 13.223 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.106      ;
; 13.223 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.106      ;
; 13.223 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.106      ;
; 13.223 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.106      ;
; 13.223 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.106      ;
; 13.223 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 2.106      ;
; 13.312 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 2.023      ;
; 13.312 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 2.023      ;
; 13.312 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 2.023      ;
; 13.312 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 2.023      ;
; 13.312 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 2.023      ;
; 13.312 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 2.023      ;
; 13.312 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 2.023      ;
; 13.312 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 2.023      ;
; 13.312 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 2.023      ;
; 13.312 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 2.023      ;
; 13.357 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 1.972      ;
; 13.357 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 1.972      ;
; 13.357 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 1.972      ;
; 13.357 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 1.972      ;
; 13.357 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 1.972      ;
; 13.357 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 1.972      ;
; 13.357 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 1.972      ;
; 13.357 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.042     ; 1.972      ;
; 13.379 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.956      ;
; 13.379 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.956      ;
; 13.379 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.956      ;
; 13.379 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.956      ;
; 13.379 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.956      ;
; 13.379 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.956      ;
; 13.379 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.956      ;
; 13.379 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.956      ;
; 13.379 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.956      ;
; 13.379 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.956      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.489  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.222     ; 10.276     ;
; 9.489  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.222     ; 10.276     ;
; 9.513  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 10.428     ;
; 9.564  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.221     ; 10.202     ;
; 9.567  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 10.374     ;
; 9.591  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[28]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.223     ; 10.173     ;
; 9.592  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[28] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.223     ; 10.172     ;
; 9.607  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[3]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 10.352     ;
; 9.612  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[4]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.028     ; 10.347     ;
; 9.618  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.221     ; 10.148     ;
; 9.624  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[27]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.227     ; 10.136     ;
; 9.631  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[27]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 10.310     ;
; 9.631  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[30] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.227     ; 10.129     ;
; 9.636  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.227     ; 10.124     ;
; 9.637  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[29]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 10.304     ;
; 9.639  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.223     ; 10.125     ;
; 9.644  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.219     ; 10.124     ;
; 9.645  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[7]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.219     ; 10.123     ;
; 9.647  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[27] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.223     ; 10.117     ;
; 9.664  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[13]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.225     ; 10.098     ;
; 9.666  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[29] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.216     ; 10.105     ;
; 9.668  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[29]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.216     ; 10.103     ;
; 9.681  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[30]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 10.255     ;
; 9.686  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.219     ; 10.082     ;
; 9.686  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[14]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.219     ; 10.082     ;
; 9.690  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[31]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 10.251     ;
; 9.709  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[12]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.217     ; 10.061     ;
; 9.710  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.217     ; 10.060     ;
; 9.713  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.219     ; 10.055     ;
; 9.715  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.219     ; 10.053     ;
; 9.724  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.219     ; 10.044     ;
; 9.724  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.219     ; 10.044     ;
; 9.724  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[28]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 10.212     ;
; 9.749  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.222     ; 10.016     ;
; 9.772  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[31]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.227     ; 9.988      ;
; 9.772  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[31] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.227     ; 9.988      ;
; 9.777  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[12]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.215     ; 9.995      ;
; 9.779  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.221     ; 9.987      ;
; 9.783  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.219     ; 9.985      ;
; 9.783  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[7]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.219     ; 9.985      ;
; 9.788  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[27]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 10.148     ;
; 9.792  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.218     ; 9.977      ;
; 9.792  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.218     ; 9.977      ;
; 9.792  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.219     ; 9.976      ;
; 9.792  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.219     ; 9.976      ;
; 9.795  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[13]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.217     ; 9.975      ;
; 9.795  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.217     ; 9.975      ;
; 9.796  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.222     ; 9.969      ;
; 9.797  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.218     ; 9.972      ;
; 9.798  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[11]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.218     ; 9.971      ;
; 9.798  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.222     ; 9.967      ;
; 9.804  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[11]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.219     ; 9.964      ;
; 9.805  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[11]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.219     ; 9.963      ;
; 9.806  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[29]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 10.130     ;
; 9.835  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.220     ; 9.932      ;
; 9.854  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.018     ; 10.115     ;
; 9.872  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[31]      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.051     ; 10.064     ;
; 9.872  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[10]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.218     ; 9.897      ;
; 9.873  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[10]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.218     ; 9.896      ;
; 9.880  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.214     ; 9.893      ;
; 9.896  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[12]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.014     ; 10.077     ;
; 9.916  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[25]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.216     ; 9.855      ;
; 9.917  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[9]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.218     ; 9.852      ;
; 9.918  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[25] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.216     ; 9.853      ;
; 9.926  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 10.015     ;
; 9.927  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.218     ; 9.842      ;
; 9.935  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.219     ; 9.833      ;
; 9.938  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.219     ; 9.830      ;
; 9.940  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[9]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.219     ; 9.828      ;
; 9.940  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[9]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.219     ; 9.828      ;
; 9.952  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.221     ; 9.814      ;
; 9.968  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[15]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.219     ; 9.800      ;
; 9.976  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[15]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.219     ; 9.792      ;
; 9.984  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[25]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 9.957      ;
; 9.993  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[15]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.220     ; 9.774      ;
; 9.998  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.221     ; 9.768      ;
; 9.999  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[10]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.219     ; 9.769      ;
; 9.999  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[10]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.219     ; 9.769      ;
; 10.006 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[6]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.219     ; 9.762      ;
; 10.007 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[6]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.219     ; 9.761      ;
; 10.013 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[22]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 9.928      ;
; 10.018 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[22]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.225     ; 9.744      ;
; 10.024 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[23]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.227     ; 9.736      ;
; 10.024 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[23] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.227     ; 9.736      ;
; 10.026 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[26]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 9.915      ;
; 10.032 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[26]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.225     ; 9.730      ;
; 10.032 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[26] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.225     ; 9.730      ;
; 10.034 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[21] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.216     ; 9.737      ;
; 10.038 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[7]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.220     ; 9.729      ;
; 10.040 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[8]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.218     ; 9.729      ;
; 10.041 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[21]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.216     ; 9.730      ;
; 10.046 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.218     ; 9.723      ;
; 10.046 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[22] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.225     ; 9.716      ;
; 10.048 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[8]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.219     ; 9.720      ;
; 10.049 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[8]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.219     ; 9.719      ;
; 10.050 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a4~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.224     ; 9.713      ;
; 10.050 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a4~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[14]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.224     ; 9.713      ;
; 10.058 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[21]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.046     ; 9.883      ;
; 10.071 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a0~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[13]                ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.220     ; 9.696      ;
; 10.074 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a4~porta_address_reg0 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[30]    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 9.865      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.461      ; 4.513      ;
; 46.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.461      ; 4.155      ;
; 46.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.464      ; 4.058      ;
; 46.602 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 3.833      ;
; 46.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.460      ; 3.775      ;
; 46.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 3.760      ;
; 46.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 3.634      ;
; 46.891 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 3.548      ;
; 46.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 3.525      ;
; 47.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.466      ; 3.412      ;
; 47.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 3.393      ;
; 47.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.461      ; 3.393      ;
; 47.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 3.363      ;
; 47.104 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.461      ; 3.344      ;
; 47.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.461      ; 3.332      ;
; 47.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.461      ; 3.323      ;
; 47.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 3.219      ;
; 47.251 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 3.177      ;
; 47.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.465      ; 3.169      ;
; 47.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 3.133      ;
; 47.389 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 3.050      ;
; 47.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 2.967      ;
; 47.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 2.958      ;
; 47.487 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 2.955      ;
; 47.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 2.916      ;
; 47.527 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 2.913      ;
; 47.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 2.906      ;
; 47.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 2.816      ;
; 47.641 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 2.795      ;
; 47.746 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.460      ; 2.701      ;
; 47.835 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 2.610      ;
; 47.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 2.589      ;
; 47.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 2.582      ;
; 47.894 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.460      ; 2.553      ;
; 47.917 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 2.527      ;
; 47.937 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 2.507      ;
; 47.968 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.464      ; 2.483      ;
; 47.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 2.474      ;
; 48.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 2.430      ;
; 48.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 2.141      ;
; 48.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 2.075      ;
; 48.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.462      ; 1.996      ;
; 48.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 1.976      ;
; 48.490 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.947      ;
; 48.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 1.903      ;
; 48.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.768      ;
; 48.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 1.764      ;
; 48.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 1.702      ;
; 48.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 1.688      ;
; 48.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 1.650      ;
; 48.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 1.646      ;
; 48.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 1.613      ;
; 48.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 1.480      ;
; 49.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.462      ; 1.260      ;
; 49.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.464      ; 1.156      ;
; 96.637 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.312      ;
; 96.637 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.312      ;
; 96.637 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.312      ;
; 96.637 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.312      ;
; 96.637 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.312      ;
; 96.637 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.312      ;
; 96.637 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.312      ;
; 96.637 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.312      ;
; 96.637 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.312      ;
; 96.637 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.312      ;
; 96.637 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.312      ;
; 96.637 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.312      ;
; 96.637 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.312      ;
; 96.637 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.312      ;
; 96.639 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.310      ;
; 96.639 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.310      ;
; 96.639 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.310      ;
; 96.639 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.310      ;
; 96.639 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.310      ;
; 96.639 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.310      ;
; 96.639 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.310      ;
; 96.639 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.310      ;
; 96.639 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.310      ;
; 96.639 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.310      ;
; 96.639 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.310      ;
; 96.639 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.310      ;
; 96.639 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.310      ;
; 96.639 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.310      ;
; 96.677 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.269      ;
; 96.677 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.269      ;
; 96.679 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.267      ;
; 96.679 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.267      ;
; 96.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.266      ;
; 96.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.266      ;
; 96.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.266      ;
; 96.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.266      ;
; 96.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.266      ;
; 96.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.266      ;
; 96.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.266      ;
; 96.754 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.195      ;
; 96.754 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.195      ;
; 96.754 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.195      ;
; 96.754 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.195      ;
; 96.754 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.195      ;
; 96.754 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.195      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.048 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[8]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.454      ; 0.606      ;
; 0.049 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[5]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.454      ; 0.607      ;
; 0.096 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[4]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|state[4]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.294      ; 0.474      ;
; 0.122 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[4]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a4~porta_address_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.218      ; 0.444      ;
; 0.136 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[9]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a4~porta_address_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.218      ; 0.458      ;
; 0.138 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[6]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a4~porta_address_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.218      ; 0.460      ;
; 0.142 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[2]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.228      ; 0.474      ;
; 0.149 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[6]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.228      ; 0.481      ;
; 0.150 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[0]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.228      ; 0.482      ;
; 0.150 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[7]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.228      ; 0.482      ;
; 0.151 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[5]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.228      ; 0.483      ;
; 0.152 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[7]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a4~porta_address_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.218      ; 0.474      ;
; 0.156 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[3]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.228      ; 0.488      ;
; 0.157 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[1]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.228      ; 0.489      ;
; 0.161 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[5]                                                            ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|altsyncram_dn03:altsyncram1|ram_block3a2~porta_address_reg0          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.219      ; 0.484      ;
; 0.169 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[2]                                                                        ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.219      ; 0.492      ;
; 0.172 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[7]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.454      ; 0.730      ;
; 0.182 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[1]                                                                        ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.219      ; 0.505      ;
; 0.185 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxdFiltered                                                                           ; PeripheralInterface:Peripherals|bufferedUART:UART|rxdFiltered                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[0]                                                               ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[0]                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]                                                               ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|counterLoadable:MusicNoteCounter|sound                                                                  ; PeripheralInterface:Peripherals|counterLoadable:MusicNoteCounter|sound                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                             ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                               ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                               ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                             ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                             ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                             ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                                                            ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[3]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[3]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[2]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[2]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[0]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[0]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[1]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[1]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[5]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[5]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[7]                                                                           ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[7]                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PeripheralInterface:Peripherals|w_kbdStatus[0]                                                                                          ; PeripheralInterface:Peripherals|w_kbdStatus[0]                                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[5]                                                            ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|altsyncram_dn03:altsyncram1|ram_block3a0~porta_address_reg0          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.220      ; 0.511      ;
; 0.187 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[0]                                                                        ; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.219      ; 0.512      ;
; 0.192 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[2]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.454      ; 0.750      ;
; 0.193 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|sync_ffs[0]                               ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[0]                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; PeripheralInterface:Peripherals|w_serialClkCount[4]                                                                                     ; PeripheralInterface:Peripherals|w_serialClkCount[4]                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[0]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.454      ; 0.752      ;
; 0.194 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|prev_ps2_code_new                                                     ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|state.new_code                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[0]                                                  ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[0]                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[6]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.454      ; 0.755      ;
; 0.197 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]                                                                         ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.stopBit                                                                       ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.idle                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.stopBit                                                                       ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondScaler[5]                                                                ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondScaler[5]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.320      ;
; 0.201 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[10]                                                               ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondScaler[10]                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.322      ;
; 0.201 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxFilter[5]                                                                           ; PeripheralInterface:Peripherals|bufferedUART:UART|rxFilter[5]                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 0.323      ;
; 0.202 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[1]    ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 0.324      ;
; 0.202 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code_new                              ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|prev_ps2_code_new                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.323      ;
; 0.202 ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[5]                                                                       ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[5]                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.323      ;
; 0.203 ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondScaler[3]                                                                ; PeripheralInterface:Peripherals|Timer_Unit:timers|q_MicrosecondCounter[0]                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[0]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~14                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[20]                                                 ; PeripheralInterface:Peripherals|Loadable_7S8D_LED:SevenSegDisplay|w_refresh_counter[20]                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[1]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.454      ; 0.764      ;
; 0.208 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[6]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~20                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[6]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.330      ;
; 0.210 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[0]   ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[1]                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.331      ;
; 0.210 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[3]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~17                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.331      ;
; 0.210 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[3]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[2]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.331      ;
; 0.210 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[5]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~19                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.331      ;
; 0.210 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[5]                                                                ; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.331      ;
; 0.212 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|break                                                                 ; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|state.ready                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.dataBit                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.332      ;
; 0.212 ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[5]                                                                       ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[5]                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.332      ;
; 0.217 ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[2]                                                                              ; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[3]                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.338      ;
; 0.225 ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.idle                                                                          ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.dataBit                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.345      ;
; 0.233 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[9]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a24~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.454      ; 0.791      ;
; 0.253 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[5]                                                                           ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[4]                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[6]                                                                           ; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[5]                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.373      ;
; 0.262 ; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[6]                                                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a1~porta_address_reg0  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.213      ; 0.579      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                        ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.472      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                         ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|altsyncram_dn03:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.474      ;
; 0.189 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|altsyncram_dn03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.474      ;
; 0.189 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|altsyncram_dn03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.474      ;
; 0.189 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.474      ;
; 0.190 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.475      ;
; 0.190 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.475      ;
; 0.191 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                                          ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a24~portb_datain_reg0                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.479      ;
; 0.191 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.479      ;
; 0.191 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.476      ;
; 0.192 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                   ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|altsyncram_dn03:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.481      ;
; 0.192 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                                          ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a24~portb_datain_reg0                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.476      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                   ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|altsyncram_dn03:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.478      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|altsyncram_dn03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.478      ;
; 0.193 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|altsyncram_dn03:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.478      ;
; 0.193 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.478      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                                                  ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|altsyncram_dn03:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.181      ; 0.479      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                                 ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                                       ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.482      ;
; 0.194 ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                                                ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.483      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                                                                                     ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.193 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.197 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.262 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.383      ;
; 0.265 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.385      ;
; 0.301 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.303 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.309 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.591      ;
; 0.313 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.434      ;
; 0.314 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.314 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.314 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.315 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.319 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.597      ;
; 0.320 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.441      ;
; 0.321 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.442      ;
; 0.323 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.601      ;
; 0.332 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.610      ;
; 0.335 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.613      ;
; 0.336 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.614      ;
; 0.341 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.462      ;
; 0.350 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.632      ;
; 0.368 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.651      ;
; 0.369 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.651      ;
; 0.372 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.654      ;
; 0.373 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.656      ;
; 0.381 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.501      ;
; 0.383 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.665      ;
; 0.383 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.666      ;
; 0.384 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.666      ;
; 0.390 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|hAct                                                                                 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.510      ;
; 0.395 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.678      ;
; 0.395 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a3~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.678      ;
; 0.410 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 0.687      ;
; 0.434 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.554      ;
; 0.450 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.570      ;
; 0.452 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 0.729      ;
; 0.452 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.458 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 0.735      ;
; 0.458 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 0.737      ;
; 0.461 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.466 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.470 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.470 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.591      ;
; 0.471 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.591      ;
; 0.472 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.472 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.593      ;
; 0.472 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.593      ;
; 0.474 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.595      ;
; 0.477 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.598      ;
; 0.478 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.599      ;
; 0.480 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 0.757      ;
; 0.481 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.602      ;
; 0.490 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]   ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|hAct                                                                                 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.611      ;
; 0.498 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|hAct                                                                                 ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.618      ;
; 0.513 ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.633      ;
+-------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'i_CLOCK_50'                                                                                                                                                                     ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.851 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 1.088      ;
; 18.851 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 1.088      ;
; 18.851 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 1.088      ;
; 18.851 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 1.088      ;
; 18.851 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 1.088      ;
; 18.851 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 1.088      ;
; 18.851 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 1.088      ;
; 18.851 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 1.088      ;
; 18.851 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 1.088      ;
; 18.851 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.048     ; 1.088      ;
; 18.971 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 0.980      ;
; 18.971 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.dataBit ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 0.980      ;
; 18.971 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.stopBit ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 0.980      ;
; 18.971 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 0.980      ;
; 18.971 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 0.980      ;
; 18.971 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 0.980      ;
; 18.971 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]   ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.036     ; 0.980      ;
; 18.981 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[3]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 0.977      ;
; 18.981 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[4]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 0.977      ;
; 18.981 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[0]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 0.977      ;
; 18.981 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[1]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 0.977      ;
; 18.981 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[2]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 0.977      ;
; 18.981 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[5]  ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.029     ; 0.977      ;
; 19.028 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 0.924      ;
; 19.028 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 0.924      ;
; 19.028 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 0.924      ;
; 19.028 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 0.924      ;
; 19.028 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 0.924      ;
; 19.028 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.035     ; 0.924      ;
; 19.112 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.idle    ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.049     ; 0.826      ;
; 19.112 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.stopBit ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.049     ; 0.826      ;
; 19.112 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.dataBit ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.049     ; 0.826      ;
; 19.246 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent      ; i_CLOCK_50   ; i_CLOCK_50  ; 20.000       ; -0.037     ; 0.704      ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 98.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.488      ;
; 98.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.488      ;
; 98.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.488      ;
; 98.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.488      ;
; 98.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.488      ;
; 98.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.488      ;
; 98.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.488      ;
; 98.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.449      ;
; 98.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.449      ;
; 98.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.449      ;
; 98.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.449      ;
; 98.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.449      ;
; 98.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.449      ;
; 98.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.449      ;
; 98.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.365      ;
; 98.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.365      ;
; 98.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.365      ;
; 98.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.365      ;
; 98.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.365      ;
; 98.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.365      ;
; 98.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.365      ;
; 98.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.308      ;
; 98.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.308      ;
; 98.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.308      ;
; 98.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.308      ;
; 98.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.308      ;
; 98.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.308      ;
; 98.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.308      ;
; 98.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.308      ;
; 98.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.308      ;
; 98.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.308      ;
; 98.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.308      ;
; 98.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.308      ;
; 98.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.308      ;
; 98.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.308      ;
; 98.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.308      ;
; 98.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.308      ;
; 98.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.270      ;
; 98.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.270      ;
; 98.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.270      ;
; 98.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.270      ;
; 98.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.270      ;
; 98.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.270      ;
; 98.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.270      ;
; 98.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.271      ;
; 98.692 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.265      ;
; 98.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.262      ;
; 98.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.262      ;
; 98.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.262      ;
; 98.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.262      ;
; 98.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.262      ;
; 98.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.262      ;
; 98.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.262      ;
; 98.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.217      ;
; 98.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.217      ;
; 98.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.217      ;
; 98.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.217      ;
; 98.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.217      ;
; 98.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.217      ;
; 98.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.217      ;
; 98.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.217      ;
; 98.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.217      ;
; 98.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.217      ;
; 98.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.217      ;
; 98.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.217      ;
; 98.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.220      ;
; 98.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.220      ;
; 98.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.220      ;
; 98.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.220      ;
; 98.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.220      ;
; 98.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.220      ;
; 98.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.194      ;
; 98.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.194      ;
; 98.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.194      ;
; 98.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.194      ;
; 98.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.194      ;
; 98.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.194      ;
; 98.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.194      ;
; 98.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.194      ;
; 98.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.194      ;
; 98.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.194      ;
; 98.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.204      ;
; 98.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.204      ;
; 98.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.204      ;
; 98.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.204      ;
; 98.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.204      ;
; 98.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.204      ;
; 98.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.204      ;
; 98.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.196      ;
; 98.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.196      ;
; 98.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.196      ;
; 98.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.196      ;
; 98.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.196      ;
; 98.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.196      ;
; 98.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.196      ;
; 98.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.196      ;
; 98.792 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 1.179      ;
; 98.792 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 1.179      ;
; 98.792 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 1.179      ;
; 98.792 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 1.179      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'i_CLOCK_50'                                                                                                                                                                     ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.506 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txByteSent      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.627      ;
; 0.626 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.idle    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.024      ; 0.734      ;
; 0.626 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.stopBit ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.024      ; 0.734      ;
; 0.626 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txState.dataBit ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.024      ; 0.734      ;
; 0.695 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 0.817      ;
; 0.695 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 0.817      ;
; 0.695 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 0.817      ;
; 0.695 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 0.817      ;
; 0.695 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 0.817      ;
; 0.695 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.038      ; 0.817      ;
; 0.731 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[3]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.045      ; 0.860      ;
; 0.731 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[4]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.045      ; 0.860      ;
; 0.731 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[0]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.045      ; 0.860      ;
; 0.731 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[1]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.045      ; 0.860      ;
; 0.731 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[2]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.045      ; 0.860      ;
; 0.731 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[5]  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.045      ; 0.860      ;
; 0.736 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.857      ;
; 0.736 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.dataBit ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.857      ;
; 0.736 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.stopBit ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.857      ;
; 0.736 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[3]   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.857      ;
; 0.736 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[1]   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.857      ;
; 0.736 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.857      ;
; 0.736 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[2]   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.857      ;
; 0.850 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.026      ; 0.960      ;
; 0.850 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.026      ; 0.960      ;
; 0.850 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.026      ; 0.960      ;
; 0.850 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.026      ; 0.960      ;
; 0.850 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.026      ; 0.960      ;
; 0.850 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.026      ; 0.960      ;
; 0.850 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[1]   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.026      ; 0.960      ;
; 0.850 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[0]   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.026      ; 0.960      ;
; 0.850 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[2]   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.026      ; 0.960      ;
; 0.850 ; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset ; PeripheralInterface:Peripherals|bufferedUART:UART|txBitCount[3]   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.026      ; 0.960      ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.800      ;
; 0.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.800      ;
; 0.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.800      ;
; 0.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.800      ;
; 0.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.800      ;
; 0.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.800      ;
; 0.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.800      ;
; 0.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.800      ;
; 0.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.800      ;
; 0.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.800      ;
; 0.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.800      ;
; 0.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.800      ;
; 0.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.800      ;
; 0.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.800      ;
; 0.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.800      ;
; 0.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.800      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.802      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.802      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.802      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.802      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.802      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.802      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.802      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.802      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.802      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.802      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.802      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.802      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.802      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.802      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.802      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.802      ;
; 0.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.811      ;
; 0.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.814      ;
; 0.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.841      ;
; 0.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.841      ;
; 0.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.841      ;
; 0.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.841      ;
; 0.716 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.835      ;
; 0.716 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.835      ;
; 0.716 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.835      ;
; 0.716 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.835      ;
; 0.716 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.835      ;
; 0.716 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.835      ;
; 0.716 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.835      ;
; 0.716 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.835      ;
; 0.716 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.835      ;
; 0.716 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.835      ;
; 0.716 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.835      ;
; 0.716 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.835      ;
; 0.716 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.835      ;
; 0.716 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.835      ;
; 0.716 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.835      ;
; 0.716 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.835      ;
; 0.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.838      ;
; 0.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.838      ;
; 0.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.838      ;
; 0.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.838      ;
; 0.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.838      ;
; 0.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.843      ;
; 0.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.843      ;
; 0.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.843      ;
; 0.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.843      ;
; 0.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.843      ;
; 0.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_9a34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.843      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.844      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.844      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.844      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.844      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.844      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.844      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.851      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.851      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.851      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.851      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.851      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.851      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.851      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.851      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.851      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.851      ;
; 0.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.922      ;
; 0.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.922      ;
; 0.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.922      ;
; 0.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.922      ;
; 0.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.922      ;
; 0.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.922      ;
; 0.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.922      ;
; 0.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.922      ;
; 0.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.936      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.942      ;
; 0.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.951      ;
; 0.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.951      ;
; 0.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.951      ;
; 0.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.951      ;
; 0.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.951      ;
; 0.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.951      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.959      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.959      ;
; 0.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.957      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 37.831 ns




+-------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                           ;
+-------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                             ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                  ; 1.291  ; 0.048 ; 18.024   ; 0.506   ; 7.421               ;
;  Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 4.544  ; 0.193 ; N/A      ; N/A     ; 7.421               ;
;  altera_reserved_tck                                              ; 42.552 ; 0.186 ; 97.372   ; 0.677   ; 49.276              ;
;  i_CLOCK_50                                                       ; 1.291  ; 0.048 ; 18.024   ; 0.506   ; 9.199               ;
; Design-wide TNS                                                   ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                              ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  i_CLOCK_50                                                       ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_BUZZER            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_SerTxd            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_VideoVect[0]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_VideoVect[1]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_VideoVect[2]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_hSync             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vSync             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[0] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[1] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[2] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[3] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[4] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[5] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[6] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Anode_Activate[7] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED7Seg_out[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDRing_out[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_CLOCK_50              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; n_reset                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_dipSwitch[5]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_dipSwitch[1]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_switch[0]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_dipSwitch[6]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_dipSwitch[2]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_switch[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_dipSwitch[7]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_dipSwitch[3]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_switch[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_dipSwitch[4]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_dipSwitch[0]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_SerRxd                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_ps2Clk                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_ps2Data               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_BUZZER            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_SerTxd            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_VideoVect[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_VideoVect[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; o_VideoVect[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; o_hSync             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_vSync             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[4] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[5] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.09 V              ; -0.00518 V          ; 0.199 V                              ; 0.274 V                              ; 5.46e-09 s                  ; 5.35e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.56e-08 V                  ; 3.09 V             ; -0.00518 V         ; 0.199 V                             ; 0.274 V                             ; 5.46e-09 s                 ; 5.35e-09 s                 ; Yes                       ; No                        ;
; o_Anode_Activate[6] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[7] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.09 V              ; -0.00518 V          ; 0.199 V                              ; 0.274 V                              ; 5.46e-09 s                  ; 5.35e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.56e-08 V                  ; 3.09 V             ; -0.00518 V         ; 0.199 V                             ; 0.274 V                             ; 5.46e-09 s                 ; 5.35e-09 s                 ; Yes                       ; No                        ;
; o_LED7Seg_out[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.09 V              ; -0.0054 V           ; 0.289 V                              ; 0.269 V                              ; 5.45e-09 s                  ; 5.34e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.47e-08 V                  ; 3.09 V             ; -0.0054 V          ; 0.289 V                             ; 0.269 V                             ; 5.45e-09 s                 ; 5.34e-09 s                 ; Yes                       ; No                        ;
; o_LEDRing_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; o_LEDRing_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_BUZZER            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_SerTxd            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_VideoVect[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_VideoVect[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; o_VideoVect[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; o_hSync             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_vSync             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[4] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[5] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.00235 V          ; 0.081 V                              ; 0.192 V                              ; 6.63e-09 s                  ; 6.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.00235 V         ; 0.081 V                             ; 0.192 V                             ; 6.63e-09 s                 ; 6.71e-09 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[6] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_Anode_Activate[7] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.00235 V          ; 0.081 V                              ; 0.192 V                              ; 6.63e-09 s                  ; 6.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.00235 V         ; 0.081 V                             ; 0.192 V                             ; 6.63e-09 s                 ; 6.71e-09 s                 ; Yes                       ; Yes                       ;
; o_LED7Seg_out[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.09 V              ; -0.00237 V          ; 0.121 V                              ; 0.213 V                              ; 6.61e-09 s                  ; 6.63e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.09 V             ; -0.00237 V         ; 0.121 V                             ; 0.213 V                             ; 6.61e-09 s                 ; 6.63e-09 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDRing_out[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00497 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00497 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_BUZZER            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_SerTxd            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_VideoVect[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_VideoVect[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_VideoVect[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_hSync             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_vSync             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[4] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[5] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; o_Anode_Activate[6] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Anode_Activate[7] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LED7Seg_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; o_LED7Seg_out[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; o_LEDRing_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_LEDRing_out[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                 ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                       ; To Clock                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                              ; altera_reserved_tck                                              ; 9938     ; 0        ; 197      ; 0        ;
; i_CLOCK_50                                                       ; i_CLOCK_50                                                       ; 63180357 ; 0        ; 0        ; 0        ;
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 3102     ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                  ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                       ; To Clock                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                              ; altera_reserved_tck                                              ; 9938     ; 0        ; 197      ; 0        ;
; i_CLOCK_50                                                       ; i_CLOCK_50                                                       ; 63180357 ; 0        ; 0        ; 0        ;
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; 3102     ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------+------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 258      ; 0        ; 0        ; 0        ;
; i_CLOCK_50          ; i_CLOCK_50          ; 33       ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 258      ; 0        ; 0        ; 0        ;
; i_CLOCK_50          ; i_CLOCK_50          ; 33       ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 874   ; 874  ;
; Unconstrained Output Ports      ; 35    ; 35   ;
; Unconstrained Output Port Paths ; 290   ; 290  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-----------+---------------+
; Target                                                                                                                                                     ; Clock                                                            ; Type      ; Status        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-----------+---------------+
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a24~porta_address_reg0 ;                                                                  ; Base      ; Unconstrained ;
; PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                             ;                                                                  ; Base      ; Unconstrained ;
; PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result                             ;                                                                  ; Base      ; Unconstrained ;
; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]                                                                                           ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; altera_reserved_tck                                                                                                                                        ; altera_reserved_tck                                              ; Base      ; Constrained   ;
; i_CLOCK_50                                                                                                                                                 ; i_CLOCK_50                                                       ; Base      ; Constrained   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SerRxd            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Clk            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Data           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_switch[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_switch[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_switch[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_reset             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_BUZZER            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SerTxd            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_VideoVect[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_VideoVect[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_VideoVect[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_hSync             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SerRxd            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_dipSwitch[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Clk            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Data           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_switch[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_switch[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_switch[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_reset             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Anode_Activate[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_BUZZER            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED7Seg_out[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LEDRing_out[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SerTxd            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_VideoVect[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_VideoVect[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_VideoVect[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_hSync             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Jun 11 20:12:00 2019
Info: Command: quartus_sta R32V2020 -c R32V2020
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name i_CLOCK_50 i_CLOCK_50
    Info (332110): create_generated_clock -source {Peripherals|clockGen|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name {Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]} {Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a24~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[7] is being clocked by BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a24~porta_address_reg0
Warning (332060): Node: PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] is being clocked by PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
Warning (332060): Node: PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] is being clocked by PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.291
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.291               0.000 i_CLOCK_50 
    Info (332119):     4.544               0.000 Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    42.552               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.230
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.230               0.000 i_CLOCK_50 
    Info (332119):     0.356               0.000 altera_reserved_tck 
    Info (332119):     0.360               0.000 Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 18.024
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.024               0.000 i_CLOCK_50 
    Info (332119):    97.372               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.901
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.901               0.000 i_CLOCK_50 
    Info (332119):     1.241               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 7.421
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.421               0.000 Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.413               0.000 i_CLOCK_50 
    Info (332119):    49.471               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.289 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a24~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[7] is being clocked by BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a24~porta_address_reg0
Warning (332060): Node: PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] is being clocked by PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
Warning (332060): Node: PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] is being clocked by PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.233
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.233               0.000 i_CLOCK_50 
    Info (332119):     5.684               0.000 Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    43.396               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.200
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.200               0.000 i_CLOCK_50 
    Info (332119):     0.310               0.000 altera_reserved_tck 
    Info (332119):     0.318               0.000 Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 18.229
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.229               0.000 i_CLOCK_50 
    Info (332119):    97.630               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.806
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.806               0.000 i_CLOCK_50 
    Info (332119):     1.120               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 7.434
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.434               0.000 Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.413               0.000 i_CLOCK_50 
    Info (332119):    49.417               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.671 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a24~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[7] is being clocked by BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_d644:auto_generated|altsyncram_kn43:altsyncram1|ram_block3a24~porta_address_reg0
Warning (332060): Node: PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] is being clocked by PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
Warning (332060): Node: PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] is being clocked by PeripheralInterface:Peripherals|Mem_Mapped_XVGA:SVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 9.335
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.335               0.000 Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.489               0.000 i_CLOCK_50 
    Info (332119):    45.935               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.048
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.048               0.000 i_CLOCK_50 
    Info (332119):     0.186               0.000 altera_reserved_tck 
    Info (332119):     0.193               0.000 Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 18.851
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.851               0.000 i_CLOCK_50 
    Info (332119):    98.463               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.506
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.506               0.000 i_CLOCK_50 
    Info (332119):     0.677               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 7.428
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.428               0.000 Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.199               0.000 i_CLOCK_50 
    Info (332119):    49.276               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 37.831 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4858 megabytes
    Info: Processing ended: Tue Jun 11 20:12:07 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


