# Microsemi Tcl Script
# libero
# Date: Fri Jul  2 13:54:03 2021
# !! CAUTION !!
# This script has been manually edited from the one autogenerated by libero.
#
new_project -location {./synth_TOP-LEVEL} \
            -name {TOP-LEVEL} \
            -project_description {} \
            -block_mode 0 \
            -standalone_peripheral_initialization 0 \
            -instantiate_in_smartdesign 1 \
            -ondemand_build_dh 1 \
            -use_relative_path 0 \
            -linked_files_root_dir_env {} \
            -hdl {VERILOG} \
            -family {SmartFusion2} \
            -die {M2S090T} \
            -package {484 FBGA} \
            -speed {STD} \
            -die_voltage {1.2} \
            -part_range {COM} \
            -adv_options {DSW_VCCA_VOLTAGE_RAMP_RATE:100_MS} \
            -adv_options {IO_DEFT_STD:LVCMOS 2.5V} \
            -adv_options {PLL_SUPPLY:PLL_SUPPLY_25} \
            -adv_options {RESTRICTPROBEPINS:1} \
            -adv_options {RESTRICTSPIPINS:0} \
            -adv_options {SYSTEM_CONTROLLER_SUSPEND_MODE:0} \
            -adv_options {TEMPR:COM} \
            -adv_options {VCCI_1.2_VOLTR:COM} \
            -adv_options {VCCI_1.5_VOLTR:COM} \
            -adv_options {VCCI_1.8_VOLTR:COM} \
            -adv_options {VCCI_2.5_VOLTR:COM} \
            -adv_options {VCCI_3.3_VOLTR:COM} \
            -adv_options {VOLTR:COM} 

import_files \
         -convert_EDN_to_HDL 0 \
         -hdl_source {./Wrap_TOP-LEVEL.v} \
         -hdl_source {./system.v} \
         -hdl_source {../../common/src_bsc_lib_RTL/ASSIGN1.v} \
         -hdl_source {../../common/src_bsc_lib_RTL/ResetInverter.v} \
         -hdl_source {../../common/src_bsc_lib_RTL/MakeResetA.v} \
         -hdl_source {../../common/src_bsc_lib_RTL/SyncResetA.v} \
         -hdl_source {../../common/src_bsc_lib_RTL/SyncWire.v} \
         -hdl_source {../../common/src_bsc_lib_RTL/SyncHandshake.v} \
         -hdl_source {../../common/src_bsc_lib_RTL/SyncFIFOLevel.v} \
         -hdl_source {../../common/src_bsc_lib_RTL/BRAM1BELoad.v} \
         -hdl_source {../../common/src_bsc_lib_RTL/BRAM1BE.v} \
         -hdl_source {../../common/src_bsc_lib_RTL/BRAM2BELoad.v} \
         -hdl_source {../../common/src_bsc_lib_RTL/BRAM2BE.v} \
         -hdl_source {../../common/src_bsc_lib_RTL/BRAM2.v} \
         -hdl_source {../../common/src_bsc_lib_RTL/FIFO10.v} \
         -hdl_source {../../common/src_bsc_lib_RTL/FIFO1.v} \
         -hdl_source {../../common/src_bsc_lib_RTL/FIFO20.v} \
         -hdl_source {../../common/src_bsc_lib_RTL/FIFO2.v} \
         -hdl_source {../../common/src_bsc_lib_RTL/FIFOL1.v} \
         -hdl_source {../../common/src_bsc_lib_RTL/RegFileLoad.v} \
         -hdl_source {../../common/src_bsc_lib_RTL/RegFile.v} \
         -hdl_source {../../common/src_bsc_lib_RTL/RevertReg.v} \
         -hdl_source {../../common/src_bsc_lib_RTL/SizedFIFO0.v} \
         -hdl_source {../../common/src_bsc_lib_RTL/SizedFIFO.v}
import_files \
         -convert_EDN_to_HDL 0 \
         -sdc {./timing-synth.sdc} \
         -sdc {./timing-pnr.sdc} \
         -sdc {./timing.sdc}
build_design_hierarchy 
set_root -module {wrap::work} 
build_design_hierarchy 
organize_tool_files -tool {SYNTHESIZE} -file {./synth_TOP-LEVEL/constraint/timing-synth.sdc} -module {wrap::work} -input_type {constraint} 
organize_tool_files -tool {PLACEROUTE} -file {./synth_TOP-LEVEL/constraint/timing-pnr.sdc} -module {wrap::work} -input_type {constraint} 
organize_tool_files -tool {VERIFYTIMING} -file {./synth_TOP-LEVEL/constraint/timing.sdc} -module {wrap::work} -input_type {constraint} 

configure_tool -name {SYNTHESIZE} -params {BLOCK_MODE:false} -params {BLOCK_PLACEMENT_CONFLICTS:ERROR} -params {BLOCK_ROUTING_CONFLICTS:LOCK} -params {CLOCK_ASYNC:12} -params {CLOCK_DATA:5000} -params {CLOCK_GLOBAL:2} -params {PA4_GB_COUNT:16} -params {PA4_GB_MAX_RCLKINT_INSERTION:16} -params {PA4_GB_MIN_GB_FANOUT_TO_USE_RCLKINT:300} -params {RAM_OPTIMIZED_FOR_POWER:0} -params {RETIMING:true} -params {SYNPLIFY_OPTIONS:} -params {SYNPLIFY_TCL_FILE:} 
run_tool -name {CONSTRAINT_MANAGEMENT} 
configure_tool -name {SYNTHESIZE} -params {BLOCK_MODE:false} -params {BLOCK_PLACEMENT_CONFLICTS:ERROR} -params {BLOCK_ROUTING_CONFLICTS:LOCK} -params {CLOCK_ASYNC:12} -params {CLOCK_DATA:5000} -params {CLOCK_GLOBAL:2} -params {PA4_GB_COUNT:16} -params {PA4_GB_MAX_RCLKINT_INSERTION:16} -params {PA4_GB_MIN_GB_FANOUT_TO_USE_RCLKINT:300} -params {RAM_OPTIMIZED_FOR_POWER:0} -params {RETIMING:true} -params {SYNPLIFY_OPTIONS:} -params {SYNPLIFY_TCL_FILE:} 
run_tool -name {SYNTHESIZE} 
configure_tool -name {PLACEROUTE} -params {DELAY_ANALYSIS:MAX} -params {EFFORT_LEVEL:true} -params {INCRPLACEANDROUTE:false} -params {IOREG_COMBINING:true} -params {MULTI_PASS_CRITERIA:VIOLATIONS} -params {MULTI_PASS_LAYOUT:true} -params {NUM_MULTI_PASSES:1} -params {PDPR:false} -params {RANDOM_SEED:0} -params {REPAIR_MIN_DELAY:false} -params {SLACK_CRITERIA:WORST_SLACK} -params {SPECIFIC_CLOCK:} -params {START_SEED_INDEX:1} -params {STOP_ON_FIRST_PASS:true} -params {TDPR:true} 
get_tool_state -name {COMPILE} 
get_tool_state -name {SYNTHESIZE} 
get_tool_options -name {PLACEROUTE} -params {"REPAIR_MIN_DELAY"} 
run_tool -name {VERIFYTIMING} -script {report_timing.tcl} -no_demand_driven_layout 1 
update_and_run_tool -name {PLACEROUTE} 
run_tool -name {VERIFYTIMING} -script {report_timing.tcl} -no_demand_driven_layout 1 
set_tool_state -name {PLACEROUTE} -state {Tool successfully run} 
clean_tool -name {VERIFYTIMING} 
configure_tool -name {VERIFYTIMING} -params {CONSTRAINTS_COVERAGE:1} -params {FORMAT:TEXT} -params {MAX_EXPANDED_PATHS_TIMING:10} -params {MAX_EXPANDED_PATHS_VIOLATION:0} -params {MAX_PARALLEL_PATHS_TIMING:1} -params {MAX_PARALLEL_PATHS_VIOLATION:1} -params {MAX_PATHS_INTERACTIVE_REPORT:1000} -params {MAX_PATHS_TIMING:50} -params {MAX_PATHS_VIOLATION:20} -params {MAX_TIMING_FAST_HV_LT:0} -params {MAX_TIMING_MULTI_CORNER:1} -params {MAX_TIMING_SLOW_LV_HT:0} -params {MAX_TIMING_VIOLATIONS_FAST_HV_LT:0} -params {MAX_TIMING_VIOLATIONS_MULTI_CORNER:1} -params {MAX_TIMING_VIOLATIONS_SLOW_LV_HT:0} -params {MIN_TIMING_FAST_HV_LT:0} -params {MIN_TIMING_MULTI_CORNER:0} -params {MIN_TIMING_SLOW_LV_HT:0} -params {MIN_TIMING_VIOLATIONS_FAST_HV_LT:0} -params {MIN_TIMING_VIOLATIONS_MULTI_CORNER:0} -params {MIN_TIMING_VIOLATIONS_SLOW_LV_HT:0} -params {SLACK_THRESHOLD_VIOLATION:0.0} -params {SMART_INTERACTIVE:true} 
run_tool -name {VERIFYTIMING} 
