@article{Bryant1986, 
	author = {Bryant, Randal E.}, 
	title = {Graph-Based Algorithms for Boolean Function Manipulation}, 
	journal = {IEEE Trans. Comput.}, 
	issue_date = {August 1986}, volume = {35}, 
	number = {8}, 
	month = aug, 
	year = {1986}, 
	issn = {0018-9340}, 
	pages = {677--691}, 
	numpages = {15}, 
	url = {http://dx.doi.org/10.1109/TC.1986.1676819}, 
	doi = {10.1109/TC.1986.1676819}, 
	acmid = {6433}, 
	publisher = {IEEE Computer Society}, address = {Washington, DC, USA}, 
	keywords = {Boolean functions, binary decision diagrams, logic design verification, symbolic manipulation, symbolic manipulation, Boolean functions, binary decision diagrams, logic design verification}, 
}

@article{Somenzi1999,
	title = {Binary Decision Diagrams},
	author = {Fabio Somenzi},
	year = {1999}
	url = {http://www.ecs.umass.edu/ece/labs/vlsicad/ece667/reading/somenzi99bdd.pdf},
}

@misc{queen8,
	title = {Eight queens puzzle},
	url = {https://en.wikipedia.org/wiki/Eight_queens_puzzle},
}

@TECHREPORT{IntroZDD,
    author = {Alan Mishchenko},
    title = {An introduction to zero-suppressed binary decision diagrams},
    institution = {in ‘Proceedings of the 12th Symposium on the Integration of Symbolic Computation and Mechanized Reasoning},
    year = {2001}
}

@inproceedings{IntroMDD,
    author={D. M. Miller and R. Drechsler},
    booktitle={Proceedings. 1998 28th IEEE International Symposium on Multiple- Valued Logic (Cat. No.98CB36138)},
    title={Implementing a multiple-valued decision diagram package},
    year={1998},
    pages={52-57},
    keywords={decision tables;logic design;multivalued logic;decision diagram;level interchange;logic functions;matrix method;multiple-valued;multiple-valued decision diagrams;Boolean functions;Data structures;Identity-based encryption;Input variables;Logic;Navigation;Packaging;Reactive power;Read only memory},
    doi={10.1109/ISMVL.1998.679287},
    ISSN={0195-623X},
    month={May},
}
@inproceedings{IntroMddRolf,
    author={D. M. Miller and R. Drechsler},
    booktitle={Proceedings 32nd IEEE International Symposium on Multiple-Valued Logic},
    title={On the construction of multiple-valued decision diagrams},
    year={2002},
    pages={245-253},
    keywords={decision diagrams;directed graphs;multivalued logic;MAX;MV-CASE primitive;binary functions;cyclic negations;directed graph;experimental results;if-then-else;logic functions;multiple-valued decision diagrams;multiple-valued functions;recursive MIN;Art;Binary decision diagrams;Boolean functions;Computer aided software engineering;Computer science;Data structures;Logic functions;Logic testing;Packaging;Very large scale integration},
    doi={10.1109/ISMVL.2002.1011095},
    month={},
}

@inproceedings{MinatoVariants,
    author={S. Minato and N. Ishiura and S. Yajima},
    booktitle={27th ACM/IEEE Design Automation Conference},
    title={Shared binary decision diagram with attributed edges for efficient Boolean function manipulation},
    year={1990},
    pages={52-57},
    keywords={Boolean functions;logic CAD;Boolean function manipulation;algorithm;attributed edges;graph representations;input variables;shared binary decision diagrams;Application software;Binary decision diagrams;Boolean functions;Data structures;Design automation;Digital systems;Information science;Input variables;Inverters;System testing},
    doi={10.1109/DAC.1990.114828},
    ISSN={0738-100X},
    month={Jun},
}

@inproceedings{BryantVariantN,
    address = {New York, NY, USA},
    author = {Brace, Karl S. and Rudell, Richard L. and Bryant, Randal E.},
    booktitle = {Proceedings of the 27th ACM/IEEE Design Automation Conference},
    doi = {10.1145/123186.123222},
    isbn = {0-89791-363-9},
    keywords = {bdd, ee741},
    location = {Orlando, Florida, United States},
    pages = {40--45},
    publisher = {ACM},
    series = {DAC '90},
    title = {{Efficient implementation of a BDD package}},
    url = {http://dx.doi.org/10.1145/123186.123222},
    year = {1990}
}

@inproceedings{RolfVariantDual,
    author={D. M. Miller and R. Drechsler},
    booktitle={Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Symposium on},
    title={Dual edge operations in reduced ordered binary decision diagrams},
    year={1998},
    volume={6},
    pages={159-162 vol.6},
    keywords={Boolean functions;directed graphs;reduced order systems;Boolean functions;ROBDDs;dual edge markers;dual edge operations;input negation;output negation;overall processing speed;per node processing cost;reduced ordered binary decision diagrams;sifting;storage overhead;variable reordering problem;Binary decision diagrams;Boolean functions;Computer science;Costs;Data structures;Maintenance engineering;Packaging;Testing;Very large scale integration},
    doi={10.1109/ISCAS.1998.705236},
    month={May},
}

@inproceedings{RolfVariantCopy,
    author={D. Jankovic and R. S. Stankovic and R. Drechsler},
    booktitle={Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools},
    title={Decision diagram optimization using copy properties},
    year={2002},
    pages={236-243},
    keywords={Reed-Muller codes;Walsh functions;binary decision diagrams;logic design;Reed-Muller functions;Walsh functions;copy properties;decision diagram optimization;discrete functions;multi-terminal binary decision diagrams;Arithmetic;Binary codes;Binary decision diagrams;Boolean functions;Computer science;Data structures;Decision trees;Libraries;Logic},
    doi={10.1109/DSD.2002.1115374},
    month={},
}



@inproceedings{BenchSatlib,
    author = {Holger H. Hoos and Thomas Stützle},
    title = {SATLIB: An Online Resource for Research on SAT},
    booktitle = {},
    year = {2000},
    pages = {283--292},
    publisher = {IOS Press}
}

@techreport{BenchLgsynth91,
    title={Logic Synthesis and Optimization Benchmarks User Guide: Version 3.0},
    author={Yang, S.},
    year={1991},
    publisher={Microelectronics Center of North Carolina (MCNC)}
    institution = {MCNC Technical Report},
    month = jan,
}

@article{BenchIscas99, 
    author={Corno, F. and Reorda, M.S. and Squillero, G.}, 
    journal={Design Test of Computers, IEEE}, 
    title={RT-level ITC'99 benchmarks and first ATPG results}, 
    year={2000}, 
    month={Jul}, 
    volume={17}, 
    number={3}, 
    pages={44-53}, 
    keywords={Automatic test pattern generation;Logic testing;Performance evaluation;ATPG;ATPG tools;RT-level benchmarks;Algorithm design and analysis;Automatic test pattern generation;Automatic testing;Benchmark testing;Circuit faults;Circuit synthesis;Circuit testing;Libraries;Logic testing;Prototypes}, 
    doi={10.1109/54.867894}, 
    ISSN={0740-7475},
}
