7,8c7,8
<  cpu0.cycles_with_issue : Accumulator : Sum.u64 = 199992; SumSQ.u64 = 199992; Count.u64 = 199992; Min.u64 = 1; Max.u64 = 1; 
<  cpu0.cycles_no_issue : Accumulator : Sum.u64 = 658083; SumSQ.u64 = 658083; Count.u64 = 658083; Min.u64 = 1; Max.u64 = 1; 
---
>  cpu0.cycles_with_issue : Accumulator : Sum.u64 = 199993; SumSQ.u64 = 199993; Count.u64 = 199993; Min.u64 = 1; Max.u64 = 1; 
>  cpu0.cycles_no_issue : Accumulator : Sum.u64 = 654504; SumSQ.u64 = 654504; Count.u64 = 654504; Min.u64 = 1; Max.u64 = 1; 
12,13c12,13
<  cpu0.req_latency : Accumulator : Sum.u64 = 8334859; SumSQ.u64 = 1164061219; Count.u64 = 200000; Min.u64 = 1; Max.u64 = 1125; 
<  cpu0.time : Accumulator : Sum.u64 = 429038; SumSQ.u64 = 184073605444; Count.u64 = 1; Min.u64 = 429038; Max.u64 = 429038; 
---
>  cpu0.req_latency : Accumulator : Sum.u64 = 8252035; SumSQ.u64 = 1132100093; Count.u64 = 200000; Min.u64 = 1; Max.u64 = 1002; 
>  cpu0.time : Accumulator : Sum.u64 = 427249; SumSQ.u64 = 182541708001; Count.u64 = 1; Min.u64 = 427249; Max.u64 = 427249; 
15,17c15,17
<  cpu0.cycles_max_issue : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
<  cpu0.cycles_max_reorder : Accumulator : Sum.u64 = 99985; SumSQ.u64 = 99985; Count.u64 = 99985; Min.u64 = 1; Max.u64 = 1; 
<  cpu0.cycles : Accumulator : Sum.u64 = 858076; SumSQ.u64 = 858076; Count.u64 = 858076; Min.u64 = 1; Max.u64 = 1; 
---
>  cpu0.cycles_max_issue : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
>  cpu0.cycles_max_reorder : Accumulator : Sum.u64 = 99986; SumSQ.u64 = 99986; Count.u64 = 99986; Min.u64 = 1; Max.u64 = 1; 
>  cpu0.cycles : Accumulator : Sum.u64 = 854498; SumSQ.u64 = 854498; Count.u64 = 854498; Min.u64 = 1; Max.u64 = 1; 
24,25c24,25
<  cpu1.cycles_with_issue : Accumulator : Sum.u64 = 199991; SumSQ.u64 = 199991; Count.u64 = 199991; Min.u64 = 1; Max.u64 = 1; 
<  cpu1.cycles_no_issue : Accumulator : Sum.u64 = 803250; SumSQ.u64 = 803250; Count.u64 = 803250; Min.u64 = 1; Max.u64 = 1; 
---
>  cpu1.cycles_with_issue : Accumulator : Sum.u64 = 199992; SumSQ.u64 = 199992; Count.u64 = 199992; Min.u64 = 1; Max.u64 = 1; 
>  cpu1.cycles_no_issue : Accumulator : Sum.u64 = 801791; SumSQ.u64 = 801791; Count.u64 = 801791; Min.u64 = 1; Max.u64 = 1; 
29,30c29,30
<  cpu1.req_latency : Accumulator : Sum.u64 = 9202479; SumSQ.u64 = 1245379773; Count.u64 = 200000; Min.u64 = 1; Max.u64 = 1026; 
<  cpu1.time : Accumulator : Sum.u64 = 501621; SumSQ.u64 = 251623627641; Count.u64 = 1; Min.u64 = 501621; Max.u64 = 501621; 
---
>  cpu1.req_latency : Accumulator : Sum.u64 = 9143510; SumSQ.u64 = 1224476380; Count.u64 = 200000; Min.u64 = 1; Max.u64 = 1011; 
>  cpu1.time : Accumulator : Sum.u64 = 500892; SumSQ.u64 = 250892795664; Count.u64 = 1; Min.u64 = 500892; Max.u64 = 500892; 
32,42c32,42
<  cpu1.cycles_max_issue : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
<  cpu1.cycles_max_reorder : Accumulator : Sum.u64 = 99985; SumSQ.u64 = 99985; Count.u64 = 99985; Min.u64 = 1; Max.u64 = 1; 
<  cpu1.cycles : Accumulator : Sum.u64 = 1003242; SumSQ.u64 = 1003242; Count.u64 = 1003242; Min.u64 = 1; Max.u64 = 1; 
<  l1cache0.prefetch_opportunities : Accumulator : Sum.u64 = 76461; SumSQ.u64 = 76461; Count.u64 = 76461; Min.u64 = 1; Max.u64 = 1; 
<  l1cache0.prefetches_issued : Accumulator : Sum.u64 = 66952; SumSQ.u64 = 66952; Count.u64 = 66952; Min.u64 = 1; Max.u64 = 1; 
<  l1cache0.prefetches_canceled_by_page_boundary : Accumulator : Sum.u64 = 1217; SumSQ.u64 = 1217; Count.u64 = 1217; Min.u64 = 1; Max.u64 = 1; 
<  l1cache0.prefetches_canceled_by_history : Accumulator : Sum.u64 = 9509; SumSQ.u64 = 9509; Count.u64 = 9509; Min.u64 = 1; Max.u64 = 1; 
<  l1cache0.Prefetch_requests : Accumulator : Sum.u64 = 66952; SumSQ.u64 = 66952; Count.u64 = 66952; Min.u64 = 1; Max.u64 = 1; 
<  l1cache0.Prefetch_drops : Accumulator : Sum.u64 = 148; SumSQ.u64 = 148; Count.u64 = 148; Min.u64 = 1; Max.u64 = 1; 
<  l1cache0.TotalEventsReceived : Accumulator : Sum.u64 = 604555; SumSQ.u64 = 604555; Count.u64 = 604555; Min.u64 = 1; Max.u64 = 1; 
<  l1cache0.TotalEventsReplayed : Accumulator : Sum.u64 = 21739; SumSQ.u64 = 21739; Count.u64 = 21739; Min.u64 = 1; Max.u64 = 1; 
---
>  cpu1.cycles_max_issue : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
>  cpu1.cycles_max_reorder : Accumulator : Sum.u64 = 99986; SumSQ.u64 = 99986; Count.u64 = 99986; Min.u64 = 1; Max.u64 = 1; 
>  cpu1.cycles : Accumulator : Sum.u64 = 1001784; SumSQ.u64 = 1001784; Count.u64 = 1001784; Min.u64 = 1; Max.u64 = 1; 
>  l1cache0.prefetch_opportunities : Accumulator : Sum.u64 = 76418; SumSQ.u64 = 76418; Count.u64 = 76418; Min.u64 = 1; Max.u64 = 1; 
>  l1cache0.prefetches_issued : Accumulator : Sum.u64 = 66981; SumSQ.u64 = 66981; Count.u64 = 66981; Min.u64 = 1; Max.u64 = 1; 
>  l1cache0.prefetches_canceled_by_page_boundary : Accumulator : Sum.u64 = 1308; SumSQ.u64 = 1308; Count.u64 = 1308; Min.u64 = 1; Max.u64 = 1; 
>  l1cache0.prefetches_canceled_by_history : Accumulator : Sum.u64 = 9437; SumSQ.u64 = 9437; Count.u64 = 9437; Min.u64 = 1; Max.u64 = 1; 
>  l1cache0.Prefetch_requests : Accumulator : Sum.u64 = 66981; SumSQ.u64 = 66981; Count.u64 = 66981; Min.u64 = 1; Max.u64 = 1; 
>  l1cache0.Prefetch_drops : Accumulator : Sum.u64 = 139; SumSQ.u64 = 139; Count.u64 = 139; Min.u64 = 1; Max.u64 = 1; 
>  l1cache0.TotalEventsReceived : Accumulator : Sum.u64 = 604245; SumSQ.u64 = 604245; Count.u64 = 604245; Min.u64 = 1; Max.u64 = 1; 
>  l1cache0.TotalEventsReplayed : Accumulator : Sum.u64 = 20720; SumSQ.u64 = 20720; Count.u64 = 20720; Min.u64 = 1; Max.u64 = 1; 
44,46c44,46
<  l1cache0.CacheHits : Accumulator : Sum.u64 = 97938; SumSQ.u64 = 97938; Count.u64 = 97938; Min.u64 = 1; Max.u64 = 1; 
<  l1cache0.GetSHit_Arrival : Accumulator : Sum.u64 = 3782; SumSQ.u64 = 3782; Count.u64 = 3782; Min.u64 = 1; Max.u64 = 1; 
<  l1cache0.GetXHit_Arrival : Accumulator : Sum.u64 = 94155; SumSQ.u64 = 94155; Count.u64 = 94155; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache0.CacheHits : Accumulator : Sum.u64 = 98145; SumSQ.u64 = 98145; Count.u64 = 98145; Min.u64 = 1; Max.u64 = 1; 
>  l1cache0.GetSHit_Arrival : Accumulator : Sum.u64 = 3819; SumSQ.u64 = 3819; Count.u64 = 3819; Min.u64 = 1; Max.u64 = 1; 
>  l1cache0.GetXHit_Arrival : Accumulator : Sum.u64 = 94325; SumSQ.u64 = 94325; Count.u64 = 94325; Min.u64 = 1; Max.u64 = 1; 
51c51
<  l1cache0.CacheMisses : Accumulator : Sum.u64 = 168866; SumSQ.u64 = 168866; Count.u64 = 168866; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache0.CacheMisses : Accumulator : Sum.u64 = 168697; SumSQ.u64 = 168697; Count.u64 = 168697; Min.u64 = 1; Max.u64 = 1; 
53c53
<  l1cache0.GetXMiss_Arrival : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache0.GetXMiss_Arrival : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
55,56c55,56
<  l1cache0.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
<  l1cache0.GetXMiss_Blocked : Accumulator : Sum.u64 = 5844; SumSQ.u64 = 5844; Count.u64 = 5844; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache0.GetSMiss_Blocked : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
>  l1cache0.GetXMiss_Blocked : Accumulator : Sum.u64 = 5673; SumSQ.u64 = 5673; Count.u64 = 5673; Min.u64 = 1; Max.u64 = 1; 
58c58
<  l1cache0.GetS_recv : Accumulator : Sum.u64 = 166952; SumSQ.u64 = 166952; Count.u64 = 166952; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache0.GetS_recv : Accumulator : Sum.u64 = 166981; SumSQ.u64 = 166981; Count.u64 = 166981; Min.u64 = 1; Max.u64 = 1; 
61,62c61,62
<  l1cache0.GetSResp_recv : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
<  l1cache0.GetXResp_recv : Accumulator : Sum.u64 = 168863; SumSQ.u64 = 168863; Count.u64 = 168863; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache0.GetSResp_recv : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
>  l1cache0.GetXResp_recv : Accumulator : Sum.u64 = 168693; SumSQ.u64 = 168693; Count.u64 = 168693; Min.u64 = 1; Max.u64 = 1; 
70c70
<  l1cache0.MSHR_occupancy : Accumulator : Sum.u64 = 24795420; SumSQ.u64 = 729867938; Count.u64 = 1003242; Min.u64 = 0; Max.u64 = 52; 
---
>  l1cache0.MSHR_occupancy : Accumulator : Sum.u64 = 24685971; SumSQ.u64 = 725686181; Count.u64 = 1001784; Min.u64 = 0; Max.u64 = 45; 
73,74c73,74
<  l1cache0.evict_E : Accumulator : Sum.u64 = 68815; SumSQ.u64 = 68815; Count.u64 = 68815; Min.u64 = 1; Max.u64 = 1; 
<  l1cache0.evict_M : Accumulator : Sum.u64 = 99920; SumSQ.u64 = 99920; Count.u64 = 99920; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache0.evict_E : Accumulator : Sum.u64 = 68651; SumSQ.u64 = 68651; Count.u64 = 68651; Min.u64 = 1; Max.u64 = 1; 
>  l1cache0.evict_M : Accumulator : Sum.u64 = 99914; SumSQ.u64 = 99914; Count.u64 = 99914; Min.u64 = 1; Max.u64 = 1; 
79c79
<  l1cache0.latency_GetS_IS : Accumulator : Sum.u64 = 21838525; SumSQ.u64 = 4857670077; Count.u64 = 163021; Min.u64 = 17; Max.u64 = 1985; 
---
>  l1cache0.latency_GetS_IS : Accumulator : Sum.u64 = 21838308; SumSQ.u64 = 4811780082; Count.u64 = 163022; Min.u64 = 17; Max.u64 = 1622; 
81,82c81,82
<  l1cache0.latency_GetX_IM : Accumulator : Sum.u64 = 2956754; SumSQ.u64 = 1665182164; Count.u64 = 5844; Min.u64 = 32; Max.u64 = 2250; 
<  l1cache0.latency_GetX_SM : Accumulator : Sum.u64 = 106; SumSQ.u64 = 11236; Count.u64 = 1; Min.u64 = 106; Max.u64 = 106; 
---
>  l1cache0.latency_GetX_IM : Accumulator : Sum.u64 = 2846730; SumSQ.u64 = 1571705940; Count.u64 = 5673; Min.u64 = 64; Max.u64 = 2004; 
>  l1cache0.latency_GetX_SM : Accumulator : Sum.u64 = 510; SumSQ.u64 = 207668; Count.u64 = 2; Min.u64 = 58; Max.u64 = 452; 
90c90
<  l1cache0.stateEvent_GetS_I : Accumulator : Sum.u64 = 163021; SumSQ.u64 = 163021; Count.u64 = 163021; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache0.stateEvent_GetS_I : Accumulator : Sum.u64 = 163022; SumSQ.u64 = 163022; Count.u64 = 163022; Min.u64 = 1; Max.u64 = 1; 
92,94c92,94
<  l1cache0.stateEvent_GetS_M : Accumulator : Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; Min.u64 = 1; Max.u64 = 1; 
<  l1cache0.stateEvent_GetX_I : Accumulator : Sum.u64 = 5844; SumSQ.u64 = 5844; Count.u64 = 5844; Min.u64 = 1; Max.u64 = 1; 
<  l1cache0.stateEvent_GetX_S : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache0.stateEvent_GetS_M : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
>  l1cache0.stateEvent_GetX_I : Accumulator : Sum.u64 = 5673; SumSQ.u64 = 5673; Count.u64 = 5673; Min.u64 = 1; Max.u64 = 1; 
>  l1cache0.stateEvent_GetX_S : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
99c99
<  l1cache0.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache0.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
101,102c101,102
<  l1cache0.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 5844; SumSQ.u64 = 5844; Count.u64 = 5844; Min.u64 = 1; Max.u64 = 1; 
<  l1cache0.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache0.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 5673; SumSQ.u64 = 5673; Count.u64 = 5673; Min.u64 = 1; Max.u64 = 1; 
>  l1cache0.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
150,151c150,151
<  l1cache0.eventSent_GetS : Accumulator : Sum.u64 = 163021; SumSQ.u64 = 163021; Count.u64 = 163021; Min.u64 = 1; Max.u64 = 1; 
<  l1cache0.eventSent_GetX : Accumulator : Sum.u64 = 5845; SumSQ.u64 = 5845; Count.u64 = 5845; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache0.eventSent_GetS : Accumulator : Sum.u64 = 163022; SumSQ.u64 = 163022; Count.u64 = 163022; Min.u64 = 1; Max.u64 = 1; 
>  l1cache0.eventSent_GetX : Accumulator : Sum.u64 = 5675; SumSQ.u64 = 5675; Count.u64 = 5675; Min.u64 = 1; Max.u64 = 1; 
153c153
<  l1cache0.eventSent_PutM : Accumulator : Sum.u64 = 99920; SumSQ.u64 = 99920; Count.u64 = 99920; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache0.eventSent_PutM : Accumulator : Sum.u64 = 99914; SumSQ.u64 = 99914; Count.u64 = 99914; Min.u64 = 1; Max.u64 = 1; 
163c163
<  l1cache0.stateEvent_AckPut_I : Accumulator : Sum.u64 = 168737; SumSQ.u64 = 168737; Count.u64 = 168737; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache0.stateEvent_AckPut_I : Accumulator : Sum.u64 = 168567; SumSQ.u64 = 168567; Count.u64 = 168567; Min.u64 = 1; Max.u64 = 1; 
165,166c165,166
<  l1cache0.eventSent_PutE : Accumulator : Sum.u64 = 68815; SumSQ.u64 = 68815; Count.u64 = 68815; Min.u64 = 1; Max.u64 = 1; 
<  l1cache0.prefetch_evict : Accumulator : Sum.u64 = 62973; SumSQ.u64 = 62973; Count.u64 = 62973; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache0.eventSent_PutE : Accumulator : Sum.u64 = 68651; SumSQ.u64 = 68651; Count.u64 = 68651; Min.u64 = 1; Max.u64 = 1; 
>  l1cache0.prefetch_evict : Accumulator : Sum.u64 = 62980; SumSQ.u64 = 62980; Count.u64 = 62980; Min.u64 = 1; Max.u64 = 1; 
170,172c170,172
<  l1cache0.prefetch_redundant : Accumulator : Sum.u64 = 3782; SumSQ.u64 = 3782; Count.u64 = 3782; Min.u64 = 1; Max.u64 = 1; 
<  l1cache0.stateEvent_GetS_E : Accumulator : Sum.u64 = 3774; SumSQ.u64 = 3774; Count.u64 = 3774; Min.u64 = 1; Max.u64 = 1; 
<  l1cache0.stateEvent_GetX_E : Accumulator : Sum.u64 = 94154; SumSQ.u64 = 94154; Count.u64 = 94154; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache0.prefetch_redundant : Accumulator : Sum.u64 = 3819; SumSQ.u64 = 3819; Count.u64 = 3819; Min.u64 = 1; Max.u64 = 1; 
>  l1cache0.stateEvent_GetS_E : Accumulator : Sum.u64 = 3813; SumSQ.u64 = 3813; Count.u64 = 3813; Min.u64 = 1; Max.u64 = 1; 
>  l1cache0.stateEvent_GetX_E : Accumulator : Sum.u64 = 94324; SumSQ.u64 = 94324; Count.u64 = 94324; Min.u64 = 1; Max.u64 = 1; 
178,185c178,185
<  l1cache1.prefetch_opportunities : Accumulator : Sum.u64 = 76136; SumSQ.u64 = 76136; Count.u64 = 76136; Min.u64 = 1; Max.u64 = 1; 
<  l1cache1.prefetches_issued : Accumulator : Sum.u64 = 65038; SumSQ.u64 = 65038; Count.u64 = 65038; Min.u64 = 1; Max.u64 = 1; 
<  l1cache1.prefetches_canceled_by_page_boundary : Accumulator : Sum.u64 = 1207; SumSQ.u64 = 1207; Count.u64 = 1207; Min.u64 = 1; Max.u64 = 1; 
<  l1cache1.prefetches_canceled_by_history : Accumulator : Sum.u64 = 11098; SumSQ.u64 = 11098; Count.u64 = 11098; Min.u64 = 1; Max.u64 = 1; 
<  l1cache1.Prefetch_requests : Accumulator : Sum.u64 = 65038; SumSQ.u64 = 65038; Count.u64 = 65038; Min.u64 = 1; Max.u64 = 1; 
<  l1cache1.Prefetch_drops : Accumulator : Sum.u64 = 141; SumSQ.u64 = 141; Count.u64 = 141; Min.u64 = 1; Max.u64 = 1; 
<  l1cache1.TotalEventsReceived : Accumulator : Sum.u64 = 599717; SumSQ.u64 = 599717; Count.u64 = 599717; Min.u64 = 1; Max.u64 = 1; 
<  l1cache1.TotalEventsReplayed : Accumulator : Sum.u64 = 15672; SumSQ.u64 = 15672; Count.u64 = 15672; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache1.prefetch_opportunities : Accumulator : Sum.u64 = 76090; SumSQ.u64 = 76090; Count.u64 = 76090; Min.u64 = 1; Max.u64 = 1; 
>  l1cache1.prefetches_issued : Accumulator : Sum.u64 = 64704; SumSQ.u64 = 64704; Count.u64 = 64704; Min.u64 = 1; Max.u64 = 1; 
>  l1cache1.prefetches_canceled_by_page_boundary : Accumulator : Sum.u64 = 1196; SumSQ.u64 = 1196; Count.u64 = 1196; Min.u64 = 1; Max.u64 = 1; 
>  l1cache1.prefetches_canceled_by_history : Accumulator : Sum.u64 = 11386; SumSQ.u64 = 11386; Count.u64 = 11386; Min.u64 = 1; Max.u64 = 1; 
>  l1cache1.Prefetch_requests : Accumulator : Sum.u64 = 64704; SumSQ.u64 = 64704; Count.u64 = 64704; Min.u64 = 1; Max.u64 = 1; 
>  l1cache1.Prefetch_drops : Accumulator : Sum.u64 = 130; SumSQ.u64 = 130; Count.u64 = 130; Min.u64 = 1; Max.u64 = 1; 
>  l1cache1.TotalEventsReceived : Accumulator : Sum.u64 = 598577; SumSQ.u64 = 598577; Count.u64 = 598577; Min.u64 = 1; Max.u64 = 1; 
>  l1cache1.TotalEventsReplayed : Accumulator : Sum.u64 = 15275; SumSQ.u64 = 15275; Count.u64 = 15275; Min.u64 = 1; Max.u64 = 1; 
187,189c187,189
<  l1cache1.CacheHits : Accumulator : Sum.u64 = 97495; SumSQ.u64 = 97495; Count.u64 = 97495; Min.u64 = 1; Max.u64 = 1; 
<  l1cache1.GetSHit_Arrival : Accumulator : Sum.u64 = 2041; SumSQ.u64 = 2041; Count.u64 = 2041; Min.u64 = 1; Max.u64 = 1; 
<  l1cache1.GetXHit_Arrival : Accumulator : Sum.u64 = 95454; SumSQ.u64 = 95454; Count.u64 = 95454; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache1.CacheHits : Accumulator : Sum.u64 = 97575; SumSQ.u64 = 97575; Count.u64 = 97575; Min.u64 = 1; Max.u64 = 1; 
>  l1cache1.GetSHit_Arrival : Accumulator : Sum.u64 = 1939; SumSQ.u64 = 1939; Count.u64 = 1939; Min.u64 = 1; Max.u64 = 1; 
>  l1cache1.GetXHit_Arrival : Accumulator : Sum.u64 = 95636; SumSQ.u64 = 95636; Count.u64 = 95636; Min.u64 = 1; Max.u64 = 1; 
194,195c194,195
<  l1cache1.CacheMisses : Accumulator : Sum.u64 = 167402; SumSQ.u64 = 167402; Count.u64 = 167402; Min.u64 = 1; Max.u64 = 1; 
<  l1cache1.GetSMiss_Arrival : Accumulator : Sum.u64 = 162855; SumSQ.u64 = 162855; Count.u64 = 162855; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache1.CacheMisses : Accumulator : Sum.u64 = 166999; SumSQ.u64 = 166999; Count.u64 = 166999; Min.u64 = 1; Max.u64 = 1; 
>  l1cache1.GetSMiss_Arrival : Accumulator : Sum.u64 = 162635; SumSQ.u64 = 162635; Count.u64 = 162635; Min.u64 = 1; Max.u64 = 1; 
198,199c198,199
<  l1cache1.GetSMiss_Blocked : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
<  l1cache1.GetXMiss_Blocked : Accumulator : Sum.u64 = 4546; SumSQ.u64 = 4546; Count.u64 = 4546; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache1.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
>  l1cache1.GetXMiss_Blocked : Accumulator : Sum.u64 = 4364; SumSQ.u64 = 4364; Count.u64 = 4364; Min.u64 = 1; Max.u64 = 1; 
201c201
<  l1cache1.GetS_recv : Accumulator : Sum.u64 = 165038; SumSQ.u64 = 165038; Count.u64 = 165038; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache1.GetS_recv : Accumulator : Sum.u64 = 164704; SumSQ.u64 = 164704; Count.u64 = 164704; Min.u64 = 1; Max.u64 = 1; 
205c205
<  l1cache1.GetXResp_recv : Accumulator : Sum.u64 = 167402; SumSQ.u64 = 167402; Count.u64 = 167402; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache1.GetXResp_recv : Accumulator : Sum.u64 = 166998; SumSQ.u64 = 166998; Count.u64 = 166998; Min.u64 = 1; Max.u64 = 1; 
210,211c210,211
<  l1cache1.FetchInvX_recv : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
<  l1cache1.Inv_recv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache1.FetchInvX_recv : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
>  l1cache1.Inv_recv : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
213c213
<  l1cache1.MSHR_occupancy : Accumulator : Sum.u64 = 27917782; SumSQ.u64 = 787639150; Count.u64 = 1003242; Min.u64 = 0; Max.u64 = 42; 
---
>  l1cache1.MSHR_occupancy : Accumulator : Sum.u64 = 27833919; SumSQ.u64 = 783656723; Count.u64 = 1001784; Min.u64 = 0; Max.u64 = 45; 
216,217c216,217
<  l1cache1.evict_E : Accumulator : Sum.u64 = 67353; SumSQ.u64 = 67353; Count.u64 = 67353; Min.u64 = 1; Max.u64 = 1; 
<  l1cache1.evict_M : Accumulator : Sum.u64 = 99918; SumSQ.u64 = 99918; Count.u64 = 99918; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache1.evict_E : Accumulator : Sum.u64 = 66953; SumSQ.u64 = 66953; Count.u64 = 66953; Min.u64 = 1; Max.u64 = 1; 
>  l1cache1.evict_M : Accumulator : Sum.u64 = 99914; SumSQ.u64 = 99914; Count.u64 = 99914; Min.u64 = 1; Max.u64 = 1; 
222c222
<  l1cache1.latency_GetS_IS : Accumulator : Sum.u64 = 25554048; SumSQ.u64 = 5771292368; Count.u64 = 162856; Min.u64 = 15; Max.u64 = 1725; 
---
>  l1cache1.latency_GetS_IS : Accumulator : Sum.u64 = 25565228; SumSQ.u64 = 5777458486; Count.u64 = 162634; Min.u64 = 15; Max.u64 = 1813; 
224c224
<  l1cache1.latency_GetX_IM : Accumulator : Sum.u64 = 2363734; SumSQ.u64 = 1392703956; Count.u64 = 4546; Min.u64 = 26; Max.u64 = 2052; 
---
>  l1cache1.latency_GetX_IM : Accumulator : Sum.u64 = 2268676; SumSQ.u64 = 1317464528; Count.u64 = 4364; Min.u64 = 86; Max.u64 = 2022; 
233c233
<  l1cache1.stateEvent_GetS_I : Accumulator : Sum.u64 = 162856; SumSQ.u64 = 162856; Count.u64 = 162856; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache1.stateEvent_GetS_I : Accumulator : Sum.u64 = 162635; SumSQ.u64 = 162635; Count.u64 = 162635; Min.u64 = 1; Max.u64 = 1; 
235,236c235,236
<  l1cache1.stateEvent_GetS_M : Accumulator : Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
<  l1cache1.stateEvent_GetX_I : Accumulator : Sum.u64 = 4546; SumSQ.u64 = 4546; Count.u64 = 4546; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache1.stateEvent_GetS_M : Accumulator : Sum.u64 = 16; SumSQ.u64 = 16; Count.u64 = 16; Min.u64 = 1; Max.u64 = 1; 
>  l1cache1.stateEvent_GetX_I : Accumulator : Sum.u64 = 4364; SumSQ.u64 = 4364; Count.u64 = 4364; Min.u64 = 1; Max.u64 = 1; 
238c238
<  l1cache1.stateEvent_GetX_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache1.stateEvent_GetX_M : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
243,244c243,244
<  l1cache1.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 162856; SumSQ.u64 = 162856; Count.u64 = 162856; Min.u64 = 1; Max.u64 = 1; 
<  l1cache1.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 4546; SumSQ.u64 = 4546; Count.u64 = 4546; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache1.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 162634; SumSQ.u64 = 162634; Count.u64 = 162634; Min.u64 = 1; Max.u64 = 1; 
>  l1cache1.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 4364; SumSQ.u64 = 4364; Count.u64 = 4364; Min.u64 = 1; Max.u64 = 1; 
247c247
<  l1cache1.stateEvent_Inv_S : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache1.stateEvent_Inv_S : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
293,294c293,294
<  l1cache1.eventSent_GetS : Accumulator : Sum.u64 = 162856; SumSQ.u64 = 162856; Count.u64 = 162856; Min.u64 = 1; Max.u64 = 1; 
<  l1cache1.eventSent_GetX : Accumulator : Sum.u64 = 4546; SumSQ.u64 = 4546; Count.u64 = 4546; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache1.eventSent_GetS : Accumulator : Sum.u64 = 162635; SumSQ.u64 = 162635; Count.u64 = 162635; Min.u64 = 1; Max.u64 = 1; 
>  l1cache1.eventSent_GetX : Accumulator : Sum.u64 = 4364; SumSQ.u64 = 4364; Count.u64 = 4364; Min.u64 = 1; Max.u64 = 1; 
296c296
<  l1cache1.eventSent_PutM : Accumulator : Sum.u64 = 99918; SumSQ.u64 = 99918; Count.u64 = 99918; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache1.eventSent_PutM : Accumulator : Sum.u64 = 99914; SumSQ.u64 = 99914; Count.u64 = 99914; Min.u64 = 1; Max.u64 = 1; 
301,302c301,302
<  l1cache1.eventSent_FetchXResp : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
<  l1cache1.eventSent_AckInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache1.eventSent_FetchXResp : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
>  l1cache1.eventSent_AckInv : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
306c306
<  l1cache1.stateEvent_AckPut_I : Accumulator : Sum.u64 = 167273; SumSQ.u64 = 167273; Count.u64 = 167273; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache1.stateEvent_AckPut_I : Accumulator : Sum.u64 = 166869; SumSQ.u64 = 166869; Count.u64 = 166869; Min.u64 = 1; Max.u64 = 1; 
308,309c308,309
<  l1cache1.eventSent_PutE : Accumulator : Sum.u64 = 67353; SumSQ.u64 = 67353; Count.u64 = 67353; Min.u64 = 1; Max.u64 = 1; 
<  l1cache1.prefetch_evict : Accumulator : Sum.u64 = 62807; SumSQ.u64 = 62807; Count.u64 = 62807; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache1.eventSent_PutE : Accumulator : Sum.u64 = 66953; SumSQ.u64 = 66953; Count.u64 = 66953; Min.u64 = 1; Max.u64 = 1; 
>  l1cache1.prefetch_evict : Accumulator : Sum.u64 = 62590; SumSQ.u64 = 62590; Count.u64 = 62590; Min.u64 = 1; Max.u64 = 1; 
311c311
<  l1cache1.prefetch_useful : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
---
>  l1cache1.prefetch_useful : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
313,315c313,315
<  l1cache1.prefetch_redundant : Accumulator : Sum.u64 = 2040; SumSQ.u64 = 2040; Count.u64 = 2040; Min.u64 = 1; Max.u64 = 1; 
<  l1cache1.stateEvent_GetS_E : Accumulator : Sum.u64 = 2020; SumSQ.u64 = 2020; Count.u64 = 2020; Min.u64 = 1; Max.u64 = 1; 
<  l1cache1.stateEvent_GetX_E : Accumulator : Sum.u64 = 95453; SumSQ.u64 = 95453; Count.u64 = 95453; Min.u64 = 1; Max.u64 = 1; 
---
>  l1cache1.prefetch_redundant : Accumulator : Sum.u64 = 1936; SumSQ.u64 = 1936; Count.u64 = 1936; Min.u64 = 1; Max.u64 = 1; 
>  l1cache1.stateEvent_GetS_E : Accumulator : Sum.u64 = 1923; SumSQ.u64 = 1923; Count.u64 = 1923; Min.u64 = 1; Max.u64 = 1; 
>  l1cache1.stateEvent_GetX_E : Accumulator : Sum.u64 = 95634; SumSQ.u64 = 95634; Count.u64 = 95634; Min.u64 = 1; Max.u64 = 1; 
320,329c320,329
<  l1cache1.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
<  shogunxbar.output_packet_count.port0 : Accumulator : Sum.u64 = 337603; SumSQ.u64 = 337603; Count.u64 = 337603; Min.u64 = 1; Max.u64 = 1; 
<  shogunxbar.input_packet_count.port0 : Accumulator : Sum.u64 = 337603; SumSQ.u64 = 337603; Count.u64 = 337603; Min.u64 = 1; Max.u64 = 1; 
<  shogunxbar.output_packet_count.port1 : Accumulator : Sum.u64 = 334679; SumSQ.u64 = 334679; Count.u64 = 334679; Min.u64 = 1; Max.u64 = 1; 
<  shogunxbar.input_packet_count.port1 : Accumulator : Sum.u64 = 334679; SumSQ.u64 = 334679; Count.u64 = 334679; Min.u64 = 1; Max.u64 = 1; 
<  shogunxbar.output_packet_count.port2 : Accumulator : Sum.u64 = 325452; SumSQ.u64 = 325452; Count.u64 = 325452; Min.u64 = 1; Max.u64 = 1; 
<  shogunxbar.input_packet_count.port2 : Accumulator : Sum.u64 = 325452; SumSQ.u64 = 325452; Count.u64 = 325452; Min.u64 = 1; Max.u64 = 1; 
<  shogunxbar.output_packet_count.port3 : Accumulator : Sum.u64 = 346830; SumSQ.u64 = 346830; Count.u64 = 346830; Min.u64 = 1; Max.u64 = 1; 
<  shogunxbar.input_packet_count.port3 : Accumulator : Sum.u64 = 346830; SumSQ.u64 = 346830; Count.u64 = 346830; Min.u64 = 1; Max.u64 = 1; 
<  shogunxbar.packets_moved : Accumulator : Sum.u64 = 1344564; SumSQ.u64 = 3852780; Count.u64 = 501617; Min.u64 = 0; Max.u64 = 4; 
---
>  l1cache1.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
>  shogunxbar.output_packet_count.port0 : Accumulator : Sum.u64 = 337264; SumSQ.u64 = 337264; Count.u64 = 337264; Min.u64 = 1; Max.u64 = 1; 
>  shogunxbar.input_packet_count.port0 : Accumulator : Sum.u64 = 337264; SumSQ.u64 = 337264; Count.u64 = 337264; Min.u64 = 1; Max.u64 = 1; 
>  shogunxbar.output_packet_count.port1 : Accumulator : Sum.u64 = 333873; SumSQ.u64 = 333873; Count.u64 = 333873; Min.u64 = 1; Max.u64 = 1; 
>  shogunxbar.input_packet_count.port1 : Accumulator : Sum.u64 = 333874; SumSQ.u64 = 333874; Count.u64 = 333874; Min.u64 = 1; Max.u64 = 1; 
>  shogunxbar.output_packet_count.port2 : Accumulator : Sum.u64 = 325113; SumSQ.u64 = 325113; Count.u64 = 325113; Min.u64 = 1; Max.u64 = 1; 
>  shogunxbar.input_packet_count.port2 : Accumulator : Sum.u64 = 325112; SumSQ.u64 = 325112; Count.u64 = 325112; Min.u64 = 1; Max.u64 = 1; 
>  shogunxbar.output_packet_count.port3 : Accumulator : Sum.u64 = 346025; SumSQ.u64 = 346025; Count.u64 = 346025; Min.u64 = 1; Max.u64 = 1; 
>  shogunxbar.input_packet_count.port3 : Accumulator : Sum.u64 = 346025; SumSQ.u64 = 346025; Count.u64 = 346025; Min.u64 = 1; Max.u64 = 1; 
>  shogunxbar.packets_moved : Accumulator : Sum.u64 = 1342275; SumSQ.u64 = 3846163; Count.u64 = 500891; Min.u64 = 0; Max.u64 = 4; 
331,332c331,332
<  shogunxbar.cycles_events : Accumulator : Sum.u64 = 501617; SumSQ.u64 = 501617; Count.u64 = 501617; Min.u64 = 1; Max.u64 = 1; 
< Simulation is complete, simulated time: 501.621 us
---
>  shogunxbar.cycles_events : Accumulator : Sum.u64 = 500891; SumSQ.u64 = 500891; Count.u64 = 500891; Min.u64 = 1; Max.u64 = 1; 
> Simulation is complete, simulated time: 500.892 us
