
Loading design for application trce from file modulator_impl1.ncd.
Design name: Modulator
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Thu Jul 21 15:50:42 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Modulator_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1.ncd Modulator_impl1.prf 
Design file:     modulator_impl1.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 8.216ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_31  (to ipClk_c +)

   Delay:              11.707ns  (13.6% logic, 86.4% route), 6 logic levels.

 Constraint Details:

     11.707ns physical path delay NCO1/Sine/SLICE_242 to NCO1/Sine/SLICE_235 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 8.216ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_242 to NCO1/Sine/SLICE_235:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R19C9C.CLK to      R19C9C.Q0 NCO1/Sine/SLICE_242 (from ipClk_c)
ROUTE       999     9.000      R19C9C.Q0 to      R21C3C.A1 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399      R21C3C.A1 to    R21C3C.OFX0 NCO1/Sine/SLICE_1285
ROUTE         1     0.000    R21C3C.OFX0 to     R21C3D.FXB NCO1/Sine/triglut_1_3_31_1_0_1_f5b
FXTOOFX_DE  ---     0.145     R21C3D.FXB to    R21C3D.OFX1 NCO1/Sine/SLICE_1284
ROUTE         1     0.000    R21C3D.OFX1 to     R21C3C.FXA NCO1/Sine/triglut_1_3_31_1_0_f5a
FXTOOFX_DE  ---     0.145     R21C3C.FXA to    R21C3C.OFX1 NCO1/Sine/SLICE_1285
ROUTE         1     0.000    R21C3C.OFX1 to     R21C3A.FXB NCO1/Sine/triglut_1_3_31_1_f5b
FXTOOFX_DE  ---     0.145     R21C3A.FXB to    R21C3A.OFX1 NCO1/Sine/SLICE_1287
ROUTE         1     1.111    R21C3A.OFX1 to      R20C5C.B1 NCO1/Sine/mdL0_4_3
CTOOFX_DEL  ---     0.399      R20C5C.B1 to    R20C5C.OFX0 NCO1/Sine/SLICE_235
ROUTE         1     0.000    R20C5C.OFX0 to     R20C5C.DI0 NCO1/Sine/Sine_13_ffin (to ipClk_c)
                  --------
                   11.707   (13.6% logic, 86.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_242:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.059       21.PADDI to     R19C9C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_235:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.059       21.PADDI to     R20C5C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 8.216ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_31  (to ipClk_c +)

   Delay:              11.707ns  (13.6% logic, 86.4% route), 6 logic levels.

 Constraint Details:

     11.707ns physical path delay NCO1/Sine/SLICE_242 to NCO1/Sine/SLICE_235 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 8.216ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_242 to NCO1/Sine/SLICE_235:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R19C9C.CLK to      R19C9C.Q0 NCO1/Sine/SLICE_242 (from ipClk_c)
ROUTE       999     9.000      R19C9C.Q0 to      R21C3D.A1 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399      R21C3D.A1 to    R21C3D.OFX0 NCO1/Sine/SLICE_1284
ROUTE         1     0.000    R21C3D.OFX0 to     R21C3D.FXA NCO1/Sine/triglut_1_3_31_1_0_0_f5a
FXTOOFX_DE  ---     0.145     R21C3D.FXA to    R21C3D.OFX1 NCO1/Sine/SLICE_1284
ROUTE         1     0.000    R21C3D.OFX1 to     R21C3C.FXA NCO1/Sine/triglut_1_3_31_1_0_f5a
FXTOOFX_DE  ---     0.145     R21C3C.FXA to    R21C3C.OFX1 NCO1/Sine/SLICE_1285
ROUTE         1     0.000    R21C3C.OFX1 to     R21C3A.FXB NCO1/Sine/triglut_1_3_31_1_f5b
FXTOOFX_DE  ---     0.145     R21C3A.FXB to    R21C3A.OFX1 NCO1/Sine/SLICE_1287
ROUTE         1     1.111    R21C3A.OFX1 to      R20C5C.B1 NCO1/Sine/mdL0_4_3
CTOOFX_DEL  ---     0.399      R20C5C.B1 to    R20C5C.OFX0 NCO1/Sine/SLICE_235
ROUTE         1     0.000    R20C5C.OFX0 to     R20C5C.DI0 NCO1/Sine/Sine_13_ffin (to ipClk_c)
                  --------
                   11.707   (13.6% logic, 86.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_242:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.059       21.PADDI to     R19C9C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_235:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.059       21.PADDI to     R20C5C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 8.432ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_31  (to ipClk_c +)

   Delay:              11.491ns  (13.9% logic, 86.1% route), 6 logic levels.

 Constraint Details:

     11.491ns physical path delay NCO1/Sine/SLICE_242 to NCO1/Sine/SLICE_235 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 8.432ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_242 to NCO1/Sine/SLICE_235:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R19C9C.CLK to      R19C9C.Q0 NCO1/Sine/SLICE_242 (from ipClk_c)
ROUTE       999     8.784      R19C9C.Q0 to      R21C4A.B0 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399      R21C4A.B0 to    R21C4A.OFX0 NCO1/Sine/SLICE_1283
ROUTE         1     0.000    R21C4A.OFX0 to     R21C4B.FXB NCO1/Sine/triglut_1_3_31_0_1_1_f5b
FXTOOFX_DE  ---     0.145     R21C4B.FXB to    R21C4B.OFX1 NCO1/Sine/SLICE_1282
ROUTE         1     0.000    R21C4B.OFX1 to     R21C4C.FXB NCO1/Sine/triglut_1_3_31_0_1_f5b
FXTOOFX_DE  ---     0.145     R21C4C.FXB to    R21C4C.OFX1 NCO1/Sine/SLICE_1281
ROUTE         1     0.000    R21C4C.OFX1 to     R21C3A.FXA NCO1/Sine/triglut_1_3_31_0_f5a
FXTOOFX_DE  ---     0.145     R21C3A.FXA to    R21C3A.OFX1 NCO1/Sine/SLICE_1287
ROUTE         1     1.111    R21C3A.OFX1 to      R20C5C.B1 NCO1/Sine/mdL0_4_3
CTOOFX_DEL  ---     0.399      R20C5C.B1 to    R20C5C.OFX0 NCO1/Sine/SLICE_235
ROUTE         1     0.000    R20C5C.OFX0 to     R20C5C.DI0 NCO1/Sine/Sine_13_ffin (to ipClk_c)
                  --------
                   11.491   (13.9% logic, 86.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_242:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.059       21.PADDI to     R19C9C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_235:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.059       21.PADDI to     R20C5C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 8.503ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_31  (to ipClk_c +)

   Delay:              11.420ns  (14.0% logic, 86.0% route), 6 logic levels.

 Constraint Details:

     11.420ns physical path delay NCO1/Sine/SLICE_242 to NCO1/Sine/SLICE_235 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 8.503ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_242 to NCO1/Sine/SLICE_235:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R19C9C.CLK to      R19C9C.Q0 NCO1/Sine/SLICE_242 (from ipClk_c)
ROUTE       999     8.713      R19C9C.Q0 to      R21C4B.B1 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399      R21C4B.B1 to    R21C4B.OFX0 NCO1/Sine/SLICE_1282
ROUTE         1     0.000    R21C4B.OFX0 to     R21C4B.FXA NCO1/Sine/triglut_1_3_31_0_1_0_f5a
FXTOOFX_DE  ---     0.145     R21C4B.FXA to    R21C4B.OFX1 NCO1/Sine/SLICE_1282
ROUTE         1     0.000    R21C4B.OFX1 to     R21C4C.FXB NCO1/Sine/triglut_1_3_31_0_1_f5b
FXTOOFX_DE  ---     0.145     R21C4C.FXB to    R21C4C.OFX1 NCO1/Sine/SLICE_1281
ROUTE         1     0.000    R21C4C.OFX1 to     R21C3A.FXA NCO1/Sine/triglut_1_3_31_0_f5a
FXTOOFX_DE  ---     0.145     R21C3A.FXA to    R21C3A.OFX1 NCO1/Sine/SLICE_1287
ROUTE         1     1.111    R21C3A.OFX1 to      R20C5C.B1 NCO1/Sine/mdL0_4_3
CTOOFX_DEL  ---     0.399      R20C5C.B1 to    R20C5C.OFX0 NCO1/Sine/SLICE_235
ROUTE         1     0.000    R20C5C.OFX0 to     R20C5C.DI0 NCO1/Sine/Sine_13_ffin (to ipClk_c)
                  --------
                   11.420   (14.0% logic, 86.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_242:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.059       21.PADDI to     R19C9C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_235:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.059       21.PADDI to     R20C5C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 8.850ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_31  (to ipClk_c +)

   Delay:              11.073ns  (14.4% logic, 85.6% route), 6 logic levels.

 Constraint Details:

     11.073ns physical path delay NCO1/Sine/SLICE_242 to NCO1/Sine/SLICE_235 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 8.850ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_242 to NCO1/Sine/SLICE_235:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R19C9C.CLK to      R19C9C.Q0 NCO1/Sine/SLICE_242 (from ipClk_c)
ROUTE       999     8.366      R19C9C.Q0 to      R21C4B.C0 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399      R21C4B.C0 to    R21C4B.OFX0 NCO1/Sine/SLICE_1282
ROUTE         1     0.000    R21C4B.OFX0 to     R21C4B.FXA NCO1/Sine/triglut_1_3_31_0_1_0_f5a
FXTOOFX_DE  ---     0.145     R21C4B.FXA to    R21C4B.OFX1 NCO1/Sine/SLICE_1282
ROUTE         1     0.000    R21C4B.OFX1 to     R21C4C.FXB NCO1/Sine/triglut_1_3_31_0_1_f5b
FXTOOFX_DE  ---     0.145     R21C4C.FXB to    R21C4C.OFX1 NCO1/Sine/SLICE_1281
ROUTE         1     0.000    R21C4C.OFX1 to     R21C3A.FXA NCO1/Sine/triglut_1_3_31_0_f5a
FXTOOFX_DE  ---     0.145     R21C3A.FXA to    R21C3A.OFX1 NCO1/Sine/SLICE_1287
ROUTE         1     1.111    R21C3A.OFX1 to      R20C5C.B1 NCO1/Sine/mdL0_4_3
CTOOFX_DEL  ---     0.399      R20C5C.B1 to    R20C5C.OFX0 NCO1/Sine/SLICE_235
ROUTE         1     0.000    R20C5C.OFX0 to     R20C5C.DI0 NCO1/Sine/Sine_13_ffin (to ipClk_c)
                  --------
                   11.073   (14.4% logic, 85.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_242:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.059       21.PADDI to     R19C9C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_235:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.059       21.PADDI to     R20C5C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.056ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_18  (to ipClk_c +)

   Delay:              10.867ns  (14.7% logic, 85.3% route), 6 logic levels.

 Constraint Details:

     10.867ns physical path delay NCO1/Sine/SLICE_242 to NCO1/Sine/SLICE_222 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 9.056ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_242 to NCO1/Sine/SLICE_222:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R19C9C.CLK to      R19C9C.Q0 NCO1/Sine/SLICE_242 (from ipClk_c)
ROUTE       999     8.304      R19C9C.Q0 to      R19C5B.B1 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399      R19C5B.B1 to    R19C5B.OFX0 NCO1/Sine/SLICE_1386
ROUTE         1     0.000    R19C5B.OFX0 to     R19C5B.FXA NCO1/Sine/triglut_1_3_18_0_1_0_f5a
FXTOOFX_DE  ---     0.145     R19C5B.FXA to    R19C5B.OFX1 NCO1/Sine/SLICE_1386
ROUTE         1     0.000    R19C5B.OFX1 to     R19C5C.FXB NCO1/Sine/triglut_1_3_18_0_1_f5b
FXTOOFX_DE  ---     0.145     R19C5C.FXB to    R19C5C.OFX1 NCO1/Sine/SLICE_1385
ROUTE         1     0.000    R19C5C.OFX1 to     R19C4A.FXA NCO1/Sine/triglut_1_3_18_0_f5a
FXTOOFX_DE  ---     0.145     R19C4A.FXA to    R19C4A.OFX1 NCO1/Sine/SLICE_1391
ROUTE         1     0.967    R19C4A.OFX1 to      R17C5C.C1 NCO1/Sine/mdL0_17_3
CTOOFX_DEL  ---     0.399      R17C5C.C1 to    R17C5C.OFX0 NCO1/Sine/SLICE_222
ROUTE         1     0.000    R17C5C.OFX0 to     R17C5C.DI0 NCO1/Sine/Sine_0_ffin (to ipClk_c)
                  --------
                   10.867   (14.7% logic, 85.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_242:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.059       21.PADDI to     R19C9C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_222:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.059       21.PADDI to     R17C5C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.056ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_18  (to ipClk_c +)

   Delay:              10.867ns  (14.7% logic, 85.3% route), 6 logic levels.

 Constraint Details:

     10.867ns physical path delay NCO1/Sine/SLICE_242 to NCO1/Sine/SLICE_222 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 9.056ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_242 to NCO1/Sine/SLICE_222:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R19C9C.CLK to      R19C9C.Q0 NCO1/Sine/SLICE_242 (from ipClk_c)
ROUTE       999     8.304      R19C9C.Q0 to      R19C5B.B0 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399      R19C5B.B0 to    R19C5B.OFX0 NCO1/Sine/SLICE_1386
ROUTE         1     0.000    R19C5B.OFX0 to     R19C5B.FXA NCO1/Sine/triglut_1_3_18_0_1_0_f5a
FXTOOFX_DE  ---     0.145     R19C5B.FXA to    R19C5B.OFX1 NCO1/Sine/SLICE_1386
ROUTE         1     0.000    R19C5B.OFX1 to     R19C5C.FXB NCO1/Sine/triglut_1_3_18_0_1_f5b
FXTOOFX_DE  ---     0.145     R19C5C.FXB to    R19C5C.OFX1 NCO1/Sine/SLICE_1385
ROUTE         1     0.000    R19C5C.OFX1 to     R19C4A.FXA NCO1/Sine/triglut_1_3_18_0_f5a
FXTOOFX_DE  ---     0.145     R19C4A.FXA to    R19C4A.OFX1 NCO1/Sine/SLICE_1391
ROUTE         1     0.967    R19C4A.OFX1 to      R17C5C.C1 NCO1/Sine/mdL0_17_3
CTOOFX_DEL  ---     0.399      R17C5C.C1 to    R17C5C.OFX0 NCO1/Sine/SLICE_222
ROUTE         1     0.000    R17C5C.OFX0 to     R17C5C.DI0 NCO1/Sine/Sine_0_ffin (to ipClk_c)
                  --------
                   10.867   (14.7% logic, 85.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_242:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.059       21.PADDI to     R19C9C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_222:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.059       21.PADDI to     R17C5C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.074ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_31  (to ipClk_c +)

   Delay:              10.849ns  (14.7% logic, 85.3% route), 6 logic levels.

 Constraint Details:

     10.849ns physical path delay NCO1/Sine/SLICE_242 to NCO1/Sine/SLICE_235 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 9.074ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_242 to NCO1/Sine/SLICE_235:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R19C9C.CLK to      R19C9C.Q0 NCO1/Sine/SLICE_242 (from ipClk_c)
ROUTE       999     8.486      R19C9C.Q0 to      R21C5B.B0 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399      R21C5B.B0 to    R21C5B.OFX0 NCO1/Sine/SLICE_1030
ROUTE         1     0.000    R21C5B.OFX0 to     R21C5B.FXA NCO1/Sine/triglut_1_2_31_1_1_0_f5a
FXTOOFX_DE  ---     0.145     R21C5B.FXA to    R21C5B.OFX1 NCO1/Sine/SLICE_1030
ROUTE         1     0.000    R21C5B.OFX1 to     R21C5C.FXB NCO1/Sine/triglut_1_2_31_1_1_f5b
FXTOOFX_DE  ---     0.145     R21C5C.FXB to    R21C5C.OFX1 NCO1/Sine/SLICE_1029
ROUTE         1     0.000    R21C5C.OFX1 to     R21C5A.FXB NCO1/Sine/triglut_1_2_31_1_f5b
FXTOOFX_DE  ---     0.145     R21C5A.FXB to    R21C5A.OFX1 NCO1/Sine/SLICE_1031
ROUTE         1     0.767    R21C5A.OFX1 to      R20C5C.C1 NCO1/Sine/mdL0_4_2
CTOOFX_DEL  ---     0.399      R20C5C.C1 to    R20C5C.OFX0 NCO1/Sine/SLICE_235
ROUTE         1     0.000    R20C5C.OFX0 to     R20C5C.DI0 NCO1/Sine/Sine_13_ffin (to ipClk_c)
                  --------
                   10.849   (14.7% logic, 85.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_242:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.059       21.PADDI to     R19C9C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_235:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.059       21.PADDI to     R20C5C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_18  (to ipClk_c +)

   Delay:              10.782ns  (14.8% logic, 85.2% route), 6 logic levels.

 Constraint Details:

     10.782ns physical path delay NCO1/Sine/SLICE_242 to NCO1/Sine/SLICE_222 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 9.141ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_242 to NCO1/Sine/SLICE_222:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R19C9C.CLK to      R19C9C.Q0 NCO1/Sine/SLICE_242 (from ipClk_c)
ROUTE       999     8.219      R19C9C.Q0 to      R19C5D.A1 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399      R19C5D.A1 to    R19C5D.OFX0 NCO1/Sine/SLICE_1384
ROUTE         1     0.000    R19C5D.OFX0 to     R19C5D.FXA NCO1/Sine/triglut_1_3_18_0_0_0_f5a
FXTOOFX_DE  ---     0.145     R19C5D.FXA to    R19C5D.OFX1 NCO1/Sine/SLICE_1384
ROUTE         1     0.000    R19C5D.OFX1 to     R19C5C.FXA NCO1/Sine/triglut_1_3_18_0_0_f5a
FXTOOFX_DE  ---     0.145     R19C5C.FXA to    R19C5C.OFX1 NCO1/Sine/SLICE_1385
ROUTE         1     0.000    R19C5C.OFX1 to     R19C4A.FXA NCO1/Sine/triglut_1_3_18_0_f5a
FXTOOFX_DE  ---     0.145     R19C4A.FXA to    R19C4A.OFX1 NCO1/Sine/SLICE_1391
ROUTE         1     0.967    R19C4A.OFX1 to      R17C5C.C1 NCO1/Sine/mdL0_17_3
CTOOFX_DEL  ---     0.399      R17C5C.C1 to    R17C5C.OFX0 NCO1/Sine/SLICE_222
ROUTE         1     0.000    R17C5C.OFX0 to     R17C5C.DI0 NCO1/Sine/Sine_0_ffin (to ipClk_c)
                  --------
                   10.782   (14.8% logic, 85.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_242:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.059       21.PADDI to     R19C9C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_222:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.059       21.PADDI to     R17C5C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_42  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_18  (to ipClk_c +)

   Delay:              10.782ns  (14.8% logic, 85.2% route), 6 logic levels.

 Constraint Details:

     10.782ns physical path delay NCO1/Sine/SLICE_242 to NCO1/Sine/SLICE_222 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 9.141ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_242 to NCO1/Sine/SLICE_222:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R19C9C.CLK to      R19C9C.Q0 NCO1/Sine/SLICE_242 (from ipClk_c)
ROUTE       999     8.219      R19C9C.Q0 to      R19C5D.A0 NCO1/Sine/rom_addr_r_3
CTOOFX_DEL  ---     0.399      R19C5D.A0 to    R19C5D.OFX0 NCO1/Sine/SLICE_1384
ROUTE         1     0.000    R19C5D.OFX0 to     R19C5D.FXA NCO1/Sine/triglut_1_3_18_0_0_0_f5a
FXTOOFX_DE  ---     0.145     R19C5D.FXA to    R19C5D.OFX1 NCO1/Sine/SLICE_1384
ROUTE         1     0.000    R19C5D.OFX1 to     R19C5C.FXA NCO1/Sine/triglut_1_3_18_0_0_f5a
FXTOOFX_DE  ---     0.145     R19C5C.FXA to    R19C5C.OFX1 NCO1/Sine/SLICE_1385
ROUTE         1     0.000    R19C5C.OFX1 to     R19C4A.FXA NCO1/Sine/triglut_1_3_18_0_f5a
FXTOOFX_DE  ---     0.145     R19C4A.FXA to    R19C4A.OFX1 NCO1/Sine/SLICE_1391
ROUTE         1     0.967    R19C4A.OFX1 to      R17C5C.C1 NCO1/Sine/mdL0_17_3
CTOOFX_DEL  ---     0.399      R17C5C.C1 to    R17C5C.OFX0 NCO1/Sine/SLICE_222
ROUTE         1     0.000    R17C5C.OFX0 to     R17C5C.DI0 NCO1/Sine/Sine_0_ffin (to ipClk_c)
                  --------
                   10.782   (14.8% logic, 85.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_242:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.059       21.PADDI to     R19C9C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_222:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     1.059       21.PADDI to     R17C5C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

Report:   84.861MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|   84.861 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 343
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 19543 paths, 1 nets, and 14251 connections (98.15% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Thu Jul 21 15:50:43 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Modulator_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1.ncd Modulator_impl1.prf 
Design file:     modulator_impl1.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_22  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_1_2(ASIC)  (to ipClk_c +)

   Delay:               0.272ns  (44.1% logic, 55.9% route), 1 logic levels.

 Constraint Details:

      0.272ns physical path delay Streamer1/FIFOBLOCK/SLICE_107 to Streamer1/FIFOBLOCK/pdp_ram_0_1_2 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.141ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_107 to Streamer1/FIFOBLOCK/pdp_ram_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R14C8C.CLK to      R14C8C.Q1 Streamer1/FIFOBLOCK/SLICE_107 (from ipClk_c)
ROUTE         5     0.152      R14C8C.Q1 to EBR_R13C8.ADA5 Streamer1/FIFOBLOCK/wcount_3 (to ipClk_c)
                  --------
                    0.272   (44.1% logic, 55.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_107:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.300       21.PADDI to     R14C8C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.350       21.PADDI to EBR_R13C8.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_23  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_1_2(ASIC)  (to ipClk_c +)

   Delay:               0.272ns  (44.1% logic, 55.9% route), 1 logic levels.

 Constraint Details:

      0.272ns physical path delay Streamer1/FIFOBLOCK/SLICE_107 to Streamer1/FIFOBLOCK/pdp_ram_0_1_2 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.141ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_107 to Streamer1/FIFOBLOCK/pdp_ram_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R14C8C.CLK to      R14C8C.Q0 Streamer1/FIFOBLOCK/SLICE_107 (from ipClk_c)
ROUTE         5     0.152      R14C8C.Q0 to EBR_R13C8.ADA4 Streamer1/FIFOBLOCK/wcount_2 (to ipClk_c)
                  --------
                    0.272   (44.1% logic, 55.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_107:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.300       21.PADDI to     R14C8C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.350       21.PADDI to EBR_R13C8.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_9  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_1_2(ASIC)  (to ipClk_c +)

   Delay:               0.272ns  (44.1% logic, 55.9% route), 1 logic levels.

 Constraint Details:

      0.272ns physical path delay Streamer1/FIFOBLOCK/SLICE_113 to Streamer1/FIFOBLOCK/pdp_ram_0_1_2 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.141ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_113 to Streamer1/FIFOBLOCK/pdp_ram_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R12C8C.CLK to      R12C8C.Q1 Streamer1/FIFOBLOCK/SLICE_113 (from ipClk_c)
ROUTE         5     0.152      R12C8C.Q1 to EBR_R13C8.ADB5 Streamer1/FIFOBLOCK/rcount_3 (to ipClk_c)
                  --------
                    0.272   (44.1% logic, 55.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.300       21.PADDI to     R12C8C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.350       21.PADDI to EBR_R13C8.CLKB ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_8  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_1_2(ASIC)  (to ipClk_c +)

   Delay:               0.272ns  (44.1% logic, 55.9% route), 1 logic levels.

 Constraint Details:

      0.272ns physical path delay Streamer1/FIFOBLOCK/SLICE_114 to Streamer1/FIFOBLOCK/pdp_ram_0_1_2 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.141ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_114 to Streamer1/FIFOBLOCK/pdp_ram_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R12C9A.CLK to      R12C9A.Q0 Streamer1/FIFOBLOCK/SLICE_114 (from ipClk_c)
ROUTE         5     0.152      R12C9A.Q0 to EBR_R13C8.ADB6 Streamer1/FIFOBLOCK/rcount_4 (to ipClk_c)
                  --------
                    0.272   (44.1% logic, 55.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_114:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.300       21.PADDI to     R12C9A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.350       21.PADDI to EBR_R13C8.CLKB ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_10  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_1_2(ASIC)  (to ipClk_c +)

   Delay:               0.272ns  (44.1% logic, 55.9% route), 1 logic levels.

 Constraint Details:

      0.272ns physical path delay Streamer1/FIFOBLOCK/SLICE_113 to Streamer1/FIFOBLOCK/pdp_ram_0_1_2 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.141ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_113 to Streamer1/FIFOBLOCK/pdp_ram_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R12C8C.CLK to      R12C8C.Q0 Streamer1/FIFOBLOCK/SLICE_113 (from ipClk_c)
ROUTE         5     0.152      R12C8C.Q0 to EBR_R13C8.ADB4 Streamer1/FIFOBLOCK/rcount_2 (to ipClk_c)
                  --------
                    0.272   (44.1% logic, 55.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.300       21.PADDI to     R12C8C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.350       21.PADDI to EBR_R13C8.CLKB ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.142ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_7  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_1_2(ASIC)  (to ipClk_c +)

   Delay:               0.273ns  (44.0% logic, 56.0% route), 1 logic levels.

 Constraint Details:

      0.273ns physical path delay Streamer1/FIFOBLOCK/SLICE_114 to Streamer1/FIFOBLOCK/pdp_ram_0_1_2 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.142ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_114 to Streamer1/FIFOBLOCK/pdp_ram_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R12C9A.CLK to      R12C9A.Q1 Streamer1/FIFOBLOCK/SLICE_114 (from ipClk_c)
ROUTE         5     0.153      R12C9A.Q1 to EBR_R13C8.ADB7 Streamer1/FIFOBLOCK/rcount_5 (to ipClk_c)
                  --------
                    0.273   (44.0% logic, 56.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_114:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.300       21.PADDI to     R12C9A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.350       21.PADDI to EBR_R13C8.CLKB ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.147ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_19  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_1_2(ASIC)  (to ipClk_c +)

   Delay:               0.278ns  (43.2% logic, 56.8% route), 1 logic levels.

 Constraint Details:

      0.278ns physical path delay Streamer1/FIFOBLOCK/SLICE_109 to Streamer1/FIFOBLOCK/pdp_ram_0_1_2 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.147ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_109 to Streamer1/FIFOBLOCK/pdp_ram_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R14C9B.CLK to      R14C9B.Q0 Streamer1/FIFOBLOCK/SLICE_109 (from ipClk_c)
ROUTE         5     0.158      R14C9B.Q0 to EBR_R13C8.ADA8 Streamer1/FIFOBLOCK/wcount_6 (to ipClk_c)
                  --------
                    0.278   (43.2% logic, 56.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.300       21.PADDI to     R14C9B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.350       21.PADDI to EBR_R13C8.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.148ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_14  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_1_2(ASIC)  (to ipClk_c +)

   Delay:               0.279ns  (43.0% logic, 57.0% route), 1 logic levels.

 Constraint Details:

      0.279ns physical path delay Streamer1/FIFOBLOCK/SLICE_111 to Streamer1/FIFOBLOCK/pdp_ram_0_1_2 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.148ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_111 to Streamer1/FIFOBLOCK/pdp_ram_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C10A.CLK to     R14C10A.Q1 Streamer1/FIFOBLOCK/SLICE_111 (from ipClk_c)
ROUTE         5     0.159     R14C10A.Q1 to *R_R13C8.ADA13 Streamer1/FIFOBLOCK/wcount_11 (to ipClk_c)
                  --------
                    0.279   (43.0% logic, 57.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_111:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.300       21.PADDI to    R14C10A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.350       21.PADDI to EBR_R13C8.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[22]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[14]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_216 to Control/SLICE_212 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_216 to Control/SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R17C15B.CLK to     R17C15B.Q0 Control/SLICE_216 (from ipClk_c)
ROUTE         1     0.041     R17C15B.Q0 to     R17C15A.M0 Control/opWrData[22] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.300       21.PADDI to    R17C15B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.300       21.PADDI to    R17C15A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[26]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[18]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_218 to Control/SLICE_214 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_218 to Control/SLICE_214:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C12B.CLK to     R18C12B.Q0 Control/SLICE_218 (from ipClk_c)
ROUTE         1     0.041     R18C12B.Q0 to     R18C12C.M0 Control/opWrData[26] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.300       21.PADDI to    R18C12B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_214:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       343     0.300       21.PADDI to    R18C12C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 343
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 19543 paths, 1 nets, and 14251 connections (98.15% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

