#[doc = "Register `SYNCONF` reader"]
pub struct R(crate::R<SYNCONF_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<SYNCONF_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<SYNCONF_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<SYNCONF_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `SYNCONF` writer"]
pub struct W(crate::W<SYNCONF_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<SYNCONF_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<SYNCONF_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<SYNCONF_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Hardware Trigger Mode\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum HWTRIGMODE_A {
    #[doc = "0: FTM clears the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2."]
    HWTRIGMODE_0 = 0,
    #[doc = "1: FTM does not clear the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2."]
    HWTRIGMODE_1 = 1,
}
impl From<HWTRIGMODE_A> for bool {
    #[inline(always)]
    fn from(variant: HWTRIGMODE_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `HWTRIGMODE` reader - Hardware Trigger Mode"]
pub struct HWTRIGMODE_R(crate::FieldReader<bool, HWTRIGMODE_A>);
impl HWTRIGMODE_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        HWTRIGMODE_R(crate::FieldReader::new(bits))
    }
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> HWTRIGMODE_A {
        match self.bits {
            false => HWTRIGMODE_A::HWTRIGMODE_0,
            true => HWTRIGMODE_A::HWTRIGMODE_1,
        }
    }
    #[doc = "Checks if the value of the field is `HWTRIGMODE_0`"]
    #[inline(always)]
    pub fn is_hwtrigmode_0(&self) -> bool {
        **self == HWTRIGMODE_A::HWTRIGMODE_0
    }
    #[doc = "Checks if the value of the field is `HWTRIGMODE_1`"]
    #[inline(always)]
    pub fn is_hwtrigmode_1(&self) -> bool {
        **self == HWTRIGMODE_A::HWTRIGMODE_1
    }
}
impl core::ops::Deref for HWTRIGMODE_R {
    type Target = crate::FieldReader<bool, HWTRIGMODE_A>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `HWTRIGMODE` writer - Hardware Trigger Mode"]
pub struct HWTRIGMODE_W<'a> {
    w: &'a mut W,
}
impl<'a> HWTRIGMODE_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: HWTRIGMODE_A) -> &'a mut W {
        self.bit(variant.into())
    }
    #[doc = "FTM clears the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2."]
    #[inline(always)]
    pub fn hwtrigmode_0(self) -> &'a mut W {
        self.variant(HWTRIGMODE_A::HWTRIGMODE_0)
    }
    #[doc = "FTM does not clear the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2."]
    #[inline(always)]
    pub fn hwtrigmode_1(self) -> &'a mut W {
        self.variant(HWTRIGMODE_A::HWTRIGMODE_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !0x01) | (value as u32 & 0x01);
        self.w
    }
}
#[doc = "CNTIN Register Synchronization\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum CNTINC_A {
    #[doc = "0: CNTIN register is updated with its buffer value at all rising edges of FTM input clock."]
    CNTINC_0 = 0,
    #[doc = "1: CNTIN register is updated with its buffer value by the PWM synchronization."]
    CNTINC_1 = 1,
}
impl From<CNTINC_A> for bool {
    #[inline(always)]
    fn from(variant: CNTINC_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `CNTINC` reader - CNTIN Register Synchronization"]
pub struct CNTINC_R(crate::FieldReader<bool, CNTINC_A>);
impl CNTINC_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        CNTINC_R(crate::FieldReader::new(bits))
    }
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> CNTINC_A {
        match self.bits {
            false => CNTINC_A::CNTINC_0,
            true => CNTINC_A::CNTINC_1,
        }
    }
    #[doc = "Checks if the value of the field is `CNTINC_0`"]
    #[inline(always)]
    pub fn is_cntinc_0(&self) -> bool {
        **self == CNTINC_A::CNTINC_0
    }
    #[doc = "Checks if the value of the field is `CNTINC_1`"]
    #[inline(always)]
    pub fn is_cntinc_1(&self) -> bool {
        **self == CNTINC_A::CNTINC_1
    }
}
impl core::ops::Deref for CNTINC_R {
    type Target = crate::FieldReader<bool, CNTINC_A>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `CNTINC` writer - CNTIN Register Synchronization"]
pub struct CNTINC_W<'a> {
    w: &'a mut W,
}
impl<'a> CNTINC_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: CNTINC_A) -> &'a mut W {
        self.bit(variant.into())
    }
    #[doc = "CNTIN register is updated with its buffer value at all rising edges of FTM input clock."]
    #[inline(always)]
    pub fn cntinc_0(self) -> &'a mut W {
        self.variant(CNTINC_A::CNTINC_0)
    }
    #[doc = "CNTIN register is updated with its buffer value by the PWM synchronization."]
    #[inline(always)]
    pub fn cntinc_1(self) -> &'a mut W {
        self.variant(CNTINC_A::CNTINC_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 2)) | ((value as u32 & 0x01) << 2);
        self.w
    }
}
#[doc = "INVCTRL Register Synchronization\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum INVC_A {
    #[doc = "0: INVCTRL register is updated with its buffer value at all rising edges of FTM input clock."]
    INVC_0 = 0,
    #[doc = "1: INVCTRL register is updated with its buffer value by the PWM synchronization."]
    INVC_1 = 1,
}
impl From<INVC_A> for bool {
    #[inline(always)]
    fn from(variant: INVC_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `INVC` reader - INVCTRL Register Synchronization"]
pub struct INVC_R(crate::FieldReader<bool, INVC_A>);
impl INVC_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        INVC_R(crate::FieldReader::new(bits))
    }
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> INVC_A {
        match self.bits {
            false => INVC_A::INVC_0,
            true => INVC_A::INVC_1,
        }
    }
    #[doc = "Checks if the value of the field is `INVC_0`"]
    #[inline(always)]
    pub fn is_invc_0(&self) -> bool {
        **self == INVC_A::INVC_0
    }
    #[doc = "Checks if the value of the field is `INVC_1`"]
    #[inline(always)]
    pub fn is_invc_1(&self) -> bool {
        **self == INVC_A::INVC_1
    }
}
impl core::ops::Deref for INVC_R {
    type Target = crate::FieldReader<bool, INVC_A>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `INVC` writer - INVCTRL Register Synchronization"]
pub struct INVC_W<'a> {
    w: &'a mut W,
}
impl<'a> INVC_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: INVC_A) -> &'a mut W {
        self.bit(variant.into())
    }
    #[doc = "INVCTRL register is updated with its buffer value at all rising edges of FTM input clock."]
    #[inline(always)]
    pub fn invc_0(self) -> &'a mut W {
        self.variant(INVC_A::INVC_0)
    }
    #[doc = "INVCTRL register is updated with its buffer value by the PWM synchronization."]
    #[inline(always)]
    pub fn invc_1(self) -> &'a mut W {
        self.variant(INVC_A::INVC_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 4)) | ((value as u32 & 0x01) << 4);
        self.w
    }
}
#[doc = "SWOCTRL Register Synchronization\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum SWOC_A {
    #[doc = "0: SWOCTRL register is updated with its buffer value at all rising edges of FTM input clock."]
    SWOC_0 = 0,
    #[doc = "1: SWOCTRL register is updated with its buffer value by the PWM synchronization."]
    SWOC_1 = 1,
}
impl From<SWOC_A> for bool {
    #[inline(always)]
    fn from(variant: SWOC_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `SWOC` reader - SWOCTRL Register Synchronization"]
pub struct SWOC_R(crate::FieldReader<bool, SWOC_A>);
impl SWOC_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        SWOC_R(crate::FieldReader::new(bits))
    }
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> SWOC_A {
        match self.bits {
            false => SWOC_A::SWOC_0,
            true => SWOC_A::SWOC_1,
        }
    }
    #[doc = "Checks if the value of the field is `SWOC_0`"]
    #[inline(always)]
    pub fn is_swoc_0(&self) -> bool {
        **self == SWOC_A::SWOC_0
    }
    #[doc = "Checks if the value of the field is `SWOC_1`"]
    #[inline(always)]
    pub fn is_swoc_1(&self) -> bool {
        **self == SWOC_A::SWOC_1
    }
}
impl core::ops::Deref for SWOC_R {
    type Target = crate::FieldReader<bool, SWOC_A>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `SWOC` writer - SWOCTRL Register Synchronization"]
pub struct SWOC_W<'a> {
    w: &'a mut W,
}
impl<'a> SWOC_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: SWOC_A) -> &'a mut W {
        self.bit(variant.into())
    }
    #[doc = "SWOCTRL register is updated with its buffer value at all rising edges of FTM input clock."]
    #[inline(always)]
    pub fn swoc_0(self) -> &'a mut W {
        self.variant(SWOC_A::SWOC_0)
    }
    #[doc = "SWOCTRL register is updated with its buffer value by the PWM synchronization."]
    #[inline(always)]
    pub fn swoc_1(self) -> &'a mut W {
        self.variant(SWOC_A::SWOC_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 5)) | ((value as u32 & 0x01) << 5);
        self.w
    }
}
#[doc = "Synchronization Mode\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum SYNCMODE_A {
    #[doc = "0: Legacy PWM synchronization is selected."]
    SYNCMODE_0 = 0,
    #[doc = "1: Enhanced PWM synchronization is selected."]
    SYNCMODE_1 = 1,
}
impl From<SYNCMODE_A> for bool {
    #[inline(always)]
    fn from(variant: SYNCMODE_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `SYNCMODE` reader - Synchronization Mode"]
pub struct SYNCMODE_R(crate::FieldReader<bool, SYNCMODE_A>);
impl SYNCMODE_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        SYNCMODE_R(crate::FieldReader::new(bits))
    }
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> SYNCMODE_A {
        match self.bits {
            false => SYNCMODE_A::SYNCMODE_0,
            true => SYNCMODE_A::SYNCMODE_1,
        }
    }
    #[doc = "Checks if the value of the field is `SYNCMODE_0`"]
    #[inline(always)]
    pub fn is_syncmode_0(&self) -> bool {
        **self == SYNCMODE_A::SYNCMODE_0
    }
    #[doc = "Checks if the value of the field is `SYNCMODE_1`"]
    #[inline(always)]
    pub fn is_syncmode_1(&self) -> bool {
        **self == SYNCMODE_A::SYNCMODE_1
    }
}
impl core::ops::Deref for SYNCMODE_R {
    type Target = crate::FieldReader<bool, SYNCMODE_A>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `SYNCMODE` writer - Synchronization Mode"]
pub struct SYNCMODE_W<'a> {
    w: &'a mut W,
}
impl<'a> SYNCMODE_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: SYNCMODE_A) -> &'a mut W {
        self.bit(variant.into())
    }
    #[doc = "Legacy PWM synchronization is selected."]
    #[inline(always)]
    pub fn syncmode_0(self) -> &'a mut W {
        self.variant(SYNCMODE_A::SYNCMODE_0)
    }
    #[doc = "Enhanced PWM synchronization is selected."]
    #[inline(always)]
    pub fn syncmode_1(self) -> &'a mut W {
        self.variant(SYNCMODE_A::SYNCMODE_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 7)) | ((value as u32 & 0x01) << 7);
        self.w
    }
}
#[doc = "FTM counter synchronization is activated by the software trigger\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum SWRSTCNT_A {
    #[doc = "0: The software trigger does not activate the FTM counter synchronization."]
    SWRSTCNT_0 = 0,
    #[doc = "1: The software trigger activates the FTM counter synchronization."]
    SWRSTCNT_1 = 1,
}
impl From<SWRSTCNT_A> for bool {
    #[inline(always)]
    fn from(variant: SWRSTCNT_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `SWRSTCNT` reader - FTM counter synchronization is activated by the software trigger"]
pub struct SWRSTCNT_R(crate::FieldReader<bool, SWRSTCNT_A>);
impl SWRSTCNT_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        SWRSTCNT_R(crate::FieldReader::new(bits))
    }
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> SWRSTCNT_A {
        match self.bits {
            false => SWRSTCNT_A::SWRSTCNT_0,
            true => SWRSTCNT_A::SWRSTCNT_1,
        }
    }
    #[doc = "Checks if the value of the field is `SWRSTCNT_0`"]
    #[inline(always)]
    pub fn is_swrstcnt_0(&self) -> bool {
        **self == SWRSTCNT_A::SWRSTCNT_0
    }
    #[doc = "Checks if the value of the field is `SWRSTCNT_1`"]
    #[inline(always)]
    pub fn is_swrstcnt_1(&self) -> bool {
        **self == SWRSTCNT_A::SWRSTCNT_1
    }
}
impl core::ops::Deref for SWRSTCNT_R {
    type Target = crate::FieldReader<bool, SWRSTCNT_A>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `SWRSTCNT` writer - FTM counter synchronization is activated by the software trigger"]
pub struct SWRSTCNT_W<'a> {
    w: &'a mut W,
}
impl<'a> SWRSTCNT_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: SWRSTCNT_A) -> &'a mut W {
        self.bit(variant.into())
    }
    #[doc = "The software trigger does not activate the FTM counter synchronization."]
    #[inline(always)]
    pub fn swrstcnt_0(self) -> &'a mut W {
        self.variant(SWRSTCNT_A::SWRSTCNT_0)
    }
    #[doc = "The software trigger activates the FTM counter synchronization."]
    #[inline(always)]
    pub fn swrstcnt_1(self) -> &'a mut W {
        self.variant(SWRSTCNT_A::SWRSTCNT_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 8)) | ((value as u32 & 0x01) << 8);
        self.w
    }
}
#[doc = "MOD, HCR, CNTIN, and CV registers synchronization is activated by the software trigger\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum SWWRBUF_A {
    #[doc = "0: The software trigger does not activate MOD, HCR, CNTIN, and CV registers synchronization."]
    SWWRBUF_0 = 0,
    #[doc = "1: The software trigger activates MOD, HCR, CNTIN, and CV registers synchronization."]
    SWWRBUF_1 = 1,
}
impl From<SWWRBUF_A> for bool {
    #[inline(always)]
    fn from(variant: SWWRBUF_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `SWWRBUF` reader - MOD, HCR, CNTIN, and CV registers synchronization is activated by the software trigger"]
pub struct SWWRBUF_R(crate::FieldReader<bool, SWWRBUF_A>);
impl SWWRBUF_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        SWWRBUF_R(crate::FieldReader::new(bits))
    }
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> SWWRBUF_A {
        match self.bits {
            false => SWWRBUF_A::SWWRBUF_0,
            true => SWWRBUF_A::SWWRBUF_1,
        }
    }
    #[doc = "Checks if the value of the field is `SWWRBUF_0`"]
    #[inline(always)]
    pub fn is_swwrbuf_0(&self) -> bool {
        **self == SWWRBUF_A::SWWRBUF_0
    }
    #[doc = "Checks if the value of the field is `SWWRBUF_1`"]
    #[inline(always)]
    pub fn is_swwrbuf_1(&self) -> bool {
        **self == SWWRBUF_A::SWWRBUF_1
    }
}
impl core::ops::Deref for SWWRBUF_R {
    type Target = crate::FieldReader<bool, SWWRBUF_A>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `SWWRBUF` writer - MOD, HCR, CNTIN, and CV registers synchronization is activated by the software trigger"]
pub struct SWWRBUF_W<'a> {
    w: &'a mut W,
}
impl<'a> SWWRBUF_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: SWWRBUF_A) -> &'a mut W {
        self.bit(variant.into())
    }
    #[doc = "The software trigger does not activate MOD, HCR, CNTIN, and CV registers synchronization."]
    #[inline(always)]
    pub fn swwrbuf_0(self) -> &'a mut W {
        self.variant(SWWRBUF_A::SWWRBUF_0)
    }
    #[doc = "The software trigger activates MOD, HCR, CNTIN, and CV registers synchronization."]
    #[inline(always)]
    pub fn swwrbuf_1(self) -> &'a mut W {
        self.variant(SWWRBUF_A::SWWRBUF_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 9)) | ((value as u32 & 0x01) << 9);
        self.w
    }
}
#[doc = "Output mask synchronization is activated by the software trigger\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum SWOM_A {
    #[doc = "0: The software trigger does not activate the OUTMASK register synchronization."]
    SWOM_0 = 0,
    #[doc = "1: The software trigger activates the OUTMASK register synchronization."]
    SWOM_1 = 1,
}
impl From<SWOM_A> for bool {
    #[inline(always)]
    fn from(variant: SWOM_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `SWOM` reader - Output mask synchronization is activated by the software trigger"]
pub struct SWOM_R(crate::FieldReader<bool, SWOM_A>);
impl SWOM_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        SWOM_R(crate::FieldReader::new(bits))
    }
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> SWOM_A {
        match self.bits {
            false => SWOM_A::SWOM_0,
            true => SWOM_A::SWOM_1,
        }
    }
    #[doc = "Checks if the value of the field is `SWOM_0`"]
    #[inline(always)]
    pub fn is_swom_0(&self) -> bool {
        **self == SWOM_A::SWOM_0
    }
    #[doc = "Checks if the value of the field is `SWOM_1`"]
    #[inline(always)]
    pub fn is_swom_1(&self) -> bool {
        **self == SWOM_A::SWOM_1
    }
}
impl core::ops::Deref for SWOM_R {
    type Target = crate::FieldReader<bool, SWOM_A>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `SWOM` writer - Output mask synchronization is activated by the software trigger"]
pub struct SWOM_W<'a> {
    w: &'a mut W,
}
impl<'a> SWOM_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: SWOM_A) -> &'a mut W {
        self.bit(variant.into())
    }
    #[doc = "The software trigger does not activate the OUTMASK register synchronization."]
    #[inline(always)]
    pub fn swom_0(self) -> &'a mut W {
        self.variant(SWOM_A::SWOM_0)
    }
    #[doc = "The software trigger activates the OUTMASK register synchronization."]
    #[inline(always)]
    pub fn swom_1(self) -> &'a mut W {
        self.variant(SWOM_A::SWOM_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 10)) | ((value as u32 & 0x01) << 10);
        self.w
    }
}
#[doc = "Inverting control synchronization is activated by the software trigger\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum SWINVC_A {
    #[doc = "0: The software trigger does not activate the INVCTRL register synchronization."]
    SWINVC_0 = 0,
    #[doc = "1: The software trigger activates the INVCTRL register synchronization."]
    SWINVC_1 = 1,
}
impl From<SWINVC_A> for bool {
    #[inline(always)]
    fn from(variant: SWINVC_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `SWINVC` reader - Inverting control synchronization is activated by the software trigger"]
pub struct SWINVC_R(crate::FieldReader<bool, SWINVC_A>);
impl SWINVC_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        SWINVC_R(crate::FieldReader::new(bits))
    }
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> SWINVC_A {
        match self.bits {
            false => SWINVC_A::SWINVC_0,
            true => SWINVC_A::SWINVC_1,
        }
    }
    #[doc = "Checks if the value of the field is `SWINVC_0`"]
    #[inline(always)]
    pub fn is_swinvc_0(&self) -> bool {
        **self == SWINVC_A::SWINVC_0
    }
    #[doc = "Checks if the value of the field is `SWINVC_1`"]
    #[inline(always)]
    pub fn is_swinvc_1(&self) -> bool {
        **self == SWINVC_A::SWINVC_1
    }
}
impl core::ops::Deref for SWINVC_R {
    type Target = crate::FieldReader<bool, SWINVC_A>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `SWINVC` writer - Inverting control synchronization is activated by the software trigger"]
pub struct SWINVC_W<'a> {
    w: &'a mut W,
}
impl<'a> SWINVC_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: SWINVC_A) -> &'a mut W {
        self.bit(variant.into())
    }
    #[doc = "The software trigger does not activate the INVCTRL register synchronization."]
    #[inline(always)]
    pub fn swinvc_0(self) -> &'a mut W {
        self.variant(SWINVC_A::SWINVC_0)
    }
    #[doc = "The software trigger activates the INVCTRL register synchronization."]
    #[inline(always)]
    pub fn swinvc_1(self) -> &'a mut W {
        self.variant(SWINVC_A::SWINVC_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 11)) | ((value as u32 & 0x01) << 11);
        self.w
    }
}
#[doc = "Software output control synchronization is activated by the software trigger\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum SWSOC_A {
    #[doc = "0: The software trigger does not activate the SWOCTRL register synchronization."]
    SWSOC_0 = 0,
    #[doc = "1: The software trigger activates the SWOCTRL register synchronization."]
    SWSOC_1 = 1,
}
impl From<SWSOC_A> for bool {
    #[inline(always)]
    fn from(variant: SWSOC_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `SWSOC` reader - Software output control synchronization is activated by the software trigger"]
pub struct SWSOC_R(crate::FieldReader<bool, SWSOC_A>);
impl SWSOC_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        SWSOC_R(crate::FieldReader::new(bits))
    }
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> SWSOC_A {
        match self.bits {
            false => SWSOC_A::SWSOC_0,
            true => SWSOC_A::SWSOC_1,
        }
    }
    #[doc = "Checks if the value of the field is `SWSOC_0`"]
    #[inline(always)]
    pub fn is_swsoc_0(&self) -> bool {
        **self == SWSOC_A::SWSOC_0
    }
    #[doc = "Checks if the value of the field is `SWSOC_1`"]
    #[inline(always)]
    pub fn is_swsoc_1(&self) -> bool {
        **self == SWSOC_A::SWSOC_1
    }
}
impl core::ops::Deref for SWSOC_R {
    type Target = crate::FieldReader<bool, SWSOC_A>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `SWSOC` writer - Software output control synchronization is activated by the software trigger"]
pub struct SWSOC_W<'a> {
    w: &'a mut W,
}
impl<'a> SWSOC_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: SWSOC_A) -> &'a mut W {
        self.bit(variant.into())
    }
    #[doc = "The software trigger does not activate the SWOCTRL register synchronization."]
    #[inline(always)]
    pub fn swsoc_0(self) -> &'a mut W {
        self.variant(SWSOC_A::SWSOC_0)
    }
    #[doc = "The software trigger activates the SWOCTRL register synchronization."]
    #[inline(always)]
    pub fn swsoc_1(self) -> &'a mut W {
        self.variant(SWSOC_A::SWSOC_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 12)) | ((value as u32 & 0x01) << 12);
        self.w
    }
}
#[doc = "FTM counter synchronization is activated by a hardware trigger\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum HWRSTCNT_A {
    #[doc = "0: A hardware trigger does not activate the FTM counter synchronization."]
    HWRSTCNT_0 = 0,
    #[doc = "1: A hardware trigger activates the FTM counter synchronization."]
    HWRSTCNT_1 = 1,
}
impl From<HWRSTCNT_A> for bool {
    #[inline(always)]
    fn from(variant: HWRSTCNT_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `HWRSTCNT` reader - FTM counter synchronization is activated by a hardware trigger"]
pub struct HWRSTCNT_R(crate::FieldReader<bool, HWRSTCNT_A>);
impl HWRSTCNT_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        HWRSTCNT_R(crate::FieldReader::new(bits))
    }
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> HWRSTCNT_A {
        match self.bits {
            false => HWRSTCNT_A::HWRSTCNT_0,
            true => HWRSTCNT_A::HWRSTCNT_1,
        }
    }
    #[doc = "Checks if the value of the field is `HWRSTCNT_0`"]
    #[inline(always)]
    pub fn is_hwrstcnt_0(&self) -> bool {
        **self == HWRSTCNT_A::HWRSTCNT_0
    }
    #[doc = "Checks if the value of the field is `HWRSTCNT_1`"]
    #[inline(always)]
    pub fn is_hwrstcnt_1(&self) -> bool {
        **self == HWRSTCNT_A::HWRSTCNT_1
    }
}
impl core::ops::Deref for HWRSTCNT_R {
    type Target = crate::FieldReader<bool, HWRSTCNT_A>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `HWRSTCNT` writer - FTM counter synchronization is activated by a hardware trigger"]
pub struct HWRSTCNT_W<'a> {
    w: &'a mut W,
}
impl<'a> HWRSTCNT_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: HWRSTCNT_A) -> &'a mut W {
        self.bit(variant.into())
    }
    #[doc = "A hardware trigger does not activate the FTM counter synchronization."]
    #[inline(always)]
    pub fn hwrstcnt_0(self) -> &'a mut W {
        self.variant(HWRSTCNT_A::HWRSTCNT_0)
    }
    #[doc = "A hardware trigger activates the FTM counter synchronization."]
    #[inline(always)]
    pub fn hwrstcnt_1(self) -> &'a mut W {
        self.variant(HWRSTCNT_A::HWRSTCNT_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 16)) | ((value as u32 & 0x01) << 16);
        self.w
    }
}
#[doc = "MOD, HCR, CNTIN, and CV registers synchronization is activated by a hardware trigger\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum HWWRBUF_A {
    #[doc = "0: A hardware trigger does not activate MOD, HCR, CNTIN, and CV registers synchronization."]
    HWWRBUF_0 = 0,
    #[doc = "1: A hardware trigger activates MOD, HCR, CNTIN, and CV registers synchronization."]
    HWWRBUF_1 = 1,
}
impl From<HWWRBUF_A> for bool {
    #[inline(always)]
    fn from(variant: HWWRBUF_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `HWWRBUF` reader - MOD, HCR, CNTIN, and CV registers synchronization is activated by a hardware trigger"]
pub struct HWWRBUF_R(crate::FieldReader<bool, HWWRBUF_A>);
impl HWWRBUF_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        HWWRBUF_R(crate::FieldReader::new(bits))
    }
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> HWWRBUF_A {
        match self.bits {
            false => HWWRBUF_A::HWWRBUF_0,
            true => HWWRBUF_A::HWWRBUF_1,
        }
    }
    #[doc = "Checks if the value of the field is `HWWRBUF_0`"]
    #[inline(always)]
    pub fn is_hwwrbuf_0(&self) -> bool {
        **self == HWWRBUF_A::HWWRBUF_0
    }
    #[doc = "Checks if the value of the field is `HWWRBUF_1`"]
    #[inline(always)]
    pub fn is_hwwrbuf_1(&self) -> bool {
        **self == HWWRBUF_A::HWWRBUF_1
    }
}
impl core::ops::Deref for HWWRBUF_R {
    type Target = crate::FieldReader<bool, HWWRBUF_A>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `HWWRBUF` writer - MOD, HCR, CNTIN, and CV registers synchronization is activated by a hardware trigger"]
pub struct HWWRBUF_W<'a> {
    w: &'a mut W,
}
impl<'a> HWWRBUF_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: HWWRBUF_A) -> &'a mut W {
        self.bit(variant.into())
    }
    #[doc = "A hardware trigger does not activate MOD, HCR, CNTIN, and CV registers synchronization."]
    #[inline(always)]
    pub fn hwwrbuf_0(self) -> &'a mut W {
        self.variant(HWWRBUF_A::HWWRBUF_0)
    }
    #[doc = "A hardware trigger activates MOD, HCR, CNTIN, and CV registers synchronization."]
    #[inline(always)]
    pub fn hwwrbuf_1(self) -> &'a mut W {
        self.variant(HWWRBUF_A::HWWRBUF_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 17)) | ((value as u32 & 0x01) << 17);
        self.w
    }
}
#[doc = "Output mask synchronization is activated by a hardware trigger\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum HWOM_A {
    #[doc = "0: A hardware trigger does not activate the OUTMASK register synchronization."]
    HWOM_0 = 0,
    #[doc = "1: A hardware trigger activates the OUTMASK register synchronization."]
    HWOM_1 = 1,
}
impl From<HWOM_A> for bool {
    #[inline(always)]
    fn from(variant: HWOM_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `HWOM` reader - Output mask synchronization is activated by a hardware trigger"]
pub struct HWOM_R(crate::FieldReader<bool, HWOM_A>);
impl HWOM_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        HWOM_R(crate::FieldReader::new(bits))
    }
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> HWOM_A {
        match self.bits {
            false => HWOM_A::HWOM_0,
            true => HWOM_A::HWOM_1,
        }
    }
    #[doc = "Checks if the value of the field is `HWOM_0`"]
    #[inline(always)]
    pub fn is_hwom_0(&self) -> bool {
        **self == HWOM_A::HWOM_0
    }
    #[doc = "Checks if the value of the field is `HWOM_1`"]
    #[inline(always)]
    pub fn is_hwom_1(&self) -> bool {
        **self == HWOM_A::HWOM_1
    }
}
impl core::ops::Deref for HWOM_R {
    type Target = crate::FieldReader<bool, HWOM_A>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `HWOM` writer - Output mask synchronization is activated by a hardware trigger"]
pub struct HWOM_W<'a> {
    w: &'a mut W,
}
impl<'a> HWOM_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: HWOM_A) -> &'a mut W {
        self.bit(variant.into())
    }
    #[doc = "A hardware trigger does not activate the OUTMASK register synchronization."]
    #[inline(always)]
    pub fn hwom_0(self) -> &'a mut W {
        self.variant(HWOM_A::HWOM_0)
    }
    #[doc = "A hardware trigger activates the OUTMASK register synchronization."]
    #[inline(always)]
    pub fn hwom_1(self) -> &'a mut W {
        self.variant(HWOM_A::HWOM_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 18)) | ((value as u32 & 0x01) << 18);
        self.w
    }
}
#[doc = "Inverting control synchronization is activated by a hardware trigger\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum HWINVC_A {
    #[doc = "0: A hardware trigger does not activate the INVCTRL register synchronization."]
    HWINVC_0 = 0,
    #[doc = "1: A hardware trigger activates the INVCTRL register synchronization."]
    HWINVC_1 = 1,
}
impl From<HWINVC_A> for bool {
    #[inline(always)]
    fn from(variant: HWINVC_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `HWINVC` reader - Inverting control synchronization is activated by a hardware trigger"]
pub struct HWINVC_R(crate::FieldReader<bool, HWINVC_A>);
impl HWINVC_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        HWINVC_R(crate::FieldReader::new(bits))
    }
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> HWINVC_A {
        match self.bits {
            false => HWINVC_A::HWINVC_0,
            true => HWINVC_A::HWINVC_1,
        }
    }
    #[doc = "Checks if the value of the field is `HWINVC_0`"]
    #[inline(always)]
    pub fn is_hwinvc_0(&self) -> bool {
        **self == HWINVC_A::HWINVC_0
    }
    #[doc = "Checks if the value of the field is `HWINVC_1`"]
    #[inline(always)]
    pub fn is_hwinvc_1(&self) -> bool {
        **self == HWINVC_A::HWINVC_1
    }
}
impl core::ops::Deref for HWINVC_R {
    type Target = crate::FieldReader<bool, HWINVC_A>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `HWINVC` writer - Inverting control synchronization is activated by a hardware trigger"]
pub struct HWINVC_W<'a> {
    w: &'a mut W,
}
impl<'a> HWINVC_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: HWINVC_A) -> &'a mut W {
        self.bit(variant.into())
    }
    #[doc = "A hardware trigger does not activate the INVCTRL register synchronization."]
    #[inline(always)]
    pub fn hwinvc_0(self) -> &'a mut W {
        self.variant(HWINVC_A::HWINVC_0)
    }
    #[doc = "A hardware trigger activates the INVCTRL register synchronization."]
    #[inline(always)]
    pub fn hwinvc_1(self) -> &'a mut W {
        self.variant(HWINVC_A::HWINVC_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 19)) | ((value as u32 & 0x01) << 19);
        self.w
    }
}
#[doc = "Software output control synchronization is activated by a hardware trigger\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum HWSOC_A {
    #[doc = "0: A hardware trigger does not activate the SWOCTRL register synchronization."]
    HWSOC_0 = 0,
    #[doc = "1: A hardware trigger activates the SWOCTRL register synchronization."]
    HWSOC_1 = 1,
}
impl From<HWSOC_A> for bool {
    #[inline(always)]
    fn from(variant: HWSOC_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `HWSOC` reader - Software output control synchronization is activated by a hardware trigger"]
pub struct HWSOC_R(crate::FieldReader<bool, HWSOC_A>);
impl HWSOC_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        HWSOC_R(crate::FieldReader::new(bits))
    }
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> HWSOC_A {
        match self.bits {
            false => HWSOC_A::HWSOC_0,
            true => HWSOC_A::HWSOC_1,
        }
    }
    #[doc = "Checks if the value of the field is `HWSOC_0`"]
    #[inline(always)]
    pub fn is_hwsoc_0(&self) -> bool {
        **self == HWSOC_A::HWSOC_0
    }
    #[doc = "Checks if the value of the field is `HWSOC_1`"]
    #[inline(always)]
    pub fn is_hwsoc_1(&self) -> bool {
        **self == HWSOC_A::HWSOC_1
    }
}
impl core::ops::Deref for HWSOC_R {
    type Target = crate::FieldReader<bool, HWSOC_A>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `HWSOC` writer - Software output control synchronization is activated by a hardware trigger"]
pub struct HWSOC_W<'a> {
    w: &'a mut W,
}
impl<'a> HWSOC_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: HWSOC_A) -> &'a mut W {
        self.bit(variant.into())
    }
    #[doc = "A hardware trigger does not activate the SWOCTRL register synchronization."]
    #[inline(always)]
    pub fn hwsoc_0(self) -> &'a mut W {
        self.variant(HWSOC_A::HWSOC_0)
    }
    #[doc = "A hardware trigger activates the SWOCTRL register synchronization."]
    #[inline(always)]
    pub fn hwsoc_1(self) -> &'a mut W {
        self.variant(HWSOC_A::HWSOC_1)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 20)) | ((value as u32 & 0x01) << 20);
        self.w
    }
}
impl R {
    #[doc = "Bit 0 - Hardware Trigger Mode"]
    #[inline(always)]
    pub fn hwtrigmode(&self) -> HWTRIGMODE_R {
        HWTRIGMODE_R::new((self.bits & 0x01) != 0)
    }
    #[doc = "Bit 2 - CNTIN Register Synchronization"]
    #[inline(always)]
    pub fn cntinc(&self) -> CNTINC_R {
        CNTINC_R::new(((self.bits >> 2) & 0x01) != 0)
    }
    #[doc = "Bit 4 - INVCTRL Register Synchronization"]
    #[inline(always)]
    pub fn invc(&self) -> INVC_R {
        INVC_R::new(((self.bits >> 4) & 0x01) != 0)
    }
    #[doc = "Bit 5 - SWOCTRL Register Synchronization"]
    #[inline(always)]
    pub fn swoc(&self) -> SWOC_R {
        SWOC_R::new(((self.bits >> 5) & 0x01) != 0)
    }
    #[doc = "Bit 7 - Synchronization Mode"]
    #[inline(always)]
    pub fn syncmode(&self) -> SYNCMODE_R {
        SYNCMODE_R::new(((self.bits >> 7) & 0x01) != 0)
    }
    #[doc = "Bit 8 - FTM counter synchronization is activated by the software trigger"]
    #[inline(always)]
    pub fn swrstcnt(&self) -> SWRSTCNT_R {
        SWRSTCNT_R::new(((self.bits >> 8) & 0x01) != 0)
    }
    #[doc = "Bit 9 - MOD, HCR, CNTIN, and CV registers synchronization is activated by the software trigger"]
    #[inline(always)]
    pub fn swwrbuf(&self) -> SWWRBUF_R {
        SWWRBUF_R::new(((self.bits >> 9) & 0x01) != 0)
    }
    #[doc = "Bit 10 - Output mask synchronization is activated by the software trigger"]
    #[inline(always)]
    pub fn swom(&self) -> SWOM_R {
        SWOM_R::new(((self.bits >> 10) & 0x01) != 0)
    }
    #[doc = "Bit 11 - Inverting control synchronization is activated by the software trigger"]
    #[inline(always)]
    pub fn swinvc(&self) -> SWINVC_R {
        SWINVC_R::new(((self.bits >> 11) & 0x01) != 0)
    }
    #[doc = "Bit 12 - Software output control synchronization is activated by the software trigger"]
    #[inline(always)]
    pub fn swsoc(&self) -> SWSOC_R {
        SWSOC_R::new(((self.bits >> 12) & 0x01) != 0)
    }
    #[doc = "Bit 16 - FTM counter synchronization is activated by a hardware trigger"]
    #[inline(always)]
    pub fn hwrstcnt(&self) -> HWRSTCNT_R {
        HWRSTCNT_R::new(((self.bits >> 16) & 0x01) != 0)
    }
    #[doc = "Bit 17 - MOD, HCR, CNTIN, and CV registers synchronization is activated by a hardware trigger"]
    #[inline(always)]
    pub fn hwwrbuf(&self) -> HWWRBUF_R {
        HWWRBUF_R::new(((self.bits >> 17) & 0x01) != 0)
    }
    #[doc = "Bit 18 - Output mask synchronization is activated by a hardware trigger"]
    #[inline(always)]
    pub fn hwom(&self) -> HWOM_R {
        HWOM_R::new(((self.bits >> 18) & 0x01) != 0)
    }
    #[doc = "Bit 19 - Inverting control synchronization is activated by a hardware trigger"]
    #[inline(always)]
    pub fn hwinvc(&self) -> HWINVC_R {
        HWINVC_R::new(((self.bits >> 19) & 0x01) != 0)
    }
    #[doc = "Bit 20 - Software output control synchronization is activated by a hardware trigger"]
    #[inline(always)]
    pub fn hwsoc(&self) -> HWSOC_R {
        HWSOC_R::new(((self.bits >> 20) & 0x01) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Hardware Trigger Mode"]
    #[inline(always)]
    pub fn hwtrigmode(&mut self) -> HWTRIGMODE_W {
        HWTRIGMODE_W { w: self }
    }
    #[doc = "Bit 2 - CNTIN Register Synchronization"]
    #[inline(always)]
    pub fn cntinc(&mut self) -> CNTINC_W {
        CNTINC_W { w: self }
    }
    #[doc = "Bit 4 - INVCTRL Register Synchronization"]
    #[inline(always)]
    pub fn invc(&mut self) -> INVC_W {
        INVC_W { w: self }
    }
    #[doc = "Bit 5 - SWOCTRL Register Synchronization"]
    #[inline(always)]
    pub fn swoc(&mut self) -> SWOC_W {
        SWOC_W { w: self }
    }
    #[doc = "Bit 7 - Synchronization Mode"]
    #[inline(always)]
    pub fn syncmode(&mut self) -> SYNCMODE_W {
        SYNCMODE_W { w: self }
    }
    #[doc = "Bit 8 - FTM counter synchronization is activated by the software trigger"]
    #[inline(always)]
    pub fn swrstcnt(&mut self) -> SWRSTCNT_W {
        SWRSTCNT_W { w: self }
    }
    #[doc = "Bit 9 - MOD, HCR, CNTIN, and CV registers synchronization is activated by the software trigger"]
    #[inline(always)]
    pub fn swwrbuf(&mut self) -> SWWRBUF_W {
        SWWRBUF_W { w: self }
    }
    #[doc = "Bit 10 - Output mask synchronization is activated by the software trigger"]
    #[inline(always)]
    pub fn swom(&mut self) -> SWOM_W {
        SWOM_W { w: self }
    }
    #[doc = "Bit 11 - Inverting control synchronization is activated by the software trigger"]
    #[inline(always)]
    pub fn swinvc(&mut self) -> SWINVC_W {
        SWINVC_W { w: self }
    }
    #[doc = "Bit 12 - Software output control synchronization is activated by the software trigger"]
    #[inline(always)]
    pub fn swsoc(&mut self) -> SWSOC_W {
        SWSOC_W { w: self }
    }
    #[doc = "Bit 16 - FTM counter synchronization is activated by a hardware trigger"]
    #[inline(always)]
    pub fn hwrstcnt(&mut self) -> HWRSTCNT_W {
        HWRSTCNT_W { w: self }
    }
    #[doc = "Bit 17 - MOD, HCR, CNTIN, and CV registers synchronization is activated by a hardware trigger"]
    #[inline(always)]
    pub fn hwwrbuf(&mut self) -> HWWRBUF_W {
        HWWRBUF_W { w: self }
    }
    #[doc = "Bit 18 - Output mask synchronization is activated by a hardware trigger"]
    #[inline(always)]
    pub fn hwom(&mut self) -> HWOM_W {
        HWOM_W { w: self }
    }
    #[doc = "Bit 19 - Inverting control synchronization is activated by a hardware trigger"]
    #[inline(always)]
    pub fn hwinvc(&mut self) -> HWINVC_W {
        HWINVC_W { w: self }
    }
    #[doc = "Bit 20 - Software output control synchronization is activated by a hardware trigger"]
    #[inline(always)]
    pub fn hwsoc(&mut self) -> HWSOC_W {
        HWSOC_W { w: self }
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "Synchronization Configuration\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [synconf](index.html) module"]
pub struct SYNCONF_SPEC;
impl crate::RegisterSpec for SYNCONF_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [synconf::R](R) reader structure"]
impl crate::Readable for SYNCONF_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [synconf::W](W) writer structure"]
impl crate::Writable for SYNCONF_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets SYNCONF to value 0"]
impl crate::Resettable for SYNCONF_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}
