// Jaleco Mega System 1 video top: three tilemap layers (two in System D),
// the sprite plane, the priority PROM and the palette.
//
// Pixels are produced one per `ce`, in a fixed pipeline so a consumer never
// has to count clocks:
//
//   tick i     sample point issued to the tilemaps and the sprite plane
//   tick i+1   tilemaps address their ROMs; the sprite pixel advances
//   tick i+2   tilemap pens land, aligned with the sprite pixel
//   tick i+3   priority PROM decides the winner; pens wait a stage for it
//   tick i+4   palette word -> rgb, with rgb_valid
//
// So the total latency is FOUR ticks, and a consumer collecting pixel i must
// read it after tick i+4. Getting that count wrong is not a visible break --
// it is a one-pixel horizontal shift that looks like a subtle addressing bug
// in whichever block you happen to suspect.
//
// SCREEN FLIP is a 180-degree rotation of the finished visible frame
// (docs/known-issues.md MS1-13), so it is applied here by mirroring the
// SAMPLE POINT rather than by flipping each layer and each sprite the way
// MAME does. That is not an assumption: MAME was captured twice from the same
// point, flipped and not, and the two frames are rot180 of each other with
// zero differing pixels. The visible window is symmetric about the bitmap
// centre (rows 16..239 of 256, columns 0..255), which is why it holds.
//
// The palette bit layout differs by MODE, and MAME's own header comment about
// it is wrong. B and C use RRRRGGGGBBBBRGBx, so bits 11:8 are GREEN and 7:4
// are BLUE -- the comment says the opposite. System D does not use that format
// at all; it is plain RGBx_555. Both are below.

module ms1_video #(
	parameter integer VIS_W = 256,
	parameter integer VIS_H = 224,
	parameter integer VIS_Y0 = 16,     // first visible bitmap row
	// The WHOLE raster line, blanking included -- 384 at 6 MHz. The tile
	// fetch runs through blanking too, so the lookahead has to wrap on this
	// and not on VIS_W. See the wrap below; getting it wrong is MS1-57.
	parameter integer TOTAL_W = 384,
	// Pixels of lookahead on the tile fetch. 0 is the reference sim and is
	// bit-for-bit the original pipeline. On the SDRAM path the tile byte comes
	// from a cache, and the raster cannot wait for a miss, so the sample point
	// that drives the fetch runs LOOKAHEAD pixels ahead of the one being
	// displayed and each layer's result is delayed by the same amount. Net
	// latency is unchanged, which is what lets the two paths be compared
	// pixel-for-pixel. 8 is one whole 4-byte ROM group -- 64 clocks of lead at
	// 48 MHz, comfortably past a miss.
	parameter integer LOOKAHEAD = 0,
	// MS1-Z (Legend of Makai). Two layers, sprites straight from Sprite Data,
	// a fixed layer order and a different palette-group assignment -- see the
	// BOARD_Z blocks below and in ms1_sprites.sv. 0 is B/C/D, unchanged.
	parameter BOARD_Z = 0,
	// Per-layer tile ROM byte masks and the sprite tile mask: MAME wraps an
	// out-of-range code modulo the region, so a small ROM must not read into
	// the next SDRAM region. All ones = no wrap (B/C/D).
	parameter [20:0] L0_ROM_MASK = 21'h1FFFFF,
	parameter [20:0] L1_ROM_MASK = 21'h1FFFFF,
	parameter [20:0] L2_ROM_MASK = 21'h1FFFFF,
	parameter [12:0] SPR_TILE_MASK = 13'h1FFF
) (
	input               clk,
	input               ce,
	input               reset,

	input        [1:0]  mode,          // 0 = B, 1 = C, 2 = D
	input        [1:0]  nlayers,       // 3 for B/C, 2 for D
	input               osd_flip,      // OSD "Flip screen": 180 degrees
	input               spr_buf_busy,  // the object/sprite buffer shift (MS1-60)

	// video registers
	input       [15:0]  active_layers,
	input       [15:0]  sprite_flag,
	input       [15:0]  sprite_bank,
	input       [15:0]  screen_flag,
	input       [15:0]  t0_sx, t0_sy, t0_ctrl,
	input       [15:0]  t1_sx, t1_sy, t1_ctrl,
	input       [15:0]  t2_sx, t2_sy, t2_ctrl,

	// where to sample, in VISIBLE coordinates
	input        [8:0]  vx,
	input        [8:0]  vy,
	input               vvalid,

	// layer VRAM and tile ROM
	output      [12:0]  l0_vram_addr, l1_vram_addr, l2_vram_addr,
	input       [15:0]  l0_vram_data, l1_vram_data, l2_vram_data,
	output      [20:0]  l0_rom_addr,  l1_rom_addr,  l2_rom_addr,
	output      [20:0]  l0_rom_use_addr, l1_rom_use_addr, l2_rom_use_addr,
	input        [7:0]  l0_rom_data,  l1_rom_data,  l2_rom_data,

	// sprite engine ports
	input               spr_start,
	output              spr_busy,
	output      [11:0]  obj_addr, spr_ram_addr,
	input       [15:0]  obj_data, spr_ram_data,
	output      [21:0]  spr_rom_addr,
	input        [7:0]  spr_rom_data,
	input               spr_rom_ready,
	input               ss_rst_dbg,
	input               ss_active,
	input       [19:0]  ss_addr,
	input               ss_wr,
	input       [15:0]  ss_wdata,
	output      [15:0]  ss_spr_rdata,
	// Layer-opaque probes. These were read by the core as u_video.o0 /
	// u_video.o2, a hierarchical reference INTO this module: Verilator
	// resolves it, Quartus synthesis does not. Exposed as real ports.
	output              dbg_o0, dbg_o2,
	output      [31:0]  dbg_spr_pass_cycles,
	output      [15:0]  dbg_spr_late_swaps,

	// priority PROM and palette, both loaded from the .mra, never baked in
	output       [8:0]  prom_addr,
	input        [7:0]  prom_data,
	output      [9:0]   pal_addr,
	input       [15:0]  pal_data,

	output reg  [23:0]  rgb,
	output reg          rgb_valid,
	// The palette INDEX of the pixel on `rgb`, same stage. A simulation probe:
	// it lets a frame be recoloured through another palette, which is what a
	// comparison against MAME's pictures needs (they pair one frame's picture
	// with the next frame's palette -- ms1z docs/known-issues.md MS1Z-5).
	output reg   [9:0]  dbg_pal_idx
);
	// ---- flip: mirror the sample point over the visible window.
	// The OSD's "Flip screen" is XORed in here rather than handled
	// separately: the board's own screen_flag bit 0 already turns the
	// picture by 180 degrees this way, and the two compose exactly -- a
	// game that flips itself and a monitor mounted upside down cancel.
	// Doing it at the sample point means it reaches the analog I/O board
	// and direct video, not just the HDMI scaler. MS1-39.
	wire flip = screen_flag[0] ^ osd_flip;

	// The lookahead is applied to the RASTER position, before the flip mirror,
	// so the fetch order follows the scan whichever way the screen is turned.
	//
	// IT WRAPS ON THE WHOLE LINE, NOT ON THE VISIBLE WINDOW. The fetch runs
	// on every pixel tick, blanking included, and each layer's result is held
	// LOOKAHEAD ticks in the delay line inside ms1_tilemap -- so the pixel
	// displayed at column x is the one FETCHED LOOKAHEAD ticks earlier, and
	// for x < LOOKAHEAD that tick was in the PREVIOUS line's blanking.
	//
	// Wrapping on VIS_W put those ticks at columns 128..135 of the new row
	// instead of 0..7: with VIS_W = 256 and LOOKAHEAD = 8, hcount 376 gives
	// 376 + 8 - 256 = 128. Every visible line then began with eight pixels
	// lifted from the middle of itself. It is invisible wherever columns
	// 0..7 and 128..135 happen to agree, which is most of a tiled
	// background, and it is 54 pixels of peekaboo's title screen. MS1-57.
	//
	// On the whole line the arithmetic lands where it should: hcount 376..383
	// gives 384..391 - 384 = 0..7 of the next row, which is exactly what
	// hcount 0..7 will display. The fetches at hcount 248..375 address
	// columns 256..383, past the end of the visible row; their results fall
	// in blanking and are discarded, the same as the old code's re-fetch of
	// columns 8..135 was.
	wire [9:0] vx_sum = {1'b0, vx} + LOOKAHEAD[9:0];
	wire       vx_wrap = vx_sum >= TOTAL_W[9:0];
	wire [8:0] vxa = vx_wrap ? (vx_sum - TOTAL_W[9:0]) : vx_sum[8:0];
	wire [8:0] vya = vx_wrap ? ((vy == VIS_H[8:0] - 9'd1) ? 9'd0 : vy + 9'd1) : vy;

	// The DISPLAYED point: the sprite plane's readback still uses this, since
	// its pixels were rendered in an earlier pass and need no lookahead.
	wire [8:0] mx = flip ? (VIS_W[8:0] - 9'd1 - vx) : vx;
	wire [8:0] my = flip ? (VIS_H[8:0] - 9'd1 - vy) : vy;
	wire [8:0] bx = mx;                           // bitmap x
	wire [8:0] by = my + VIS_Y0[8:0];             // bitmap y

	// The FETCH point, LOOKAHEAD pixels ahead of it.
	wire [8:0] mxa = flip ? (VIS_W[8:0] - 9'd1 - vxa) : vxa;
	wire [8:0] mya = flip ? (VIS_H[8:0] - 9'd1 - vya) : vya;
	wire [8:0] bxa = mxa;
	wire [8:0] bya = mya + VIS_Y0[8:0];

	// ---- three tilemap layers
	wire [3:0] p0, p1, p2, c0, c1, c2;
	wire       o0, o1, o2, v0;

	ms1_tilemap #(.FETCH_LEAD(LOOKAHEAD), .ROM_MASK(L0_ROM_MASK)) u_l0 (.clk(clk), .ce(ce), .sx(bxa), .sy(bya),
		.scroll_x(t0_sx), .scroll_y(t0_sy), .ctrl(t0_ctrl),
		.vram_addr(l0_vram_addr), .vram_data(l0_vram_data),
		.rom_addr(l0_rom_addr), .rom_use_addr(l0_rom_use_addr), .rom_data(l0_rom_data),
		.pen(p0), .color(c0), .opaque(o0), .pen_valid(v0));

	ms1_tilemap #(.FETCH_LEAD(LOOKAHEAD), .ROM_MASK(L1_ROM_MASK)) u_l1 (.clk(clk), .ce(ce), .sx(bxa), .sy(bya),
		.scroll_x(t1_sx), .scroll_y(t1_sy), .ctrl(t1_ctrl),
		.vram_addr(l1_vram_addr), .vram_data(l1_vram_data),
		.rom_addr(l1_rom_addr), .rom_use_addr(l1_rom_use_addr), .rom_data(l1_rom_data),
		.pen(p1), .color(c1), .opaque(o1), .pen_valid());

	ms1_tilemap #(.FETCH_LEAD(LOOKAHEAD), .ROM_MASK(L2_ROM_MASK)) u_l2 (.clk(clk), .ce(ce), .sx(bxa), .sy(bya),
		.scroll_x(t2_sx), .scroll_y(t2_sy), .ctrl(t2_ctrl),
		.vram_addr(l2_vram_addr), .vram_data(l2_vram_data),
		.rom_addr(l2_rom_addr), .rom_use_addr(l2_rom_use_addr), .rom_data(l2_rom_data),
		.pen(p2), .color(c2), .opaque(o2), .pen_valid());

	// The tilemap's own latency grew by LOOKAHEAD and the sample point was
	// advanced by the same amount, so the net timing is unchanged and no
	// output delay belongs here -- adding one would shift the layers against
	// the sprite plane by LOOKAHEAD pixels.
	wire [3:0] p0q = p0, p1q = p1, p2q = p2;
	wire [3:0] c0q = c0, c1q = c1, c2q = c2;
	wire       o0q = o0, o1q = o1, o2q = o2;
	assign dbg_o0 = o0;
	assign dbg_o2 = o2;

	// ---- sprite plane. Its readback is one cycle, the tilemaps are three,
	// so the sprite pixel is delayed two stages to meet them.
	wire [8:0] fb_q;
	// MS1-60: the plane is cleared a row at a time BEHIND THE DISPLAY READ,
	// not in one 65536-clock burst at the head of the pass. `disp_active` is
	// "this raster line is one the display is reading", which is what paces
	// the sweep; taking the row itself from fb_rd_addr rather than from vy
	// makes it follow the screen flip for free.
	wire disp_active = (vy < VIS_H[8:0]);
	ms1_sprites #(.BOARD_Z(BOARD_Z), .TILE_MASK(SPR_TILE_MASK)) u_spr (.clk(clk), .reset(reset | ss_rst_dbg),
		.start(spr_start), .busy(spr_busy),
		.buf_busy(spr_buf_busy), .disp_active(disp_active),
		.sprite_flag(sprite_flag), .sprite_bank(sprite_bank),
		.obj_addr(obj_addr), .obj_data(obj_data),
		.spr_addr(spr_ram_addr), .spr_data(spr_ram_data),
		.rom_addr(spr_rom_addr), .rom_data(spr_rom_data),
		.rom_ready(spr_rom_ready),
		.dbg_pass_cycles(dbg_spr_pass_cycles), .dbg_late_swaps(dbg_spr_late_swaps),
		.rd_ce(ce), .fb_rd_addr({by[7:0], bx[7:0]}), .fb_rd_data(fb_q),
		.ss_active(ss_active), .ss_addr(ss_addr), .ss_wr(ss_wr),
		.ss_wdata(ss_wdata), .ss_rdata(ss_spr_rdata));

	reg [8:0] fb_d1, fb_d2;
	always @(posedge clk) if (ce) begin fb_d1 <= fb_q; fb_d2 <= fb_d1; end

	// ---- priority. The enables come from active_layers; layer 2 does not
	// exist in mode D and is forced transparent there.
	wire l2_exists = (nlayers == 2'd3);
	wire e0 = active_layers[0];
	wire e1 = active_layers[1];
	wire e2 = active_layers[2] & l2_exists;
	wire espr = active_layers[3];

	wire spr_present = espr & (fb_d2[3:0] != 4'hF);
	// The PROM's bit 0 is "low priority sprite AND splitting". Measured
	// against MAME on bigstrik's split scenes: the low group is the one
	// whose attribute bit 3 is SET, not clear. Inverting this is invisible
	// on every scene that has no sprites or no splitting, and wrong on
	// 25205 of 57344 pixels on one that has both.
	wire spr_lowpri  = fb_d2[8];

	wire [1:0] win;
	generate
	if (BOARD_Z) begin : g_prio_z
		// MS1-Z: screen_update hard-codes pri = 0x0314f -- layer 0 at the
		// bottom (drawn opaque, so its pen 15 is a colour, not a hole), then
		// the sprites, then layer 1 -- and MAME's own conversion of the
		// board's two PROMs fails for every priority code (they are not a
		// priority PROM; docs/known-issues.md MS1Z-2). The plane already holds
		// the frontmost sprite (ms1_sprites.sv), so this is a plain stack.
		// Same one-stage registered latency as ms1_prio.
		reg [1:0] win_z;
		always @(posedge clk) if (ce)
			win_z <= (o1q & e1)   ? 2'd1
			       : spr_present  ? 2'd3
			       :                2'd0;
		assign win = win_z;
		assign prom_addr = 9'd0;
	end else begin : g_prio_prom
		ms1_prio u_prio (.clk(clk), .ce(ce),
			.pri_code(active_layers[11:8]), .split(sprite_flag[8]),
			.l0_opaque(o0q & e0), .l1_opaque(o1q & e1), .l2_opaque(o2q & e2),
			.spr_present(spr_present), .spr_lowpri(spr_lowpri),
			.prom_addr(prom_addr), .prom_data(prom_data), .win(win));
	end
	endgenerate

	// the pens have to wait one stage for the PROM result
	reg [3:0] p0d, p1d, p2d, c0d, c1d, c2d;
	reg [8:0] fb_d3;
	// vvalid follows the pixel through the four stages between being sampled
	// and emerging as rgb: tilemap pen (2), priority (3), palette+rgb (4).
	reg [3:0] vpipe;
	always @(posedge clk) if (ce) begin
		p0d <= p0q; p1d <= p1q; p2d <= p2q;
		c0d <= c0q; c1d <= c1q; c2d <= c2q;
		fb_d3 <= fb_d2;
		vpipe <= {vpipe[2:0], vvalid};
	end

	// ---- palette index. 256 entries per layer group, sprites at 256*3.
	// MS1-Z groups them differently (megasys1_v.cpp:79-92 and system_Z's
	// tilemap/gfx bases): layer 0 at 0x000, SPRITES at 0x100, layer 1 at
	// 0x200, and 0x300 unused.
	reg [9:0] pal_idx;
	always @* begin
		case (win)
			2'd0: pal_idx = {2'd0, c0d, p0d};
			2'd1: pal_idx = BOARD_Z ? {2'd2, c1d, p1d} : {2'd1, c1d, p1d};
			2'd2: pal_idx = {2'd2, c2d, p2d};
			2'd3: pal_idx = BOARD_Z ? {2'd1, fb_d3[7:0]} : {2'd3, fb_d3[7:0]};
		endcase
	end
	assign pal_addr = pal_idx;

	// ---- palette word -> rgb. pal5bit(v) = (v<<3)|(v>>2).
	function automatic [7:0] pal5 (input [4:0] v);
		pal5 = {v, v[4:2]};
	endfunction

	wire [4:0] r_bc = {pal_data[15:12], pal_data[3]};
	wire [4:0] g_bc = {pal_data[11:8],  pal_data[2]};
	wire [4:0] b_bc = {pal_data[7:4],   pal_data[1]};
	wire [4:0] r_d  = pal_data[15:11];
	wire [4:0] g_d  = pal_data[10:6];
	wire [4:0] b_d  = pal_data[5:1];

	always @(posedge clk) if (ce) begin
		rgb <= (mode == 2'd2) ? {pal5(r_d),  pal5(g_d),  pal5(b_d)}
		                      : {pal5(r_bc), pal5(g_bc), pal5(b_bc)};
		rgb_valid <= vpipe[3];
		dbg_pal_idx <= pal_idx;
	end
endmodule
