---
layout: default
title: ç‰¹åˆ¥ç·¨ ç¬¬6ç« ã€€SystemDK with AITL è«–æ–‡å…¬é–‹ï¼ˆFinal Chapterï¼‰
---

---

# ğŸ“• ç‰¹åˆ¥ç·¨ ç¬¬6ç« ï¼šSystemDK with AITL è«–æ–‡å…¬é–‹ *(Final Chapter)*  
**Special Chapter 6: Research Paper on SystemDK with AITL *(Final Chapter)***

> âš ï¸ æœ¬ç« ã¯ **å€‹äººç ”ç©¶ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆ** ã«åŸºã¥ãã¾ã¨ã‚ã§ã™ã€‚  
> ç¾è¡Œå®Ÿè£…ã¯ **PIDï¼‹FSM** ãŒä¸­å¿ƒã§ã‚ã‚Šã€**LLM çµ±åˆã¯ AITL Nextï¼ˆå°†æ¥æ‹¡å¼µï¼‰** ã¨ã—ã¦ä½ç½®ã¥ã‘ã¦ã„ã¾ã™ã€‚  
> å°†æ¥ã€è¨ˆç®—æ€§èƒ½å‘ä¸Šã¨ãƒ¢ãƒ‡ãƒ«è»½é‡åŒ–ã«ã‚ˆã£ã¦ LLM ãŒãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ åˆ¶å¾¡å±¤ã«å‚å…¥ã™ã‚‹ã‚·ãƒŠãƒªã‚ªã‚’æã„ã¦ã„ã¾ã™ã€‚  
>
> âš ï¸ This chapter is based on an **individual research project**.  
> The current implementation focuses on **PID + FSM**, while **LLM integration is positioned as AITL Next (future extension)**.  
> It assumes that with improved computational performance and model lightweighting, LLM will join the real-time control layer in the future.

---

## 1. ğŸ“ ã¯ã˜ã‚ã« / *Introduction & Objective*

æœ¬ç« ã®ç›®çš„ã¯ã€**SystemDK with AITL ã®åˆ¶å¾¡ãƒ¢ãƒ‡ãƒ«ï¼ˆPIDï¼‹FSMï¼‹å°†æ¥ã®LLMï¼‰ã‚’EDAè¨­è¨ˆãƒ•ãƒ­ãƒ¼ã«çµ±åˆã—ã€ã‚µãƒ–2nmä¸–ä»£ã§æ·±åˆ»åŒ–ã™ã‚‹å¤‰å‹•ãƒ»åŠ£åŒ–ã‚’å®Ÿæ™‚é–“ã§è£œå„Ÿã™ã‚‹æ‰‹æ³•ã‚’æç¤ºã™ã‚‹ã“ã¨**ã§ã‚ã‚‹ã€‚  

å¾“æ¥ã®DTCOï¼ˆDesign-Technology Co-Optimizationï¼‰ã¯é™çš„è£œå„Ÿãƒ»éå¤§ã‚¬ãƒ¼ãƒ‰ãƒãƒ³ãƒ‰ä¾å­˜ã§ã‚ã‚Šã€ä»¥ä¸‹ã®èª²é¡Œã‚’æŠ±ãˆã¦ã„ã‚‹ï¼š  

- **RCé…å»¶å¤‰å‹•**ï¼šé…ç·šã‚¹ã‚±ãƒ¼ãƒªãƒ³ã‚°ã«ã‚ˆã‚‹ã°ã‚‰ã¤ããŒSTAã‚’ä¸å®‰å®šåŒ–  
- **ç†±çµåˆ**ï¼š3Dç©å±¤ãƒ»é«˜å¯†åº¦åŒ–ã«ã‚ˆã‚‹æ¸©åº¦ä¸Šæ˜‡ãŒP&Råˆ¶ç´„ã‚’é€¸è„±  
- **EMI/EMCå¤‰å‹•**ï¼šé«˜é€Ÿä¿¡å·ä¼é€ã§ã®ã‚¸ãƒƒã‚¿ãŒSI/EMCè§£æã«å½±éŸ¿  
- **ä¿¡é ¼æ€§ä½ä¸‹**ï¼šå¿œåŠ›ã‚„Vthã‚·ãƒ•ãƒˆãŒPDKãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿è¨­è¨ˆã«åæ˜ ã•ã‚Œã«ãã„  

ã“ã‚Œã‚‰ã‚’è§£æ±ºã™ã‚‹ãŸã‚ã€æœ¬ç ”ç©¶ã§ã¯ä»¥ä¸‹ã‚’ææ¡ˆã™ã‚‹ï¼š  

1. **PID** ã«ã‚ˆã‚‹ãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ å®‰å®šåŒ–åˆ¶å¾¡  
2. **FSM** ã«ã‚ˆã‚‹ãƒ¢ãƒ¼ãƒ‰ç›£ç£ã¨å®‰å…¨åˆ¶å¾¡  
3. **EDAãƒ•ãƒ­ãƒ¼çµ±åˆ**ï¼šVerilog RTLåŒ–ã—ãŸåˆ¶å¾¡ãƒ­ã‚¸ãƒƒã‚¯ã‚’ Synth â†’ P&R â†’ STA â†’ GDS II ã«ç›´çµ  
4. **AITL Next (LLM)** ã«ã‚ˆã‚‹EDAãƒ­ã‚°è§£æã¨å°†æ¥ã®ãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ é©å¿œ  

---

## 2. âš™ï¸ ææ¡ˆãƒ•ãƒ¬ãƒ¼ãƒ ãƒ¯ãƒ¼ã‚¯ / *Proposed Framework: SystemDK with AITL*

### ç¾è¡Œå®Ÿè£…ï¼ˆAITL Baseï¼‰ / *Current Implementation (AITL Base)*
- **PID**ï¼šé…å»¶ãƒ»æ¸©åº¦ãƒ»é›»åœ§å¤‰å‹•ã®ãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ è£œå„Ÿ  
- **FSM**ï¼šåˆ¶å¾¡ãƒ¢ãƒ¼ãƒ‰é·ç§»ãƒ»å®‰å…¨ç›£ç£ï¼ˆä¸Šé™åˆ¶ç´„ã€ç·Šæ€¥åœæ­¢ï¼‰  

### å°†æ¥æ‹¡å¼µï¼ˆAITL Nextï¼‰ / *Future Extension (AITL Next)*
- **LLM**ï¼šEDAãƒ­ã‚°ã‚„ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³çµæœã‚’è§£æã—ã€PIDã‚²ã‚¤ãƒ³ã‚„FSMãƒ«ãƒ¼ãƒ«ã‚’å†è¨­è¨ˆ  
- **å½¹å‰²**ï¼šEDAãƒ•ãƒ­ãƒ¼ã«ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ã—ã€å°†æ¥çš„ã«ãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ åˆ¶å¾¡ã¸å‚å…¥  

---

### ğŸ“Š EDAçµ±åˆå›³ / *EDA Integration Flow*

```mermaid
flowchart TB
    subgraph Modeling [Control Modeling]
        PID[PID Controller] --> FSM[FSM Supervisor]
        FSM --> RTL[Verilog RTL]
        LLM["LLM (Next)"] -.-> FSM
    end

    subgraph EDA [EDA Flow]
        RTL --> Synth[Logic Synthesis]
        Synth --> PnR[Place & Route]
        PnR --> LVS[LVS/DRC]
        LVS --> STA[Static Timing Analysis]
        STA --> GDS[GDS II]
    end

    STA -.-> Metrics[Runtime Metrics: Delay/Thermal/EMI]
    Metrics -.-> PID

    FEM[FEM Analysis] --> PnR
    FEM --> STA
    NA[S-parameter Measurement] --> STA
    NA --> PnR

    PDK[(Process Design Kit)] --> Synth
    PDK --> PnR
    PDK --> STA
```

---

## 3. ğŸ§® æ•°å¼ãƒ¢ãƒ‡ãƒ«ã¨EDAå¯¾å¿œ / *Analytical Models and EDA Mapping*

- **RCé…å»¶ãƒ¢ãƒ‡ãƒ« / RC Delay Model**
  
$$
t_{pd}(T, \sigma, f) = R_0 \cdot \big(1 + \alpha_T (T-T_0) + \alpha_\sigma \sigma \big)\,C(f) + \Delta_{EMI}(f)
$$

â†’ STAã«ãŠã‘ã‚‹ **ãƒ‘ã‚¹é…å»¶åˆ¶ç´„** ã¨ã—ã¦åæ˜   

- **ç†±çµåˆãƒ¢ãƒ‡ãƒ« / Thermal Coupling**
  
$$
C_{th}\frac{dT}{dt} + \frac{T - T_{amb}}{R_{th}} = P_{chip}(t)
$$

â†’ P&Rã§ã® **é…ç½®æ¸©åº¦åˆ¶ç´„** ã«å¯¾å¿œ  

- **å¿œåŠ›ã«ã‚ˆã‚‹Vthã‚·ãƒ•ãƒˆ / Stress-induced Vth Shift**
  
$$
\Delta V_{th}(\sigma) = \kappa \cdot \sigma
$$

â†’ PDKãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿è£œæ­£ã‚„SPICEãƒ¢ãƒ‡ãƒ«æ›´æ–°ã«å¯¾å¿œ  

- **EMIæ³¨å…¥ãƒ¢ãƒ‡ãƒ« / EMI Injection**

$$
v_{emi}(t) = A \sin(2\pi f_{emi} t)
$$

â†’ SI/EMCè§£æã«ãŠã‘ã‚‹ **ã‚¯ãƒ­ãƒƒã‚¯ã‚¸ãƒƒã‚¿åˆ¶ç´„** ã¨ã—ã¦å°å…¥  

---

## 4. ğŸ”¬ ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³çµæœã¨EDAã§ã®æ„å‘³ / *Simulation Results with EDA Implications*

â€» ä»¥ä¸‹ã¯ç†æƒ³åŒ–ãƒ¢ãƒ‡ãƒ«ã«ã‚ˆã‚‹ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³çµæœã€‚å®Ÿãƒãƒƒãƒ—ã¨ã¯ç•°ãªã‚‹å¯èƒ½æ€§ã‚ã‚Šã€‚  
*Results are from idealized models; real chip values may differ.*  

### 4.1 RCé…å»¶è£œå„Ÿ / RC Delay Compensation
<img src="./figures/sim_delay_rc.png" alt="RC Delay Compensation" width="70%">

- åˆ¶å¾¡ãªã—ï¼šå¤§ããªã°ã‚‰ã¤ã â†’ STAã§ã‚¿ã‚¤ãƒŸãƒ³ã‚°ã‚¯ãƒ­ãƒ¼ã‚¸ãƒ£å›°é›£  
- PIDï¼šÂ±20%ã«åæŸ â†’ STAã§ãƒ‘ã‚¹ä½™è£•æ”¹å–„  
- PIDï¼‹FSMï¼šÂ±10%ä»¥å†… â†’ STAã§ã‚¹ãƒ©ãƒƒã‚¯å®‰å®šåŒ–  

---

### 4.2 ç†±å¿œç­”åˆ¶å¾¡ / Thermal Response Control
<img src="./figures/sim_thermal_response.png" alt="Thermal Response Control" width="70%">

- åˆ¶å¾¡ãªã—ï¼š+12Kã‚ªãƒ¼ãƒãƒ¼ã‚·ãƒ¥ãƒ¼ãƒˆ â†’ P&Råˆ¶ç´„é€¸è„±  
- PIDï¼š+4Kç¨‹åº¦ â†’ è¨­è¨ˆç¯„å›²å†…  
- PIDï¼‹FSMï¼š+2Kä»¥ä¸‹ â†’ 3D-ICè¨­è¨ˆã®æ¸©åº¦åˆ¶ç´„ã«é©åˆ  

---

### 4.3 EMIã‚¸ãƒƒã‚¿æŠ‘åˆ¶ / EMI Jitter Suppression
<img src="./figures/sim_emi_jitter.png" alt="EMI Jitter Suppression" width="70%">

- åˆ¶å¾¡ãªã—ï¼š100psã‚¸ãƒƒã‚¿ â†’ SI/EMC NG  
- PIDï¼š20ps â†’ ä¸€éƒ¨åˆæ ¼  
- PIDï¼‹FSMï¼š10ps â†’ EMCè¨­è¨ˆè¦æ ¼é©åˆãƒ¬ãƒ™ãƒ«  

---

### 4.4 ç·åˆæ¯”è¼ƒè¡¨ / Summary Table
| æŒ‡æ¨™ / Metric | åˆ¶å¾¡ãªã— / Uncontrolled | PIDã®ã¿ / PID only | PIDï¼‹FSM | LLM (Next, ç†æƒ³å€¤ / Ideal) | EDAã§ã®æ„å‘³ / EDA Implication |
|---------------|-------------------------|--------------------|-----------|--------------------------|------------------------------|
| RC Delay Variation | 1.0 (norm.) | 0.2 | 0.15 | â‰ª0.1 | STAã‚¿ã‚¤ãƒŸãƒ³ã‚°åæŸæ€§ |
| Thermal Rise Î”T | +12 K | +4 K | +2 K | â‰ª1 K | P&Ré…ç½®æ¸©åº¦åˆ¶ç´„ |
| EMI Jitter | 100 ps | 20 ps | 10 ps | â‰ª5 ps | SI/EMCé©åˆæ€§ |

---

## 5. ğŸ’» å®Ÿè£…PoC / *Implementation PoC*

### 5.1 PID Verilog RTL
```verilog
module pid_ctrl #(parameter W=16, FRAC=8)(
  input  logic clk, rst_n,
  input  logic signed [W-1:0] e,
  input  logic signed [W-1:0] Kp, Ki, Kd,
  output logic signed [W-1:0] u_out
);
  logic signed [W-1:0] i_acc, e_prev, de;
  always_ff @(posedge clk or negedge rst_n) begin
    if(!rst_n) begin i_acc<=0; e_prev<=0; u_out<=0; end
    else begin
      de    <= e - e_prev;
      i_acc <= i_acc + e;
      u_out <= (Kp*e >>> FRAC) + (Ki*i_acc >>> FRAC) + (Kd*de >>> FRAC);
      e_prev<= e;
    end
  end
endmodule
```

---

### 5.2 FSM çŠ¶æ…‹é·ç§»å›³ / FSM State Transitions
```mermaid
stateDiagram-v2
    [*] --> NOM
    NOM --> THROTTLE: temp > T_MAX
    THROTTLE --> COOL: temp > T_CRIT
    COOL --> EMERG: temp > T_SHDN
    THROTTLE --> NOM: temp < T_HYST
    COOL --> THROTTLE: temp < T_COOL_OK
    EMERG --> EMERG
```

---

### 5.3 YAML è¨­å®šä¾‹ / YAML Example
```yaml
targets:
  delay_ps: 1200
  temp_C:   80
limits:
  T_MAX: 90
  T_CRIT: 95
  T_SHDN: 105
  EMI_MAX: 0.6
pid:
  Kp: 0.8
  Ki: 0.05
  Kd: 0.1
actuator_bounds:
  freq_mhz: [800, 3200]
  vcore_mv: [700, 1100]
  fan_pwm:  [0, 255]
```

---

## 6. ğŸš€ ä»Šå¾Œã®å±•æœ› / *Future Work*
- **AITL Base**ï¼šPIDï¼‹FSM ã«ã‚ˆã‚‹å®‰å®šåˆ¶å¾¡ã®ç¢ºç«‹ã¨EDAãƒ•ãƒ­ãƒ¼ã¸ã®PoCçµ±åˆ  
- **AITL Next**ï¼šè»½é‡åŒ–LLMã‚’ç”¨ã„ãŸãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ EDAè§£æã¨åˆ¶å¾¡è£œå„Ÿå†è¨­è¨ˆ  
- **ç”£æ¥­å¿œç”¨**ï¼šå®Ÿãƒãƒƒãƒ—è©¦ä½œã¨EDAãƒ„ãƒ¼ãƒ«é€£æºã«ã‚ˆã‚‹AIé§†å‹•DTCOã®å®Ÿè¨¼  

*AITL Base: Establish stable PID+FSM control integrated into EDA flows  
AITL Next: Lightweight LLM for real-time EDA analysis and compensation redesign  
Industrial: Prototype chips and EDA tool collaboration for AI-driven DTCO*  

---

## 7. ğŸ“„ è«–æ–‡ãƒ»é–¢é€£ãƒªãƒ³ã‚¯ / *Downloads & Related Links*
- ğŸ“‘ [Main Paper (PDF)](systemdk_aitl2025.pdf)  

---

## 8. ğŸ‘¤ è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / *Author & License*

| ğŸ“Œ Item | ğŸ“„ Details |
|------|------|
| **Author** | **ä¸‰æº çœŸä¸€ / Shinichi Samizo** |
| **ğŸ’» GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |
| **ğŸ“œ License** | Code: [MIT](https://opensource.org/licenses/MIT) ãƒ» Text: [CC BY 4.0](https://creativecommons.org/licenses/by/4.0/) ãƒ» Figures: [CC BY-NC 4.0](https://creativecommons.org/licenses/by-nc/4.0/) |

---

## ğŸ”™ æˆ»ã‚‹ / *Back to Top*
ğŸ  [Edusemi-v4x](../) ï½œ ğŸ“‚ [GitHub Repo](https://github.com/Samizo-AITL/Edusemi-v4x)
