Saman Prabhath Amarasinghe, Parallelizing compiler techniques based on linear inequalities, Stanford University, Stanford, CA, 1997
Saman P. Amarasinghe , Monica S. Lam, Communication optimization and code generation for distributed memory machines, Proceedings of the ACM SIGPLAN 1993 conference on Programming language design and implementation, p.126-138, June 21-25, 1993, Albuquerque, New Mexico, USA[doi>10.1145/155090.155102]
Corinne Ancourt , François Irigoin, Scanning polyhedra with DO loops, Proceedings of the third ACM SIGPLAN symposium on Principles and practice of parallel programming, p.39-50, April 21-24, 1991, Williamsburg, Virginia, USA[doi>10.1145/109625.109631]
Rumen Andonov , Sanjay Rajopadhye, Optimal orthogonal tiling of 2-D iterations, Journal of Parallel and Distributed Computing, v.45 n.2, p.159-165, Sept. 15, 1997[doi>10.1006/jpdc.1997.1371]
Cedric Bastoul, Code Generation in the Polyhedral Model Is Easier Than You Think, Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, p.7-16, September 29-October 03, 2004[doi>10.1109/PACT.2004.11]
Pierre Boulet , Alain Darte , Tanguy Risset , Yves Robert, (Pen)-ultimate tiling?, Integration, the VLSI Journal, v.17 n.1, p.33-51, Aug. 1994[doi>10.1016/0167-9260(94)90019-1]
Stephanie Coleman , Kathryn S. McKinley, Tile size selection using cache organization and data layout, Proceedings of the ACM SIGPLAN 1995 conference on Programming language design and implementation, p.279-290, June 18-21, 1995, La Jolla, California, USA[doi>10.1145/207110.207162]
Dines, L. 1919. Systems of linear inequalities. Ann. Math. 20, 191--199.
B. C. Eaves , Uriel G. Rothblum, A theory on extending algorithms for parametric problems, Mathematics of Operations Research, v.14 n.3, p.502-533, Aug. 1989[doi>10.1287/moor.14.3.502]
B. Curtis Eaves , Uriel G. Rothblum, Dines-Fourier-Motzkin quantifier elimination and an application of corresponding transfer principles over ordered fields, Mathematical Programming: Series A and B, v.53 n.3, p.307-321, Feb. 1992[doi>10.1007/BF01585709]
Fourier, L. 1827. Reported in Analyse des travaux de l'Academie Royale des Sciences, pendant l'annee 1824, Partie mathematique. Histoire de l'Acacdemie Royale des Sciences de l'Institut de France 7, xlvii--lv.
G. Goumas , M. Athanasaki , N. Koziris, An efficient code generation technique for tiled iteration spaces, IEEE Transactions on Parallel and Distributed Systems, v.14 n.10, p.1021-1034, October 2003[doi>10.1109/TPDS.2003.1239870]
Grösslinger, A., Griebl, M., and Lengauer, C. 2004. Introducing nonlinear parameters to the polyhedron model. In Proceedings of the 11th Workshop on Compilers for Parallel Computers (CPC'04). M. Gerndt and E. Kereku, Eds., Research Report Series, LRR-TUM, Technische Universität München, Seeon, Germany, 1--12.
Albert Hartono , Muthu Manikandan Baskaran , Cédric Bastoul , Albert Cohen , Sriram Krishnamoorthy , Boyana Norris , J. Ramanujam , P. Sadayappan, Parametric multi-level tiling of imperfectly nested loops, Proceedings of the 23rd international conference on Supercomputing, June 08-12, 2009, Yorktown Heights, NY, USA[doi>10.1145/1542275.1542301]
HiTLoG 2007. HiTLoG: Hierarchical Tiled Loop Generator. http://www.cs.colostate.edu/MMAlpha/HiTLoG/.
Karin Högstedt , Larry Carter , Jeanne Ferrante, Determining the idle time of a tiling, Proceedings of the 24th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.160-173, January 15-17, 1997, Paris, France[doi>10.1145/263699.263716]
F. Irigoin , R. Triolet, Supernode partitioning, Proceedings of the 15th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.319-329, January 10-13, 1988, San Diego, California, USA[doi>10.1145/73560.73588]
Marta Jiménez , José M. Llabería , Agustín Fernández, Register tiling in nonrectangular iteration spaces, ACM Transactions on Programming Languages and Systems (TOPLAS), v.24 n.4, p.409-453, July 2002[doi>10.1145/567097.567101]
Shoaib Kamil , Kaushik Datta , Samuel Williams , Leonid Oliker , John Shalf , Katherine Yelick, Implicit and explicit optimizations for stencil computations, Proceedings of the 2006 workshop on Memory system performance and correctness, October 22-22, 2006, San Jose, California[doi>10.1145/1178597.1178605]
W. Kelly , W. Pugh , E. Rosser, Code generation for multiple mappings, Proceedings of the Fifth Symposium on the Frontiers of Massively Parallel Computation (Frontiers'95), p.332, February 06-09, 1995
Kim, D. and Rajopadhye, S. 2009. Parameterized tiling for imperfectly nested loops. Tech. rep. CS-09-101, Colorado State University.
DaeGon Kim , Lakshminarayanan Renganarayanan , Dave Rostron , Sanjay Rajopadhye , Michelle Mills Strout, Multi-level tiling: M for the price of one, Proceedings of the 2007 ACM/IEEE conference on Supercomputing, November 10-16, 2007, Reno, Nevada[doi>10.1145/1362622.1362691]
T. Kisuki , P. M. W. Knijnenburg , M. F. P. O'Boyle, Combined Selection of Tile Sizes and Unroll Factors Using Iterative Compilation, Proceedings of the 2000 International Conference on Parallel Architectures and Compilation Techniques, p.237, October 15-19, 2000
P. M. W. Knijnenburg , T. Kisuki , M. F. P. O'Boyle, Iterative compilation, Embedded processor design challenges: systems, architectures, modeling, and simulation-SAMOS, Springer-Verlag New York, Inc., New York, NY, 2002
Le Fur, M. 1996. Scanning parameterized polyhedron using Fourier-Motzkin elmination. Concurrency: Pract. Exp. 8, 6, 445--460.
Le Verge, H., Van Dongen, V., and Wilde, D. 1994a. La synthèse de nids de boucles avec la bibliothèque polyédrique. In RenPar'6. IRISA, Lyon, France. (English version: Loop nest synthesis using the polyhedral library. In IRISA TR 830.)
Le Verge, H., Van Dongen, V., and Wilde, D. 1994b. Loop nest synthesis using the polyhedral library. Tech. rep. PI 830, IRISA, Rennes, France. (Also published as INRIA Research Report 2288.)
David K. Lowenthal, Accurately Selecting Block Size at Runtime in Pipelined Parallel Programs, International Journal of Parallel Programming, v.28 n.3, p.245-274, June 2000[doi>10.1023/A:1007577115980]
Motzkin, T. 1936. Beitrage zur theorie der linearen ungliechungen. Ph.D. thesis, University of Basel.
Dimitrios S. Nikolopoulos, Dynamic tiling for effective use of shared caches on multithreaded processors, International Journal of High Performance Computing and Networking, v.2 n.1, p.22-35, February 2004[doi>10.1504/IJHPCN.2004.009265]
OMEGA&plus; 2011. OMEGA&plus;: Pressburger engine and code generator. http://chunchen.info/omega/.
William Pugh, A practical algorithm for exact array dependence analysis, Communications of the ACM, v.35 n.8, p.102-114, Aug. 1992[doi>10.1145/135226.135233]
Püschel, M., Moura, J. M. F., Johnson, J., Padua, D., Veloso, M., Singer, B., Xiong, J., Franchetti, F., Gacic, A., Voronenko, Y., Chen, K., Johnson, R. W., and Rizzolo, N. 2005. Spiral: Code generation for dsp transforms. Proc. IEEE 93, 2, 232--275.
Fabien Quilleré , Sanjay Rajopadhye , Doran Wilde, Generation of Efficient Nested Loops from Polyhedra, International Journal of Parallel Programming, v.28 n.5, p.469-498, Oct. 2000[doi>10.1023/A:1007554627716]
Ramanujam, J. and Sadayappan, P. 1992. Tiling multidimensional iteration spaces for multicomputers. J. Parall. Distrib. Comput. 16, 2, 108--120.
Lakshminarayanan Renganarayana , Uday Bondhugula , Salem Derisavi , Alexandre E. Eichenberger , Kevin O'Brien, Compact multi-dimensional kernel extraction for register tiling, Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, November 14-20, 2009, Portland, Oregon[doi>10.1145/1654059.1654105]
Jack Dongarra , Robert Schreiber, Automatic Blocking of Nested Loops, University of Tennessee, Knoxville, TN, 1990
Weispfenning, V. 1994. Parametric linear and quadratic optimization by elimination. Tech. rep. MIP-9404, Fakultät für Mathematik und Informatik, Universität Passau.
R. Clint Whaley , Jack J. Dongarra, Automatically tuned linear algebra software, Proceedings of the 1998 ACM/IEEE conference on Supercomputing, p.1-27, November 07-13, 1998, San Jose, CA
Robert P. Wilson , Robert S. French , Christopher S. Wilson , Saman P. Amarasinghe , Jennifer M. Anderson , Steve W. K. Tjiang , Shih-Wei Liao , Chau-Wen Tseng , Mary W. Hall , Monica S. Lam , John L. Hennessy, SUIF: an infrastructure for research on parallelizing and optimizing compilers, ACM SIGPLAN Notices, v.29 n.12, p.31-37, Dec. 1994[doi>10.1145/193209.193217]
Michael E. Wolf , Monica S. Lam, A data locality optimizing algorithm, Proceedings of the ACM SIGPLAN 1991 conference on Programming language design and implementation, p.30-44, June 24-28, 1991, Toronto, Ontario, Canada[doi>10.1145/113445.113449]
Michael Wolfe, Iteration Space Tiling for Memory Hierarchies, Proceedings of the Third SIAM Conference on Parallel Processing for Scientific Computing, p.357-361, December 01-04, 1987
Jingling Xue, Loop tiling for parallelism, Kluwer Academic Publishers, Norwell, MA, 2000
