<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPU.h source code [llvm/llvm/lib/Target/AMDGPU/AMDGPU.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AMDGPU::TargetIndex "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/AMDGPU.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='AMDGPU.h.html'>AMDGPU.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- AMDGPU.h - MachineFunction passes hw codegen --------------*- C++ -*-=//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>/// \file</i></td></tr>
<tr><th id="8">8</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#<span data-ppcond="10">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_AMDGPU_H">LLVM_LIB_TARGET_AMDGPU_AMDGPU_H</span></u></td></tr>
<tr><th id="11">11</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AMDGPU_AMDGPU_H" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_AMDGPU_H">LLVM_LIB_TARGET_AMDGPU_AMDGPU_H</dfn></u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><b>class</b> <dfn class="type" id="llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine">AMDGPUTargetMachine</dfn>;</td></tr>
<tr><th id="18">18</th><td><b>class</b> <a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" id="llvm::FunctionPass">FunctionPass</a>;</td></tr>
<tr><th id="19">19</th><td><b>class</b> <dfn class="type" id="llvm::GCNTargetMachine" title='llvm::GCNTargetMachine' data-ref="llvm::GCNTargetMachine">GCNTargetMachine</dfn>;</td></tr>
<tr><th id="20">20</th><td><b>class</b> <a class="type" href="../../../include/llvm/Pass.h.html#llvm::ModulePass" title='llvm::ModulePass' data-ref="llvm::ModulePass" id="llvm::ModulePass">ModulePass</a>;</td></tr>
<tr><th id="21">21</th><td><b>class</b> <a class="type" href="../../../include/llvm/Pass.h.html#llvm::Pass" title='llvm::Pass' data-ref="llvm::Pass" id="llvm::Pass">Pass</a>;</td></tr>
<tr><th id="22">22</th><td><b>class</b> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::Target" title='llvm::Target' data-ref="llvm::Target" id="llvm::Target">Target</a>;</td></tr>
<tr><th id="23">23</th><td><b>class</b> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine" id="llvm::TargetMachine">TargetMachine</a>;</td></tr>
<tr><th id="24">24</th><td><b>class</b> <a class="type" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions" title='llvm::TargetOptions' data-ref="llvm::TargetOptions" id="llvm::TargetOptions">TargetOptions</a>;</td></tr>
<tr><th id="25">25</th><td><b>class</b> <a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" id="llvm::PassRegistry">PassRegistry</a>;</td></tr>
<tr><th id="26">26</th><td><b>class</b> <a class="type" href="../../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module" id="llvm::Module">Module</a>;</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i>// R600 Passes</i></td></tr>
<tr><th id="29">29</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm25createR600VectorRegMergerEv" title='llvm::createR600VectorRegMerger' data-ref="_ZN4llvm25createR600VectorRegMergerEv">createR600VectorRegMerger</dfn>();</td></tr>
<tr><th id="30">30</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm33createR600ExpandSpecialInstrsPassEv" title='llvm::createR600ExpandSpecialInstrsPass' data-ref="_ZN4llvm33createR600ExpandSpecialInstrsPassEv">createR600ExpandSpecialInstrsPass</dfn>();</td></tr>
<tr><th id="31">31</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm27createR600EmitClauseMarkersEv" title='llvm::createR600EmitClauseMarkers' data-ref="_ZN4llvm27createR600EmitClauseMarkersEv">createR600EmitClauseMarkers</dfn>();</td></tr>
<tr><th id="32">32</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm25createR600ClauseMergePassEv" title='llvm::createR600ClauseMergePass' data-ref="_ZN4llvm25createR600ClauseMergePassEv">createR600ClauseMergePass</dfn>();</td></tr>
<tr><th id="33">33</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm20createR600PacketizerEv" title='llvm::createR600Packetizer' data-ref="_ZN4llvm20createR600PacketizerEv">createR600Packetizer</dfn>();</td></tr>
<tr><th id="34">34</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm30createR600ControlFlowFinalizerEv" title='llvm::createR600ControlFlowFinalizer' data-ref="_ZN4llvm30createR600ControlFlowFinalizerEv">createR600ControlFlowFinalizer</dfn>();</td></tr>
<tr><th id="35">35</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm31createAMDGPUCFGStructurizerPassEv" title='llvm::createAMDGPUCFGStructurizerPass' data-ref="_ZN4llvm31createAMDGPUCFGStructurizerPassEv">createAMDGPUCFGStructurizerPass</dfn>();</td></tr>
<tr><th id="36">36</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm17createR600ISelDagEPNS_13TargetMachineENS_10CodeGenOpt5LevelE" title='llvm::createR600ISelDag' data-ref="_ZN4llvm17createR600ISelDagEPNS_13TargetMachineENS_10CodeGenOpt5LevelE">createR600ISelDag</dfn>(<a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> *<dfn class="local col1 decl" id="1TM" title='TM' data-type='llvm::TargetMachine *' data-ref="1TM">TM</dfn>, <span class="namespace">CodeGenOpt::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level">Level</a> <dfn class="local col2 decl" id="2OptLevel" title='OptLevel' data-type='CodeGenOpt::Level' data-ref="2OptLevel">OptLevel</dfn>);</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><i>// SI Passes</i></td></tr>
<tr><th id="39">39</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm23createGCNDPPCombinePassEv" title='llvm::createGCNDPPCombinePass' data-ref="_ZN4llvm23createGCNDPPCombinePassEv">createGCNDPPCombinePass</dfn>();</td></tr>
<tr><th id="40">40</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm31createSIAnnotateControlFlowPassEv" title='llvm::createSIAnnotateControlFlowPass' data-ref="_ZN4llvm31createSIAnnotateControlFlowPassEv">createSIAnnotateControlFlowPass</dfn>();</td></tr>
<tr><th id="41">41</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm24createSIFoldOperandsPassEv" title='llvm::createSIFoldOperandsPass' data-ref="_ZN4llvm24createSIFoldOperandsPassEv">createSIFoldOperandsPass</dfn>();</td></tr>
<tr><th id="42">42</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm24createSIPeepholeSDWAPassEv" title='llvm::createSIPeepholeSDWAPass' data-ref="_ZN4llvm24createSIPeepholeSDWAPassEv">createSIPeepholeSDWAPass</dfn>();</td></tr>
<tr><th id="43">43</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm25createSILowerI1CopiesPassEv" title='llvm::createSILowerI1CopiesPass' data-ref="_ZN4llvm25createSILowerI1CopiesPassEv">createSILowerI1CopiesPass</dfn>();</td></tr>
<tr><th id="44">44</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm27createSIFixupVectorISelPassEv" title='llvm::createSIFixupVectorISelPass' data-ref="_ZN4llvm27createSIFixupVectorISelPassEv">createSIFixupVectorISelPass</dfn>();</td></tr>
<tr><th id="45">45</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm22createSIAddIMGInitPassEv" title='llvm::createSIAddIMGInitPass' data-ref="_ZN4llvm22createSIAddIMGInitPassEv">createSIAddIMGInitPass</dfn>();</td></tr>
<tr><th id="46">46</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm30createSIShrinkInstructionsPassEv" title='llvm::createSIShrinkInstructionsPass' data-ref="_ZN4llvm30createSIShrinkInstructionsPassEv">createSIShrinkInstructionsPass</dfn>();</td></tr>
<tr><th id="47">47</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm30createSILoadStoreOptimizerPassEv" title='llvm::createSILoadStoreOptimizerPass' data-ref="_ZN4llvm30createSILoadStoreOptimizerPassEv">createSILoadStoreOptimizerPass</dfn>();</td></tr>
<tr><th id="48">48</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm25createSIWholeQuadModePassEv" title='llvm::createSIWholeQuadModePass' data-ref="_ZN4llvm25createSIWholeQuadModePassEv">createSIWholeQuadModePass</dfn>();</td></tr>
<tr><th id="49">49</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm39createSIFixControlFlowLiveIntervalsPassEv" title='llvm::createSIFixControlFlowLiveIntervalsPass' data-ref="_ZN4llvm39createSIFixControlFlowLiveIntervalsPassEv">createSIFixControlFlowLiveIntervalsPass</dfn>();</td></tr>
<tr><th id="50">50</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm36createSIOptimizeExecMaskingPreRAPassEv" title='llvm::createSIOptimizeExecMaskingPreRAPass' data-ref="_ZN4llvm36createSIOptimizeExecMaskingPreRAPassEv">createSIOptimizeExecMaskingPreRAPass</dfn>();</td></tr>
<tr><th id="51">51</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm25createSIFixSGPRCopiesPassEv" title='llvm::createSIFixSGPRCopiesPass' data-ref="_ZN4llvm25createSIFixSGPRCopiesPassEv">createSIFixSGPRCopiesPass</dfn>();</td></tr>
<tr><th id="52">52</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm27createSIMemoryLegalizerPassEv" title='llvm::createSIMemoryLegalizerPass' data-ref="_ZN4llvm27createSIMemoryLegalizerPassEv">createSIMemoryLegalizerPass</dfn>();</td></tr>
<tr><th id="53">53</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm26createSIInsertWaitcntsPassEv" title='llvm::createSIInsertWaitcntsPass' data-ref="_ZN4llvm26createSIInsertWaitcntsPassEv">createSIInsertWaitcntsPass</dfn>();</td></tr>
<tr><th id="54">54</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm30createSIPreAllocateWWMRegsPassEv" title='llvm::createSIPreAllocateWWMRegsPass' data-ref="_ZN4llvm30createSIPreAllocateWWMRegsPassEv">createSIPreAllocateWWMRegsPass</dfn>();</td></tr>
<tr><th id="55">55</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm29createSIFormMemoryClausesPassEv" title='llvm::createSIFormMemoryClausesPass' data-ref="_ZN4llvm29createSIFormMemoryClausesPassEv">createSIFormMemoryClausesPass</dfn>();</td></tr>
<tr><th id="56">56</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm32createAMDGPUSimplifyLibCallsPassERKNS_13TargetOptionsE" title='llvm::createAMDGPUSimplifyLibCallsPass' data-ref="_ZN4llvm32createAMDGPUSimplifyLibCallsPassERKNS_13TargetOptionsE">createAMDGPUSimplifyLibCallsPass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions" title='llvm::TargetOptions' data-ref="llvm::TargetOptions">TargetOptions</a> &amp;);</td></tr>
<tr><th id="57">57</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm30createAMDGPUUseNativeCallsPassEv" title='llvm::createAMDGPUUseNativeCallsPass' data-ref="_ZN4llvm30createAMDGPUUseNativeCallsPassEv">createAMDGPUUseNativeCallsPass</dfn>();</td></tr>
<tr><th id="58">58</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm30createAMDGPUCodeGenPreparePassEv" title='llvm::createAMDGPUCodeGenPreparePass' data-ref="_ZN4llvm30createAMDGPUCodeGenPreparePassEv">createAMDGPUCodeGenPreparePass</dfn>();</td></tr>
<tr><th id="59">59</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm38createAMDGPUMachineCFGStructurizerPassEv" title='llvm::createAMDGPUMachineCFGStructurizerPass' data-ref="_ZN4llvm38createAMDGPUMachineCFGStructurizerPassEv">createAMDGPUMachineCFGStructurizerPass</dfn>();</td></tr>
<tr><th id="60">60</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm35createAMDGPURewriteOutArgumentsPassEv" title='llvm::createAMDGPURewriteOutArgumentsPass' data-ref="_ZN4llvm35createAMDGPURewriteOutArgumentsPassEv">createAMDGPURewriteOutArgumentsPass</dfn>();</td></tr>
<tr><th id="61">61</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm24createSIModeRegisterPassEv" title='llvm::createSIModeRegisterPass' data-ref="_ZN4llvm24createSIModeRegisterPassEv">createSIModeRegisterPass</dfn>();</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm32initializeAMDGPUDAGToDAGISelPassERNS_12PassRegistryE" title='llvm::initializeAMDGPUDAGToDAGISelPass' data-ref="_ZN4llvm32initializeAMDGPUDAGToDAGISelPassERNS_12PassRegistryE">initializeAMDGPUDAGToDAGISelPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm42initializeAMDGPUMachineCFGStructurizerPassERNS_12PassRegistryE" title='llvm::initializeAMDGPUMachineCFGStructurizerPass' data-ref="_ZN4llvm42initializeAMDGPUMachineCFGStructurizerPassERNS_12PassRegistryE">initializeAMDGPUMachineCFGStructurizerPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="66">66</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::AMDGPUMachineCFGStructurizerID" title='llvm::AMDGPUMachineCFGStructurizerID' data-ref="llvm::AMDGPUMachineCFGStructurizerID">AMDGPUMachineCFGStructurizerID</dfn>;</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm32initializeAMDGPUAlwaysInlinePassERNS_12PassRegistryE" title='llvm::initializeAMDGPUAlwaysInlinePass' data-ref="_ZN4llvm32initializeAMDGPUAlwaysInlinePassERNS_12PassRegistryE">initializeAMDGPUAlwaysInlinePass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::Pass" title='llvm::Pass' data-ref="llvm::Pass">Pass</a> *<dfn class="decl" id="_ZN4llvm38createAMDGPUAnnotateKernelFeaturesPassEv" title='llvm::createAMDGPUAnnotateKernelFeaturesPass' data-ref="_ZN4llvm38createAMDGPUAnnotateKernelFeaturesPassEv">createAMDGPUAnnotateKernelFeaturesPass</dfn>();</td></tr>
<tr><th id="71">71</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm42initializeAMDGPUAnnotateKernelFeaturesPassERNS_12PassRegistryE" title='llvm::initializeAMDGPUAnnotateKernelFeaturesPass' data-ref="_ZN4llvm42initializeAMDGPUAnnotateKernelFeaturesPassERNS_12PassRegistryE">initializeAMDGPUAnnotateKernelFeaturesPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="72">72</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::AMDGPUAnnotateKernelFeaturesID" title='llvm::AMDGPUAnnotateKernelFeaturesID' data-ref="llvm::AMDGPUAnnotateKernelFeaturesID">AMDGPUAnnotateKernelFeaturesID</dfn>;</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm31createAMDGPUAtomicOptimizerPassEv" title='llvm::createAMDGPUAtomicOptimizerPass' data-ref="_ZN4llvm31createAMDGPUAtomicOptimizerPassEv">createAMDGPUAtomicOptimizerPass</dfn>();</td></tr>
<tr><th id="75">75</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm35initializeAMDGPUAtomicOptimizerPassERNS_12PassRegistryE" title='llvm::initializeAMDGPUAtomicOptimizerPass' data-ref="_ZN4llvm35initializeAMDGPUAtomicOptimizerPassERNS_12PassRegistryE">initializeAMDGPUAtomicOptimizerPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="76">76</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::AMDGPUAtomicOptimizerID" title='llvm::AMDGPUAtomicOptimizerID' data-ref="llvm::AMDGPUAtomicOptimizerID">AMDGPUAtomicOptimizerID</dfn>;</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::ModulePass" title='llvm::ModulePass' data-ref="llvm::ModulePass">ModulePass</a> *<dfn class="decl" id="_ZN4llvm31createAMDGPULowerIntrinsicsPassEv" title='llvm::createAMDGPULowerIntrinsicsPass' data-ref="_ZN4llvm31createAMDGPULowerIntrinsicsPassEv">createAMDGPULowerIntrinsicsPass</dfn>();</td></tr>
<tr><th id="79">79</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm35initializeAMDGPULowerIntrinsicsPassERNS_12PassRegistryE" title='llvm::initializeAMDGPULowerIntrinsicsPass' data-ref="_ZN4llvm35initializeAMDGPULowerIntrinsicsPassERNS_12PassRegistryE">initializeAMDGPULowerIntrinsicsPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="80">80</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::AMDGPULowerIntrinsicsID" title='llvm::AMDGPULowerIntrinsicsID' data-ref="llvm::AMDGPULowerIntrinsicsID">AMDGPULowerIntrinsicsID</dfn>;</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::ModulePass" title='llvm::ModulePass' data-ref="llvm::ModulePass">ModulePass</a> *<dfn class="decl" id="_ZN4llvm35createAMDGPUFixFunctionBitcastsPassEv" title='llvm::createAMDGPUFixFunctionBitcastsPass' data-ref="_ZN4llvm35createAMDGPUFixFunctionBitcastsPassEv">createAMDGPUFixFunctionBitcastsPass</dfn>();</td></tr>
<tr><th id="83">83</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm39initializeAMDGPUFixFunctionBitcastsPassERNS_12PassRegistryE" title='llvm::initializeAMDGPUFixFunctionBitcastsPass' data-ref="_ZN4llvm39initializeAMDGPUFixFunctionBitcastsPassERNS_12PassRegistryE">initializeAMDGPUFixFunctionBitcastsPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="84">84</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::AMDGPUFixFunctionBitcastsID" title='llvm::AMDGPUFixFunctionBitcastsID' data-ref="llvm::AMDGPUFixFunctionBitcastsID">AMDGPUFixFunctionBitcastsID</dfn>;</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm36createAMDGPULowerKernelArgumentsPassEv" title='llvm::createAMDGPULowerKernelArgumentsPass' data-ref="_ZN4llvm36createAMDGPULowerKernelArgumentsPassEv">createAMDGPULowerKernelArgumentsPass</dfn>();</td></tr>
<tr><th id="87">87</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm40initializeAMDGPULowerKernelArgumentsPassERNS_12PassRegistryE" title='llvm::initializeAMDGPULowerKernelArgumentsPass' data-ref="_ZN4llvm40initializeAMDGPULowerKernelArgumentsPassERNS_12PassRegistryE">initializeAMDGPULowerKernelArgumentsPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="88">88</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::AMDGPULowerKernelArgumentsID" title='llvm::AMDGPULowerKernelArgumentsID' data-ref="llvm::AMDGPULowerKernelArgumentsID">AMDGPULowerKernelArgumentsID</dfn>;</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::ModulePass" title='llvm::ModulePass' data-ref="llvm::ModulePass">ModulePass</a> *<dfn class="decl" id="_ZN4llvm37createAMDGPULowerKernelAttributesPassEv" title='llvm::createAMDGPULowerKernelAttributesPass' data-ref="_ZN4llvm37createAMDGPULowerKernelAttributesPassEv">createAMDGPULowerKernelAttributesPass</dfn>();</td></tr>
<tr><th id="91">91</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm41initializeAMDGPULowerKernelAttributesPassERNS_12PassRegistryE" title='llvm::initializeAMDGPULowerKernelAttributesPass' data-ref="_ZN4llvm41initializeAMDGPULowerKernelAttributesPassERNS_12PassRegistryE">initializeAMDGPULowerKernelAttributesPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="92">92</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::AMDGPULowerKernelAttributesID" title='llvm::AMDGPULowerKernelAttributesID' data-ref="llvm::AMDGPULowerKernelAttributesID">AMDGPULowerKernelAttributesID</dfn>;</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm39initializeAMDGPURewriteOutArgumentsPassERNS_12PassRegistryE" title='llvm::initializeAMDGPURewriteOutArgumentsPass' data-ref="_ZN4llvm39initializeAMDGPURewriteOutArgumentsPassERNS_12PassRegistryE">initializeAMDGPURewriteOutArgumentsPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="95">95</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::AMDGPURewriteOutArgumentsID" title='llvm::AMDGPURewriteOutArgumentsID' data-ref="llvm::AMDGPURewriteOutArgumentsID">AMDGPURewriteOutArgumentsID</dfn>;</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm27initializeGCNDPPCombinePassERNS_12PassRegistryE" title='llvm::initializeGCNDPPCombinePass' data-ref="_ZN4llvm27initializeGCNDPPCombinePassERNS_12PassRegistryE">initializeGCNDPPCombinePass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="98">98</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::GCNDPPCombineID" title='llvm::GCNDPPCombineID' data-ref="llvm::GCNDPPCombineID">GCNDPPCombineID</dfn>;</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm33initializeR600ClauseMergePassPassERNS_12PassRegistryE" title='llvm::initializeR600ClauseMergePassPass' data-ref="_ZN4llvm33initializeR600ClauseMergePassPassERNS_12PassRegistryE">initializeR600ClauseMergePassPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="101">101</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::R600ClauseMergePassID" title='llvm::R600ClauseMergePassID' data-ref="llvm::R600ClauseMergePassID">R600ClauseMergePassID</dfn>;</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm38initializeR600ControlFlowFinalizerPassERNS_12PassRegistryE" title='llvm::initializeR600ControlFlowFinalizerPass' data-ref="_ZN4llvm38initializeR600ControlFlowFinalizerPassERNS_12PassRegistryE">initializeR600ControlFlowFinalizerPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="104">104</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::R600ControlFlowFinalizerID" title='llvm::R600ControlFlowFinalizerID' data-ref="llvm::R600ControlFlowFinalizerID">R600ControlFlowFinalizerID</dfn>;</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm41initializeR600ExpandSpecialInstrsPassPassERNS_12PassRegistryE" title='llvm::initializeR600ExpandSpecialInstrsPassPass' data-ref="_ZN4llvm41initializeR600ExpandSpecialInstrsPassPassERNS_12PassRegistryE">initializeR600ExpandSpecialInstrsPassPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="107">107</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::R600ExpandSpecialInstrsPassID" title='llvm::R600ExpandSpecialInstrsPassID' data-ref="llvm::R600ExpandSpecialInstrsPassID">R600ExpandSpecialInstrsPassID</dfn>;</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm33initializeR600VectorRegMergerPassERNS_12PassRegistryE" title='llvm::initializeR600VectorRegMergerPass' data-ref="_ZN4llvm33initializeR600VectorRegMergerPassERNS_12PassRegistryE">initializeR600VectorRegMergerPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="110">110</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::R600VectorRegMergerID" title='llvm::R600VectorRegMergerID' data-ref="llvm::R600VectorRegMergerID">R600VectorRegMergerID</dfn>;</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm28initializeR600PacketizerPassERNS_12PassRegistryE" title='llvm::initializeR600PacketizerPass' data-ref="_ZN4llvm28initializeR600PacketizerPassERNS_12PassRegistryE">initializeR600PacketizerPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="113">113</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::R600PacketizerID" title='llvm::R600PacketizerID' data-ref="llvm::R600PacketizerID">R600PacketizerID</dfn>;</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm28initializeSIFoldOperandsPassERNS_12PassRegistryE" title='llvm::initializeSIFoldOperandsPass' data-ref="_ZN4llvm28initializeSIFoldOperandsPassERNS_12PassRegistryE">initializeSIFoldOperandsPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="116">116</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::SIFoldOperandsID" title='llvm::SIFoldOperandsID' data-ref="llvm::SIFoldOperandsID">SIFoldOperandsID</dfn>;</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm28initializeSIPeepholeSDWAPassERNS_12PassRegistryE" title='llvm::initializeSIPeepholeSDWAPass' data-ref="_ZN4llvm28initializeSIPeepholeSDWAPassERNS_12PassRegistryE">initializeSIPeepholeSDWAPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="119">119</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::SIPeepholeSDWAID" title='llvm::SIPeepholeSDWAID' data-ref="llvm::SIPeepholeSDWAID">SIPeepholeSDWAID</dfn>;</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm34initializeSIShrinkInstructionsPassERNS_12PassRegistryE" title='llvm::initializeSIShrinkInstructionsPass' data-ref="_ZN4llvm34initializeSIShrinkInstructionsPassERNS_12PassRegistryE">initializeSIShrinkInstructionsPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="122">122</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::SIShrinkInstructionsID" title='llvm::SIShrinkInstructionsID' data-ref="llvm::SIShrinkInstructionsID">SIShrinkInstructionsID</dfn>;</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm29initializeSIFixSGPRCopiesPassERNS_12PassRegistryE" title='llvm::initializeSIFixSGPRCopiesPass' data-ref="_ZN4llvm29initializeSIFixSGPRCopiesPassERNS_12PassRegistryE">initializeSIFixSGPRCopiesPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="125">125</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::SIFixSGPRCopiesID" title='llvm::SIFixSGPRCopiesID' data-ref="llvm::SIFixSGPRCopiesID">SIFixSGPRCopiesID</dfn>;</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm29initializeSIFixVGPRCopiesPassERNS_12PassRegistryE" title='llvm::initializeSIFixVGPRCopiesPass' data-ref="_ZN4llvm29initializeSIFixVGPRCopiesPassERNS_12PassRegistryE">initializeSIFixVGPRCopiesPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="128">128</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::SIFixVGPRCopiesID" title='llvm::SIFixVGPRCopiesID' data-ref="llvm::SIFixVGPRCopiesID">SIFixVGPRCopiesID</dfn>;</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm31initializeSIFixupVectorISelPassERNS_12PassRegistryE" title='llvm::initializeSIFixupVectorISelPass' data-ref="_ZN4llvm31initializeSIFixupVectorISelPassERNS_12PassRegistryE">initializeSIFixupVectorISelPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="131">131</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::SIFixupVectorISelID" title='llvm::SIFixupVectorISelID' data-ref="llvm::SIFixupVectorISelID">SIFixupVectorISelID</dfn>;</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm29initializeSILowerI1CopiesPassERNS_12PassRegistryE" title='llvm::initializeSILowerI1CopiesPass' data-ref="_ZN4llvm29initializeSILowerI1CopiesPassERNS_12PassRegistryE">initializeSILowerI1CopiesPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="134">134</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::SILowerI1CopiesID" title='llvm::SILowerI1CopiesID' data-ref="llvm::SILowerI1CopiesID">SILowerI1CopiesID</dfn>;</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm34initializeSILoadStoreOptimizerPassERNS_12PassRegistryE" title='llvm::initializeSILoadStoreOptimizerPass' data-ref="_ZN4llvm34initializeSILoadStoreOptimizerPassERNS_12PassRegistryE">initializeSILoadStoreOptimizerPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="137">137</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::SILoadStoreOptimizerID" title='llvm::SILoadStoreOptimizerID' data-ref="llvm::SILoadStoreOptimizerID">SILoadStoreOptimizerID</dfn>;</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm29initializeSIWholeQuadModePassERNS_12PassRegistryE" title='llvm::initializeSIWholeQuadModePass' data-ref="_ZN4llvm29initializeSIWholeQuadModePassERNS_12PassRegistryE">initializeSIWholeQuadModePass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="140">140</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::SIWholeQuadModeID" title='llvm::SIWholeQuadModeID' data-ref="llvm::SIWholeQuadModeID">SIWholeQuadModeID</dfn>;</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm32initializeSILowerControlFlowPassERNS_12PassRegistryE" title='llvm::initializeSILowerControlFlowPass' data-ref="_ZN4llvm32initializeSILowerControlFlowPassERNS_12PassRegistryE">initializeSILowerControlFlowPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="143">143</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::SILowerControlFlowID" title='llvm::SILowerControlFlowID' data-ref="llvm::SILowerControlFlowID">SILowerControlFlowID</dfn>;</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm27initializeSIInsertSkipsPassERNS_12PassRegistryE" title='llvm::initializeSIInsertSkipsPass' data-ref="_ZN4llvm27initializeSIInsertSkipsPassERNS_12PassRegistryE">initializeSIInsertSkipsPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="146">146</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::SIInsertSkipsPassID" title='llvm::SIInsertSkipsPassID' data-ref="llvm::SIInsertSkipsPassID">SIInsertSkipsPassID</dfn>;</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm35initializeSIOptimizeExecMaskingPassERNS_12PassRegistryE" title='llvm::initializeSIOptimizeExecMaskingPass' data-ref="_ZN4llvm35initializeSIOptimizeExecMaskingPassERNS_12PassRegistryE">initializeSIOptimizeExecMaskingPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="149">149</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::SIOptimizeExecMaskingID" title='llvm::SIOptimizeExecMaskingID' data-ref="llvm::SIOptimizeExecMaskingID">SIOptimizeExecMaskingID</dfn>;</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm34initializeSIPreAllocateWWMRegsPassERNS_12PassRegistryE" title='llvm::initializeSIPreAllocateWWMRegsPass' data-ref="_ZN4llvm34initializeSIPreAllocateWWMRegsPassERNS_12PassRegistryE">initializeSIPreAllocateWWMRegsPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="152">152</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::SIPreAllocateWWMRegsID" title='llvm::SIPreAllocateWWMRegsID' data-ref="llvm::SIPreAllocateWWMRegsID">SIPreAllocateWWMRegsID</dfn>;</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm36initializeAMDGPUSimplifyLibCallsPassERNS_12PassRegistryE" title='llvm::initializeAMDGPUSimplifyLibCallsPass' data-ref="_ZN4llvm36initializeAMDGPUSimplifyLibCallsPassERNS_12PassRegistryE">initializeAMDGPUSimplifyLibCallsPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="155">155</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::AMDGPUSimplifyLibCallsID" title='llvm::AMDGPUSimplifyLibCallsID' data-ref="llvm::AMDGPUSimplifyLibCallsID">AMDGPUSimplifyLibCallsID</dfn>;</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm34initializeAMDGPUUseNativeCallsPassERNS_12PassRegistryE" title='llvm::initializeAMDGPUUseNativeCallsPass' data-ref="_ZN4llvm34initializeAMDGPUUseNativeCallsPassERNS_12PassRegistryE">initializeAMDGPUUseNativeCallsPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="158">158</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::AMDGPUUseNativeCallsID" title='llvm::AMDGPUUseNativeCallsID' data-ref="llvm::AMDGPUUseNativeCallsID">AMDGPUUseNativeCallsID</dfn>;</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm26initializeSIAddIMGInitPassERNS_12PassRegistryE" title='llvm::initializeSIAddIMGInitPass' data-ref="_ZN4llvm26initializeSIAddIMGInitPassERNS_12PassRegistryE">initializeSIAddIMGInitPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="161">161</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::SIAddIMGInitID" title='llvm::SIAddIMGInitID' data-ref="llvm::SIAddIMGInitID">SIAddIMGInitID</dfn>;</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm36initializeAMDGPUPerfHintAnalysisPassERNS_12PassRegistryE" title='llvm::initializeAMDGPUPerfHintAnalysisPass' data-ref="_ZN4llvm36initializeAMDGPUPerfHintAnalysisPassERNS_12PassRegistryE">initializeAMDGPUPerfHintAnalysisPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="164">164</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::AMDGPUPerfHintAnalysisID" title='llvm::AMDGPUPerfHintAnalysisID' data-ref="llvm::AMDGPUPerfHintAnalysisID">AMDGPUPerfHintAnalysisID</dfn>;</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><i>// Passes common to R600 and SI</i></td></tr>
<tr><th id="167">167</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm25createAMDGPUPromoteAllocaEv" title='llvm::createAMDGPUPromoteAlloca' data-ref="_ZN4llvm25createAMDGPUPromoteAllocaEv">createAMDGPUPromoteAlloca</dfn>();</td></tr>
<tr><th id="168">168</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm33initializeAMDGPUPromoteAllocaPassERNS_12PassRegistryE" title='llvm::initializeAMDGPUPromoteAllocaPass' data-ref="_ZN4llvm33initializeAMDGPUPromoteAllocaPassERNS_12PassRegistryE">initializeAMDGPUPromoteAllocaPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="169">169</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::AMDGPUPromoteAllocaID" title='llvm::AMDGPUPromoteAllocaID' data-ref="llvm::AMDGPUPromoteAllocaID">AMDGPUPromoteAllocaID</dfn>;</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::Pass" title='llvm::Pass' data-ref="llvm::Pass">Pass</a> *<dfn class="decl" id="_ZN4llvm30createAMDGPUStructurizeCFGPassEv" title='llvm::createAMDGPUStructurizeCFGPass' data-ref="_ZN4llvm30createAMDGPUStructurizeCFGPassEv">createAMDGPUStructurizeCFGPass</dfn>();</td></tr>
<tr><th id="172">172</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm19createAMDGPUISelDagEPNS_13TargetMachineENS_10CodeGenOpt5LevelE" title='llvm::createAMDGPUISelDag' data-ref="_ZN4llvm19createAMDGPUISelDagEPNS_13TargetMachineENS_10CodeGenOpt5LevelE">createAMDGPUISelDag</dfn>(</td></tr>
<tr><th id="173">173</th><td>  <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> *<dfn class="local col3 decl" id="3TM" title='TM' data-type='llvm::TargetMachine *' data-ref="3TM">TM</dfn> = <b>nullptr</b>,</td></tr>
<tr><th id="174">174</th><td>  <span class="namespace">CodeGenOpt::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level">Level</a> <dfn class="local col4 decl" id="4OptLevel" title='OptLevel' data-type='CodeGenOpt::Level' data-ref="4OptLevel">OptLevel</dfn> = <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level::Default" title='llvm::CodeGenOpt::Level::Default' data-ref="llvm::CodeGenOpt::Level::Default">Default</a>);</td></tr>
<tr><th id="175">175</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::ModulePass" title='llvm::ModulePass' data-ref="llvm::ModulePass">ModulePass</a> *<dfn class="decl" id="_ZN4llvm28createAMDGPUAlwaysInlinePassEb" title='llvm::createAMDGPUAlwaysInlinePass' data-ref="_ZN4llvm28createAMDGPUAlwaysInlinePassEb">createAMDGPUAlwaysInlinePass</dfn>(<em>bool</em> <dfn class="local col5 decl" id="5GlobalOpt" title='GlobalOpt' data-type='bool' data-ref="5GlobalOpt">GlobalOpt</dfn> = <b>true</b>);</td></tr>
<tr><th id="176">176</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::ModulePass" title='llvm::ModulePass' data-ref="llvm::ModulePass">ModulePass</a> *<dfn class="decl" id="_ZN4llvm37createR600OpenCLImageTypeLoweringPassEv" title='llvm::createR600OpenCLImageTypeLoweringPass' data-ref="_ZN4llvm37createR600OpenCLImageTypeLoweringPassEv">createR600OpenCLImageTypeLoweringPass</dfn>();</td></tr>
<tr><th id="177">177</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm33createAMDGPUAnnotateUniformValuesEv" title='llvm::createAMDGPUAnnotateUniformValues' data-ref="_ZN4llvm33createAMDGPUAnnotateUniformValuesEv">createAMDGPUAnnotateUniformValues</dfn>();</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::ModulePass" title='llvm::ModulePass' data-ref="llvm::ModulePass">ModulePass</a>* <dfn class="decl" id="_ZN4llvm29createAMDGPUUnifyMetadataPassEv" title='llvm::createAMDGPUUnifyMetadataPass' data-ref="_ZN4llvm29createAMDGPUUnifyMetadataPassEv">createAMDGPUUnifyMetadataPass</dfn>();</td></tr>
<tr><th id="180">180</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm33initializeAMDGPUUnifyMetadataPassERNS_12PassRegistryE" title='llvm::initializeAMDGPUUnifyMetadataPass' data-ref="_ZN4llvm33initializeAMDGPUUnifyMetadataPassERNS_12PassRegistryE">initializeAMDGPUUnifyMetadataPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="181">181</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::AMDGPUUnifyMetadataID" title='llvm::AMDGPUUnifyMetadataID' data-ref="llvm::AMDGPUUnifyMetadataID">AMDGPUUnifyMetadataID</dfn>;</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm40initializeSIOptimizeExecMaskingPreRAPassERNS_12PassRegistryE" title='llvm::initializeSIOptimizeExecMaskingPreRAPass' data-ref="_ZN4llvm40initializeSIOptimizeExecMaskingPreRAPassERNS_12PassRegistryE">initializeSIOptimizeExecMaskingPreRAPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="184">184</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::SIOptimizeExecMaskingPreRAID" title='llvm::SIOptimizeExecMaskingPreRAID' data-ref="llvm::SIOptimizeExecMaskingPreRAID">SIOptimizeExecMaskingPreRAID</dfn>;</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm41initializeAMDGPUAnnotateUniformValuesPassERNS_12PassRegistryE" title='llvm::initializeAMDGPUAnnotateUniformValuesPass' data-ref="_ZN4llvm41initializeAMDGPUAnnotateUniformValuesPassERNS_12PassRegistryE">initializeAMDGPUAnnotateUniformValuesPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="187">187</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::AMDGPUAnnotateUniformValuesPassID" title='llvm::AMDGPUAnnotateUniformValuesPassID' data-ref="llvm::AMDGPUAnnotateUniformValuesPassID">AMDGPUAnnotateUniformValuesPassID</dfn>;</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm34initializeAMDGPUCodeGenPreparePassERNS_12PassRegistryE" title='llvm::initializeAMDGPUCodeGenPreparePass' data-ref="_ZN4llvm34initializeAMDGPUCodeGenPreparePassERNS_12PassRegistryE">initializeAMDGPUCodeGenPreparePass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="190">190</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::AMDGPUCodeGenPrepareID" title='llvm::AMDGPUCodeGenPrepareID' data-ref="llvm::AMDGPUCodeGenPrepareID">AMDGPUCodeGenPrepareID</dfn>;</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm35initializeSIAnnotateControlFlowPassERNS_12PassRegistryE" title='llvm::initializeSIAnnotateControlFlowPass' data-ref="_ZN4llvm35initializeSIAnnotateControlFlowPassERNS_12PassRegistryE">initializeSIAnnotateControlFlowPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="193">193</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::SIAnnotateControlFlowPassID" title='llvm::SIAnnotateControlFlowPassID' data-ref="llvm::SIAnnotateControlFlowPassID">SIAnnotateControlFlowPassID</dfn>;</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm31initializeSIMemoryLegalizerPassERNS_12PassRegistryE" title='llvm::initializeSIMemoryLegalizerPass' data-ref="_ZN4llvm31initializeSIMemoryLegalizerPassERNS_12PassRegistryE">initializeSIMemoryLegalizerPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="196">196</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::SIMemoryLegalizerID" title='llvm::SIMemoryLegalizerID' data-ref="llvm::SIMemoryLegalizerID">SIMemoryLegalizerID</dfn>;</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm28initializeSIModeRegisterPassERNS_12PassRegistryE" title='llvm::initializeSIModeRegisterPass' data-ref="_ZN4llvm28initializeSIModeRegisterPassERNS_12PassRegistryE">initializeSIModeRegisterPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="199">199</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::SIModeRegisterID" title='llvm::SIModeRegisterID' data-ref="llvm::SIModeRegisterID">SIModeRegisterID</dfn>;</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm30initializeSIInsertWaitcntsPassERNS_12PassRegistryE" title='llvm::initializeSIInsertWaitcntsPass' data-ref="_ZN4llvm30initializeSIInsertWaitcntsPassERNS_12PassRegistryE">initializeSIInsertWaitcntsPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="202">202</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::SIInsertWaitcntsID" title='llvm::SIInsertWaitcntsID' data-ref="llvm::SIInsertWaitcntsID">SIInsertWaitcntsID</dfn>;</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm33initializeSIFormMemoryClausesPassERNS_12PassRegistryE" title='llvm::initializeSIFormMemoryClausesPass' data-ref="_ZN4llvm33initializeSIFormMemoryClausesPassERNS_12PassRegistryE">initializeSIFormMemoryClausesPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="205">205</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::SIFormMemoryClausesID" title='llvm::SIFormMemoryClausesID' data-ref="llvm::SIFormMemoryClausesID">SIFormMemoryClausesID</dfn>;</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm43initializeAMDGPUUnifyDivergentExitNodesPassERNS_12PassRegistryE" title='llvm::initializeAMDGPUUnifyDivergentExitNodesPass' data-ref="_ZN4llvm43initializeAMDGPUUnifyDivergentExitNodesPassERNS_12PassRegistryE">initializeAMDGPUUnifyDivergentExitNodesPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="208">208</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::AMDGPUUnifyDivergentExitNodesID" title='llvm::AMDGPUUnifyDivergentExitNodesID' data-ref="llvm::AMDGPUUnifyDivergentExitNodesID">AMDGPUUnifyDivergentExitNodesID</dfn>;</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::ImmutablePass" title='llvm::ImmutablePass' data-ref="llvm::ImmutablePass">ImmutablePass</a> *<a class="decl" href="AMDGPUAliasAnalysis.cpp.html#_ZN4llvm25createAMDGPUAAWrapperPassEv" title='llvm::createAMDGPUAAWrapperPass' data-ref="_ZN4llvm25createAMDGPUAAWrapperPassEv" id="_ZN4llvm25createAMDGPUAAWrapperPassEv">createAMDGPUAAWrapperPass</a>();</td></tr>
<tr><th id="211">211</th><td><em>void</em> <a class="decl" href="AMDGPUAliasAnalysis.cpp.html#38" title='llvm::initializeAMDGPUAAWrapperPassPass' data-ref="_ZN4llvm33initializeAMDGPUAAWrapperPassPassERNS_12PassRegistryE" id="_ZN4llvm33initializeAMDGPUAAWrapperPassPassERNS_12PassRegistryE">initializeAMDGPUAAWrapperPassPass</a>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="212">212</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::ImmutablePass" title='llvm::ImmutablePass' data-ref="llvm::ImmutablePass">ImmutablePass</a> *<a class="decl" href="AMDGPUAliasAnalysis.cpp.html#_ZN4llvm33createAMDGPUExternalAAWrapperPassEv" title='llvm::createAMDGPUExternalAAWrapperPass' data-ref="_ZN4llvm33createAMDGPUExternalAAWrapperPassEv" id="_ZN4llvm33createAMDGPUExternalAAWrapperPassEv">createAMDGPUExternalAAWrapperPass</a>();</td></tr>
<tr><th id="213">213</th><td><em>void</em> <a class="decl" href="AMDGPUAliasAnalysis.cpp.html#41" title='llvm::initializeAMDGPUExternalAAWrapperPass' data-ref="_ZN4llvm37initializeAMDGPUExternalAAWrapperPassERNS_12PassRegistryE" id="_ZN4llvm37initializeAMDGPUExternalAAWrapperPassERNS_12PassRegistryE">initializeAMDGPUExternalAAWrapperPass</a>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm37initializeAMDGPUArgumentUsageInfoPassERNS_12PassRegistryE" title='llvm::initializeAMDGPUArgumentUsageInfoPass' data-ref="_ZN4llvm37initializeAMDGPUArgumentUsageInfoPassERNS_12PassRegistryE">initializeAMDGPUArgumentUsageInfoPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::Pass" title='llvm::Pass' data-ref="llvm::Pass">Pass</a> *<dfn class="decl" id="_ZN4llvm32createAMDGPUFunctionInliningPassEv" title='llvm::createAMDGPUFunctionInliningPass' data-ref="_ZN4llvm32createAMDGPUFunctionInliningPassEv">createAMDGPUFunctionInliningPass</dfn>();</td></tr>
<tr><th id="218">218</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm27initializeAMDGPUInlinerPassERNS_12PassRegistryE" title='llvm::initializeAMDGPUInlinerPass' data-ref="_ZN4llvm27initializeAMDGPUInlinerPassERNS_12PassRegistryE">initializeAMDGPUInlinerPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::ModulePass" title='llvm::ModulePass' data-ref="llvm::ModulePass">ModulePass</a> *<dfn class="decl" id="_ZN4llvm43createAMDGPUOpenCLEnqueuedBlockLoweringPassEv" title='llvm::createAMDGPUOpenCLEnqueuedBlockLoweringPass' data-ref="_ZN4llvm43createAMDGPUOpenCLEnqueuedBlockLoweringPassEv">createAMDGPUOpenCLEnqueuedBlockLoweringPass</dfn>();</td></tr>
<tr><th id="221">221</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm47initializeAMDGPUOpenCLEnqueuedBlockLoweringPassERNS_12PassRegistryE" title='llvm::initializeAMDGPUOpenCLEnqueuedBlockLoweringPass' data-ref="_ZN4llvm47initializeAMDGPUOpenCLEnqueuedBlockLoweringPassERNS_12PassRegistryE">initializeAMDGPUOpenCLEnqueuedBlockLoweringPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="222">222</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::AMDGPUOpenCLEnqueuedBlockLoweringID" title='llvm::AMDGPUOpenCLEnqueuedBlockLoweringID' data-ref="llvm::AMDGPUOpenCLEnqueuedBlockLoweringID">AMDGPUOpenCLEnqueuedBlockLoweringID</dfn>;</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm32initializeGCNRegBankReassignPassERNS_12PassRegistryE" title='llvm::initializeGCNRegBankReassignPass' data-ref="_ZN4llvm32initializeGCNRegBankReassignPassERNS_12PassRegistryE">initializeGCNRegBankReassignPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="225">225</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::GCNRegBankReassignID" title='llvm::GCNRegBankReassignID' data-ref="llvm::GCNRegBankReassignID">GCNRegBankReassignID</dfn>;</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm28initializeGCNNSAReassignPassERNS_12PassRegistryE" title='llvm::initializeGCNNSAReassignPass' data-ref="_ZN4llvm28initializeGCNNSAReassignPassERNS_12PassRegistryE">initializeGCNNSAReassignPass</dfn>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="228">228</th><td><b>extern</b> <em>char</em> &amp;<dfn class="decl" id="llvm::GCNNSAReassignID" title='llvm::GCNNSAReassignID' data-ref="llvm::GCNNSAReassignID">GCNNSAReassignID</dfn>;</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><b>namespace</b> <span class="namespace">AMDGPU</span> {</td></tr>
<tr><th id="231">231</th><td><b>enum</b> <dfn class="type def" id="llvm::AMDGPU::TargetIndex" title='llvm::AMDGPU::TargetIndex' data-ref="llvm::AMDGPU::TargetIndex">TargetIndex</dfn> {</td></tr>
<tr><th id="232">232</th><td>  <dfn class="enum" id="llvm::AMDGPU::TargetIndex::TI_CONSTDATA_START" title='llvm::AMDGPU::TargetIndex::TI_CONSTDATA_START' data-ref="llvm::AMDGPU::TargetIndex::TI_CONSTDATA_START">TI_CONSTDATA_START</dfn>,</td></tr>
<tr><th id="233">233</th><td>  <dfn class="enum" id="llvm::AMDGPU::TargetIndex::TI_SCRATCH_RSRC_DWORD0" title='llvm::AMDGPU::TargetIndex::TI_SCRATCH_RSRC_DWORD0' data-ref="llvm::AMDGPU::TargetIndex::TI_SCRATCH_RSRC_DWORD0">TI_SCRATCH_RSRC_DWORD0</dfn>,</td></tr>
<tr><th id="234">234</th><td>  <dfn class="enum" id="llvm::AMDGPU::TargetIndex::TI_SCRATCH_RSRC_DWORD1" title='llvm::AMDGPU::TargetIndex::TI_SCRATCH_RSRC_DWORD1' data-ref="llvm::AMDGPU::TargetIndex::TI_SCRATCH_RSRC_DWORD1">TI_SCRATCH_RSRC_DWORD1</dfn>,</td></tr>
<tr><th id="235">235</th><td>  <dfn class="enum" id="llvm::AMDGPU::TargetIndex::TI_SCRATCH_RSRC_DWORD2" title='llvm::AMDGPU::TargetIndex::TI_SCRATCH_RSRC_DWORD2' data-ref="llvm::AMDGPU::TargetIndex::TI_SCRATCH_RSRC_DWORD2">TI_SCRATCH_RSRC_DWORD2</dfn>,</td></tr>
<tr><th id="236">236</th><td>  <dfn class="enum" id="llvm::AMDGPU::TargetIndex::TI_SCRATCH_RSRC_DWORD3" title='llvm::AMDGPU::TargetIndex::TI_SCRATCH_RSRC_DWORD3' data-ref="llvm::AMDGPU::TargetIndex::TI_SCRATCH_RSRC_DWORD3">TI_SCRATCH_RSRC_DWORD3</dfn></td></tr>
<tr><th id="237">237</th><td>};</td></tr>
<tr><th id="238">238</th><td>}</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>} <i>// End namespace llvm</i></td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><i class="doc">/// OpenCL uses address spaces to differentiate between</i></td></tr>
<tr><th id="243">243</th><td><i class="doc">/// various memory regions on the hardware. On the CPU</i></td></tr>
<tr><th id="244">244</th><td><i class="doc">/// all of the address spaces point to the same memory,</i></td></tr>
<tr><th id="245">245</th><td><i class="doc">/// however on the GPU, each address space points to</i></td></tr>
<tr><th id="246">246</th><td><i class="doc">/// a separate piece of memory that is unique from other</i></td></tr>
<tr><th id="247">247</th><td><i class="doc">/// memory locations.</i></td></tr>
<tr><th id="248">248</th><td><b>namespace</b> <span class="namespace">AMDGPUAS</span> {</td></tr>
<tr><th id="249">249</th><td>  <b>enum</b> : <em>unsigned</em> {</td></tr>
<tr><th id="250">250</th><td>    <i>// The maximum value for flat, generic, local, private, constant and region.</i></td></tr>
<tr><th id="251">251</th><td>    <dfn class="enum" id="AMDGPUAS::MAX_AMDGPU_ADDRESS" title='AMDGPUAS::MAX_AMDGPU_ADDRESS' data-ref="AMDGPUAS::MAX_AMDGPU_ADDRESS">MAX_AMDGPU_ADDRESS</dfn> = <var>7</var>,</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>    <dfn class="enum" id="AMDGPUAS::FLAT_ADDRESS" title='AMDGPUAS::FLAT_ADDRESS' data-ref="AMDGPUAS::FLAT_ADDRESS">FLAT_ADDRESS</dfn> = <var>0</var>,     <i class="doc">///&lt; Address space for flat memory.</i></td></tr>
<tr><th id="254">254</th><td>    <dfn class="enum" id="AMDGPUAS::GLOBAL_ADDRESS" title='AMDGPUAS::GLOBAL_ADDRESS' data-ref="AMDGPUAS::GLOBAL_ADDRESS">GLOBAL_ADDRESS</dfn> = <var>1</var>,   <i class="doc">///&lt; Address space for global memory (RAT0, VTX0).</i></td></tr>
<tr><th id="255">255</th><td>    <dfn class="enum" id="AMDGPUAS::REGION_ADDRESS" title='AMDGPUAS::REGION_ADDRESS' data-ref="AMDGPUAS::REGION_ADDRESS">REGION_ADDRESS</dfn> = <var>2</var>,   <i class="doc">///&lt; Address space for region memory. (GDS)</i></td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>    <dfn class="enum" id="AMDGPUAS::CONSTANT_ADDRESS" title='AMDGPUAS::CONSTANT_ADDRESS' data-ref="AMDGPUAS::CONSTANT_ADDRESS">CONSTANT_ADDRESS</dfn> = <var>4</var>, <i class="doc">///&lt; Address space for constant memory (VTX2).</i></td></tr>
<tr><th id="258">258</th><td>    <dfn class="enum" id="AMDGPUAS::LOCAL_ADDRESS" title='AMDGPUAS::LOCAL_ADDRESS' data-ref="AMDGPUAS::LOCAL_ADDRESS">LOCAL_ADDRESS</dfn> = <var>3</var>,    <i class="doc">///&lt; Address space for local memory.</i></td></tr>
<tr><th id="259">259</th><td>    <dfn class="enum" id="AMDGPUAS::PRIVATE_ADDRESS" title='AMDGPUAS::PRIVATE_ADDRESS' data-ref="AMDGPUAS::PRIVATE_ADDRESS">PRIVATE_ADDRESS</dfn> = <var>5</var>,  <i class="doc">///&lt; Address space for private memory.</i></td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>    <dfn class="enum" id="AMDGPUAS::CONSTANT_ADDRESS_32BIT" title='AMDGPUAS::CONSTANT_ADDRESS_32BIT' data-ref="AMDGPUAS::CONSTANT_ADDRESS_32BIT">CONSTANT_ADDRESS_32BIT</dfn> = <var>6</var>, <i class="doc">///&lt; Address space for 32-bit constant memory.</i></td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>    <dfn class="enum" id="AMDGPUAS::BUFFER_FAT_POINTER" title='AMDGPUAS::BUFFER_FAT_POINTER' data-ref="AMDGPUAS::BUFFER_FAT_POINTER">BUFFER_FAT_POINTER</dfn> = <var>7</var>, <i class="doc">///&lt; Address space for 160-bit buffer fat pointers.</i></td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>    <i class="doc">/// Address space for direct addressible parameter memory (CONST0).</i></td></tr>
<tr><th id="266">266</th><td>    <dfn class="enum" id="AMDGPUAS::PARAM_D_ADDRESS" title='AMDGPUAS::PARAM_D_ADDRESS' data-ref="AMDGPUAS::PARAM_D_ADDRESS">PARAM_D_ADDRESS</dfn> = <var>6</var>,</td></tr>
<tr><th id="267">267</th><td>    <i class="doc">/// Address space for indirect addressible parameter memory (VTX1).</i></td></tr>
<tr><th id="268">268</th><td>    <dfn class="enum" id="AMDGPUAS::PARAM_I_ADDRESS" title='AMDGPUAS::PARAM_I_ADDRESS' data-ref="AMDGPUAS::PARAM_I_ADDRESS">PARAM_I_ADDRESS</dfn> = <var>7</var>,</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>    <i>// Do not re-order the CONSTANT_BUFFER_* enums.  Several places depend on</i></td></tr>
<tr><th id="271">271</th><td><i>    // this order to be able to dynamically index a constant buffer, for</i></td></tr>
<tr><th id="272">272</th><td><i>    // example:</i></td></tr>
<tr><th id="273">273</th><td><i>    //</i></td></tr>
<tr><th id="274">274</th><td><i>    // ConstantBufferAS = CONSTANT_BUFFER_0 + CBIdx</i></td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>    <dfn class="enum" id="AMDGPUAS::CONSTANT_BUFFER_0" title='AMDGPUAS::CONSTANT_BUFFER_0' data-ref="AMDGPUAS::CONSTANT_BUFFER_0">CONSTANT_BUFFER_0</dfn> = <var>8</var>,</td></tr>
<tr><th id="277">277</th><td>    <dfn class="enum" id="AMDGPUAS::CONSTANT_BUFFER_1" title='AMDGPUAS::CONSTANT_BUFFER_1' data-ref="AMDGPUAS::CONSTANT_BUFFER_1">CONSTANT_BUFFER_1</dfn> = <var>9</var>,</td></tr>
<tr><th id="278">278</th><td>    <dfn class="enum" id="AMDGPUAS::CONSTANT_BUFFER_2" title='AMDGPUAS::CONSTANT_BUFFER_2' data-ref="AMDGPUAS::CONSTANT_BUFFER_2">CONSTANT_BUFFER_2</dfn> = <var>10</var>,</td></tr>
<tr><th id="279">279</th><td>    <dfn class="enum" id="AMDGPUAS::CONSTANT_BUFFER_3" title='AMDGPUAS::CONSTANT_BUFFER_3' data-ref="AMDGPUAS::CONSTANT_BUFFER_3">CONSTANT_BUFFER_3</dfn> = <var>11</var>,</td></tr>
<tr><th id="280">280</th><td>    <dfn class="enum" id="AMDGPUAS::CONSTANT_BUFFER_4" title='AMDGPUAS::CONSTANT_BUFFER_4' data-ref="AMDGPUAS::CONSTANT_BUFFER_4">CONSTANT_BUFFER_4</dfn> = <var>12</var>,</td></tr>
<tr><th id="281">281</th><td>    <dfn class="enum" id="AMDGPUAS::CONSTANT_BUFFER_5" title='AMDGPUAS::CONSTANT_BUFFER_5' data-ref="AMDGPUAS::CONSTANT_BUFFER_5">CONSTANT_BUFFER_5</dfn> = <var>13</var>,</td></tr>
<tr><th id="282">282</th><td>    <dfn class="enum" id="AMDGPUAS::CONSTANT_BUFFER_6" title='AMDGPUAS::CONSTANT_BUFFER_6' data-ref="AMDGPUAS::CONSTANT_BUFFER_6">CONSTANT_BUFFER_6</dfn> = <var>14</var>,</td></tr>
<tr><th id="283">283</th><td>    <dfn class="enum" id="AMDGPUAS::CONSTANT_BUFFER_7" title='AMDGPUAS::CONSTANT_BUFFER_7' data-ref="AMDGPUAS::CONSTANT_BUFFER_7">CONSTANT_BUFFER_7</dfn> = <var>15</var>,</td></tr>
<tr><th id="284">284</th><td>    <dfn class="enum" id="AMDGPUAS::CONSTANT_BUFFER_8" title='AMDGPUAS::CONSTANT_BUFFER_8' data-ref="AMDGPUAS::CONSTANT_BUFFER_8">CONSTANT_BUFFER_8</dfn> = <var>16</var>,</td></tr>
<tr><th id="285">285</th><td>    <dfn class="enum" id="AMDGPUAS::CONSTANT_BUFFER_9" title='AMDGPUAS::CONSTANT_BUFFER_9' data-ref="AMDGPUAS::CONSTANT_BUFFER_9">CONSTANT_BUFFER_9</dfn> = <var>17</var>,</td></tr>
<tr><th id="286">286</th><td>    <dfn class="enum" id="AMDGPUAS::CONSTANT_BUFFER_10" title='AMDGPUAS::CONSTANT_BUFFER_10' data-ref="AMDGPUAS::CONSTANT_BUFFER_10">CONSTANT_BUFFER_10</dfn> = <var>18</var>,</td></tr>
<tr><th id="287">287</th><td>    <dfn class="enum" id="AMDGPUAS::CONSTANT_BUFFER_11" title='AMDGPUAS::CONSTANT_BUFFER_11' data-ref="AMDGPUAS::CONSTANT_BUFFER_11">CONSTANT_BUFFER_11</dfn> = <var>19</var>,</td></tr>
<tr><th id="288">288</th><td>    <dfn class="enum" id="AMDGPUAS::CONSTANT_BUFFER_12" title='AMDGPUAS::CONSTANT_BUFFER_12' data-ref="AMDGPUAS::CONSTANT_BUFFER_12">CONSTANT_BUFFER_12</dfn> = <var>20</var>,</td></tr>
<tr><th id="289">289</th><td>    <dfn class="enum" id="AMDGPUAS::CONSTANT_BUFFER_13" title='AMDGPUAS::CONSTANT_BUFFER_13' data-ref="AMDGPUAS::CONSTANT_BUFFER_13">CONSTANT_BUFFER_13</dfn> = <var>21</var>,</td></tr>
<tr><th id="290">290</th><td>    <dfn class="enum" id="AMDGPUAS::CONSTANT_BUFFER_14" title='AMDGPUAS::CONSTANT_BUFFER_14' data-ref="AMDGPUAS::CONSTANT_BUFFER_14">CONSTANT_BUFFER_14</dfn> = <var>22</var>,</td></tr>
<tr><th id="291">291</th><td>    <dfn class="enum" id="AMDGPUAS::CONSTANT_BUFFER_15" title='AMDGPUAS::CONSTANT_BUFFER_15' data-ref="AMDGPUAS::CONSTANT_BUFFER_15">CONSTANT_BUFFER_15</dfn> = <var>23</var>,</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>    <i>// Some places use this if the address space can't be determined.</i></td></tr>
<tr><th id="294">294</th><td>    <dfn class="enum" id="AMDGPUAS::UNKNOWN_ADDRESS_SPACE" title='AMDGPUAS::UNKNOWN_ADDRESS_SPACE' data-ref="AMDGPUAS::UNKNOWN_ADDRESS_SPACE">UNKNOWN_ADDRESS_SPACE</dfn> = ~<var>0u</var>,</td></tr>
<tr><th id="295">295</th><td>  };</td></tr>
<tr><th id="296">296</th><td>}</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><u>#<span data-ppcond="10">endif</span></u></td></tr>
<tr><th id="299">299</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AMDGPUAliasAnalysis.cpp.html'>llvm/llvm/lib/Target/AMDGPU/AMDGPUAliasAnalysis.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
