{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 08 11:33:55 2017 " "Info: Processing started: Sat Apr 08 11:33:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|o_wave\[1\] " "Warning: Node \"dds_controller:ctrl\|o_wave\[1\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|o_wave\[2\] " "Warning: Node \"dds_controller:ctrl\|o_wave\[2\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|o_wave\[5\] " "Warning: Node \"dds_controller:ctrl\|o_wave\[5\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|o_wave\[7\] " "Warning: Node \"dds_controller:ctrl\|o_wave\[7\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|freq\[24\] " "Warning: Node \"dds_controller:ctrl\|freq\[24\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|freq\[25\] " "Warning: Node \"dds_controller:ctrl\|freq\[25\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|freq\[23\] " "Warning: Node \"dds_controller:ctrl\|freq\[23\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|freq\[22\] " "Warning: Node \"dds_controller:ctrl\|freq\[22\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|freq\[21\] " "Warning: Node \"dds_controller:ctrl\|freq\[21\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|freq\[20\] " "Warning: Node \"dds_controller:ctrl\|freq\[20\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|freq\[18\] " "Warning: Node \"dds_controller:ctrl\|freq\[18\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|freq\[17\] " "Warning: Node \"dds_controller:ctrl\|freq\[17\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|freq\[15\] " "Warning: Node \"dds_controller:ctrl\|freq\[15\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|freq\[14\] " "Warning: Node \"dds_controller:ctrl\|freq\[14\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|freq\[13\] " "Warning: Node \"dds_controller:ctrl\|freq\[13\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|freq\[10\] " "Warning: Node \"dds_controller:ctrl\|freq\[10\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|freq\[9\] " "Warning: Node \"dds_controller:ctrl\|freq\[9\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|freq\[2\] " "Warning: Node \"dds_controller:ctrl\|freq\[2\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|o_wave\[3\] " "Warning: Node \"dds_controller:ctrl\|o_wave\[3\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|o_wave\[4\] " "Warning: Node \"dds_controller:ctrl\|o_wave\[4\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|o_wave\[6\] " "Warning: Node \"dds_controller:ctrl\|o_wave\[6\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "17 " "Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "dds_controller:ctrl\|freq_cnt\[4\] " "Info: Detected ripple clock \"dds_controller:ctrl\|freq_cnt\[4\]\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|freq_cnt\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dds_controller:ctrl\|freq_cnt\[7\] " "Info: Detected ripple clock \"dds_controller:ctrl\|freq_cnt\[7\]\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|freq_cnt\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dds_controller:ctrl\|freq_cnt\[6\] " "Info: Detected ripple clock \"dds_controller:ctrl\|freq_cnt\[6\]\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|freq_cnt\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dds_controller:ctrl\|freq_cnt\[5\] " "Info: Detected ripple clock \"dds_controller:ctrl\|freq_cnt\[5\]\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|freq_cnt\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dds_controller:ctrl\|freq_cnt\[2\] " "Info: Detected ripple clock \"dds_controller:ctrl\|freq_cnt\[2\]\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|freq_cnt\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dds_controller:ctrl\|freq_cnt\[3\] " "Info: Detected ripple clock \"dds_controller:ctrl\|freq_cnt\[3\]\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|freq_cnt\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dds_controller:ctrl\|WideOr1~0 " "Info: Detected gated clock \"dds_controller:ctrl\|WideOr1~0\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|WideOr1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dds_controller:ctrl\|freq~3 " "Info: Detected gated clock \"dds_controller:ctrl\|freq~3\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 16 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|freq~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dds_controller:ctrl\|wave_cnt\[4\] " "Info: Detected ripple clock \"dds_controller:ctrl\|wave_cnt\[4\]\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 41 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|wave_cnt\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dds_controller:ctrl\|wave_cnt\[3\] " "Info: Detected ripple clock \"dds_controller:ctrl\|wave_cnt\[3\]\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 41 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|wave_cnt\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dds_controller:ctrl\|wave_cnt\[1\] " "Info: Detected ripple clock \"dds_controller:ctrl\|wave_cnt\[1\]\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 41 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|wave_cnt\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dds_controller:ctrl\|wave_cnt\[2\] " "Info: Detected ripple clock \"dds_controller:ctrl\|wave_cnt\[2\]\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 41 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|wave_cnt\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dds_controller:ctrl\|wave_cnt\[5\] " "Info: Detected ripple clock \"dds_controller:ctrl\|wave_cnt\[5\]\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 41 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|wave_cnt\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dds_controller:ctrl\|wave_cnt\[7\] " "Info: Detected ripple clock \"dds_controller:ctrl\|wave_cnt\[7\]\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 41 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|wave_cnt\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dds_controller:ctrl\|wave_cnt\[6\] " "Info: Detected ripple clock \"dds_controller:ctrl\|wave_cnt\[6\]\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 41 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|wave_cnt\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dds_controller:ctrl\|Equal0~0 " "Info: Detected gated clock \"dds_controller:ctrl\|Equal0~0\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 62 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dds_controller:ctrl\|Equal0~1 " "Info: Detected gated clock \"dds_controller:ctrl\|Equal0~1\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 62 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 register dds_controller:ctrl\|freq\[2\] register dds_controller:ctrl\|addr_cnt\[31\] 4.72 ns " "Info: Slack time is 4.72 ns for clock \"pll:pll\|altpll:altpll_component\|_clk0\" between source register \"dds_controller:ctrl\|freq\[2\]\" and destination register \"dds_controller:ctrl\|addr_cnt\[31\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "64.27 MHz 15.56 ns " "Info: Fmax is 64.27 MHz (period= 15.56 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "8.541 ns + Largest register register " "Info: + Largest register to register requirement is 8.541 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "12.500 ns + " "Info: + Setup relationship between source and destination is 12.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 22.642 ns " "Info: + Latch edge is 22.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll\|altpll:altpll_component\|_clk0 25.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"pll:pll\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 10.142 ns " "Info: - Launch edge is 10.142 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll\|altpll:altpll_component\|_clk0 25.000 ns 10.142 ns inverted 50 " "Info: Clock period of Source clock \"pll:pll\|altpll:altpll_component\|_clk0\" is 25.000 ns with inverted offset of 10.142 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.995 ns + Largest " "Info: + Largest clock skew is -3.995 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 destination 2.668 ns + Shortest register " "Info: + Shortest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to destination register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 203 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 203; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.668 ns dds_controller:ctrl\|addr_cnt\[31\] 3 REG LCFF_X29_Y33_N29 2 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X29_Y33_N29; Fanout = 2; REG Node = 'dds_controller:ctrl\|addr_cnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl dds_controller:ctrl|addr_cnt[31] } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.13 % ) " "Info: Total cell delay = 0.537 ns ( 20.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.131 ns ( 79.87 % ) " "Info: Total interconnect delay = 2.131 ns ( 79.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl dds_controller:ctrl|addr_cnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} dds_controller:ctrl|addr_cnt[31] {} } { 0.000ns 1.091ns 1.040ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 source 6.663 ns - Longest register " "Info: - Longest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to source register is 6.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 203 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 203; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.787 ns) 2.921 ns dds_controller:ctrl\|freq_cnt\[7\] 3 REG LCFF_X31_Y34_N29 2 " "Info: 3: + IC(1.043 ns) + CELL(0.787 ns) = 2.921 ns; Loc. = LCFF_X31_Y34_N29; Fanout = 2; REG Node = 'dds_controller:ctrl\|freq_cnt\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl dds_controller:ctrl|freq_cnt[7] } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.275 ns) 3.694 ns dds_controller:ctrl\|WideOr1~0 4 COMB LCCOMB_X31_Y34_N10 3 " "Info: 4: + IC(0.498 ns) + CELL(0.275 ns) = 3.694 ns; Loc. = LCCOMB_X31_Y34_N10; Fanout = 3; COMB Node = 'dds_controller:ctrl\|WideOr1~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.773 ns" { dds_controller:ctrl|freq_cnt[7] dds_controller:ctrl|WideOr1~0 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.438 ns) 4.406 ns dds_controller:ctrl\|freq~3 5 COMB LCCOMB_X31_Y34_N2 2 " "Info: 5: + IC(0.274 ns) + CELL(0.438 ns) = 4.406 ns; Loc. = LCCOMB_X31_Y34_N2; Fanout = 2; COMB Node = 'dds_controller:ctrl\|freq~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { dds_controller:ctrl|WideOr1~0 dds_controller:ctrl|freq~3 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.000 ns) 5.118 ns dds_controller:ctrl\|freq~3clkctrl 6 COMB CLKCTRL_G11 14 " "Info: 6: + IC(0.712 ns) + CELL(0.000 ns) = 5.118 ns; Loc. = CLKCTRL_G11; Fanout = 14; COMB Node = 'dds_controller:ctrl\|freq~3clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { dds_controller:ctrl|freq~3 dds_controller:ctrl|freq~3clkctrl } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.150 ns) 6.663 ns dds_controller:ctrl\|freq\[2\] 7 REG LCCOMB_X28_Y34_N24 2 " "Info: 7: + IC(1.395 ns) + CELL(0.150 ns) = 6.663 ns; Loc. = LCCOMB_X28_Y34_N24; Fanout = 2; REG Node = 'dds_controller:ctrl\|freq\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { dds_controller:ctrl|freq~3clkctrl dds_controller:ctrl|freq[2] } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 24.76 % ) " "Info: Total cell delay = 1.650 ns ( 24.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.013 ns ( 75.24 % ) " "Info: Total interconnect delay = 5.013 ns ( 75.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.663 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl dds_controller:ctrl|freq_cnt[7] dds_controller:ctrl|WideOr1~0 dds_controller:ctrl|freq~3 dds_controller:ctrl|freq~3clkctrl dds_controller:ctrl|freq[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.663 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} dds_controller:ctrl|freq_cnt[7] {} dds_controller:ctrl|WideOr1~0 {} dds_controller:ctrl|freq~3 {} dds_controller:ctrl|freq~3clkctrl {} dds_controller:ctrl|freq[2] {} } { 0.000ns 1.091ns 1.043ns 0.498ns 0.274ns 0.712ns 1.395ns } { 0.000ns 0.000ns 0.787ns 0.275ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl dds_controller:ctrl|addr_cnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} dds_controller:ctrl|addr_cnt[31] {} } { 0.000ns 1.091ns 1.040ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.663 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl dds_controller:ctrl|freq_cnt[7] dds_controller:ctrl|WideOr1~0 dds_controller:ctrl|freq~3 dds_controller:ctrl|freq~3clkctrl dds_controller:ctrl|freq[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.663 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} dds_controller:ctrl|freq_cnt[7] {} dds_controller:ctrl|WideOr1~0 {} dds_controller:ctrl|freq~3 {} dds_controller:ctrl|freq~3clkctrl {} dds_controller:ctrl|freq[2] {} } { 0.000ns 1.091ns 1.043ns 0.498ns 0.274ns 0.712ns 1.395ns } { 0.000ns 0.000ns 0.787ns 0.275ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl dds_controller:ctrl|addr_cnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} dds_controller:ctrl|addr_cnt[31] {} } { 0.000ns 1.091ns 1.040ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.663 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl dds_controller:ctrl|freq_cnt[7] dds_controller:ctrl|WideOr1~0 dds_controller:ctrl|freq~3 dds_controller:ctrl|freq~3clkctrl dds_controller:ctrl|freq[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.663 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} dds_controller:ctrl|freq_cnt[7] {} dds_controller:ctrl|WideOr1~0 {} dds_controller:ctrl|freq~3 {} dds_controller:ctrl|freq~3clkctrl {} dds_controller:ctrl|freq[2] {} } { 0.000ns 1.091ns 1.043ns 0.498ns 0.274ns 0.712ns 1.395ns } { 0.000ns 0.000ns 0.787ns 0.275ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.821 ns - Longest register register " "Info: - Longest register to register delay is 3.821 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dds_controller:ctrl\|freq\[2\] 1 REG LCCOMB_X28_Y34_N24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X28_Y34_N24; Fanout = 2; REG Node = 'dds_controller:ctrl\|freq\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dds_controller:ctrl|freq[2] } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.414 ns) 1.088 ns dds_controller:ctrl\|addr_cnt\[2\]~31 2 COMB LCCOMB_X29_Y34_N2 2 " "Info: 2: + IC(0.674 ns) + CELL(0.414 ns) = 1.088 ns; Loc. = LCCOMB_X29_Y34_N2; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[2\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { dds_controller:ctrl|freq[2] dds_controller:ctrl|addr_cnt[2]~31 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.159 ns dds_controller:ctrl\|addr_cnt\[3\]~33 3 COMB LCCOMB_X29_Y34_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.159 ns; Loc. = LCCOMB_X29_Y34_N4; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[3\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[2]~31 dds_controller:ctrl|addr_cnt[3]~33 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.230 ns dds_controller:ctrl\|addr_cnt\[4\]~35 4 COMB LCCOMB_X29_Y34_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.230 ns; Loc. = LCCOMB_X29_Y34_N6; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[4\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[3]~33 dds_controller:ctrl|addr_cnt[4]~35 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.301 ns dds_controller:ctrl\|addr_cnt\[5\]~37 5 COMB LCCOMB_X29_Y34_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.301 ns; Loc. = LCCOMB_X29_Y34_N8; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[5\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[4]~35 dds_controller:ctrl|addr_cnt[5]~37 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.372 ns dds_controller:ctrl\|addr_cnt\[6\]~39 6 COMB LCCOMB_X29_Y34_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.372 ns; Loc. = LCCOMB_X29_Y34_N10; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[6\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[5]~37 dds_controller:ctrl|addr_cnt[6]~39 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.443 ns dds_controller:ctrl\|addr_cnt\[7\]~41 7 COMB LCCOMB_X29_Y34_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.443 ns; Loc. = LCCOMB_X29_Y34_N12; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[7\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[6]~39 dds_controller:ctrl|addr_cnt[7]~41 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.602 ns dds_controller:ctrl\|addr_cnt\[8\]~43 8 COMB LCCOMB_X29_Y34_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.602 ns; Loc. = LCCOMB_X29_Y34_N14; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[8\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { dds_controller:ctrl|addr_cnt[7]~41 dds_controller:ctrl|addr_cnt[8]~43 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.673 ns dds_controller:ctrl\|addr_cnt\[9\]~45 9 COMB LCCOMB_X29_Y34_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.673 ns; Loc. = LCCOMB_X29_Y34_N16; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[9\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[8]~43 dds_controller:ctrl|addr_cnt[9]~45 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.744 ns dds_controller:ctrl\|addr_cnt\[10\]~47 10 COMB LCCOMB_X29_Y34_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.744 ns; Loc. = LCCOMB_X29_Y34_N18; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[10\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[9]~45 dds_controller:ctrl|addr_cnt[10]~47 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.815 ns dds_controller:ctrl\|addr_cnt\[11\]~49 11 COMB LCCOMB_X29_Y34_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.815 ns; Loc. = LCCOMB_X29_Y34_N20; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[11\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[10]~47 dds_controller:ctrl|addr_cnt[11]~49 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.886 ns dds_controller:ctrl\|addr_cnt\[12\]~51 12 COMB LCCOMB_X29_Y34_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.886 ns; Loc. = LCCOMB_X29_Y34_N22; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[12\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[11]~49 dds_controller:ctrl|addr_cnt[12]~51 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.957 ns dds_controller:ctrl\|addr_cnt\[13\]~53 13 COMB LCCOMB_X29_Y34_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.957 ns; Loc. = LCCOMB_X29_Y34_N24; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[13\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[12]~51 dds_controller:ctrl|addr_cnt[13]~53 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.028 ns dds_controller:ctrl\|addr_cnt\[14\]~55 14 COMB LCCOMB_X29_Y34_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.028 ns; Loc. = LCCOMB_X29_Y34_N26; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[14\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[13]~53 dds_controller:ctrl|addr_cnt[14]~55 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.099 ns dds_controller:ctrl\|addr_cnt\[15\]~57 15 COMB LCCOMB_X29_Y34_N28 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.099 ns; Loc. = LCCOMB_X29_Y34_N28; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[15\]~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[14]~55 dds_controller:ctrl|addr_cnt[15]~57 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.245 ns dds_controller:ctrl\|addr_cnt\[16\]~59 16 COMB LCCOMB_X29_Y34_N30 2 " "Info: 16: + IC(0.000 ns) + CELL(0.146 ns) = 2.245 ns; Loc. = LCCOMB_X29_Y34_N30; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[16\]~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { dds_controller:ctrl|addr_cnt[15]~57 dds_controller:ctrl|addr_cnt[16]~59 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.316 ns dds_controller:ctrl\|addr_cnt\[17\]~61 17 COMB LCCOMB_X29_Y33_N0 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.316 ns; Loc. = LCCOMB_X29_Y33_N0; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[17\]~61'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[16]~59 dds_controller:ctrl|addr_cnt[17]~61 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.387 ns dds_controller:ctrl\|addr_cnt\[18\]~63 18 COMB LCCOMB_X29_Y33_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.387 ns; Loc. = LCCOMB_X29_Y33_N2; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[18\]~63'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[17]~61 dds_controller:ctrl|addr_cnt[18]~63 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.458 ns dds_controller:ctrl\|addr_cnt\[19\]~65 19 COMB LCCOMB_X29_Y33_N4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.458 ns; Loc. = LCCOMB_X29_Y33_N4; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[19\]~65'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[18]~63 dds_controller:ctrl|addr_cnt[19]~65 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.529 ns dds_controller:ctrl\|addr_cnt\[20\]~67 20 COMB LCCOMB_X29_Y33_N6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.529 ns; Loc. = LCCOMB_X29_Y33_N6; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[20\]~67'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[19]~65 dds_controller:ctrl|addr_cnt[20]~67 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.600 ns dds_controller:ctrl\|addr_cnt\[21\]~69 21 COMB LCCOMB_X29_Y33_N8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.600 ns; Loc. = LCCOMB_X29_Y33_N8; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[21\]~69'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[20]~67 dds_controller:ctrl|addr_cnt[21]~69 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.671 ns dds_controller:ctrl\|addr_cnt\[22\]~71 22 COMB LCCOMB_X29_Y33_N10 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.671 ns; Loc. = LCCOMB_X29_Y33_N10; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[22\]~71'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[21]~69 dds_controller:ctrl|addr_cnt[22]~71 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.742 ns dds_controller:ctrl\|addr_cnt\[23\]~73 23 COMB LCCOMB_X29_Y33_N12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.742 ns; Loc. = LCCOMB_X29_Y33_N12; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[23\]~73'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[22]~71 dds_controller:ctrl|addr_cnt[23]~73 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.901 ns dds_controller:ctrl\|addr_cnt\[24\]~75 24 COMB LCCOMB_X29_Y33_N14 2 " "Info: 24: + IC(0.000 ns) + CELL(0.159 ns) = 2.901 ns; Loc. = LCCOMB_X29_Y33_N14; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[24\]~75'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { dds_controller:ctrl|addr_cnt[23]~73 dds_controller:ctrl|addr_cnt[24]~75 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.972 ns dds_controller:ctrl\|addr_cnt\[25\]~77 25 COMB LCCOMB_X29_Y33_N16 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.972 ns; Loc. = LCCOMB_X29_Y33_N16; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[25\]~77'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[24]~75 dds_controller:ctrl|addr_cnt[25]~77 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.043 ns dds_controller:ctrl\|addr_cnt\[26\]~79 26 COMB LCCOMB_X29_Y33_N18 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 3.043 ns; Loc. = LCCOMB_X29_Y33_N18; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[26\]~79'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[25]~77 dds_controller:ctrl|addr_cnt[26]~79 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.114 ns dds_controller:ctrl\|addr_cnt\[27\]~81 27 COMB LCCOMB_X29_Y33_N20 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 3.114 ns; Loc. = LCCOMB_X29_Y33_N20; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[27\]~81'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[26]~79 dds_controller:ctrl|addr_cnt[27]~81 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.185 ns dds_controller:ctrl\|addr_cnt\[28\]~83 28 COMB LCCOMB_X29_Y33_N22 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 3.185 ns; Loc. = LCCOMB_X29_Y33_N22; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[28\]~83'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[27]~81 dds_controller:ctrl|addr_cnt[28]~83 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.256 ns dds_controller:ctrl\|addr_cnt\[29\]~85 29 COMB LCCOMB_X29_Y33_N24 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 3.256 ns; Loc. = LCCOMB_X29_Y33_N24; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[29\]~85'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[28]~83 dds_controller:ctrl|addr_cnt[29]~85 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.327 ns dds_controller:ctrl\|addr_cnt\[30\]~87 30 COMB LCCOMB_X29_Y33_N26 1 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 3.327 ns; Loc. = LCCOMB_X29_Y33_N26; Fanout = 1; COMB Node = 'dds_controller:ctrl\|addr_cnt\[30\]~87'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[29]~85 dds_controller:ctrl|addr_cnt[30]~87 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.737 ns dds_controller:ctrl\|addr_cnt\[31\]~88 31 COMB LCCOMB_X29_Y33_N28 1 " "Info: 31: + IC(0.000 ns) + CELL(0.410 ns) = 3.737 ns; Loc. = LCCOMB_X29_Y33_N28; Fanout = 1; COMB Node = 'dds_controller:ctrl\|addr_cnt\[31\]~88'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { dds_controller:ctrl|addr_cnt[30]~87 dds_controller:ctrl|addr_cnt[31]~88 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.821 ns dds_controller:ctrl\|addr_cnt\[31\] 32 REG LCFF_X29_Y33_N29 2 " "Info: 32: + IC(0.000 ns) + CELL(0.084 ns) = 3.821 ns; Loc. = LCFF_X29_Y33_N29; Fanout = 2; REG Node = 'dds_controller:ctrl\|addr_cnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { dds_controller:ctrl|addr_cnt[31]~88 dds_controller:ctrl|addr_cnt[31] } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.147 ns ( 82.36 % ) " "Info: Total cell delay = 3.147 ns ( 82.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.674 ns ( 17.64 % ) " "Info: Total interconnect delay = 0.674 ns ( 17.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.821 ns" { dds_controller:ctrl|freq[2] dds_controller:ctrl|addr_cnt[2]~31 dds_controller:ctrl|addr_cnt[3]~33 dds_controller:ctrl|addr_cnt[4]~35 dds_controller:ctrl|addr_cnt[5]~37 dds_controller:ctrl|addr_cnt[6]~39 dds_controller:ctrl|addr_cnt[7]~41 dds_controller:ctrl|addr_cnt[8]~43 dds_controller:ctrl|addr_cnt[9]~45 dds_controller:ctrl|addr_cnt[10]~47 dds_controller:ctrl|addr_cnt[11]~49 dds_controller:ctrl|addr_cnt[12]~51 dds_controller:ctrl|addr_cnt[13]~53 dds_controller:ctrl|addr_cnt[14]~55 dds_controller:ctrl|addr_cnt[15]~57 dds_controller:ctrl|addr_cnt[16]~59 dds_controller:ctrl|addr_cnt[17]~61 dds_controller:ctrl|addr_cnt[18]~63 dds_controller:ctrl|addr_cnt[19]~65 dds_controller:ctrl|addr_cnt[20]~67 dds_controller:ctrl|addr_cnt[21]~69 dds_controller:ctrl|addr_cnt[22]~71 dds_controller:ctrl|addr_cnt[23]~73 dds_controller:ctrl|addr_cnt[24]~75 dds_controller:ctrl|addr_cnt[25]~77 dds_controller:ctrl|addr_cnt[26]~79 dds_controller:ctrl|addr_cnt[27]~81 dds_controller:ctrl|addr_cnt[28]~83 dds_controller:ctrl|addr_cnt[29]~85 dds_controller:ctrl|addr_cnt[30]~87 dds_controller:ctrl|addr_cnt[31]~88 dds_controller:ctrl|addr_cnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.821 ns" { dds_controller:ctrl|freq[2] {} dds_controller:ctrl|addr_cnt[2]~31 {} dds_controller:ctrl|addr_cnt[3]~33 {} dds_controller:ctrl|addr_cnt[4]~35 {} dds_controller:ctrl|addr_cnt[5]~37 {} dds_controller:ctrl|addr_cnt[6]~39 {} dds_controller:ctrl|addr_cnt[7]~41 {} dds_controller:ctrl|addr_cnt[8]~43 {} dds_controller:ctrl|addr_cnt[9]~45 {} dds_controller:ctrl|addr_cnt[10]~47 {} dds_controller:ctrl|addr_cnt[11]~49 {} dds_controller:ctrl|addr_cnt[12]~51 {} dds_controller:ctrl|addr_cnt[13]~53 {} dds_controller:ctrl|addr_cnt[14]~55 {} dds_controller:ctrl|addr_cnt[15]~57 {} dds_controller:ctrl|addr_cnt[16]~59 {} dds_controller:ctrl|addr_cnt[17]~61 {} dds_controller:ctrl|addr_cnt[18]~63 {} dds_controller:ctrl|addr_cnt[19]~65 {} dds_controller:ctrl|addr_cnt[20]~67 {} dds_controller:ctrl|addr_cnt[21]~69 {} dds_controller:ctrl|addr_cnt[22]~71 {} dds_controller:ctrl|addr_cnt[23]~73 {} dds_controller:ctrl|addr_cnt[24]~75 {} dds_controller:ctrl|addr_cnt[25]~77 {} dds_controller:ctrl|addr_cnt[26]~79 {} dds_controller:ctrl|addr_cnt[27]~81 {} dds_controller:ctrl|addr_cnt[28]~83 {} dds_controller:ctrl|addr_cnt[29]~85 {} dds_controller:ctrl|addr_cnt[30]~87 {} dds_controller:ctrl|addr_cnt[31]~88 {} dds_controller:ctrl|addr_cnt[31] {} } { 0.000ns 0.674ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl dds_controller:ctrl|addr_cnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} dds_controller:ctrl|addr_cnt[31] {} } { 0.000ns 1.091ns 1.040ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.663 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl dds_controller:ctrl|freq_cnt[7] dds_controller:ctrl|WideOr1~0 dds_controller:ctrl|freq~3 dds_controller:ctrl|freq~3clkctrl dds_controller:ctrl|freq[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.663 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} dds_controller:ctrl|freq_cnt[7] {} dds_controller:ctrl|WideOr1~0 {} dds_controller:ctrl|freq~3 {} dds_controller:ctrl|freq~3clkctrl {} dds_controller:ctrl|freq[2] {} } { 0.000ns 1.091ns 1.043ns 0.498ns 0.274ns 0.712ns 1.395ns } { 0.000ns 0.000ns 0.787ns 0.275ns 0.438ns 0.000ns 0.150ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.821 ns" { dds_controller:ctrl|freq[2] dds_controller:ctrl|addr_cnt[2]~31 dds_controller:ctrl|addr_cnt[3]~33 dds_controller:ctrl|addr_cnt[4]~35 dds_controller:ctrl|addr_cnt[5]~37 dds_controller:ctrl|addr_cnt[6]~39 dds_controller:ctrl|addr_cnt[7]~41 dds_controller:ctrl|addr_cnt[8]~43 dds_controller:ctrl|addr_cnt[9]~45 dds_controller:ctrl|addr_cnt[10]~47 dds_controller:ctrl|addr_cnt[11]~49 dds_controller:ctrl|addr_cnt[12]~51 dds_controller:ctrl|addr_cnt[13]~53 dds_controller:ctrl|addr_cnt[14]~55 dds_controller:ctrl|addr_cnt[15]~57 dds_controller:ctrl|addr_cnt[16]~59 dds_controller:ctrl|addr_cnt[17]~61 dds_controller:ctrl|addr_cnt[18]~63 dds_controller:ctrl|addr_cnt[19]~65 dds_controller:ctrl|addr_cnt[20]~67 dds_controller:ctrl|addr_cnt[21]~69 dds_controller:ctrl|addr_cnt[22]~71 dds_controller:ctrl|addr_cnt[23]~73 dds_controller:ctrl|addr_cnt[24]~75 dds_controller:ctrl|addr_cnt[25]~77 dds_controller:ctrl|addr_cnt[26]~79 dds_controller:ctrl|addr_cnt[27]~81 dds_controller:ctrl|addr_cnt[28]~83 dds_controller:ctrl|addr_cnt[29]~85 dds_controller:ctrl|addr_cnt[30]~87 dds_controller:ctrl|addr_cnt[31]~88 dds_controller:ctrl|addr_cnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.821 ns" { dds_controller:ctrl|freq[2] {} dds_controller:ctrl|addr_cnt[2]~31 {} dds_controller:ctrl|addr_cnt[3]~33 {} dds_controller:ctrl|addr_cnt[4]~35 {} dds_controller:ctrl|addr_cnt[5]~37 {} dds_controller:ctrl|addr_cnt[6]~39 {} dds_controller:ctrl|addr_cnt[7]~41 {} dds_controller:ctrl|addr_cnt[8]~43 {} dds_controller:ctrl|addr_cnt[9]~45 {} dds_controller:ctrl|addr_cnt[10]~47 {} dds_controller:ctrl|addr_cnt[11]~49 {} dds_controller:ctrl|addr_cnt[12]~51 {} dds_controller:ctrl|addr_cnt[13]~53 {} dds_controller:ctrl|addr_cnt[14]~55 {} dds_controller:ctrl|addr_cnt[15]~57 {} dds_controller:ctrl|addr_cnt[16]~59 {} dds_controller:ctrl|addr_cnt[17]~61 {} dds_controller:ctrl|addr_cnt[18]~63 {} dds_controller:ctrl|addr_cnt[19]~65 {} dds_controller:ctrl|addr_cnt[20]~67 {} dds_controller:ctrl|addr_cnt[21]~69 {} dds_controller:ctrl|addr_cnt[22]~71 {} dds_controller:ctrl|addr_cnt[23]~73 {} dds_controller:ctrl|addr_cnt[24]~75 {} dds_controller:ctrl|addr_cnt[25]~77 {} dds_controller:ctrl|addr_cnt[26]~79 {} dds_controller:ctrl|addr_cnt[27]~81 {} dds_controller:ctrl|addr_cnt[28]~83 {} dds_controller:ctrl|addr_cnt[29]~85 {} dds_controller:ctrl|addr_cnt[30]~87 {} dds_controller:ctrl|addr_cnt[31]~88 {} dds_controller:ctrl|addr_cnt[31] {} } { 0.000ns 0.674ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 register jitter_key:k2\|state register jitter_key:k2\|state 391 ps " "Info: Minimum slack time is 391 ps for clock \"pll:pll\|altpll:altpll_component\|_clk0\" between source register \"jitter_key:k2\|state\" and destination register \"jitter_key:k2\|state\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jitter_key:k2\|state 1 REG LCFF_X51_Y27_N3 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y27_N3; Fanout = 21; REG Node = 'jitter_key:k2\|state'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { jitter_key:k2|state } "NODE_NAME" } } { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns jitter_key:k2\|state~4 2 COMB LCCOMB_X51_Y27_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X51_Y27_N2; Fanout = 1; COMB Node = 'jitter_key:k2\|state~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { jitter_key:k2|state jitter_key:k2|state~4 } "NODE_NAME" } } { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns jitter_key:k2\|state 3 REG LCFF_X51_Y27_N3 21 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X51_Y27_N3; Fanout = 21; REG Node = 'jitter_key:k2\|state'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { jitter_key:k2|state~4 jitter_key:k2|state } "NODE_NAME" } } { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { jitter_key:k2|state jitter_key:k2|state~4 jitter_key:k2|state } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { jitter_key:k2|state {} jitter_key:k2|state~4 {} jitter_key:k2|state {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll\|altpll:altpll_component\|_clk0 25.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"pll:pll\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll\|altpll:altpll_component\|_clk0 25.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"pll:pll\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 destination 2.608 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to destination register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 203 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 203; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.537 ns) 2.608 ns jitter_key:k2\|state 3 REG LCFF_X51_Y27_N3 21 " "Info: 3: + IC(0.980 ns) + CELL(0.537 ns) = 2.608 ns; Loc. = LCFF_X51_Y27_N3; Fanout = 21; REG Node = 'jitter_key:k2\|state'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl jitter_key:k2|state } "NODE_NAME" } } { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.59 % ) " "Info: Total cell delay = 0.537 ns ( 20.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.071 ns ( 79.41 % ) " "Info: Total interconnect delay = 2.071 ns ( 79.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl jitter_key:k2|state } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} jitter_key:k2|state {} } { 0.000ns 1.091ns 0.980ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 source 2.608 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to source register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 203 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 203; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.537 ns) 2.608 ns jitter_key:k2\|state 3 REG LCFF_X51_Y27_N3 21 " "Info: 3: + IC(0.980 ns) + CELL(0.537 ns) = 2.608 ns; Loc. = LCFF_X51_Y27_N3; Fanout = 21; REG Node = 'jitter_key:k2\|state'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl jitter_key:k2|state } "NODE_NAME" } } { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.59 % ) " "Info: Total cell delay = 0.537 ns ( 20.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.071 ns ( 79.41 % ) " "Info: Total interconnect delay = 2.071 ns ( 79.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl jitter_key:k2|state } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} jitter_key:k2|state {} } { 0.000ns 1.091ns 0.980ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl jitter_key:k2|state } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} jitter_key:k2|state {} } { 0.000ns 1.091ns 0.980ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} jitter_key:k2|state {} } { 0.000ns 1.091ns 0.980ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl jitter_key:k2|state } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} jitter_key:k2|state {} } { 0.000ns 1.091ns 0.980ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} jitter_key:k2|state {} } { 0.000ns 1.091ns 0.980ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { jitter_key:k2|state jitter_key:k2|state~4 jitter_key:k2|state } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { jitter_key:k2|state {} jitter_key:k2|state~4 {} jitter_key:k2|state {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl jitter_key:k2|state } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} jitter_key:k2|state {} } { 0.000ns 1.091ns 0.980ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} jitter_key:k2|state {} } { 0.000ns 1.091ns 0.980ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "jitter_key:k2\|count\[3\] key\[1\] clk 7.965 ns register " "Info: tsu for register \"jitter_key:k2\|count\[3\]\" (data pin = \"key\[1\]\", clock pin = \"clk\") is 7.965 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.260 ns + Longest pin register " "Info: + Longest pin to register delay is 8.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns key\[1\] 1 PIN PIN_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 3; PIN Node = 'key\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.719 ns) + CELL(0.438 ns) 6.999 ns jitter_key:k2\|count\[16\]~62 2 COMB LCCOMB_X50_Y27_N22 20 " "Info: 2: + IC(5.719 ns) + CELL(0.438 ns) = 6.999 ns; Loc. = LCCOMB_X50_Y27_N22; Fanout = 20; COMB Node = 'jitter_key:k2\|count\[16\]~62'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.157 ns" { key[1] jitter_key:k2|count[16]~62 } "NODE_NAME" } } { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.510 ns) 8.260 ns jitter_key:k2\|count\[3\] 3 REG LCFF_X50_Y28_N19 3 " "Info: 3: + IC(0.751 ns) + CELL(0.510 ns) = 8.260 ns; Loc. = LCFF_X50_Y28_N19; Fanout = 3; REG Node = 'jitter_key:k2\|count\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { jitter_key:k2|count[16]~62 jitter_key:k2|count[3] } "NODE_NAME" } } { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.790 ns ( 21.67 % ) " "Info: Total cell delay = 1.790 ns ( 21.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.470 ns ( 78.33 % ) " "Info: Total interconnect delay = 6.470 ns ( 78.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.260 ns" { key[1] jitter_key:k2|count[16]~62 jitter_key:k2|count[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.260 ns" { key[1] {} key[1]~combout {} jitter_key:k2|count[16]~62 {} jitter_key:k2|count[3] {} } { 0.000ns 0.000ns 5.719ns 0.751ns } { 0.000ns 0.842ns 0.438ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll:pll\|altpll:altpll_component\|_clk0 -2.358 ns - " "Info: - Offset between input clock \"clk\" and output clock \"pll:pll\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 3 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 destination 2.617 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to destination register is 2.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 203 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 203; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.537 ns) 2.617 ns jitter_key:k2\|count\[3\] 3 REG LCFF_X50_Y28_N19 3 " "Info: 3: + IC(0.989 ns) + CELL(0.537 ns) = 2.617 ns; Loc. = LCFF_X50_Y28_N19; Fanout = 3; REG Node = 'jitter_key:k2\|count\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl jitter_key:k2|count[3] } "NODE_NAME" } } { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.52 % ) " "Info: Total cell delay = 0.537 ns ( 20.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.080 ns ( 79.48 % ) " "Info: Total interconnect delay = 2.080 ns ( 79.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.617 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl jitter_key:k2|count[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.617 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} jitter_key:k2|count[3] {} } { 0.000ns 1.091ns 0.989ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.260 ns" { key[1] jitter_key:k2|count[16]~62 jitter_key:k2|count[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.260 ns" { key[1] {} key[1]~combout {} jitter_key:k2|count[16]~62 {} jitter_key:k2|count[3] {} } { 0.000ns 0.000ns 5.719ns 0.751ns } { 0.000ns 0.842ns 0.438ns 0.510ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.617 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl jitter_key:k2|count[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.617 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} jitter_key:k2|count[3] {} } { 0.000ns 1.091ns 0.989ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk r\[0\] vga_dds:vga_dds\|vcnt\[0\] 12.546 ns register " "Info: tco from clock \"clk\" to destination pin \"r\[0\]\" through register \"vga_dds:vga_dds\|vcnt\[0\]\" is 12.546 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll:pll\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"clk\" and output clock \"pll:pll\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 3 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 source 2.610 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to source register is 2.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 203 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 203; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.537 ns) 2.610 ns vga_dds:vga_dds\|vcnt\[0\] 3 REG LCFF_X38_Y27_N1 6 " "Info: 3: + IC(0.982 ns) + CELL(0.537 ns) = 2.610 ns; Loc. = LCFF_X38_Y27_N1; Fanout = 6; REG Node = 'vga_dds:vga_dds\|vcnt\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl vga_dds:vga_dds|vcnt[0] } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.57 % ) " "Info: Total cell delay = 0.537 ns ( 20.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.073 ns ( 79.43 % ) " "Info: Total interconnect delay = 2.073 ns ( 79.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_dds:vga_dds|vcnt[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_dds:vga_dds|vcnt[0] {} } { 0.000ns 1.091ns 0.982ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.044 ns + Longest register pin " "Info: + Longest register to pin delay is 12.044 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_dds:vga_dds\|vcnt\[0\] 1 REG LCFF_X38_Y27_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y27_N1; Fanout = 6; REG Node = 'vga_dds:vga_dds\|vcnt\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_dds:vga_dds|vcnt[0] } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.414 ns) 1.157 ns vga_dds:vga_dds\|Add4~1 2 COMB LCCOMB_X40_Y27_N2 2 " "Info: 2: + IC(0.743 ns) + CELL(0.414 ns) = 1.157 ns; Loc. = LCCOMB_X40_Y27_N2; Fanout = 2; COMB Node = 'vga_dds:vga_dds\|Add4~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { vga_dds:vga_dds|vcnt[0] vga_dds:vga_dds|Add4~1 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.228 ns vga_dds:vga_dds\|Add4~3 3 COMB LCCOMB_X40_Y27_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.228 ns; Loc. = LCCOMB_X40_Y27_N4; Fanout = 2; COMB Node = 'vga_dds:vga_dds\|Add4~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_dds:vga_dds|Add4~1 vga_dds:vga_dds|Add4~3 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.299 ns vga_dds:vga_dds\|Add4~5 4 COMB LCCOMB_X40_Y27_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.299 ns; Loc. = LCCOMB_X40_Y27_N6; Fanout = 2; COMB Node = 'vga_dds:vga_dds\|Add4~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_dds:vga_dds|Add4~3 vga_dds:vga_dds|Add4~5 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.370 ns vga_dds:vga_dds\|Add4~7 5 COMB LCCOMB_X40_Y27_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.370 ns; Loc. = LCCOMB_X40_Y27_N8; Fanout = 2; COMB Node = 'vga_dds:vga_dds\|Add4~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_dds:vga_dds|Add4~5 vga_dds:vga_dds|Add4~7 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.441 ns vga_dds:vga_dds\|Add4~9 6 COMB LCCOMB_X40_Y27_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.441 ns; Loc. = LCCOMB_X40_Y27_N10; Fanout = 2; COMB Node = 'vga_dds:vga_dds\|Add4~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_dds:vga_dds|Add4~7 vga_dds:vga_dds|Add4~9 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.512 ns vga_dds:vga_dds\|Add4~11 7 COMB LCCOMB_X40_Y27_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.512 ns; Loc. = LCCOMB_X40_Y27_N12; Fanout = 2; COMB Node = 'vga_dds:vga_dds\|Add4~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_dds:vga_dds|Add4~9 vga_dds:vga_dds|Add4~11 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.671 ns vga_dds:vga_dds\|Add4~13 8 COMB LCCOMB_X40_Y27_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.671 ns; Loc. = LCCOMB_X40_Y27_N14; Fanout = 2; COMB Node = 'vga_dds:vga_dds\|Add4~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { vga_dds:vga_dds|Add4~11 vga_dds:vga_dds|Add4~13 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.742 ns vga_dds:vga_dds\|Add4~15 9 COMB LCCOMB_X40_Y27_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.742 ns; Loc. = LCCOMB_X40_Y27_N16; Fanout = 2; COMB Node = 'vga_dds:vga_dds\|Add4~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_dds:vga_dds|Add4~13 vga_dds:vga_dds|Add4~15 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.813 ns vga_dds:vga_dds\|Add4~17 10 COMB LCCOMB_X40_Y27_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.813 ns; Loc. = LCCOMB_X40_Y27_N18; Fanout = 2; COMB Node = 'vga_dds:vga_dds\|Add4~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_dds:vga_dds|Add4~15 vga_dds:vga_dds|Add4~17 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.884 ns vga_dds:vga_dds\|Add4~19 11 COMB LCCOMB_X40_Y27_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.884 ns; Loc. = LCCOMB_X40_Y27_N20; Fanout = 2; COMB Node = 'vga_dds:vga_dds\|Add4~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_dds:vga_dds|Add4~17 vga_dds:vga_dds|Add4~19 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.955 ns vga_dds:vga_dds\|Add4~21 12 COMB LCCOMB_X40_Y27_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.955 ns; Loc. = LCCOMB_X40_Y27_N22; Fanout = 2; COMB Node = 'vga_dds:vga_dds\|Add4~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_dds:vga_dds|Add4~19 vga_dds:vga_dds|Add4~21 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.026 ns vga_dds:vga_dds\|Add4~23 13 COMB LCCOMB_X40_Y27_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.026 ns; Loc. = LCCOMB_X40_Y27_N24; Fanout = 2; COMB Node = 'vga_dds:vga_dds\|Add4~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_dds:vga_dds|Add4~21 vga_dds:vga_dds|Add4~23 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.097 ns vga_dds:vga_dds\|Add4~25 14 COMB LCCOMB_X40_Y27_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.097 ns; Loc. = LCCOMB_X40_Y27_N26; Fanout = 2; COMB Node = 'vga_dds:vga_dds\|Add4~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_dds:vga_dds|Add4~23 vga_dds:vga_dds|Add4~25 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.168 ns vga_dds:vga_dds\|Add4~27 15 COMB LCCOMB_X40_Y27_N28 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.168 ns; Loc. = LCCOMB_X40_Y27_N28; Fanout = 2; COMB Node = 'vga_dds:vga_dds\|Add4~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_dds:vga_dds|Add4~25 vga_dds:vga_dds|Add4~27 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.314 ns vga_dds:vga_dds\|Add4~29 16 COMB LCCOMB_X40_Y27_N30 2 " "Info: 16: + IC(0.000 ns) + CELL(0.146 ns) = 2.314 ns; Loc. = LCCOMB_X40_Y27_N30; Fanout = 2; COMB Node = 'vga_dds:vga_dds\|Add4~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { vga_dds:vga_dds|Add4~27 vga_dds:vga_dds|Add4~29 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.385 ns vga_dds:vga_dds\|Add4~31 17 COMB LCCOMB_X40_Y26_N0 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.385 ns; Loc. = LCCOMB_X40_Y26_N0; Fanout = 2; COMB Node = 'vga_dds:vga_dds\|Add4~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_dds:vga_dds|Add4~29 vga_dds:vga_dds|Add4~31 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.456 ns vga_dds:vga_dds\|Add4~33 18 COMB LCCOMB_X40_Y26_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.456 ns; Loc. = LCCOMB_X40_Y26_N2; Fanout = 2; COMB Node = 'vga_dds:vga_dds\|Add4~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_dds:vga_dds|Add4~31 vga_dds:vga_dds|Add4~33 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.527 ns vga_dds:vga_dds\|Add4~35 19 COMB LCCOMB_X40_Y26_N4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.527 ns; Loc. = LCCOMB_X40_Y26_N4; Fanout = 2; COMB Node = 'vga_dds:vga_dds\|Add4~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_dds:vga_dds|Add4~33 vga_dds:vga_dds|Add4~35 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.598 ns vga_dds:vga_dds\|Add4~37 20 COMB LCCOMB_X40_Y26_N6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.598 ns; Loc. = LCCOMB_X40_Y26_N6; Fanout = 2; COMB Node = 'vga_dds:vga_dds\|Add4~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_dds:vga_dds|Add4~35 vga_dds:vga_dds|Add4~37 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.669 ns vga_dds:vga_dds\|Add4~39 21 COMB LCCOMB_X40_Y26_N8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.669 ns; Loc. = LCCOMB_X40_Y26_N8; Fanout = 2; COMB Node = 'vga_dds:vga_dds\|Add4~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_dds:vga_dds|Add4~37 vga_dds:vga_dds|Add4~39 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.740 ns vga_dds:vga_dds\|Add4~41 22 COMB LCCOMB_X40_Y26_N10 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.740 ns; Loc. = LCCOMB_X40_Y26_N10; Fanout = 2; COMB Node = 'vga_dds:vga_dds\|Add4~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_dds:vga_dds|Add4~39 vga_dds:vga_dds|Add4~41 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.811 ns vga_dds:vga_dds\|Add4~43 23 COMB LCCOMB_X40_Y26_N12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.811 ns; Loc. = LCCOMB_X40_Y26_N12; Fanout = 2; COMB Node = 'vga_dds:vga_dds\|Add4~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_dds:vga_dds|Add4~41 vga_dds:vga_dds|Add4~43 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.970 ns vga_dds:vga_dds\|Add4~45 24 COMB LCCOMB_X40_Y26_N14 2 " "Info: 24: + IC(0.000 ns) + CELL(0.159 ns) = 2.970 ns; Loc. = LCCOMB_X40_Y26_N14; Fanout = 2; COMB Node = 'vga_dds:vga_dds\|Add4~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { vga_dds:vga_dds|Add4~43 vga_dds:vga_dds|Add4~45 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.041 ns vga_dds:vga_dds\|Add4~47 25 COMB LCCOMB_X40_Y26_N16 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 3.041 ns; Loc. = LCCOMB_X40_Y26_N16; Fanout = 2; COMB Node = 'vga_dds:vga_dds\|Add4~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_dds:vga_dds|Add4~45 vga_dds:vga_dds|Add4~47 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.112 ns vga_dds:vga_dds\|Add4~49 26 COMB LCCOMB_X40_Y26_N18 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 3.112 ns; Loc. = LCCOMB_X40_Y26_N18; Fanout = 2; COMB Node = 'vga_dds:vga_dds\|Add4~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_dds:vga_dds|Add4~47 vga_dds:vga_dds|Add4~49 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.183 ns vga_dds:vga_dds\|Add4~51 27 COMB LCCOMB_X40_Y26_N20 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 3.183 ns; Loc. = LCCOMB_X40_Y26_N20; Fanout = 2; COMB Node = 'vga_dds:vga_dds\|Add4~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_dds:vga_dds|Add4~49 vga_dds:vga_dds|Add4~51 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.254 ns vga_dds:vga_dds\|Add4~53 28 COMB LCCOMB_X40_Y26_N22 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 3.254 ns; Loc. = LCCOMB_X40_Y26_N22; Fanout = 2; COMB Node = 'vga_dds:vga_dds\|Add4~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_dds:vga_dds|Add4~51 vga_dds:vga_dds|Add4~53 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.664 ns vga_dds:vga_dds\|Add4~54 29 COMB LCCOMB_X40_Y26_N24 1 " "Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 3.664 ns; Loc. = LCCOMB_X40_Y26_N24; Fanout = 1; COMB Node = 'vga_dds:vga_dds\|Add4~54'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { vga_dds:vga_dds|Add4~53 vga_dds:vga_dds|Add4~54 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.371 ns) 4.700 ns vga_dds:vga_dds\|rgb30\[20\]~44 30 COMB LCCOMB_X37_Y26_N8 1 " "Info: 30: + IC(0.665 ns) + CELL(0.371 ns) = 4.700 ns; Loc. = LCCOMB_X37_Y26_N8; Fanout = 1; COMB Node = 'vga_dds:vga_dds\|rgb30\[20\]~44'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { vga_dds:vga_dds|Add4~54 vga_dds:vga_dds|rgb30[20]~44 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.941 ns) + CELL(0.150 ns) 5.791 ns vga_dds:vga_dds\|rgb30\[20\]~45 31 COMB LCCOMB_X40_Y28_N16 1 " "Info: 31: + IC(0.941 ns) + CELL(0.150 ns) = 5.791 ns; Loc. = LCCOMB_X40_Y28_N16; Fanout = 1; COMB Node = 'vga_dds:vga_dds\|rgb30\[20\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_dds:vga_dds|rgb30[20]~44 vga_dds:vga_dds|rgb30[20]~45 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.410 ns) 6.468 ns vga_dds:vga_dds\|rgb30\[20\]~46 32 COMB LCCOMB_X40_Y28_N2 29 " "Info: 32: + IC(0.267 ns) + CELL(0.410 ns) = 6.468 ns; Loc. = LCCOMB_X40_Y28_N2; Fanout = 29; COMB Node = 'vga_dds:vga_dds\|rgb30\[20\]~46'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { vga_dds:vga_dds|rgb30[20]~45 vga_dds:vga_dds|rgb30[20]~46 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.778 ns) + CELL(2.798 ns) 12.044 ns r\[0\] 33 PIN PIN_C8 0 " "Info: 33: + IC(2.778 ns) + CELL(2.798 ns) = 12.044 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'r\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.576 ns" { vga_dds:vga_dds|rgb30[20]~46 r[0] } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.650 ns ( 55.21 % ) " "Info: Total cell delay = 6.650 ns ( 55.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.394 ns ( 44.79 % ) " "Info: Total interconnect delay = 5.394 ns ( 44.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.044 ns" { vga_dds:vga_dds|vcnt[0] vga_dds:vga_dds|Add4~1 vga_dds:vga_dds|Add4~3 vga_dds:vga_dds|Add4~5 vga_dds:vga_dds|Add4~7 vga_dds:vga_dds|Add4~9 vga_dds:vga_dds|Add4~11 vga_dds:vga_dds|Add4~13 vga_dds:vga_dds|Add4~15 vga_dds:vga_dds|Add4~17 vga_dds:vga_dds|Add4~19 vga_dds:vga_dds|Add4~21 vga_dds:vga_dds|Add4~23 vga_dds:vga_dds|Add4~25 vga_dds:vga_dds|Add4~27 vga_dds:vga_dds|Add4~29 vga_dds:vga_dds|Add4~31 vga_dds:vga_dds|Add4~33 vga_dds:vga_dds|Add4~35 vga_dds:vga_dds|Add4~37 vga_dds:vga_dds|Add4~39 vga_dds:vga_dds|Add4~41 vga_dds:vga_dds|Add4~43 vga_dds:vga_dds|Add4~45 vga_dds:vga_dds|Add4~47 vga_dds:vga_dds|Add4~49 vga_dds:vga_dds|Add4~51 vga_dds:vga_dds|Add4~53 vga_dds:vga_dds|Add4~54 vga_dds:vga_dds|rgb30[20]~44 vga_dds:vga_dds|rgb30[20]~45 vga_dds:vga_dds|rgb30[20]~46 r[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.044 ns" { vga_dds:vga_dds|vcnt[0] {} vga_dds:vga_dds|Add4~1 {} vga_dds:vga_dds|Add4~3 {} vga_dds:vga_dds|Add4~5 {} vga_dds:vga_dds|Add4~7 {} vga_dds:vga_dds|Add4~9 {} vga_dds:vga_dds|Add4~11 {} vga_dds:vga_dds|Add4~13 {} vga_dds:vga_dds|Add4~15 {} vga_dds:vga_dds|Add4~17 {} vga_dds:vga_dds|Add4~19 {} vga_dds:vga_dds|Add4~21 {} vga_dds:vga_dds|Add4~23 {} vga_dds:vga_dds|Add4~25 {} vga_dds:vga_dds|Add4~27 {} vga_dds:vga_dds|Add4~29 {} vga_dds:vga_dds|Add4~31 {} vga_dds:vga_dds|Add4~33 {} vga_dds:vga_dds|Add4~35 {} vga_dds:vga_dds|Add4~37 {} vga_dds:vga_dds|Add4~39 {} vga_dds:vga_dds|Add4~41 {} vga_dds:vga_dds|Add4~43 {} vga_dds:vga_dds|Add4~45 {} vga_dds:vga_dds|Add4~47 {} vga_dds:vga_dds|Add4~49 {} vga_dds:vga_dds|Add4~51 {} vga_dds:vga_dds|Add4~53 {} vga_dds:vga_dds|Add4~54 {} vga_dds:vga_dds|rgb30[20]~44 {} vga_dds:vga_dds|rgb30[20]~45 {} vga_dds:vga_dds|rgb30[20]~46 {} r[0] {} } { 0.000ns 0.743ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.665ns 0.941ns 0.267ns 2.778ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.371ns 0.150ns 0.410ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_dds:vga_dds|vcnt[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_dds:vga_dds|vcnt[0] {} } { 0.000ns 1.091ns 0.982ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.044 ns" { vga_dds:vga_dds|vcnt[0] vga_dds:vga_dds|Add4~1 vga_dds:vga_dds|Add4~3 vga_dds:vga_dds|Add4~5 vga_dds:vga_dds|Add4~7 vga_dds:vga_dds|Add4~9 vga_dds:vga_dds|Add4~11 vga_dds:vga_dds|Add4~13 vga_dds:vga_dds|Add4~15 vga_dds:vga_dds|Add4~17 vga_dds:vga_dds|Add4~19 vga_dds:vga_dds|Add4~21 vga_dds:vga_dds|Add4~23 vga_dds:vga_dds|Add4~25 vga_dds:vga_dds|Add4~27 vga_dds:vga_dds|Add4~29 vga_dds:vga_dds|Add4~31 vga_dds:vga_dds|Add4~33 vga_dds:vga_dds|Add4~35 vga_dds:vga_dds|Add4~37 vga_dds:vga_dds|Add4~39 vga_dds:vga_dds|Add4~41 vga_dds:vga_dds|Add4~43 vga_dds:vga_dds|Add4~45 vga_dds:vga_dds|Add4~47 vga_dds:vga_dds|Add4~49 vga_dds:vga_dds|Add4~51 vga_dds:vga_dds|Add4~53 vga_dds:vga_dds|Add4~54 vga_dds:vga_dds|rgb30[20]~44 vga_dds:vga_dds|rgb30[20]~45 vga_dds:vga_dds|rgb30[20]~46 r[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.044 ns" { vga_dds:vga_dds|vcnt[0] {} vga_dds:vga_dds|Add4~1 {} vga_dds:vga_dds|Add4~3 {} vga_dds:vga_dds|Add4~5 {} vga_dds:vga_dds|Add4~7 {} vga_dds:vga_dds|Add4~9 {} vga_dds:vga_dds|Add4~11 {} vga_dds:vga_dds|Add4~13 {} vga_dds:vga_dds|Add4~15 {} vga_dds:vga_dds|Add4~17 {} vga_dds:vga_dds|Add4~19 {} vga_dds:vga_dds|Add4~21 {} vga_dds:vga_dds|Add4~23 {} vga_dds:vga_dds|Add4~25 {} vga_dds:vga_dds|Add4~27 {} vga_dds:vga_dds|Add4~29 {} vga_dds:vga_dds|Add4~31 {} vga_dds:vga_dds|Add4~33 {} vga_dds:vga_dds|Add4~35 {} vga_dds:vga_dds|Add4~37 {} vga_dds:vga_dds|Add4~39 {} vga_dds:vga_dds|Add4~41 {} vga_dds:vga_dds|Add4~43 {} vga_dds:vga_dds|Add4~45 {} vga_dds:vga_dds|Add4~47 {} vga_dds:vga_dds|Add4~49 {} vga_dds:vga_dds|Add4~51 {} vga_dds:vga_dds|Add4~53 {} vga_dds:vga_dds|Add4~54 {} vga_dds:vga_dds|rgb30[20]~44 {} vga_dds:vga_dds|rgb30[20]~45 {} vga_dds:vga_dds|rgb30[20]~46 {} r[0] {} } { 0.000ns 0.743ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.665ns 0.941ns 0.267ns 2.778ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.371ns 0.150ns 0.410ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "jitter_key:k1\|state key\[0\] clk -5.048 ns register " "Info: th for register \"jitter_key:k1\|state\" (data pin = \"key\[0\]\", clock pin = \"clk\") is -5.048 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll:pll\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"clk\" and output clock \"pll:pll\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 3 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 destination 2.623 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to destination register is 2.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 203 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 203; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.537 ns) 2.623 ns jitter_key:k1\|state 3 REG LCFF_X64_Y27_N3 21 " "Info: 3: + IC(0.995 ns) + CELL(0.537 ns) = 2.623 ns; Loc. = LCFF_X64_Y27_N3; Fanout = 21; REG Node = 'jitter_key:k1\|state'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl jitter_key:k1|state } "NODE_NAME" } } { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.47 % ) " "Info: Total cell delay = 0.537 ns ( 20.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.086 ns ( 79.53 % ) " "Info: Total interconnect delay = 2.086 ns ( 79.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl jitter_key:k1|state } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} jitter_key:k1|state {} } { 0.000ns 1.091ns 0.995ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.579 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key\[0\] 1 PIN PIN_G26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 3; PIN Node = 'key\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[0] } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.483 ns) + CELL(0.150 ns) 5.495 ns jitter_key:k1\|state~4 2 COMB LCCOMB_X64_Y27_N2 1 " "Info: 2: + IC(4.483 ns) + CELL(0.150 ns) = 5.495 ns; Loc. = LCCOMB_X64_Y27_N2; Fanout = 1; COMB Node = 'jitter_key:k1\|state~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.633 ns" { key[0] jitter_key:k1|state~4 } "NODE_NAME" } } { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.579 ns jitter_key:k1\|state 3 REG LCFF_X64_Y27_N3 21 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.579 ns; Loc. = LCFF_X64_Y27_N3; Fanout = 21; REG Node = 'jitter_key:k1\|state'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { jitter_key:k1|state~4 jitter_key:k1|state } "NODE_NAME" } } { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.096 ns ( 19.65 % ) " "Info: Total cell delay = 1.096 ns ( 19.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.483 ns ( 80.35 % ) " "Info: Total interconnect delay = 4.483 ns ( 80.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.579 ns" { key[0] jitter_key:k1|state~4 jitter_key:k1|state } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.579 ns" { key[0] {} key[0]~combout {} jitter_key:k1|state~4 {} jitter_key:k1|state {} } { 0.000ns 0.000ns 4.483ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl jitter_key:k1|state } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} jitter_key:k1|state {} } { 0.000ns 1.091ns 0.995ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.579 ns" { key[0] jitter_key:k1|state~4 jitter_key:k1|state } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.579 ns" { key[0] {} key[0]~combout {} jitter_key:k1|state~4 {} jitter_key:k1|state {} } { 0.000ns 0.000ns 4.483ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 24 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 08 11:33:55 2017 " "Info: Processing ended: Sat Apr 08 11:33:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
