Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Thu Mar  9 15:39:10 2017
| Host         : tea02 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file hcode_shell_top_control_sets_placed.rpt
| Design       : hcode_shell_top
| Device       : xc7vx485t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   335 |
| Unused register locations in slices containing registers |  1173 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             627 |          219 |
| No           | No                    | Yes                    |             207 |           64 |
| No           | Yes                   | No                     |            3210 |         1049 |
| Yes          | No                    | No                     |            1788 |          571 |
| Yes          | No                    | Yes                    |             100 |           22 |
| Yes          | Yes                   | No                     |             943 |          335 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                               Clock Signal                                               |                                                                                        Enable Signal                                                                                        |                                                               Set/Reset Signal                                                               | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                              |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/next_absorber_valid                                                          |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/do_release_segment_0                                                         |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/_n0800                                                                       |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/idt_ins/buf_ctrl_reg_strobe_GND_4_o_AND_37_o                                             |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/buf_ctrl_reg_strobe_GND_21_o_AND_343_o                                       |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_128_rden_cut_on_next_AND_216_o                                   |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/misc_ins/GND_7_o_GND_7_o_equal_9_o                                                                                                      |                                                                                                                                              |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/buf_ctrl_reg_strobe_GND_17_o_AND_208_o                                       |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_mem_8_rden_cut_on_next_AND_355_o                                      |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/pipe_en_0                                                                    |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/fifo_wr_en_0                                                |                1 |              1 |
|  clk_wiz/inst/clk_out4                                                                                   |                                                                                                                                                                                             | xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                              |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/_n0794                                                                                                                      | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/unitr_3_quiesce                                                              |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/messages_ins/_n0525_inv                                                                                                                 | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                          |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/endian_reg_strobe_endian_reg[31]                                                                                      | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                          |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0479_inv1                                                                                                              | xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Reset_OR_DriverANDClockEnable                                             |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/packet_tx_axi_tlp_64_ins/_n0280_inv                                                                                                     | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                          |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/packet_tx_axi_tlp_64_ins/_n0276_inv                                                                                                     | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                          |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/misc_ins/n0023                                                                           |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/messages_ins/rd_en                                                                       |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0271_inv                                                             |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0278_inv                                                             |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0284_inv                                                             |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0301_inv                                                             |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/packet_tx_axi_tlp_64_ins/_n0178                                                          |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/packet_rx_axi_tlp_64_ins/decode_header_is_short_header_AND_142_o                         |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/packet_rx_axi_tlp_64_ins/beat_inv                                                        |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/misc_ins/n0025                                                                           |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/do_req                                                                                                                   | xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/middle_valid_middle_flush_AND_26_o                                        |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/misc_ins/n0021                                                                           |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/rd_avail_data_credits[11]_completion_data_credits[11]_inv              |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/messages_ins/_n0574_inv                                                                                                                 | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                          |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/GND_12_o_rd_avail_header_credits[7]_0                                  |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/pipe_en_0                                                                    |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/next_absorber_valid                                                          |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/do_release_segment_0                                                         |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n1084                                                                       |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0313_inv                                                             |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n1557_inv                                                                                                                  | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_quiesce                                                              |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/_n0970_inv                                                                                                                  | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/unitr_3_quiesce                                                              |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n1308_inv                                                                                                                  | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_quiesce                                                              |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0461_inv                                                                                                                  | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                              |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0466_inv                                                                                                                  | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                              |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/buf_ctrl_reg_strobe_GND_17_o_AND_194_o                                                                                      |                                                                                                                                              |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n1372_inv                                                                                                                  | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_quiesce                                                              |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n1631_inv                                                                                                                  | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_quiesce                                                              |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/pipe_en                                                                                                                     | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/_n0803                                                                       |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n1594_inv                                                                                                                  | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_quiesce                                                              |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_req_PWR_27_o_MUX_674_o                                                                                              | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_128_rden_cut_on_next_AND_216_o                                   |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/_n1007_inv                                                                                                                  | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/unitr_3_quiesce                                                              |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n1409_inv                                                                                                                  | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_quiesce                                                              |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n1520_inv                                                                                                                  | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_quiesce                                                              |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n1483_inv                                                                                                                  | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_quiesce                                                              |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n1446_inv                                                                                                                  | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_quiesce                                                              |                1 |              1 |
|  clk_wiz/inst/clk_out4                                                                                   |                                                                                                                                                                                             | xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0440_inv                                                                                                                  | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                              |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0445_inv                                                                                                                  | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                              |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/buf_ctrl_reg_strobe_GND_21_o_AND_333_o                                                                                      |                                                                                                                                              |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/rd_arbiter_ins/rd_arb_busy_inv                                                                                                          | xillybus_interface_0/xillybus_ins/xillybus_core_ins/rd_arbiter_ins/Mcount_rd_arb_roundrobin_0_val                                            |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/fetch_ok_valid_muxed_1_AND_246_o                                                                                            | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_quiesce                                                              |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_req_PWR_36_o_MUX_1034_o                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_mem_8_rden_cut_on_next_AND_355_o                                      |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/_n0910_inv                                                                                                                  | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/unitr_3_quiesce                                                              |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/round_req_stay_AND_31_o1                                                                                                 | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                          |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/_n0862_inv                                                                                                                  | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/unitr_3_quiesce                                                              |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/packet_tx_axi_tlp_64_ins/_n0233_inv                                                                                                     |                                                                                                                                              |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/pipe_en                                                                                                                     | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n1087                                                                       |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/pipe_en                                                                                                                     | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n1092                                                                       |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/_n0786                                                                                                                      |                                                                                                                                              |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/packet_rx_axi_tlp_64_ins/_n0281_inv                                                                                                     |                                                                                                                                              |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/_n0785                                                                                                                      |                                                                                                                                              |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/_n0498_inv                                                                                                            | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                          |                1 |              1 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/round_req_stay_AND_31_o1                                                                                                 | xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Reset_OR_DriverANDClockEnable1                                            |                1 |              2 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/buf_ctrl_reg_strobe_GND_21_o_AND_339_o                                                                                      | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                              |                1 |              2 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/messages_ins/quiesce                                                                     |                1 |              2 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0422_inv                                                                                                                  |                                                                                                                                              |                1 |              2 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0414_inv                                                                                                                  |                                                                                                                                              |                1 |              2 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_i_1_n_0                                                       |                1 |              2 |
|  clk_wiz/inst/clk_out4                                                                                   |                                                                                                                                                                                             | xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                   |                1 |              2 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0               |                1 |              2 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                     |                1 |              2 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/pipe_en                                                                                                                     | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/Reset_OR_DriverANDClockEnable                                                |                1 |              2 |
|  clk_wiz/inst/clk_out4                                                                                   |                                                                                                                                                                                             | xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0             |                1 |              2 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                     |                2 |              2 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/round_req_inv                                                                                                            | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                          |                1 |              2 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_submit_buffer                                                                                                       | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                              |                1 |              2 |
|  clk_wiz/inst/clk_out4                                                                                   |                                                                                                                                                                                             | xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                       |                1 |              2 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in                                    |                                                                                                                                                                                             |                                                                                                                                              |                1 |              2 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/do_release_segment_send_done_AND_392_o                                                                                      |                                                                                                                                              |                1 |              2 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0226_inv                                                                                                            | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                          |                1 |              2 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/pipe_en                                                                                                                     | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/Reset_OR_DriverANDClockEnable                                                |                1 |              2 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/reset_n_reg1_reg                                                    |                1 |              2 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_do_wen_inv                                                          |                1 |              2 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/_n0926_inv                                                                                                                  | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/unitr_3_quiesce                                                              |                1 |              3 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/fifo_wr_en                                                                                                                  | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                              |                2 |              3 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/data_sel_pre_valid_data_sel_valid_AND_27_o                                                                               |                                                                                                                                              |                1 |              3 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/_n0470_inv                                                                                                            | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                          |                1 |              3 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_k7_misc_ins/wakeup_count[2]_reduce_and_12_o_inv                                                                                    | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                          |                1 |              3 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n1078                                                                                                                      | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_quiesce                                                              |                1 |              3 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n1264_inv                                                                                                                  | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_quiesce                                                              |                1 |              3 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/messages_ins/_n0551_inv                                                                                                                 | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                          |                1 |              3 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/reset_n_reg1_reg                                                    |                1 |              3 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/rd_arbiter_ins/rd_arb_busy_0                                                             |                1 |              3 |
|  clk_wiz/inst/clk_out4                                                                                   |                                                                                                                                                                                             | xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0               |                1 |              3 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/pipe_en                                                                                                                     | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/_n0808                                                                       |                1 |              3 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/idt_ins/idt_rden_firstword_OR_122_o                                                                                                     | xillybus_interface_0/xillybus_ins/xillybus_core_ins/idt_ins/buf_ctrl_reg_strobe_GND_4_o_AND_37_o                                             |                1 |              3 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/messages_ins/_n0496                                                                      |                1 |              3 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0234_inv                                                                                                            | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                          |                2 |              3 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0             |                1 |              3 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/pipe_en                                                                                                                     | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_quiesce                                                              |                2 |              4 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]_6                                                       | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                    |                1 |              4 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]                                                         | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                    |                1 |              4 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0418_inv                                                                                                                  |                                                                                                                                              |                2 |              4 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]_0                                                       | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                    |                1 |              4 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]_1                                                       | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                    |                1 |              4 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n1078                                                                                                                      |                                                                                                                                              |                2 |              4 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]_2                                                       | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                    |                1 |              4 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]_3                                                       | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                    |                1 |              4 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]_4                                                       | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                    |                1 |              4 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]_5                                                       | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                    |                1 |              4 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/pipe_en                                                                                                                     | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/unitr_3_quiesce                                                              |                2 |              4 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/messages_ins/_n0533_inv                                                                                                                 | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                          |                1 |              4 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/do_req_inv1_0                                                             |                1 |              4 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/messages_ins/_n0538_inv                                                                                                                 | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                          |                2 |              4 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/_n0794                                                                                                                      |                                                                                                                                              |                2 |              4 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/messages_ins/_n0509_inv                                                                                                                 |                                                                                                                                              |                1 |              4 |
|  clk_wiz/inst/clk_out4                                                                                   |                                                                                                                                                                                             |                                                                                                                                              |                3 |              5 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/pipe_en                                                                                                                     |                                                                                                                                              |                3 |              5 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in                                    | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index[4]_i_1__6_n_0                                                | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |                2 |              5 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in                                    | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/index[4]_i_1__5_n_0                                                | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |                1 |              5 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in                                    | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/index[4]_i_1__4_n_0                                                | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |                2 |              5 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/messages_ins/_n0530_inv                                                                                                                 | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                          |                2 |              5 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__6_n_0                                  | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int                                                       |                2 |              5 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__2_n_0                                  | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int                                                       |                2 |              5 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__0_n_0                                  | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int                                                       |                2 |              5 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in                                    | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/index[4]_i_1__3_n_0                                                | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |                1 |              5 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in                                    | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/index[4]_i_1__1_n_0                                                | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |                1 |              5 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in                                    | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index[4]_i_1_n_0                                                   | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |                2 |              5 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/messages_ins/_n0541_inv                                                                                                                 | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                          |                2 |              5 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unit_addr_3_ins/quiesce_unit_3_addr_rd_open_OR_289_o                                     |                2 |              5 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in                                    | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/index[4]_i_1__0_n_0                                                | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |                2 |              5 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__1_n_0                                  | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int                                                       |                2 |              5 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__4_n_0                                  | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int                                                       |                2 |              5 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__3_n_0                                  | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int                                                       |                2 |              5 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__5_n_0                                  | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int                                                       |                2 |              5 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in                                    | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index[4]_i_1__2_n_0                                                | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |                2 |              5 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1_n_0                                     | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int                                                       |                2 |              5 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/_n0800                                                                                                                      | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/_n0794                                                                       |                2 |              6 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_fifo_ins/fetch_data                                                                                                 | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                              |                2 |              6 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/_n0842_inv                                                                                                                  |                                                                                                                                              |                3 |              6 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_fifo_ins/commit_data                                                                                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                              |                2 |              6 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n1643_inv                                                                                                                  | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n1078                                                                       |                2 |              6 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n1244_inv                                                                                                                  |                                                                                                                                              |                2 |              6 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n1228_inv                                                                                                                  |                                                                                                                                              |                4 |              6 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in                                    | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1_n_0    | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |                2 |              6 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/packet_tx_axi_tlp_64_ins/_n0258_inv                                                                                                     |                                                                                                                                              |                4 |              6 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n1196_inv                                                                                                                  |                                                                                                                                              |                2 |              6 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/commit_data                                                                                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                              |                2 |              6 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0434_inv                                                                                                               |                                                                                                                                              |                2 |              6 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/fetch_data                                                                                                 | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                              |                2 |              6 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n1212_inv                                                                                                                  |                                                                                                                                              |                3 |              6 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n1084                                                                                                                      | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n1078                                                                       |                2 |              6 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in                                    | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1__0_n_0 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |                2 |              6 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n1180_inv                                                                                                                  |                                                                                                                                              |                2 |              6 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n1164_inv                                                                                                                  |                                                                                                                                              |                3 |              6 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n1148_inv                                                                                                                  |                                                                                                                                              |                2 |              6 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/_n0858_inv                                                                                                                  |                                                                                                                                              |                3 |              6 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n1260_inv                                                                                                                  |                                                                                                                                              |                2 |              6 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/_n1018_inv                                                                                                                  | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/_n0794                                                                       |                2 |              6 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n10771                                                                                                                     |                                                                                                                                              |                2 |              7 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/buf_ctrl_reg_strobe_GND_17_o_AND_200_o                                                                                      | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                              |                1 |              7 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_128_open_GND_17_o_AND_188_o                                                                                     |                                                                                                                                              |                2 |              7 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/do_release_segment_send_done_AND_263_o                                                                                      |                                                                                                                                              |                1 |              7 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0443_inv                                                                                                                  |                                                                                                                                              |                2 |              7 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0435_inv                                                                                                                  |                                                                                                                                              |                4 |              7 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pl_ltssm_state_q[5]_i_1_n_0                                         |                2 |              7 |
|  clk_wiz/inst/clk_out4                                                                                   |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/rst                                                                                                        |                3 |              7 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/rst                                                                                                        |                3 |              7 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/memarray_reg[24][0][0]                                                                                                                                    |                                                                                                                                              |                3 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/memarray_reg[31][0][0]                                                                                                                                    |                                                                                                                                              |                4 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/memarray_reg[30][0][0]                                                                                                                                    |                                                                                                                                              |                3 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/memarray_reg[2][0][0]                                                                                                                                     |                                                                                                                                              |                2 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/memarray_reg[29][0][0]                                                                                                                                    |                                                                                                                                              |                1 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/memarray_reg[28][0][0]                                                                                                                                    |                                                                                                                                              |                2 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/memarray_reg[27][0][0]                                                                                                                                    |                                                                                                                                              |                3 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/memarray_reg[26][0][0]                                                                                                                                    |                                                                                                                                              |                2 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/memarray_reg[25][0][0]                                                                                                                                    |                                                                                                                                              |                2 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/memarray_reg[1][0][0]                                                                                                                                     |                                                                                                                                              |                1 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/memarray_reg[23][0][0]                                                                                                                                    |                                                                                                                                              |                3 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/memarray_reg[22][0][0]                                                                                                                                    |                                                                                                                                              |                3 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/memarray_reg[21][0][0]                                                                                                                                    |                                                                                                                                              |                4 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/memarray_reg[20][0][0]                                                                                                                                    |                                                                                                                                              |                3 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/memarray_reg[3][0][0]                                                                                                                                     |                                                                                                                                              |                1 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/memarray_reg[4][0][0]                                                                                                                                     |                                                                                                                                              |                2 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/memarray_reg[5][0][0]                                                                                                                                     |                                                                                                                                              |                4 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/memarray_reg[0][0][0]                                                                                                                                     |                                                                                                                                              |                2 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/memarray_reg[10][0][0]                                                                                                                                    |                                                                                                                                              |                2 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/memarray_reg[11][0][0]                                                                                                                                    |                                                                                                                                              |                2 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/memarray_reg[19][0][0]                                                                                                                                    |                                                                                                                                              |                1 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/messages_ins/GND_5_o_msg_buffer_pending_AND_43_o                                                                                        |                                                                                                                                              |                3 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/memarray_reg[18][0][0]                                                                                                                                    |                                                                                                                                              |                2 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/memarray_reg[17][0][0]                                                                                                                                    |                                                                                                                                              |                1 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/memarray_reg[16][0][0]                                                                                                                                    |                                                                                                                                              |                2 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/memarray_reg[15][0][0]                                                                                                                                    |                                                                                                                                              |                2 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/_n0469_inv                                                                                                            | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                          |                3 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n1650_inv                                                                                                                  | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_quiesce                                                              |                4 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n1324_inv                                                                                                                  | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_quiesce                                                              |                3 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/memarray_reg[7][0][0]                                                                                                                                     |                                                                                                                                              |                3 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/update_absorber_data                                                                                                        |                                                                                                                                              |                2 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/memarray_reg[13][0][0]                                                                                                                                    |                                                                                                                                              |                3 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/memarray_reg[12][0][0]                                                                                                                                    |                                                                                                                                              |                2 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0397_inv                                                                                                                  |                                                                                                                                              |                4 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/memarray_reg[9][0][0]                                                                                                                                     |                                                                                                                                              |                6 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/memarray_reg[14][0][0]                                                                                                                                    |                                                                                                                                              |                2 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/memarray_reg[8][0][0]                                                                                                                                     |                                                                                                                                              |                2 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/memarray_reg[6][0][0]                                                                                                                                     |                                                                                                                                              |                2 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/_n1025_inv                                                                                                                  | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/unitr_3_quiesce                                                              |                4 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/sample_en_0                                                                                                                 |                                                                                                                                              |                5 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/fifo_wr_en_inv                                              |                3 |              8 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/pipe_en                                                                                                                     |                                                                                                                                              |                4 |              9 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/middle_valid_middle_flush_AND_25_o                                                                                       |                                                                                                                                              |                4 |              9 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0222_inv                                                                                                            | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                          |                2 |              9 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/packet_rx_axi_tlp_64_ins/is_completion_was_lastdata_AND_139_o                                                                           | xillybus_interface_0/xillybus_ins/xillybus_core_ins/packet_rx_axi_tlp_64_ins/state_FSM_FFd2-In1                                              |                3 |             10 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/user_r_mem_8_rden_w                                                                                                                     |                                                                                                                                              |                4 |             10 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0446_inv                                                                                                                  | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                              |                4 |             11 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/_n0910_inv1                                                                                                                 | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/unitr_3_quiesce                                                              |                7 |             11 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/wr_en_0                                                                                                    |                                                                                                                                              |                3 |             12 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/wr_en_7                                                                                                    |                                                                                                                                              |                3 |             12 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/wr_en_6                                                                                                    |                                                                                                                                              |                3 |             12 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/wr_en_5                                                                                                    |                                                                                                                                              |                3 |             12 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/wr_en_4                                                                                                    |                                                                                                                                              |                3 |             12 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/wr_en_3                                                                                                    |                                                                                                                                              |                3 |             12 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/wr_en_2                                                                                                    |                                                                                                                                              |                3 |             12 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/wr_en_1                                                                                                    |                                                                                                                                              |                3 |             12 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0425_inv                                                                                                                  | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                              |                2 |             12 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/buf_ctrl_reg_strobe_GND_21_o_AND_343_o                                                                                      |                                                                                                                                              |                2 |             12 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/_n0862_inv                                                                                                                  |                                                                                                                                              |                2 |             12 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/packet_rx_axi_tlp_64_ins/_n0285_inv                                                                                                     |                                                                                                                                              |                2 |             13 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_submit_buffer                                                                                                       | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                              |                3 |             13 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n1264_inv                                                                                                                  |                                                                                                                                              |                4 |             13 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_wen                                                                 |                5 |             13 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/buf_ctrl_reg_strobe_GND_17_o_AND_204_o                                                                                      |                                                                                                                                              |                3 |             13 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/unitr_3_quiesce                                                              |                8 |             15 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n1308_inv1                                                                                                                 | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_quiesce                                                              |                5 |             16 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/E[0]                                                                                                   | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/tx_inst/tx_pipeline_inst/reg_disable_trn2                         |                3 |             16 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/write_ctrl                                                                                                                  |                                                                                                                                              |                5 |             18 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/write_ctrl1                                                                                                                 |                                                                                                                                              |                5 |             18 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/_n07931                                                                                                                     |                                                                                                                                              |                3 |             18 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_quiesce                                                              |                9 |             18 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff                                                         | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                    |                9 |             19 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff                                                         | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                    |               10 |             19 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff                                                         | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                    |               10 |             19 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_txcoeff                                                         | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                    |                9 |             19 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff                                                         | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                    |               10 |             19 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff                                                         | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                    |                8 |             19 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff                                                         | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                    |               11 |             19 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff                                                         | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                    |               11 |             19 |
|  clk_wiz/inst/clk_out4                                                                                   | xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                          | xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                       |                4 |             20 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                        | xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                     |                5 |             20 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/Mmux_req_state[2]_GND_24_o_wide_mux_55_OUT11                                                                                |                                                                                                                                              |                4 |             20 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/misc_ins/n0025_inv                                                                                                                      | xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/packet_req                                                                |                5 |             20 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/misc_ins/n0023_inv                                                                                                                      | xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/rdrq_req                                                               |                5 |             20 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/compl_last_compl_done_AND_100_o                                        |                8 |             20 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/misc_ins/n0021_inv                                                                                                                      | xillybus_interface_0/xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv                                                           |                5 |             20 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_k7_misc_ins/_n0074_inv                                                                                                             |                                                                                                                                              |                4 |             20 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0210_inv                                                                                                            | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                          |                4 |             20 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/_n0910_inv1                                                                                                                 |                                                                                                                                              |                3 |             22 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/sel                                                                        | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt[0]_i_1__0_n_0  |                6 |             22 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/sel                                                                        | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/converge_cnt[0]_i_1__10_n_0 |                6 |             22 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/sel                                                                        | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/converge_cnt[0]_i_1__12_n_0 |                6 |             22 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/sel                                                                        | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt[0]_i_1__2_n_0  |                6 |             22 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/sel                                                                        | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/converge_cnt[0]_i_1__14_n_0 |                6 |             22 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/sel                                                                        | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/converge_cnt[0]_i_1__8_n_0  |                6 |             22 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/sel                                                                        | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt[0]_i_1__6_n_0  |                6 |             22 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/sel                                                                        | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt[0]_i_1__4_n_0  |                6 |             22 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/middle_valid_middle_flush_AND_26_o                                                                                       |                                                                                                                                              |                4 |             22 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0446_inv                                                                                                                  |                                                                                                                                              |                8 |             24 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0425_inv                                                                                                                  |                                                                                                                                              |                6 |             25 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/_n1308_inv1                                                                                                                 |                                                                                                                                              |                4 |             26 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/misc_ins/GND_7_o_GND_7_o_equal_6_o                                                       |                7 |             26 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0206_inv                                                                                                            | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                          |                6 |             26 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                              |               15 |             28 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                              |               13 |             28 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/Mmux_req_state[2]_GND_20_o_wide_mux_79_OUT11                                                                                |                                                                                                                                              |                6 |             28 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/packet_rx_axi_tlp_64_ins/state_FSM_FFd2-In1                                                                                             |                                                                                                                                              |                5 |             30 |
|  clk_wiz/inst/clk_out4                                                                                   | xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                        | xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                 |                7 |             30 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                          | xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                   |                6 |             30 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0230_inv                                                                                                            | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                          |                6 |             32 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0218_inv                                                                                                            | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                          |                8 |             32 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0214_inv                                                                                                            | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                          |                5 |             32 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/sample_en_3                                                                                                                 |                                                                                                                                              |               11 |             32 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/sample_en_2                                                                                                                 |                                                                                                                                              |                8 |             32 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/sample_en_1                                                                                                                 |                                                                                                                                              |               11 |             32 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/sample_en_0                                                                                                                 |                                                                                                                                              |                7 |             32 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tvalid                                                          |                                                                                                                                              |                8 |             32 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/idt_ins/idt_rden_firstword_OR_122_o                                                                                                     |                                                                                                                                              |               19 |             37 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0162_inv                                                                                                               |                                                                                                                                              |               11 |             37 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/packet_rx_axi_tlp_64_ins/_n0301_inv                                                                                                     |                                                                                                                                              |               10 |             37 |
|  clk_wiz/inst/clk_out4                                                                                   |                                                                                                                                                                                             | xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                       |                9 |             40 |
|  clk_wiz/inst/clk_out4                                                                                   |                                                                                                                                                                                             | xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                 |               10 |             40 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                   |               11 |             40 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                     |               11 |             40 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/messages_ins/wr_en_0                                                                                                                    |                                                                                                                                              |                6 |             44 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/messages_ins/wr_en_1                                                                                                                    |                                                                                                                                              |                6 |             44 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/do_req                                                                                                                   |                                                                                                                                              |               18 |             48 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 |                                                                                                                                                                                             |                                                                                                                                              |               21 |             53 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/packet_rden_w                                                                                                                           |                                                                                                                                              |               23 |             64 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/will_fetch_data                                                                                                          |                                                                                                                                              |               21 |             64 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_fifo_ins/fetch_data                                                                                                 |                                                                                                                                              |               24 |             64 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_fifo_ins/fetch_data                                                                                                 |                                                                                                                                              |               22 |             64 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/messages_ins/rd_en                                                                                                                      |                                                                                                                                              |               13 |             65 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/packet_tx_axi_tlp_64_ins/_n0199_inv                                                                                                     |                                                                                                                                              |               38 |             65 |
|  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk |                                                                                                                                                                                             |                                                                                                                                              |               32 |             72 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/middle_valid_packet_req_AND_29_o                                                                                         |                                                                                                                                              |               19 |             72 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_fifo_ins/wr_en_0                                                                                                    |                                                                                                                                              |               22 |             86 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/write_ctrl1                                                                                                              |                                                                                                                                              |               22 |             86 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/write_ctrl2                                                                                                              |                                                                                                                                              |               22 |             86 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/write_ctrl3                                                                                                              |                                                                                                                                              |               22 |             86 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/write_ctrl1                                                                                                                             |                                                                                                                                              |               22 |             86 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/write_ctrl2                                                                                                                             |                                                                                                                                              |               22 |             86 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/write_ctrl3                                                                                                                             |                                                                                                                                              |               22 |             86 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/write_ctrl                                                                                                                              |                                                                                                                                              |               22 |             86 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/write_ctrl                                                                                                               |                                                                                                                                              |               22 |             86 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/packet_tx_axi_tlp_64_ins/update                                                                                                         |                                                                                                                                              |               30 |             94 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_rst_n_w_inv                                                                          |               50 |             97 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/_n0470_inv                                                                                                            |                                                                                                                                              |               27 |            105 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                | xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/update_absorber_data                                                                                                        |                                                                                                                                              |               36 |            128 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2            |               39 |            144 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/SS[0]                        |               40 |            165 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out                                                               |               41 |            179 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |                                                                                                                                                                                             |                                                                                                                                              |              179 |            552 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int                                                       |              133 |            590 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in                                    |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                |              235 |            692 |
|  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 |                                                                                                                                                                                             | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                    |              407 |           1137 |
+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    73 |
| 2      |                    21 |
| 3      |                    16 |
| 4      |                    17 |
| 5      |                    21 |
| 6      |                    22 |
| 7      |                     9 |
| 8      |                    41 |
| 9      |                     3 |
| 10     |                     2 |
| 11     |                     2 |
| 12     |                    11 |
| 13     |                     5 |
| 15     |                     1 |
| 16+    |                    91 |
+--------+-----------------------+


