Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 04:54:59 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_75/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.087        0.000                      0                 1443        0.005        0.000                      0                 1443        2.188        0.000                       0                  1423  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.463}        4.926           203.004         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.087        0.000                      0                 1443        0.005        0.000                      0                 1443        2.188        0.000                       0                  1423  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 genblk1[63].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.463ns period=4.926ns})
  Destination:            reg_out/reg_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.463ns period=4.926ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.926ns  (vclock rise@4.926ns - vclock rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 2.195ns (46.842%)  route 2.491ns (53.158%))
  Logic Levels:           18  (CARRY8=10 LUT2=8)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.365ns = ( 6.291 - 4.926 ) 
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.824ns (routing 0.001ns, distribution 0.823ns)
  Clock Net Delay (Destination): 0.709ns (routing 0.001ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1422, routed)        0.824     1.770    genblk1[63].reg_in/clk_IBUF_BUFG
    SLICE_X124Y495       FDRE                                         r  genblk1[63].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y495       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.849 r  genblk1[63].reg_in/reg_out_reg[0]/Q
                         net (fo=6, routed)           0.130     1.979    conv/mul44/reg_out[0]_i_832[0]
    SLICE_X124Y495       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     2.212 r  conv/mul44/z__0_carry/O[5]
                         net (fo=2, routed)           0.383     2.595    conv/add000085/tmp00[44]_11[4]
    SLICE_X120Y494       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     2.631 r  conv/add000085/reg_out[0]_i_879/O
                         net (fo=1, routed)           0.009     2.640    conv/add000085/reg_out[0]_i_879_n_0
    SLICE_X120Y494       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     2.820 r  conv/add000085/reg_out_reg[0]_i_824/O[5]
                         net (fo=2, routed)           0.245     3.065    conv/add000085/reg_out_reg[0]_i_824_n_10
    SLICE_X121Y495       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     3.188 r  conv/add000085/reg_out[0]_i_826/O
                         net (fo=1, routed)           0.016     3.204    conv/add000085/reg_out[0]_i_826_n_0
    SLICE_X121Y495       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.321 r  conv/add000085/reg_out_reg[0]_i_725/CO[7]
                         net (fo=1, routed)           0.026     3.347    conv/add000085/reg_out_reg[0]_i_725_n_0
    SLICE_X121Y496       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.403 r  conv/add000085/reg_out_reg[21]_i_185/O[0]
                         net (fo=1, routed)           0.370     3.773    conv/add000085/reg_out_reg[21]_i_185_n_15
    SLICE_X122Y495       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.823 r  conv/add000085/reg_out[21]_i_134/O
                         net (fo=1, routed)           0.009     3.832    conv/add000085/reg_out[21]_i_134_n_0
    SLICE_X122Y495       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.094     3.926 r  conv/add000085/reg_out_reg[21]_i_104/O[1]
                         net (fo=1, routed)           0.244     4.170    conv/add000085/reg_out_reg[21]_i_104_n_14
    SLICE_X125Y495       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     4.259 r  conv/add000085/reg_out[21]_i_75/O
                         net (fo=1, routed)           0.016     4.275    conv/add000085/reg_out[21]_i_75_n_0
    SLICE_X125Y495       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     4.512 r  conv/add000085/reg_out_reg[21]_i_40/O[5]
                         net (fo=2, routed)           0.199     4.711    conv/add000085/reg_out_reg[21]_i_40_n_10
    SLICE_X125Y498       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     4.834 r  conv/add000085/reg_out[21]_i_43/O
                         net (fo=1, routed)           0.022     4.856    conv/add000085/reg_out[21]_i_43_n_0
    SLICE_X125Y498       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.131     4.987 r  conv/add000085/reg_out_reg[21]_i_29/O[6]
                         net (fo=1, routed)           0.175     5.162    conv/add000085/reg_out_reg[21]_i_29_n_9
    SLICE_X124Y499       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     5.252 r  conv/add000085/reg_out[16]_i_11/O
                         net (fo=1, routed)           0.010     5.262    conv/add000085/reg_out[16]_i_11_n_0
    SLICE_X124Y499       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.377 r  conv/add000085/reg_out_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.403    conv/add000085/reg_out_reg[16]_i_2_n_0
    SLICE_X124Y500       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.479 r  conv/add000085/reg_out_reg[21]_i_3/O[1]
                         net (fo=2, routed)           0.181     5.660    conv/add000085/reg_out_reg[21]_i_3_n_14
    SLICE_X123Y500       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     5.750 r  conv/add000085/reg_out[21]_i_8/O
                         net (fo=1, routed)           0.013     5.763    conv/add000085/reg_out[21]_i_8_n_0
    SLICE_X123Y500       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     6.003 r  conv/add000085/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, routed)           0.174     6.177    reg_out/a[21]
    SLICE_X124Y501       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     6.213 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, routed)          0.243     6.456    reg_out/reg_out[21]_i_1_n_0
    SLICE_X123Y501       FDRE                                         r  reg_out/reg_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.926     4.926 r  
    AP13                                              0.000     4.926 r  clk (IN)
                         net (fo=0)                   0.000     4.926    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.271    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.558    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.582 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1422, routed)        0.709     6.291    reg_out/clk_IBUF_BUFG
    SLICE_X123Y501       FDRE                                         r  reg_out/reg_out_reg[10]/C
                         clock pessimism              0.362     6.652    
                         clock uncertainty           -0.035     6.617    
    SLICE_X123Y501       FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.074     6.543    reg_out/reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                          6.543    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  0.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 demux/genblk1[25].z_reg[25][3]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.463ns period=4.926ns})
  Destination:            genblk1[25].reg_in/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.463ns period=4.926ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.060ns (35.928%)  route 0.107ns (64.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Net Delay (Source):      0.690ns (routing 0.001ns, distribution 0.689ns)
  Clock Net Delay (Destination): 0.807ns (routing 0.001ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1422, routed)        0.690     1.346    demux/clk_IBUF_BUFG
    SLICE_X130Y510       FDRE                                         r  demux/genblk1[25].z_reg[25][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y510       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.406 r  demux/genblk1[25].z_reg[25][3]/Q
                         net (fo=1, routed)           0.107     1.513    genblk1[25].reg_in/D[3]
    SLICE_X128Y511       FDRE                                         r  genblk1[25].reg_in/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1422, routed)        0.807     1.753    genblk1[25].reg_in/clk_IBUF_BUFG
    SLICE_X128Y511       FDRE                                         r  genblk1[25].reg_in/reg_out_reg[3]/C
                         clock pessimism             -0.308     1.446    
    SLICE_X128Y511       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.508    genblk1[25].reg_in/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.005    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.463 }
Period(ns):         4.926
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.926       3.636      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.463       2.188      SLICE_X129Y515  demux/genblk1[96].z_reg[96][6]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.463       2.188      SLICE_X130Y512  demux/genblk1[124].z_reg[124][5]/C



