// Seed: 1188836120
module module_0 (
    input supply0 id_0
);
  always id_2 = id_0;
  assign id_2 = 1'b0 - id_0;
  assign id_2 = id_0;
  supply1 id_3;
  always id_2 = 1'd0;
  assign id_3 = 1 - id_2;
  assign module_1.type_0 = 0;
  wire id_4;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    output logic id_2,
    output supply1 id_3,
    output supply1 id_4,
    input uwire id_5,
    input tri id_6,
    input tri1 id_7,
    input supply1 id_8,
    input tri0 id_9,
    input tri1 id_10,
    input uwire id_11
);
  assign id_2 = 1;
  module_0 modCall_1 (id_10);
  always begin : LABEL_0
    if (1) id_2 <= 1;
  end
endmodule
