# //  ModelSim SE-64 2021.3 Jul 13 2021 Linux 3.10.0-1160.88.1.el7.x86_64
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
pwd
# /home/lucas.damo/Documents/FSD/tRAB-3/MaterialApoio
ls
# comp.vhd
# modelsim.ini
# README.md
# sim.do
# tb.vhd
# tp3.vhd
# transcript
# vsim.wlf
# wave.do
do sim.do
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 11:59:39 on Jun 01,2023
# vcom -reportprogress 300 -work work comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity compara_dado
# -- Compiling architecture a1 of compara_dado
# End time: 11:59:40 on Jun 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 11:59:40 on Jun 01,2023
# vcom -reportprogress 300 -work work tp3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity tp3
# -- Compiling architecture tp3 of tp3
# End time: 11:59:40 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 11:59:40 on Jun 01,2023
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading package NUMERIC_STD
# -- Loading entity tp3
# End time: 11:59:40 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 11:59:40 on Jun 01,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.tb(tb)#1
# Loading work.tp3(tp3)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/dout has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/alarme has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/numero(1 downto 0) has no driver.
# This port will contribute value (2'hX) to the signal network.
# 1
# 1
# End time: 11:59:57 on Jun 01,2023, Elapsed time: 0:00:17
# Errors: 0, Warnings: 3
