verilog work "AndGate.v"
verilog work "Sample.v"
