

================================================================
== Vitis HLS Report for 'dfm'
================================================================
* Date:           Tue Sep  2 16:52:28 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_111_1   |        ?|        ?|         ?|          -|          -|     4|        no|
        | + VITIS_LOOP_121_3  |        ?|        ?|         2|          -|          -|     ?|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 17 18 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 2 
17 --> 18 
18 --> 19 20 
19 --> 20 18 
20 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 21 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%Dlen_0 = alloca i32 1"   --->   Operation 22 'alloca' 'Dlen_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%K_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %K"   --->   Operation 23 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B"   --->   Operation 24 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%K_cast1 = zext i30 %K_read"   --->   Operation 25 'zext' 'K_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dbuf, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem6, void @empty_14, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_37, void @empty_27, void @empty_28, i32 16, i32 16, i32 16, i32 16, void @empty_28, void @empty_28, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln111 = store i32 0, i32 %Dlen_0" [src/spmm_device_fpga.cpp:111]   --->   Operation 28 'store' 'store_ln111' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln111 = store i3 0, i3 %i" [src/spmm_device_fpga.cpp:111]   --->   Operation 29 'store' 'store_ln111' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln111 = br void %for.body" [src/spmm_device_fpga.cpp:111]   --->   Operation 30 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.63>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_15 = load i3 %i" [src/spmm_device_fpga.cpp:111]   --->   Operation 31 'load' 'i_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.49ns)   --->   "%icmp_ln111 = icmp_eq  i3 %i_15, i3 4" [src/spmm_device_fpga.cpp:111]   --->   Operation 32 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.57ns)   --->   "%add_ln111 = add i3 %i_15, i3 1" [src/spmm_device_fpga.cpp:111]   --->   Operation 34 'add' 'add_ln111' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %for.body.split, void %for.end40" [src/spmm_device_fpga.cpp:111]   --->   Operation 35 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i3 %i_15" [src/spmm_device_fpga.cpp:111]   --->   Operation 36 'zext' 'zext_ln111' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tile_ref_addr = getelementptr i1 %tile_ref, i64 0, i64 %zext_ln111" [src/spmm_device_fpga.cpp:113]   --->   Operation 37 'getelementptr' 'tile_ref_addr' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (0.63ns)   --->   "%tile_ref_load = load i2 %tile_ref_addr" [src/spmm_device_fpga.cpp:113]   --->   Operation 38 'load' 'tile_ref_load' <Predicate = (!icmp_ln111)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.32>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%Dlen_0_load = load i32 %Dlen_0" [src/spmm_device_fpga.cpp:111]   --->   Operation 40 'load' 'Dlen_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i32 %Dlen_0_load" [src/spmm_device_fpga.cpp:111]   --->   Operation 41 'trunc' 'trunc_ln111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln112 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_28" [src/spmm_device_fpga.cpp:112]   --->   Operation 42 'specpipeline' 'specpipeline_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [src/spmm_device_fpga.cpp:111]   --->   Operation 43 'specloopname' 'specloopname_ln111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/2] (0.63ns)   --->   "%tile_ref_load = load i2 %tile_ref_addr" [src/spmm_device_fpga.cpp:113]   --->   Operation 44 'load' 'tile_ref_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tile_y_addr = getelementptr i32 %tile_y, i64 0, i64 %zext_ln111" [src/spmm_device_fpga.cpp:111]   --->   Operation 45 'getelementptr' 'tile_y_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %tile_ref_load, void %VITIS_LOOP_114_2, void %VITIS_LOOP_121_3" [src/spmm_device_fpga.cpp:113]   --->   Operation 46 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (0.69ns)   --->   "%tile_y_load = load i2 %tile_y_addr" [src/spmm_device_fpga.cpp:111]   --->   Operation 47 'load' 'tile_y_load' <Predicate = (!tile_ref_load)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tile_to_dbuf_begin_addr12 = getelementptr i16 %tile_to_dbuf_begin, i64 0, i64 %zext_ln111" [src/spmm_device_fpga.cpp:118]   --->   Operation 48 'getelementptr' 'tile_to_dbuf_begin_addr12' <Predicate = (!tile_ref_load)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.68ns)   --->   "%store_ln118 = store i16 %trunc_ln111, i2 %tile_to_dbuf_begin_addr12" [src/spmm_device_fpga.cpp:118]   --->   Operation 49 'store' 'store_ln118' <Predicate = (!tile_ref_load)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 50 [1/1] (0.88ns)   --->   "%add_ln119 = add i32 %Dlen_0_load, i32 %K_cast1" [src/spmm_device_fpga.cpp:119]   --->   Operation 50 'add' 'add_ln119' <Predicate = (!tile_ref_load)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln120 = store i32 %add_ln119, i32 %Dlen_0" [src/spmm_device_fpga.cpp:120]   --->   Operation 51 'store' 'store_ln120' <Predicate = (!tile_ref_load)> <Delay = 0.38>
ST_3 : Operation 52 [1/1] (0.49ns)   --->   "%icmp_ln121 = icmp_eq  i3 %i_15, i3 0" [src/spmm_device_fpga.cpp:121]   --->   Operation 52 'icmp' 'icmp_ln121' <Predicate = (tile_ref_load)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %for.body20.lr.ph, void %for.cond.cleanup19" [src/spmm_device_fpga.cpp:121]   --->   Operation 53 'br' 'br_ln121' <Predicate = (tile_ref_load)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (0.69ns)   --->   "%tile_y_load_1 = load i2 %tile_y_addr" [src/spmm_device_fpga.cpp:111]   --->   Operation 54 'load' 'tile_y_load_1' <Predicate = (tile_ref_load & !icmp_ln121)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 0.69>
ST_4 : Operation 55 [1/2] (0.69ns)   --->   "%tile_y_load = load i2 %tile_y_addr" [src/spmm_device_fpga.cpp:111]   --->   Operation 55 'load' 'tile_y_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4> <RAM>

State 5 <SV = 4> <Delay = 2.29>
ST_5 : Operation 56 [2/2] (2.29ns)   --->   "%mul = mul i32 %tile_y_load, i32 %K_cast1" [src/spmm_device_fpga.cpp:111]   --->   Operation 56 'mul' 'mul' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.29>
ST_6 : Operation 57 [1/2] (2.29ns)   --->   "%mul = mul i32 %tile_y_load, i32 %K_cast1" [src/spmm_device_fpga.cpp:111]   --->   Operation 57 'mul' 'mul' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.14>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %mul, i2 0" [src/spmm_device_fpga.cpp:114]   --->   Operation 58 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i34 %shl_ln" [src/spmm_device_fpga.cpp:114]   --->   Operation 59 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (1.14ns)   --->   "%add_ln114 = add i64 %zext_ln114, i64 %B_read" [src/spmm_device_fpga.cpp:114]   --->   Operation 60 'add' 'add_ln114' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln114, i32 2, i32 63" [src/spmm_device_fpga.cpp:114]   --->   Operation 61 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln114 = sext i62 %trunc_ln" [src/spmm_device_fpga.cpp:114]   --->   Operation 62 'sext' 'sext_ln114' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%gmem6_addr = getelementptr i32 %gmem6, i64 %sext_ln114" [src/spmm_device_fpga.cpp:114]   --->   Operation 63 'getelementptr' 'gmem6_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [7/7] (2.92ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast1" [src/spmm_device_fpga.cpp:114]   --->   Operation 64 'readreq' 'empty_51' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 65 [6/7] (2.92ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast1" [src/spmm_device_fpga.cpp:114]   --->   Operation 65 'readreq' 'empty_51' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 66 [5/7] (2.92ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast1" [src/spmm_device_fpga.cpp:114]   --->   Operation 66 'readreq' 'empty_51' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 67 [4/7] (2.92ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast1" [src/spmm_device_fpga.cpp:114]   --->   Operation 67 'readreq' 'empty_51' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 68 [3/7] (2.92ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast1" [src/spmm_device_fpga.cpp:114]   --->   Operation 68 'readreq' 'empty_51' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 69 [2/7] (2.92ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast1" [src/spmm_device_fpga.cpp:114]   --->   Operation 69 'readreq' 'empty_51' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.92>
ST_14 : Operation 70 [1/7] (2.92ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast1" [src/spmm_device_fpga.cpp:114]   --->   Operation 70 'readreq' 'empty_51' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 1.22>
ST_15 : Operation 71 [2/2] (1.22ns)   --->   "%call_ln114 = call void @dfm_Pipeline_VITIS_LOOP_114_2, i32 %gmem6, i62 %trunc_ln, i30 %K_read, i16 %trunc_ln111, i32 %Dbuf" [src/spmm_device_fpga.cpp:114]   --->   Operation 71 'call' 'call_ln114' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.38>
ST_16 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln114 = call void @dfm_Pipeline_VITIS_LOOP_114_2, i32 %gmem6, i62 %trunc_ln, i30 %K_read, i16 %trunc_ln111, i32 %Dbuf" [src/spmm_device_fpga.cpp:114]   --->   Operation 72 'call' 'call_ln114' <Predicate = (!tile_ref_load)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln120 = br void %for.inc37" [src/spmm_device_fpga.cpp:120]   --->   Operation 73 'br' 'br_ln120' <Predicate = (!tile_ref_load)> <Delay = 0.00>
ST_16 : Operation 74 [1/1] (0.38ns)   --->   "%store_ln111 = store i3 %add_ln111, i3 %i" [src/spmm_device_fpga.cpp:111]   --->   Operation 74 'store' 'store_ln111' <Predicate = true> <Delay = 0.38>
ST_16 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln111 = br void %for.body" [src/spmm_device_fpga.cpp:111]   --->   Operation 75 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>

State 17 <SV = 3> <Delay = 0.69>
ST_17 : Operation 76 [1/2] (0.69ns)   --->   "%tile_y_load_1 = load i2 %tile_y_addr" [src/spmm_device_fpga.cpp:111]   --->   Operation 76 'load' 'tile_y_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4> <RAM>
ST_17 : Operation 77 [1/1] (0.38ns)   --->   "%br_ln121 = br void %for.body20" [src/spmm_device_fpga.cpp:121]   --->   Operation 77 'br' 'br_ln121' <Predicate = true> <Delay = 0.38>

State 18 <SV = 4> <Delay = 0.69>
ST_18 : Operation 78 [1/1] (0.00ns)   --->   "%j_5 = phi i2 0, void %for.body20.lr.ph, i2 %add_ln121, void %for.inc33" [src/spmm_device_fpga.cpp:121]   --->   Operation 78 'phi' 'j_5' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_18 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i2 %j_5" [src/spmm_device_fpga.cpp:121]   --->   Operation 79 'zext' 'zext_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_18 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln121_1 = zext i2 %j_5" [src/spmm_device_fpga.cpp:121]   --->   Operation 80 'zext' 'zext_ln121_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_18 : Operation 81 [1/1] (0.49ns)   --->   "%icmp_ln121_1 = icmp_ult  i3 %zext_ln121_1, i3 %i_15" [src/spmm_device_fpga.cpp:121]   --->   Operation 81 'icmp' 'icmp_ln121_1' <Predicate = (!icmp_ln121)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 82 [1/1] (0.43ns)   --->   "%add_ln121 = add i2 %j_5, i2 1" [src/spmm_device_fpga.cpp:121]   --->   Operation 82 'add' 'add_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121_1, void %for.cond.cleanup19.loopexit, void %for.body20.split" [src/spmm_device_fpga.cpp:121]   --->   Operation 83 'br' 'br_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_18 : Operation 84 [1/1] (0.00ns)   --->   "%tile_y_addr_1 = getelementptr i32 %tile_y, i64 0, i64 %zext_ln121" [src/spmm_device_fpga.cpp:122]   --->   Operation 84 'getelementptr' 'tile_y_addr_1' <Predicate = (!icmp_ln121 & icmp_ln121_1)> <Delay = 0.00>
ST_18 : Operation 85 [2/2] (0.69ns)   --->   "%tile_y_load_2 = load i2 %tile_y_addr_1" [src/spmm_device_fpga.cpp:122]   --->   Operation 85 'load' 'tile_y_load_2' <Predicate = (!icmp_ln121 & icmp_ln121_1)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4> <RAM>
ST_18 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond.cleanup19"   --->   Operation 86 'br' 'br_ln0' <Predicate = (!icmp_ln121 & !icmp_ln121_1)> <Delay = 0.00>
ST_18 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln121 = br void %for.end35" [src/spmm_device_fpga.cpp:121]   --->   Operation 87 'br' 'br_ln121' <Predicate = (!icmp_ln121_1) | (icmp_ln121)> <Delay = 0.00>

State 19 <SV = 5> <Delay = 1.55>
ST_19 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/spmm_device_fpga.cpp:121]   --->   Operation 88 'specloopname' 'specloopname_ln121' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 89 [1/2] (0.69ns)   --->   "%tile_y_load_2 = load i2 %tile_y_addr_1" [src/spmm_device_fpga.cpp:122]   --->   Operation 89 'load' 'tile_y_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4> <RAM>
ST_19 : Operation 90 [1/1] (0.85ns)   --->   "%icmp_ln122 = icmp_eq  i32 %tile_y_load_2, i32 %tile_y_load_1" [src/spmm_device_fpga.cpp:122]   --->   Operation 90 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %for.inc33, void %if.then28" [src/spmm_device_fpga.cpp:122]   --->   Operation 91 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln121 = br void %for.body20" [src/spmm_device_fpga.cpp:121]   --->   Operation 92 'br' 'br_ln121' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "%tile_to_dbuf_begin_addr = getelementptr i16 %tile_to_dbuf_begin, i64 0, i64 %zext_ln121" [src/spmm_device_fpga.cpp:122]   --->   Operation 93 'getelementptr' 'tile_to_dbuf_begin_addr' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_19 : Operation 94 [2/2] (0.68ns)   --->   "%tile_to_dbuf_begin_load = load i2 %tile_to_dbuf_begin_addr" [src/spmm_device_fpga.cpp:122]   --->   Operation 94 'load' 'tile_to_dbuf_begin_load' <Predicate = (icmp_ln122)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 20 <SV = 6> <Delay = 1.36>
ST_20 : Operation 95 [1/2] (0.68ns)   --->   "%tile_to_dbuf_begin_load = load i2 %tile_to_dbuf_begin_addr" [src/spmm_device_fpga.cpp:122]   --->   Operation 95 'load' 'tile_to_dbuf_begin_load' <Predicate = (!icmp_ln121 & icmp_ln121_1)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 96 [1/1] (0.00ns)   --->   "%tile_to_dbuf_begin_addr_5 = getelementptr i16 %tile_to_dbuf_begin, i64 0, i64 %zext_ln111" [src/spmm_device_fpga.cpp:122]   --->   Operation 96 'getelementptr' 'tile_to_dbuf_begin_addr_5' <Predicate = (!icmp_ln121 & icmp_ln121_1)> <Delay = 0.00>
ST_20 : Operation 97 [1/1] (0.68ns)   --->   "%store_ln122 = store i16 %tile_to_dbuf_begin_load, i2 %tile_to_dbuf_begin_addr_5" [src/spmm_device_fpga.cpp:122]   --->   Operation 97 'store' 'store_ln122' <Predicate = (!icmp_ln121 & icmp_ln121_1)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_20 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln122 = br void %for.end35" [src/spmm_device_fpga.cpp:122]   --->   Operation 98 'br' 'br_ln122' <Predicate = (!icmp_ln121 & icmp_ln121_1)> <Delay = 0.00>
ST_20 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc37"   --->   Operation 99 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('Dlen_0') [9]  (0 ns)
	'store' operation ('store_ln111', src/spmm_device_fpga.cpp:111) of constant 0 on local variable 'Dlen_0' [15]  (0.387 ns)

 <State 2>: 0.639ns
The critical path consists of the following:
	'load' operation ('i', src/spmm_device_fpga.cpp:111) on local variable 'i' [19]  (0 ns)
	'getelementptr' operation ('tile_ref_addr', src/spmm_device_fpga.cpp:113) [30]  (0 ns)
	'load' operation ('tile_ref_load', src/spmm_device_fpga.cpp:113) on array 'tile_ref' [31]  (0.639 ns)

 <State 3>: 1.32ns
The critical path consists of the following:
	'load' operation ('Dlen_0_load', src/spmm_device_fpga.cpp:111) on local variable 'Dlen_0' [25]  (0 ns)
	'add' operation ('add_ln119', src/spmm_device_fpga.cpp:119) [47]  (0.88 ns)
	'store' operation ('store_ln120', src/spmm_device_fpga.cpp:120) of variable 'add_ln119', src/spmm_device_fpga.cpp:119 on local variable 'Dlen_0' [48]  (0.387 ns)
	blocking operation 0.055 ns on control path)

 <State 4>: 0.699ns
The critical path consists of the following:
	'load' operation ('tile_y_load', src/spmm_device_fpga.cpp:111) on array 'tile_y' [35]  (0.699 ns)

 <State 5>: 2.29ns
The critical path consists of the following:
	'mul' operation ('mul', src/spmm_device_fpga.cpp:111) [36]  (2.29 ns)

 <State 6>: 2.29ns
The critical path consists of the following:
	'mul' operation ('mul', src/spmm_device_fpga.cpp:111) [36]  (2.29 ns)

 <State 7>: 1.15ns
The critical path consists of the following:
	'add' operation ('add_ln114', src/spmm_device_fpga.cpp:114) [39]  (1.15 ns)

 <State 8>: 2.92ns
The critical path consists of the following:
	'getelementptr' operation ('gmem6_addr', src/spmm_device_fpga.cpp:114) [42]  (0 ns)
	bus request operation ('empty_51', src/spmm_device_fpga.cpp:114) on port 'gmem6' (src/spmm_device_fpga.cpp:114) [43]  (2.92 ns)

 <State 9>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_51', src/spmm_device_fpga.cpp:114) on port 'gmem6' (src/spmm_device_fpga.cpp:114) [43]  (2.92 ns)

 <State 10>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_51', src/spmm_device_fpga.cpp:114) on port 'gmem6' (src/spmm_device_fpga.cpp:114) [43]  (2.92 ns)

 <State 11>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_51', src/spmm_device_fpga.cpp:114) on port 'gmem6' (src/spmm_device_fpga.cpp:114) [43]  (2.92 ns)

 <State 12>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_51', src/spmm_device_fpga.cpp:114) on port 'gmem6' (src/spmm_device_fpga.cpp:114) [43]  (2.92 ns)

 <State 13>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_51', src/spmm_device_fpga.cpp:114) on port 'gmem6' (src/spmm_device_fpga.cpp:114) [43]  (2.92 ns)

 <State 14>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_51', src/spmm_device_fpga.cpp:114) on port 'gmem6' (src/spmm_device_fpga.cpp:114) [43]  (2.92 ns)

 <State 15>: 1.22ns
The critical path consists of the following:
	'call' operation ('call_ln114', src/spmm_device_fpga.cpp:114) to 'dfm_Pipeline_VITIS_LOOP_114_2' [44]  (1.22 ns)

 <State 16>: 0.387ns
The critical path consists of the following:
	'store' operation ('store_ln111', src/spmm_device_fpga.cpp:111) of variable 'add_ln111', src/spmm_device_fpga.cpp:111 on local variable 'i' [84]  (0.387 ns)

 <State 17>: 0.699ns
The critical path consists of the following:
	'load' operation ('tile_y_load_1', src/spmm_device_fpga.cpp:111) on array 'tile_y' [54]  (0.699 ns)

 <State 18>: 0.699ns
The critical path consists of the following:
	'phi' operation ('j', src/spmm_device_fpga.cpp:121) with incoming values : ('add_ln121', src/spmm_device_fpga.cpp:121) [57]  (0 ns)
	'getelementptr' operation ('tile_y_addr_1', src/spmm_device_fpga.cpp:122) [65]  (0 ns)
	'load' operation ('tile_y_load_2', src/spmm_device_fpga.cpp:122) on array 'tile_y' [66]  (0.699 ns)

 <State 19>: 1.56ns
The critical path consists of the following:
	'load' operation ('tile_y_load_2', src/spmm_device_fpga.cpp:122) on array 'tile_y' [66]  (0.699 ns)
	'icmp' operation ('icmp_ln122', src/spmm_device_fpga.cpp:122) [67]  (0.859 ns)

 <State 20>: 1.37ns
The critical path consists of the following:
	'load' operation ('tile_to_dbuf_begin_load', src/spmm_device_fpga.cpp:122) on array 'tile_to_dbuf_begin' [73]  (0.683 ns)
	'store' operation ('store_ln122', src/spmm_device_fpga.cpp:122) of variable 'tile_to_dbuf_begin_load', src/spmm_device_fpga.cpp:122 on array 'tile_to_dbuf_begin' [75]  (0.683 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
