// Seed: 2311965438
module module_0 (
    input wor id_0,
    input wor id_1,
    input supply0 id_2,
    input supply1 id_3,
    output tri1 id_4
);
  assign module_1.id_4 = 0;
  wire id_6 = id_6;
  wire id_7;
endmodule
module module_0 (
    input  supply0 id_0,
    output logic   id_1,
    input  supply1 module_1,
    input  logic   id_3,
    output logic   id_4
);
  always @(negedge 1) begin : LABEL_0
    id_1 <= id_0 ? id_3 : 1;
    id_4 <= 1;
    #(id_0 - 1);
    disable id_6;
    wait (0);
  end
  tri id_7 = id_0;
  module_0 modCall_1 (
      id_7,
      id_0,
      id_0,
      id_7,
      id_7
  );
endmodule
