// Seed: 2765592010
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  output id_5;
  input id_4;
  input id_3;
  output id_2;
  output id_1;
  assign id_2 = 1;
  logic id_6;
  logic id_7;
  logic id_8;
  logic id_9, id_10;
  supply0 id_11;
  type_19(
      id_9, 1'b0
  );
  logic id_12 = id_6 != 1;
  assign id_11[1] = 1;
  always @(id_9 or 1 or 1 or 1 or posedge 1) id_10 = 1'h0;
  logic id_13;
endmodule
