Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/Crazyfingers/Documents/Atlys-General/atlys-general/Shiftreg/wrappertest_isim_beh.exe" -prj "C:/Users/Crazyfingers/Documents/Atlys-General/atlys-general/Shiftreg/wrappertest_beh.prj" "work.wrappertest" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Crazyfingers/Documents/Atlys-General/atlys-general/Shiftreg/Source/UART.v" into library work
Analyzing Verilog file "C:/Users/Crazyfingers/Documents/Atlys-General/atlys-general/Shiftreg/Source/DotDriver.v" into library work
Analyzing Verilog file "C:/Users/Crazyfingers/Documents/Atlys-General/atlys-general/Shiftreg/Source/ClockDivider.v" into library work
Analyzing Verilog file "C:/Users/Crazyfingers/Documents/Atlys-General/atlys-general/Shiftreg/MessageHandler.v" into library work
Analyzing Verilog file "C:/Users/Crazyfingers/Documents/Atlys-General/atlys-general/Shiftreg/Source/ClockBaseTop.v" into library work
WARNING:HDLCompiler:751 - "C:/Users/Crazyfingers/Documents/Atlys-General/atlys-general/Shiftreg/Source/ClockBaseTop.v" Line 552: Redeclaration of ansi port colOut is not allowed
WARNING:HDLCompiler:751 - "C:/Users/Crazyfingers/Documents/Atlys-General/atlys-general/Shiftreg/Source/ClockBaseTop.v" Line 553: Redeclaration of ansi port rowOut is not allowed
Analyzing Verilog file "C:/Users/Crazyfingers/Documents/Atlys-General/atlys-general/Shiftreg/Source/CBIOWrapper.v" into library work
Analyzing Verilog file "C:/Users/Crazyfingers/Documents/Atlys-General/atlys-general/Shiftreg/wrappertest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module uart
Compiling module ClockDivider(divval=32'b01100100...
Compiling module ClockDivider(divval=52)
Compiling module MessageHandler
Compiling module DotController
Compiling module ClockBaseTop
Compiling module CBIOWrapper
Compiling module wrappertest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable C:/Users/Crazyfingers/Documents/Atlys-General/atlys-general/Shiftreg/wrappertest_isim_beh.exe
Fuse Memory Usage: 29416 KB
Fuse CPU Usage: 342 ms
