
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035524                       # Number of seconds simulated
sim_ticks                                 35523519432                       # Number of ticks simulated
final_tick                               565087899369                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  59038                       # Simulator instruction rate (inst/s)
host_op_rate                                    74535                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 949833                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890084                       # Number of bytes of host memory used
host_seconds                                 37399.77                       # Real time elapsed on the host
sim_insts                                  2208011926                       # Number of instructions simulated
sim_ops                                    2787604122                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1955072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       724480                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2683008                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       989568                       # Number of bytes written to this memory
system.physmem.bytes_written::total            989568                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15274                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5660                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 20961                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7731                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7731                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36032                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     55035988                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        61255                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     20394376                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                75527652                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36032                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        61255                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              97288                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          27856699                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               27856699                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          27856699                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36032                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     55035988                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        61255                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     20394376                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              103384351                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85188297                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30991181                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25418286                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2016557                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13245747                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12100538                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3165872                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87230                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32042008                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170213956                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30991181                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15266410                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36595378                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10819527                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6549051                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15676895                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806854                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83956811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.491846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.334328                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47361433     56.41%     56.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3649432      4.35%     60.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3200919      3.81%     64.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3440459      4.10%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3024397      3.60%     72.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1581931      1.88%     74.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1027785      1.22%     75.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2702832      3.22%     78.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17967623     21.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83956811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363796                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.998091                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33705435                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6132579                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34813193                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       541680                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8763915                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5079129                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6864                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201903766                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51114                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8763915                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35367800                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2653641                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       798605                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33659088                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2713754                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195084010                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13783                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1689096                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       749690                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          112                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270889722                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909738294                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909738294                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102630458                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33762                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17740                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7226094                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19262604                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10028868                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240187                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3155915                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183981808                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33748                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147848614                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       281589                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61034123                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186501379                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1704                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83956811                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761008                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909885                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29739230     35.42%     35.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17852960     21.26%     56.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11953927     14.24%     70.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7624749      9.08%     80.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7561171      9.01%     89.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4437021      5.28%     94.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3385216      4.03%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       747828      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       654709      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83956811                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082828     69.97%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            43      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        202835     13.11%     83.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       261924     16.92%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121622998     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015260      1.36%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15753712     10.66%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8440622      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147848614                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.735551                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1547630                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010468                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381483254                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245050717                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143689934                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149396244                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       264024                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7050475                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          575                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1062                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2287195                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          578                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8763915                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1886092                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       159634                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184015556                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       315422                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19262604                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10028868                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17726                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        115468                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7053                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1062                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1233903                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127893                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2361796                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145257784                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14804415                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2590826                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            23002713                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20587254                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8198298                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.705138                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143836652                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143689934                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93739359                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261789540                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.686733                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358071                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61596944                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2041963                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75192896                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.628105                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172567                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29885635     39.75%     39.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20449937     27.20%     66.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8377421     11.14%     78.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4291031      5.71%     83.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3683806      4.90%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1812527      2.41%     91.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1993100      2.65%     93.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007923      1.34%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3691516      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75192896                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3691516                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255520244                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376809880                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41332                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1231486                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.851883                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.851883                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.173870                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.173870                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655880111                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197084293                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189348457                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85188297                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32078194                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26174081                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2142403                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13609597                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12640616                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3317897                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94056                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33242908                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             174261462                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32078194                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15958513                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37778810                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11174446                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4853012                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16186318                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       828480                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84889074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.538410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.338688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47110264     55.50%     55.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3103643      3.66%     59.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4631126      5.46%     64.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3219261      3.79%     68.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2253041      2.65%     71.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2201990      2.59%     73.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1336445      1.57%     75.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2847595      3.35%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18185709     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84889074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.376556                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.045603                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34179022                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5091057                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36077875                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       527063                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9014051                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5402265                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     208732430                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1651                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9014051                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36095599                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         504863                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1822147                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34649367                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2803042                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     202528131                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1169298                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       953036                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    284090084                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    942759406                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    942759406                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174861320                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       109228732                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36423                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17439                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8315469                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18567644                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9505571                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       112489                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3181918                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         188727780                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34806                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150763551                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       299650                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62924931                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    192571075                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           66                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84889074                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.776007                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.914892                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30277764     35.67%     35.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16887646     19.89%     55.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12481256     14.70%     70.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8168652      9.62%     79.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8166125      9.62%     89.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3953197      4.66%     94.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3502464      4.13%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       653592      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       798378      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84889074                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         821272     71.29%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162732     14.13%     85.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       168080     14.59%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126120426     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1902532      1.26%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17370      0.01%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14822904      9.83%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7900319      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150763551                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.769768                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1152084                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007642                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    387867908                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    251687917                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146589773                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151915635                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       470865                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7205371                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6342                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          402                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2280234                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9014051                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         263923                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49838                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    188762588                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       655364                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18567644                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9505571                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17436                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         42100                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          402                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1305944                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1164609                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2470553                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147991467                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13849891                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2772082                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21562486                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21031218                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7712595                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.737228                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146652496                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146589773                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94970847                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        269842051                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.720774                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351950                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101669011                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125321422                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63441360                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34740                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2159565                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75875023                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.651682                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.174494                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28964326     38.17%     38.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21753189     28.67%     66.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8215515     10.83%     77.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4602721      6.07%     83.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3911316      5.15%     88.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1749079      2.31%     91.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1677081      2.21%     93.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1138473      1.50%     94.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3863323      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75875023                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101669011                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125321422                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18587607                       # Number of memory references committed
system.switch_cpus1.commit.loads             11362270                       # Number of loads committed
system.switch_cpus1.commit.membars              17370                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18182762                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112821561                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2591999                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3863323                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           260774482                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          386545464                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17743                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 299223                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101669011                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125321422                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101669011                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.837898                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.837898                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.193462                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.193462                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       664658195                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203940647                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      191823068                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34740                       # number of misc regfile writes
system.l2.replacements                          20961                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                          1005399                       # Total number of references to valid blocks.
system.l2.sampled_refs                          37345                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.921917                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           187.096145                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      6.133599                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6312.222485                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.241308                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2235.612735                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5381.262295                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2252.431433                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011419                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000374                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.385267                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000564                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.136451                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.328446                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.137478                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        80235                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        27897                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  108132                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            27766                       # number of Writeback hits
system.l2.Writeback_hits::total                 27766                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        80235                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        27897                       # number of demand (read+write) hits
system.l2.demand_hits::total                   108132                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        80235                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        27897                       # number of overall hits
system.l2.overall_hits::total                  108132                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        15274                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         5660                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 20961                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        15274                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5660                       # number of demand (read+write) misses
system.l2.demand_misses::total                  20961                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        15274                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5660                       # number of overall misses
system.l2.overall_misses::total                 20961                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       449461                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    842607191                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       777940                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    318616129                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1162450721                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       449461                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    842607191                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       777940                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    318616129                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1162450721                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       449461                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    842607191                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       777940                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    318616129                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1162450721                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95509                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33557                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              129093                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        27766                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             27766                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95509                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33557                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               129093                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95509                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33557                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              129093                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.159922                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.168668                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.162371                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.159922                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.168668                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.162371                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.159922                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.168668                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.162371                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44946.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55166.111759                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 45761.176471                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 56292.602297                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 55457.789275                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44946.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55166.111759                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 45761.176471                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 56292.602297                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 55457.789275                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44946.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55166.111759                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 45761.176471                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 56292.602297                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 55457.789275                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7731                       # number of writebacks
system.l2.writebacks::total                      7731                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        15274                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         5660                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            20961                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        15274                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         5660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             20961                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        15274                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         5660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            20961                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       392083                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    754818955                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       679215                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    285893723                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1041783976                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       392083                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    754818955                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       679215                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    285893723                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1041783976                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       392083                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    754818955                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       679215                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    285893723                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1041783976                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.159922                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.168668                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.162371                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.159922                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.168668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.162371                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.159922                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.168668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.162371                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39208.300000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49418.551460                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39953.823529                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 50511.258481                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 49701.062736                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39208.300000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49418.551460                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 39953.823529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 50511.258481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49701.062736                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39208.300000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49418.551460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 39953.823529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 50511.258481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49701.062736                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997544                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015684545                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846699.172727                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997544                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15676884                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15676884                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15676884                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15676884                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15676884                       # number of overall hits
system.cpu0.icache.overall_hits::total       15676884                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       555823                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       555823                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       555823                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       555823                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       555823                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       555823                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15676895                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15676895                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15676895                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15676895                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15676895                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15676895                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 50529.363636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50529.363636                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 50529.363636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50529.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 50529.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50529.363636                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       459461                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       459461                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       459461                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       459461                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       459461                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       459461                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45946.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45946.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45946.100000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45946.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45946.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45946.100000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95509                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191906481                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95765                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2003.931301                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.485978                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.514022                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915961                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084039                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11642235                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11642235                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709455                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709455                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16947                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16947                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19351690                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19351690                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19351690                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19351690                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       353959                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       353959                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           70                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       354029                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        354029                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       354029                       # number of overall misses
system.cpu0.dcache.overall_misses::total       354029                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10075382736                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10075382736                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2625084                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2625084                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10078007820                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10078007820                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10078007820                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10078007820                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11996194                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11996194                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19705719                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19705719                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19705719                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19705719                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029506                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029506                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017966                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017966                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017966                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017966                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28464.829927                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28464.829927                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 37501.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37501.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28466.616633                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28466.616633                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28466.616633                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28466.616633                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18521                       # number of writebacks
system.cpu0.dcache.writebacks::total            18521                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       258450                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       258450                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       258520                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       258520                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       258520                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       258520                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95509                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95509                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95509                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95509                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95509                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95509                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1559956942                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1559956942                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1559956942                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1559956942                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1559956942                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1559956942                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007962                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007962                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004847                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004847                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004847                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004847                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16333.088421                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16333.088421                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16333.088421                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16333.088421                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16333.088421                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16333.088421                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.011646                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1022536864                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2208502.946004                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    16.011646                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025660                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740403                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16186299                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16186299                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16186299                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16186299                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16186299                       # number of overall hits
system.cpu1.icache.overall_hits::total       16186299                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       939774                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       939774                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       939774                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       939774                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       939774                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       939774                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16186318                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16186318                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16186318                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16186318                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16186318                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16186318                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 49461.789474                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49461.789474                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 49461.789474                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49461.789474                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 49461.789474                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49461.789474                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       812941                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       812941                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       812941                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       812941                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       812941                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       812941                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47820.058824                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47820.058824                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 47820.058824                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47820.058824                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 47820.058824                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47820.058824                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33557                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164910810                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33813                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4877.142223                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.011162                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.988838                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902387                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097613                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10544739                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10544739                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7190597                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7190597                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17402                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17402                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17370                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17370                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17735336                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17735336                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17735336                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17735336                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        68114                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        68114                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        68114                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         68114                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        68114                       # number of overall misses
system.cpu1.dcache.overall_misses::total        68114                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1884428045                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1884428045                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1884428045                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1884428045                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1884428045                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1884428045                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10612853                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10612853                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7190597                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7190597                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17370                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17370                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17803450                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17803450                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17803450                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17803450                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006418                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006418                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003826                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003826                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003826                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003826                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27665.796239                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27665.796239                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 27665.796239                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27665.796239                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 27665.796239                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27665.796239                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9245                       # number of writebacks
system.cpu1.dcache.writebacks::total             9245                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        34557                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        34557                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        34557                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        34557                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        34557                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        34557                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33557                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33557                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33557                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33557                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33557                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33557                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    557921157                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    557921157                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    557921157                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    557921157                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    557921157                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    557921157                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003162                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003162                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001885                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001885                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16626.073755                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16626.073755                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16626.073755                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16626.073755                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16626.073755                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16626.073755                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
