#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Aug 30 13:47:46 2022
# Process ID: 19228
# Current directory: D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/vivado_project.runs/synth_1
# Command line: vivado.exe -log top_module_program_counter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module_program_counter.tcl
# Log file: D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/vivado_project.runs/synth_1/top_module_program_counter.vds
# Journal file: D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/vivado_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/Gollo/AppData/Roaming/Xilinx/Vivado/2019.1/Vivado_init.tcl'
Sourcing tcl script 'C:/Users/Gollo/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source top_module_program_counter.tcl -notrace
Command: synth_design -top top_module_program_counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10612 
WARNING: [Synth 8-2611] redeclaration of ansi port pc_op_i is not allowed [D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/design/module_program_counter.sv:32]
WARNING: [Synth 8-1082] pc_op_i was previously declared with a range [D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/design/module_program_counter.sv:32]
WARNING: [Synth 8-976] pc_op_i has already been declared [D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/design/module_program_counter.sv:32]
WARNING: [Synth 8-2654] second declaration of pc_op_i ignored [D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/design/module_program_counter.sv:32]
INFO: [Synth 8-994] pc_op_i is declared here [D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/design/module_program_counter.sv:26]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_o is not allowed [D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/design/module_program_counter.sv:33]
WARNING: [Synth 8-1082] pc_o was previously declared with a range [D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/design/module_program_counter.sv:33]
WARNING: [Synth 8-976] pc_o has already been declared [D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/design/module_program_counter.sv:33]
WARNING: [Synth 8-2654] second declaration of pc_o ignored [D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/design/module_program_counter.sv:33]
INFO: [Synth 8-994] pc_o is declared here [D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/design/module_program_counter.sv:27]
WARNING: [Synth 8-2611] redeclaration of ansi port pcinc_o is not allowed [D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/design/module_program_counter.sv:34]
WARNING: [Synth 8-1082] pcinc_o was previously declared with a range [D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/design/module_program_counter.sv:34]
WARNING: [Synth 8-976] pcinc_o has already been declared [D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/design/module_program_counter.sv:34]
WARNING: [Synth 8-2654] second declaration of pcinc_o ignored [D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/design/module_program_counter.sv:34]
INFO: [Synth 8-994] pcinc_o is declared here [D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/design/module_program_counter.sv:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 706.500 ; gain = 182.582
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module_program_counter' [D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/design/top_module_program_counter.sv:23]
	Parameter W bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'WCLK' [D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/vivado_project.runs/synth_1/.Xil/Vivado-19228-DESKTOP-TV0ASU4/realtime/WCLK_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'WCLK' (1#1) [D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/vivado_project.runs/synth_1/.Xil/Vivado-19228-DESKTOP-TV0ASU4/realtime/WCLK_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'module_clock_divisor' [D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/design/module_clock_divisor.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_clock_divisor' (2#1) [D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/design/module_clock_divisor.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_program_counter' [D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/design/module_program_counter.sv:23]
	Parameter W bound to: 6 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element salida_1_ver_reg was removed.  [D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/design/module_program_counter.sv:57]
WARNING: [Synth 8-6014] Unused sequential element salida_2_ver_reg was removed.  [D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/design/module_program_counter.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'module_program_counter' (3#1) [D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/design/module_program_counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module_program_counter' (4#1) [D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/design/top_module_program_counter.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 745.352 ; gain = 221.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 745.352 ; gain = 221.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 745.352 ; gain = 221.434
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/VIVADO/PROY2/lab02-g03/Ejercicios/Compartido/xci/WCLK/WCLK/WCLK_in_context.xdc] for cell 'clk_10mhz'
Finished Parsing XDC File [d:/VIVADO/PROY2/lab02-g03/Ejercicios/Compartido/xci/WCLK/WCLK/WCLK_in_context.xdc] for cell 'clk_10mhz'
Parsing XDC File [D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/constraints/program_counter.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'from_PLL' completely overrides clock 'clk_10mhz/CLK_10MHZ'.
New: create_generated_clock -name from_PLL -source [get_ports clk] -divide_by 10 [get_pins clk_10mhz/CLK_10MHZ], [D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/constraints/program_counter.xdc:728]
Previous: create_generated_clock -source [get_ports clk] -edges {1 2 3} -edge_shift {0.000 45.000 90.000} [get_pins clk_10mhz/CLK_10MHZ], [d:/VIVADO/PROY2/lab02-g03/Ejercicios/Compartido/xci/WCLK/WCLK/WCLK_in_context.xdc:2]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/constraints/program_counter.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/src/constraints/program_counter.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_program_counter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_program_counter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/vivado_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/vivado_project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 882.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 882.230 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 882.230 ; gain = 358.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 882.230 ; gain = 358.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/VIVADO/PROY2/lab02-g03/Ejercicios/Compartido/xci/WCLK/WCLK/WCLK_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/VIVADO/PROY2/lab02-g03/Ejercicios/Compartido/xci/WCLK/WCLK/WCLK_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_10mhz. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 882.230 ; gain = 358.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 882.230 ; gain = 358.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 5     
+---Registers : 
	               24 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module module_clock_divisor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
Module module_program_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 5     
+---Registers : 
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\program_counter_1/flag_ver_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\program_counter_1/flag_ver_reg[1] )
INFO: [Synth 8-3886] merging instance 'program_counter_1/pcinc_o_reg[0]' (FD) to 'program_counter_1/pc_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'program_counter_1/pcinc_o_reg[1]' (FD) to 'program_counter_1/pc_o_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 882.230 ; gain = 358.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_10mhz/CLK_10MHZ' to pin 'clk_10mhz/bbstub_CLK_10MHZ/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 882.230 ; gain = 358.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 882.230 ; gain = 358.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 882.230 ; gain = 358.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 888.062 ; gain = 364.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 888.062 ; gain = 364.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 888.062 ; gain = 364.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 888.062 ; gain = 364.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 888.062 ; gain = 364.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 888.062 ; gain = 364.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |WCLK          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |WCLK   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     1|
|4     |LUT2   |    11|
|5     |LUT3   |     1|
|6     |LUT4   |     8|
|7     |LUT5   |     3|
|8     |LUT6   |    10|
|9     |MUXF7  |     2|
|10    |FDRE   |    35|
|11    |IBUF   |     8|
|12    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-----------------------+------+
|      |Instance            |Module                 |Cells |
+------+--------------------+-----------------------+------+
|1     |top                 |                       |   101|
|2     |  clock_2hz         |module_clock_divisor   |    48|
|3     |  program_counter_1 |module_program_counter |    29|
+------+--------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 888.062 ; gain = 364.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 888.062 ; gain = 227.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 888.062 ; gain = 364.145
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 904.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 14 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 904.371 ; gain = 616.027
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 904.371 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VIVADO/PROY2/lab02-g03/Ejercicios/Proyectos/Ejercicio5/vivado_project.runs/synth_1/top_module_program_counter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_program_counter_utilization_synth.rpt -pb top_module_program_counter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 30 13:48:16 2022...
