INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/binary_down_1digit_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_down_1digit_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/frequency_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/lab4_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/segment7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment7
WARNING: [VRFC 10-3676] redeclaration of ansi port 'D' is not allowed [D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/segment7.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sim_1/new/lab4_3_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_3_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
