/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 312 240)
	(text "interrupt_manager" (rect 5 0 125 15)(font "Arial" ))
	(text "inst" (rect 8 160 31 175)(font "Arial" ))
	(port
		(pt 0 152)
		(input)
		(text "clk" (rect 0 0 17 15)(font "Arial" ))
		(text "clk" (rect 24 144 41 159)(font "Arial" ))
		(line (pt 0 152)(pt 16 152))
	)
	(port
		(pt 0 136)
		(input)
		(text "rst" (rect 0 0 16 15)(font "Arial" ))
		(text "rst" (rect 24 128 40 143)(font "Arial" ))
		(line (pt 0 136)(pt 16 136))
	)
	(port
		(pt 248 72)
		(input)
		(text "addr_bus[31..0]" (rect 0 0 101 15)(font "Arial" ))
		(text "addr_bus[31..0]" (rect 144 64 245 79)(font "Arial" ))
		(line (pt 232 72)(pt 248 72)(line_width 3))
	)
	(port
		(pt 248 104)
		(input)
		(text "rd_bus" (rect 0 0 46 15)(font "Arial" ))
		(text "rd_bus" (rect 192 96 238 111)(font "Arial" ))
		(line (pt 232 104)(pt 248 104))
	)
	(port
		(pt 248 120)
		(input)
		(text "wr_bus" (rect 0 0 48 15)(font "Arial" ))
		(text "wr_bus" (rect 192 112 240 127)(font "Arial" ))
		(line (pt 232 120)(pt 248 120))
	)
	(port
		(pt 248 136)
		(input)
		(text "data_mask_bus[3..0]" (rect 0 0 136 15)(font "Arial" ))
		(text "data_mask_bus[3..0]" (rect 112 128 248 143)(font "Arial" ))
		(line (pt 232 136)(pt 248 136)(line_width 3))
	)
	(port
		(pt 128 0)
		(input)
		(text "intr_reqs[15..0]" (rect 0 0 96 15)(font "Arial" ))
		(text "intr_reqs[15..0]" (rect 120 25 135 121)(font "Arial" )(vertical))
		(line (pt 128 0)(pt 128 16)(line_width 3))
	)
	(port
		(pt 248 152)
		(output)
		(text "fc_bus" (rect 0 0 43 15)(font "Arial" ))
		(text "fc_bus" (rect 192 144 235 159)(font "Arial" ))
		(line (pt 248 152)(pt 232 152))
	)
	(port
		(pt 0 32)
		(output)
		(text "has_req" (rect 24 24 80 44)(font "Intel Clear" (font_size 8)))
		(text "has_req" (rect 24 24 78 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 248 88)
		(bidir)
		(text "data_bus[31..0]" (rect 0 0 100 15)(font "Arial" ))
		(text "data_bus[31..0]" (rect 144 80 244 95)(font "Arial" ))
		(line (pt 248 88)(pt 232 88)(line_width 3))
	)
	(parameter
		"PENDING_INTR_REG_ADDR"
		"00000000000000000000000000000000"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"ENABLE_INTR_REG_ADDR"
		"00000000000000000000000000000100"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"CLAIM_INTR_REG_ADDR"
		"00000000000000000000000000001000"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(drawing
		(rectangle (rect 16 16 232 160))
	)
	(annotation_block (parameter)(rect 312 -16 848 64))
)
