Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/DilinDampahalage/Desktop/Processor-Design/UART_Communication/io_manager_test_isim_beh.exe -prj C:/Users/DilinDampahalage/Desktop/Processor-Design/UART_Communication/io_manager_test_beh.prj work.io_manager_test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/DilinDampahalage/Desktop/Processor-Design/UART_Communication/uart_tx.v" into library work
Analyzing Verilog file "C:/Users/DilinDampahalage/Desktop/Processor-Design/UART_Communication/uart_rx.v" into library work
Analyzing Verilog file "C:/Users/DilinDampahalage/Desktop/Processor-Design/UART_Communication/ipcore_dir/data_ram.v" into library work
Analyzing Verilog file "C:/Users/DilinDampahalage/Desktop/Processor-Design/UART_Communication/clock_divider.v" into library work
Analyzing Verilog file "C:/Users/DilinDampahalage/Desktop/Processor-Design/UART_Communication/io_manager.v" into library work
Analyzing Verilog file "C:/Users/DilinDampahalage/Desktop/Processor-Design/UART_Communication/io_manager_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module clock_divider
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module data_ram
Compiling module uart_rx_default
Compiling module uart_tx
Compiling module io_manager
Compiling module io_manager_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\io_manager_test_isim_beh.exe.sim\libPortability.dll".
Compiled 12 Verilog Units
Built simulation executable C:/Users/DilinDampahalage/Desktop/Processor-Design/UART_Communication/io_manager_test_isim_beh.exe
Fuse Memory Usage: 32284 KB
Fuse CPU Usage: 624 ms
