{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1720014764804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1720014764805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  3 10:52:44 2024 " "Processing started: Wed Jul  3 10:52:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1720014764805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1720014764805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pacemaker -c pacemaker " "Command: quartus_map --read_settings_files=on --write_settings_files=off pacemaker -c pacemaker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1720014764806 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1720014764981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg2-behav " "Found design unit 1: reg2-behav" {  } { { "reg2.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab/reg2.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720014765345 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg2 " "Found entity 1: reg2" {  } { { "reg2.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab/reg2.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720014765345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720014765345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb_circ.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comb_circ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comb_circ-behav " "Found design unit 1: comb_circ-behav" {  } { { "comb_circ.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab/comb_circ.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720014765346 ""} { "Info" "ISGN_ENTITY_NAME" "1 comb_circ " "Found entity 1: comb_circ" {  } { { "comb_circ.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab/comb_circ.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720014765346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720014765346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacemaker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pacemaker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pacemaker-behavior " "Found design unit 1: pacemaker-behavior" {  } { { "pacemaker.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab/pacemaker.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720014765347 ""} { "Info" "ISGN_ENTITY_NAME" "1 pacemaker " "Found entity 1: pacemaker" {  } { { "pacemaker.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab/pacemaker.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720014765347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720014765347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behavior " "Found design unit 1: counter-behavior" {  } { { "counter.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab/counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720014765347 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab/counter.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720014765347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720014765347 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "t pacemaker.vhd(26) " "VHDL Association List error at pacemaker.vhd(26): formal \"t\" does not exist" {  } { { "pacemaker.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab/pacemaker.vhd" 26 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Quartus II" 0 -1 1720014765348 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "b pacemaker.vhd(26) " "VHDL error at pacemaker.vhd(26): formal port or parameter \"b\" must have actual or default value" {  } { { "pacemaker.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab/pacemaker.vhd" 26 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1720014765348 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "b pacemaker.vhd(15) " "HDL error at pacemaker.vhd(15): see declaration for object \"b\"" {  } { { "pacemaker.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab/pacemaker.vhd" 15 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720014765348 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "c pacemaker.vhd(26) " "VHDL error at pacemaker.vhd(26): formal port or parameter \"c\" must have actual or default value" {  } { { "pacemaker.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab/pacemaker.vhd" 26 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1720014765348 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "c pacemaker.vhd(15) " "HDL error at pacemaker.vhd(15): see declaration for object \"c\"" {  } { { "pacemaker.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab/pacemaker.vhd" 15 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720014765348 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "current1 pacemaker.vhd(26) " "VHDL error at pacemaker.vhd(26): formal port or parameter \"current1\" must have actual or default value" {  } { { "pacemaker.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab/pacemaker.vhd" 26 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1720014765348 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "current1 pacemaker.vhd(15) " "HDL error at pacemaker.vhd(15): see declaration for object \"current1\"" {  } { { "pacemaker.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab/pacemaker.vhd" 15 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720014765348 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "current0 pacemaker.vhd(26) " "VHDL error at pacemaker.vhd(26): formal port or parameter \"current0\" must have actual or default value" {  } { { "pacemaker.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab/pacemaker.vhd" 26 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1720014765348 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "current0 pacemaker.vhd(15) " "HDL error at pacemaker.vhd(15): see declaration for object \"current0\"" {  } { { "pacemaker.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/pacemaker-lab/pacemaker.vhd" 15 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720014765348 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "589 " "Peak virtual memory: 589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1720014765429 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul  3 10:52:45 2024 " "Processing ended: Wed Jul  3 10:52:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1720014765429 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1720014765429 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1720014765429 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1720014765429 ""}
