v 20140308 2
C 79900 44700 1 0 0 input-4.sym
{
T 79300 44600 5 10 0 0 0 0 1
device=CONN
T 79900 45300 5 16 1 1 0 0 1
refdes=J100
T 80500 44900 5 16 1 1 0 2 1
name=IN
T 80500 45100 5 16 1 1 0 0 1
slot=1
T 79900 44700 5 10 0 0 0 0 1
devmap=generic/PinHeader-2x1
T 79900 44700 5 10 0 0 0 0 1
devmap=slots/2
T 79900 44700 5 10 0 0 0 0 1
net=${name}:${slot}
}
C 79900 43200 1 0 0 input-4.sym
{
T 79300 43100 5 10 0 0 0 0 1
device=CONN
T 79900 43800 5 16 0 1 0 0 1
refdes=J100
T 80500 43400 5 16 1 1 0 2 1
name=GND
T 80500 43600 5 16 1 1 0 0 1
slot=2
T 79900 43200 5 10 0 0 0 0 1
devmap=generic/PinHeader-2x1
T 79900 43200 5 10 0 0 0 0 1
devmap=slots/2
T 79900 43200 5 10 0 0 0 0 1
net=${name}:${slot}
}
C 82500 44600 1 0 0 capacitor-1.sym
{
T 82500 44400 5 10 0 0 0 0 1
device=CAPACITOR
T 82895 45200 5 16 1 1 0 6 1
refdes=C100
T 83500 45200 5 16 1 1 0 0 1
value=TODO
T 82500 44600 5 10 0 0 0 0 1
devmap=generic/C/1210
}
C 86200 47500 1 90 1 resistor-1.sym
{
T 85705 46900 5 16 1 1 0 6 1
refdes=R100
T 85700 46700 5 16 1 1 0 8 1
value=TODO
T 86400 47500 5 10 0 0 270 2 1
device=RESISTOR
T 86200 47500 5 10 0 0 0 0 1
devmap=generic/R/0805
}
C 86200 44000 1 90 1 resistor-1.sym
{
T 85705 43400 5 16 1 1 0 6 1
refdes=R102
T 85700 43200 5 16 1 1 0 8 1
value=TODO
T 86400 44000 5 10 0 0 270 2 1
device=RESISTOR
T 86200 44000 5 10 0 0 0 0 1
devmap=generic/R/0805
}
C 87500 44800 1 0 0 resistor-1.sym
{
T 87500 44600 5 10 0 0 0 0 1
device=RESISTOR
T 88100 45600 5 16 1 1 0 3 1
refdes=R103
T 88100 45300 5 16 1 1 0 3 1
value=0R
T 87500 44800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
C 90300 43900 1 0 0 npn-1.sym
{
T 90500 43500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 92500 46100 5 16 1 1 0 0 1
refdes=Q100
T 92500 45700 5 16 1 1 0 0 1
value=2N2222
T 90300 43900 5 10 0 0 0 0 1
devmap=DiodesInc/MMBT2222A-7-F
}
C 92200 48500 1 90 1 resistor-1.sym
{
T 91705 47900 5 16 1 1 0 6 1
refdes=R104
T 91700 47700 5 16 1 1 0 8 1
value=0R
T 92400 48500 5 10 0 0 270 2 1
device=RESISTOR
T 92200 48500 5 10 0 0 0 0 1
devmap=generic/R/0805
}
C 92200 42500 1 90 1 resistor-1.sym
{
T 91705 41900 5 16 1 1 0 6 1
refdes=R105
T 91700 41700 5 16 1 1 0 8 1
value=0R
T 92400 42500 5 10 0 0 270 2 1
device=RESISTOR
T 92200 42500 5 10 0 0 0 0 1
devmap=generic/R/0805
}
C 92200 52500 1 90 1 resistor-1.sym
{
T 91705 51900 5 16 1 1 0 6 1
refdes=R101
T 91700 51700 5 16 1 1 0 8 1
value=TODO
T 92400 52500 5 10 0 0 270 2 1
device=RESISTOR
T 92200 52500 5 10 0 0 0 0 1
devmap=generic/R/0805
}
C 92200 39500 1 90 1 resistor-1.sym
{
T 91705 38900 5 16 1 1 0 6 1
refdes=R106
T 91700 38700 5 16 1 1 0 8 1
value=TODO
T 92400 39500 5 10 0 0 270 2 1
device=RESISTOR
T 92200 39500 5 10 0 0 0 0 1
devmap=generic/R/0805
}
C 95000 49100 1 0 0 capacitor-1.sym
{
T 95000 48900 5 10 0 0 0 0 1
device=CAPACITOR
T 95395 49700 5 16 1 1 0 6 1
refdes=C102
T 96000 49700 5 16 1 1 0 0 1
value=TODO
T 95000 49100 5 10 0 0 0 0 1
devmap=generic/C/1210
}
C 93600 52500 1 270 0 capacitor-1.sym
{
T 93400 52500 5 10 0 0 270 0 1
device=CAPACITOR
T 94195 52200 5 16 1 1 0 0 1
refdes=C101
T 94200 51500 5 16 1 1 0 2 1
value=TODO
T 93600 52500 5 10 0 0 0 0 1
devmap=generic/C/1210
}
C 93100 39500 1 270 0 capacitor-1.sym
{
T 92900 39500 5 10 0 0 270 0 1
device=CAPACITOR
T 93695 39200 5 16 1 1 0 0 1
refdes=C103
T 93700 38500 5 16 1 1 0 2 1
value=TODO
T 93100 39500 5 10 0 0 0 0 1
devmap=generic/C/1210
}
C 91700 35900 1 0 0 gnd-1.sym
C 101100 52700 1 0 1 input-4.sym
{
T 101700 52600 5 10 0 0 0 6 1
device=CONN
T 101100 52700 5 10 0 0 0 6 1
devmap=generic/PinHeader-2x1
T 101100 52700 5 10 0 0 0 6 1
devmap=slots/2
T 101100 52700 5 10 0 0 0 6 1
net=${name}:${slot}
T 100500 53300 5 16 1 1 0 0 1
refdes=J101
T 100500 52900 5 16 1 1 0 8 1
name=VCC
T 100500 53100 5 16 1 1 0 6 1
slot=1
}
C 101100 51200 1 0 1 input-4.sym
{
T 101700 51100 5 10 0 0 0 6 1
device=CONN
T 101100 51800 5 16 0 1 0 6 1
refdes=J101
T 101100 51200 5 10 0 0 0 6 1
devmap=generic/PinHeader-2x1
T 101100 51200 5 10 0 0 0 6 1
devmap=slots/2
T 101100 51200 5 10 0 0 0 6 1
net=${name}:${slot}
T 100500 51400 5 16 1 1 0 8 1
name=GND
T 100500 51600 5 16 1 1 0 6 1
slot=2
}
C 101100 49200 1 0 1 input-4.sym
{
T 101700 49100 5 10 0 0 0 6 1
device=CONN
T 101100 49200 5 10 0 0 0 6 1
devmap=generic/PinHeader-2x1
T 101100 49200 5 10 0 0 0 6 1
devmap=slots/2
T 101100 49200 5 10 0 0 0 6 1
net=${name}:${slot}
T 100500 49800 5 16 1 1 0 0 1
refdes=J102
T 100500 49400 5 16 1 1 0 8 1
name=OUT
T 100500 49600 5 16 1 1 0 6 1
slot=1
}
C 101100 47700 1 0 1 input-4.sym
{
T 101700 47600 5 10 0 0 0 6 1
device=CONN
T 101100 48300 5 16 0 1 0 6 1
refdes=J102
T 101100 47700 5 10 0 0 0 6 1
devmap=generic/PinHeader-2x1
T 101100 47700 5 10 0 0 0 6 1
devmap=slots/2
T 101100 47700 5 10 0 0 0 6 1
net=${name}:${slot}
T 100500 47900 5 16 1 1 0 8 1
name=GND
T 100500 48100 5 16 1 1 0 6 1
slot=2
}
N 80500 45000 82500 45000 4
N 83900 45000 86000 45000 4
N 86000 44000 86000 46100 4
N 86000 45000 87500 45000 4
N 88900 45000 90300 45000 4
N 92000 46100 92000 47100 4
N 92000 48500 92000 51100 4
N 92000 52500 92000 53000 4
N 86000 53000 100500 53000 4
N 94000 52500 94000 53000 4
C 81200 42400 1 0 0 gnd-1.sym
N 80500 43500 81500 43500 4
N 81500 43500 81500 43000 4
C 99200 50400 1 0 0 gnd-1.sym
N 99500 51000 99500 51500 4
N 99500 51500 100500 51500 4
C 93700 50200 1 0 0 gnd-1.sym
N 94000 50800 94000 51100 4
N 99500 48000 100500 48000 4
N 99500 47500 99500 48000 4
C 99200 46900 1 0 0 gnd-1.sym
N 92000 49500 95000 49500 4
N 96400 49500 100500 49500 4
N 86000 47500 86000 53000 4
N 86000 42600 86000 37000 4
N 86000 37000 92000 37000 4
N 92000 36500 92000 38100 4
N 92000 37500 93500 37500 4
N 93500 37500 93500 38100 4
N 92000 43900 92000 42500 4
N 92000 41100 92000 39500 4
N 92000 40000 93500 40000 4
N 93500 40000 93500 39500 4
