-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity layers_test_pool_layer_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_VITIS_LOOP_37_6_VITIS_LOOP_4_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    pool2_to_fc0_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    pool2_to_fc0_full_n : IN STD_LOGIC;
    pool2_to_fc0_write : OUT STD_LOGIC;
    pool2_to_fc0_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    pool2_to_fc0_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    IN_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    IN_1_ce0 : OUT STD_LOGIC;
    IN_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of layers_test_pool_layer_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_VITIS_LOOP_37_6_VITIS_LOOP_4_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv11_480 : STD_LOGIC_VECTOR (10 downto 0) := "10010000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv6_24 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln41_3_reg_843 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_3_reg_843_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln40_2_reg_847 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln40_2_reg_847_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op135_write_state8 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln35_fu_214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal pool2_to_fc0_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal icmp_ln35_reg_778 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln35_reg_778_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_fu_226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_782 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_782_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_782_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln36_reg_782_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln35_fu_259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln35_reg_792 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal xor_ln35_reg_792_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_fu_264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln37_reg_798 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln35_4_fu_270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln35_4_reg_803 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln35_4_reg_803_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_fu_276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_809 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_809_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten36_mid293_fu_314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten36_mid293_reg_815 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten21_mid258_fu_324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten21_mid258_reg_820 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_44_fu_335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_44_reg_827 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_44_reg_827_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_44_reg_827_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_44_reg_827_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_47_fu_497_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_47_reg_833 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln44_fu_507_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln44_reg_838 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln44_reg_838_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln41_3_fu_519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_3_reg_843_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_3_reg_843_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln40_2_fu_525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln40_2_reg_847_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln40_2_reg_847_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln49_fu_588_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln49_reg_851 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln49_fu_594_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln49_reg_856 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_reg_866 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln52_1_reg_871 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln52_2_reg_876 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_condition_exit_pp0_iter2_stage0 : STD_LOGIC;
    signal zext_ln49_4_fu_628_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal acc_1_fu_98 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal acc_fu_647_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal k_col_fu_102 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal add_ln41_fu_513_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_row_fu_106 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal select_ln40_fu_469_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten19_fu_110 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal select_ln40_2_fu_346_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ocol_fu_114 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal select_ln37_fu_438_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten34_fu_118 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal select_ln37_2_fu_287_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal orow_fu_122 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal select_ln36_fu_407_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten59_fu_126 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal select_ln36_2_fu_238_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_sig_allocacmp_indvar_flatten59_load : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal och_fu_130 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal select_ln35_2_fu_560_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten94_fu_134 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal add_ln35_2_fu_220_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_sig_allocacmp_indvar_flatten94_load : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage0_01001_grp1 : BOOLEAN;
    signal IN_1_ce0_local : STD_LOGIC;
    signal add_ln36_2_fu_232_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln37_2_fu_281_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal exitcond_flatten36_not_fu_309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln40_fu_303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln35_3_fu_319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_43_fu_330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln40_2_fu_340_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln41_fu_378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln35_fu_371_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln35_fu_384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln36_fu_389_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ocol_mid241_fu_395_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln41_mid254_fu_402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten21_mid258_fu_427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln37_fu_414_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_row_mid226_fu_420_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_45_fu_451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_mid233_fu_432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_46_fu_455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln40_fu_445_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_477_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln40_fu_493_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_col_mid2_fu_461_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1_fu_485_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln41_fu_503_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln35_fu_554_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl8_fu_571_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln49_fu_567_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln49_fu_579_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln49_1_fu_585_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_6_fu_603_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln49_2_fu_610_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln41_fu_613_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln49_3_fu_619_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln49_1_fu_622_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln49_fu_643_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_2_mid229_fu_636_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln40_fu_653_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln52_fu_665_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln52_1_fu_696_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component layers_test_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component layers_test_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage0)) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    acc_1_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    acc_1_fu_98 <= ap_const_lv16_0;
                elsif ((ap_enable_reg_pp0_iter6 = ap_const_logic_1)) then 
                    acc_1_fu_98 <= acc_fu_647_p2;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten19_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    indvar_flatten19_fu_110 <= ap_const_lv4_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln35_reg_778_pp0_iter1_reg = ap_const_lv1_0))) then 
                    indvar_flatten19_fu_110 <= select_ln40_2_fu_346_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten34_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten34_fu_118 <= ap_const_lv5_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln35_reg_778 = ap_const_lv1_0))) then 
                    indvar_flatten34_fu_118 <= select_ln37_2_fu_287_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten59_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln35_fu_214_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten59_fu_126 <= select_ln36_2_fu_238_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten59_fu_126 <= ap_const_lv6_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten94_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln35_fu_214_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten94_fu_134 <= add_ln35_2_fu_220_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten94_fu_134 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;

    k_col_fu_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    k_col_fu_102 <= ap_const_lv2_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    k_col_fu_102 <= add_ln41_fu_513_p2;
                end if;
            end if; 
        end if;
    end process;

    k_row_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    k_row_fu_106 <= ap_const_lv2_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    k_row_fu_106 <= select_ln40_fu_469_p3;
                end if;
            end if; 
        end if;
    end process;

    och_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    och_fu_130 <= ap_const_lv6_0;
                elsif ((ap_enable_reg_pp0_iter4 = ap_const_logic_1)) then 
                    och_fu_130 <= select_ln35_2_fu_560_p3;
                end if;
            end if; 
        end if;
    end process;

    ocol_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ocol_fu_114 <= ap_const_lv2_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    ocol_fu_114 <= select_ln37_fu_438_p3;
                end if;
            end if; 
        end if;
    end process;

    orow_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    orow_fu_122 <= ap_const_lv2_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    orow_fu_122 <= select_ln36_fu_407_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                add_ln44_reg_838 <= add_ln44_fu_507_p2;
                add_ln44_reg_838_pp0_iter4_reg <= add_ln44_reg_838;
                add_ln49_reg_851 <= add_ln49_fu_588_p2;
                and_ln35_4_reg_803_pp0_iter2_reg <= and_ln35_4_reg_803;
                empty_44_reg_827 <= empty_44_fu_335_p2;
                empty_44_reg_827_pp0_iter3_reg <= empty_44_reg_827;
                empty_44_reg_827_pp0_iter4_reg <= empty_44_reg_827_pp0_iter3_reg;
                empty_44_reg_827_pp0_iter5_reg <= empty_44_reg_827_pp0_iter4_reg;
                empty_47_reg_833 <= empty_47_fu_497_p2;
                empty_reg_809_pp0_iter2_reg <= empty_reg_809;
                exitcond_flatten21_mid258_reg_820 <= exitcond_flatten21_mid258_fu_324_p2;
                icmp_ln40_2_reg_847 <= icmp_ln40_2_fu_525_p2;
                icmp_ln40_2_reg_847_pp0_iter4_reg <= icmp_ln40_2_reg_847;
                icmp_ln40_2_reg_847_pp0_iter5_reg <= icmp_ln40_2_reg_847_pp0_iter4_reg;
                icmp_ln40_2_reg_847_pp0_iter6_reg <= icmp_ln40_2_reg_847_pp0_iter5_reg;
                icmp_ln41_3_reg_843 <= icmp_ln41_3_fu_519_p2;
                icmp_ln41_3_reg_843_pp0_iter4_reg <= icmp_ln41_3_reg_843;
                icmp_ln41_3_reg_843_pp0_iter5_reg <= icmp_ln41_3_reg_843_pp0_iter4_reg;
                icmp_ln41_3_reg_843_pp0_iter6_reg <= icmp_ln41_3_reg_843_pp0_iter5_reg;
                not_exitcond_flatten36_mid293_reg_815 <= not_exitcond_flatten36_mid293_fu_314_p2;
                tmp_7_reg_866 <= acc_fu_647_p2(15 downto 15);
                trunc_ln49_reg_856 <= trunc_ln49_fu_594_p1;
                trunc_ln52_1_reg_871 <= sub_ln52_fu_665_p2(9 downto 2);
                trunc_ln52_2_reg_876 <= acc_fu_647_p2(9 downto 2);
                xor_ln35_reg_792_pp0_iter2_reg <= xor_ln35_reg_792;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln35_4_reg_803 <= and_ln35_4_fu_270_p2;
                empty_reg_809 <= empty_fu_276_p2;
                icmp_ln37_reg_798 <= icmp_ln37_fu_264_p2;
                xor_ln35_reg_792 <= xor_ln35_fu_259_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln35_reg_778 <= icmp_ln35_fu_214_p2;
                icmp_ln35_reg_778_pp0_iter1_reg <= icmp_ln35_reg_778;
                icmp_ln36_reg_782 <= icmp_ln36_fu_226_p2;
                icmp_ln36_reg_782_pp0_iter1_reg <= icmp_ln36_reg_782;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                icmp_ln36_reg_782_pp0_iter2_reg <= icmp_ln36_reg_782_pp0_iter1_reg;
                icmp_ln36_reg_782_pp0_iter3_reg <= icmp_ln36_reg_782_pp0_iter2_reg;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    IN_1_address0 <= zext_ln49_4_fu_628_p1(11 - 1 downto 0);
    IN_1_ce0 <= IN_1_ce0_local;

    IN_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            IN_1_ce0_local <= ap_const_logic_1;
        else 
            IN_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    acc_2_mid229_fu_636_p3 <= 
        ap_const_lv16_0 when (empty_44_reg_827_pp0_iter5_reg(0) = '1') else 
        acc_1_fu_98;
    acc_fu_647_p2 <= std_logic_vector(signed(sext_ln49_fu_643_p1) + signed(acc_2_mid229_fu_636_p3));
    add_ln35_2_fu_220_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten94_load) + unsigned(ap_const_lv11_1));
    add_ln35_fu_554_p2 <= std_logic_vector(unsigned(och_fu_130) + unsigned(ap_const_lv6_1));
    add_ln36_2_fu_232_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten59_load) + unsigned(ap_const_lv6_1));
    add_ln36_fu_389_p2 <= std_logic_vector(unsigned(select_ln35_fu_371_p3) + unsigned(ap_const_lv2_1));
    add_ln37_2_fu_281_p2 <= std_logic_vector(unsigned(indvar_flatten34_fu_118) + unsigned(ap_const_lv5_1));
    add_ln37_fu_414_p2 <= std_logic_vector(unsigned(ocol_mid241_fu_395_p3) + unsigned(ap_const_lv2_1));
    add_ln40_2_fu_340_p2 <= std_logic_vector(unsigned(indvar_flatten19_fu_110) + unsigned(ap_const_lv4_1));
    add_ln40_fu_445_p2 <= std_logic_vector(unsigned(k_row_mid226_fu_420_p3) + unsigned(ap_const_lv2_1));
    add_ln41_fu_513_p2 <= std_logic_vector(unsigned(k_col_mid2_fu_461_p3) + unsigned(ap_const_lv2_1));
    add_ln44_fu_507_p2 <= std_logic_vector(unsigned(tmp_1_fu_485_p3) + unsigned(zext_ln41_fu_503_p1));
    add_ln49_1_fu_622_p2 <= std_logic_vector(unsigned(sub_ln41_fu_613_p2) + unsigned(zext_ln49_3_fu_619_p1));
    add_ln49_fu_588_p2 <= std_logic_vector(unsigned(sub_ln49_fu_579_p2) + unsigned(zext_ln49_1_fu_585_p1));
    and_ln35_3_fu_319_p2 <= (xor_ln35_reg_792 and icmp_ln40_fu_303_p2);
    and_ln35_4_fu_270_p2 <= (xor_ln35_fu_259_p2 and icmp_ln37_fu_264_p2);
    and_ln35_fu_384_p2 <= (xor_ln35_reg_792_pp0_iter2_reg and icmp_ln41_fu_378_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_grp1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_state8_pp0_stage0_iter7_grp1)
    begin
                ap_block_pp0_stage0_01001_grp1 <= ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_pp0_stage0_iter7_grp1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_state8_pp0_stage0_iter7_grp1)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_pp0_stage0_iter7_grp1));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_state8_pp0_stage0_iter7_grp1)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_pp0_stage0_iter7_grp1));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_state8_pp0_stage0_iter7_grp1)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_pp0_stage0_iter7_grp1));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state8_pp0_stage0_iter7_grp1_assign_proc : process(pool2_to_fc0_full_n, ap_predicate_op135_write_state8)
    begin
                ap_block_state8_pp0_stage0_iter7_grp1 <= ((ap_predicate_op135_write_state8 = ap_const_boolean_1) and (pool2_to_fc0_full_n = ap_const_logic_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln35_fu_214_p2)
    begin
        if (((icmp_ln35_fu_214_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter2_stage0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone, icmp_ln35_reg_778_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln35_reg_778_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_predicate_op135_write_state8_assign_proc : process(icmp_ln41_3_reg_843_pp0_iter6_reg, icmp_ln40_2_reg_847_pp0_iter6_reg)
    begin
                ap_predicate_op135_write_state8 <= ((icmp_ln40_2_reg_847_pp0_iter6_reg = ap_const_lv1_1) and (icmp_ln41_3_reg_843_pp0_iter6_reg = ap_const_lv1_1));
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten59_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, indvar_flatten59_fu_126, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten59_load <= ap_const_lv6_0;
        else 
            ap_sig_allocacmp_indvar_flatten59_load <= indvar_flatten59_fu_126;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten94_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, indvar_flatten94_fu_134)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten94_load <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_indvar_flatten94_load <= indvar_flatten94_fu_134;
        end if; 
    end process;

    empty_43_fu_330_p2 <= (exitcond_flatten21_mid258_fu_324_p2 or and_ln35_4_reg_803);
    empty_44_fu_335_p2 <= (icmp_ln36_reg_782_pp0_iter1_reg or empty_43_fu_330_p2);
    empty_45_fu_451_p2 <= (exitcond_flatten21_mid258_reg_820 or empty_reg_809_pp0_iter2_reg);
    empty_46_fu_455_p2 <= (icmp_ln41_mid233_fu_432_p2 or empty_45_fu_451_p2);
    empty_47_fu_497_p2 <= std_logic_vector(unsigned(tmp_fu_477_p3) + unsigned(zext_ln40_fu_493_p1));
    empty_fu_276_p2 <= (icmp_ln36_reg_782 or and_ln35_4_fu_270_p2);
    exitcond_flatten21_mid258_fu_324_p2 <= (not_exitcond_flatten36_mid293_fu_314_p2 and and_ln35_3_fu_319_p2);
    exitcond_flatten36_not_fu_309_p2 <= (icmp_ln37_reg_798 xor ap_const_lv1_1);
    icmp_ln35_fu_214_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten94_load = ap_const_lv11_480) else "0";
    icmp_ln36_fu_226_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten59_load = ap_const_lv6_24) else "0";
    icmp_ln37_fu_264_p2 <= "1" when (indvar_flatten34_fu_118 = ap_const_lv5_C) else "0";
    icmp_ln40_2_fu_525_p2 <= "1" when (select_ln40_fu_469_p3 = ap_const_lv2_1) else "0";
    icmp_ln40_fu_303_p2 <= "1" when (indvar_flatten19_fu_110 = ap_const_lv4_4) else "0";
    icmp_ln41_3_fu_519_p2 <= "1" when (add_ln41_fu_513_p2 = ap_const_lv2_2) else "0";
    icmp_ln41_fu_378_p2 <= "1" when (k_col_fu_102 = ap_const_lv2_2) else "0";
    icmp_ln41_mid233_fu_432_p2 <= (not_exitcond_flatten21_mid258_fu_427_p2 and icmp_ln41_mid254_fu_402_p2);
    icmp_ln41_mid254_fu_402_p2 <= (not_exitcond_flatten36_mid293_reg_815 and and_ln35_fu_384_p2);
    k_col_mid2_fu_461_p3 <= 
        ap_const_lv2_0 when (empty_46_fu_455_p2(0) = '1') else 
        k_col_fu_102;
    k_row_mid226_fu_420_p3 <= 
        ap_const_lv2_0 when (empty_44_reg_827(0) = '1') else 
        k_row_fu_106;
    not_exitcond_flatten21_mid258_fu_427_p2 <= (exitcond_flatten21_mid258_reg_820 xor ap_const_lv1_1);
    not_exitcond_flatten36_mid293_fu_314_p2 <= (icmp_ln36_reg_782_pp0_iter1_reg or exitcond_flatten36_not_fu_309_p2);
    ocol_mid241_fu_395_p3 <= 
        ap_const_lv2_0 when (empty_reg_809_pp0_iter2_reg(0) = '1') else 
        ocol_fu_114;
    p_shl8_fu_571_p3 <= (select_ln35_2_fu_560_p3 & ap_const_lv3_0);

    pool2_to_fc0_blk_n_assign_proc : process(ap_enable_reg_pp0_iter7, pool2_to_fc0_full_n, ap_predicate_op135_write_state8, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_predicate_op135_write_state8 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            pool2_to_fc0_blk_n <= pool2_to_fc0_full_n;
        else 
            pool2_to_fc0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    pool2_to_fc0_din <= 
        sub_ln52_1_fu_696_p2 when (tmp_7_reg_866(0) = '1') else 
        trunc_ln52_2_reg_876;

    pool2_to_fc0_write_assign_proc : process(ap_enable_reg_pp0_iter7, ap_predicate_op135_write_state8, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_predicate_op135_write_state8 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            pool2_to_fc0_write <= ap_const_logic_1;
        else 
            pool2_to_fc0_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln35_2_fu_560_p3 <= 
        add_ln35_fu_554_p2 when (icmp_ln36_reg_782_pp0_iter3_reg(0) = '1') else 
        och_fu_130;
    select_ln35_fu_371_p3 <= 
        ap_const_lv2_0 when (icmp_ln36_reg_782_pp0_iter2_reg(0) = '1') else 
        orow_fu_122;
    select_ln36_2_fu_238_p3 <= 
        ap_const_lv6_1 when (icmp_ln36_fu_226_p2(0) = '1') else 
        add_ln36_2_fu_232_p2;
    select_ln36_fu_407_p3 <= 
        add_ln36_fu_389_p2 when (and_ln35_4_reg_803_pp0_iter2_reg(0) = '1') else 
        select_ln35_fu_371_p3;
    select_ln37_2_fu_287_p3 <= 
        ap_const_lv5_1 when (empty_fu_276_p2(0) = '1') else 
        add_ln37_2_fu_281_p2;
    select_ln37_fu_438_p3 <= 
        add_ln37_fu_414_p2 when (exitcond_flatten21_mid258_reg_820(0) = '1') else 
        ocol_mid241_fu_395_p3;
    select_ln40_2_fu_346_p3 <= 
        ap_const_lv4_1 when (empty_44_fu_335_p2(0) = '1') else 
        add_ln40_2_fu_340_p2;
    select_ln40_fu_469_p3 <= 
        add_ln40_fu_445_p2 when (icmp_ln41_mid233_fu_432_p2(0) = '1') else 
        k_row_mid226_fu_420_p3;
        sext_ln49_fu_643_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(IN_1_q0),16));

    sub_ln41_fu_613_p2 <= std_logic_vector(unsigned(tmp_6_fu_603_p3) - unsigned(zext_ln49_2_fu_610_p1));
    sub_ln49_fu_579_p2 <= std_logic_vector(unsigned(p_shl8_fu_571_p3) - unsigned(zext_ln49_fu_567_p1));
    sub_ln52_1_fu_696_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln52_1_reg_871));
    sub_ln52_fu_665_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln40_fu_653_p1));
    tmp_1_fu_485_p3 <= (select_ln37_fu_438_p3 & ap_const_lv1_0);
    tmp_6_fu_603_p3 <= (trunc_ln49_reg_856 & ap_const_lv3_0);
    tmp_fu_477_p3 <= (select_ln36_fu_407_p3 & ap_const_lv1_0);
    trunc_ln40_fu_653_p1 <= acc_fu_647_p2(10 - 1 downto 0);
    trunc_ln49_fu_594_p1 <= add_ln49_fu_588_p2(8 - 1 downto 0);
    xor_ln35_fu_259_p2 <= (icmp_ln36_reg_782 xor ap_const_lv1_1);
    zext_ln40_fu_493_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln40_fu_469_p3),3));
    zext_ln41_fu_503_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_col_mid2_fu_461_p3),3));
    zext_ln49_1_fu_585_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_47_reg_833),9));
    zext_ln49_2_fu_610_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln49_reg_851),11));
    zext_ln49_3_fu_619_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln44_reg_838_pp0_iter4_reg),11));
    zext_ln49_4_fu_628_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln49_1_fu_622_p2),64));
    zext_ln49_fu_567_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln35_2_fu_560_p3),9));
end behav;
