
Full_Sender.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000056fe  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000010e  00800060  000056fe  00005792  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000011  0080016e  0080016e  000058a0  2**0
                  ALLOC
  3 .stab         0000360c  00000000  00000000  000058a0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000018c4  00000000  00000000  00008eac  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001e0  00000000  00000000  0000a770  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000232  00000000  00000000  0000a950  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00003280  00000000  00000000  0000ab82  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001697  00000000  00000000  0000de02  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000015de  00000000  00000000  0000f499  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000200  00000000  00000000  00010a78  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000376  00000000  00000000  00010c78  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00002294  00000000  00000000  00010fee  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000080  00000000  00000000  00013282  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 52 29 	jmp	0x52a4	; 0x52a4 <__vector_1>
       8:	0c 94 84 29 	jmp	0x5308	; 0x5308 <__vector_2>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 85 28 	jmp	0x510a	; 0x510a <__vector_5>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 25 25 	jmp	0x4a4a	; 0x4a4a <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ee ef       	ldi	r30, 0xFE	; 254
      68:	f6 e5       	ldi	r31, 0x56	; 86
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ae 36       	cpi	r26, 0x6E	; 110
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	ae e6       	ldi	r26, 0x6E	; 110
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	af 37       	cpi	r26, 0x7F	; 127
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 b6 29 	call	0x536c	; 0x536c <main>
      8a:	0c 94 7d 2b 	jmp	0x56fa	; 0x56fa <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 da 10 	call	0x21b4	; 0x21b4 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 a6 0e 	call	0x1d4c	; 0x1d4c <__subsf3>
      be:	0e 94 3a 11 	call	0x2274	; 0x2274 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 3a 11 	call	0x2274	; 0x2274 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <__udivdi3>:
      ea:	ae e5       	ldi	r26, 0x5E	; 94
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 46 2b 	jmp	0x568c	; 0x568c <__prologue_saves__>
      f6:	a8 e0       	ldi	r26, 0x08	; 8
      f8:	4e 01       	movw	r8, r28
      fa:	08 94       	sec
      fc:	81 1c       	adc	r8, r1
      fe:	91 1c       	adc	r9, r1
     100:	f4 01       	movw	r30, r8
     102:	6a 2e       	mov	r6, r26
     104:	11 92       	st	Z+, r1
     106:	6a 94       	dec	r6
     108:	e9 f7       	brne	.-6      	; 0x104 <__udivdi3+0x1a>
     10a:	29 83       	std	Y+1, r18	; 0x01
     10c:	3a 83       	std	Y+2, r19	; 0x02
     10e:	4b 83       	std	Y+3, r20	; 0x03
     110:	5c 83       	std	Y+4, r21	; 0x04
     112:	6d 83       	std	Y+5, r22	; 0x05
     114:	7e 83       	std	Y+6, r23	; 0x06
     116:	8f 83       	std	Y+7, r24	; 0x07
     118:	98 87       	std	Y+8, r25	; 0x08
     11a:	ce 01       	movw	r24, r28
     11c:	09 96       	adiw	r24, 0x09	; 9
     11e:	fc 01       	movw	r30, r24
     120:	11 92       	st	Z+, r1
     122:	aa 95       	dec	r26
     124:	e9 f7       	brne	.-6      	; 0x120 <__udivdi3+0x36>
     126:	a9 86       	std	Y+9, r10	; 0x09
     128:	ba 86       	std	Y+10, r11	; 0x0a
     12a:	cb 86       	std	Y+11, r12	; 0x0b
     12c:	dc 86       	std	Y+12, r13	; 0x0c
     12e:	ed 86       	std	Y+13, r14	; 0x0d
     130:	fe 86       	std	Y+14, r15	; 0x0e
     132:	0f 87       	std	Y+15, r16	; 0x0f
     134:	18 8b       	std	Y+16, r17	; 0x10
     136:	29 84       	ldd	r2, Y+9	; 0x09
     138:	3a 84       	ldd	r3, Y+10	; 0x0a
     13a:	4b 84       	ldd	r4, Y+11	; 0x0b
     13c:	5c 84       	ldd	r5, Y+12	; 0x0c
     13e:	ed 84       	ldd	r14, Y+13	; 0x0d
     140:	fe 84       	ldd	r15, Y+14	; 0x0e
     142:	0f 85       	ldd	r16, Y+15	; 0x0f
     144:	18 89       	ldd	r17, Y+16	; 0x10
     146:	69 80       	ldd	r6, Y+1	; 0x01
     148:	7a 80       	ldd	r7, Y+2	; 0x02
     14a:	8b 80       	ldd	r8, Y+3	; 0x03
     14c:	9c 80       	ldd	r9, Y+4	; 0x04
     14e:	6d a6       	std	Y+45, r6	; 0x2d
     150:	7e a6       	std	Y+46, r7	; 0x2e
     152:	8f a6       	std	Y+47, r8	; 0x2f
     154:	98 aa       	std	Y+48, r9	; 0x30
     156:	6d 80       	ldd	r6, Y+5	; 0x05
     158:	7e 80       	ldd	r7, Y+6	; 0x06
     15a:	8f 80       	ldd	r8, Y+7	; 0x07
     15c:	98 84       	ldd	r9, Y+8	; 0x08
     15e:	e1 14       	cp	r14, r1
     160:	f1 04       	cpc	r15, r1
     162:	01 05       	cpc	r16, r1
     164:	11 05       	cpc	r17, r1
     166:	09 f0       	breq	.+2      	; 0x16a <__udivdi3+0x80>
     168:	b3 c3       	rjmp	.+1894   	; 0x8d0 <__stack+0x71>
     16a:	62 14       	cp	r6, r2
     16c:	73 04       	cpc	r7, r3
     16e:	84 04       	cpc	r8, r4
     170:	95 04       	cpc	r9, r5
     172:	08 f0       	brcs	.+2      	; 0x176 <__udivdi3+0x8c>
     174:	3d c1       	rjmp	.+634    	; 0x3f0 <__udivdi3+0x306>
     176:	00 e0       	ldi	r16, 0x00	; 0
     178:	20 16       	cp	r2, r16
     17a:	00 e0       	ldi	r16, 0x00	; 0
     17c:	30 06       	cpc	r3, r16
     17e:	01 e0       	ldi	r16, 0x01	; 1
     180:	40 06       	cpc	r4, r16
     182:	00 e0       	ldi	r16, 0x00	; 0
     184:	50 06       	cpc	r5, r16
     186:	88 f4       	brcc	.+34     	; 0x1aa <__udivdi3+0xc0>
     188:	1f ef       	ldi	r17, 0xFF	; 255
     18a:	21 16       	cp	r2, r17
     18c:	31 04       	cpc	r3, r1
     18e:	41 04       	cpc	r4, r1
     190:	51 04       	cpc	r5, r1
     192:	39 f0       	breq	.+14     	; 0x1a2 <__udivdi3+0xb8>
     194:	30 f0       	brcs	.+12     	; 0x1a2 <__udivdi3+0xb8>
     196:	48 e0       	ldi	r20, 0x08	; 8
     198:	e4 2e       	mov	r14, r20
     19a:	f1 2c       	mov	r15, r1
     19c:	01 2d       	mov	r16, r1
     19e:	11 2d       	mov	r17, r1
     1a0:	18 c0       	rjmp	.+48     	; 0x1d2 <__udivdi3+0xe8>
     1a2:	ee 24       	eor	r14, r14
     1a4:	ff 24       	eor	r15, r15
     1a6:	87 01       	movw	r16, r14
     1a8:	14 c0       	rjmp	.+40     	; 0x1d2 <__udivdi3+0xe8>
     1aa:	20 e0       	ldi	r18, 0x00	; 0
     1ac:	22 16       	cp	r2, r18
     1ae:	20 e0       	ldi	r18, 0x00	; 0
     1b0:	32 06       	cpc	r3, r18
     1b2:	20 e0       	ldi	r18, 0x00	; 0
     1b4:	42 06       	cpc	r4, r18
     1b6:	21 e0       	ldi	r18, 0x01	; 1
     1b8:	52 06       	cpc	r5, r18
     1ba:	30 f0       	brcs	.+12     	; 0x1c8 <__udivdi3+0xde>
     1bc:	38 e1       	ldi	r19, 0x18	; 24
     1be:	e3 2e       	mov	r14, r19
     1c0:	f1 2c       	mov	r15, r1
     1c2:	01 2d       	mov	r16, r1
     1c4:	11 2d       	mov	r17, r1
     1c6:	05 c0       	rjmp	.+10     	; 0x1d2 <__udivdi3+0xe8>
     1c8:	20 e1       	ldi	r18, 0x10	; 16
     1ca:	e2 2e       	mov	r14, r18
     1cc:	f1 2c       	mov	r15, r1
     1ce:	01 2d       	mov	r16, r1
     1d0:	11 2d       	mov	r17, r1
     1d2:	d2 01       	movw	r26, r4
     1d4:	c1 01       	movw	r24, r2
     1d6:	0e 2c       	mov	r0, r14
     1d8:	04 c0       	rjmp	.+8      	; 0x1e2 <__udivdi3+0xf8>
     1da:	b6 95       	lsr	r27
     1dc:	a7 95       	ror	r26
     1de:	97 95       	ror	r25
     1e0:	87 95       	ror	r24
     1e2:	0a 94       	dec	r0
     1e4:	d2 f7       	brpl	.-12     	; 0x1da <__udivdi3+0xf0>
     1e6:	88 59       	subi	r24, 0x98	; 152
     1e8:	9f 4f       	sbci	r25, 0xFF	; 255
     1ea:	dc 01       	movw	r26, r24
     1ec:	2c 91       	ld	r18, X
     1ee:	80 e2       	ldi	r24, 0x20	; 32
     1f0:	90 e0       	ldi	r25, 0x00	; 0
     1f2:	a0 e0       	ldi	r26, 0x00	; 0
     1f4:	b0 e0       	ldi	r27, 0x00	; 0
     1f6:	8e 19       	sub	r24, r14
     1f8:	9f 09       	sbc	r25, r15
     1fa:	a0 0b       	sbc	r26, r16
     1fc:	b1 0b       	sbc	r27, r17
     1fe:	7c 01       	movw	r14, r24
     200:	8d 01       	movw	r16, r26
     202:	e2 1a       	sub	r14, r18
     204:	f1 08       	sbc	r15, r1
     206:	01 09       	sbc	r16, r1
     208:	11 09       	sbc	r17, r1
     20a:	e1 14       	cp	r14, r1
     20c:	f1 04       	cpc	r15, r1
     20e:	01 05       	cpc	r16, r1
     210:	11 05       	cpc	r17, r1
     212:	a1 f1       	breq	.+104    	; 0x27c <__udivdi3+0x192>
     214:	0e 2c       	mov	r0, r14
     216:	04 c0       	rjmp	.+8      	; 0x220 <__udivdi3+0x136>
     218:	22 0c       	add	r2, r2
     21a:	33 1c       	adc	r3, r3
     21c:	44 1c       	adc	r4, r4
     21e:	55 1c       	adc	r5, r5
     220:	0a 94       	dec	r0
     222:	d2 f7       	brpl	.-12     	; 0x218 <__udivdi3+0x12e>
     224:	a4 01       	movw	r20, r8
     226:	93 01       	movw	r18, r6
     228:	0e 2c       	mov	r0, r14
     22a:	04 c0       	rjmp	.+8      	; 0x234 <__udivdi3+0x14a>
     22c:	22 0f       	add	r18, r18
     22e:	33 1f       	adc	r19, r19
     230:	44 1f       	adc	r20, r20
     232:	55 1f       	adc	r21, r21
     234:	0a 94       	dec	r0
     236:	d2 f7       	brpl	.-12     	; 0x22c <__udivdi3+0x142>
     238:	80 e2       	ldi	r24, 0x20	; 32
     23a:	90 e0       	ldi	r25, 0x00	; 0
     23c:	8e 19       	sub	r24, r14
     23e:	9f 09       	sbc	r25, r15
     240:	6d a4       	ldd	r6, Y+45	; 0x2d
     242:	7e a4       	ldd	r7, Y+46	; 0x2e
     244:	8f a4       	ldd	r8, Y+47	; 0x2f
     246:	98 a8       	ldd	r9, Y+48	; 0x30
     248:	04 c0       	rjmp	.+8      	; 0x252 <__udivdi3+0x168>
     24a:	96 94       	lsr	r9
     24c:	87 94       	ror	r8
     24e:	77 94       	ror	r7
     250:	67 94       	ror	r6
     252:	8a 95       	dec	r24
     254:	d2 f7       	brpl	.-12     	; 0x24a <__udivdi3+0x160>
     256:	62 2a       	or	r6, r18
     258:	73 2a       	or	r7, r19
     25a:	84 2a       	or	r8, r20
     25c:	95 2a       	or	r9, r21
     25e:	ad a4       	ldd	r10, Y+45	; 0x2d
     260:	be a4       	ldd	r11, Y+46	; 0x2e
     262:	cf a4       	ldd	r12, Y+47	; 0x2f
     264:	d8 a8       	ldd	r13, Y+48	; 0x30
     266:	04 c0       	rjmp	.+8      	; 0x270 <__udivdi3+0x186>
     268:	aa 0c       	add	r10, r10
     26a:	bb 1c       	adc	r11, r11
     26c:	cc 1c       	adc	r12, r12
     26e:	dd 1c       	adc	r13, r13
     270:	ea 94       	dec	r14
     272:	d2 f7       	brpl	.-12     	; 0x268 <__udivdi3+0x17e>
     274:	ad a6       	std	Y+45, r10	; 0x2d
     276:	be a6       	std	Y+46, r11	; 0x2e
     278:	cf a6       	std	Y+47, r12	; 0x2f
     27a:	d8 aa       	std	Y+48, r13	; 0x30
     27c:	62 01       	movw	r12, r4
     27e:	ee 24       	eor	r14, r14
     280:	ff 24       	eor	r15, r15
     282:	cd aa       	std	Y+53, r12	; 0x35
     284:	de aa       	std	Y+54, r13	; 0x36
     286:	ef aa       	std	Y+55, r14	; 0x37
     288:	f8 ae       	std	Y+56, r15	; 0x38
     28a:	92 01       	movw	r18, r4
     28c:	81 01       	movw	r16, r2
     28e:	20 70       	andi	r18, 0x00	; 0
     290:	30 70       	andi	r19, 0x00	; 0
     292:	09 af       	std	Y+57, r16	; 0x39
     294:	1a af       	std	Y+58, r17	; 0x3a
     296:	2b af       	std	Y+59, r18	; 0x3b
     298:	3c af       	std	Y+60, r19	; 0x3c
     29a:	c4 01       	movw	r24, r8
     29c:	b3 01       	movw	r22, r6
     29e:	a7 01       	movw	r20, r14
     2a0:	96 01       	movw	r18, r12
     2a2:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
     2a6:	7b 01       	movw	r14, r22
     2a8:	8c 01       	movw	r16, r24
     2aa:	c4 01       	movw	r24, r8
     2ac:	b3 01       	movw	r22, r6
     2ae:	2d a9       	ldd	r18, Y+53	; 0x35
     2b0:	3e a9       	ldd	r19, Y+54	; 0x36
     2b2:	4f a9       	ldd	r20, Y+55	; 0x37
     2b4:	58 ad       	ldd	r21, Y+56	; 0x38
     2b6:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
     2ba:	c9 01       	movw	r24, r18
     2bc:	da 01       	movw	r26, r20
     2be:	3c 01       	movw	r6, r24
     2c0:	4d 01       	movw	r8, r26
     2c2:	c4 01       	movw	r24, r8
     2c4:	b3 01       	movw	r22, r6
     2c6:	29 ad       	ldd	r18, Y+57	; 0x39
     2c8:	3a ad       	ldd	r19, Y+58	; 0x3a
     2ca:	4b ad       	ldd	r20, Y+59	; 0x3b
     2cc:	5c ad       	ldd	r21, Y+60	; 0x3c
     2ce:	0e 94 13 2b 	call	0x5626	; 0x5626 <__mulsi3>
     2d2:	9b 01       	movw	r18, r22
     2d4:	ac 01       	movw	r20, r24
     2d6:	87 01       	movw	r16, r14
     2d8:	ff 24       	eor	r15, r15
     2da:	ee 24       	eor	r14, r14
     2dc:	ad a4       	ldd	r10, Y+45	; 0x2d
     2de:	be a4       	ldd	r11, Y+46	; 0x2e
     2e0:	cf a4       	ldd	r12, Y+47	; 0x2f
     2e2:	d8 a8       	ldd	r13, Y+48	; 0x30
     2e4:	c6 01       	movw	r24, r12
     2e6:	aa 27       	eor	r26, r26
     2e8:	bb 27       	eor	r27, r27
     2ea:	57 01       	movw	r10, r14
     2ec:	68 01       	movw	r12, r16
     2ee:	a8 2a       	or	r10, r24
     2f0:	b9 2a       	or	r11, r25
     2f2:	ca 2a       	or	r12, r26
     2f4:	db 2a       	or	r13, r27
     2f6:	a2 16       	cp	r10, r18
     2f8:	b3 06       	cpc	r11, r19
     2fa:	c4 06       	cpc	r12, r20
     2fc:	d5 06       	cpc	r13, r21
     2fe:	e0 f4       	brcc	.+56     	; 0x338 <__udivdi3+0x24e>
     300:	08 94       	sec
     302:	61 08       	sbc	r6, r1
     304:	71 08       	sbc	r7, r1
     306:	81 08       	sbc	r8, r1
     308:	91 08       	sbc	r9, r1
     30a:	a2 0c       	add	r10, r2
     30c:	b3 1c       	adc	r11, r3
     30e:	c4 1c       	adc	r12, r4
     310:	d5 1c       	adc	r13, r5
     312:	a2 14       	cp	r10, r2
     314:	b3 04       	cpc	r11, r3
     316:	c4 04       	cpc	r12, r4
     318:	d5 04       	cpc	r13, r5
     31a:	70 f0       	brcs	.+28     	; 0x338 <__udivdi3+0x24e>
     31c:	a2 16       	cp	r10, r18
     31e:	b3 06       	cpc	r11, r19
     320:	c4 06       	cpc	r12, r20
     322:	d5 06       	cpc	r13, r21
     324:	48 f4       	brcc	.+18     	; 0x338 <__udivdi3+0x24e>
     326:	08 94       	sec
     328:	61 08       	sbc	r6, r1
     32a:	71 08       	sbc	r7, r1
     32c:	81 08       	sbc	r8, r1
     32e:	91 08       	sbc	r9, r1
     330:	a2 0c       	add	r10, r2
     332:	b3 1c       	adc	r11, r3
     334:	c4 1c       	adc	r12, r4
     336:	d5 1c       	adc	r13, r5
     338:	a2 1a       	sub	r10, r18
     33a:	b3 0a       	sbc	r11, r19
     33c:	c4 0a       	sbc	r12, r20
     33e:	d5 0a       	sbc	r13, r21
     340:	c6 01       	movw	r24, r12
     342:	b5 01       	movw	r22, r10
     344:	2d a9       	ldd	r18, Y+53	; 0x35
     346:	3e a9       	ldd	r19, Y+54	; 0x36
     348:	4f a9       	ldd	r20, Y+55	; 0x37
     34a:	58 ad       	ldd	r21, Y+56	; 0x38
     34c:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
     350:	7b 01       	movw	r14, r22
     352:	8c 01       	movw	r16, r24
     354:	c6 01       	movw	r24, r12
     356:	b5 01       	movw	r22, r10
     358:	2d a9       	ldd	r18, Y+53	; 0x35
     35a:	3e a9       	ldd	r19, Y+54	; 0x36
     35c:	4f a9       	ldd	r20, Y+55	; 0x37
     35e:	58 ad       	ldd	r21, Y+56	; 0x38
     360:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
     364:	c9 01       	movw	r24, r18
     366:	da 01       	movw	r26, r20
     368:	5c 01       	movw	r10, r24
     36a:	6d 01       	movw	r12, r26
     36c:	c6 01       	movw	r24, r12
     36e:	b5 01       	movw	r22, r10
     370:	29 ad       	ldd	r18, Y+57	; 0x39
     372:	3a ad       	ldd	r19, Y+58	; 0x3a
     374:	4b ad       	ldd	r20, Y+59	; 0x3b
     376:	5c ad       	ldd	r21, Y+60	; 0x3c
     378:	0e 94 13 2b 	call	0x5626	; 0x5626 <__mulsi3>
     37c:	9b 01       	movw	r18, r22
     37e:	ac 01       	movw	r20, r24
     380:	87 01       	movw	r16, r14
     382:	ff 24       	eor	r15, r15
     384:	ee 24       	eor	r14, r14
     386:	8d a5       	ldd	r24, Y+45	; 0x2d
     388:	9e a5       	ldd	r25, Y+46	; 0x2e
     38a:	af a5       	ldd	r26, Y+47	; 0x2f
     38c:	b8 a9       	ldd	r27, Y+48	; 0x30
     38e:	a0 70       	andi	r26, 0x00	; 0
     390:	b0 70       	andi	r27, 0x00	; 0
     392:	e8 2a       	or	r14, r24
     394:	f9 2a       	or	r15, r25
     396:	0a 2b       	or	r16, r26
     398:	1b 2b       	or	r17, r27
     39a:	e2 16       	cp	r14, r18
     39c:	f3 06       	cpc	r15, r19
     39e:	04 07       	cpc	r16, r20
     3a0:	15 07       	cpc	r17, r21
     3a2:	c0 f4       	brcc	.+48     	; 0x3d4 <__udivdi3+0x2ea>
     3a4:	08 94       	sec
     3a6:	a1 08       	sbc	r10, r1
     3a8:	b1 08       	sbc	r11, r1
     3aa:	c1 08       	sbc	r12, r1
     3ac:	d1 08       	sbc	r13, r1
     3ae:	e2 0c       	add	r14, r2
     3b0:	f3 1c       	adc	r15, r3
     3b2:	04 1d       	adc	r16, r4
     3b4:	15 1d       	adc	r17, r5
     3b6:	e2 14       	cp	r14, r2
     3b8:	f3 04       	cpc	r15, r3
     3ba:	04 05       	cpc	r16, r4
     3bc:	15 05       	cpc	r17, r5
     3be:	50 f0       	brcs	.+20     	; 0x3d4 <__udivdi3+0x2ea>
     3c0:	e2 16       	cp	r14, r18
     3c2:	f3 06       	cpc	r15, r19
     3c4:	04 07       	cpc	r16, r20
     3c6:	15 07       	cpc	r17, r21
     3c8:	28 f4       	brcc	.+10     	; 0x3d4 <__udivdi3+0x2ea>
     3ca:	08 94       	sec
     3cc:	a1 08       	sbc	r10, r1
     3ce:	b1 08       	sbc	r11, r1
     3d0:	c1 08       	sbc	r12, r1
     3d2:	d1 08       	sbc	r13, r1
     3d4:	d3 01       	movw	r26, r6
     3d6:	99 27       	eor	r25, r25
     3d8:	88 27       	eor	r24, r24
     3da:	86 01       	movw	r16, r12
     3dc:	75 01       	movw	r14, r10
     3de:	e8 2a       	or	r14, r24
     3e0:	f9 2a       	or	r15, r25
     3e2:	0a 2b       	or	r16, r26
     3e4:	1b 2b       	or	r17, r27
     3e6:	e9 aa       	std	Y+49, r14	; 0x31
     3e8:	fa aa       	std	Y+50, r15	; 0x32
     3ea:	0b ab       	std	Y+51, r16	; 0x33
     3ec:	1c ab       	std	Y+52, r17	; 0x34
     3ee:	cf c4       	rjmp	.+2462   	; 0xd8e <__stack+0x52f>
     3f0:	21 14       	cp	r2, r1
     3f2:	31 04       	cpc	r3, r1
     3f4:	41 04       	cpc	r4, r1
     3f6:	51 04       	cpc	r5, r1
     3f8:	71 f4       	brne	.+28     	; 0x416 <__udivdi3+0x32c>
     3fa:	61 e0       	ldi	r22, 0x01	; 1
     3fc:	70 e0       	ldi	r23, 0x00	; 0
     3fe:	80 e0       	ldi	r24, 0x00	; 0
     400:	90 e0       	ldi	r25, 0x00	; 0
     402:	20 e0       	ldi	r18, 0x00	; 0
     404:	30 e0       	ldi	r19, 0x00	; 0
     406:	40 e0       	ldi	r20, 0x00	; 0
     408:	50 e0       	ldi	r21, 0x00	; 0
     40a:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
     40e:	c9 01       	movw	r24, r18
     410:	da 01       	movw	r26, r20
     412:	1c 01       	movw	r2, r24
     414:	2d 01       	movw	r4, r26
     416:	00 e0       	ldi	r16, 0x00	; 0
     418:	20 16       	cp	r2, r16
     41a:	00 e0       	ldi	r16, 0x00	; 0
     41c:	30 06       	cpc	r3, r16
     41e:	01 e0       	ldi	r16, 0x01	; 1
     420:	40 06       	cpc	r4, r16
     422:	00 e0       	ldi	r16, 0x00	; 0
     424:	50 06       	cpc	r5, r16
     426:	88 f4       	brcc	.+34     	; 0x44a <__udivdi3+0x360>
     428:	1f ef       	ldi	r17, 0xFF	; 255
     42a:	21 16       	cp	r2, r17
     42c:	31 04       	cpc	r3, r1
     42e:	41 04       	cpc	r4, r1
     430:	51 04       	cpc	r5, r1
     432:	31 f0       	breq	.+12     	; 0x440 <__udivdi3+0x356>
     434:	28 f0       	brcs	.+10     	; 0x440 <__udivdi3+0x356>
     436:	48 e0       	ldi	r20, 0x08	; 8
     438:	50 e0       	ldi	r21, 0x00	; 0
     43a:	60 e0       	ldi	r22, 0x00	; 0
     43c:	70 e0       	ldi	r23, 0x00	; 0
     43e:	17 c0       	rjmp	.+46     	; 0x46e <__udivdi3+0x384>
     440:	40 e0       	ldi	r20, 0x00	; 0
     442:	50 e0       	ldi	r21, 0x00	; 0
     444:	60 e0       	ldi	r22, 0x00	; 0
     446:	70 e0       	ldi	r23, 0x00	; 0
     448:	12 c0       	rjmp	.+36     	; 0x46e <__udivdi3+0x384>
     44a:	20 e0       	ldi	r18, 0x00	; 0
     44c:	22 16       	cp	r2, r18
     44e:	20 e0       	ldi	r18, 0x00	; 0
     450:	32 06       	cpc	r3, r18
     452:	20 e0       	ldi	r18, 0x00	; 0
     454:	42 06       	cpc	r4, r18
     456:	21 e0       	ldi	r18, 0x01	; 1
     458:	52 06       	cpc	r5, r18
     45a:	28 f0       	brcs	.+10     	; 0x466 <__udivdi3+0x37c>
     45c:	48 e1       	ldi	r20, 0x18	; 24
     45e:	50 e0       	ldi	r21, 0x00	; 0
     460:	60 e0       	ldi	r22, 0x00	; 0
     462:	70 e0       	ldi	r23, 0x00	; 0
     464:	04 c0       	rjmp	.+8      	; 0x46e <__udivdi3+0x384>
     466:	40 e1       	ldi	r20, 0x10	; 16
     468:	50 e0       	ldi	r21, 0x00	; 0
     46a:	60 e0       	ldi	r22, 0x00	; 0
     46c:	70 e0       	ldi	r23, 0x00	; 0
     46e:	d2 01       	movw	r26, r4
     470:	c1 01       	movw	r24, r2
     472:	04 2e       	mov	r0, r20
     474:	04 c0       	rjmp	.+8      	; 0x47e <__udivdi3+0x394>
     476:	b6 95       	lsr	r27
     478:	a7 95       	ror	r26
     47a:	97 95       	ror	r25
     47c:	87 95       	ror	r24
     47e:	0a 94       	dec	r0
     480:	d2 f7       	brpl	.-12     	; 0x476 <__udivdi3+0x38c>
     482:	88 59       	subi	r24, 0x98	; 152
     484:	9f 4f       	sbci	r25, 0xFF	; 255
     486:	dc 01       	movw	r26, r24
     488:	2c 91       	ld	r18, X
     48a:	e0 e2       	ldi	r30, 0x20	; 32
     48c:	ee 2e       	mov	r14, r30
     48e:	f1 2c       	mov	r15, r1
     490:	01 2d       	mov	r16, r1
     492:	11 2d       	mov	r17, r1
     494:	d8 01       	movw	r26, r16
     496:	c7 01       	movw	r24, r14
     498:	84 1b       	sub	r24, r20
     49a:	95 0b       	sbc	r25, r21
     49c:	a6 0b       	sbc	r26, r22
     49e:	b7 0b       	sbc	r27, r23
     4a0:	82 1b       	sub	r24, r18
     4a2:	91 09       	sbc	r25, r1
     4a4:	a1 09       	sbc	r26, r1
     4a6:	b1 09       	sbc	r27, r1
     4a8:	00 97       	sbiw	r24, 0x00	; 0
     4aa:	a1 05       	cpc	r26, r1
     4ac:	b1 05       	cpc	r27, r1
     4ae:	61 f4       	brne	.+24     	; 0x4c8 <__udivdi3+0x3de>
     4b0:	64 01       	movw	r12, r8
     4b2:	53 01       	movw	r10, r6
     4b4:	a2 18       	sub	r10, r2
     4b6:	b3 08       	sbc	r11, r3
     4b8:	c4 08       	sbc	r12, r4
     4ba:	d5 08       	sbc	r13, r5
     4bc:	31 e0       	ldi	r19, 0x01	; 1
     4be:	63 2e       	mov	r6, r19
     4c0:	71 2c       	mov	r7, r1
     4c2:	81 2c       	mov	r8, r1
     4c4:	91 2c       	mov	r9, r1
     4c6:	1e c1       	rjmp	.+572    	; 0x704 <__udivdi3+0x61a>
     4c8:	6f 96       	adiw	r28, 0x1f	; 31
     4ca:	8f af       	std	Y+63, r24	; 0x3f
     4cc:	6f 97       	sbiw	r28, 0x1f	; 31
     4ce:	08 2e       	mov	r0, r24
     4d0:	04 c0       	rjmp	.+8      	; 0x4da <__udivdi3+0x3f0>
     4d2:	22 0c       	add	r2, r2
     4d4:	33 1c       	adc	r3, r3
     4d6:	44 1c       	adc	r4, r4
     4d8:	55 1c       	adc	r5, r5
     4da:	0a 94       	dec	r0
     4dc:	d2 f7       	brpl	.-12     	; 0x4d2 <__udivdi3+0x3e8>
     4de:	ee 2d       	mov	r30, r14
     4e0:	e8 1b       	sub	r30, r24
     4e2:	64 01       	movw	r12, r8
     4e4:	53 01       	movw	r10, r6
     4e6:	0e 2e       	mov	r0, r30
     4e8:	04 c0       	rjmp	.+8      	; 0x4f2 <__udivdi3+0x408>
     4ea:	d6 94       	lsr	r13
     4ec:	c7 94       	ror	r12
     4ee:	b7 94       	ror	r11
     4f0:	a7 94       	ror	r10
     4f2:	0a 94       	dec	r0
     4f4:	d2 f7       	brpl	.-12     	; 0x4ea <__udivdi3+0x400>
     4f6:	a4 01       	movw	r20, r8
     4f8:	93 01       	movw	r18, r6
     4fa:	6f 96       	adiw	r28, 0x1f	; 31
     4fc:	0f ac       	ldd	r0, Y+63	; 0x3f
     4fe:	6f 97       	sbiw	r28, 0x1f	; 31
     500:	04 c0       	rjmp	.+8      	; 0x50a <__udivdi3+0x420>
     502:	22 0f       	add	r18, r18
     504:	33 1f       	adc	r19, r19
     506:	44 1f       	adc	r20, r20
     508:	55 1f       	adc	r21, r21
     50a:	0a 94       	dec	r0
     50c:	d2 f7       	brpl	.-12     	; 0x502 <__udivdi3+0x418>
     50e:	6d a4       	ldd	r6, Y+45	; 0x2d
     510:	7e a4       	ldd	r7, Y+46	; 0x2e
     512:	8f a4       	ldd	r8, Y+47	; 0x2f
     514:	98 a8       	ldd	r9, Y+48	; 0x30
     516:	0e 2e       	mov	r0, r30
     518:	04 c0       	rjmp	.+8      	; 0x522 <__udivdi3+0x438>
     51a:	96 94       	lsr	r9
     51c:	87 94       	ror	r8
     51e:	77 94       	ror	r7
     520:	67 94       	ror	r6
     522:	0a 94       	dec	r0
     524:	d2 f7       	brpl	.-12     	; 0x51a <__udivdi3+0x430>
     526:	84 01       	movw	r16, r8
     528:	73 01       	movw	r14, r6
     52a:	e2 2a       	or	r14, r18
     52c:	f3 2a       	or	r15, r19
     52e:	04 2b       	or	r16, r20
     530:	15 2b       	or	r17, r21
     532:	e9 a6       	std	Y+41, r14	; 0x29
     534:	fa a6       	std	Y+42, r15	; 0x2a
     536:	0b a7       	std	Y+43, r16	; 0x2b
     538:	1c a7       	std	Y+44, r17	; 0x2c
     53a:	32 01       	movw	r6, r4
     53c:	88 24       	eor	r8, r8
     53e:	99 24       	eor	r9, r9
     540:	92 01       	movw	r18, r4
     542:	81 01       	movw	r16, r2
     544:	20 70       	andi	r18, 0x00	; 0
     546:	30 70       	andi	r19, 0x00	; 0
     548:	21 96       	adiw	r28, 0x01	; 1
     54a:	0c af       	std	Y+60, r16	; 0x3c
     54c:	1d af       	std	Y+61, r17	; 0x3d
     54e:	2e af       	std	Y+62, r18	; 0x3e
     550:	3f af       	std	Y+63, r19	; 0x3f
     552:	21 97       	sbiw	r28, 0x01	; 1
     554:	c6 01       	movw	r24, r12
     556:	b5 01       	movw	r22, r10
     558:	a4 01       	movw	r20, r8
     55a:	93 01       	movw	r18, r6
     55c:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
     560:	7b 01       	movw	r14, r22
     562:	8c 01       	movw	r16, r24
     564:	c6 01       	movw	r24, r12
     566:	b5 01       	movw	r22, r10
     568:	a4 01       	movw	r20, r8
     56a:	93 01       	movw	r18, r6
     56c:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
     570:	c9 01       	movw	r24, r18
     572:	da 01       	movw	r26, r20
     574:	25 96       	adiw	r28, 0x05	; 5
     576:	8c af       	std	Y+60, r24	; 0x3c
     578:	9d af       	std	Y+61, r25	; 0x3d
     57a:	ae af       	std	Y+62, r26	; 0x3e
     57c:	bf af       	std	Y+63, r27	; 0x3f
     57e:	25 97       	sbiw	r28, 0x05	; 5
     580:	bc 01       	movw	r22, r24
     582:	cd 01       	movw	r24, r26
     584:	21 96       	adiw	r28, 0x01	; 1
     586:	2c ad       	ldd	r18, Y+60	; 0x3c
     588:	3d ad       	ldd	r19, Y+61	; 0x3d
     58a:	4e ad       	ldd	r20, Y+62	; 0x3e
     58c:	5f ad       	ldd	r21, Y+63	; 0x3f
     58e:	21 97       	sbiw	r28, 0x01	; 1
     590:	0e 94 13 2b 	call	0x5626	; 0x5626 <__mulsi3>
     594:	9b 01       	movw	r18, r22
     596:	ac 01       	movw	r20, r24
     598:	87 01       	movw	r16, r14
     59a:	ff 24       	eor	r15, r15
     59c:	ee 24       	eor	r14, r14
     59e:	a9 a4       	ldd	r10, Y+41	; 0x29
     5a0:	ba a4       	ldd	r11, Y+42	; 0x2a
     5a2:	cb a4       	ldd	r12, Y+43	; 0x2b
     5a4:	dc a4       	ldd	r13, Y+44	; 0x2c
     5a6:	c6 01       	movw	r24, r12
     5a8:	aa 27       	eor	r26, r26
     5aa:	bb 27       	eor	r27, r27
     5ac:	5c 01       	movw	r10, r24
     5ae:	6d 01       	movw	r12, r26
     5b0:	ae 28       	or	r10, r14
     5b2:	bf 28       	or	r11, r15
     5b4:	c0 2a       	or	r12, r16
     5b6:	d1 2a       	or	r13, r17
     5b8:	a2 16       	cp	r10, r18
     5ba:	b3 06       	cpc	r11, r19
     5bc:	c4 06       	cpc	r12, r20
     5be:	d5 06       	cpc	r13, r21
     5c0:	60 f5       	brcc	.+88     	; 0x61a <__udivdi3+0x530>
     5c2:	25 96       	adiw	r28, 0x05	; 5
     5c4:	6c ad       	ldd	r22, Y+60	; 0x3c
     5c6:	7d ad       	ldd	r23, Y+61	; 0x3d
     5c8:	8e ad       	ldd	r24, Y+62	; 0x3e
     5ca:	9f ad       	ldd	r25, Y+63	; 0x3f
     5cc:	25 97       	sbiw	r28, 0x05	; 5
     5ce:	61 50       	subi	r22, 0x01	; 1
     5d0:	70 40       	sbci	r23, 0x00	; 0
     5d2:	80 40       	sbci	r24, 0x00	; 0
     5d4:	90 40       	sbci	r25, 0x00	; 0
     5d6:	25 96       	adiw	r28, 0x05	; 5
     5d8:	6c af       	std	Y+60, r22	; 0x3c
     5da:	7d af       	std	Y+61, r23	; 0x3d
     5dc:	8e af       	std	Y+62, r24	; 0x3e
     5de:	9f af       	std	Y+63, r25	; 0x3f
     5e0:	25 97       	sbiw	r28, 0x05	; 5
     5e2:	a2 0c       	add	r10, r2
     5e4:	b3 1c       	adc	r11, r3
     5e6:	c4 1c       	adc	r12, r4
     5e8:	d5 1c       	adc	r13, r5
     5ea:	a2 14       	cp	r10, r2
     5ec:	b3 04       	cpc	r11, r3
     5ee:	c4 04       	cpc	r12, r4
     5f0:	d5 04       	cpc	r13, r5
     5f2:	98 f0       	brcs	.+38     	; 0x61a <__udivdi3+0x530>
     5f4:	a2 16       	cp	r10, r18
     5f6:	b3 06       	cpc	r11, r19
     5f8:	c4 06       	cpc	r12, r20
     5fa:	d5 06       	cpc	r13, r21
     5fc:	70 f4       	brcc	.+28     	; 0x61a <__udivdi3+0x530>
     5fe:	61 50       	subi	r22, 0x01	; 1
     600:	70 40       	sbci	r23, 0x00	; 0
     602:	80 40       	sbci	r24, 0x00	; 0
     604:	90 40       	sbci	r25, 0x00	; 0
     606:	25 96       	adiw	r28, 0x05	; 5
     608:	6c af       	std	Y+60, r22	; 0x3c
     60a:	7d af       	std	Y+61, r23	; 0x3d
     60c:	8e af       	std	Y+62, r24	; 0x3e
     60e:	9f af       	std	Y+63, r25	; 0x3f
     610:	25 97       	sbiw	r28, 0x05	; 5
     612:	a2 0c       	add	r10, r2
     614:	b3 1c       	adc	r11, r3
     616:	c4 1c       	adc	r12, r4
     618:	d5 1c       	adc	r13, r5
     61a:	a2 1a       	sub	r10, r18
     61c:	b3 0a       	sbc	r11, r19
     61e:	c4 0a       	sbc	r12, r20
     620:	d5 0a       	sbc	r13, r21
     622:	c6 01       	movw	r24, r12
     624:	b5 01       	movw	r22, r10
     626:	a4 01       	movw	r20, r8
     628:	93 01       	movw	r18, r6
     62a:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
     62e:	7b 01       	movw	r14, r22
     630:	8c 01       	movw	r16, r24
     632:	c6 01       	movw	r24, r12
     634:	b5 01       	movw	r22, r10
     636:	a4 01       	movw	r20, r8
     638:	93 01       	movw	r18, r6
     63a:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
     63e:	c9 01       	movw	r24, r18
     640:	da 01       	movw	r26, r20
     642:	3c 01       	movw	r6, r24
     644:	4d 01       	movw	r8, r26
     646:	c4 01       	movw	r24, r8
     648:	b3 01       	movw	r22, r6
     64a:	21 96       	adiw	r28, 0x01	; 1
     64c:	2c ad       	ldd	r18, Y+60	; 0x3c
     64e:	3d ad       	ldd	r19, Y+61	; 0x3d
     650:	4e ad       	ldd	r20, Y+62	; 0x3e
     652:	5f ad       	ldd	r21, Y+63	; 0x3f
     654:	21 97       	sbiw	r28, 0x01	; 1
     656:	0e 94 13 2b 	call	0x5626	; 0x5626 <__mulsi3>
     65a:	9b 01       	movw	r18, r22
     65c:	ac 01       	movw	r20, r24
     65e:	87 01       	movw	r16, r14
     660:	ff 24       	eor	r15, r15
     662:	ee 24       	eor	r14, r14
     664:	89 a5       	ldd	r24, Y+41	; 0x29
     666:	9a a5       	ldd	r25, Y+42	; 0x2a
     668:	ab a5       	ldd	r26, Y+43	; 0x2b
     66a:	bc a5       	ldd	r27, Y+44	; 0x2c
     66c:	a0 70       	andi	r26, 0x00	; 0
     66e:	b0 70       	andi	r27, 0x00	; 0
     670:	57 01       	movw	r10, r14
     672:	68 01       	movw	r12, r16
     674:	a8 2a       	or	r10, r24
     676:	b9 2a       	or	r11, r25
     678:	ca 2a       	or	r12, r26
     67a:	db 2a       	or	r13, r27
     67c:	a2 16       	cp	r10, r18
     67e:	b3 06       	cpc	r11, r19
     680:	c4 06       	cpc	r12, r20
     682:	d5 06       	cpc	r13, r21
     684:	e0 f4       	brcc	.+56     	; 0x6be <__udivdi3+0x5d4>
     686:	08 94       	sec
     688:	61 08       	sbc	r6, r1
     68a:	71 08       	sbc	r7, r1
     68c:	81 08       	sbc	r8, r1
     68e:	91 08       	sbc	r9, r1
     690:	a2 0c       	add	r10, r2
     692:	b3 1c       	adc	r11, r3
     694:	c4 1c       	adc	r12, r4
     696:	d5 1c       	adc	r13, r5
     698:	a2 14       	cp	r10, r2
     69a:	b3 04       	cpc	r11, r3
     69c:	c4 04       	cpc	r12, r4
     69e:	d5 04       	cpc	r13, r5
     6a0:	70 f0       	brcs	.+28     	; 0x6be <__udivdi3+0x5d4>
     6a2:	a2 16       	cp	r10, r18
     6a4:	b3 06       	cpc	r11, r19
     6a6:	c4 06       	cpc	r12, r20
     6a8:	d5 06       	cpc	r13, r21
     6aa:	48 f4       	brcc	.+18     	; 0x6be <__udivdi3+0x5d4>
     6ac:	08 94       	sec
     6ae:	61 08       	sbc	r6, r1
     6b0:	71 08       	sbc	r7, r1
     6b2:	81 08       	sbc	r8, r1
     6b4:	91 08       	sbc	r9, r1
     6b6:	a2 0c       	add	r10, r2
     6b8:	b3 1c       	adc	r11, r3
     6ba:	c4 1c       	adc	r12, r4
     6bc:	d5 1c       	adc	r13, r5
     6be:	8d a5       	ldd	r24, Y+45	; 0x2d
     6c0:	9e a5       	ldd	r25, Y+46	; 0x2e
     6c2:	af a5       	ldd	r26, Y+47	; 0x2f
     6c4:	b8 a9       	ldd	r27, Y+48	; 0x30
     6c6:	6f 96       	adiw	r28, 0x1f	; 31
     6c8:	0f ac       	ldd	r0, Y+63	; 0x3f
     6ca:	6f 97       	sbiw	r28, 0x1f	; 31
     6cc:	04 c0       	rjmp	.+8      	; 0x6d6 <__udivdi3+0x5ec>
     6ce:	88 0f       	add	r24, r24
     6d0:	99 1f       	adc	r25, r25
     6d2:	aa 1f       	adc	r26, r26
     6d4:	bb 1f       	adc	r27, r27
     6d6:	0a 94       	dec	r0
     6d8:	d2 f7       	brpl	.-12     	; 0x6ce <__udivdi3+0x5e4>
     6da:	8d a7       	std	Y+45, r24	; 0x2d
     6dc:	9e a7       	std	Y+46, r25	; 0x2e
     6de:	af a7       	std	Y+47, r26	; 0x2f
     6e0:	b8 ab       	std	Y+48, r27	; 0x30
     6e2:	a2 1a       	sub	r10, r18
     6e4:	b3 0a       	sbc	r11, r19
     6e6:	c4 0a       	sbc	r12, r20
     6e8:	d5 0a       	sbc	r13, r21
     6ea:	25 96       	adiw	r28, 0x05	; 5
     6ec:	ec ac       	ldd	r14, Y+60	; 0x3c
     6ee:	fd ac       	ldd	r15, Y+61	; 0x3d
     6f0:	0e ad       	ldd	r16, Y+62	; 0x3e
     6f2:	1f ad       	ldd	r17, Y+63	; 0x3f
     6f4:	25 97       	sbiw	r28, 0x05	; 5
     6f6:	d7 01       	movw	r26, r14
     6f8:	99 27       	eor	r25, r25
     6fa:	88 27       	eor	r24, r24
     6fc:	68 2a       	or	r6, r24
     6fe:	79 2a       	or	r7, r25
     700:	8a 2a       	or	r8, r26
     702:	9b 2a       	or	r9, r27
     704:	82 01       	movw	r16, r4
     706:	22 27       	eor	r18, r18
     708:	33 27       	eor	r19, r19
     70a:	29 96       	adiw	r28, 0x09	; 9
     70c:	0c af       	std	Y+60, r16	; 0x3c
     70e:	1d af       	std	Y+61, r17	; 0x3d
     710:	2e af       	std	Y+62, r18	; 0x3e
     712:	3f af       	std	Y+63, r19	; 0x3f
     714:	29 97       	sbiw	r28, 0x09	; 9
     716:	a2 01       	movw	r20, r4
     718:	91 01       	movw	r18, r2
     71a:	40 70       	andi	r20, 0x00	; 0
     71c:	50 70       	andi	r21, 0x00	; 0
     71e:	2d 96       	adiw	r28, 0x0d	; 13
     720:	2c af       	std	Y+60, r18	; 0x3c
     722:	3d af       	std	Y+61, r19	; 0x3d
     724:	4e af       	std	Y+62, r20	; 0x3e
     726:	5f af       	std	Y+63, r21	; 0x3f
     728:	2d 97       	sbiw	r28, 0x0d	; 13
     72a:	c6 01       	movw	r24, r12
     72c:	b5 01       	movw	r22, r10
     72e:	29 96       	adiw	r28, 0x09	; 9
     730:	2c ad       	ldd	r18, Y+60	; 0x3c
     732:	3d ad       	ldd	r19, Y+61	; 0x3d
     734:	4e ad       	ldd	r20, Y+62	; 0x3e
     736:	5f ad       	ldd	r21, Y+63	; 0x3f
     738:	29 97       	sbiw	r28, 0x09	; 9
     73a:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
     73e:	7b 01       	movw	r14, r22
     740:	8c 01       	movw	r16, r24
     742:	c6 01       	movw	r24, r12
     744:	b5 01       	movw	r22, r10
     746:	29 96       	adiw	r28, 0x09	; 9
     748:	2c ad       	ldd	r18, Y+60	; 0x3c
     74a:	3d ad       	ldd	r19, Y+61	; 0x3d
     74c:	4e ad       	ldd	r20, Y+62	; 0x3e
     74e:	5f ad       	ldd	r21, Y+63	; 0x3f
     750:	29 97       	sbiw	r28, 0x09	; 9
     752:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
     756:	c9 01       	movw	r24, r18
     758:	da 01       	movw	r26, r20
     75a:	61 96       	adiw	r28, 0x11	; 17
     75c:	8c af       	std	Y+60, r24	; 0x3c
     75e:	9d af       	std	Y+61, r25	; 0x3d
     760:	ae af       	std	Y+62, r26	; 0x3e
     762:	bf af       	std	Y+63, r27	; 0x3f
     764:	61 97       	sbiw	r28, 0x11	; 17
     766:	bc 01       	movw	r22, r24
     768:	cd 01       	movw	r24, r26
     76a:	2d 96       	adiw	r28, 0x0d	; 13
     76c:	2c ad       	ldd	r18, Y+60	; 0x3c
     76e:	3d ad       	ldd	r19, Y+61	; 0x3d
     770:	4e ad       	ldd	r20, Y+62	; 0x3e
     772:	5f ad       	ldd	r21, Y+63	; 0x3f
     774:	2d 97       	sbiw	r28, 0x0d	; 13
     776:	0e 94 13 2b 	call	0x5626	; 0x5626 <__mulsi3>
     77a:	9b 01       	movw	r18, r22
     77c:	ac 01       	movw	r20, r24
     77e:	87 01       	movw	r16, r14
     780:	ff 24       	eor	r15, r15
     782:	ee 24       	eor	r14, r14
     784:	ad a4       	ldd	r10, Y+45	; 0x2d
     786:	be a4       	ldd	r11, Y+46	; 0x2e
     788:	cf a4       	ldd	r12, Y+47	; 0x2f
     78a:	d8 a8       	ldd	r13, Y+48	; 0x30
     78c:	c6 01       	movw	r24, r12
     78e:	aa 27       	eor	r26, r26
     790:	bb 27       	eor	r27, r27
     792:	57 01       	movw	r10, r14
     794:	68 01       	movw	r12, r16
     796:	a8 2a       	or	r10, r24
     798:	b9 2a       	or	r11, r25
     79a:	ca 2a       	or	r12, r26
     79c:	db 2a       	or	r13, r27
     79e:	a2 16       	cp	r10, r18
     7a0:	b3 06       	cpc	r11, r19
     7a2:	c4 06       	cpc	r12, r20
     7a4:	d5 06       	cpc	r13, r21
     7a6:	60 f5       	brcc	.+88     	; 0x800 <__udivdi3+0x716>
     7a8:	61 96       	adiw	r28, 0x11	; 17
     7aa:	6c ad       	ldd	r22, Y+60	; 0x3c
     7ac:	7d ad       	ldd	r23, Y+61	; 0x3d
     7ae:	8e ad       	ldd	r24, Y+62	; 0x3e
     7b0:	9f ad       	ldd	r25, Y+63	; 0x3f
     7b2:	61 97       	sbiw	r28, 0x11	; 17
     7b4:	61 50       	subi	r22, 0x01	; 1
     7b6:	70 40       	sbci	r23, 0x00	; 0
     7b8:	80 40       	sbci	r24, 0x00	; 0
     7ba:	90 40       	sbci	r25, 0x00	; 0
     7bc:	61 96       	adiw	r28, 0x11	; 17
     7be:	6c af       	std	Y+60, r22	; 0x3c
     7c0:	7d af       	std	Y+61, r23	; 0x3d
     7c2:	8e af       	std	Y+62, r24	; 0x3e
     7c4:	9f af       	std	Y+63, r25	; 0x3f
     7c6:	61 97       	sbiw	r28, 0x11	; 17
     7c8:	a2 0c       	add	r10, r2
     7ca:	b3 1c       	adc	r11, r3
     7cc:	c4 1c       	adc	r12, r4
     7ce:	d5 1c       	adc	r13, r5
     7d0:	a2 14       	cp	r10, r2
     7d2:	b3 04       	cpc	r11, r3
     7d4:	c4 04       	cpc	r12, r4
     7d6:	d5 04       	cpc	r13, r5
     7d8:	98 f0       	brcs	.+38     	; 0x800 <__udivdi3+0x716>
     7da:	a2 16       	cp	r10, r18
     7dc:	b3 06       	cpc	r11, r19
     7de:	c4 06       	cpc	r12, r20
     7e0:	d5 06       	cpc	r13, r21
     7e2:	70 f4       	brcc	.+28     	; 0x800 <__udivdi3+0x716>
     7e4:	61 50       	subi	r22, 0x01	; 1
     7e6:	70 40       	sbci	r23, 0x00	; 0
     7e8:	80 40       	sbci	r24, 0x00	; 0
     7ea:	90 40       	sbci	r25, 0x00	; 0
     7ec:	61 96       	adiw	r28, 0x11	; 17
     7ee:	6c af       	std	Y+60, r22	; 0x3c
     7f0:	7d af       	std	Y+61, r23	; 0x3d
     7f2:	8e af       	std	Y+62, r24	; 0x3e
     7f4:	9f af       	std	Y+63, r25	; 0x3f
     7f6:	61 97       	sbiw	r28, 0x11	; 17
     7f8:	a2 0c       	add	r10, r2
     7fa:	b3 1c       	adc	r11, r3
     7fc:	c4 1c       	adc	r12, r4
     7fe:	d5 1c       	adc	r13, r5
     800:	a2 1a       	sub	r10, r18
     802:	b3 0a       	sbc	r11, r19
     804:	c4 0a       	sbc	r12, r20
     806:	d5 0a       	sbc	r13, r21
     808:	c6 01       	movw	r24, r12
     80a:	b5 01       	movw	r22, r10
     80c:	29 96       	adiw	r28, 0x09	; 9
     80e:	2c ad       	ldd	r18, Y+60	; 0x3c
     810:	3d ad       	ldd	r19, Y+61	; 0x3d
     812:	4e ad       	ldd	r20, Y+62	; 0x3e
     814:	5f ad       	ldd	r21, Y+63	; 0x3f
     816:	29 97       	sbiw	r28, 0x09	; 9
     818:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
     81c:	7b 01       	movw	r14, r22
     81e:	8c 01       	movw	r16, r24
     820:	c6 01       	movw	r24, r12
     822:	b5 01       	movw	r22, r10
     824:	29 96       	adiw	r28, 0x09	; 9
     826:	2c ad       	ldd	r18, Y+60	; 0x3c
     828:	3d ad       	ldd	r19, Y+61	; 0x3d
     82a:	4e ad       	ldd	r20, Y+62	; 0x3e
     82c:	5f ad       	ldd	r21, Y+63	; 0x3f
     82e:	29 97       	sbiw	r28, 0x09	; 9
     830:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
     834:	c9 01       	movw	r24, r18
     836:	da 01       	movw	r26, r20
     838:	5c 01       	movw	r10, r24
     83a:	6d 01       	movw	r12, r26
     83c:	c6 01       	movw	r24, r12
     83e:	b5 01       	movw	r22, r10
     840:	2d 96       	adiw	r28, 0x0d	; 13
     842:	2c ad       	ldd	r18, Y+60	; 0x3c
     844:	3d ad       	ldd	r19, Y+61	; 0x3d
     846:	4e ad       	ldd	r20, Y+62	; 0x3e
     848:	5f ad       	ldd	r21, Y+63	; 0x3f
     84a:	2d 97       	sbiw	r28, 0x0d	; 13
     84c:	0e 94 13 2b 	call	0x5626	; 0x5626 <__mulsi3>
     850:	9b 01       	movw	r18, r22
     852:	ac 01       	movw	r20, r24
     854:	87 01       	movw	r16, r14
     856:	ff 24       	eor	r15, r15
     858:	ee 24       	eor	r14, r14
     85a:	8d a5       	ldd	r24, Y+45	; 0x2d
     85c:	9e a5       	ldd	r25, Y+46	; 0x2e
     85e:	af a5       	ldd	r26, Y+47	; 0x2f
     860:	b8 a9       	ldd	r27, Y+48	; 0x30
     862:	a0 70       	andi	r26, 0x00	; 0
     864:	b0 70       	andi	r27, 0x00	; 0
     866:	e8 2a       	or	r14, r24
     868:	f9 2a       	or	r15, r25
     86a:	0a 2b       	or	r16, r26
     86c:	1b 2b       	or	r17, r27
     86e:	e2 16       	cp	r14, r18
     870:	f3 06       	cpc	r15, r19
     872:	04 07       	cpc	r16, r20
     874:	15 07       	cpc	r17, r21
     876:	c0 f4       	brcc	.+48     	; 0x8a8 <__stack+0x49>
     878:	08 94       	sec
     87a:	a1 08       	sbc	r10, r1
     87c:	b1 08       	sbc	r11, r1
     87e:	c1 08       	sbc	r12, r1
     880:	d1 08       	sbc	r13, r1
     882:	e2 0c       	add	r14, r2
     884:	f3 1c       	adc	r15, r3
     886:	04 1d       	adc	r16, r4
     888:	15 1d       	adc	r17, r5
     88a:	e2 14       	cp	r14, r2
     88c:	f3 04       	cpc	r15, r3
     88e:	04 05       	cpc	r16, r4
     890:	15 05       	cpc	r17, r5
     892:	50 f0       	brcs	.+20     	; 0x8a8 <__stack+0x49>
     894:	e2 16       	cp	r14, r18
     896:	f3 06       	cpc	r15, r19
     898:	04 07       	cpc	r16, r20
     89a:	15 07       	cpc	r17, r21
     89c:	28 f4       	brcc	.+10     	; 0x8a8 <__stack+0x49>
     89e:	08 94       	sec
     8a0:	a1 08       	sbc	r10, r1
     8a2:	b1 08       	sbc	r11, r1
     8a4:	c1 08       	sbc	r12, r1
     8a6:	d1 08       	sbc	r13, r1
     8a8:	61 96       	adiw	r28, 0x11	; 17
     8aa:	ec ac       	ldd	r14, Y+60	; 0x3c
     8ac:	fd ac       	ldd	r15, Y+61	; 0x3d
     8ae:	0e ad       	ldd	r16, Y+62	; 0x3e
     8b0:	1f ad       	ldd	r17, Y+63	; 0x3f
     8b2:	61 97       	sbiw	r28, 0x11	; 17
     8b4:	d7 01       	movw	r26, r14
     8b6:	99 27       	eor	r25, r25
     8b8:	88 27       	eor	r24, r24
     8ba:	96 01       	movw	r18, r12
     8bc:	85 01       	movw	r16, r10
     8be:	08 2b       	or	r16, r24
     8c0:	19 2b       	or	r17, r25
     8c2:	2a 2b       	or	r18, r26
     8c4:	3b 2b       	or	r19, r27
     8c6:	09 ab       	std	Y+49, r16	; 0x31
     8c8:	1a ab       	std	Y+50, r17	; 0x32
     8ca:	2b ab       	std	Y+51, r18	; 0x33
     8cc:	3c ab       	std	Y+52, r19	; 0x34
     8ce:	62 c2       	rjmp	.+1220   	; 0xd94 <__stack+0x535>
     8d0:	6e 14       	cp	r6, r14
     8d2:	7f 04       	cpc	r7, r15
     8d4:	80 06       	cpc	r8, r16
     8d6:	91 06       	cpc	r9, r17
     8d8:	08 f4       	brcc	.+2      	; 0x8dc <__stack+0x7d>
     8da:	51 c2       	rjmp	.+1186   	; 0xd7e <__stack+0x51f>
     8dc:	20 e0       	ldi	r18, 0x00	; 0
     8de:	e2 16       	cp	r14, r18
     8e0:	20 e0       	ldi	r18, 0x00	; 0
     8e2:	f2 06       	cpc	r15, r18
     8e4:	21 e0       	ldi	r18, 0x01	; 1
     8e6:	02 07       	cpc	r16, r18
     8e8:	20 e0       	ldi	r18, 0x00	; 0
     8ea:	12 07       	cpc	r17, r18
     8ec:	88 f4       	brcc	.+34     	; 0x910 <__stack+0xb1>
     8ee:	3f ef       	ldi	r19, 0xFF	; 255
     8f0:	e3 16       	cp	r14, r19
     8f2:	f1 04       	cpc	r15, r1
     8f4:	01 05       	cpc	r16, r1
     8f6:	11 05       	cpc	r17, r1
     8f8:	31 f0       	breq	.+12     	; 0x906 <__stack+0xa7>
     8fa:	28 f0       	brcs	.+10     	; 0x906 <__stack+0xa7>
     8fc:	48 e0       	ldi	r20, 0x08	; 8
     8fe:	50 e0       	ldi	r21, 0x00	; 0
     900:	60 e0       	ldi	r22, 0x00	; 0
     902:	70 e0       	ldi	r23, 0x00	; 0
     904:	17 c0       	rjmp	.+46     	; 0x934 <__stack+0xd5>
     906:	40 e0       	ldi	r20, 0x00	; 0
     908:	50 e0       	ldi	r21, 0x00	; 0
     90a:	60 e0       	ldi	r22, 0x00	; 0
     90c:	70 e0       	ldi	r23, 0x00	; 0
     90e:	12 c0       	rjmp	.+36     	; 0x934 <__stack+0xd5>
     910:	40 e0       	ldi	r20, 0x00	; 0
     912:	e4 16       	cp	r14, r20
     914:	40 e0       	ldi	r20, 0x00	; 0
     916:	f4 06       	cpc	r15, r20
     918:	40 e0       	ldi	r20, 0x00	; 0
     91a:	04 07       	cpc	r16, r20
     91c:	41 e0       	ldi	r20, 0x01	; 1
     91e:	14 07       	cpc	r17, r20
     920:	28 f0       	brcs	.+10     	; 0x92c <__stack+0xcd>
     922:	48 e1       	ldi	r20, 0x18	; 24
     924:	50 e0       	ldi	r21, 0x00	; 0
     926:	60 e0       	ldi	r22, 0x00	; 0
     928:	70 e0       	ldi	r23, 0x00	; 0
     92a:	04 c0       	rjmp	.+8      	; 0x934 <__stack+0xd5>
     92c:	40 e1       	ldi	r20, 0x10	; 16
     92e:	50 e0       	ldi	r21, 0x00	; 0
     930:	60 e0       	ldi	r22, 0x00	; 0
     932:	70 e0       	ldi	r23, 0x00	; 0
     934:	d8 01       	movw	r26, r16
     936:	c7 01       	movw	r24, r14
     938:	04 2e       	mov	r0, r20
     93a:	04 c0       	rjmp	.+8      	; 0x944 <__stack+0xe5>
     93c:	b6 95       	lsr	r27
     93e:	a7 95       	ror	r26
     940:	97 95       	ror	r25
     942:	87 95       	ror	r24
     944:	0a 94       	dec	r0
     946:	d2 f7       	brpl	.-12     	; 0x93c <__stack+0xdd>
     948:	88 59       	subi	r24, 0x98	; 152
     94a:	9f 4f       	sbci	r25, 0xFF	; 255
     94c:	dc 01       	movw	r26, r24
     94e:	2c 91       	ld	r18, X
     950:	30 e2       	ldi	r19, 0x20	; 32
     952:	a3 2e       	mov	r10, r19
     954:	b1 2c       	mov	r11, r1
     956:	c1 2c       	mov	r12, r1
     958:	d1 2c       	mov	r13, r1
     95a:	d6 01       	movw	r26, r12
     95c:	c5 01       	movw	r24, r10
     95e:	84 1b       	sub	r24, r20
     960:	95 0b       	sbc	r25, r21
     962:	a6 0b       	sbc	r26, r22
     964:	b7 0b       	sbc	r27, r23
     966:	82 1b       	sub	r24, r18
     968:	91 09       	sbc	r25, r1
     96a:	a1 09       	sbc	r26, r1
     96c:	b1 09       	sbc	r27, r1
     96e:	00 97       	sbiw	r24, 0x00	; 0
     970:	a1 05       	cpc	r26, r1
     972:	b1 05       	cpc	r27, r1
     974:	89 f4       	brne	.+34     	; 0x998 <__stack+0x139>
     976:	e6 14       	cp	r14, r6
     978:	f7 04       	cpc	r15, r7
     97a:	08 05       	cpc	r16, r8
     97c:	19 05       	cpc	r17, r9
     97e:	08 f4       	brcc	.+2      	; 0x982 <__stack+0x123>
     980:	f2 c1       	rjmp	.+996    	; 0xd66 <__stack+0x507>
     982:	6d a4       	ldd	r6, Y+45	; 0x2d
     984:	7e a4       	ldd	r7, Y+46	; 0x2e
     986:	8f a4       	ldd	r8, Y+47	; 0x2f
     988:	98 a8       	ldd	r9, Y+48	; 0x30
     98a:	62 14       	cp	r6, r2
     98c:	73 04       	cpc	r7, r3
     98e:	84 04       	cpc	r8, r4
     990:	95 04       	cpc	r9, r5
     992:	08 f0       	brcs	.+2      	; 0x996 <__stack+0x137>
     994:	e8 c1       	rjmp	.+976    	; 0xd66 <__stack+0x507>
     996:	f3 c1       	rjmp	.+998    	; 0xd7e <__stack+0x51f>
     998:	6e 96       	adiw	r28, 0x1e	; 30
     99a:	8f af       	std	Y+63, r24	; 0x3f
     99c:	6e 97       	sbiw	r28, 0x1e	; 30
     99e:	08 2e       	mov	r0, r24
     9a0:	04 c0       	rjmp	.+8      	; 0x9aa <__stack+0x14b>
     9a2:	ee 0c       	add	r14, r14
     9a4:	ff 1c       	adc	r15, r15
     9a6:	00 1f       	adc	r16, r16
     9a8:	11 1f       	adc	r17, r17
     9aa:	0a 94       	dec	r0
     9ac:	d2 f7       	brpl	.-12     	; 0x9a2 <__stack+0x143>
     9ae:	6a 2d       	mov	r22, r10
     9b0:	68 1b       	sub	r22, r24
     9b2:	d2 01       	movw	r26, r4
     9b4:	c1 01       	movw	r24, r2
     9b6:	06 2e       	mov	r0, r22
     9b8:	04 c0       	rjmp	.+8      	; 0x9c2 <__stack+0x163>
     9ba:	b6 95       	lsr	r27
     9bc:	a7 95       	ror	r26
     9be:	97 95       	ror	r25
     9c0:	87 95       	ror	r24
     9c2:	0a 94       	dec	r0
     9c4:	d2 f7       	brpl	.-12     	; 0x9ba <__stack+0x15b>
     9c6:	5c 01       	movw	r10, r24
     9c8:	6d 01       	movw	r12, r26
     9ca:	ae 28       	or	r10, r14
     9cc:	bf 28       	or	r11, r15
     9ce:	c0 2a       	or	r12, r16
     9d0:	d1 2a       	or	r13, r17
     9d2:	ad a2       	std	Y+37, r10	; 0x25
     9d4:	be a2       	std	Y+38, r11	; 0x26
     9d6:	cf a2       	std	Y+39, r12	; 0x27
     9d8:	d8 a6       	std	Y+40, r13	; 0x28
     9da:	72 01       	movw	r14, r4
     9dc:	61 01       	movw	r12, r2
     9de:	6e 96       	adiw	r28, 0x1e	; 30
     9e0:	0f ac       	ldd	r0, Y+63	; 0x3f
     9e2:	6e 97       	sbiw	r28, 0x1e	; 30
     9e4:	04 c0       	rjmp	.+8      	; 0x9ee <__stack+0x18f>
     9e6:	cc 0c       	add	r12, r12
     9e8:	dd 1c       	adc	r13, r13
     9ea:	ee 1c       	adc	r14, r14
     9ec:	ff 1c       	adc	r15, r15
     9ee:	0a 94       	dec	r0
     9f0:	d2 f7       	brpl	.-12     	; 0x9e6 <__stack+0x187>
     9f2:	c9 a2       	std	Y+33, r12	; 0x21
     9f4:	da a2       	std	Y+34, r13	; 0x22
     9f6:	eb a2       	std	Y+35, r14	; 0x23
     9f8:	fc a2       	std	Y+36, r15	; 0x24
     9fa:	64 01       	movw	r12, r8
     9fc:	53 01       	movw	r10, r6
     9fe:	06 2e       	mov	r0, r22
     a00:	04 c0       	rjmp	.+8      	; 0xa0a <__stack+0x1ab>
     a02:	d6 94       	lsr	r13
     a04:	c7 94       	ror	r12
     a06:	b7 94       	ror	r11
     a08:	a7 94       	ror	r10
     a0a:	0a 94       	dec	r0
     a0c:	d2 f7       	brpl	.-12     	; 0xa02 <__stack+0x1a3>
     a0e:	d4 01       	movw	r26, r8
     a10:	c3 01       	movw	r24, r6
     a12:	6e 96       	adiw	r28, 0x1e	; 30
     a14:	0f ac       	ldd	r0, Y+63	; 0x3f
     a16:	6e 97       	sbiw	r28, 0x1e	; 30
     a18:	04 c0       	rjmp	.+8      	; 0xa22 <__stack+0x1c3>
     a1a:	88 0f       	add	r24, r24
     a1c:	99 1f       	adc	r25, r25
     a1e:	aa 1f       	adc	r26, r26
     a20:	bb 1f       	adc	r27, r27
     a22:	0a 94       	dec	r0
     a24:	d2 f7       	brpl	.-12     	; 0xa1a <__stack+0x1bb>
     a26:	ed a4       	ldd	r14, Y+45	; 0x2d
     a28:	fe a4       	ldd	r15, Y+46	; 0x2e
     a2a:	0f a5       	ldd	r16, Y+47	; 0x2f
     a2c:	18 a9       	ldd	r17, Y+48	; 0x30
     a2e:	04 c0       	rjmp	.+8      	; 0xa38 <__stack+0x1d9>
     a30:	16 95       	lsr	r17
     a32:	07 95       	ror	r16
     a34:	f7 94       	ror	r15
     a36:	e7 94       	ror	r14
     a38:	6a 95       	dec	r22
     a3a:	d2 f7       	brpl	.-12     	; 0xa30 <__stack+0x1d1>
     a3c:	37 01       	movw	r6, r14
     a3e:	48 01       	movw	r8, r16
     a40:	68 2a       	or	r6, r24
     a42:	79 2a       	or	r7, r25
     a44:	8a 2a       	or	r8, r26
     a46:	9b 2a       	or	r9, r27
     a48:	6d 8e       	std	Y+29, r6	; 0x1d
     a4a:	7e 8e       	std	Y+30, r7	; 0x1e
     a4c:	8f 8e       	std	Y+31, r8	; 0x1f
     a4e:	98 a2       	std	Y+32, r9	; 0x20
     a50:	ed a0       	ldd	r14, Y+37	; 0x25
     a52:	fe a0       	ldd	r15, Y+38	; 0x26
     a54:	0f a1       	ldd	r16, Y+39	; 0x27
     a56:	18 a5       	ldd	r17, Y+40	; 0x28
     a58:	38 01       	movw	r6, r16
     a5a:	88 24       	eor	r8, r8
     a5c:	99 24       	eor	r9, r9
     a5e:	98 01       	movw	r18, r16
     a60:	87 01       	movw	r16, r14
     a62:	20 70       	andi	r18, 0x00	; 0
     a64:	30 70       	andi	r19, 0x00	; 0
     a66:	65 96       	adiw	r28, 0x15	; 21
     a68:	0c af       	std	Y+60, r16	; 0x3c
     a6a:	1d af       	std	Y+61, r17	; 0x3d
     a6c:	2e af       	std	Y+62, r18	; 0x3e
     a6e:	3f af       	std	Y+63, r19	; 0x3f
     a70:	65 97       	sbiw	r28, 0x15	; 21
     a72:	c6 01       	movw	r24, r12
     a74:	b5 01       	movw	r22, r10
     a76:	a4 01       	movw	r20, r8
     a78:	93 01       	movw	r18, r6
     a7a:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
     a7e:	7b 01       	movw	r14, r22
     a80:	8c 01       	movw	r16, r24
     a82:	c6 01       	movw	r24, r12
     a84:	b5 01       	movw	r22, r10
     a86:	a4 01       	movw	r20, r8
     a88:	93 01       	movw	r18, r6
     a8a:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
     a8e:	c9 01       	movw	r24, r18
     a90:	da 01       	movw	r26, r20
     a92:	1c 01       	movw	r2, r24
     a94:	2d 01       	movw	r4, r26
     a96:	c2 01       	movw	r24, r4
     a98:	b1 01       	movw	r22, r2
     a9a:	65 96       	adiw	r28, 0x15	; 21
     a9c:	2c ad       	ldd	r18, Y+60	; 0x3c
     a9e:	3d ad       	ldd	r19, Y+61	; 0x3d
     aa0:	4e ad       	ldd	r20, Y+62	; 0x3e
     aa2:	5f ad       	ldd	r21, Y+63	; 0x3f
     aa4:	65 97       	sbiw	r28, 0x15	; 21
     aa6:	0e 94 13 2b 	call	0x5626	; 0x5626 <__mulsi3>
     aaa:	9b 01       	movw	r18, r22
     aac:	ac 01       	movw	r20, r24
     aae:	87 01       	movw	r16, r14
     ab0:	ff 24       	eor	r15, r15
     ab2:	ee 24       	eor	r14, r14
     ab4:	ad 8c       	ldd	r10, Y+29	; 0x1d
     ab6:	be 8c       	ldd	r11, Y+30	; 0x1e
     ab8:	cf 8c       	ldd	r12, Y+31	; 0x1f
     aba:	d8 a0       	ldd	r13, Y+32	; 0x20
     abc:	c6 01       	movw	r24, r12
     abe:	aa 27       	eor	r26, r26
     ac0:	bb 27       	eor	r27, r27
     ac2:	57 01       	movw	r10, r14
     ac4:	68 01       	movw	r12, r16
     ac6:	a8 2a       	or	r10, r24
     ac8:	b9 2a       	or	r11, r25
     aca:	ca 2a       	or	r12, r26
     acc:	db 2a       	or	r13, r27
     ace:	a2 16       	cp	r10, r18
     ad0:	b3 06       	cpc	r11, r19
     ad2:	c4 06       	cpc	r12, r20
     ad4:	d5 06       	cpc	r13, r21
     ad6:	00 f5       	brcc	.+64     	; 0xb18 <__stack+0x2b9>
     ad8:	08 94       	sec
     ada:	21 08       	sbc	r2, r1
     adc:	31 08       	sbc	r3, r1
     ade:	41 08       	sbc	r4, r1
     ae0:	51 08       	sbc	r5, r1
     ae2:	ed a0       	ldd	r14, Y+37	; 0x25
     ae4:	fe a0       	ldd	r15, Y+38	; 0x26
     ae6:	0f a1       	ldd	r16, Y+39	; 0x27
     ae8:	18 a5       	ldd	r17, Y+40	; 0x28
     aea:	ae 0c       	add	r10, r14
     aec:	bf 1c       	adc	r11, r15
     aee:	c0 1e       	adc	r12, r16
     af0:	d1 1e       	adc	r13, r17
     af2:	ae 14       	cp	r10, r14
     af4:	bf 04       	cpc	r11, r15
     af6:	c0 06       	cpc	r12, r16
     af8:	d1 06       	cpc	r13, r17
     afa:	70 f0       	brcs	.+28     	; 0xb18 <__stack+0x2b9>
     afc:	a2 16       	cp	r10, r18
     afe:	b3 06       	cpc	r11, r19
     b00:	c4 06       	cpc	r12, r20
     b02:	d5 06       	cpc	r13, r21
     b04:	48 f4       	brcc	.+18     	; 0xb18 <__stack+0x2b9>
     b06:	08 94       	sec
     b08:	21 08       	sbc	r2, r1
     b0a:	31 08       	sbc	r3, r1
     b0c:	41 08       	sbc	r4, r1
     b0e:	51 08       	sbc	r5, r1
     b10:	ae 0c       	add	r10, r14
     b12:	bf 1c       	adc	r11, r15
     b14:	c0 1e       	adc	r12, r16
     b16:	d1 1e       	adc	r13, r17
     b18:	a2 1a       	sub	r10, r18
     b1a:	b3 0a       	sbc	r11, r19
     b1c:	c4 0a       	sbc	r12, r20
     b1e:	d5 0a       	sbc	r13, r21
     b20:	c6 01       	movw	r24, r12
     b22:	b5 01       	movw	r22, r10
     b24:	a4 01       	movw	r20, r8
     b26:	93 01       	movw	r18, r6
     b28:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
     b2c:	7b 01       	movw	r14, r22
     b2e:	8c 01       	movw	r16, r24
     b30:	c6 01       	movw	r24, r12
     b32:	b5 01       	movw	r22, r10
     b34:	a4 01       	movw	r20, r8
     b36:	93 01       	movw	r18, r6
     b38:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
     b3c:	c9 01       	movw	r24, r18
     b3e:	da 01       	movw	r26, r20
     b40:	3c 01       	movw	r6, r24
     b42:	4d 01       	movw	r8, r26
     b44:	c4 01       	movw	r24, r8
     b46:	b3 01       	movw	r22, r6
     b48:	65 96       	adiw	r28, 0x15	; 21
     b4a:	2c ad       	ldd	r18, Y+60	; 0x3c
     b4c:	3d ad       	ldd	r19, Y+61	; 0x3d
     b4e:	4e ad       	ldd	r20, Y+62	; 0x3e
     b50:	5f ad       	ldd	r21, Y+63	; 0x3f
     b52:	65 97       	sbiw	r28, 0x15	; 21
     b54:	0e 94 13 2b 	call	0x5626	; 0x5626 <__mulsi3>
     b58:	9b 01       	movw	r18, r22
     b5a:	ac 01       	movw	r20, r24
     b5c:	87 01       	movw	r16, r14
     b5e:	ff 24       	eor	r15, r15
     b60:	ee 24       	eor	r14, r14
     b62:	8d 8d       	ldd	r24, Y+29	; 0x1d
     b64:	9e 8d       	ldd	r25, Y+30	; 0x1e
     b66:	af 8d       	ldd	r26, Y+31	; 0x1f
     b68:	b8 a1       	ldd	r27, Y+32	; 0x20
     b6a:	a0 70       	andi	r26, 0x00	; 0
     b6c:	b0 70       	andi	r27, 0x00	; 0
     b6e:	57 01       	movw	r10, r14
     b70:	68 01       	movw	r12, r16
     b72:	a8 2a       	or	r10, r24
     b74:	b9 2a       	or	r11, r25
     b76:	ca 2a       	or	r12, r26
     b78:	db 2a       	or	r13, r27
     b7a:	a2 16       	cp	r10, r18
     b7c:	b3 06       	cpc	r11, r19
     b7e:	c4 06       	cpc	r12, r20
     b80:	d5 06       	cpc	r13, r21
     b82:	00 f5       	brcc	.+64     	; 0xbc4 <__stack+0x365>
     b84:	08 94       	sec
     b86:	61 08       	sbc	r6, r1
     b88:	71 08       	sbc	r7, r1
     b8a:	81 08       	sbc	r8, r1
     b8c:	91 08       	sbc	r9, r1
     b8e:	6d a1       	ldd	r22, Y+37	; 0x25
     b90:	7e a1       	ldd	r23, Y+38	; 0x26
     b92:	8f a1       	ldd	r24, Y+39	; 0x27
     b94:	98 a5       	ldd	r25, Y+40	; 0x28
     b96:	a6 0e       	add	r10, r22
     b98:	b7 1e       	adc	r11, r23
     b9a:	c8 1e       	adc	r12, r24
     b9c:	d9 1e       	adc	r13, r25
     b9e:	a6 16       	cp	r10, r22
     ba0:	b7 06       	cpc	r11, r23
     ba2:	c8 06       	cpc	r12, r24
     ba4:	d9 06       	cpc	r13, r25
     ba6:	70 f0       	brcs	.+28     	; 0xbc4 <__stack+0x365>
     ba8:	a2 16       	cp	r10, r18
     baa:	b3 06       	cpc	r11, r19
     bac:	c4 06       	cpc	r12, r20
     bae:	d5 06       	cpc	r13, r21
     bb0:	48 f4       	brcc	.+18     	; 0xbc4 <__stack+0x365>
     bb2:	08 94       	sec
     bb4:	61 08       	sbc	r6, r1
     bb6:	71 08       	sbc	r7, r1
     bb8:	81 08       	sbc	r8, r1
     bba:	91 08       	sbc	r9, r1
     bbc:	a6 0e       	add	r10, r22
     bbe:	b7 1e       	adc	r11, r23
     bc0:	c8 1e       	adc	r12, r24
     bc2:	d9 1e       	adc	r13, r25
     bc4:	d6 01       	movw	r26, r12
     bc6:	c5 01       	movw	r24, r10
     bc8:	82 1b       	sub	r24, r18
     bca:	93 0b       	sbc	r25, r19
     bcc:	a4 0b       	sbc	r26, r20
     bce:	b5 0b       	sbc	r27, r21
     bd0:	89 8f       	std	Y+25, r24	; 0x19
     bd2:	9a 8f       	std	Y+26, r25	; 0x1a
     bd4:	ab 8f       	std	Y+27, r26	; 0x1b
     bd6:	bc 8f       	std	Y+28, r27	; 0x1c
     bd8:	d1 01       	movw	r26, r2
     bda:	99 27       	eor	r25, r25
     bdc:	88 27       	eor	r24, r24
     bde:	64 01       	movw	r12, r8
     be0:	53 01       	movw	r10, r6
     be2:	a8 2a       	or	r10, r24
     be4:	b9 2a       	or	r11, r25
     be6:	ca 2a       	or	r12, r26
     be8:	db 2a       	or	r13, r27
     bea:	a9 aa       	std	Y+49, r10	; 0x31
     bec:	ba aa       	std	Y+50, r11	; 0x32
     bee:	cb aa       	std	Y+51, r12	; 0x33
     bf0:	dc aa       	std	Y+52, r13	; 0x34
     bf2:	86 01       	movw	r16, r12
     bf4:	75 01       	movw	r14, r10
     bf6:	2f ef       	ldi	r18, 0xFF	; 255
     bf8:	3f ef       	ldi	r19, 0xFF	; 255
     bfa:	40 e0       	ldi	r20, 0x00	; 0
     bfc:	50 e0       	ldi	r21, 0x00	; 0
     bfe:	e2 22       	and	r14, r18
     c00:	f3 22       	and	r15, r19
     c02:	04 23       	and	r16, r20
     c04:	15 23       	and	r17, r21
     c06:	a6 01       	movw	r20, r12
     c08:	66 27       	eor	r22, r22
     c0a:	77 27       	eor	r23, r23
     c0c:	6d 96       	adiw	r28, 0x1d	; 29
     c0e:	4c af       	std	Y+60, r20	; 0x3c
     c10:	5d af       	std	Y+61, r21	; 0x3d
     c12:	6e af       	std	Y+62, r22	; 0x3e
     c14:	7f af       	std	Y+63, r23	; 0x3f
     c16:	6d 97       	sbiw	r28, 0x1d	; 29
     c18:	a9 a0       	ldd	r10, Y+33	; 0x21
     c1a:	ba a0       	ldd	r11, Y+34	; 0x22
     c1c:	cb a0       	ldd	r12, Y+35	; 0x23
     c1e:	dc a0       	ldd	r13, Y+36	; 0x24
     c20:	6f ef       	ldi	r22, 0xFF	; 255
     c22:	7f ef       	ldi	r23, 0xFF	; 255
     c24:	80 e0       	ldi	r24, 0x00	; 0
     c26:	90 e0       	ldi	r25, 0x00	; 0
     c28:	a6 22       	and	r10, r22
     c2a:	b7 22       	and	r11, r23
     c2c:	c8 22       	and	r12, r24
     c2e:	d9 22       	and	r13, r25
     c30:	89 a1       	ldd	r24, Y+33	; 0x21
     c32:	9a a1       	ldd	r25, Y+34	; 0x22
     c34:	ab a1       	ldd	r26, Y+35	; 0x23
     c36:	bc a1       	ldd	r27, Y+36	; 0x24
     c38:	1d 01       	movw	r2, r26
     c3a:	44 24       	eor	r4, r4
     c3c:	55 24       	eor	r5, r5
     c3e:	c8 01       	movw	r24, r16
     c40:	b7 01       	movw	r22, r14
     c42:	a6 01       	movw	r20, r12
     c44:	95 01       	movw	r18, r10
     c46:	0e 94 13 2b 	call	0x5626	; 0x5626 <__mulsi3>
     c4a:	69 96       	adiw	r28, 0x19	; 25
     c4c:	6c af       	std	Y+60, r22	; 0x3c
     c4e:	7d af       	std	Y+61, r23	; 0x3d
     c50:	8e af       	std	Y+62, r24	; 0x3e
     c52:	9f af       	std	Y+63, r25	; 0x3f
     c54:	69 97       	sbiw	r28, 0x19	; 25
     c56:	c8 01       	movw	r24, r16
     c58:	b7 01       	movw	r22, r14
     c5a:	a2 01       	movw	r20, r4
     c5c:	91 01       	movw	r18, r2
     c5e:	0e 94 13 2b 	call	0x5626	; 0x5626 <__mulsi3>
     c62:	3b 01       	movw	r6, r22
     c64:	4c 01       	movw	r8, r24
     c66:	6d 96       	adiw	r28, 0x1d	; 29
     c68:	6c ad       	ldd	r22, Y+60	; 0x3c
     c6a:	7d ad       	ldd	r23, Y+61	; 0x3d
     c6c:	8e ad       	ldd	r24, Y+62	; 0x3e
     c6e:	9f ad       	ldd	r25, Y+63	; 0x3f
     c70:	6d 97       	sbiw	r28, 0x1d	; 29
     c72:	a6 01       	movw	r20, r12
     c74:	95 01       	movw	r18, r10
     c76:	0e 94 13 2b 	call	0x5626	; 0x5626 <__mulsi3>
     c7a:	7b 01       	movw	r14, r22
     c7c:	8c 01       	movw	r16, r24
     c7e:	6d 96       	adiw	r28, 0x1d	; 29
     c80:	6c ad       	ldd	r22, Y+60	; 0x3c
     c82:	7d ad       	ldd	r23, Y+61	; 0x3d
     c84:	8e ad       	ldd	r24, Y+62	; 0x3e
     c86:	9f ad       	ldd	r25, Y+63	; 0x3f
     c88:	6d 97       	sbiw	r28, 0x1d	; 29
     c8a:	a2 01       	movw	r20, r4
     c8c:	91 01       	movw	r18, r2
     c8e:	0e 94 13 2b 	call	0x5626	; 0x5626 <__mulsi3>
     c92:	5b 01       	movw	r10, r22
     c94:	6c 01       	movw	r12, r24
     c96:	a8 01       	movw	r20, r16
     c98:	97 01       	movw	r18, r14
     c9a:	26 0d       	add	r18, r6
     c9c:	37 1d       	adc	r19, r7
     c9e:	48 1d       	adc	r20, r8
     ca0:	59 1d       	adc	r21, r9
     ca2:	69 96       	adiw	r28, 0x19	; 25
     ca4:	6c ac       	ldd	r6, Y+60	; 0x3c
     ca6:	7d ac       	ldd	r7, Y+61	; 0x3d
     ca8:	8e ac       	ldd	r8, Y+62	; 0x3e
     caa:	9f ac       	ldd	r9, Y+63	; 0x3f
     cac:	69 97       	sbiw	r28, 0x19	; 25
     cae:	c4 01       	movw	r24, r8
     cb0:	aa 27       	eor	r26, r26
     cb2:	bb 27       	eor	r27, r27
     cb4:	28 0f       	add	r18, r24
     cb6:	39 1f       	adc	r19, r25
     cb8:	4a 1f       	adc	r20, r26
     cba:	5b 1f       	adc	r21, r27
     cbc:	2e 15       	cp	r18, r14
     cbe:	3f 05       	cpc	r19, r15
     cc0:	40 07       	cpc	r20, r16
     cc2:	51 07       	cpc	r21, r17
     cc4:	48 f4       	brcc	.+18     	; 0xcd8 <__stack+0x479>
     cc6:	e1 2c       	mov	r14, r1
     cc8:	f1 2c       	mov	r15, r1
     cca:	61 e0       	ldi	r22, 0x01	; 1
     ccc:	06 2f       	mov	r16, r22
     cce:	11 2d       	mov	r17, r1
     cd0:	ae 0c       	add	r10, r14
     cd2:	bf 1c       	adc	r11, r15
     cd4:	c0 1e       	adc	r12, r16
     cd6:	d1 1e       	adc	r13, r17
     cd8:	ca 01       	movw	r24, r20
     cda:	aa 27       	eor	r26, r26
     cdc:	bb 27       	eor	r27, r27
     cde:	bc 01       	movw	r22, r24
     ce0:	cd 01       	movw	r24, r26
     ce2:	6a 0d       	add	r22, r10
     ce4:	7b 1d       	adc	r23, r11
     ce6:	8c 1d       	adc	r24, r12
     ce8:	9d 1d       	adc	r25, r13
     cea:	69 8c       	ldd	r6, Y+25	; 0x19
     cec:	7a 8c       	ldd	r7, Y+26	; 0x1a
     cee:	8b 8c       	ldd	r8, Y+27	; 0x1b
     cf0:	9c 8c       	ldd	r9, Y+28	; 0x1c
     cf2:	66 16       	cp	r6, r22
     cf4:	77 06       	cpc	r7, r23
     cf6:	88 06       	cpc	r8, r24
     cf8:	99 06       	cpc	r9, r25
     cfa:	40 f1       	brcs	.+80     	; 0xd4c <__stack+0x4ed>
     cfc:	66 15       	cp	r22, r6
     cfe:	77 05       	cpc	r23, r7
     d00:	88 05       	cpc	r24, r8
     d02:	99 05       	cpc	r25, r9
     d04:	09 f0       	breq	.+2      	; 0xd08 <__stack+0x4a9>
     d06:	43 c0       	rjmp	.+134    	; 0xd8e <__stack+0x52f>
     d08:	d9 01       	movw	r26, r18
     d0a:	99 27       	eor	r25, r25
     d0c:	88 27       	eor	r24, r24
     d0e:	69 96       	adiw	r28, 0x19	; 25
     d10:	2c ad       	ldd	r18, Y+60	; 0x3c
     d12:	3d ad       	ldd	r19, Y+61	; 0x3d
     d14:	4e ad       	ldd	r20, Y+62	; 0x3e
     d16:	5f ad       	ldd	r21, Y+63	; 0x3f
     d18:	69 97       	sbiw	r28, 0x19	; 25
     d1a:	40 70       	andi	r20, 0x00	; 0
     d1c:	50 70       	andi	r21, 0x00	; 0
     d1e:	82 0f       	add	r24, r18
     d20:	93 1f       	adc	r25, r19
     d22:	a4 1f       	adc	r26, r20
     d24:	b5 1f       	adc	r27, r21
     d26:	2d a5       	ldd	r18, Y+45	; 0x2d
     d28:	3e a5       	ldd	r19, Y+46	; 0x2e
     d2a:	4f a5       	ldd	r20, Y+47	; 0x2f
     d2c:	58 a9       	ldd	r21, Y+48	; 0x30
     d2e:	6e 96       	adiw	r28, 0x1e	; 30
     d30:	0f ac       	ldd	r0, Y+63	; 0x3f
     d32:	6e 97       	sbiw	r28, 0x1e	; 30
     d34:	04 c0       	rjmp	.+8      	; 0xd3e <__stack+0x4df>
     d36:	22 0f       	add	r18, r18
     d38:	33 1f       	adc	r19, r19
     d3a:	44 1f       	adc	r20, r20
     d3c:	55 1f       	adc	r21, r21
     d3e:	0a 94       	dec	r0
     d40:	d2 f7       	brpl	.-12     	; 0xd36 <__stack+0x4d7>
     d42:	28 17       	cp	r18, r24
     d44:	39 07       	cpc	r19, r25
     d46:	4a 07       	cpc	r20, r26
     d48:	5b 07       	cpc	r21, r27
     d4a:	08 f5       	brcc	.+66     	; 0xd8e <__stack+0x52f>
     d4c:	09 a9       	ldd	r16, Y+49	; 0x31
     d4e:	1a a9       	ldd	r17, Y+50	; 0x32
     d50:	2b a9       	ldd	r18, Y+51	; 0x33
     d52:	3c a9       	ldd	r19, Y+52	; 0x34
     d54:	01 50       	subi	r16, 0x01	; 1
     d56:	10 40       	sbci	r17, 0x00	; 0
     d58:	20 40       	sbci	r18, 0x00	; 0
     d5a:	30 40       	sbci	r19, 0x00	; 0
     d5c:	09 ab       	std	Y+49, r16	; 0x31
     d5e:	1a ab       	std	Y+50, r17	; 0x32
     d60:	2b ab       	std	Y+51, r18	; 0x33
     d62:	3c ab       	std	Y+52, r19	; 0x34
     d64:	14 c0       	rjmp	.+40     	; 0xd8e <__stack+0x52f>
     d66:	66 24       	eor	r6, r6
     d68:	77 24       	eor	r7, r7
     d6a:	43 01       	movw	r8, r6
     d6c:	21 e0       	ldi	r18, 0x01	; 1
     d6e:	30 e0       	ldi	r19, 0x00	; 0
     d70:	40 e0       	ldi	r20, 0x00	; 0
     d72:	50 e0       	ldi	r21, 0x00	; 0
     d74:	29 ab       	std	Y+49, r18	; 0x31
     d76:	3a ab       	std	Y+50, r19	; 0x32
     d78:	4b ab       	std	Y+51, r20	; 0x33
     d7a:	5c ab       	std	Y+52, r21	; 0x34
     d7c:	0b c0       	rjmp	.+22     	; 0xd94 <__stack+0x535>
     d7e:	66 24       	eor	r6, r6
     d80:	77 24       	eor	r7, r7
     d82:	43 01       	movw	r8, r6
     d84:	19 aa       	std	Y+49, r1	; 0x31
     d86:	1a aa       	std	Y+50, r1	; 0x32
     d88:	1b aa       	std	Y+51, r1	; 0x33
     d8a:	1c aa       	std	Y+52, r1	; 0x34
     d8c:	03 c0       	rjmp	.+6      	; 0xd94 <__stack+0x535>
     d8e:	66 24       	eor	r6, r6
     d90:	77 24       	eor	r7, r7
     d92:	43 01       	movw	r8, r6
     d94:	fe 01       	movw	r30, r28
     d96:	71 96       	adiw	r30, 0x11	; 17
     d98:	88 e0       	ldi	r24, 0x08	; 8
     d9a:	df 01       	movw	r26, r30
     d9c:	1d 92       	st	X+, r1
     d9e:	8a 95       	dec	r24
     da0:	e9 f7       	brne	.-6      	; 0xd9c <__stack+0x53d>
     da2:	a9 a8       	ldd	r10, Y+49	; 0x31
     da4:	ba a8       	ldd	r11, Y+50	; 0x32
     da6:	cb a8       	ldd	r12, Y+51	; 0x33
     da8:	dc a8       	ldd	r13, Y+52	; 0x34
     daa:	a9 8a       	std	Y+17, r10	; 0x11
     dac:	ba 8a       	std	Y+18, r11	; 0x12
     dae:	cb 8a       	std	Y+19, r12	; 0x13
     db0:	dc 8a       	std	Y+20, r13	; 0x14
     db2:	6d 8a       	std	Y+21, r6	; 0x15
     db4:	7e 8a       	std	Y+22, r7	; 0x16
     db6:	8f 8a       	std	Y+23, r8	; 0x17
     db8:	98 8e       	std	Y+24, r9	; 0x18
     dba:	29 a9       	ldd	r18, Y+49	; 0x31
     dbc:	3a 89       	ldd	r19, Y+18	; 0x12
     dbe:	4b 89       	ldd	r20, Y+19	; 0x13
     dc0:	5c 89       	ldd	r21, Y+20	; 0x14
     dc2:	66 2d       	mov	r22, r6
     dc4:	7e 89       	ldd	r23, Y+22	; 0x16
     dc6:	8f 89       	ldd	r24, Y+23	; 0x17
     dc8:	98 8d       	ldd	r25, Y+24	; 0x18
     dca:	c2 5a       	subi	r28, 0xA2	; 162
     dcc:	df 4f       	sbci	r29, 0xFF	; 255
     dce:	e2 e1       	ldi	r30, 0x12	; 18
     dd0:	0c 94 62 2b 	jmp	0x56c4	; 0x56c4 <__epilogue_restores__>

00000dd4 <__umoddi3>:
     dd4:	ab e5       	ldi	r26, 0x5B	; 91
     dd6:	b0 e0       	ldi	r27, 0x00	; 0
     dd8:	e0 ef       	ldi	r30, 0xF0	; 240
     dda:	f6 e0       	ldi	r31, 0x06	; 6
     ddc:	0c 94 46 2b 	jmp	0x568c	; 0x568c <__prologue_saves__>
     de0:	a8 e0       	ldi	r26, 0x08	; 8
     de2:	4e 01       	movw	r8, r28
     de4:	08 94       	sec
     de6:	81 1c       	adc	r8, r1
     de8:	91 1c       	adc	r9, r1
     dea:	f4 01       	movw	r30, r8
     dec:	6a 2e       	mov	r6, r26
     dee:	11 92       	st	Z+, r1
     df0:	6a 94       	dec	r6
     df2:	e9 f7       	brne	.-6      	; 0xdee <__umoddi3+0x1a>
     df4:	29 83       	std	Y+1, r18	; 0x01
     df6:	3a 83       	std	Y+2, r19	; 0x02
     df8:	4b 83       	std	Y+3, r20	; 0x03
     dfa:	5c 83       	std	Y+4, r21	; 0x04
     dfc:	6d 83       	std	Y+5, r22	; 0x05
     dfe:	7e 83       	std	Y+6, r23	; 0x06
     e00:	8f 83       	std	Y+7, r24	; 0x07
     e02:	98 87       	std	Y+8, r25	; 0x08
     e04:	ce 01       	movw	r24, r28
     e06:	09 96       	adiw	r24, 0x09	; 9
     e08:	fc 01       	movw	r30, r24
     e0a:	11 92       	st	Z+, r1
     e0c:	aa 95       	dec	r26
     e0e:	e9 f7       	brne	.-6      	; 0xe0a <__umoddi3+0x36>
     e10:	a9 86       	std	Y+9, r10	; 0x09
     e12:	ba 86       	std	Y+10, r11	; 0x0a
     e14:	cb 86       	std	Y+11, r12	; 0x0b
     e16:	dc 86       	std	Y+12, r13	; 0x0c
     e18:	ed 86       	std	Y+13, r14	; 0x0d
     e1a:	fe 86       	std	Y+14, r15	; 0x0e
     e1c:	0f 87       	std	Y+15, r16	; 0x0f
     e1e:	18 8b       	std	Y+16, r17	; 0x10
     e20:	29 84       	ldd	r2, Y+9	; 0x09
     e22:	3a 84       	ldd	r3, Y+10	; 0x0a
     e24:	4b 84       	ldd	r4, Y+11	; 0x0b
     e26:	5c 84       	ldd	r5, Y+12	; 0x0c
     e28:	ad 84       	ldd	r10, Y+13	; 0x0d
     e2a:	be 84       	ldd	r11, Y+14	; 0x0e
     e2c:	cf 84       	ldd	r12, Y+15	; 0x0f
     e2e:	d8 88       	ldd	r13, Y+16	; 0x10
     e30:	29 81       	ldd	r18, Y+1	; 0x01
     e32:	3a 81       	ldd	r19, Y+2	; 0x02
     e34:	4b 81       	ldd	r20, Y+3	; 0x03
     e36:	5c 81       	ldd	r21, Y+4	; 0x04
     e38:	69 96       	adiw	r28, 0x19	; 25
     e3a:	2f af       	std	Y+63, r18	; 0x3f
     e3c:	69 97       	sbiw	r28, 0x19	; 25
     e3e:	6a 96       	adiw	r28, 0x1a	; 26
     e40:	3f af       	std	Y+63, r19	; 0x3f
     e42:	6a 97       	sbiw	r28, 0x1a	; 26
     e44:	6b 96       	adiw	r28, 0x1b	; 27
     e46:	4f af       	std	Y+63, r20	; 0x3f
     e48:	6b 97       	sbiw	r28, 0x1b	; 27
     e4a:	6c 96       	adiw	r28, 0x1c	; 28
     e4c:	5f af       	std	Y+63, r21	; 0x3f
     e4e:	6c 97       	sbiw	r28, 0x1c	; 28
     e50:	6c 96       	adiw	r28, 0x1c	; 28
     e52:	6c ac       	ldd	r6, Y+60	; 0x3c
     e54:	7d ac       	ldd	r7, Y+61	; 0x3d
     e56:	8e ac       	ldd	r8, Y+62	; 0x3e
     e58:	9f ac       	ldd	r9, Y+63	; 0x3f
     e5a:	6c 97       	sbiw	r28, 0x1c	; 28
     e5c:	69 aa       	std	Y+49, r6	; 0x31
     e5e:	7a aa       	std	Y+50, r7	; 0x32
     e60:	8b aa       	std	Y+51, r8	; 0x33
     e62:	9c aa       	std	Y+52, r9	; 0x34
     e64:	6d 81       	ldd	r22, Y+5	; 0x05
     e66:	7e 81       	ldd	r23, Y+6	; 0x06
     e68:	8f 81       	ldd	r24, Y+7	; 0x07
     e6a:	98 85       	ldd	r25, Y+8	; 0x08
     e6c:	3b 01       	movw	r6, r22
     e6e:	4c 01       	movw	r8, r24
     e70:	6d aa       	std	Y+53, r6	; 0x35
     e72:	7e aa       	std	Y+54, r7	; 0x36
     e74:	8f aa       	std	Y+55, r8	; 0x37
     e76:	98 ae       	std	Y+56, r9	; 0x38
     e78:	a1 14       	cp	r10, r1
     e7a:	b1 04       	cpc	r11, r1
     e7c:	c1 04       	cpc	r12, r1
     e7e:	d1 04       	cpc	r13, r1
     e80:	09 f0       	breq	.+2      	; 0xe84 <__umoddi3+0xb0>
     e82:	04 c3       	rjmp	.+1544   	; 0x148c <__umoddi3+0x6b8>
     e84:	62 14       	cp	r6, r2
     e86:	73 04       	cpc	r7, r3
     e88:	84 04       	cpc	r8, r4
     e8a:	95 04       	cpc	r9, r5
     e8c:	08 f0       	brcs	.+2      	; 0xe90 <__umoddi3+0xbc>
     e8e:	00 c1       	rjmp	.+512    	; 0x1090 <__umoddi3+0x2bc>
     e90:	00 e0       	ldi	r16, 0x00	; 0
     e92:	20 16       	cp	r2, r16
     e94:	00 e0       	ldi	r16, 0x00	; 0
     e96:	30 06       	cpc	r3, r16
     e98:	01 e0       	ldi	r16, 0x01	; 1
     e9a:	40 06       	cpc	r4, r16
     e9c:	00 e0       	ldi	r16, 0x00	; 0
     e9e:	50 06       	cpc	r5, r16
     ea0:	88 f4       	brcc	.+34     	; 0xec4 <__umoddi3+0xf0>
     ea2:	1f ef       	ldi	r17, 0xFF	; 255
     ea4:	21 16       	cp	r2, r17
     ea6:	31 04       	cpc	r3, r1
     ea8:	41 04       	cpc	r4, r1
     eaa:	51 04       	cpc	r5, r1
     eac:	39 f0       	breq	.+14     	; 0xebc <__umoddi3+0xe8>
     eae:	30 f0       	brcs	.+12     	; 0xebc <__umoddi3+0xe8>
     eb0:	88 e0       	ldi	r24, 0x08	; 8
     eb2:	e8 2e       	mov	r14, r24
     eb4:	f1 2c       	mov	r15, r1
     eb6:	01 2d       	mov	r16, r1
     eb8:	11 2d       	mov	r17, r1
     eba:	18 c0       	rjmp	.+48     	; 0xeec <__umoddi3+0x118>
     ebc:	ee 24       	eor	r14, r14
     ebe:	ff 24       	eor	r15, r15
     ec0:	87 01       	movw	r16, r14
     ec2:	14 c0       	rjmp	.+40     	; 0xeec <__umoddi3+0x118>
     ec4:	40 e0       	ldi	r20, 0x00	; 0
     ec6:	24 16       	cp	r2, r20
     ec8:	40 e0       	ldi	r20, 0x00	; 0
     eca:	34 06       	cpc	r3, r20
     ecc:	40 e0       	ldi	r20, 0x00	; 0
     ece:	44 06       	cpc	r4, r20
     ed0:	41 e0       	ldi	r20, 0x01	; 1
     ed2:	54 06       	cpc	r5, r20
     ed4:	30 f0       	brcs	.+12     	; 0xee2 <__umoddi3+0x10e>
     ed6:	b8 e1       	ldi	r27, 0x18	; 24
     ed8:	eb 2e       	mov	r14, r27
     eda:	f1 2c       	mov	r15, r1
     edc:	01 2d       	mov	r16, r1
     ede:	11 2d       	mov	r17, r1
     ee0:	05 c0       	rjmp	.+10     	; 0xeec <__umoddi3+0x118>
     ee2:	a0 e1       	ldi	r26, 0x10	; 16
     ee4:	ea 2e       	mov	r14, r26
     ee6:	f1 2c       	mov	r15, r1
     ee8:	01 2d       	mov	r16, r1
     eea:	11 2d       	mov	r17, r1
     eec:	d2 01       	movw	r26, r4
     eee:	c1 01       	movw	r24, r2
     ef0:	0e 2c       	mov	r0, r14
     ef2:	04 c0       	rjmp	.+8      	; 0xefc <__umoddi3+0x128>
     ef4:	b6 95       	lsr	r27
     ef6:	a7 95       	ror	r26
     ef8:	97 95       	ror	r25
     efa:	87 95       	ror	r24
     efc:	0a 94       	dec	r0
     efe:	d2 f7       	brpl	.-12     	; 0xef4 <__umoddi3+0x120>
     f00:	88 59       	subi	r24, 0x98	; 152
     f02:	9f 4f       	sbci	r25, 0xFF	; 255
     f04:	dc 01       	movw	r26, r24
     f06:	2c 91       	ld	r18, X
     f08:	80 e2       	ldi	r24, 0x20	; 32
     f0a:	90 e0       	ldi	r25, 0x00	; 0
     f0c:	a0 e0       	ldi	r26, 0x00	; 0
     f0e:	b0 e0       	ldi	r27, 0x00	; 0
     f10:	8e 19       	sub	r24, r14
     f12:	9f 09       	sbc	r25, r15
     f14:	a0 0b       	sbc	r26, r16
     f16:	b1 0b       	sbc	r27, r17
     f18:	5c 01       	movw	r10, r24
     f1a:	6d 01       	movw	r12, r26
     f1c:	a2 1a       	sub	r10, r18
     f1e:	b1 08       	sbc	r11, r1
     f20:	c1 08       	sbc	r12, r1
     f22:	d1 08       	sbc	r13, r1
     f24:	a9 ae       	std	Y+57, r10	; 0x39
     f26:	ba ae       	std	Y+58, r11	; 0x3a
     f28:	cb ae       	std	Y+59, r12	; 0x3b
     f2a:	dc ae       	std	Y+60, r13	; 0x3c
     f2c:	a1 14       	cp	r10, r1
     f2e:	b1 04       	cpc	r11, r1
     f30:	c1 04       	cpc	r12, r1
     f32:	d1 04       	cpc	r13, r1
     f34:	09 f4       	brne	.+2      	; 0xf38 <__umoddi3+0x164>
     f36:	3f c0       	rjmp	.+126    	; 0xfb6 <__umoddi3+0x1e2>
     f38:	69 ad       	ldd	r22, Y+57	; 0x39
     f3a:	06 2e       	mov	r0, r22
     f3c:	04 c0       	rjmp	.+8      	; 0xf46 <__umoddi3+0x172>
     f3e:	22 0c       	add	r2, r2
     f40:	33 1c       	adc	r3, r3
     f42:	44 1c       	adc	r4, r4
     f44:	55 1c       	adc	r5, r5
     f46:	0a 94       	dec	r0
     f48:	d2 f7       	brpl	.-12     	; 0xf3e <__umoddi3+0x16a>
     f4a:	a4 01       	movw	r20, r8
     f4c:	93 01       	movw	r18, r6
     f4e:	06 2e       	mov	r0, r22
     f50:	04 c0       	rjmp	.+8      	; 0xf5a <__umoddi3+0x186>
     f52:	22 0f       	add	r18, r18
     f54:	33 1f       	adc	r19, r19
     f56:	44 1f       	adc	r20, r20
     f58:	55 1f       	adc	r21, r21
     f5a:	0a 94       	dec	r0
     f5c:	d2 f7       	brpl	.-12     	; 0xf52 <__umoddi3+0x17e>
     f5e:	80 e2       	ldi	r24, 0x20	; 32
     f60:	90 e0       	ldi	r25, 0x00	; 0
     f62:	8a 19       	sub	r24, r10
     f64:	9b 09       	sbc	r25, r11
     f66:	6c 96       	adiw	r28, 0x1c	; 28
     f68:	cc ac       	ldd	r12, Y+60	; 0x3c
     f6a:	dd ac       	ldd	r13, Y+61	; 0x3d
     f6c:	ee ac       	ldd	r14, Y+62	; 0x3e
     f6e:	ff ac       	ldd	r15, Y+63	; 0x3f
     f70:	6c 97       	sbiw	r28, 0x1c	; 28
     f72:	04 c0       	rjmp	.+8      	; 0xf7c <__umoddi3+0x1a8>
     f74:	f6 94       	lsr	r15
     f76:	e7 94       	ror	r14
     f78:	d7 94       	ror	r13
     f7a:	c7 94       	ror	r12
     f7c:	8a 95       	dec	r24
     f7e:	d2 f7       	brpl	.-12     	; 0xf74 <__umoddi3+0x1a0>
     f80:	87 01       	movw	r16, r14
     f82:	76 01       	movw	r14, r12
     f84:	e2 2a       	or	r14, r18
     f86:	f3 2a       	or	r15, r19
     f88:	04 2b       	or	r16, r20
     f8a:	15 2b       	or	r17, r21
     f8c:	ed aa       	std	Y+53, r14	; 0x35
     f8e:	fe aa       	std	Y+54, r15	; 0x36
     f90:	0f ab       	std	Y+55, r16	; 0x37
     f92:	18 af       	std	Y+56, r17	; 0x38
     f94:	6c 96       	adiw	r28, 0x1c	; 28
     f96:	8c ad       	ldd	r24, Y+60	; 0x3c
     f98:	9d ad       	ldd	r25, Y+61	; 0x3d
     f9a:	ae ad       	ldd	r26, Y+62	; 0x3e
     f9c:	bf ad       	ldd	r27, Y+63	; 0x3f
     f9e:	6c 97       	sbiw	r28, 0x1c	; 28
     fa0:	04 c0       	rjmp	.+8      	; 0xfaa <__umoddi3+0x1d6>
     fa2:	88 0f       	add	r24, r24
     fa4:	99 1f       	adc	r25, r25
     fa6:	aa 1f       	adc	r26, r26
     fa8:	bb 1f       	adc	r27, r27
     faa:	6a 95       	dec	r22
     fac:	d2 f7       	brpl	.-12     	; 0xfa2 <__umoddi3+0x1ce>
     fae:	89 ab       	std	Y+49, r24	; 0x31
     fb0:	9a ab       	std	Y+50, r25	; 0x32
     fb2:	ab ab       	std	Y+51, r26	; 0x33
     fb4:	bc ab       	std	Y+52, r27	; 0x34
     fb6:	32 01       	movw	r6, r4
     fb8:	88 24       	eor	r8, r8
     fba:	99 24       	eor	r9, r9
     fbc:	b2 01       	movw	r22, r4
     fbe:	a1 01       	movw	r20, r2
     fc0:	60 70       	andi	r22, 0x00	; 0
     fc2:	70 70       	andi	r23, 0x00	; 0
     fc4:	21 96       	adiw	r28, 0x01	; 1
     fc6:	4c af       	std	Y+60, r20	; 0x3c
     fc8:	5d af       	std	Y+61, r21	; 0x3d
     fca:	6e af       	std	Y+62, r22	; 0x3e
     fcc:	7f af       	std	Y+63, r23	; 0x3f
     fce:	21 97       	sbiw	r28, 0x01	; 1
     fd0:	6d a9       	ldd	r22, Y+53	; 0x35
     fd2:	7e a9       	ldd	r23, Y+54	; 0x36
     fd4:	8f a9       	ldd	r24, Y+55	; 0x37
     fd6:	98 ad       	ldd	r25, Y+56	; 0x38
     fd8:	a4 01       	movw	r20, r8
     fda:	93 01       	movw	r18, r6
     fdc:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
     fe0:	7b 01       	movw	r14, r22
     fe2:	8c 01       	movw	r16, r24
     fe4:	6d a9       	ldd	r22, Y+53	; 0x35
     fe6:	7e a9       	ldd	r23, Y+54	; 0x36
     fe8:	8f a9       	ldd	r24, Y+55	; 0x37
     fea:	98 ad       	ldd	r25, Y+56	; 0x38
     fec:	a4 01       	movw	r20, r8
     fee:	93 01       	movw	r18, r6
     ff0:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
     ff4:	ca 01       	movw	r24, r20
     ff6:	b9 01       	movw	r22, r18
     ff8:	21 96       	adiw	r28, 0x01	; 1
     ffa:	2c ad       	ldd	r18, Y+60	; 0x3c
     ffc:	3d ad       	ldd	r19, Y+61	; 0x3d
     ffe:	4e ad       	ldd	r20, Y+62	; 0x3e
    1000:	5f ad       	ldd	r21, Y+63	; 0x3f
    1002:	21 97       	sbiw	r28, 0x01	; 1
    1004:	0e 94 13 2b 	call	0x5626	; 0x5626 <__mulsi3>
    1008:	9b 01       	movw	r18, r22
    100a:	ac 01       	movw	r20, r24
    100c:	87 01       	movw	r16, r14
    100e:	ff 24       	eor	r15, r15
    1010:	ee 24       	eor	r14, r14
    1012:	a9 a8       	ldd	r10, Y+49	; 0x31
    1014:	ba a8       	ldd	r11, Y+50	; 0x32
    1016:	cb a8       	ldd	r12, Y+51	; 0x33
    1018:	dc a8       	ldd	r13, Y+52	; 0x34
    101a:	c6 01       	movw	r24, r12
    101c:	aa 27       	eor	r26, r26
    101e:	bb 27       	eor	r27, r27
    1020:	57 01       	movw	r10, r14
    1022:	68 01       	movw	r12, r16
    1024:	a8 2a       	or	r10, r24
    1026:	b9 2a       	or	r11, r25
    1028:	ca 2a       	or	r12, r26
    102a:	db 2a       	or	r13, r27
    102c:	a2 16       	cp	r10, r18
    102e:	b3 06       	cpc	r11, r19
    1030:	c4 06       	cpc	r12, r20
    1032:	d5 06       	cpc	r13, r21
    1034:	90 f4       	brcc	.+36     	; 0x105a <__umoddi3+0x286>
    1036:	a2 0c       	add	r10, r2
    1038:	b3 1c       	adc	r11, r3
    103a:	c4 1c       	adc	r12, r4
    103c:	d5 1c       	adc	r13, r5
    103e:	a2 14       	cp	r10, r2
    1040:	b3 04       	cpc	r11, r3
    1042:	c4 04       	cpc	r12, r4
    1044:	d5 04       	cpc	r13, r5
    1046:	48 f0       	brcs	.+18     	; 0x105a <__umoddi3+0x286>
    1048:	a2 16       	cp	r10, r18
    104a:	b3 06       	cpc	r11, r19
    104c:	c4 06       	cpc	r12, r20
    104e:	d5 06       	cpc	r13, r21
    1050:	20 f4       	brcc	.+8      	; 0x105a <__umoddi3+0x286>
    1052:	a2 0c       	add	r10, r2
    1054:	b3 1c       	adc	r11, r3
    1056:	c4 1c       	adc	r12, r4
    1058:	d5 1c       	adc	r13, r5
    105a:	a2 1a       	sub	r10, r18
    105c:	b3 0a       	sbc	r11, r19
    105e:	c4 0a       	sbc	r12, r20
    1060:	d5 0a       	sbc	r13, r21
    1062:	c6 01       	movw	r24, r12
    1064:	b5 01       	movw	r22, r10
    1066:	a4 01       	movw	r20, r8
    1068:	93 01       	movw	r18, r6
    106a:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
    106e:	7b 01       	movw	r14, r22
    1070:	8c 01       	movw	r16, r24
    1072:	c6 01       	movw	r24, r12
    1074:	b5 01       	movw	r22, r10
    1076:	a4 01       	movw	r20, r8
    1078:	93 01       	movw	r18, r6
    107a:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
    107e:	ca 01       	movw	r24, r20
    1080:	b9 01       	movw	r22, r18
    1082:	21 96       	adiw	r28, 0x01	; 1
    1084:	2c ad       	ldd	r18, Y+60	; 0x3c
    1086:	3d ad       	ldd	r19, Y+61	; 0x3d
    1088:	4e ad       	ldd	r20, Y+62	; 0x3e
    108a:	5f ad       	ldd	r21, Y+63	; 0x3f
    108c:	21 97       	sbiw	r28, 0x01	; 1
    108e:	ba c1       	rjmp	.+884    	; 0x1404 <__umoddi3+0x630>
    1090:	21 14       	cp	r2, r1
    1092:	31 04       	cpc	r3, r1
    1094:	41 04       	cpc	r4, r1
    1096:	51 04       	cpc	r5, r1
    1098:	71 f4       	brne	.+28     	; 0x10b6 <__umoddi3+0x2e2>
    109a:	61 e0       	ldi	r22, 0x01	; 1
    109c:	70 e0       	ldi	r23, 0x00	; 0
    109e:	80 e0       	ldi	r24, 0x00	; 0
    10a0:	90 e0       	ldi	r25, 0x00	; 0
    10a2:	20 e0       	ldi	r18, 0x00	; 0
    10a4:	30 e0       	ldi	r19, 0x00	; 0
    10a6:	40 e0       	ldi	r20, 0x00	; 0
    10a8:	50 e0       	ldi	r21, 0x00	; 0
    10aa:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
    10ae:	c9 01       	movw	r24, r18
    10b0:	da 01       	movw	r26, r20
    10b2:	1c 01       	movw	r2, r24
    10b4:	2d 01       	movw	r4, r26
    10b6:	00 e0       	ldi	r16, 0x00	; 0
    10b8:	20 16       	cp	r2, r16
    10ba:	00 e0       	ldi	r16, 0x00	; 0
    10bc:	30 06       	cpc	r3, r16
    10be:	01 e0       	ldi	r16, 0x01	; 1
    10c0:	40 06       	cpc	r4, r16
    10c2:	00 e0       	ldi	r16, 0x00	; 0
    10c4:	50 06       	cpc	r5, r16
    10c6:	88 f4       	brcc	.+34     	; 0x10ea <__umoddi3+0x316>
    10c8:	1f ef       	ldi	r17, 0xFF	; 255
    10ca:	21 16       	cp	r2, r17
    10cc:	31 04       	cpc	r3, r1
    10ce:	41 04       	cpc	r4, r1
    10d0:	51 04       	cpc	r5, r1
    10d2:	39 f0       	breq	.+14     	; 0x10e2 <__umoddi3+0x30e>
    10d4:	30 f0       	brcs	.+12     	; 0x10e2 <__umoddi3+0x30e>
    10d6:	68 e0       	ldi	r22, 0x08	; 8
    10d8:	e6 2e       	mov	r14, r22
    10da:	f1 2c       	mov	r15, r1
    10dc:	01 2d       	mov	r16, r1
    10de:	11 2d       	mov	r17, r1
    10e0:	18 c0       	rjmp	.+48     	; 0x1112 <__umoddi3+0x33e>
    10e2:	ee 24       	eor	r14, r14
    10e4:	ff 24       	eor	r15, r15
    10e6:	87 01       	movw	r16, r14
    10e8:	14 c0       	rjmp	.+40     	; 0x1112 <__umoddi3+0x33e>
    10ea:	40 e0       	ldi	r20, 0x00	; 0
    10ec:	24 16       	cp	r2, r20
    10ee:	40 e0       	ldi	r20, 0x00	; 0
    10f0:	34 06       	cpc	r3, r20
    10f2:	40 e0       	ldi	r20, 0x00	; 0
    10f4:	44 06       	cpc	r4, r20
    10f6:	41 e0       	ldi	r20, 0x01	; 1
    10f8:	54 06       	cpc	r5, r20
    10fa:	30 f0       	brcs	.+12     	; 0x1108 <__umoddi3+0x334>
    10fc:	58 e1       	ldi	r21, 0x18	; 24
    10fe:	e5 2e       	mov	r14, r21
    1100:	f1 2c       	mov	r15, r1
    1102:	01 2d       	mov	r16, r1
    1104:	11 2d       	mov	r17, r1
    1106:	05 c0       	rjmp	.+10     	; 0x1112 <__umoddi3+0x33e>
    1108:	40 e1       	ldi	r20, 0x10	; 16
    110a:	e4 2e       	mov	r14, r20
    110c:	f1 2c       	mov	r15, r1
    110e:	01 2d       	mov	r16, r1
    1110:	11 2d       	mov	r17, r1
    1112:	d2 01       	movw	r26, r4
    1114:	c1 01       	movw	r24, r2
    1116:	0e 2c       	mov	r0, r14
    1118:	04 c0       	rjmp	.+8      	; 0x1122 <__umoddi3+0x34e>
    111a:	b6 95       	lsr	r27
    111c:	a7 95       	ror	r26
    111e:	97 95       	ror	r25
    1120:	87 95       	ror	r24
    1122:	0a 94       	dec	r0
    1124:	d2 f7       	brpl	.-12     	; 0x111a <__umoddi3+0x346>
    1126:	88 59       	subi	r24, 0x98	; 152
    1128:	9f 4f       	sbci	r25, 0xFF	; 255
    112a:	dc 01       	movw	r26, r24
    112c:	2c 91       	ld	r18, X
    112e:	30 e2       	ldi	r19, 0x20	; 32
    1130:	a3 2e       	mov	r10, r19
    1132:	b1 2c       	mov	r11, r1
    1134:	c1 2c       	mov	r12, r1
    1136:	d1 2c       	mov	r13, r1
    1138:	d6 01       	movw	r26, r12
    113a:	c5 01       	movw	r24, r10
    113c:	8e 19       	sub	r24, r14
    113e:	9f 09       	sbc	r25, r15
    1140:	a0 0b       	sbc	r26, r16
    1142:	b1 0b       	sbc	r27, r17
    1144:	7c 01       	movw	r14, r24
    1146:	8d 01       	movw	r16, r26
    1148:	e2 1a       	sub	r14, r18
    114a:	f1 08       	sbc	r15, r1
    114c:	01 09       	sbc	r16, r1
    114e:	11 09       	sbc	r17, r1
    1150:	e9 ae       	std	Y+57, r14	; 0x39
    1152:	fa ae       	std	Y+58, r15	; 0x3a
    1154:	0b af       	std	Y+59, r16	; 0x3b
    1156:	1c af       	std	Y+60, r17	; 0x3c
    1158:	e1 14       	cp	r14, r1
    115a:	f1 04       	cpc	r15, r1
    115c:	01 05       	cpc	r16, r1
    115e:	11 05       	cpc	r17, r1
    1160:	39 f4       	brne	.+14     	; 0x1170 <__umoddi3+0x39c>
    1162:	64 01       	movw	r12, r8
    1164:	53 01       	movw	r10, r6
    1166:	a2 18       	sub	r10, r2
    1168:	b3 08       	sbc	r11, r3
    116a:	c4 08       	sbc	r12, r4
    116c:	d5 08       	sbc	r13, r5
    116e:	e2 c0       	rjmp	.+452    	; 0x1334 <__umoddi3+0x560>
    1170:	f9 ac       	ldd	r15, Y+57	; 0x39
    1172:	68 96       	adiw	r28, 0x18	; 24
    1174:	ff ae       	std	Y+63, r15	; 0x3f
    1176:	68 97       	sbiw	r28, 0x18	; 24
    1178:	0f 2c       	mov	r0, r15
    117a:	04 c0       	rjmp	.+8      	; 0x1184 <__umoddi3+0x3b0>
    117c:	22 0c       	add	r2, r2
    117e:	33 1c       	adc	r3, r3
    1180:	44 1c       	adc	r4, r4
    1182:	55 1c       	adc	r5, r5
    1184:	0a 94       	dec	r0
    1186:	d2 f7       	brpl	.-12     	; 0x117c <__umoddi3+0x3a8>
    1188:	8a 2d       	mov	r24, r10
    118a:	8f 19       	sub	r24, r15
    118c:	64 01       	movw	r12, r8
    118e:	53 01       	movw	r10, r6
    1190:	08 2e       	mov	r0, r24
    1192:	04 c0       	rjmp	.+8      	; 0x119c <__umoddi3+0x3c8>
    1194:	d6 94       	lsr	r13
    1196:	c7 94       	ror	r12
    1198:	b7 94       	ror	r11
    119a:	a7 94       	ror	r10
    119c:	0a 94       	dec	r0
    119e:	d2 f7       	brpl	.-12     	; 0x1194 <__umoddi3+0x3c0>
    11a0:	a4 01       	movw	r20, r8
    11a2:	93 01       	movw	r18, r6
    11a4:	04 c0       	rjmp	.+8      	; 0x11ae <__umoddi3+0x3da>
    11a6:	22 0f       	add	r18, r18
    11a8:	33 1f       	adc	r19, r19
    11aa:	44 1f       	adc	r20, r20
    11ac:	55 1f       	adc	r21, r21
    11ae:	fa 94       	dec	r15
    11b0:	d2 f7       	brpl	.-12     	; 0x11a6 <__umoddi3+0x3d2>
    11b2:	6c 96       	adiw	r28, 0x1c	; 28
    11b4:	6c ac       	ldd	r6, Y+60	; 0x3c
    11b6:	7d ac       	ldd	r7, Y+61	; 0x3d
    11b8:	8e ac       	ldd	r8, Y+62	; 0x3e
    11ba:	9f ac       	ldd	r9, Y+63	; 0x3f
    11bc:	6c 97       	sbiw	r28, 0x1c	; 28
    11be:	04 c0       	rjmp	.+8      	; 0x11c8 <__umoddi3+0x3f4>
    11c0:	96 94       	lsr	r9
    11c2:	87 94       	ror	r8
    11c4:	77 94       	ror	r7
    11c6:	67 94       	ror	r6
    11c8:	8a 95       	dec	r24
    11ca:	d2 f7       	brpl	.-12     	; 0x11c0 <__umoddi3+0x3ec>
    11cc:	84 01       	movw	r16, r8
    11ce:	73 01       	movw	r14, r6
    11d0:	e2 2a       	or	r14, r18
    11d2:	f3 2a       	or	r15, r19
    11d4:	04 2b       	or	r16, r20
    11d6:	15 2b       	or	r17, r21
    11d8:	ed a6       	std	Y+45, r14	; 0x2d
    11da:	fe a6       	std	Y+46, r15	; 0x2e
    11dc:	0f a7       	std	Y+47, r16	; 0x2f
    11de:	18 ab       	std	Y+48, r17	; 0x30
    11e0:	32 01       	movw	r6, r4
    11e2:	88 24       	eor	r8, r8
    11e4:	99 24       	eor	r9, r9
    11e6:	b2 01       	movw	r22, r4
    11e8:	a1 01       	movw	r20, r2
    11ea:	60 70       	andi	r22, 0x00	; 0
    11ec:	70 70       	andi	r23, 0x00	; 0
    11ee:	25 96       	adiw	r28, 0x05	; 5
    11f0:	4c af       	std	Y+60, r20	; 0x3c
    11f2:	5d af       	std	Y+61, r21	; 0x3d
    11f4:	6e af       	std	Y+62, r22	; 0x3e
    11f6:	7f af       	std	Y+63, r23	; 0x3f
    11f8:	25 97       	sbiw	r28, 0x05	; 5
    11fa:	c6 01       	movw	r24, r12
    11fc:	b5 01       	movw	r22, r10
    11fe:	a4 01       	movw	r20, r8
    1200:	93 01       	movw	r18, r6
    1202:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
    1206:	7b 01       	movw	r14, r22
    1208:	8c 01       	movw	r16, r24
    120a:	c6 01       	movw	r24, r12
    120c:	b5 01       	movw	r22, r10
    120e:	a4 01       	movw	r20, r8
    1210:	93 01       	movw	r18, r6
    1212:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
    1216:	ca 01       	movw	r24, r20
    1218:	b9 01       	movw	r22, r18
    121a:	25 96       	adiw	r28, 0x05	; 5
    121c:	2c ad       	ldd	r18, Y+60	; 0x3c
    121e:	3d ad       	ldd	r19, Y+61	; 0x3d
    1220:	4e ad       	ldd	r20, Y+62	; 0x3e
    1222:	5f ad       	ldd	r21, Y+63	; 0x3f
    1224:	25 97       	sbiw	r28, 0x05	; 5
    1226:	0e 94 13 2b 	call	0x5626	; 0x5626 <__mulsi3>
    122a:	9b 01       	movw	r18, r22
    122c:	ac 01       	movw	r20, r24
    122e:	87 01       	movw	r16, r14
    1230:	ff 24       	eor	r15, r15
    1232:	ee 24       	eor	r14, r14
    1234:	ad a4       	ldd	r10, Y+45	; 0x2d
    1236:	be a4       	ldd	r11, Y+46	; 0x2e
    1238:	cf a4       	ldd	r12, Y+47	; 0x2f
    123a:	d8 a8       	ldd	r13, Y+48	; 0x30
    123c:	c6 01       	movw	r24, r12
    123e:	aa 27       	eor	r26, r26
    1240:	bb 27       	eor	r27, r27
    1242:	5c 01       	movw	r10, r24
    1244:	6d 01       	movw	r12, r26
    1246:	ae 28       	or	r10, r14
    1248:	bf 28       	or	r11, r15
    124a:	c0 2a       	or	r12, r16
    124c:	d1 2a       	or	r13, r17
    124e:	a2 16       	cp	r10, r18
    1250:	b3 06       	cpc	r11, r19
    1252:	c4 06       	cpc	r12, r20
    1254:	d5 06       	cpc	r13, r21
    1256:	90 f4       	brcc	.+36     	; 0x127c <__umoddi3+0x4a8>
    1258:	a2 0c       	add	r10, r2
    125a:	b3 1c       	adc	r11, r3
    125c:	c4 1c       	adc	r12, r4
    125e:	d5 1c       	adc	r13, r5
    1260:	a2 14       	cp	r10, r2
    1262:	b3 04       	cpc	r11, r3
    1264:	c4 04       	cpc	r12, r4
    1266:	d5 04       	cpc	r13, r5
    1268:	48 f0       	brcs	.+18     	; 0x127c <__umoddi3+0x4a8>
    126a:	a2 16       	cp	r10, r18
    126c:	b3 06       	cpc	r11, r19
    126e:	c4 06       	cpc	r12, r20
    1270:	d5 06       	cpc	r13, r21
    1272:	20 f4       	brcc	.+8      	; 0x127c <__umoddi3+0x4a8>
    1274:	a2 0c       	add	r10, r2
    1276:	b3 1c       	adc	r11, r3
    1278:	c4 1c       	adc	r12, r4
    127a:	d5 1c       	adc	r13, r5
    127c:	a2 1a       	sub	r10, r18
    127e:	b3 0a       	sbc	r11, r19
    1280:	c4 0a       	sbc	r12, r20
    1282:	d5 0a       	sbc	r13, r21
    1284:	c6 01       	movw	r24, r12
    1286:	b5 01       	movw	r22, r10
    1288:	a4 01       	movw	r20, r8
    128a:	93 01       	movw	r18, r6
    128c:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
    1290:	7b 01       	movw	r14, r22
    1292:	8c 01       	movw	r16, r24
    1294:	c6 01       	movw	r24, r12
    1296:	b5 01       	movw	r22, r10
    1298:	a4 01       	movw	r20, r8
    129a:	93 01       	movw	r18, r6
    129c:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
    12a0:	ca 01       	movw	r24, r20
    12a2:	b9 01       	movw	r22, r18
    12a4:	25 96       	adiw	r28, 0x05	; 5
    12a6:	2c ad       	ldd	r18, Y+60	; 0x3c
    12a8:	3d ad       	ldd	r19, Y+61	; 0x3d
    12aa:	4e ad       	ldd	r20, Y+62	; 0x3e
    12ac:	5f ad       	ldd	r21, Y+63	; 0x3f
    12ae:	25 97       	sbiw	r28, 0x05	; 5
    12b0:	0e 94 13 2b 	call	0x5626	; 0x5626 <__mulsi3>
    12b4:	9b 01       	movw	r18, r22
    12b6:	ac 01       	movw	r20, r24
    12b8:	87 01       	movw	r16, r14
    12ba:	ff 24       	eor	r15, r15
    12bc:	ee 24       	eor	r14, r14
    12be:	8d a5       	ldd	r24, Y+45	; 0x2d
    12c0:	9e a5       	ldd	r25, Y+46	; 0x2e
    12c2:	af a5       	ldd	r26, Y+47	; 0x2f
    12c4:	b8 a9       	ldd	r27, Y+48	; 0x30
    12c6:	a0 70       	andi	r26, 0x00	; 0
    12c8:	b0 70       	andi	r27, 0x00	; 0
    12ca:	57 01       	movw	r10, r14
    12cc:	68 01       	movw	r12, r16
    12ce:	a8 2a       	or	r10, r24
    12d0:	b9 2a       	or	r11, r25
    12d2:	ca 2a       	or	r12, r26
    12d4:	db 2a       	or	r13, r27
    12d6:	a2 16       	cp	r10, r18
    12d8:	b3 06       	cpc	r11, r19
    12da:	c4 06       	cpc	r12, r20
    12dc:	d5 06       	cpc	r13, r21
    12de:	90 f4       	brcc	.+36     	; 0x1304 <__umoddi3+0x530>
    12e0:	a2 0c       	add	r10, r2
    12e2:	b3 1c       	adc	r11, r3
    12e4:	c4 1c       	adc	r12, r4
    12e6:	d5 1c       	adc	r13, r5
    12e8:	a2 14       	cp	r10, r2
    12ea:	b3 04       	cpc	r11, r3
    12ec:	c4 04       	cpc	r12, r4
    12ee:	d5 04       	cpc	r13, r5
    12f0:	48 f0       	brcs	.+18     	; 0x1304 <__umoddi3+0x530>
    12f2:	a2 16       	cp	r10, r18
    12f4:	b3 06       	cpc	r11, r19
    12f6:	c4 06       	cpc	r12, r20
    12f8:	d5 06       	cpc	r13, r21
    12fa:	20 f4       	brcc	.+8      	; 0x1304 <__umoddi3+0x530>
    12fc:	a2 0c       	add	r10, r2
    12fe:	b3 1c       	adc	r11, r3
    1300:	c4 1c       	adc	r12, r4
    1302:	d5 1c       	adc	r13, r5
    1304:	6c 96       	adiw	r28, 0x1c	; 28
    1306:	ec ac       	ldd	r14, Y+60	; 0x3c
    1308:	fd ac       	ldd	r15, Y+61	; 0x3d
    130a:	0e ad       	ldd	r16, Y+62	; 0x3e
    130c:	1f ad       	ldd	r17, Y+63	; 0x3f
    130e:	6c 97       	sbiw	r28, 0x1c	; 28
    1310:	68 96       	adiw	r28, 0x18	; 24
    1312:	0f ac       	ldd	r0, Y+63	; 0x3f
    1314:	68 97       	sbiw	r28, 0x18	; 24
    1316:	04 c0       	rjmp	.+8      	; 0x1320 <__umoddi3+0x54c>
    1318:	ee 0c       	add	r14, r14
    131a:	ff 1c       	adc	r15, r15
    131c:	00 1f       	adc	r16, r16
    131e:	11 1f       	adc	r17, r17
    1320:	0a 94       	dec	r0
    1322:	d2 f7       	brpl	.-12     	; 0x1318 <__umoddi3+0x544>
    1324:	e9 aa       	std	Y+49, r14	; 0x31
    1326:	fa aa       	std	Y+50, r15	; 0x32
    1328:	0b ab       	std	Y+51, r16	; 0x33
    132a:	1c ab       	std	Y+52, r17	; 0x34
    132c:	a2 1a       	sub	r10, r18
    132e:	b3 0a       	sbc	r11, r19
    1330:	c4 0a       	sbc	r12, r20
    1332:	d5 0a       	sbc	r13, r21
    1334:	32 01       	movw	r6, r4
    1336:	88 24       	eor	r8, r8
    1338:	99 24       	eor	r9, r9
    133a:	b2 01       	movw	r22, r4
    133c:	a1 01       	movw	r20, r2
    133e:	60 70       	andi	r22, 0x00	; 0
    1340:	70 70       	andi	r23, 0x00	; 0
    1342:	29 96       	adiw	r28, 0x09	; 9
    1344:	4c af       	std	Y+60, r20	; 0x3c
    1346:	5d af       	std	Y+61, r21	; 0x3d
    1348:	6e af       	std	Y+62, r22	; 0x3e
    134a:	7f af       	std	Y+63, r23	; 0x3f
    134c:	29 97       	sbiw	r28, 0x09	; 9
    134e:	c6 01       	movw	r24, r12
    1350:	b5 01       	movw	r22, r10
    1352:	a4 01       	movw	r20, r8
    1354:	93 01       	movw	r18, r6
    1356:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
    135a:	7b 01       	movw	r14, r22
    135c:	8c 01       	movw	r16, r24
    135e:	c6 01       	movw	r24, r12
    1360:	b5 01       	movw	r22, r10
    1362:	a4 01       	movw	r20, r8
    1364:	93 01       	movw	r18, r6
    1366:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
    136a:	ca 01       	movw	r24, r20
    136c:	b9 01       	movw	r22, r18
    136e:	29 96       	adiw	r28, 0x09	; 9
    1370:	2c ad       	ldd	r18, Y+60	; 0x3c
    1372:	3d ad       	ldd	r19, Y+61	; 0x3d
    1374:	4e ad       	ldd	r20, Y+62	; 0x3e
    1376:	5f ad       	ldd	r21, Y+63	; 0x3f
    1378:	29 97       	sbiw	r28, 0x09	; 9
    137a:	0e 94 13 2b 	call	0x5626	; 0x5626 <__mulsi3>
    137e:	9b 01       	movw	r18, r22
    1380:	ac 01       	movw	r20, r24
    1382:	87 01       	movw	r16, r14
    1384:	ff 24       	eor	r15, r15
    1386:	ee 24       	eor	r14, r14
    1388:	a9 a8       	ldd	r10, Y+49	; 0x31
    138a:	ba a8       	ldd	r11, Y+50	; 0x32
    138c:	cb a8       	ldd	r12, Y+51	; 0x33
    138e:	dc a8       	ldd	r13, Y+52	; 0x34
    1390:	c6 01       	movw	r24, r12
    1392:	aa 27       	eor	r26, r26
    1394:	bb 27       	eor	r27, r27
    1396:	57 01       	movw	r10, r14
    1398:	68 01       	movw	r12, r16
    139a:	a8 2a       	or	r10, r24
    139c:	b9 2a       	or	r11, r25
    139e:	ca 2a       	or	r12, r26
    13a0:	db 2a       	or	r13, r27
    13a2:	a2 16       	cp	r10, r18
    13a4:	b3 06       	cpc	r11, r19
    13a6:	c4 06       	cpc	r12, r20
    13a8:	d5 06       	cpc	r13, r21
    13aa:	90 f4       	brcc	.+36     	; 0x13d0 <__umoddi3+0x5fc>
    13ac:	a2 0c       	add	r10, r2
    13ae:	b3 1c       	adc	r11, r3
    13b0:	c4 1c       	adc	r12, r4
    13b2:	d5 1c       	adc	r13, r5
    13b4:	a2 14       	cp	r10, r2
    13b6:	b3 04       	cpc	r11, r3
    13b8:	c4 04       	cpc	r12, r4
    13ba:	d5 04       	cpc	r13, r5
    13bc:	48 f0       	brcs	.+18     	; 0x13d0 <__umoddi3+0x5fc>
    13be:	a2 16       	cp	r10, r18
    13c0:	b3 06       	cpc	r11, r19
    13c2:	c4 06       	cpc	r12, r20
    13c4:	d5 06       	cpc	r13, r21
    13c6:	20 f4       	brcc	.+8      	; 0x13d0 <__umoddi3+0x5fc>
    13c8:	a2 0c       	add	r10, r2
    13ca:	b3 1c       	adc	r11, r3
    13cc:	c4 1c       	adc	r12, r4
    13ce:	d5 1c       	adc	r13, r5
    13d0:	a2 1a       	sub	r10, r18
    13d2:	b3 0a       	sbc	r11, r19
    13d4:	c4 0a       	sbc	r12, r20
    13d6:	d5 0a       	sbc	r13, r21
    13d8:	c6 01       	movw	r24, r12
    13da:	b5 01       	movw	r22, r10
    13dc:	a4 01       	movw	r20, r8
    13de:	93 01       	movw	r18, r6
    13e0:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
    13e4:	7b 01       	movw	r14, r22
    13e6:	8c 01       	movw	r16, r24
    13e8:	c6 01       	movw	r24, r12
    13ea:	b5 01       	movw	r22, r10
    13ec:	a4 01       	movw	r20, r8
    13ee:	93 01       	movw	r18, r6
    13f0:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
    13f4:	ca 01       	movw	r24, r20
    13f6:	b9 01       	movw	r22, r18
    13f8:	29 96       	adiw	r28, 0x09	; 9
    13fa:	2c ad       	ldd	r18, Y+60	; 0x3c
    13fc:	3d ad       	ldd	r19, Y+61	; 0x3d
    13fe:	4e ad       	ldd	r20, Y+62	; 0x3e
    1400:	5f ad       	ldd	r21, Y+63	; 0x3f
    1402:	29 97       	sbiw	r28, 0x09	; 9
    1404:	0e 94 13 2b 	call	0x5626	; 0x5626 <__mulsi3>
    1408:	9b 01       	movw	r18, r22
    140a:	ac 01       	movw	r20, r24
    140c:	87 01       	movw	r16, r14
    140e:	ff 24       	eor	r15, r15
    1410:	ee 24       	eor	r14, r14
    1412:	89 a9       	ldd	r24, Y+49	; 0x31
    1414:	9a a9       	ldd	r25, Y+50	; 0x32
    1416:	ab a9       	ldd	r26, Y+51	; 0x33
    1418:	bc a9       	ldd	r27, Y+52	; 0x34
    141a:	a0 70       	andi	r26, 0x00	; 0
    141c:	b0 70       	andi	r27, 0x00	; 0
    141e:	e8 2a       	or	r14, r24
    1420:	f9 2a       	or	r15, r25
    1422:	0a 2b       	or	r16, r26
    1424:	1b 2b       	or	r17, r27
    1426:	e2 16       	cp	r14, r18
    1428:	f3 06       	cpc	r15, r19
    142a:	04 07       	cpc	r16, r20
    142c:	15 07       	cpc	r17, r21
    142e:	90 f4       	brcc	.+36     	; 0x1454 <__umoddi3+0x680>
    1430:	e2 0c       	add	r14, r2
    1432:	f3 1c       	adc	r15, r3
    1434:	04 1d       	adc	r16, r4
    1436:	15 1d       	adc	r17, r5
    1438:	e2 14       	cp	r14, r2
    143a:	f3 04       	cpc	r15, r3
    143c:	04 05       	cpc	r16, r4
    143e:	15 05       	cpc	r17, r5
    1440:	48 f0       	brcs	.+18     	; 0x1454 <__umoddi3+0x680>
    1442:	e2 16       	cp	r14, r18
    1444:	f3 06       	cpc	r15, r19
    1446:	04 07       	cpc	r16, r20
    1448:	15 07       	cpc	r17, r21
    144a:	20 f4       	brcc	.+8      	; 0x1454 <__umoddi3+0x680>
    144c:	e2 0c       	add	r14, r2
    144e:	f3 1c       	adc	r15, r3
    1450:	04 1d       	adc	r16, r4
    1452:	15 1d       	adc	r17, r5
    1454:	e2 1a       	sub	r14, r18
    1456:	f3 0a       	sbc	r15, r19
    1458:	04 0b       	sbc	r16, r20
    145a:	15 0b       	sbc	r17, r21
    145c:	d8 01       	movw	r26, r16
    145e:	c7 01       	movw	r24, r14
    1460:	09 ac       	ldd	r0, Y+57	; 0x39
    1462:	04 c0       	rjmp	.+8      	; 0x146c <__umoddi3+0x698>
    1464:	b6 95       	lsr	r27
    1466:	a7 95       	ror	r26
    1468:	97 95       	ror	r25
    146a:	87 95       	ror	r24
    146c:	0a 94       	dec	r0
    146e:	d2 f7       	brpl	.-12     	; 0x1464 <__umoddi3+0x690>
    1470:	89 8b       	std	Y+17, r24	; 0x11
    1472:	9a 8b       	std	Y+18, r25	; 0x12
    1474:	ab 8b       	std	Y+19, r26	; 0x13
    1476:	bc 8b       	std	Y+20, r27	; 0x14
    1478:	1d 8a       	std	Y+21, r1	; 0x15
    147a:	1e 8a       	std	Y+22, r1	; 0x16
    147c:	1f 8a       	std	Y+23, r1	; 0x17
    147e:	18 8e       	std	Y+24, r1	; 0x18
    1480:	28 2f       	mov	r18, r24
    1482:	3a 89       	ldd	r19, Y+18	; 0x12
    1484:	4b 89       	ldd	r20, Y+19	; 0x13
    1486:	5c 89       	ldd	r21, Y+20	; 0x14
    1488:	6d 89       	ldd	r22, Y+21	; 0x15
    148a:	0c c3       	rjmp	.+1560   	; 0x1aa4 <__umoddi3+0xcd0>
    148c:	6a 14       	cp	r6, r10
    148e:	7b 04       	cpc	r7, r11
    1490:	8c 04       	cpc	r8, r12
    1492:	9d 04       	cpc	r9, r13
    1494:	08 f4       	brcc	.+2      	; 0x1498 <__umoddi3+0x6c4>
    1496:	09 c3       	rjmp	.+1554   	; 0x1aaa <__umoddi3+0xcd6>
    1498:	00 e0       	ldi	r16, 0x00	; 0
    149a:	a0 16       	cp	r10, r16
    149c:	00 e0       	ldi	r16, 0x00	; 0
    149e:	b0 06       	cpc	r11, r16
    14a0:	01 e0       	ldi	r16, 0x01	; 1
    14a2:	c0 06       	cpc	r12, r16
    14a4:	00 e0       	ldi	r16, 0x00	; 0
    14a6:	d0 06       	cpc	r13, r16
    14a8:	88 f4       	brcc	.+34     	; 0x14cc <__umoddi3+0x6f8>
    14aa:	1f ef       	ldi	r17, 0xFF	; 255
    14ac:	a1 16       	cp	r10, r17
    14ae:	b1 04       	cpc	r11, r1
    14b0:	c1 04       	cpc	r12, r1
    14b2:	d1 04       	cpc	r13, r1
    14b4:	39 f0       	breq	.+14     	; 0x14c4 <__umoddi3+0x6f0>
    14b6:	30 f0       	brcs	.+12     	; 0x14c4 <__umoddi3+0x6f0>
    14b8:	28 e0       	ldi	r18, 0x08	; 8
    14ba:	e2 2e       	mov	r14, r18
    14bc:	f1 2c       	mov	r15, r1
    14be:	01 2d       	mov	r16, r1
    14c0:	11 2d       	mov	r17, r1
    14c2:	18 c0       	rjmp	.+48     	; 0x14f4 <__umoddi3+0x720>
    14c4:	ee 24       	eor	r14, r14
    14c6:	ff 24       	eor	r15, r15
    14c8:	87 01       	movw	r16, r14
    14ca:	14 c0       	rjmp	.+40     	; 0x14f4 <__umoddi3+0x720>
    14cc:	40 e0       	ldi	r20, 0x00	; 0
    14ce:	a4 16       	cp	r10, r20
    14d0:	40 e0       	ldi	r20, 0x00	; 0
    14d2:	b4 06       	cpc	r11, r20
    14d4:	40 e0       	ldi	r20, 0x00	; 0
    14d6:	c4 06       	cpc	r12, r20
    14d8:	41 e0       	ldi	r20, 0x01	; 1
    14da:	d4 06       	cpc	r13, r20
    14dc:	30 f0       	brcs	.+12     	; 0x14ea <__umoddi3+0x716>
    14de:	98 e1       	ldi	r25, 0x18	; 24
    14e0:	e9 2e       	mov	r14, r25
    14e2:	f1 2c       	mov	r15, r1
    14e4:	01 2d       	mov	r16, r1
    14e6:	11 2d       	mov	r17, r1
    14e8:	05 c0       	rjmp	.+10     	; 0x14f4 <__umoddi3+0x720>
    14ea:	80 e1       	ldi	r24, 0x10	; 16
    14ec:	e8 2e       	mov	r14, r24
    14ee:	f1 2c       	mov	r15, r1
    14f0:	01 2d       	mov	r16, r1
    14f2:	11 2d       	mov	r17, r1
    14f4:	d6 01       	movw	r26, r12
    14f6:	c5 01       	movw	r24, r10
    14f8:	0e 2c       	mov	r0, r14
    14fa:	04 c0       	rjmp	.+8      	; 0x1504 <__umoddi3+0x730>
    14fc:	b6 95       	lsr	r27
    14fe:	a7 95       	ror	r26
    1500:	97 95       	ror	r25
    1502:	87 95       	ror	r24
    1504:	0a 94       	dec	r0
    1506:	d2 f7       	brpl	.-12     	; 0x14fc <__umoddi3+0x728>
    1508:	88 59       	subi	r24, 0x98	; 152
    150a:	9f 4f       	sbci	r25, 0xFF	; 255
    150c:	dc 01       	movw	r26, r24
    150e:	2c 91       	ld	r18, X
    1510:	80 e2       	ldi	r24, 0x20	; 32
    1512:	90 e0       	ldi	r25, 0x00	; 0
    1514:	a0 e0       	ldi	r26, 0x00	; 0
    1516:	b0 e0       	ldi	r27, 0x00	; 0
    1518:	8e 19       	sub	r24, r14
    151a:	9f 09       	sbc	r25, r15
    151c:	a0 0b       	sbc	r26, r16
    151e:	b1 0b       	sbc	r27, r17
    1520:	82 1b       	sub	r24, r18
    1522:	91 09       	sbc	r25, r1
    1524:	a1 09       	sbc	r26, r1
    1526:	b1 09       	sbc	r27, r1
    1528:	00 97       	sbiw	r24, 0x00	; 0
    152a:	a1 05       	cpc	r26, r1
    152c:	b1 05       	cpc	r27, r1
    152e:	09 f0       	breq	.+2      	; 0x1532 <__umoddi3+0x75e>
    1530:	4f c0       	rjmp	.+158    	; 0x15d0 <__umoddi3+0x7fc>
    1532:	a6 14       	cp	r10, r6
    1534:	b7 04       	cpc	r11, r7
    1536:	c8 04       	cpc	r12, r8
    1538:	d9 04       	cpc	r13, r9
    153a:	58 f0       	brcs	.+22     	; 0x1552 <__umoddi3+0x77e>
    153c:	6c 96       	adiw	r28, 0x1c	; 28
    153e:	ec ac       	ldd	r14, Y+60	; 0x3c
    1540:	fd ac       	ldd	r15, Y+61	; 0x3d
    1542:	0e ad       	ldd	r16, Y+62	; 0x3e
    1544:	1f ad       	ldd	r17, Y+63	; 0x3f
    1546:	6c 97       	sbiw	r28, 0x1c	; 28
    1548:	e2 14       	cp	r14, r2
    154a:	f3 04       	cpc	r15, r3
    154c:	04 05       	cpc	r16, r4
    154e:	15 05       	cpc	r17, r5
    1550:	68 f1       	brcs	.+90     	; 0x15ac <__umoddi3+0x7d8>
    1552:	6c 96       	adiw	r28, 0x1c	; 28
    1554:	ec ac       	ldd	r14, Y+60	; 0x3c
    1556:	fd ac       	ldd	r15, Y+61	; 0x3d
    1558:	0e ad       	ldd	r16, Y+62	; 0x3e
    155a:	1f ad       	ldd	r17, Y+63	; 0x3f
    155c:	6c 97       	sbiw	r28, 0x1c	; 28
    155e:	e2 18       	sub	r14, r2
    1560:	f3 08       	sbc	r15, r3
    1562:	04 09       	sbc	r16, r4
    1564:	15 09       	sbc	r17, r5
    1566:	a4 01       	movw	r20, r8
    1568:	93 01       	movw	r18, r6
    156a:	2a 19       	sub	r18, r10
    156c:	3b 09       	sbc	r19, r11
    156e:	4c 09       	sbc	r20, r12
    1570:	5d 09       	sbc	r21, r13
    1572:	aa 24       	eor	r10, r10
    1574:	bb 24       	eor	r11, r11
    1576:	65 01       	movw	r12, r10
    1578:	6c 96       	adiw	r28, 0x1c	; 28
    157a:	6c ad       	ldd	r22, Y+60	; 0x3c
    157c:	7d ad       	ldd	r23, Y+61	; 0x3d
    157e:	8e ad       	ldd	r24, Y+62	; 0x3e
    1580:	9f ad       	ldd	r25, Y+63	; 0x3f
    1582:	6c 97       	sbiw	r28, 0x1c	; 28
    1584:	6e 15       	cp	r22, r14
    1586:	7f 05       	cpc	r23, r15
    1588:	80 07       	cpc	r24, r16
    158a:	91 07       	cpc	r25, r17
    158c:	28 f4       	brcc	.+10     	; 0x1598 <__umoddi3+0x7c4>
    158e:	b1 e0       	ldi	r27, 0x01	; 1
    1590:	ab 2e       	mov	r10, r27
    1592:	b1 2c       	mov	r11, r1
    1594:	c1 2c       	mov	r12, r1
    1596:	d1 2c       	mov	r13, r1
    1598:	da 01       	movw	r26, r20
    159a:	c9 01       	movw	r24, r18
    159c:	8a 19       	sub	r24, r10
    159e:	9b 09       	sbc	r25, r11
    15a0:	ac 09       	sbc	r26, r12
    15a2:	bd 09       	sbc	r27, r13
    15a4:	8d ab       	std	Y+53, r24	; 0x35
    15a6:	9e ab       	std	Y+54, r25	; 0x36
    15a8:	af ab       	std	Y+55, r26	; 0x37
    15aa:	b8 af       	std	Y+56, r27	; 0x38
    15ac:	e9 8a       	std	Y+17, r14	; 0x11
    15ae:	fa 8a       	std	Y+18, r15	; 0x12
    15b0:	0b 8b       	std	Y+19, r16	; 0x13
    15b2:	1c 8b       	std	Y+20, r17	; 0x14
    15b4:	6d a8       	ldd	r6, Y+53	; 0x35
    15b6:	7e a8       	ldd	r7, Y+54	; 0x36
    15b8:	8f a8       	ldd	r8, Y+55	; 0x37
    15ba:	98 ac       	ldd	r9, Y+56	; 0x38
    15bc:	6d 8a       	std	Y+21, r6	; 0x15
    15be:	7e 8a       	std	Y+22, r7	; 0x16
    15c0:	8f 8a       	std	Y+23, r8	; 0x17
    15c2:	98 8e       	std	Y+24, r9	; 0x18
    15c4:	2e 2d       	mov	r18, r14
    15c6:	3a 89       	ldd	r19, Y+18	; 0x12
    15c8:	4b 89       	ldd	r20, Y+19	; 0x13
    15ca:	5c 89       	ldd	r21, Y+20	; 0x14
    15cc:	6d a9       	ldd	r22, Y+53	; 0x35
    15ce:	6a c2       	rjmp	.+1236   	; 0x1aa4 <__umoddi3+0xcd0>
    15d0:	67 96       	adiw	r28, 0x17	; 23
    15d2:	8f af       	std	Y+63, r24	; 0x3f
    15d4:	67 97       	sbiw	r28, 0x17	; 23
    15d6:	a6 01       	movw	r20, r12
    15d8:	95 01       	movw	r18, r10
    15da:	08 2e       	mov	r0, r24
    15dc:	04 c0       	rjmp	.+8      	; 0x15e6 <__umoddi3+0x812>
    15de:	22 0f       	add	r18, r18
    15e0:	33 1f       	adc	r19, r19
    15e2:	44 1f       	adc	r20, r20
    15e4:	55 1f       	adc	r21, r21
    15e6:	0a 94       	dec	r0
    15e8:	d2 f7       	brpl	.-12     	; 0x15de <__umoddi3+0x80a>
    15ea:	a0 e2       	ldi	r26, 0x20	; 32
    15ec:	aa 2e       	mov	r10, r26
    15ee:	a8 1a       	sub	r10, r24
    15f0:	66 96       	adiw	r28, 0x16	; 22
    15f2:	af ae       	std	Y+63, r10	; 0x3f
    15f4:	66 97       	sbiw	r28, 0x16	; 22
    15f6:	d2 01       	movw	r26, r4
    15f8:	c1 01       	movw	r24, r2
    15fa:	04 c0       	rjmp	.+8      	; 0x1604 <__umoddi3+0x830>
    15fc:	b6 95       	lsr	r27
    15fe:	a7 95       	ror	r26
    1600:	97 95       	ror	r25
    1602:	87 95       	ror	r24
    1604:	aa 94       	dec	r10
    1606:	d2 f7       	brpl	.-12     	; 0x15fc <__umoddi3+0x828>
    1608:	6c 01       	movw	r12, r24
    160a:	7d 01       	movw	r14, r26
    160c:	c2 2a       	or	r12, r18
    160e:	d3 2a       	or	r13, r19
    1610:	e4 2a       	or	r14, r20
    1612:	f5 2a       	or	r15, r21
    1614:	c9 a6       	std	Y+41, r12	; 0x29
    1616:	da a6       	std	Y+42, r13	; 0x2a
    1618:	eb a6       	std	Y+43, r14	; 0x2b
    161a:	fc a6       	std	Y+44, r15	; 0x2c
    161c:	82 01       	movw	r16, r4
    161e:	71 01       	movw	r14, r2
    1620:	67 96       	adiw	r28, 0x17	; 23
    1622:	0f ac       	ldd	r0, Y+63	; 0x3f
    1624:	67 97       	sbiw	r28, 0x17	; 23
    1626:	04 c0       	rjmp	.+8      	; 0x1630 <__umoddi3+0x85c>
    1628:	ee 0c       	add	r14, r14
    162a:	ff 1c       	adc	r15, r15
    162c:	00 1f       	adc	r16, r16
    162e:	11 1f       	adc	r17, r17
    1630:	0a 94       	dec	r0
    1632:	d2 f7       	brpl	.-12     	; 0x1628 <__umoddi3+0x854>
    1634:	ed a2       	std	Y+37, r14	; 0x25
    1636:	fe a2       	std	Y+38, r15	; 0x26
    1638:	0f a3       	std	Y+39, r16	; 0x27
    163a:	18 a7       	std	Y+40, r17	; 0x28
    163c:	64 01       	movw	r12, r8
    163e:	53 01       	movw	r10, r6
    1640:	66 96       	adiw	r28, 0x16	; 22
    1642:	0f ac       	ldd	r0, Y+63	; 0x3f
    1644:	66 97       	sbiw	r28, 0x16	; 22
    1646:	04 c0       	rjmp	.+8      	; 0x1650 <__umoddi3+0x87c>
    1648:	d6 94       	lsr	r13
    164a:	c7 94       	ror	r12
    164c:	b7 94       	ror	r11
    164e:	a7 94       	ror	r10
    1650:	0a 94       	dec	r0
    1652:	d2 f7       	brpl	.-12     	; 0x1648 <__umoddi3+0x874>
    1654:	a4 01       	movw	r20, r8
    1656:	93 01       	movw	r18, r6
    1658:	67 96       	adiw	r28, 0x17	; 23
    165a:	0f ac       	ldd	r0, Y+63	; 0x3f
    165c:	67 97       	sbiw	r28, 0x17	; 23
    165e:	04 c0       	rjmp	.+8      	; 0x1668 <__umoddi3+0x894>
    1660:	22 0f       	add	r18, r18
    1662:	33 1f       	adc	r19, r19
    1664:	44 1f       	adc	r20, r20
    1666:	55 1f       	adc	r21, r21
    1668:	0a 94       	dec	r0
    166a:	d2 f7       	brpl	.-12     	; 0x1660 <__umoddi3+0x88c>
    166c:	6c 96       	adiw	r28, 0x1c	; 28
    166e:	8c ad       	ldd	r24, Y+60	; 0x3c
    1670:	9d ad       	ldd	r25, Y+61	; 0x3d
    1672:	ae ad       	ldd	r26, Y+62	; 0x3e
    1674:	bf ad       	ldd	r27, Y+63	; 0x3f
    1676:	6c 97       	sbiw	r28, 0x1c	; 28
    1678:	66 96       	adiw	r28, 0x16	; 22
    167a:	0f ac       	ldd	r0, Y+63	; 0x3f
    167c:	66 97       	sbiw	r28, 0x16	; 22
    167e:	04 c0       	rjmp	.+8      	; 0x1688 <__umoddi3+0x8b4>
    1680:	b6 95       	lsr	r27
    1682:	a7 95       	ror	r26
    1684:	97 95       	ror	r25
    1686:	87 95       	ror	r24
    1688:	0a 94       	dec	r0
    168a:	d2 f7       	brpl	.-12     	; 0x1680 <__umoddi3+0x8ac>
    168c:	3c 01       	movw	r6, r24
    168e:	4d 01       	movw	r8, r26
    1690:	62 2a       	or	r6, r18
    1692:	73 2a       	or	r7, r19
    1694:	84 2a       	or	r8, r20
    1696:	95 2a       	or	r9, r21
    1698:	69 a2       	std	Y+33, r6	; 0x21
    169a:	7a a2       	std	Y+34, r7	; 0x22
    169c:	8b a2       	std	Y+35, r8	; 0x23
    169e:	9c a2       	std	Y+36, r9	; 0x24
    16a0:	6c 96       	adiw	r28, 0x1c	; 28
    16a2:	ec ac       	ldd	r14, Y+60	; 0x3c
    16a4:	fd ac       	ldd	r15, Y+61	; 0x3d
    16a6:	0e ad       	ldd	r16, Y+62	; 0x3e
    16a8:	1f ad       	ldd	r17, Y+63	; 0x3f
    16aa:	6c 97       	sbiw	r28, 0x1c	; 28
    16ac:	67 96       	adiw	r28, 0x17	; 23
    16ae:	0f ac       	ldd	r0, Y+63	; 0x3f
    16b0:	67 97       	sbiw	r28, 0x17	; 23
    16b2:	04 c0       	rjmp	.+8      	; 0x16bc <__umoddi3+0x8e8>
    16b4:	ee 0c       	add	r14, r14
    16b6:	ff 1c       	adc	r15, r15
    16b8:	00 1f       	adc	r16, r16
    16ba:	11 1f       	adc	r17, r17
    16bc:	0a 94       	dec	r0
    16be:	d2 f7       	brpl	.-12     	; 0x16b4 <__umoddi3+0x8e0>
    16c0:	ed 8e       	std	Y+29, r14	; 0x1d
    16c2:	fe 8e       	std	Y+30, r15	; 0x1e
    16c4:	0f 8f       	std	Y+31, r16	; 0x1f
    16c6:	18 a3       	std	Y+32, r17	; 0x20
    16c8:	49 a5       	ldd	r20, Y+41	; 0x29
    16ca:	5a a5       	ldd	r21, Y+42	; 0x2a
    16cc:	6b a5       	ldd	r22, Y+43	; 0x2b
    16ce:	7c a5       	ldd	r23, Y+44	; 0x2c
    16d0:	3b 01       	movw	r6, r22
    16d2:	88 24       	eor	r8, r8
    16d4:	99 24       	eor	r9, r9
    16d6:	60 70       	andi	r22, 0x00	; 0
    16d8:	70 70       	andi	r23, 0x00	; 0
    16da:	2d 96       	adiw	r28, 0x0d	; 13
    16dc:	4c af       	std	Y+60, r20	; 0x3c
    16de:	5d af       	std	Y+61, r21	; 0x3d
    16e0:	6e af       	std	Y+62, r22	; 0x3e
    16e2:	7f af       	std	Y+63, r23	; 0x3f
    16e4:	2d 97       	sbiw	r28, 0x0d	; 13
    16e6:	c6 01       	movw	r24, r12
    16e8:	b5 01       	movw	r22, r10
    16ea:	a4 01       	movw	r20, r8
    16ec:	93 01       	movw	r18, r6
    16ee:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
    16f2:	7b 01       	movw	r14, r22
    16f4:	8c 01       	movw	r16, r24
    16f6:	c6 01       	movw	r24, r12
    16f8:	b5 01       	movw	r22, r10
    16fa:	a4 01       	movw	r20, r8
    16fc:	93 01       	movw	r18, r6
    16fe:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
    1702:	c9 01       	movw	r24, r18
    1704:	da 01       	movw	r26, r20
    1706:	1c 01       	movw	r2, r24
    1708:	2d 01       	movw	r4, r26
    170a:	c2 01       	movw	r24, r4
    170c:	b1 01       	movw	r22, r2
    170e:	2d 96       	adiw	r28, 0x0d	; 13
    1710:	2c ad       	ldd	r18, Y+60	; 0x3c
    1712:	3d ad       	ldd	r19, Y+61	; 0x3d
    1714:	4e ad       	ldd	r20, Y+62	; 0x3e
    1716:	5f ad       	ldd	r21, Y+63	; 0x3f
    1718:	2d 97       	sbiw	r28, 0x0d	; 13
    171a:	0e 94 13 2b 	call	0x5626	; 0x5626 <__mulsi3>
    171e:	9b 01       	movw	r18, r22
    1720:	ac 01       	movw	r20, r24
    1722:	87 01       	movw	r16, r14
    1724:	ff 24       	eor	r15, r15
    1726:	ee 24       	eor	r14, r14
    1728:	a9 a0       	ldd	r10, Y+33	; 0x21
    172a:	ba a0       	ldd	r11, Y+34	; 0x22
    172c:	cb a0       	ldd	r12, Y+35	; 0x23
    172e:	dc a0       	ldd	r13, Y+36	; 0x24
    1730:	c6 01       	movw	r24, r12
    1732:	aa 27       	eor	r26, r26
    1734:	bb 27       	eor	r27, r27
    1736:	57 01       	movw	r10, r14
    1738:	68 01       	movw	r12, r16
    173a:	a8 2a       	or	r10, r24
    173c:	b9 2a       	or	r11, r25
    173e:	ca 2a       	or	r12, r26
    1740:	db 2a       	or	r13, r27
    1742:	a2 16       	cp	r10, r18
    1744:	b3 06       	cpc	r11, r19
    1746:	c4 06       	cpc	r12, r20
    1748:	d5 06       	cpc	r13, r21
    174a:	00 f5       	brcc	.+64     	; 0x178c <__umoddi3+0x9b8>
    174c:	08 94       	sec
    174e:	21 08       	sbc	r2, r1
    1750:	31 08       	sbc	r3, r1
    1752:	41 08       	sbc	r4, r1
    1754:	51 08       	sbc	r5, r1
    1756:	e9 a4       	ldd	r14, Y+41	; 0x29
    1758:	fa a4       	ldd	r15, Y+42	; 0x2a
    175a:	0b a5       	ldd	r16, Y+43	; 0x2b
    175c:	1c a5       	ldd	r17, Y+44	; 0x2c
    175e:	ae 0c       	add	r10, r14
    1760:	bf 1c       	adc	r11, r15
    1762:	c0 1e       	adc	r12, r16
    1764:	d1 1e       	adc	r13, r17
    1766:	ae 14       	cp	r10, r14
    1768:	bf 04       	cpc	r11, r15
    176a:	c0 06       	cpc	r12, r16
    176c:	d1 06       	cpc	r13, r17
    176e:	70 f0       	brcs	.+28     	; 0x178c <__umoddi3+0x9b8>
    1770:	a2 16       	cp	r10, r18
    1772:	b3 06       	cpc	r11, r19
    1774:	c4 06       	cpc	r12, r20
    1776:	d5 06       	cpc	r13, r21
    1778:	48 f4       	brcc	.+18     	; 0x178c <__umoddi3+0x9b8>
    177a:	08 94       	sec
    177c:	21 08       	sbc	r2, r1
    177e:	31 08       	sbc	r3, r1
    1780:	41 08       	sbc	r4, r1
    1782:	51 08       	sbc	r5, r1
    1784:	ae 0c       	add	r10, r14
    1786:	bf 1c       	adc	r11, r15
    1788:	c0 1e       	adc	r12, r16
    178a:	d1 1e       	adc	r13, r17
    178c:	a2 1a       	sub	r10, r18
    178e:	b3 0a       	sbc	r11, r19
    1790:	c4 0a       	sbc	r12, r20
    1792:	d5 0a       	sbc	r13, r21
    1794:	c6 01       	movw	r24, r12
    1796:	b5 01       	movw	r22, r10
    1798:	a4 01       	movw	r20, r8
    179a:	93 01       	movw	r18, r6
    179c:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
    17a0:	7b 01       	movw	r14, r22
    17a2:	8c 01       	movw	r16, r24
    17a4:	c6 01       	movw	r24, r12
    17a6:	b5 01       	movw	r22, r10
    17a8:	a4 01       	movw	r20, r8
    17aa:	93 01       	movw	r18, r6
    17ac:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
    17b0:	c9 01       	movw	r24, r18
    17b2:	da 01       	movw	r26, r20
    17b4:	3c 01       	movw	r6, r24
    17b6:	4d 01       	movw	r8, r26
    17b8:	c4 01       	movw	r24, r8
    17ba:	b3 01       	movw	r22, r6
    17bc:	2d 96       	adiw	r28, 0x0d	; 13
    17be:	2c ad       	ldd	r18, Y+60	; 0x3c
    17c0:	3d ad       	ldd	r19, Y+61	; 0x3d
    17c2:	4e ad       	ldd	r20, Y+62	; 0x3e
    17c4:	5f ad       	ldd	r21, Y+63	; 0x3f
    17c6:	2d 97       	sbiw	r28, 0x0d	; 13
    17c8:	0e 94 13 2b 	call	0x5626	; 0x5626 <__mulsi3>
    17cc:	9b 01       	movw	r18, r22
    17ce:	ac 01       	movw	r20, r24
    17d0:	87 01       	movw	r16, r14
    17d2:	ff 24       	eor	r15, r15
    17d4:	ee 24       	eor	r14, r14
    17d6:	89 a1       	ldd	r24, Y+33	; 0x21
    17d8:	9a a1       	ldd	r25, Y+34	; 0x22
    17da:	ab a1       	ldd	r26, Y+35	; 0x23
    17dc:	bc a1       	ldd	r27, Y+36	; 0x24
    17de:	a0 70       	andi	r26, 0x00	; 0
    17e0:	b0 70       	andi	r27, 0x00	; 0
    17e2:	57 01       	movw	r10, r14
    17e4:	68 01       	movw	r12, r16
    17e6:	a8 2a       	or	r10, r24
    17e8:	b9 2a       	or	r11, r25
    17ea:	ca 2a       	or	r12, r26
    17ec:	db 2a       	or	r13, r27
    17ee:	a2 16       	cp	r10, r18
    17f0:	b3 06       	cpc	r11, r19
    17f2:	c4 06       	cpc	r12, r20
    17f4:	d5 06       	cpc	r13, r21
    17f6:	00 f5       	brcc	.+64     	; 0x1838 <__umoddi3+0xa64>
    17f8:	08 94       	sec
    17fa:	61 08       	sbc	r6, r1
    17fc:	71 08       	sbc	r7, r1
    17fe:	81 08       	sbc	r8, r1
    1800:	91 08       	sbc	r9, r1
    1802:	69 a5       	ldd	r22, Y+41	; 0x29
    1804:	7a a5       	ldd	r23, Y+42	; 0x2a
    1806:	8b a5       	ldd	r24, Y+43	; 0x2b
    1808:	9c a5       	ldd	r25, Y+44	; 0x2c
    180a:	a6 0e       	add	r10, r22
    180c:	b7 1e       	adc	r11, r23
    180e:	c8 1e       	adc	r12, r24
    1810:	d9 1e       	adc	r13, r25
    1812:	a6 16       	cp	r10, r22
    1814:	b7 06       	cpc	r11, r23
    1816:	c8 06       	cpc	r12, r24
    1818:	d9 06       	cpc	r13, r25
    181a:	70 f0       	brcs	.+28     	; 0x1838 <__umoddi3+0xa64>
    181c:	a2 16       	cp	r10, r18
    181e:	b3 06       	cpc	r11, r19
    1820:	c4 06       	cpc	r12, r20
    1822:	d5 06       	cpc	r13, r21
    1824:	48 f4       	brcc	.+18     	; 0x1838 <__umoddi3+0xa64>
    1826:	08 94       	sec
    1828:	61 08       	sbc	r6, r1
    182a:	71 08       	sbc	r7, r1
    182c:	81 08       	sbc	r8, r1
    182e:	91 08       	sbc	r9, r1
    1830:	a6 0e       	add	r10, r22
    1832:	b7 1e       	adc	r11, r23
    1834:	c8 1e       	adc	r12, r24
    1836:	d9 1e       	adc	r13, r25
    1838:	d6 01       	movw	r26, r12
    183a:	c5 01       	movw	r24, r10
    183c:	82 1b       	sub	r24, r18
    183e:	93 0b       	sbc	r25, r19
    1840:	a4 0b       	sbc	r26, r20
    1842:	b5 0b       	sbc	r27, r21
    1844:	89 8f       	std	Y+25, r24	; 0x19
    1846:	9a 8f       	std	Y+26, r25	; 0x1a
    1848:	ab 8f       	std	Y+27, r26	; 0x1b
    184a:	bc 8f       	std	Y+28, r27	; 0x1c
    184c:	d1 01       	movw	r26, r2
    184e:	99 27       	eor	r25, r25
    1850:	88 27       	eor	r24, r24
    1852:	84 01       	movw	r16, r8
    1854:	73 01       	movw	r14, r6
    1856:	e8 2a       	or	r14, r24
    1858:	f9 2a       	or	r15, r25
    185a:	0a 2b       	or	r16, r26
    185c:	1b 2b       	or	r17, r27
    185e:	4f ef       	ldi	r20, 0xFF	; 255
    1860:	a4 2e       	mov	r10, r20
    1862:	4f ef       	ldi	r20, 0xFF	; 255
    1864:	b4 2e       	mov	r11, r20
    1866:	c1 2c       	mov	r12, r1
    1868:	d1 2c       	mov	r13, r1
    186a:	ae 20       	and	r10, r14
    186c:	bf 20       	and	r11, r15
    186e:	c0 22       	and	r12, r16
    1870:	d1 22       	and	r13, r17
    1872:	78 01       	movw	r14, r16
    1874:	00 27       	eor	r16, r16
    1876:	11 27       	eor	r17, r17
    1878:	6d a0       	ldd	r6, Y+37	; 0x25
    187a:	7e a0       	ldd	r7, Y+38	; 0x26
    187c:	8f a0       	ldd	r8, Y+39	; 0x27
    187e:	98 a4       	ldd	r9, Y+40	; 0x28
    1880:	4f ef       	ldi	r20, 0xFF	; 255
    1882:	5f ef       	ldi	r21, 0xFF	; 255
    1884:	60 e0       	ldi	r22, 0x00	; 0
    1886:	70 e0       	ldi	r23, 0x00	; 0
    1888:	64 22       	and	r6, r20
    188a:	75 22       	and	r7, r21
    188c:	86 22       	and	r8, r22
    188e:	97 22       	and	r9, r23
    1890:	8d a1       	ldd	r24, Y+37	; 0x25
    1892:	9e a1       	ldd	r25, Y+38	; 0x26
    1894:	af a1       	ldd	r26, Y+39	; 0x27
    1896:	b8 a5       	ldd	r27, Y+40	; 0x28
    1898:	bd 01       	movw	r22, r26
    189a:	88 27       	eor	r24, r24
    189c:	99 27       	eor	r25, r25
    189e:	65 96       	adiw	r28, 0x15	; 21
    18a0:	6c af       	std	Y+60, r22	; 0x3c
    18a2:	7d af       	std	Y+61, r23	; 0x3d
    18a4:	8e af       	std	Y+62, r24	; 0x3e
    18a6:	9f af       	std	Y+63, r25	; 0x3f
    18a8:	65 97       	sbiw	r28, 0x15	; 21
    18aa:	c6 01       	movw	r24, r12
    18ac:	b5 01       	movw	r22, r10
    18ae:	a4 01       	movw	r20, r8
    18b0:	93 01       	movw	r18, r6
    18b2:	0e 94 13 2b 	call	0x5626	; 0x5626 <__mulsi3>
    18b6:	61 96       	adiw	r28, 0x11	; 17
    18b8:	6c af       	std	Y+60, r22	; 0x3c
    18ba:	7d af       	std	Y+61, r23	; 0x3d
    18bc:	8e af       	std	Y+62, r24	; 0x3e
    18be:	9f af       	std	Y+63, r25	; 0x3f
    18c0:	61 97       	sbiw	r28, 0x11	; 17
    18c2:	c6 01       	movw	r24, r12
    18c4:	b5 01       	movw	r22, r10
    18c6:	65 96       	adiw	r28, 0x15	; 21
    18c8:	2c ad       	ldd	r18, Y+60	; 0x3c
    18ca:	3d ad       	ldd	r19, Y+61	; 0x3d
    18cc:	4e ad       	ldd	r20, Y+62	; 0x3e
    18ce:	5f ad       	ldd	r21, Y+63	; 0x3f
    18d0:	65 97       	sbiw	r28, 0x15	; 21
    18d2:	0e 94 13 2b 	call	0x5626	; 0x5626 <__mulsi3>
    18d6:	1b 01       	movw	r2, r22
    18d8:	2c 01       	movw	r4, r24
    18da:	c8 01       	movw	r24, r16
    18dc:	b7 01       	movw	r22, r14
    18de:	a4 01       	movw	r20, r8
    18e0:	93 01       	movw	r18, r6
    18e2:	0e 94 13 2b 	call	0x5626	; 0x5626 <__mulsi3>
    18e6:	5b 01       	movw	r10, r22
    18e8:	6c 01       	movw	r12, r24
    18ea:	c8 01       	movw	r24, r16
    18ec:	b7 01       	movw	r22, r14
    18ee:	65 96       	adiw	r28, 0x15	; 21
    18f0:	2c ad       	ldd	r18, Y+60	; 0x3c
    18f2:	3d ad       	ldd	r19, Y+61	; 0x3d
    18f4:	4e ad       	ldd	r20, Y+62	; 0x3e
    18f6:	5f ad       	ldd	r21, Y+63	; 0x3f
    18f8:	65 97       	sbiw	r28, 0x15	; 21
    18fa:	0e 94 13 2b 	call	0x5626	; 0x5626 <__mulsi3>
    18fe:	7b 01       	movw	r14, r22
    1900:	8c 01       	movw	r16, r24
    1902:	a6 01       	movw	r20, r12
    1904:	95 01       	movw	r18, r10
    1906:	22 0d       	add	r18, r2
    1908:	33 1d       	adc	r19, r3
    190a:	44 1d       	adc	r20, r4
    190c:	55 1d       	adc	r21, r5
    190e:	61 96       	adiw	r28, 0x11	; 17
    1910:	6c ac       	ldd	r6, Y+60	; 0x3c
    1912:	7d ac       	ldd	r7, Y+61	; 0x3d
    1914:	8e ac       	ldd	r8, Y+62	; 0x3e
    1916:	9f ac       	ldd	r9, Y+63	; 0x3f
    1918:	61 97       	sbiw	r28, 0x11	; 17
    191a:	c4 01       	movw	r24, r8
    191c:	aa 27       	eor	r26, r26
    191e:	bb 27       	eor	r27, r27
    1920:	28 0f       	add	r18, r24
    1922:	39 1f       	adc	r19, r25
    1924:	4a 1f       	adc	r20, r26
    1926:	5b 1f       	adc	r21, r27
    1928:	2a 15       	cp	r18, r10
    192a:	3b 05       	cpc	r19, r11
    192c:	4c 05       	cpc	r20, r12
    192e:	5d 05       	cpc	r21, r13
    1930:	48 f4       	brcc	.+18     	; 0x1944 <__umoddi3+0xb70>
    1932:	81 2c       	mov	r8, r1
    1934:	91 2c       	mov	r9, r1
    1936:	e1 e0       	ldi	r30, 0x01	; 1
    1938:	ae 2e       	mov	r10, r30
    193a:	b1 2c       	mov	r11, r1
    193c:	e8 0c       	add	r14, r8
    193e:	f9 1c       	adc	r15, r9
    1940:	0a 1d       	adc	r16, r10
    1942:	1b 1d       	adc	r17, r11
    1944:	ca 01       	movw	r24, r20
    1946:	aa 27       	eor	r26, r26
    1948:	bb 27       	eor	r27, r27
    194a:	57 01       	movw	r10, r14
    194c:	68 01       	movw	r12, r16
    194e:	a8 0e       	add	r10, r24
    1950:	b9 1e       	adc	r11, r25
    1952:	ca 1e       	adc	r12, r26
    1954:	db 1e       	adc	r13, r27
    1956:	a9 01       	movw	r20, r18
    1958:	33 27       	eor	r19, r19
    195a:	22 27       	eor	r18, r18
    195c:	61 96       	adiw	r28, 0x11	; 17
    195e:	8c ad       	ldd	r24, Y+60	; 0x3c
    1960:	9d ad       	ldd	r25, Y+61	; 0x3d
    1962:	ae ad       	ldd	r26, Y+62	; 0x3e
    1964:	bf ad       	ldd	r27, Y+63	; 0x3f
    1966:	61 97       	sbiw	r28, 0x11	; 17
    1968:	a0 70       	andi	r26, 0x00	; 0
    196a:	b0 70       	andi	r27, 0x00	; 0
    196c:	28 0f       	add	r18, r24
    196e:	39 1f       	adc	r19, r25
    1970:	4a 1f       	adc	r20, r26
    1972:	5b 1f       	adc	r21, r27
    1974:	e9 8c       	ldd	r14, Y+25	; 0x19
    1976:	fa 8c       	ldd	r15, Y+26	; 0x1a
    1978:	0b 8d       	ldd	r16, Y+27	; 0x1b
    197a:	1c 8d       	ldd	r17, Y+28	; 0x1c
    197c:	ea 14       	cp	r14, r10
    197e:	fb 04       	cpc	r15, r11
    1980:	0c 05       	cpc	r16, r12
    1982:	1d 05       	cpc	r17, r13
    1984:	70 f0       	brcs	.+28     	; 0x19a2 <__umoddi3+0xbce>
    1986:	ae 14       	cp	r10, r14
    1988:	bf 04       	cpc	r11, r15
    198a:	c0 06       	cpc	r12, r16
    198c:	d1 06       	cpc	r13, r17
    198e:	69 f5       	brne	.+90     	; 0x19ea <__umoddi3+0xc16>
    1990:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1992:	7e 8d       	ldd	r23, Y+30	; 0x1e
    1994:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1996:	98 a1       	ldd	r25, Y+32	; 0x20
    1998:	62 17       	cp	r22, r18
    199a:	73 07       	cpc	r23, r19
    199c:	84 07       	cpc	r24, r20
    199e:	95 07       	cpc	r25, r21
    19a0:	20 f5       	brcc	.+72     	; 0x19ea <__umoddi3+0xc16>
    19a2:	da 01       	movw	r26, r20
    19a4:	c9 01       	movw	r24, r18
    19a6:	6d a0       	ldd	r6, Y+37	; 0x25
    19a8:	7e a0       	ldd	r7, Y+38	; 0x26
    19aa:	8f a0       	ldd	r8, Y+39	; 0x27
    19ac:	98 a4       	ldd	r9, Y+40	; 0x28
    19ae:	86 19       	sub	r24, r6
    19b0:	97 09       	sbc	r25, r7
    19b2:	a8 09       	sbc	r26, r8
    19b4:	b9 09       	sbc	r27, r9
    19b6:	e9 a4       	ldd	r14, Y+41	; 0x29
    19b8:	fa a4       	ldd	r15, Y+42	; 0x2a
    19ba:	0b a5       	ldd	r16, Y+43	; 0x2b
    19bc:	1c a5       	ldd	r17, Y+44	; 0x2c
    19be:	ae 18       	sub	r10, r14
    19c0:	bf 08       	sbc	r11, r15
    19c2:	c0 0a       	sbc	r12, r16
    19c4:	d1 0a       	sbc	r13, r17
    19c6:	ee 24       	eor	r14, r14
    19c8:	ff 24       	eor	r15, r15
    19ca:	87 01       	movw	r16, r14
    19cc:	28 17       	cp	r18, r24
    19ce:	39 07       	cpc	r19, r25
    19d0:	4a 07       	cpc	r20, r26
    19d2:	5b 07       	cpc	r21, r27
    19d4:	28 f4       	brcc	.+10     	; 0x19e0 <__umoddi3+0xc0c>
    19d6:	21 e0       	ldi	r18, 0x01	; 1
    19d8:	e2 2e       	mov	r14, r18
    19da:	f1 2c       	mov	r15, r1
    19dc:	01 2d       	mov	r16, r1
    19de:	11 2d       	mov	r17, r1
    19e0:	ae 18       	sub	r10, r14
    19e2:	bf 08       	sbc	r11, r15
    19e4:	c0 0a       	sbc	r12, r16
    19e6:	d1 0a       	sbc	r13, r17
    19e8:	02 c0       	rjmp	.+4      	; 0x19ee <__umoddi3+0xc1a>
    19ea:	da 01       	movw	r26, r20
    19ec:	c9 01       	movw	r24, r18
    19ee:	6d 8c       	ldd	r6, Y+29	; 0x1d
    19f0:	7e 8c       	ldd	r7, Y+30	; 0x1e
    19f2:	8f 8c       	ldd	r8, Y+31	; 0x1f
    19f4:	98 a0       	ldd	r9, Y+32	; 0x20
    19f6:	68 1a       	sub	r6, r24
    19f8:	79 0a       	sbc	r7, r25
    19fa:	8a 0a       	sbc	r8, r26
    19fc:	9b 0a       	sbc	r9, r27
    19fe:	49 8d       	ldd	r20, Y+25	; 0x19
    1a00:	5a 8d       	ldd	r21, Y+26	; 0x1a
    1a02:	6b 8d       	ldd	r22, Y+27	; 0x1b
    1a04:	7c 8d       	ldd	r23, Y+28	; 0x1c
    1a06:	4a 19       	sub	r20, r10
    1a08:	5b 09       	sbc	r21, r11
    1a0a:	6c 09       	sbc	r22, r12
    1a0c:	7d 09       	sbc	r23, r13
    1a0e:	5a 01       	movw	r10, r20
    1a10:	6b 01       	movw	r12, r22
    1a12:	22 24       	eor	r2, r2
    1a14:	33 24       	eor	r3, r3
    1a16:	21 01       	movw	r4, r2
    1a18:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1a1a:	7e 8d       	ldd	r23, Y+30	; 0x1e
    1a1c:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1a1e:	98 a1       	ldd	r25, Y+32	; 0x20
    1a20:	66 15       	cp	r22, r6
    1a22:	77 05       	cpc	r23, r7
    1a24:	88 05       	cpc	r24, r8
    1a26:	99 05       	cpc	r25, r9
    1a28:	28 f4       	brcc	.+10     	; 0x1a34 <__umoddi3+0xc60>
    1a2a:	81 e0       	ldi	r24, 0x01	; 1
    1a2c:	28 2e       	mov	r2, r24
    1a2e:	31 2c       	mov	r3, r1
    1a30:	41 2c       	mov	r4, r1
    1a32:	51 2c       	mov	r5, r1
    1a34:	86 01       	movw	r16, r12
    1a36:	75 01       	movw	r14, r10
    1a38:	e2 18       	sub	r14, r2
    1a3a:	f3 08       	sbc	r15, r3
    1a3c:	04 09       	sbc	r16, r4
    1a3e:	15 09       	sbc	r17, r5
    1a40:	a8 01       	movw	r20, r16
    1a42:	97 01       	movw	r18, r14
    1a44:	66 96       	adiw	r28, 0x16	; 22
    1a46:	0f ac       	ldd	r0, Y+63	; 0x3f
    1a48:	66 97       	sbiw	r28, 0x16	; 22
    1a4a:	04 c0       	rjmp	.+8      	; 0x1a54 <__umoddi3+0xc80>
    1a4c:	22 0f       	add	r18, r18
    1a4e:	33 1f       	adc	r19, r19
    1a50:	44 1f       	adc	r20, r20
    1a52:	55 1f       	adc	r21, r21
    1a54:	0a 94       	dec	r0
    1a56:	d2 f7       	brpl	.-12     	; 0x1a4c <__umoddi3+0xc78>
    1a58:	d4 01       	movw	r26, r8
    1a5a:	c3 01       	movw	r24, r6
    1a5c:	67 96       	adiw	r28, 0x17	; 23
    1a5e:	0f ac       	ldd	r0, Y+63	; 0x3f
    1a60:	67 97       	sbiw	r28, 0x17	; 23
    1a62:	04 c0       	rjmp	.+8      	; 0x1a6c <__umoddi3+0xc98>
    1a64:	b6 95       	lsr	r27
    1a66:	a7 95       	ror	r26
    1a68:	97 95       	ror	r25
    1a6a:	87 95       	ror	r24
    1a6c:	0a 94       	dec	r0
    1a6e:	d2 f7       	brpl	.-12     	; 0x1a64 <__umoddi3+0xc90>
    1a70:	28 2b       	or	r18, r24
    1a72:	39 2b       	or	r19, r25
    1a74:	4a 2b       	or	r20, r26
    1a76:	5b 2b       	or	r21, r27
    1a78:	29 8b       	std	Y+17, r18	; 0x11
    1a7a:	3a 8b       	std	Y+18, r19	; 0x12
    1a7c:	4b 8b       	std	Y+19, r20	; 0x13
    1a7e:	5c 8b       	std	Y+20, r21	; 0x14
    1a80:	67 96       	adiw	r28, 0x17	; 23
    1a82:	0f ac       	ldd	r0, Y+63	; 0x3f
    1a84:	67 97       	sbiw	r28, 0x17	; 23
    1a86:	04 c0       	rjmp	.+8      	; 0x1a90 <__umoddi3+0xcbc>
    1a88:	16 95       	lsr	r17
    1a8a:	07 95       	ror	r16
    1a8c:	f7 94       	ror	r15
    1a8e:	e7 94       	ror	r14
    1a90:	0a 94       	dec	r0
    1a92:	d2 f7       	brpl	.-12     	; 0x1a88 <__umoddi3+0xcb4>
    1a94:	ed 8a       	std	Y+21, r14	; 0x15
    1a96:	fe 8a       	std	Y+22, r15	; 0x16
    1a98:	0f 8b       	std	Y+23, r16	; 0x17
    1a9a:	18 8f       	std	Y+24, r17	; 0x18
    1a9c:	3a 89       	ldd	r19, Y+18	; 0x12
    1a9e:	4b 89       	ldd	r20, Y+19	; 0x13
    1aa0:	5c 89       	ldd	r21, Y+20	; 0x14
    1aa2:	6e 2d       	mov	r22, r14
    1aa4:	7e 89       	ldd	r23, Y+22	; 0x16
    1aa6:	8f 89       	ldd	r24, Y+23	; 0x17
    1aa8:	98 8d       	ldd	r25, Y+24	; 0x18
    1aaa:	c5 5a       	subi	r28, 0xA5	; 165
    1aac:	df 4f       	sbci	r29, 0xFF	; 255
    1aae:	e2 e1       	ldi	r30, 0x12	; 18
    1ab0:	0c 94 62 2b 	jmp	0x56c4	; 0x56c4 <__epilogue_restores__>

00001ab4 <_fpadd_parts>:
    1ab4:	a0 e0       	ldi	r26, 0x00	; 0
    1ab6:	b0 e0       	ldi	r27, 0x00	; 0
    1ab8:	e0 e6       	ldi	r30, 0x60	; 96
    1aba:	fd e0       	ldi	r31, 0x0D	; 13
    1abc:	0c 94 46 2b 	jmp	0x568c	; 0x568c <__prologue_saves__>
    1ac0:	dc 01       	movw	r26, r24
    1ac2:	2b 01       	movw	r4, r22
    1ac4:	fa 01       	movw	r30, r20
    1ac6:	9c 91       	ld	r25, X
    1ac8:	92 30       	cpi	r25, 0x02	; 2
    1aca:	08 f4       	brcc	.+2      	; 0x1ace <_fpadd_parts+0x1a>
    1acc:	39 c1       	rjmp	.+626    	; 0x1d40 <_fpadd_parts+0x28c>
    1ace:	eb 01       	movw	r28, r22
    1ad0:	88 81       	ld	r24, Y
    1ad2:	82 30       	cpi	r24, 0x02	; 2
    1ad4:	08 f4       	brcc	.+2      	; 0x1ad8 <_fpadd_parts+0x24>
    1ad6:	33 c1       	rjmp	.+614    	; 0x1d3e <_fpadd_parts+0x28a>
    1ad8:	94 30       	cpi	r25, 0x04	; 4
    1ada:	69 f4       	brne	.+26     	; 0x1af6 <_fpadd_parts+0x42>
    1adc:	84 30       	cpi	r24, 0x04	; 4
    1ade:	09 f0       	breq	.+2      	; 0x1ae2 <_fpadd_parts+0x2e>
    1ae0:	2f c1       	rjmp	.+606    	; 0x1d40 <_fpadd_parts+0x28c>
    1ae2:	11 96       	adiw	r26, 0x01	; 1
    1ae4:	9c 91       	ld	r25, X
    1ae6:	11 97       	sbiw	r26, 0x01	; 1
    1ae8:	89 81       	ldd	r24, Y+1	; 0x01
    1aea:	98 17       	cp	r25, r24
    1aec:	09 f4       	brne	.+2      	; 0x1af0 <_fpadd_parts+0x3c>
    1aee:	28 c1       	rjmp	.+592    	; 0x1d40 <_fpadd_parts+0x28c>
    1af0:	a0 e6       	ldi	r26, 0x60	; 96
    1af2:	b0 e0       	ldi	r27, 0x00	; 0
    1af4:	25 c1       	rjmp	.+586    	; 0x1d40 <_fpadd_parts+0x28c>
    1af6:	84 30       	cpi	r24, 0x04	; 4
    1af8:	09 f4       	brne	.+2      	; 0x1afc <_fpadd_parts+0x48>
    1afa:	21 c1       	rjmp	.+578    	; 0x1d3e <_fpadd_parts+0x28a>
    1afc:	82 30       	cpi	r24, 0x02	; 2
    1afe:	a9 f4       	brne	.+42     	; 0x1b2a <_fpadd_parts+0x76>
    1b00:	92 30       	cpi	r25, 0x02	; 2
    1b02:	09 f0       	breq	.+2      	; 0x1b06 <_fpadd_parts+0x52>
    1b04:	1d c1       	rjmp	.+570    	; 0x1d40 <_fpadd_parts+0x28c>
    1b06:	9a 01       	movw	r18, r20
    1b08:	ad 01       	movw	r20, r26
    1b0a:	88 e0       	ldi	r24, 0x08	; 8
    1b0c:	ea 01       	movw	r28, r20
    1b0e:	09 90       	ld	r0, Y+
    1b10:	ae 01       	movw	r20, r28
    1b12:	e9 01       	movw	r28, r18
    1b14:	09 92       	st	Y+, r0
    1b16:	9e 01       	movw	r18, r28
    1b18:	81 50       	subi	r24, 0x01	; 1
    1b1a:	c1 f7       	brne	.-16     	; 0x1b0c <_fpadd_parts+0x58>
    1b1c:	e2 01       	movw	r28, r4
    1b1e:	89 81       	ldd	r24, Y+1	; 0x01
    1b20:	11 96       	adiw	r26, 0x01	; 1
    1b22:	9c 91       	ld	r25, X
    1b24:	89 23       	and	r24, r25
    1b26:	81 83       	std	Z+1, r24	; 0x01
    1b28:	08 c1       	rjmp	.+528    	; 0x1d3a <_fpadd_parts+0x286>
    1b2a:	92 30       	cpi	r25, 0x02	; 2
    1b2c:	09 f4       	brne	.+2      	; 0x1b30 <_fpadd_parts+0x7c>
    1b2e:	07 c1       	rjmp	.+526    	; 0x1d3e <_fpadd_parts+0x28a>
    1b30:	12 96       	adiw	r26, 0x02	; 2
    1b32:	2d 90       	ld	r2, X+
    1b34:	3c 90       	ld	r3, X
    1b36:	13 97       	sbiw	r26, 0x03	; 3
    1b38:	eb 01       	movw	r28, r22
    1b3a:	8a 81       	ldd	r24, Y+2	; 0x02
    1b3c:	9b 81       	ldd	r25, Y+3	; 0x03
    1b3e:	14 96       	adiw	r26, 0x04	; 4
    1b40:	ad 90       	ld	r10, X+
    1b42:	bd 90       	ld	r11, X+
    1b44:	cd 90       	ld	r12, X+
    1b46:	dc 90       	ld	r13, X
    1b48:	17 97       	sbiw	r26, 0x07	; 7
    1b4a:	ec 80       	ldd	r14, Y+4	; 0x04
    1b4c:	fd 80       	ldd	r15, Y+5	; 0x05
    1b4e:	0e 81       	ldd	r16, Y+6	; 0x06
    1b50:	1f 81       	ldd	r17, Y+7	; 0x07
    1b52:	91 01       	movw	r18, r2
    1b54:	28 1b       	sub	r18, r24
    1b56:	39 0b       	sbc	r19, r25
    1b58:	b9 01       	movw	r22, r18
    1b5a:	37 ff       	sbrs	r19, 7
    1b5c:	04 c0       	rjmp	.+8      	; 0x1b66 <_fpadd_parts+0xb2>
    1b5e:	66 27       	eor	r22, r22
    1b60:	77 27       	eor	r23, r23
    1b62:	62 1b       	sub	r22, r18
    1b64:	73 0b       	sbc	r23, r19
    1b66:	60 32       	cpi	r22, 0x20	; 32
    1b68:	71 05       	cpc	r23, r1
    1b6a:	0c f0       	brlt	.+2      	; 0x1b6e <_fpadd_parts+0xba>
    1b6c:	61 c0       	rjmp	.+194    	; 0x1c30 <_fpadd_parts+0x17c>
    1b6e:	12 16       	cp	r1, r18
    1b70:	13 06       	cpc	r1, r19
    1b72:	6c f5       	brge	.+90     	; 0x1bce <_fpadd_parts+0x11a>
    1b74:	37 01       	movw	r6, r14
    1b76:	48 01       	movw	r8, r16
    1b78:	06 2e       	mov	r0, r22
    1b7a:	04 c0       	rjmp	.+8      	; 0x1b84 <_fpadd_parts+0xd0>
    1b7c:	96 94       	lsr	r9
    1b7e:	87 94       	ror	r8
    1b80:	77 94       	ror	r7
    1b82:	67 94       	ror	r6
    1b84:	0a 94       	dec	r0
    1b86:	d2 f7       	brpl	.-12     	; 0x1b7c <_fpadd_parts+0xc8>
    1b88:	21 e0       	ldi	r18, 0x01	; 1
    1b8a:	30 e0       	ldi	r19, 0x00	; 0
    1b8c:	40 e0       	ldi	r20, 0x00	; 0
    1b8e:	50 e0       	ldi	r21, 0x00	; 0
    1b90:	04 c0       	rjmp	.+8      	; 0x1b9a <_fpadd_parts+0xe6>
    1b92:	22 0f       	add	r18, r18
    1b94:	33 1f       	adc	r19, r19
    1b96:	44 1f       	adc	r20, r20
    1b98:	55 1f       	adc	r21, r21
    1b9a:	6a 95       	dec	r22
    1b9c:	d2 f7       	brpl	.-12     	; 0x1b92 <_fpadd_parts+0xde>
    1b9e:	21 50       	subi	r18, 0x01	; 1
    1ba0:	30 40       	sbci	r19, 0x00	; 0
    1ba2:	40 40       	sbci	r20, 0x00	; 0
    1ba4:	50 40       	sbci	r21, 0x00	; 0
    1ba6:	2e 21       	and	r18, r14
    1ba8:	3f 21       	and	r19, r15
    1baa:	40 23       	and	r20, r16
    1bac:	51 23       	and	r21, r17
    1bae:	21 15       	cp	r18, r1
    1bb0:	31 05       	cpc	r19, r1
    1bb2:	41 05       	cpc	r20, r1
    1bb4:	51 05       	cpc	r21, r1
    1bb6:	21 f0       	breq	.+8      	; 0x1bc0 <_fpadd_parts+0x10c>
    1bb8:	21 e0       	ldi	r18, 0x01	; 1
    1bba:	30 e0       	ldi	r19, 0x00	; 0
    1bbc:	40 e0       	ldi	r20, 0x00	; 0
    1bbe:	50 e0       	ldi	r21, 0x00	; 0
    1bc0:	79 01       	movw	r14, r18
    1bc2:	8a 01       	movw	r16, r20
    1bc4:	e6 28       	or	r14, r6
    1bc6:	f7 28       	or	r15, r7
    1bc8:	08 29       	or	r16, r8
    1bca:	19 29       	or	r17, r9
    1bcc:	3c c0       	rjmp	.+120    	; 0x1c46 <_fpadd_parts+0x192>
    1bce:	23 2b       	or	r18, r19
    1bd0:	d1 f1       	breq	.+116    	; 0x1c46 <_fpadd_parts+0x192>
    1bd2:	26 0e       	add	r2, r22
    1bd4:	37 1e       	adc	r3, r23
    1bd6:	35 01       	movw	r6, r10
    1bd8:	46 01       	movw	r8, r12
    1bda:	06 2e       	mov	r0, r22
    1bdc:	04 c0       	rjmp	.+8      	; 0x1be6 <_fpadd_parts+0x132>
    1bde:	96 94       	lsr	r9
    1be0:	87 94       	ror	r8
    1be2:	77 94       	ror	r7
    1be4:	67 94       	ror	r6
    1be6:	0a 94       	dec	r0
    1be8:	d2 f7       	brpl	.-12     	; 0x1bde <_fpadd_parts+0x12a>
    1bea:	21 e0       	ldi	r18, 0x01	; 1
    1bec:	30 e0       	ldi	r19, 0x00	; 0
    1bee:	40 e0       	ldi	r20, 0x00	; 0
    1bf0:	50 e0       	ldi	r21, 0x00	; 0
    1bf2:	04 c0       	rjmp	.+8      	; 0x1bfc <_fpadd_parts+0x148>
    1bf4:	22 0f       	add	r18, r18
    1bf6:	33 1f       	adc	r19, r19
    1bf8:	44 1f       	adc	r20, r20
    1bfa:	55 1f       	adc	r21, r21
    1bfc:	6a 95       	dec	r22
    1bfe:	d2 f7       	brpl	.-12     	; 0x1bf4 <_fpadd_parts+0x140>
    1c00:	21 50       	subi	r18, 0x01	; 1
    1c02:	30 40       	sbci	r19, 0x00	; 0
    1c04:	40 40       	sbci	r20, 0x00	; 0
    1c06:	50 40       	sbci	r21, 0x00	; 0
    1c08:	2a 21       	and	r18, r10
    1c0a:	3b 21       	and	r19, r11
    1c0c:	4c 21       	and	r20, r12
    1c0e:	5d 21       	and	r21, r13
    1c10:	21 15       	cp	r18, r1
    1c12:	31 05       	cpc	r19, r1
    1c14:	41 05       	cpc	r20, r1
    1c16:	51 05       	cpc	r21, r1
    1c18:	21 f0       	breq	.+8      	; 0x1c22 <_fpadd_parts+0x16e>
    1c1a:	21 e0       	ldi	r18, 0x01	; 1
    1c1c:	30 e0       	ldi	r19, 0x00	; 0
    1c1e:	40 e0       	ldi	r20, 0x00	; 0
    1c20:	50 e0       	ldi	r21, 0x00	; 0
    1c22:	59 01       	movw	r10, r18
    1c24:	6a 01       	movw	r12, r20
    1c26:	a6 28       	or	r10, r6
    1c28:	b7 28       	or	r11, r7
    1c2a:	c8 28       	or	r12, r8
    1c2c:	d9 28       	or	r13, r9
    1c2e:	0b c0       	rjmp	.+22     	; 0x1c46 <_fpadd_parts+0x192>
    1c30:	82 15       	cp	r24, r2
    1c32:	93 05       	cpc	r25, r3
    1c34:	2c f0       	brlt	.+10     	; 0x1c40 <_fpadd_parts+0x18c>
    1c36:	1c 01       	movw	r2, r24
    1c38:	aa 24       	eor	r10, r10
    1c3a:	bb 24       	eor	r11, r11
    1c3c:	65 01       	movw	r12, r10
    1c3e:	03 c0       	rjmp	.+6      	; 0x1c46 <_fpadd_parts+0x192>
    1c40:	ee 24       	eor	r14, r14
    1c42:	ff 24       	eor	r15, r15
    1c44:	87 01       	movw	r16, r14
    1c46:	11 96       	adiw	r26, 0x01	; 1
    1c48:	9c 91       	ld	r25, X
    1c4a:	d2 01       	movw	r26, r4
    1c4c:	11 96       	adiw	r26, 0x01	; 1
    1c4e:	8c 91       	ld	r24, X
    1c50:	98 17       	cp	r25, r24
    1c52:	09 f4       	brne	.+2      	; 0x1c56 <_fpadd_parts+0x1a2>
    1c54:	45 c0       	rjmp	.+138    	; 0x1ce0 <_fpadd_parts+0x22c>
    1c56:	99 23       	and	r25, r25
    1c58:	39 f0       	breq	.+14     	; 0x1c68 <_fpadd_parts+0x1b4>
    1c5a:	a8 01       	movw	r20, r16
    1c5c:	97 01       	movw	r18, r14
    1c5e:	2a 19       	sub	r18, r10
    1c60:	3b 09       	sbc	r19, r11
    1c62:	4c 09       	sbc	r20, r12
    1c64:	5d 09       	sbc	r21, r13
    1c66:	06 c0       	rjmp	.+12     	; 0x1c74 <_fpadd_parts+0x1c0>
    1c68:	a6 01       	movw	r20, r12
    1c6a:	95 01       	movw	r18, r10
    1c6c:	2e 19       	sub	r18, r14
    1c6e:	3f 09       	sbc	r19, r15
    1c70:	40 0b       	sbc	r20, r16
    1c72:	51 0b       	sbc	r21, r17
    1c74:	57 fd       	sbrc	r21, 7
    1c76:	08 c0       	rjmp	.+16     	; 0x1c88 <_fpadd_parts+0x1d4>
    1c78:	11 82       	std	Z+1, r1	; 0x01
    1c7a:	33 82       	std	Z+3, r3	; 0x03
    1c7c:	22 82       	std	Z+2, r2	; 0x02
    1c7e:	24 83       	std	Z+4, r18	; 0x04
    1c80:	35 83       	std	Z+5, r19	; 0x05
    1c82:	46 83       	std	Z+6, r20	; 0x06
    1c84:	57 83       	std	Z+7, r21	; 0x07
    1c86:	1d c0       	rjmp	.+58     	; 0x1cc2 <_fpadd_parts+0x20e>
    1c88:	81 e0       	ldi	r24, 0x01	; 1
    1c8a:	81 83       	std	Z+1, r24	; 0x01
    1c8c:	33 82       	std	Z+3, r3	; 0x03
    1c8e:	22 82       	std	Z+2, r2	; 0x02
    1c90:	88 27       	eor	r24, r24
    1c92:	99 27       	eor	r25, r25
    1c94:	dc 01       	movw	r26, r24
    1c96:	82 1b       	sub	r24, r18
    1c98:	93 0b       	sbc	r25, r19
    1c9a:	a4 0b       	sbc	r26, r20
    1c9c:	b5 0b       	sbc	r27, r21
    1c9e:	84 83       	std	Z+4, r24	; 0x04
    1ca0:	95 83       	std	Z+5, r25	; 0x05
    1ca2:	a6 83       	std	Z+6, r26	; 0x06
    1ca4:	b7 83       	std	Z+7, r27	; 0x07
    1ca6:	0d c0       	rjmp	.+26     	; 0x1cc2 <_fpadd_parts+0x20e>
    1ca8:	22 0f       	add	r18, r18
    1caa:	33 1f       	adc	r19, r19
    1cac:	44 1f       	adc	r20, r20
    1cae:	55 1f       	adc	r21, r21
    1cb0:	24 83       	std	Z+4, r18	; 0x04
    1cb2:	35 83       	std	Z+5, r19	; 0x05
    1cb4:	46 83       	std	Z+6, r20	; 0x06
    1cb6:	57 83       	std	Z+7, r21	; 0x07
    1cb8:	82 81       	ldd	r24, Z+2	; 0x02
    1cba:	93 81       	ldd	r25, Z+3	; 0x03
    1cbc:	01 97       	sbiw	r24, 0x01	; 1
    1cbe:	93 83       	std	Z+3, r25	; 0x03
    1cc0:	82 83       	std	Z+2, r24	; 0x02
    1cc2:	24 81       	ldd	r18, Z+4	; 0x04
    1cc4:	35 81       	ldd	r19, Z+5	; 0x05
    1cc6:	46 81       	ldd	r20, Z+6	; 0x06
    1cc8:	57 81       	ldd	r21, Z+7	; 0x07
    1cca:	da 01       	movw	r26, r20
    1ccc:	c9 01       	movw	r24, r18
    1cce:	01 97       	sbiw	r24, 0x01	; 1
    1cd0:	a1 09       	sbc	r26, r1
    1cd2:	b1 09       	sbc	r27, r1
    1cd4:	8f 5f       	subi	r24, 0xFF	; 255
    1cd6:	9f 4f       	sbci	r25, 0xFF	; 255
    1cd8:	af 4f       	sbci	r26, 0xFF	; 255
    1cda:	bf 43       	sbci	r27, 0x3F	; 63
    1cdc:	28 f3       	brcs	.-54     	; 0x1ca8 <_fpadd_parts+0x1f4>
    1cde:	0b c0       	rjmp	.+22     	; 0x1cf6 <_fpadd_parts+0x242>
    1ce0:	91 83       	std	Z+1, r25	; 0x01
    1ce2:	33 82       	std	Z+3, r3	; 0x03
    1ce4:	22 82       	std	Z+2, r2	; 0x02
    1ce6:	ea 0c       	add	r14, r10
    1ce8:	fb 1c       	adc	r15, r11
    1cea:	0c 1d       	adc	r16, r12
    1cec:	1d 1d       	adc	r17, r13
    1cee:	e4 82       	std	Z+4, r14	; 0x04
    1cf0:	f5 82       	std	Z+5, r15	; 0x05
    1cf2:	06 83       	std	Z+6, r16	; 0x06
    1cf4:	17 83       	std	Z+7, r17	; 0x07
    1cf6:	83 e0       	ldi	r24, 0x03	; 3
    1cf8:	80 83       	st	Z, r24
    1cfa:	24 81       	ldd	r18, Z+4	; 0x04
    1cfc:	35 81       	ldd	r19, Z+5	; 0x05
    1cfe:	46 81       	ldd	r20, Z+6	; 0x06
    1d00:	57 81       	ldd	r21, Z+7	; 0x07
    1d02:	57 ff       	sbrs	r21, 7
    1d04:	1a c0       	rjmp	.+52     	; 0x1d3a <_fpadd_parts+0x286>
    1d06:	c9 01       	movw	r24, r18
    1d08:	aa 27       	eor	r26, r26
    1d0a:	97 fd       	sbrc	r25, 7
    1d0c:	a0 95       	com	r26
    1d0e:	ba 2f       	mov	r27, r26
    1d10:	81 70       	andi	r24, 0x01	; 1
    1d12:	90 70       	andi	r25, 0x00	; 0
    1d14:	a0 70       	andi	r26, 0x00	; 0
    1d16:	b0 70       	andi	r27, 0x00	; 0
    1d18:	56 95       	lsr	r21
    1d1a:	47 95       	ror	r20
    1d1c:	37 95       	ror	r19
    1d1e:	27 95       	ror	r18
    1d20:	82 2b       	or	r24, r18
    1d22:	93 2b       	or	r25, r19
    1d24:	a4 2b       	or	r26, r20
    1d26:	b5 2b       	or	r27, r21
    1d28:	84 83       	std	Z+4, r24	; 0x04
    1d2a:	95 83       	std	Z+5, r25	; 0x05
    1d2c:	a6 83       	std	Z+6, r26	; 0x06
    1d2e:	b7 83       	std	Z+7, r27	; 0x07
    1d30:	82 81       	ldd	r24, Z+2	; 0x02
    1d32:	93 81       	ldd	r25, Z+3	; 0x03
    1d34:	01 96       	adiw	r24, 0x01	; 1
    1d36:	93 83       	std	Z+3, r25	; 0x03
    1d38:	82 83       	std	Z+2, r24	; 0x02
    1d3a:	df 01       	movw	r26, r30
    1d3c:	01 c0       	rjmp	.+2      	; 0x1d40 <_fpadd_parts+0x28c>
    1d3e:	d2 01       	movw	r26, r4
    1d40:	cd 01       	movw	r24, r26
    1d42:	cd b7       	in	r28, 0x3d	; 61
    1d44:	de b7       	in	r29, 0x3e	; 62
    1d46:	e2 e1       	ldi	r30, 0x12	; 18
    1d48:	0c 94 62 2b 	jmp	0x56c4	; 0x56c4 <__epilogue_restores__>

00001d4c <__subsf3>:
    1d4c:	a0 e2       	ldi	r26, 0x20	; 32
    1d4e:	b0 e0       	ldi	r27, 0x00	; 0
    1d50:	ec ea       	ldi	r30, 0xAC	; 172
    1d52:	fe e0       	ldi	r31, 0x0E	; 14
    1d54:	0c 94 52 2b 	jmp	0x56a4	; 0x56a4 <__prologue_saves__+0x18>
    1d58:	69 83       	std	Y+1, r22	; 0x01
    1d5a:	7a 83       	std	Y+2, r23	; 0x02
    1d5c:	8b 83       	std	Y+3, r24	; 0x03
    1d5e:	9c 83       	std	Y+4, r25	; 0x04
    1d60:	2d 83       	std	Y+5, r18	; 0x05
    1d62:	3e 83       	std	Y+6, r19	; 0x06
    1d64:	4f 83       	std	Y+7, r20	; 0x07
    1d66:	58 87       	std	Y+8, r21	; 0x08
    1d68:	e9 e0       	ldi	r30, 0x09	; 9
    1d6a:	ee 2e       	mov	r14, r30
    1d6c:	f1 2c       	mov	r15, r1
    1d6e:	ec 0e       	add	r14, r28
    1d70:	fd 1e       	adc	r15, r29
    1d72:	ce 01       	movw	r24, r28
    1d74:	01 96       	adiw	r24, 0x01	; 1
    1d76:	b7 01       	movw	r22, r14
    1d78:	0e 94 2b 13 	call	0x2656	; 0x2656 <__unpack_f>
    1d7c:	8e 01       	movw	r16, r28
    1d7e:	0f 5e       	subi	r16, 0xEF	; 239
    1d80:	1f 4f       	sbci	r17, 0xFF	; 255
    1d82:	ce 01       	movw	r24, r28
    1d84:	05 96       	adiw	r24, 0x05	; 5
    1d86:	b8 01       	movw	r22, r16
    1d88:	0e 94 2b 13 	call	0x2656	; 0x2656 <__unpack_f>
    1d8c:	8a 89       	ldd	r24, Y+18	; 0x12
    1d8e:	91 e0       	ldi	r25, 0x01	; 1
    1d90:	89 27       	eor	r24, r25
    1d92:	8a 8b       	std	Y+18, r24	; 0x12
    1d94:	c7 01       	movw	r24, r14
    1d96:	b8 01       	movw	r22, r16
    1d98:	ae 01       	movw	r20, r28
    1d9a:	47 5e       	subi	r20, 0xE7	; 231
    1d9c:	5f 4f       	sbci	r21, 0xFF	; 255
    1d9e:	0e 94 5a 0d 	call	0x1ab4	; 0x1ab4 <_fpadd_parts>
    1da2:	0e 94 56 12 	call	0x24ac	; 0x24ac <__pack_f>
    1da6:	a0 96       	adiw	r28, 0x20	; 32
    1da8:	e6 e0       	ldi	r30, 0x06	; 6
    1daa:	0c 94 6e 2b 	jmp	0x56dc	; 0x56dc <__epilogue_restores__+0x18>

00001dae <__addsf3>:
    1dae:	a0 e2       	ldi	r26, 0x20	; 32
    1db0:	b0 e0       	ldi	r27, 0x00	; 0
    1db2:	ed ed       	ldi	r30, 0xDD	; 221
    1db4:	fe e0       	ldi	r31, 0x0E	; 14
    1db6:	0c 94 52 2b 	jmp	0x56a4	; 0x56a4 <__prologue_saves__+0x18>
    1dba:	69 83       	std	Y+1, r22	; 0x01
    1dbc:	7a 83       	std	Y+2, r23	; 0x02
    1dbe:	8b 83       	std	Y+3, r24	; 0x03
    1dc0:	9c 83       	std	Y+4, r25	; 0x04
    1dc2:	2d 83       	std	Y+5, r18	; 0x05
    1dc4:	3e 83       	std	Y+6, r19	; 0x06
    1dc6:	4f 83       	std	Y+7, r20	; 0x07
    1dc8:	58 87       	std	Y+8, r21	; 0x08
    1dca:	f9 e0       	ldi	r31, 0x09	; 9
    1dcc:	ef 2e       	mov	r14, r31
    1dce:	f1 2c       	mov	r15, r1
    1dd0:	ec 0e       	add	r14, r28
    1dd2:	fd 1e       	adc	r15, r29
    1dd4:	ce 01       	movw	r24, r28
    1dd6:	01 96       	adiw	r24, 0x01	; 1
    1dd8:	b7 01       	movw	r22, r14
    1dda:	0e 94 2b 13 	call	0x2656	; 0x2656 <__unpack_f>
    1dde:	8e 01       	movw	r16, r28
    1de0:	0f 5e       	subi	r16, 0xEF	; 239
    1de2:	1f 4f       	sbci	r17, 0xFF	; 255
    1de4:	ce 01       	movw	r24, r28
    1de6:	05 96       	adiw	r24, 0x05	; 5
    1de8:	b8 01       	movw	r22, r16
    1dea:	0e 94 2b 13 	call	0x2656	; 0x2656 <__unpack_f>
    1dee:	c7 01       	movw	r24, r14
    1df0:	b8 01       	movw	r22, r16
    1df2:	ae 01       	movw	r20, r28
    1df4:	47 5e       	subi	r20, 0xE7	; 231
    1df6:	5f 4f       	sbci	r21, 0xFF	; 255
    1df8:	0e 94 5a 0d 	call	0x1ab4	; 0x1ab4 <_fpadd_parts>
    1dfc:	0e 94 56 12 	call	0x24ac	; 0x24ac <__pack_f>
    1e00:	a0 96       	adiw	r28, 0x20	; 32
    1e02:	e6 e0       	ldi	r30, 0x06	; 6
    1e04:	0c 94 6e 2b 	jmp	0x56dc	; 0x56dc <__epilogue_restores__+0x18>

00001e08 <__mulsf3>:
    1e08:	a0 e2       	ldi	r26, 0x20	; 32
    1e0a:	b0 e0       	ldi	r27, 0x00	; 0
    1e0c:	ea e0       	ldi	r30, 0x0A	; 10
    1e0e:	ff e0       	ldi	r31, 0x0F	; 15
    1e10:	0c 94 46 2b 	jmp	0x568c	; 0x568c <__prologue_saves__>
    1e14:	69 83       	std	Y+1, r22	; 0x01
    1e16:	7a 83       	std	Y+2, r23	; 0x02
    1e18:	8b 83       	std	Y+3, r24	; 0x03
    1e1a:	9c 83       	std	Y+4, r25	; 0x04
    1e1c:	2d 83       	std	Y+5, r18	; 0x05
    1e1e:	3e 83       	std	Y+6, r19	; 0x06
    1e20:	4f 83       	std	Y+7, r20	; 0x07
    1e22:	58 87       	std	Y+8, r21	; 0x08
    1e24:	ce 01       	movw	r24, r28
    1e26:	01 96       	adiw	r24, 0x01	; 1
    1e28:	be 01       	movw	r22, r28
    1e2a:	67 5f       	subi	r22, 0xF7	; 247
    1e2c:	7f 4f       	sbci	r23, 0xFF	; 255
    1e2e:	0e 94 2b 13 	call	0x2656	; 0x2656 <__unpack_f>
    1e32:	ce 01       	movw	r24, r28
    1e34:	05 96       	adiw	r24, 0x05	; 5
    1e36:	be 01       	movw	r22, r28
    1e38:	6f 5e       	subi	r22, 0xEF	; 239
    1e3a:	7f 4f       	sbci	r23, 0xFF	; 255
    1e3c:	0e 94 2b 13 	call	0x2656	; 0x2656 <__unpack_f>
    1e40:	99 85       	ldd	r25, Y+9	; 0x09
    1e42:	92 30       	cpi	r25, 0x02	; 2
    1e44:	88 f0       	brcs	.+34     	; 0x1e68 <__mulsf3+0x60>
    1e46:	89 89       	ldd	r24, Y+17	; 0x11
    1e48:	82 30       	cpi	r24, 0x02	; 2
    1e4a:	c8 f0       	brcs	.+50     	; 0x1e7e <__mulsf3+0x76>
    1e4c:	94 30       	cpi	r25, 0x04	; 4
    1e4e:	19 f4       	brne	.+6      	; 0x1e56 <__mulsf3+0x4e>
    1e50:	82 30       	cpi	r24, 0x02	; 2
    1e52:	51 f4       	brne	.+20     	; 0x1e68 <__mulsf3+0x60>
    1e54:	04 c0       	rjmp	.+8      	; 0x1e5e <__mulsf3+0x56>
    1e56:	84 30       	cpi	r24, 0x04	; 4
    1e58:	29 f4       	brne	.+10     	; 0x1e64 <__mulsf3+0x5c>
    1e5a:	92 30       	cpi	r25, 0x02	; 2
    1e5c:	81 f4       	brne	.+32     	; 0x1e7e <__mulsf3+0x76>
    1e5e:	80 e6       	ldi	r24, 0x60	; 96
    1e60:	90 e0       	ldi	r25, 0x00	; 0
    1e62:	c6 c0       	rjmp	.+396    	; 0x1ff0 <__mulsf3+0x1e8>
    1e64:	92 30       	cpi	r25, 0x02	; 2
    1e66:	49 f4       	brne	.+18     	; 0x1e7a <__mulsf3+0x72>
    1e68:	20 e0       	ldi	r18, 0x00	; 0
    1e6a:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e6c:	8a 89       	ldd	r24, Y+18	; 0x12
    1e6e:	98 13       	cpse	r25, r24
    1e70:	21 e0       	ldi	r18, 0x01	; 1
    1e72:	2a 87       	std	Y+10, r18	; 0x0a
    1e74:	ce 01       	movw	r24, r28
    1e76:	09 96       	adiw	r24, 0x09	; 9
    1e78:	bb c0       	rjmp	.+374    	; 0x1ff0 <__mulsf3+0x1e8>
    1e7a:	82 30       	cpi	r24, 0x02	; 2
    1e7c:	49 f4       	brne	.+18     	; 0x1e90 <__mulsf3+0x88>
    1e7e:	20 e0       	ldi	r18, 0x00	; 0
    1e80:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e82:	8a 89       	ldd	r24, Y+18	; 0x12
    1e84:	98 13       	cpse	r25, r24
    1e86:	21 e0       	ldi	r18, 0x01	; 1
    1e88:	2a 8b       	std	Y+18, r18	; 0x12
    1e8a:	ce 01       	movw	r24, r28
    1e8c:	41 96       	adiw	r24, 0x11	; 17
    1e8e:	b0 c0       	rjmp	.+352    	; 0x1ff0 <__mulsf3+0x1e8>
    1e90:	2d 84       	ldd	r2, Y+13	; 0x0d
    1e92:	3e 84       	ldd	r3, Y+14	; 0x0e
    1e94:	4f 84       	ldd	r4, Y+15	; 0x0f
    1e96:	58 88       	ldd	r5, Y+16	; 0x10
    1e98:	6d 88       	ldd	r6, Y+21	; 0x15
    1e9a:	7e 88       	ldd	r7, Y+22	; 0x16
    1e9c:	8f 88       	ldd	r8, Y+23	; 0x17
    1e9e:	98 8c       	ldd	r9, Y+24	; 0x18
    1ea0:	ee 24       	eor	r14, r14
    1ea2:	ff 24       	eor	r15, r15
    1ea4:	87 01       	movw	r16, r14
    1ea6:	aa 24       	eor	r10, r10
    1ea8:	bb 24       	eor	r11, r11
    1eaa:	65 01       	movw	r12, r10
    1eac:	40 e0       	ldi	r20, 0x00	; 0
    1eae:	50 e0       	ldi	r21, 0x00	; 0
    1eb0:	60 e0       	ldi	r22, 0x00	; 0
    1eb2:	70 e0       	ldi	r23, 0x00	; 0
    1eb4:	e0 e0       	ldi	r30, 0x00	; 0
    1eb6:	f0 e0       	ldi	r31, 0x00	; 0
    1eb8:	c1 01       	movw	r24, r2
    1eba:	81 70       	andi	r24, 0x01	; 1
    1ebc:	90 70       	andi	r25, 0x00	; 0
    1ebe:	89 2b       	or	r24, r25
    1ec0:	e9 f0       	breq	.+58     	; 0x1efc <__mulsf3+0xf4>
    1ec2:	e6 0c       	add	r14, r6
    1ec4:	f7 1c       	adc	r15, r7
    1ec6:	08 1d       	adc	r16, r8
    1ec8:	19 1d       	adc	r17, r9
    1eca:	9a 01       	movw	r18, r20
    1ecc:	ab 01       	movw	r20, r22
    1ece:	2a 0d       	add	r18, r10
    1ed0:	3b 1d       	adc	r19, r11
    1ed2:	4c 1d       	adc	r20, r12
    1ed4:	5d 1d       	adc	r21, r13
    1ed6:	80 e0       	ldi	r24, 0x00	; 0
    1ed8:	90 e0       	ldi	r25, 0x00	; 0
    1eda:	a0 e0       	ldi	r26, 0x00	; 0
    1edc:	b0 e0       	ldi	r27, 0x00	; 0
    1ede:	e6 14       	cp	r14, r6
    1ee0:	f7 04       	cpc	r15, r7
    1ee2:	08 05       	cpc	r16, r8
    1ee4:	19 05       	cpc	r17, r9
    1ee6:	20 f4       	brcc	.+8      	; 0x1ef0 <__mulsf3+0xe8>
    1ee8:	81 e0       	ldi	r24, 0x01	; 1
    1eea:	90 e0       	ldi	r25, 0x00	; 0
    1eec:	a0 e0       	ldi	r26, 0x00	; 0
    1eee:	b0 e0       	ldi	r27, 0x00	; 0
    1ef0:	ba 01       	movw	r22, r20
    1ef2:	a9 01       	movw	r20, r18
    1ef4:	48 0f       	add	r20, r24
    1ef6:	59 1f       	adc	r21, r25
    1ef8:	6a 1f       	adc	r22, r26
    1efa:	7b 1f       	adc	r23, r27
    1efc:	aa 0c       	add	r10, r10
    1efe:	bb 1c       	adc	r11, r11
    1f00:	cc 1c       	adc	r12, r12
    1f02:	dd 1c       	adc	r13, r13
    1f04:	97 fe       	sbrs	r9, 7
    1f06:	08 c0       	rjmp	.+16     	; 0x1f18 <__mulsf3+0x110>
    1f08:	81 e0       	ldi	r24, 0x01	; 1
    1f0a:	90 e0       	ldi	r25, 0x00	; 0
    1f0c:	a0 e0       	ldi	r26, 0x00	; 0
    1f0e:	b0 e0       	ldi	r27, 0x00	; 0
    1f10:	a8 2a       	or	r10, r24
    1f12:	b9 2a       	or	r11, r25
    1f14:	ca 2a       	or	r12, r26
    1f16:	db 2a       	or	r13, r27
    1f18:	31 96       	adiw	r30, 0x01	; 1
    1f1a:	e0 32       	cpi	r30, 0x20	; 32
    1f1c:	f1 05       	cpc	r31, r1
    1f1e:	49 f0       	breq	.+18     	; 0x1f32 <__mulsf3+0x12a>
    1f20:	66 0c       	add	r6, r6
    1f22:	77 1c       	adc	r7, r7
    1f24:	88 1c       	adc	r8, r8
    1f26:	99 1c       	adc	r9, r9
    1f28:	56 94       	lsr	r5
    1f2a:	47 94       	ror	r4
    1f2c:	37 94       	ror	r3
    1f2e:	27 94       	ror	r2
    1f30:	c3 cf       	rjmp	.-122    	; 0x1eb8 <__mulsf3+0xb0>
    1f32:	fa 85       	ldd	r31, Y+10	; 0x0a
    1f34:	ea 89       	ldd	r30, Y+18	; 0x12
    1f36:	2b 89       	ldd	r18, Y+19	; 0x13
    1f38:	3c 89       	ldd	r19, Y+20	; 0x14
    1f3a:	8b 85       	ldd	r24, Y+11	; 0x0b
    1f3c:	9c 85       	ldd	r25, Y+12	; 0x0c
    1f3e:	28 0f       	add	r18, r24
    1f40:	39 1f       	adc	r19, r25
    1f42:	2e 5f       	subi	r18, 0xFE	; 254
    1f44:	3f 4f       	sbci	r19, 0xFF	; 255
    1f46:	17 c0       	rjmp	.+46     	; 0x1f76 <__mulsf3+0x16e>
    1f48:	ca 01       	movw	r24, r20
    1f4a:	81 70       	andi	r24, 0x01	; 1
    1f4c:	90 70       	andi	r25, 0x00	; 0
    1f4e:	89 2b       	or	r24, r25
    1f50:	61 f0       	breq	.+24     	; 0x1f6a <__mulsf3+0x162>
    1f52:	16 95       	lsr	r17
    1f54:	07 95       	ror	r16
    1f56:	f7 94       	ror	r15
    1f58:	e7 94       	ror	r14
    1f5a:	80 e0       	ldi	r24, 0x00	; 0
    1f5c:	90 e0       	ldi	r25, 0x00	; 0
    1f5e:	a0 e0       	ldi	r26, 0x00	; 0
    1f60:	b0 e8       	ldi	r27, 0x80	; 128
    1f62:	e8 2a       	or	r14, r24
    1f64:	f9 2a       	or	r15, r25
    1f66:	0a 2b       	or	r16, r26
    1f68:	1b 2b       	or	r17, r27
    1f6a:	76 95       	lsr	r23
    1f6c:	67 95       	ror	r22
    1f6e:	57 95       	ror	r21
    1f70:	47 95       	ror	r20
    1f72:	2f 5f       	subi	r18, 0xFF	; 255
    1f74:	3f 4f       	sbci	r19, 0xFF	; 255
    1f76:	77 fd       	sbrc	r23, 7
    1f78:	e7 cf       	rjmp	.-50     	; 0x1f48 <__mulsf3+0x140>
    1f7a:	0c c0       	rjmp	.+24     	; 0x1f94 <__mulsf3+0x18c>
    1f7c:	44 0f       	add	r20, r20
    1f7e:	55 1f       	adc	r21, r21
    1f80:	66 1f       	adc	r22, r22
    1f82:	77 1f       	adc	r23, r23
    1f84:	17 fd       	sbrc	r17, 7
    1f86:	41 60       	ori	r20, 0x01	; 1
    1f88:	ee 0c       	add	r14, r14
    1f8a:	ff 1c       	adc	r15, r15
    1f8c:	00 1f       	adc	r16, r16
    1f8e:	11 1f       	adc	r17, r17
    1f90:	21 50       	subi	r18, 0x01	; 1
    1f92:	30 40       	sbci	r19, 0x00	; 0
    1f94:	40 30       	cpi	r20, 0x00	; 0
    1f96:	90 e0       	ldi	r25, 0x00	; 0
    1f98:	59 07       	cpc	r21, r25
    1f9a:	90 e0       	ldi	r25, 0x00	; 0
    1f9c:	69 07       	cpc	r22, r25
    1f9e:	90 e4       	ldi	r25, 0x40	; 64
    1fa0:	79 07       	cpc	r23, r25
    1fa2:	60 f3       	brcs	.-40     	; 0x1f7c <__mulsf3+0x174>
    1fa4:	2b 8f       	std	Y+27, r18	; 0x1b
    1fa6:	3c 8f       	std	Y+28, r19	; 0x1c
    1fa8:	db 01       	movw	r26, r22
    1faa:	ca 01       	movw	r24, r20
    1fac:	8f 77       	andi	r24, 0x7F	; 127
    1fae:	90 70       	andi	r25, 0x00	; 0
    1fb0:	a0 70       	andi	r26, 0x00	; 0
    1fb2:	b0 70       	andi	r27, 0x00	; 0
    1fb4:	80 34       	cpi	r24, 0x40	; 64
    1fb6:	91 05       	cpc	r25, r1
    1fb8:	a1 05       	cpc	r26, r1
    1fba:	b1 05       	cpc	r27, r1
    1fbc:	61 f4       	brne	.+24     	; 0x1fd6 <__mulsf3+0x1ce>
    1fbe:	47 fd       	sbrc	r20, 7
    1fc0:	0a c0       	rjmp	.+20     	; 0x1fd6 <__mulsf3+0x1ce>
    1fc2:	e1 14       	cp	r14, r1
    1fc4:	f1 04       	cpc	r15, r1
    1fc6:	01 05       	cpc	r16, r1
    1fc8:	11 05       	cpc	r17, r1
    1fca:	29 f0       	breq	.+10     	; 0x1fd6 <__mulsf3+0x1ce>
    1fcc:	40 5c       	subi	r20, 0xC0	; 192
    1fce:	5f 4f       	sbci	r21, 0xFF	; 255
    1fd0:	6f 4f       	sbci	r22, 0xFF	; 255
    1fd2:	7f 4f       	sbci	r23, 0xFF	; 255
    1fd4:	40 78       	andi	r20, 0x80	; 128
    1fd6:	1a 8e       	std	Y+26, r1	; 0x1a
    1fd8:	fe 17       	cp	r31, r30
    1fda:	11 f0       	breq	.+4      	; 0x1fe0 <__mulsf3+0x1d8>
    1fdc:	81 e0       	ldi	r24, 0x01	; 1
    1fde:	8a 8f       	std	Y+26, r24	; 0x1a
    1fe0:	4d 8f       	std	Y+29, r20	; 0x1d
    1fe2:	5e 8f       	std	Y+30, r21	; 0x1e
    1fe4:	6f 8f       	std	Y+31, r22	; 0x1f
    1fe6:	78 a3       	std	Y+32, r23	; 0x20
    1fe8:	83 e0       	ldi	r24, 0x03	; 3
    1fea:	89 8f       	std	Y+25, r24	; 0x19
    1fec:	ce 01       	movw	r24, r28
    1fee:	49 96       	adiw	r24, 0x19	; 25
    1ff0:	0e 94 56 12 	call	0x24ac	; 0x24ac <__pack_f>
    1ff4:	a0 96       	adiw	r28, 0x20	; 32
    1ff6:	e2 e1       	ldi	r30, 0x12	; 18
    1ff8:	0c 94 62 2b 	jmp	0x56c4	; 0x56c4 <__epilogue_restores__>

00001ffc <__divsf3>:
    1ffc:	a8 e1       	ldi	r26, 0x18	; 24
    1ffe:	b0 e0       	ldi	r27, 0x00	; 0
    2000:	e4 e0       	ldi	r30, 0x04	; 4
    2002:	f0 e1       	ldi	r31, 0x10	; 16
    2004:	0c 94 4e 2b 	jmp	0x569c	; 0x569c <__prologue_saves__+0x10>
    2008:	69 83       	std	Y+1, r22	; 0x01
    200a:	7a 83       	std	Y+2, r23	; 0x02
    200c:	8b 83       	std	Y+3, r24	; 0x03
    200e:	9c 83       	std	Y+4, r25	; 0x04
    2010:	2d 83       	std	Y+5, r18	; 0x05
    2012:	3e 83       	std	Y+6, r19	; 0x06
    2014:	4f 83       	std	Y+7, r20	; 0x07
    2016:	58 87       	std	Y+8, r21	; 0x08
    2018:	b9 e0       	ldi	r27, 0x09	; 9
    201a:	eb 2e       	mov	r14, r27
    201c:	f1 2c       	mov	r15, r1
    201e:	ec 0e       	add	r14, r28
    2020:	fd 1e       	adc	r15, r29
    2022:	ce 01       	movw	r24, r28
    2024:	01 96       	adiw	r24, 0x01	; 1
    2026:	b7 01       	movw	r22, r14
    2028:	0e 94 2b 13 	call	0x2656	; 0x2656 <__unpack_f>
    202c:	8e 01       	movw	r16, r28
    202e:	0f 5e       	subi	r16, 0xEF	; 239
    2030:	1f 4f       	sbci	r17, 0xFF	; 255
    2032:	ce 01       	movw	r24, r28
    2034:	05 96       	adiw	r24, 0x05	; 5
    2036:	b8 01       	movw	r22, r16
    2038:	0e 94 2b 13 	call	0x2656	; 0x2656 <__unpack_f>
    203c:	29 85       	ldd	r18, Y+9	; 0x09
    203e:	22 30       	cpi	r18, 0x02	; 2
    2040:	08 f4       	brcc	.+2      	; 0x2044 <__divsf3+0x48>
    2042:	7e c0       	rjmp	.+252    	; 0x2140 <__divsf3+0x144>
    2044:	39 89       	ldd	r19, Y+17	; 0x11
    2046:	32 30       	cpi	r19, 0x02	; 2
    2048:	10 f4       	brcc	.+4      	; 0x204e <__divsf3+0x52>
    204a:	b8 01       	movw	r22, r16
    204c:	7c c0       	rjmp	.+248    	; 0x2146 <__divsf3+0x14a>
    204e:	8a 85       	ldd	r24, Y+10	; 0x0a
    2050:	9a 89       	ldd	r25, Y+18	; 0x12
    2052:	89 27       	eor	r24, r25
    2054:	8a 87       	std	Y+10, r24	; 0x0a
    2056:	24 30       	cpi	r18, 0x04	; 4
    2058:	11 f0       	breq	.+4      	; 0x205e <__divsf3+0x62>
    205a:	22 30       	cpi	r18, 0x02	; 2
    205c:	31 f4       	brne	.+12     	; 0x206a <__divsf3+0x6e>
    205e:	23 17       	cp	r18, r19
    2060:	09 f0       	breq	.+2      	; 0x2064 <__divsf3+0x68>
    2062:	6e c0       	rjmp	.+220    	; 0x2140 <__divsf3+0x144>
    2064:	60 e6       	ldi	r22, 0x60	; 96
    2066:	70 e0       	ldi	r23, 0x00	; 0
    2068:	6e c0       	rjmp	.+220    	; 0x2146 <__divsf3+0x14a>
    206a:	34 30       	cpi	r19, 0x04	; 4
    206c:	39 f4       	brne	.+14     	; 0x207c <__divsf3+0x80>
    206e:	1d 86       	std	Y+13, r1	; 0x0d
    2070:	1e 86       	std	Y+14, r1	; 0x0e
    2072:	1f 86       	std	Y+15, r1	; 0x0f
    2074:	18 8a       	std	Y+16, r1	; 0x10
    2076:	1c 86       	std	Y+12, r1	; 0x0c
    2078:	1b 86       	std	Y+11, r1	; 0x0b
    207a:	04 c0       	rjmp	.+8      	; 0x2084 <__divsf3+0x88>
    207c:	32 30       	cpi	r19, 0x02	; 2
    207e:	21 f4       	brne	.+8      	; 0x2088 <__divsf3+0x8c>
    2080:	84 e0       	ldi	r24, 0x04	; 4
    2082:	89 87       	std	Y+9, r24	; 0x09
    2084:	b7 01       	movw	r22, r14
    2086:	5f c0       	rjmp	.+190    	; 0x2146 <__divsf3+0x14a>
    2088:	2b 85       	ldd	r18, Y+11	; 0x0b
    208a:	3c 85       	ldd	r19, Y+12	; 0x0c
    208c:	8b 89       	ldd	r24, Y+19	; 0x13
    208e:	9c 89       	ldd	r25, Y+20	; 0x14
    2090:	28 1b       	sub	r18, r24
    2092:	39 0b       	sbc	r19, r25
    2094:	3c 87       	std	Y+12, r19	; 0x0c
    2096:	2b 87       	std	Y+11, r18	; 0x0b
    2098:	ed 84       	ldd	r14, Y+13	; 0x0d
    209a:	fe 84       	ldd	r15, Y+14	; 0x0e
    209c:	0f 85       	ldd	r16, Y+15	; 0x0f
    209e:	18 89       	ldd	r17, Y+16	; 0x10
    20a0:	ad 88       	ldd	r10, Y+21	; 0x15
    20a2:	be 88       	ldd	r11, Y+22	; 0x16
    20a4:	cf 88       	ldd	r12, Y+23	; 0x17
    20a6:	d8 8c       	ldd	r13, Y+24	; 0x18
    20a8:	ea 14       	cp	r14, r10
    20aa:	fb 04       	cpc	r15, r11
    20ac:	0c 05       	cpc	r16, r12
    20ae:	1d 05       	cpc	r17, r13
    20b0:	40 f4       	brcc	.+16     	; 0x20c2 <__divsf3+0xc6>
    20b2:	ee 0c       	add	r14, r14
    20b4:	ff 1c       	adc	r15, r15
    20b6:	00 1f       	adc	r16, r16
    20b8:	11 1f       	adc	r17, r17
    20ba:	21 50       	subi	r18, 0x01	; 1
    20bc:	30 40       	sbci	r19, 0x00	; 0
    20be:	3c 87       	std	Y+12, r19	; 0x0c
    20c0:	2b 87       	std	Y+11, r18	; 0x0b
    20c2:	20 e0       	ldi	r18, 0x00	; 0
    20c4:	30 e0       	ldi	r19, 0x00	; 0
    20c6:	40 e0       	ldi	r20, 0x00	; 0
    20c8:	50 e0       	ldi	r21, 0x00	; 0
    20ca:	80 e0       	ldi	r24, 0x00	; 0
    20cc:	90 e0       	ldi	r25, 0x00	; 0
    20ce:	a0 e0       	ldi	r26, 0x00	; 0
    20d0:	b0 e4       	ldi	r27, 0x40	; 64
    20d2:	60 e0       	ldi	r22, 0x00	; 0
    20d4:	70 e0       	ldi	r23, 0x00	; 0
    20d6:	ea 14       	cp	r14, r10
    20d8:	fb 04       	cpc	r15, r11
    20da:	0c 05       	cpc	r16, r12
    20dc:	1d 05       	cpc	r17, r13
    20de:	40 f0       	brcs	.+16     	; 0x20f0 <__divsf3+0xf4>
    20e0:	28 2b       	or	r18, r24
    20e2:	39 2b       	or	r19, r25
    20e4:	4a 2b       	or	r20, r26
    20e6:	5b 2b       	or	r21, r27
    20e8:	ea 18       	sub	r14, r10
    20ea:	fb 08       	sbc	r15, r11
    20ec:	0c 09       	sbc	r16, r12
    20ee:	1d 09       	sbc	r17, r13
    20f0:	b6 95       	lsr	r27
    20f2:	a7 95       	ror	r26
    20f4:	97 95       	ror	r25
    20f6:	87 95       	ror	r24
    20f8:	ee 0c       	add	r14, r14
    20fa:	ff 1c       	adc	r15, r15
    20fc:	00 1f       	adc	r16, r16
    20fe:	11 1f       	adc	r17, r17
    2100:	6f 5f       	subi	r22, 0xFF	; 255
    2102:	7f 4f       	sbci	r23, 0xFF	; 255
    2104:	6f 31       	cpi	r22, 0x1F	; 31
    2106:	71 05       	cpc	r23, r1
    2108:	31 f7       	brne	.-52     	; 0x20d6 <__divsf3+0xda>
    210a:	da 01       	movw	r26, r20
    210c:	c9 01       	movw	r24, r18
    210e:	8f 77       	andi	r24, 0x7F	; 127
    2110:	90 70       	andi	r25, 0x00	; 0
    2112:	a0 70       	andi	r26, 0x00	; 0
    2114:	b0 70       	andi	r27, 0x00	; 0
    2116:	80 34       	cpi	r24, 0x40	; 64
    2118:	91 05       	cpc	r25, r1
    211a:	a1 05       	cpc	r26, r1
    211c:	b1 05       	cpc	r27, r1
    211e:	61 f4       	brne	.+24     	; 0x2138 <__divsf3+0x13c>
    2120:	27 fd       	sbrc	r18, 7
    2122:	0a c0       	rjmp	.+20     	; 0x2138 <__divsf3+0x13c>
    2124:	e1 14       	cp	r14, r1
    2126:	f1 04       	cpc	r15, r1
    2128:	01 05       	cpc	r16, r1
    212a:	11 05       	cpc	r17, r1
    212c:	29 f0       	breq	.+10     	; 0x2138 <__divsf3+0x13c>
    212e:	20 5c       	subi	r18, 0xC0	; 192
    2130:	3f 4f       	sbci	r19, 0xFF	; 255
    2132:	4f 4f       	sbci	r20, 0xFF	; 255
    2134:	5f 4f       	sbci	r21, 0xFF	; 255
    2136:	20 78       	andi	r18, 0x80	; 128
    2138:	2d 87       	std	Y+13, r18	; 0x0d
    213a:	3e 87       	std	Y+14, r19	; 0x0e
    213c:	4f 87       	std	Y+15, r20	; 0x0f
    213e:	58 8b       	std	Y+16, r21	; 0x10
    2140:	be 01       	movw	r22, r28
    2142:	67 5f       	subi	r22, 0xF7	; 247
    2144:	7f 4f       	sbci	r23, 0xFF	; 255
    2146:	cb 01       	movw	r24, r22
    2148:	0e 94 56 12 	call	0x24ac	; 0x24ac <__pack_f>
    214c:	68 96       	adiw	r28, 0x18	; 24
    214e:	ea e0       	ldi	r30, 0x0A	; 10
    2150:	0c 94 6a 2b 	jmp	0x56d4	; 0x56d4 <__epilogue_restores__+0x10>

00002154 <__gtsf2>:
    2154:	a8 e1       	ldi	r26, 0x18	; 24
    2156:	b0 e0       	ldi	r27, 0x00	; 0
    2158:	e0 eb       	ldi	r30, 0xB0	; 176
    215a:	f0 e1       	ldi	r31, 0x10	; 16
    215c:	0c 94 52 2b 	jmp	0x56a4	; 0x56a4 <__prologue_saves__+0x18>
    2160:	69 83       	std	Y+1, r22	; 0x01
    2162:	7a 83       	std	Y+2, r23	; 0x02
    2164:	8b 83       	std	Y+3, r24	; 0x03
    2166:	9c 83       	std	Y+4, r25	; 0x04
    2168:	2d 83       	std	Y+5, r18	; 0x05
    216a:	3e 83       	std	Y+6, r19	; 0x06
    216c:	4f 83       	std	Y+7, r20	; 0x07
    216e:	58 87       	std	Y+8, r21	; 0x08
    2170:	89 e0       	ldi	r24, 0x09	; 9
    2172:	e8 2e       	mov	r14, r24
    2174:	f1 2c       	mov	r15, r1
    2176:	ec 0e       	add	r14, r28
    2178:	fd 1e       	adc	r15, r29
    217a:	ce 01       	movw	r24, r28
    217c:	01 96       	adiw	r24, 0x01	; 1
    217e:	b7 01       	movw	r22, r14
    2180:	0e 94 2b 13 	call	0x2656	; 0x2656 <__unpack_f>
    2184:	8e 01       	movw	r16, r28
    2186:	0f 5e       	subi	r16, 0xEF	; 239
    2188:	1f 4f       	sbci	r17, 0xFF	; 255
    218a:	ce 01       	movw	r24, r28
    218c:	05 96       	adiw	r24, 0x05	; 5
    218e:	b8 01       	movw	r22, r16
    2190:	0e 94 2b 13 	call	0x2656	; 0x2656 <__unpack_f>
    2194:	89 85       	ldd	r24, Y+9	; 0x09
    2196:	82 30       	cpi	r24, 0x02	; 2
    2198:	40 f0       	brcs	.+16     	; 0x21aa <__gtsf2+0x56>
    219a:	89 89       	ldd	r24, Y+17	; 0x11
    219c:	82 30       	cpi	r24, 0x02	; 2
    219e:	28 f0       	brcs	.+10     	; 0x21aa <__gtsf2+0x56>
    21a0:	c7 01       	movw	r24, r14
    21a2:	b8 01       	movw	r22, r16
    21a4:	0e 94 a3 13 	call	0x2746	; 0x2746 <__fpcmp_parts_f>
    21a8:	01 c0       	rjmp	.+2      	; 0x21ac <__gtsf2+0x58>
    21aa:	8f ef       	ldi	r24, 0xFF	; 255
    21ac:	68 96       	adiw	r28, 0x18	; 24
    21ae:	e6 e0       	ldi	r30, 0x06	; 6
    21b0:	0c 94 6e 2b 	jmp	0x56dc	; 0x56dc <__epilogue_restores__+0x18>

000021b4 <__gesf2>:
    21b4:	a8 e1       	ldi	r26, 0x18	; 24
    21b6:	b0 e0       	ldi	r27, 0x00	; 0
    21b8:	e0 ee       	ldi	r30, 0xE0	; 224
    21ba:	f0 e1       	ldi	r31, 0x10	; 16
    21bc:	0c 94 52 2b 	jmp	0x56a4	; 0x56a4 <__prologue_saves__+0x18>
    21c0:	69 83       	std	Y+1, r22	; 0x01
    21c2:	7a 83       	std	Y+2, r23	; 0x02
    21c4:	8b 83       	std	Y+3, r24	; 0x03
    21c6:	9c 83       	std	Y+4, r25	; 0x04
    21c8:	2d 83       	std	Y+5, r18	; 0x05
    21ca:	3e 83       	std	Y+6, r19	; 0x06
    21cc:	4f 83       	std	Y+7, r20	; 0x07
    21ce:	58 87       	std	Y+8, r21	; 0x08
    21d0:	89 e0       	ldi	r24, 0x09	; 9
    21d2:	e8 2e       	mov	r14, r24
    21d4:	f1 2c       	mov	r15, r1
    21d6:	ec 0e       	add	r14, r28
    21d8:	fd 1e       	adc	r15, r29
    21da:	ce 01       	movw	r24, r28
    21dc:	01 96       	adiw	r24, 0x01	; 1
    21de:	b7 01       	movw	r22, r14
    21e0:	0e 94 2b 13 	call	0x2656	; 0x2656 <__unpack_f>
    21e4:	8e 01       	movw	r16, r28
    21e6:	0f 5e       	subi	r16, 0xEF	; 239
    21e8:	1f 4f       	sbci	r17, 0xFF	; 255
    21ea:	ce 01       	movw	r24, r28
    21ec:	05 96       	adiw	r24, 0x05	; 5
    21ee:	b8 01       	movw	r22, r16
    21f0:	0e 94 2b 13 	call	0x2656	; 0x2656 <__unpack_f>
    21f4:	89 85       	ldd	r24, Y+9	; 0x09
    21f6:	82 30       	cpi	r24, 0x02	; 2
    21f8:	40 f0       	brcs	.+16     	; 0x220a <__gesf2+0x56>
    21fa:	89 89       	ldd	r24, Y+17	; 0x11
    21fc:	82 30       	cpi	r24, 0x02	; 2
    21fe:	28 f0       	brcs	.+10     	; 0x220a <__gesf2+0x56>
    2200:	c7 01       	movw	r24, r14
    2202:	b8 01       	movw	r22, r16
    2204:	0e 94 a3 13 	call	0x2746	; 0x2746 <__fpcmp_parts_f>
    2208:	01 c0       	rjmp	.+2      	; 0x220c <__gesf2+0x58>
    220a:	8f ef       	ldi	r24, 0xFF	; 255
    220c:	68 96       	adiw	r28, 0x18	; 24
    220e:	e6 e0       	ldi	r30, 0x06	; 6
    2210:	0c 94 6e 2b 	jmp	0x56dc	; 0x56dc <__epilogue_restores__+0x18>

00002214 <__ltsf2>:
    2214:	a8 e1       	ldi	r26, 0x18	; 24
    2216:	b0 e0       	ldi	r27, 0x00	; 0
    2218:	e0 e1       	ldi	r30, 0x10	; 16
    221a:	f1 e1       	ldi	r31, 0x11	; 17
    221c:	0c 94 52 2b 	jmp	0x56a4	; 0x56a4 <__prologue_saves__+0x18>
    2220:	69 83       	std	Y+1, r22	; 0x01
    2222:	7a 83       	std	Y+2, r23	; 0x02
    2224:	8b 83       	std	Y+3, r24	; 0x03
    2226:	9c 83       	std	Y+4, r25	; 0x04
    2228:	2d 83       	std	Y+5, r18	; 0x05
    222a:	3e 83       	std	Y+6, r19	; 0x06
    222c:	4f 83       	std	Y+7, r20	; 0x07
    222e:	58 87       	std	Y+8, r21	; 0x08
    2230:	89 e0       	ldi	r24, 0x09	; 9
    2232:	e8 2e       	mov	r14, r24
    2234:	f1 2c       	mov	r15, r1
    2236:	ec 0e       	add	r14, r28
    2238:	fd 1e       	adc	r15, r29
    223a:	ce 01       	movw	r24, r28
    223c:	01 96       	adiw	r24, 0x01	; 1
    223e:	b7 01       	movw	r22, r14
    2240:	0e 94 2b 13 	call	0x2656	; 0x2656 <__unpack_f>
    2244:	8e 01       	movw	r16, r28
    2246:	0f 5e       	subi	r16, 0xEF	; 239
    2248:	1f 4f       	sbci	r17, 0xFF	; 255
    224a:	ce 01       	movw	r24, r28
    224c:	05 96       	adiw	r24, 0x05	; 5
    224e:	b8 01       	movw	r22, r16
    2250:	0e 94 2b 13 	call	0x2656	; 0x2656 <__unpack_f>
    2254:	89 85       	ldd	r24, Y+9	; 0x09
    2256:	82 30       	cpi	r24, 0x02	; 2
    2258:	40 f0       	brcs	.+16     	; 0x226a <__ltsf2+0x56>
    225a:	89 89       	ldd	r24, Y+17	; 0x11
    225c:	82 30       	cpi	r24, 0x02	; 2
    225e:	28 f0       	brcs	.+10     	; 0x226a <__ltsf2+0x56>
    2260:	c7 01       	movw	r24, r14
    2262:	b8 01       	movw	r22, r16
    2264:	0e 94 a3 13 	call	0x2746	; 0x2746 <__fpcmp_parts_f>
    2268:	01 c0       	rjmp	.+2      	; 0x226c <__ltsf2+0x58>
    226a:	81 e0       	ldi	r24, 0x01	; 1
    226c:	68 96       	adiw	r28, 0x18	; 24
    226e:	e6 e0       	ldi	r30, 0x06	; 6
    2270:	0c 94 6e 2b 	jmp	0x56dc	; 0x56dc <__epilogue_restores__+0x18>

00002274 <__fixsfsi>:
    2274:	ac e0       	ldi	r26, 0x0C	; 12
    2276:	b0 e0       	ldi	r27, 0x00	; 0
    2278:	e0 e4       	ldi	r30, 0x40	; 64
    227a:	f1 e1       	ldi	r31, 0x11	; 17
    227c:	0c 94 56 2b 	jmp	0x56ac	; 0x56ac <__prologue_saves__+0x20>
    2280:	69 83       	std	Y+1, r22	; 0x01
    2282:	7a 83       	std	Y+2, r23	; 0x02
    2284:	8b 83       	std	Y+3, r24	; 0x03
    2286:	9c 83       	std	Y+4, r25	; 0x04
    2288:	ce 01       	movw	r24, r28
    228a:	01 96       	adiw	r24, 0x01	; 1
    228c:	be 01       	movw	r22, r28
    228e:	6b 5f       	subi	r22, 0xFB	; 251
    2290:	7f 4f       	sbci	r23, 0xFF	; 255
    2292:	0e 94 2b 13 	call	0x2656	; 0x2656 <__unpack_f>
    2296:	8d 81       	ldd	r24, Y+5	; 0x05
    2298:	82 30       	cpi	r24, 0x02	; 2
    229a:	61 f1       	breq	.+88     	; 0x22f4 <__fixsfsi+0x80>
    229c:	82 30       	cpi	r24, 0x02	; 2
    229e:	50 f1       	brcs	.+84     	; 0x22f4 <__fixsfsi+0x80>
    22a0:	84 30       	cpi	r24, 0x04	; 4
    22a2:	21 f4       	brne	.+8      	; 0x22ac <__fixsfsi+0x38>
    22a4:	8e 81       	ldd	r24, Y+6	; 0x06
    22a6:	88 23       	and	r24, r24
    22a8:	51 f1       	breq	.+84     	; 0x22fe <__fixsfsi+0x8a>
    22aa:	2e c0       	rjmp	.+92     	; 0x2308 <__fixsfsi+0x94>
    22ac:	2f 81       	ldd	r18, Y+7	; 0x07
    22ae:	38 85       	ldd	r19, Y+8	; 0x08
    22b0:	37 fd       	sbrc	r19, 7
    22b2:	20 c0       	rjmp	.+64     	; 0x22f4 <__fixsfsi+0x80>
    22b4:	6e 81       	ldd	r22, Y+6	; 0x06
    22b6:	2f 31       	cpi	r18, 0x1F	; 31
    22b8:	31 05       	cpc	r19, r1
    22ba:	1c f0       	brlt	.+6      	; 0x22c2 <__fixsfsi+0x4e>
    22bc:	66 23       	and	r22, r22
    22be:	f9 f0       	breq	.+62     	; 0x22fe <__fixsfsi+0x8a>
    22c0:	23 c0       	rjmp	.+70     	; 0x2308 <__fixsfsi+0x94>
    22c2:	8e e1       	ldi	r24, 0x1E	; 30
    22c4:	90 e0       	ldi	r25, 0x00	; 0
    22c6:	82 1b       	sub	r24, r18
    22c8:	93 0b       	sbc	r25, r19
    22ca:	29 85       	ldd	r18, Y+9	; 0x09
    22cc:	3a 85       	ldd	r19, Y+10	; 0x0a
    22ce:	4b 85       	ldd	r20, Y+11	; 0x0b
    22d0:	5c 85       	ldd	r21, Y+12	; 0x0c
    22d2:	04 c0       	rjmp	.+8      	; 0x22dc <__fixsfsi+0x68>
    22d4:	56 95       	lsr	r21
    22d6:	47 95       	ror	r20
    22d8:	37 95       	ror	r19
    22da:	27 95       	ror	r18
    22dc:	8a 95       	dec	r24
    22de:	d2 f7       	brpl	.-12     	; 0x22d4 <__fixsfsi+0x60>
    22e0:	66 23       	and	r22, r22
    22e2:	b1 f0       	breq	.+44     	; 0x2310 <__fixsfsi+0x9c>
    22e4:	50 95       	com	r21
    22e6:	40 95       	com	r20
    22e8:	30 95       	com	r19
    22ea:	21 95       	neg	r18
    22ec:	3f 4f       	sbci	r19, 0xFF	; 255
    22ee:	4f 4f       	sbci	r20, 0xFF	; 255
    22f0:	5f 4f       	sbci	r21, 0xFF	; 255
    22f2:	0e c0       	rjmp	.+28     	; 0x2310 <__fixsfsi+0x9c>
    22f4:	20 e0       	ldi	r18, 0x00	; 0
    22f6:	30 e0       	ldi	r19, 0x00	; 0
    22f8:	40 e0       	ldi	r20, 0x00	; 0
    22fa:	50 e0       	ldi	r21, 0x00	; 0
    22fc:	09 c0       	rjmp	.+18     	; 0x2310 <__fixsfsi+0x9c>
    22fe:	2f ef       	ldi	r18, 0xFF	; 255
    2300:	3f ef       	ldi	r19, 0xFF	; 255
    2302:	4f ef       	ldi	r20, 0xFF	; 255
    2304:	5f e7       	ldi	r21, 0x7F	; 127
    2306:	04 c0       	rjmp	.+8      	; 0x2310 <__fixsfsi+0x9c>
    2308:	20 e0       	ldi	r18, 0x00	; 0
    230a:	30 e0       	ldi	r19, 0x00	; 0
    230c:	40 e0       	ldi	r20, 0x00	; 0
    230e:	50 e8       	ldi	r21, 0x80	; 128
    2310:	b9 01       	movw	r22, r18
    2312:	ca 01       	movw	r24, r20
    2314:	2c 96       	adiw	r28, 0x0c	; 12
    2316:	e2 e0       	ldi	r30, 0x02	; 2
    2318:	0c 94 72 2b 	jmp	0x56e4	; 0x56e4 <__epilogue_restores__+0x20>

0000231c <__floatunsisf>:
    231c:	a8 e0       	ldi	r26, 0x08	; 8
    231e:	b0 e0       	ldi	r27, 0x00	; 0
    2320:	e4 e9       	ldi	r30, 0x94	; 148
    2322:	f1 e1       	ldi	r31, 0x11	; 17
    2324:	0c 94 4e 2b 	jmp	0x569c	; 0x569c <__prologue_saves__+0x10>
    2328:	7b 01       	movw	r14, r22
    232a:	8c 01       	movw	r16, r24
    232c:	61 15       	cp	r22, r1
    232e:	71 05       	cpc	r23, r1
    2330:	81 05       	cpc	r24, r1
    2332:	91 05       	cpc	r25, r1
    2334:	19 f4       	brne	.+6      	; 0x233c <__floatunsisf+0x20>
    2336:	82 e0       	ldi	r24, 0x02	; 2
    2338:	89 83       	std	Y+1, r24	; 0x01
    233a:	60 c0       	rjmp	.+192    	; 0x23fc <__floatunsisf+0xe0>
    233c:	83 e0       	ldi	r24, 0x03	; 3
    233e:	89 83       	std	Y+1, r24	; 0x01
    2340:	8e e1       	ldi	r24, 0x1E	; 30
    2342:	c8 2e       	mov	r12, r24
    2344:	d1 2c       	mov	r13, r1
    2346:	dc 82       	std	Y+4, r13	; 0x04
    2348:	cb 82       	std	Y+3, r12	; 0x03
    234a:	ed 82       	std	Y+5, r14	; 0x05
    234c:	fe 82       	std	Y+6, r15	; 0x06
    234e:	0f 83       	std	Y+7, r16	; 0x07
    2350:	18 87       	std	Y+8, r17	; 0x08
    2352:	c8 01       	movw	r24, r16
    2354:	b7 01       	movw	r22, r14
    2356:	0e 94 07 12 	call	0x240e	; 0x240e <__clzsi2>
    235a:	fc 01       	movw	r30, r24
    235c:	31 97       	sbiw	r30, 0x01	; 1
    235e:	f7 ff       	sbrs	r31, 7
    2360:	3b c0       	rjmp	.+118    	; 0x23d8 <__floatunsisf+0xbc>
    2362:	22 27       	eor	r18, r18
    2364:	33 27       	eor	r19, r19
    2366:	2e 1b       	sub	r18, r30
    2368:	3f 0b       	sbc	r19, r31
    236a:	57 01       	movw	r10, r14
    236c:	68 01       	movw	r12, r16
    236e:	02 2e       	mov	r0, r18
    2370:	04 c0       	rjmp	.+8      	; 0x237a <__floatunsisf+0x5e>
    2372:	d6 94       	lsr	r13
    2374:	c7 94       	ror	r12
    2376:	b7 94       	ror	r11
    2378:	a7 94       	ror	r10
    237a:	0a 94       	dec	r0
    237c:	d2 f7       	brpl	.-12     	; 0x2372 <__floatunsisf+0x56>
    237e:	40 e0       	ldi	r20, 0x00	; 0
    2380:	50 e0       	ldi	r21, 0x00	; 0
    2382:	60 e0       	ldi	r22, 0x00	; 0
    2384:	70 e0       	ldi	r23, 0x00	; 0
    2386:	81 e0       	ldi	r24, 0x01	; 1
    2388:	90 e0       	ldi	r25, 0x00	; 0
    238a:	a0 e0       	ldi	r26, 0x00	; 0
    238c:	b0 e0       	ldi	r27, 0x00	; 0
    238e:	04 c0       	rjmp	.+8      	; 0x2398 <__floatunsisf+0x7c>
    2390:	88 0f       	add	r24, r24
    2392:	99 1f       	adc	r25, r25
    2394:	aa 1f       	adc	r26, r26
    2396:	bb 1f       	adc	r27, r27
    2398:	2a 95       	dec	r18
    239a:	d2 f7       	brpl	.-12     	; 0x2390 <__floatunsisf+0x74>
    239c:	01 97       	sbiw	r24, 0x01	; 1
    239e:	a1 09       	sbc	r26, r1
    23a0:	b1 09       	sbc	r27, r1
    23a2:	8e 21       	and	r24, r14
    23a4:	9f 21       	and	r25, r15
    23a6:	a0 23       	and	r26, r16
    23a8:	b1 23       	and	r27, r17
    23aa:	00 97       	sbiw	r24, 0x00	; 0
    23ac:	a1 05       	cpc	r26, r1
    23ae:	b1 05       	cpc	r27, r1
    23b0:	21 f0       	breq	.+8      	; 0x23ba <__floatunsisf+0x9e>
    23b2:	41 e0       	ldi	r20, 0x01	; 1
    23b4:	50 e0       	ldi	r21, 0x00	; 0
    23b6:	60 e0       	ldi	r22, 0x00	; 0
    23b8:	70 e0       	ldi	r23, 0x00	; 0
    23ba:	4a 29       	or	r20, r10
    23bc:	5b 29       	or	r21, r11
    23be:	6c 29       	or	r22, r12
    23c0:	7d 29       	or	r23, r13
    23c2:	4d 83       	std	Y+5, r20	; 0x05
    23c4:	5e 83       	std	Y+6, r21	; 0x06
    23c6:	6f 83       	std	Y+7, r22	; 0x07
    23c8:	78 87       	std	Y+8, r23	; 0x08
    23ca:	8e e1       	ldi	r24, 0x1E	; 30
    23cc:	90 e0       	ldi	r25, 0x00	; 0
    23ce:	8e 1b       	sub	r24, r30
    23d0:	9f 0b       	sbc	r25, r31
    23d2:	9c 83       	std	Y+4, r25	; 0x04
    23d4:	8b 83       	std	Y+3, r24	; 0x03
    23d6:	12 c0       	rjmp	.+36     	; 0x23fc <__floatunsisf+0xe0>
    23d8:	30 97       	sbiw	r30, 0x00	; 0
    23da:	81 f0       	breq	.+32     	; 0x23fc <__floatunsisf+0xe0>
    23dc:	0e 2e       	mov	r0, r30
    23de:	04 c0       	rjmp	.+8      	; 0x23e8 <__floatunsisf+0xcc>
    23e0:	ee 0c       	add	r14, r14
    23e2:	ff 1c       	adc	r15, r15
    23e4:	00 1f       	adc	r16, r16
    23e6:	11 1f       	adc	r17, r17
    23e8:	0a 94       	dec	r0
    23ea:	d2 f7       	brpl	.-12     	; 0x23e0 <__floatunsisf+0xc4>
    23ec:	ed 82       	std	Y+5, r14	; 0x05
    23ee:	fe 82       	std	Y+6, r15	; 0x06
    23f0:	0f 83       	std	Y+7, r16	; 0x07
    23f2:	18 87       	std	Y+8, r17	; 0x08
    23f4:	ce 1a       	sub	r12, r30
    23f6:	df 0a       	sbc	r13, r31
    23f8:	dc 82       	std	Y+4, r13	; 0x04
    23fa:	cb 82       	std	Y+3, r12	; 0x03
    23fc:	1a 82       	std	Y+2, r1	; 0x02
    23fe:	ce 01       	movw	r24, r28
    2400:	01 96       	adiw	r24, 0x01	; 1
    2402:	0e 94 56 12 	call	0x24ac	; 0x24ac <__pack_f>
    2406:	28 96       	adiw	r28, 0x08	; 8
    2408:	ea e0       	ldi	r30, 0x0A	; 10
    240a:	0c 94 6a 2b 	jmp	0x56d4	; 0x56d4 <__epilogue_restores__+0x10>

0000240e <__clzsi2>:
    240e:	ef 92       	push	r14
    2410:	ff 92       	push	r15
    2412:	0f 93       	push	r16
    2414:	1f 93       	push	r17
    2416:	7b 01       	movw	r14, r22
    2418:	8c 01       	movw	r16, r24
    241a:	80 e0       	ldi	r24, 0x00	; 0
    241c:	e8 16       	cp	r14, r24
    241e:	80 e0       	ldi	r24, 0x00	; 0
    2420:	f8 06       	cpc	r15, r24
    2422:	81 e0       	ldi	r24, 0x01	; 1
    2424:	08 07       	cpc	r16, r24
    2426:	80 e0       	ldi	r24, 0x00	; 0
    2428:	18 07       	cpc	r17, r24
    242a:	88 f4       	brcc	.+34     	; 0x244e <__clzsi2+0x40>
    242c:	8f ef       	ldi	r24, 0xFF	; 255
    242e:	e8 16       	cp	r14, r24
    2430:	f1 04       	cpc	r15, r1
    2432:	01 05       	cpc	r16, r1
    2434:	11 05       	cpc	r17, r1
    2436:	31 f0       	breq	.+12     	; 0x2444 <__clzsi2+0x36>
    2438:	28 f0       	brcs	.+10     	; 0x2444 <__clzsi2+0x36>
    243a:	88 e0       	ldi	r24, 0x08	; 8
    243c:	90 e0       	ldi	r25, 0x00	; 0
    243e:	a0 e0       	ldi	r26, 0x00	; 0
    2440:	b0 e0       	ldi	r27, 0x00	; 0
    2442:	17 c0       	rjmp	.+46     	; 0x2472 <__clzsi2+0x64>
    2444:	80 e0       	ldi	r24, 0x00	; 0
    2446:	90 e0       	ldi	r25, 0x00	; 0
    2448:	a0 e0       	ldi	r26, 0x00	; 0
    244a:	b0 e0       	ldi	r27, 0x00	; 0
    244c:	12 c0       	rjmp	.+36     	; 0x2472 <__clzsi2+0x64>
    244e:	80 e0       	ldi	r24, 0x00	; 0
    2450:	e8 16       	cp	r14, r24
    2452:	80 e0       	ldi	r24, 0x00	; 0
    2454:	f8 06       	cpc	r15, r24
    2456:	80 e0       	ldi	r24, 0x00	; 0
    2458:	08 07       	cpc	r16, r24
    245a:	81 e0       	ldi	r24, 0x01	; 1
    245c:	18 07       	cpc	r17, r24
    245e:	28 f0       	brcs	.+10     	; 0x246a <__clzsi2+0x5c>
    2460:	88 e1       	ldi	r24, 0x18	; 24
    2462:	90 e0       	ldi	r25, 0x00	; 0
    2464:	a0 e0       	ldi	r26, 0x00	; 0
    2466:	b0 e0       	ldi	r27, 0x00	; 0
    2468:	04 c0       	rjmp	.+8      	; 0x2472 <__clzsi2+0x64>
    246a:	80 e1       	ldi	r24, 0x10	; 16
    246c:	90 e0       	ldi	r25, 0x00	; 0
    246e:	a0 e0       	ldi	r26, 0x00	; 0
    2470:	b0 e0       	ldi	r27, 0x00	; 0
    2472:	20 e2       	ldi	r18, 0x20	; 32
    2474:	30 e0       	ldi	r19, 0x00	; 0
    2476:	40 e0       	ldi	r20, 0x00	; 0
    2478:	50 e0       	ldi	r21, 0x00	; 0
    247a:	28 1b       	sub	r18, r24
    247c:	39 0b       	sbc	r19, r25
    247e:	4a 0b       	sbc	r20, r26
    2480:	5b 0b       	sbc	r21, r27
    2482:	04 c0       	rjmp	.+8      	; 0x248c <__clzsi2+0x7e>
    2484:	16 95       	lsr	r17
    2486:	07 95       	ror	r16
    2488:	f7 94       	ror	r15
    248a:	e7 94       	ror	r14
    248c:	8a 95       	dec	r24
    248e:	d2 f7       	brpl	.-12     	; 0x2484 <__clzsi2+0x76>
    2490:	f7 01       	movw	r30, r14
    2492:	e8 59       	subi	r30, 0x98	; 152
    2494:	ff 4f       	sbci	r31, 0xFF	; 255
    2496:	80 81       	ld	r24, Z
    2498:	28 1b       	sub	r18, r24
    249a:	31 09       	sbc	r19, r1
    249c:	41 09       	sbc	r20, r1
    249e:	51 09       	sbc	r21, r1
    24a0:	c9 01       	movw	r24, r18
    24a2:	1f 91       	pop	r17
    24a4:	0f 91       	pop	r16
    24a6:	ff 90       	pop	r15
    24a8:	ef 90       	pop	r14
    24aa:	08 95       	ret

000024ac <__pack_f>:
    24ac:	df 92       	push	r13
    24ae:	ef 92       	push	r14
    24b0:	ff 92       	push	r15
    24b2:	0f 93       	push	r16
    24b4:	1f 93       	push	r17
    24b6:	fc 01       	movw	r30, r24
    24b8:	e4 80       	ldd	r14, Z+4	; 0x04
    24ba:	f5 80       	ldd	r15, Z+5	; 0x05
    24bc:	06 81       	ldd	r16, Z+6	; 0x06
    24be:	17 81       	ldd	r17, Z+7	; 0x07
    24c0:	d1 80       	ldd	r13, Z+1	; 0x01
    24c2:	80 81       	ld	r24, Z
    24c4:	82 30       	cpi	r24, 0x02	; 2
    24c6:	48 f4       	brcc	.+18     	; 0x24da <__pack_f+0x2e>
    24c8:	80 e0       	ldi	r24, 0x00	; 0
    24ca:	90 e0       	ldi	r25, 0x00	; 0
    24cc:	a0 e1       	ldi	r26, 0x10	; 16
    24ce:	b0 e0       	ldi	r27, 0x00	; 0
    24d0:	e8 2a       	or	r14, r24
    24d2:	f9 2a       	or	r15, r25
    24d4:	0a 2b       	or	r16, r26
    24d6:	1b 2b       	or	r17, r27
    24d8:	a5 c0       	rjmp	.+330    	; 0x2624 <__pack_f+0x178>
    24da:	84 30       	cpi	r24, 0x04	; 4
    24dc:	09 f4       	brne	.+2      	; 0x24e0 <__pack_f+0x34>
    24de:	9f c0       	rjmp	.+318    	; 0x261e <__pack_f+0x172>
    24e0:	82 30       	cpi	r24, 0x02	; 2
    24e2:	21 f4       	brne	.+8      	; 0x24ec <__pack_f+0x40>
    24e4:	ee 24       	eor	r14, r14
    24e6:	ff 24       	eor	r15, r15
    24e8:	87 01       	movw	r16, r14
    24ea:	05 c0       	rjmp	.+10     	; 0x24f6 <__pack_f+0x4a>
    24ec:	e1 14       	cp	r14, r1
    24ee:	f1 04       	cpc	r15, r1
    24f0:	01 05       	cpc	r16, r1
    24f2:	11 05       	cpc	r17, r1
    24f4:	19 f4       	brne	.+6      	; 0x24fc <__pack_f+0x50>
    24f6:	e0 e0       	ldi	r30, 0x00	; 0
    24f8:	f0 e0       	ldi	r31, 0x00	; 0
    24fa:	96 c0       	rjmp	.+300    	; 0x2628 <__pack_f+0x17c>
    24fc:	62 81       	ldd	r22, Z+2	; 0x02
    24fe:	73 81       	ldd	r23, Z+3	; 0x03
    2500:	9f ef       	ldi	r25, 0xFF	; 255
    2502:	62 38       	cpi	r22, 0x82	; 130
    2504:	79 07       	cpc	r23, r25
    2506:	0c f0       	brlt	.+2      	; 0x250a <__pack_f+0x5e>
    2508:	5b c0       	rjmp	.+182    	; 0x25c0 <__pack_f+0x114>
    250a:	22 e8       	ldi	r18, 0x82	; 130
    250c:	3f ef       	ldi	r19, 0xFF	; 255
    250e:	26 1b       	sub	r18, r22
    2510:	37 0b       	sbc	r19, r23
    2512:	2a 31       	cpi	r18, 0x1A	; 26
    2514:	31 05       	cpc	r19, r1
    2516:	2c f0       	brlt	.+10     	; 0x2522 <__pack_f+0x76>
    2518:	20 e0       	ldi	r18, 0x00	; 0
    251a:	30 e0       	ldi	r19, 0x00	; 0
    251c:	40 e0       	ldi	r20, 0x00	; 0
    251e:	50 e0       	ldi	r21, 0x00	; 0
    2520:	2a c0       	rjmp	.+84     	; 0x2576 <__pack_f+0xca>
    2522:	b8 01       	movw	r22, r16
    2524:	a7 01       	movw	r20, r14
    2526:	02 2e       	mov	r0, r18
    2528:	04 c0       	rjmp	.+8      	; 0x2532 <__pack_f+0x86>
    252a:	76 95       	lsr	r23
    252c:	67 95       	ror	r22
    252e:	57 95       	ror	r21
    2530:	47 95       	ror	r20
    2532:	0a 94       	dec	r0
    2534:	d2 f7       	brpl	.-12     	; 0x252a <__pack_f+0x7e>
    2536:	81 e0       	ldi	r24, 0x01	; 1
    2538:	90 e0       	ldi	r25, 0x00	; 0
    253a:	a0 e0       	ldi	r26, 0x00	; 0
    253c:	b0 e0       	ldi	r27, 0x00	; 0
    253e:	04 c0       	rjmp	.+8      	; 0x2548 <__pack_f+0x9c>
    2540:	88 0f       	add	r24, r24
    2542:	99 1f       	adc	r25, r25
    2544:	aa 1f       	adc	r26, r26
    2546:	bb 1f       	adc	r27, r27
    2548:	2a 95       	dec	r18
    254a:	d2 f7       	brpl	.-12     	; 0x2540 <__pack_f+0x94>
    254c:	01 97       	sbiw	r24, 0x01	; 1
    254e:	a1 09       	sbc	r26, r1
    2550:	b1 09       	sbc	r27, r1
    2552:	8e 21       	and	r24, r14
    2554:	9f 21       	and	r25, r15
    2556:	a0 23       	and	r26, r16
    2558:	b1 23       	and	r27, r17
    255a:	00 97       	sbiw	r24, 0x00	; 0
    255c:	a1 05       	cpc	r26, r1
    255e:	b1 05       	cpc	r27, r1
    2560:	21 f0       	breq	.+8      	; 0x256a <__pack_f+0xbe>
    2562:	81 e0       	ldi	r24, 0x01	; 1
    2564:	90 e0       	ldi	r25, 0x00	; 0
    2566:	a0 e0       	ldi	r26, 0x00	; 0
    2568:	b0 e0       	ldi	r27, 0x00	; 0
    256a:	9a 01       	movw	r18, r20
    256c:	ab 01       	movw	r20, r22
    256e:	28 2b       	or	r18, r24
    2570:	39 2b       	or	r19, r25
    2572:	4a 2b       	or	r20, r26
    2574:	5b 2b       	or	r21, r27
    2576:	da 01       	movw	r26, r20
    2578:	c9 01       	movw	r24, r18
    257a:	8f 77       	andi	r24, 0x7F	; 127
    257c:	90 70       	andi	r25, 0x00	; 0
    257e:	a0 70       	andi	r26, 0x00	; 0
    2580:	b0 70       	andi	r27, 0x00	; 0
    2582:	80 34       	cpi	r24, 0x40	; 64
    2584:	91 05       	cpc	r25, r1
    2586:	a1 05       	cpc	r26, r1
    2588:	b1 05       	cpc	r27, r1
    258a:	39 f4       	brne	.+14     	; 0x259a <__pack_f+0xee>
    258c:	27 ff       	sbrs	r18, 7
    258e:	09 c0       	rjmp	.+18     	; 0x25a2 <__pack_f+0xf6>
    2590:	20 5c       	subi	r18, 0xC0	; 192
    2592:	3f 4f       	sbci	r19, 0xFF	; 255
    2594:	4f 4f       	sbci	r20, 0xFF	; 255
    2596:	5f 4f       	sbci	r21, 0xFF	; 255
    2598:	04 c0       	rjmp	.+8      	; 0x25a2 <__pack_f+0xf6>
    259a:	21 5c       	subi	r18, 0xC1	; 193
    259c:	3f 4f       	sbci	r19, 0xFF	; 255
    259e:	4f 4f       	sbci	r20, 0xFF	; 255
    25a0:	5f 4f       	sbci	r21, 0xFF	; 255
    25a2:	e0 e0       	ldi	r30, 0x00	; 0
    25a4:	f0 e0       	ldi	r31, 0x00	; 0
    25a6:	20 30       	cpi	r18, 0x00	; 0
    25a8:	a0 e0       	ldi	r26, 0x00	; 0
    25aa:	3a 07       	cpc	r19, r26
    25ac:	a0 e0       	ldi	r26, 0x00	; 0
    25ae:	4a 07       	cpc	r20, r26
    25b0:	a0 e4       	ldi	r26, 0x40	; 64
    25b2:	5a 07       	cpc	r21, r26
    25b4:	10 f0       	brcs	.+4      	; 0x25ba <__pack_f+0x10e>
    25b6:	e1 e0       	ldi	r30, 0x01	; 1
    25b8:	f0 e0       	ldi	r31, 0x00	; 0
    25ba:	79 01       	movw	r14, r18
    25bc:	8a 01       	movw	r16, r20
    25be:	27 c0       	rjmp	.+78     	; 0x260e <__pack_f+0x162>
    25c0:	60 38       	cpi	r22, 0x80	; 128
    25c2:	71 05       	cpc	r23, r1
    25c4:	64 f5       	brge	.+88     	; 0x261e <__pack_f+0x172>
    25c6:	fb 01       	movw	r30, r22
    25c8:	e1 58       	subi	r30, 0x81	; 129
    25ca:	ff 4f       	sbci	r31, 0xFF	; 255
    25cc:	d8 01       	movw	r26, r16
    25ce:	c7 01       	movw	r24, r14
    25d0:	8f 77       	andi	r24, 0x7F	; 127
    25d2:	90 70       	andi	r25, 0x00	; 0
    25d4:	a0 70       	andi	r26, 0x00	; 0
    25d6:	b0 70       	andi	r27, 0x00	; 0
    25d8:	80 34       	cpi	r24, 0x40	; 64
    25da:	91 05       	cpc	r25, r1
    25dc:	a1 05       	cpc	r26, r1
    25de:	b1 05       	cpc	r27, r1
    25e0:	39 f4       	brne	.+14     	; 0x25f0 <__pack_f+0x144>
    25e2:	e7 fe       	sbrs	r14, 7
    25e4:	0d c0       	rjmp	.+26     	; 0x2600 <__pack_f+0x154>
    25e6:	80 e4       	ldi	r24, 0x40	; 64
    25e8:	90 e0       	ldi	r25, 0x00	; 0
    25ea:	a0 e0       	ldi	r26, 0x00	; 0
    25ec:	b0 e0       	ldi	r27, 0x00	; 0
    25ee:	04 c0       	rjmp	.+8      	; 0x25f8 <__pack_f+0x14c>
    25f0:	8f e3       	ldi	r24, 0x3F	; 63
    25f2:	90 e0       	ldi	r25, 0x00	; 0
    25f4:	a0 e0       	ldi	r26, 0x00	; 0
    25f6:	b0 e0       	ldi	r27, 0x00	; 0
    25f8:	e8 0e       	add	r14, r24
    25fa:	f9 1e       	adc	r15, r25
    25fc:	0a 1f       	adc	r16, r26
    25fe:	1b 1f       	adc	r17, r27
    2600:	17 ff       	sbrs	r17, 7
    2602:	05 c0       	rjmp	.+10     	; 0x260e <__pack_f+0x162>
    2604:	16 95       	lsr	r17
    2606:	07 95       	ror	r16
    2608:	f7 94       	ror	r15
    260a:	e7 94       	ror	r14
    260c:	31 96       	adiw	r30, 0x01	; 1
    260e:	87 e0       	ldi	r24, 0x07	; 7
    2610:	16 95       	lsr	r17
    2612:	07 95       	ror	r16
    2614:	f7 94       	ror	r15
    2616:	e7 94       	ror	r14
    2618:	8a 95       	dec	r24
    261a:	d1 f7       	brne	.-12     	; 0x2610 <__pack_f+0x164>
    261c:	05 c0       	rjmp	.+10     	; 0x2628 <__pack_f+0x17c>
    261e:	ee 24       	eor	r14, r14
    2620:	ff 24       	eor	r15, r15
    2622:	87 01       	movw	r16, r14
    2624:	ef ef       	ldi	r30, 0xFF	; 255
    2626:	f0 e0       	ldi	r31, 0x00	; 0
    2628:	6e 2f       	mov	r22, r30
    262a:	67 95       	ror	r22
    262c:	66 27       	eor	r22, r22
    262e:	67 95       	ror	r22
    2630:	90 2f       	mov	r25, r16
    2632:	9f 77       	andi	r25, 0x7F	; 127
    2634:	d7 94       	ror	r13
    2636:	dd 24       	eor	r13, r13
    2638:	d7 94       	ror	r13
    263a:	8e 2f       	mov	r24, r30
    263c:	86 95       	lsr	r24
    263e:	49 2f       	mov	r20, r25
    2640:	46 2b       	or	r20, r22
    2642:	58 2f       	mov	r21, r24
    2644:	5d 29       	or	r21, r13
    2646:	b7 01       	movw	r22, r14
    2648:	ca 01       	movw	r24, r20
    264a:	1f 91       	pop	r17
    264c:	0f 91       	pop	r16
    264e:	ff 90       	pop	r15
    2650:	ef 90       	pop	r14
    2652:	df 90       	pop	r13
    2654:	08 95       	ret

00002656 <__unpack_f>:
    2656:	fc 01       	movw	r30, r24
    2658:	db 01       	movw	r26, r22
    265a:	40 81       	ld	r20, Z
    265c:	51 81       	ldd	r21, Z+1	; 0x01
    265e:	22 81       	ldd	r18, Z+2	; 0x02
    2660:	62 2f       	mov	r22, r18
    2662:	6f 77       	andi	r22, 0x7F	; 127
    2664:	70 e0       	ldi	r23, 0x00	; 0
    2666:	22 1f       	adc	r18, r18
    2668:	22 27       	eor	r18, r18
    266a:	22 1f       	adc	r18, r18
    266c:	93 81       	ldd	r25, Z+3	; 0x03
    266e:	89 2f       	mov	r24, r25
    2670:	88 0f       	add	r24, r24
    2672:	82 2b       	or	r24, r18
    2674:	28 2f       	mov	r18, r24
    2676:	30 e0       	ldi	r19, 0x00	; 0
    2678:	99 1f       	adc	r25, r25
    267a:	99 27       	eor	r25, r25
    267c:	99 1f       	adc	r25, r25
    267e:	11 96       	adiw	r26, 0x01	; 1
    2680:	9c 93       	st	X, r25
    2682:	11 97       	sbiw	r26, 0x01	; 1
    2684:	21 15       	cp	r18, r1
    2686:	31 05       	cpc	r19, r1
    2688:	a9 f5       	brne	.+106    	; 0x26f4 <__unpack_f+0x9e>
    268a:	41 15       	cp	r20, r1
    268c:	51 05       	cpc	r21, r1
    268e:	61 05       	cpc	r22, r1
    2690:	71 05       	cpc	r23, r1
    2692:	11 f4       	brne	.+4      	; 0x2698 <__unpack_f+0x42>
    2694:	82 e0       	ldi	r24, 0x02	; 2
    2696:	37 c0       	rjmp	.+110    	; 0x2706 <__unpack_f+0xb0>
    2698:	82 e8       	ldi	r24, 0x82	; 130
    269a:	9f ef       	ldi	r25, 0xFF	; 255
    269c:	13 96       	adiw	r26, 0x03	; 3
    269e:	9c 93       	st	X, r25
    26a0:	8e 93       	st	-X, r24
    26a2:	12 97       	sbiw	r26, 0x02	; 2
    26a4:	9a 01       	movw	r18, r20
    26a6:	ab 01       	movw	r20, r22
    26a8:	67 e0       	ldi	r22, 0x07	; 7
    26aa:	22 0f       	add	r18, r18
    26ac:	33 1f       	adc	r19, r19
    26ae:	44 1f       	adc	r20, r20
    26b0:	55 1f       	adc	r21, r21
    26b2:	6a 95       	dec	r22
    26b4:	d1 f7       	brne	.-12     	; 0x26aa <__unpack_f+0x54>
    26b6:	83 e0       	ldi	r24, 0x03	; 3
    26b8:	8c 93       	st	X, r24
    26ba:	0d c0       	rjmp	.+26     	; 0x26d6 <__unpack_f+0x80>
    26bc:	22 0f       	add	r18, r18
    26be:	33 1f       	adc	r19, r19
    26c0:	44 1f       	adc	r20, r20
    26c2:	55 1f       	adc	r21, r21
    26c4:	12 96       	adiw	r26, 0x02	; 2
    26c6:	8d 91       	ld	r24, X+
    26c8:	9c 91       	ld	r25, X
    26ca:	13 97       	sbiw	r26, 0x03	; 3
    26cc:	01 97       	sbiw	r24, 0x01	; 1
    26ce:	13 96       	adiw	r26, 0x03	; 3
    26d0:	9c 93       	st	X, r25
    26d2:	8e 93       	st	-X, r24
    26d4:	12 97       	sbiw	r26, 0x02	; 2
    26d6:	20 30       	cpi	r18, 0x00	; 0
    26d8:	80 e0       	ldi	r24, 0x00	; 0
    26da:	38 07       	cpc	r19, r24
    26dc:	80 e0       	ldi	r24, 0x00	; 0
    26de:	48 07       	cpc	r20, r24
    26e0:	80 e4       	ldi	r24, 0x40	; 64
    26e2:	58 07       	cpc	r21, r24
    26e4:	58 f3       	brcs	.-42     	; 0x26bc <__unpack_f+0x66>
    26e6:	14 96       	adiw	r26, 0x04	; 4
    26e8:	2d 93       	st	X+, r18
    26ea:	3d 93       	st	X+, r19
    26ec:	4d 93       	st	X+, r20
    26ee:	5c 93       	st	X, r21
    26f0:	17 97       	sbiw	r26, 0x07	; 7
    26f2:	08 95       	ret
    26f4:	2f 3f       	cpi	r18, 0xFF	; 255
    26f6:	31 05       	cpc	r19, r1
    26f8:	79 f4       	brne	.+30     	; 0x2718 <__unpack_f+0xc2>
    26fa:	41 15       	cp	r20, r1
    26fc:	51 05       	cpc	r21, r1
    26fe:	61 05       	cpc	r22, r1
    2700:	71 05       	cpc	r23, r1
    2702:	19 f4       	brne	.+6      	; 0x270a <__unpack_f+0xb4>
    2704:	84 e0       	ldi	r24, 0x04	; 4
    2706:	8c 93       	st	X, r24
    2708:	08 95       	ret
    270a:	64 ff       	sbrs	r22, 4
    270c:	03 c0       	rjmp	.+6      	; 0x2714 <__unpack_f+0xbe>
    270e:	81 e0       	ldi	r24, 0x01	; 1
    2710:	8c 93       	st	X, r24
    2712:	12 c0       	rjmp	.+36     	; 0x2738 <__unpack_f+0xe2>
    2714:	1c 92       	st	X, r1
    2716:	10 c0       	rjmp	.+32     	; 0x2738 <__unpack_f+0xe2>
    2718:	2f 57       	subi	r18, 0x7F	; 127
    271a:	30 40       	sbci	r19, 0x00	; 0
    271c:	13 96       	adiw	r26, 0x03	; 3
    271e:	3c 93       	st	X, r19
    2720:	2e 93       	st	-X, r18
    2722:	12 97       	sbiw	r26, 0x02	; 2
    2724:	83 e0       	ldi	r24, 0x03	; 3
    2726:	8c 93       	st	X, r24
    2728:	87 e0       	ldi	r24, 0x07	; 7
    272a:	44 0f       	add	r20, r20
    272c:	55 1f       	adc	r21, r21
    272e:	66 1f       	adc	r22, r22
    2730:	77 1f       	adc	r23, r23
    2732:	8a 95       	dec	r24
    2734:	d1 f7       	brne	.-12     	; 0x272a <__unpack_f+0xd4>
    2736:	70 64       	ori	r23, 0x40	; 64
    2738:	14 96       	adiw	r26, 0x04	; 4
    273a:	4d 93       	st	X+, r20
    273c:	5d 93       	st	X+, r21
    273e:	6d 93       	st	X+, r22
    2740:	7c 93       	st	X, r23
    2742:	17 97       	sbiw	r26, 0x07	; 7
    2744:	08 95       	ret

00002746 <__fpcmp_parts_f>:
    2746:	1f 93       	push	r17
    2748:	dc 01       	movw	r26, r24
    274a:	fb 01       	movw	r30, r22
    274c:	9c 91       	ld	r25, X
    274e:	92 30       	cpi	r25, 0x02	; 2
    2750:	08 f4       	brcc	.+2      	; 0x2754 <__fpcmp_parts_f+0xe>
    2752:	47 c0       	rjmp	.+142    	; 0x27e2 <__fpcmp_parts_f+0x9c>
    2754:	80 81       	ld	r24, Z
    2756:	82 30       	cpi	r24, 0x02	; 2
    2758:	08 f4       	brcc	.+2      	; 0x275c <__fpcmp_parts_f+0x16>
    275a:	43 c0       	rjmp	.+134    	; 0x27e2 <__fpcmp_parts_f+0x9c>
    275c:	94 30       	cpi	r25, 0x04	; 4
    275e:	51 f4       	brne	.+20     	; 0x2774 <__fpcmp_parts_f+0x2e>
    2760:	11 96       	adiw	r26, 0x01	; 1
    2762:	1c 91       	ld	r17, X
    2764:	84 30       	cpi	r24, 0x04	; 4
    2766:	99 f5       	brne	.+102    	; 0x27ce <__fpcmp_parts_f+0x88>
    2768:	81 81       	ldd	r24, Z+1	; 0x01
    276a:	68 2f       	mov	r22, r24
    276c:	70 e0       	ldi	r23, 0x00	; 0
    276e:	61 1b       	sub	r22, r17
    2770:	71 09       	sbc	r23, r1
    2772:	3f c0       	rjmp	.+126    	; 0x27f2 <__fpcmp_parts_f+0xac>
    2774:	84 30       	cpi	r24, 0x04	; 4
    2776:	21 f0       	breq	.+8      	; 0x2780 <__fpcmp_parts_f+0x3a>
    2778:	92 30       	cpi	r25, 0x02	; 2
    277a:	31 f4       	brne	.+12     	; 0x2788 <__fpcmp_parts_f+0x42>
    277c:	82 30       	cpi	r24, 0x02	; 2
    277e:	b9 f1       	breq	.+110    	; 0x27ee <__fpcmp_parts_f+0xa8>
    2780:	81 81       	ldd	r24, Z+1	; 0x01
    2782:	88 23       	and	r24, r24
    2784:	89 f1       	breq	.+98     	; 0x27e8 <__fpcmp_parts_f+0xa2>
    2786:	2d c0       	rjmp	.+90     	; 0x27e2 <__fpcmp_parts_f+0x9c>
    2788:	11 96       	adiw	r26, 0x01	; 1
    278a:	1c 91       	ld	r17, X
    278c:	11 97       	sbiw	r26, 0x01	; 1
    278e:	82 30       	cpi	r24, 0x02	; 2
    2790:	f1 f0       	breq	.+60     	; 0x27ce <__fpcmp_parts_f+0x88>
    2792:	81 81       	ldd	r24, Z+1	; 0x01
    2794:	18 17       	cp	r17, r24
    2796:	d9 f4       	brne	.+54     	; 0x27ce <__fpcmp_parts_f+0x88>
    2798:	12 96       	adiw	r26, 0x02	; 2
    279a:	2d 91       	ld	r18, X+
    279c:	3c 91       	ld	r19, X
    279e:	13 97       	sbiw	r26, 0x03	; 3
    27a0:	82 81       	ldd	r24, Z+2	; 0x02
    27a2:	93 81       	ldd	r25, Z+3	; 0x03
    27a4:	82 17       	cp	r24, r18
    27a6:	93 07       	cpc	r25, r19
    27a8:	94 f0       	brlt	.+36     	; 0x27ce <__fpcmp_parts_f+0x88>
    27aa:	28 17       	cp	r18, r24
    27ac:	39 07       	cpc	r19, r25
    27ae:	bc f0       	brlt	.+46     	; 0x27de <__fpcmp_parts_f+0x98>
    27b0:	14 96       	adiw	r26, 0x04	; 4
    27b2:	8d 91       	ld	r24, X+
    27b4:	9d 91       	ld	r25, X+
    27b6:	0d 90       	ld	r0, X+
    27b8:	bc 91       	ld	r27, X
    27ba:	a0 2d       	mov	r26, r0
    27bc:	24 81       	ldd	r18, Z+4	; 0x04
    27be:	35 81       	ldd	r19, Z+5	; 0x05
    27c0:	46 81       	ldd	r20, Z+6	; 0x06
    27c2:	57 81       	ldd	r21, Z+7	; 0x07
    27c4:	28 17       	cp	r18, r24
    27c6:	39 07       	cpc	r19, r25
    27c8:	4a 07       	cpc	r20, r26
    27ca:	5b 07       	cpc	r21, r27
    27cc:	18 f4       	brcc	.+6      	; 0x27d4 <__fpcmp_parts_f+0x8e>
    27ce:	11 23       	and	r17, r17
    27d0:	41 f0       	breq	.+16     	; 0x27e2 <__fpcmp_parts_f+0x9c>
    27d2:	0a c0       	rjmp	.+20     	; 0x27e8 <__fpcmp_parts_f+0xa2>
    27d4:	82 17       	cp	r24, r18
    27d6:	93 07       	cpc	r25, r19
    27d8:	a4 07       	cpc	r26, r20
    27da:	b5 07       	cpc	r27, r21
    27dc:	40 f4       	brcc	.+16     	; 0x27ee <__fpcmp_parts_f+0xa8>
    27de:	11 23       	and	r17, r17
    27e0:	19 f0       	breq	.+6      	; 0x27e8 <__fpcmp_parts_f+0xa2>
    27e2:	61 e0       	ldi	r22, 0x01	; 1
    27e4:	70 e0       	ldi	r23, 0x00	; 0
    27e6:	05 c0       	rjmp	.+10     	; 0x27f2 <__fpcmp_parts_f+0xac>
    27e8:	6f ef       	ldi	r22, 0xFF	; 255
    27ea:	7f ef       	ldi	r23, 0xFF	; 255
    27ec:	02 c0       	rjmp	.+4      	; 0x27f2 <__fpcmp_parts_f+0xac>
    27ee:	60 e0       	ldi	r22, 0x00	; 0
    27f0:	70 e0       	ldi	r23, 0x00	; 0
    27f2:	cb 01       	movw	r24, r22
    27f4:	1f 91       	pop	r17
    27f6:	08 95       	ret

000027f8 <ADC_Init>:
 */

#include "ADC.h"

EN_ERRORSTATE_t ADC_Init(EN_ADCREF_t vRef, EN_ADCPrescal_t scaler)
{
    27f8:	df 93       	push	r29
    27fa:	cf 93       	push	r28
    27fc:	00 d0       	rcall	.+0      	; 0x27fe <ADC_Init+0x6>
    27fe:	00 d0       	rcall	.+0      	; 0x2800 <ADC_Init+0x8>
    2800:	0f 92       	push	r0
    2802:	cd b7       	in	r28, 0x3d	; 61
    2804:	de b7       	in	r29, 0x3e	; 62
    2806:	8a 83       	std	Y+2, r24	; 0x02
    2808:	6b 83       	std	Y+3, r22	; 0x03
    EN_ERRORSTATE_t state;
    state = E_OK;
    280a:	81 e0       	ldi	r24, 0x01	; 1
    280c:	89 83       	std	Y+1, r24	; 0x01
    switch (vRef)
    280e:	8a 81       	ldd	r24, Y+2	; 0x02
    2810:	28 2f       	mov	r18, r24
    2812:	30 e0       	ldi	r19, 0x00	; 0
    2814:	3d 83       	std	Y+5, r19	; 0x05
    2816:	2c 83       	std	Y+4, r18	; 0x04
    2818:	8c 81       	ldd	r24, Y+4	; 0x04
    281a:	9d 81       	ldd	r25, Y+5	; 0x05
    281c:	81 30       	cpi	r24, 0x01	; 1
    281e:	91 05       	cpc	r25, r1
    2820:	21 f1       	breq	.+72     	; 0x286a <ADC_Init+0x72>
    2822:	2c 81       	ldd	r18, Y+4	; 0x04
    2824:	3d 81       	ldd	r19, Y+5	; 0x05
    2826:	22 30       	cpi	r18, 0x02	; 2
    2828:	31 05       	cpc	r19, r1
    282a:	2c f4       	brge	.+10     	; 0x2836 <ADC_Init+0x3e>
    282c:	8c 81       	ldd	r24, Y+4	; 0x04
    282e:	9d 81       	ldd	r25, Y+5	; 0x05
    2830:	00 97       	sbiw	r24, 0x00	; 0
    2832:	61 f0       	breq	.+24     	; 0x284c <ADC_Init+0x54>
    2834:	47 c0       	rjmp	.+142    	; 0x28c4 <ADC_Init+0xcc>
    2836:	2c 81       	ldd	r18, Y+4	; 0x04
    2838:	3d 81       	ldd	r19, Y+5	; 0x05
    283a:	22 30       	cpi	r18, 0x02	; 2
    283c:	31 05       	cpc	r19, r1
    283e:	21 f1       	breq	.+72     	; 0x2888 <ADC_Init+0x90>
    2840:	8c 81       	ldd	r24, Y+4	; 0x04
    2842:	9d 81       	ldd	r25, Y+5	; 0x05
    2844:	83 30       	cpi	r24, 0x03	; 3
    2846:	91 05       	cpc	r25, r1
    2848:	71 f1       	breq	.+92     	; 0x28a6 <ADC_Init+0xae>
    284a:	3c c0       	rjmp	.+120    	; 0x28c4 <ADC_Init+0xcc>
    {
    case REF_VCC:
        SET_BIT(ADMUX, REFS0);
    284c:	a7 e2       	ldi	r26, 0x27	; 39
    284e:	b0 e0       	ldi	r27, 0x00	; 0
    2850:	e7 e2       	ldi	r30, 0x27	; 39
    2852:	f0 e0       	ldi	r31, 0x00	; 0
    2854:	80 81       	ld	r24, Z
    2856:	80 64       	ori	r24, 0x40	; 64
    2858:	8c 93       	st	X, r24
        CLR_BIT(ADMUX, REFS1);
    285a:	a7 e2       	ldi	r26, 0x27	; 39
    285c:	b0 e0       	ldi	r27, 0x00	; 0
    285e:	e7 e2       	ldi	r30, 0x27	; 39
    2860:	f0 e0       	ldi	r31, 0x00	; 0
    2862:	80 81       	ld	r24, Z
    2864:	8f 77       	andi	r24, 0x7F	; 127
    2866:	8c 93       	st	X, r24
    2868:	2e c0       	rjmp	.+92     	; 0x28c6 <ADC_Init+0xce>
        break;
    case REF_AREF:
        CLR_BIT(ADMUX, REFS0);
    286a:	a7 e2       	ldi	r26, 0x27	; 39
    286c:	b0 e0       	ldi	r27, 0x00	; 0
    286e:	e7 e2       	ldi	r30, 0x27	; 39
    2870:	f0 e0       	ldi	r31, 0x00	; 0
    2872:	80 81       	ld	r24, Z
    2874:	8f 7b       	andi	r24, 0xBF	; 191
    2876:	8c 93       	st	X, r24
        CLR_BIT(ADMUX, REFS1);
    2878:	a7 e2       	ldi	r26, 0x27	; 39
    287a:	b0 e0       	ldi	r27, 0x00	; 0
    287c:	e7 e2       	ldi	r30, 0x27	; 39
    287e:	f0 e0       	ldi	r31, 0x00	; 0
    2880:	80 81       	ld	r24, Z
    2882:	8f 77       	andi	r24, 0x7F	; 127
    2884:	8c 93       	st	X, r24
    2886:	1f c0       	rjmp	.+62     	; 0x28c6 <ADC_Init+0xce>
        break;
    case REF_256V:
        SET_BIT(ADMUX, REFS0);
    2888:	a7 e2       	ldi	r26, 0x27	; 39
    288a:	b0 e0       	ldi	r27, 0x00	; 0
    288c:	e7 e2       	ldi	r30, 0x27	; 39
    288e:	f0 e0       	ldi	r31, 0x00	; 0
    2890:	80 81       	ld	r24, Z
    2892:	80 64       	ori	r24, 0x40	; 64
    2894:	8c 93       	st	X, r24
        SET_BIT(ADMUX, REFS1);
    2896:	a7 e2       	ldi	r26, 0x27	; 39
    2898:	b0 e0       	ldi	r27, 0x00	; 0
    289a:	e7 e2       	ldi	r30, 0x27	; 39
    289c:	f0 e0       	ldi	r31, 0x00	; 0
    289e:	80 81       	ld	r24, Z
    28a0:	80 68       	ori	r24, 0x80	; 128
    28a2:	8c 93       	st	X, r24
    28a4:	10 c0       	rjmp	.+32     	; 0x28c6 <ADC_Init+0xce>
        break;
    case REF_REV:
        CLR_BIT(ADMUX, REFS0);
    28a6:	a7 e2       	ldi	r26, 0x27	; 39
    28a8:	b0 e0       	ldi	r27, 0x00	; 0
    28aa:	e7 e2       	ldi	r30, 0x27	; 39
    28ac:	f0 e0       	ldi	r31, 0x00	; 0
    28ae:	80 81       	ld	r24, Z
    28b0:	8f 7b       	andi	r24, 0xBF	; 191
    28b2:	8c 93       	st	X, r24
        SET_BIT(ADMUX, REFS1);
    28b4:	a7 e2       	ldi	r26, 0x27	; 39
    28b6:	b0 e0       	ldi	r27, 0x00	; 0
    28b8:	e7 e2       	ldi	r30, 0x27	; 39
    28ba:	f0 e0       	ldi	r31, 0x00	; 0
    28bc:	80 81       	ld	r24, Z
    28be:	80 68       	ori	r24, 0x80	; 128
    28c0:	8c 93       	st	X, r24
    28c2:	01 c0       	rjmp	.+2      	; 0x28c6 <ADC_Init+0xce>
        break;
    default:
        state = E_ERROR;
    28c4:	19 82       	std	Y+1, r1	; 0x01
        break;
    }

    /*Select Scaler*/
    ADCSRA &= 0xF8;
    28c6:	a6 e2       	ldi	r26, 0x26	; 38
    28c8:	b0 e0       	ldi	r27, 0x00	; 0
    28ca:	e6 e2       	ldi	r30, 0x26	; 38
    28cc:	f0 e0       	ldi	r31, 0x00	; 0
    28ce:	80 81       	ld	r24, Z
    28d0:	88 7f       	andi	r24, 0xF8	; 248
    28d2:	8c 93       	st	X, r24
    ADCSRA |= scaler;
    28d4:	a6 e2       	ldi	r26, 0x26	; 38
    28d6:	b0 e0       	ldi	r27, 0x00	; 0
    28d8:	e6 e2       	ldi	r30, 0x26	; 38
    28da:	f0 e0       	ldi	r31, 0x00	; 0
    28dc:	90 81       	ld	r25, Z
    28de:	8b 81       	ldd	r24, Y+3	; 0x03
    28e0:	89 2b       	or	r24, r25
    28e2:	8c 93       	st	X, r24

    /*Enable ADC*/
    SET_BIT(ADCSRA, ADEN);
    28e4:	a6 e2       	ldi	r26, 0x26	; 38
    28e6:	b0 e0       	ldi	r27, 0x00	; 0
    28e8:	e6 e2       	ldi	r30, 0x26	; 38
    28ea:	f0 e0       	ldi	r31, 0x00	; 0
    28ec:	80 81       	ld	r24, Z
    28ee:	80 68       	ori	r24, 0x80	; 128
    28f0:	8c 93       	st	X, r24

    return state;
    28f2:	89 81       	ldd	r24, Y+1	; 0x01
}
    28f4:	0f 90       	pop	r0
    28f6:	0f 90       	pop	r0
    28f8:	0f 90       	pop	r0
    28fa:	0f 90       	pop	r0
    28fc:	0f 90       	pop	r0
    28fe:	cf 91       	pop	r28
    2900:	df 91       	pop	r29
    2902:	08 95       	ret

00002904 <ADC_StartConversion>:

u16_t ADC_StartConversion(EN_ADChannelType_t ChType)
{
    2904:	df 93       	push	r29
    2906:	cf 93       	push	r28
    2908:	00 d0       	rcall	.+0      	; 0x290a <ADC_StartConversion+0x6>
    290a:	0f 92       	push	r0
    290c:	cd b7       	in	r28, 0x3d	; 61
    290e:	de b7       	in	r29, 0x3e	; 62
    2910:	8b 83       	std	Y+3, r24	; 0x03
    //Select Channel
    ADMUX &= 0xE0; //11100000
    2912:	a7 e2       	ldi	r26, 0x27	; 39
    2914:	b0 e0       	ldi	r27, 0x00	; 0
    2916:	e7 e2       	ldi	r30, 0x27	; 39
    2918:	f0 e0       	ldi	r31, 0x00	; 0
    291a:	80 81       	ld	r24, Z
    291c:	80 7e       	andi	r24, 0xE0	; 224
    291e:	8c 93       	st	X, r24
    ADMUX |= ChType;
    2920:	a7 e2       	ldi	r26, 0x27	; 39
    2922:	b0 e0       	ldi	r27, 0x00	; 0
    2924:	e7 e2       	ldi	r30, 0x27	; 39
    2926:	f0 e0       	ldi	r31, 0x00	; 0
    2928:	90 81       	ld	r25, Z
    292a:	8b 81       	ldd	r24, Y+3	; 0x03
    292c:	89 2b       	or	r24, r25
    292e:	8c 93       	st	X, r24

    //Start Conversion
    SET_BIT(ADCSRA, ADSC);
    2930:	a6 e2       	ldi	r26, 0x26	; 38
    2932:	b0 e0       	ldi	r27, 0x00	; 0
    2934:	e6 e2       	ldi	r30, 0x26	; 38
    2936:	f0 e0       	ldi	r31, 0x00	; 0
    2938:	80 81       	ld	r24, Z
    293a:	80 64       	ori	r24, 0x40	; 64
    293c:	8c 93       	st	X, r24

    while (GET_BIT(ADCSRA, ADSC)){}
    293e:	e6 e2       	ldi	r30, 0x26	; 38
    2940:	f0 e0       	ldi	r31, 0x00	; 0
    2942:	80 81       	ld	r24, Z
    2944:	82 95       	swap	r24
    2946:	86 95       	lsr	r24
    2948:	86 95       	lsr	r24
    294a:	83 70       	andi	r24, 0x03	; 3
    294c:	88 2f       	mov	r24, r24
    294e:	90 e0       	ldi	r25, 0x00	; 0
    2950:	81 70       	andi	r24, 0x01	; 1
    2952:	90 70       	andi	r25, 0x00	; 0
    2954:	88 23       	and	r24, r24
    2956:	99 f7       	brne	.-26     	; 0x293e <ADC_StartConversion+0x3a>
    u16_t AADC;
    AADC = ADCL | (ADCH << 8);
    2958:	e4 e2       	ldi	r30, 0x24	; 36
    295a:	f0 e0       	ldi	r31, 0x00	; 0
    295c:	80 81       	ld	r24, Z
    295e:	28 2f       	mov	r18, r24
    2960:	30 e0       	ldi	r19, 0x00	; 0
    2962:	e5 e2       	ldi	r30, 0x25	; 37
    2964:	f0 e0       	ldi	r31, 0x00	; 0
    2966:	80 81       	ld	r24, Z
    2968:	88 2f       	mov	r24, r24
    296a:	90 e0       	ldi	r25, 0x00	; 0
    296c:	98 2f       	mov	r25, r24
    296e:	88 27       	eor	r24, r24
    2970:	82 2b       	or	r24, r18
    2972:	93 2b       	or	r25, r19
    2974:	9a 83       	std	Y+2, r25	; 0x02
    2976:	89 83       	std	Y+1, r24	; 0x01
    return AADC;
    2978:	89 81       	ldd	r24, Y+1	; 0x01
    297a:	9a 81       	ldd	r25, Y+2	; 0x02
}
    297c:	0f 90       	pop	r0
    297e:	0f 90       	pop	r0
    2980:	0f 90       	pop	r0
    2982:	cf 91       	pop	r28
    2984:	df 91       	pop	r29
    2986:	08 95       	ret

00002988 <DIO_setPin>:
#include "BitMath.h"
#include "DIO.h"

EN_ERRORSTATE_t DIO_setPin(EN_portType_t portNum, u8_t pinNum, u8_t pinValue)
{
    2988:	df 93       	push	r29
    298a:	cf 93       	push	r28
    298c:	cd b7       	in	r28, 0x3d	; 61
    298e:	de b7       	in	r29, 0x3e	; 62
    2990:	28 97       	sbiw	r28, 0x08	; 8
    2992:	0f b6       	in	r0, 0x3f	; 63
    2994:	f8 94       	cli
    2996:	de bf       	out	0x3e, r29	; 62
    2998:	0f be       	out	0x3f, r0	; 63
    299a:	cd bf       	out	0x3d, r28	; 61
    299c:	8a 83       	std	Y+2, r24	; 0x02
    299e:	6b 83       	std	Y+3, r22	; 0x03
    29a0:	4c 83       	std	Y+4, r20	; 0x04
    EN_ERRORSTATE_t state;
    state = E_OK;
    29a2:	81 e0       	ldi	r24, 0x01	; 1
    29a4:	89 83       	std	Y+1, r24	; 0x01

    if (pinValue == LOW)
    29a6:	8c 81       	ldd	r24, Y+4	; 0x04
    29a8:	88 23       	and	r24, r24
    29aa:	09 f0       	breq	.+2      	; 0x29ae <DIO_setPin+0x26>
    29ac:	76 c0       	rjmp	.+236    	; 0x2a9a <DIO_setPin+0x112>
    {
        switch (portNum)
    29ae:	8a 81       	ldd	r24, Y+2	; 0x02
    29b0:	28 2f       	mov	r18, r24
    29b2:	30 e0       	ldi	r19, 0x00	; 0
    29b4:	38 87       	std	Y+8, r19	; 0x08
    29b6:	2f 83       	std	Y+7, r18	; 0x07
    29b8:	8f 81       	ldd	r24, Y+7	; 0x07
    29ba:	98 85       	ldd	r25, Y+8	; 0x08
    29bc:	81 30       	cpi	r24, 0x01	; 1
    29be:	91 05       	cpc	r25, r1
    29c0:	59 f1       	breq	.+86     	; 0x2a18 <DIO_setPin+0x90>
    29c2:	2f 81       	ldd	r18, Y+7	; 0x07
    29c4:	38 85       	ldd	r19, Y+8	; 0x08
    29c6:	22 30       	cpi	r18, 0x02	; 2
    29c8:	31 05       	cpc	r19, r1
    29ca:	2c f4       	brge	.+10     	; 0x29d6 <DIO_setPin+0x4e>
    29cc:	8f 81       	ldd	r24, Y+7	; 0x07
    29ce:	98 85       	ldd	r25, Y+8	; 0x08
    29d0:	00 97       	sbiw	r24, 0x00	; 0
    29d2:	69 f0       	breq	.+26     	; 0x29ee <DIO_setPin+0x66>
    29d4:	60 c0       	rjmp	.+192    	; 0x2a96 <DIO_setPin+0x10e>
    29d6:	2f 81       	ldd	r18, Y+7	; 0x07
    29d8:	38 85       	ldd	r19, Y+8	; 0x08
    29da:	22 30       	cpi	r18, 0x02	; 2
    29dc:	31 05       	cpc	r19, r1
    29de:	89 f1       	breq	.+98     	; 0x2a42 <DIO_setPin+0xba>
    29e0:	8f 81       	ldd	r24, Y+7	; 0x07
    29e2:	98 85       	ldd	r25, Y+8	; 0x08
    29e4:	83 30       	cpi	r24, 0x03	; 3
    29e6:	91 05       	cpc	r25, r1
    29e8:	09 f4       	brne	.+2      	; 0x29ec <DIO_setPin+0x64>
    29ea:	40 c0       	rjmp	.+128    	; 0x2a6c <DIO_setPin+0xe4>
    29ec:	54 c0       	rjmp	.+168    	; 0x2a96 <DIO_setPin+0x10e>
        {
        case PORT_A:
            CLR_BIT(PORTA, pinNum);
    29ee:	ab e3       	ldi	r26, 0x3B	; 59
    29f0:	b0 e0       	ldi	r27, 0x00	; 0
    29f2:	eb e3       	ldi	r30, 0x3B	; 59
    29f4:	f0 e0       	ldi	r31, 0x00	; 0
    29f6:	80 81       	ld	r24, Z
    29f8:	48 2f       	mov	r20, r24
    29fa:	8b 81       	ldd	r24, Y+3	; 0x03
    29fc:	28 2f       	mov	r18, r24
    29fe:	30 e0       	ldi	r19, 0x00	; 0
    2a00:	81 e0       	ldi	r24, 0x01	; 1
    2a02:	90 e0       	ldi	r25, 0x00	; 0
    2a04:	02 2e       	mov	r0, r18
    2a06:	02 c0       	rjmp	.+4      	; 0x2a0c <DIO_setPin+0x84>
    2a08:	88 0f       	add	r24, r24
    2a0a:	99 1f       	adc	r25, r25
    2a0c:	0a 94       	dec	r0
    2a0e:	e2 f7       	brpl	.-8      	; 0x2a08 <DIO_setPin+0x80>
    2a10:	80 95       	com	r24
    2a12:	84 23       	and	r24, r20
    2a14:	8c 93       	st	X, r24
    2a16:	b5 c0       	rjmp	.+362    	; 0x2b82 <DIO_setPin+0x1fa>
            break;
        case PORT_B:
            CLR_BIT(PORTB, pinNum);
    2a18:	a8 e3       	ldi	r26, 0x38	; 56
    2a1a:	b0 e0       	ldi	r27, 0x00	; 0
    2a1c:	e8 e3       	ldi	r30, 0x38	; 56
    2a1e:	f0 e0       	ldi	r31, 0x00	; 0
    2a20:	80 81       	ld	r24, Z
    2a22:	48 2f       	mov	r20, r24
    2a24:	8b 81       	ldd	r24, Y+3	; 0x03
    2a26:	28 2f       	mov	r18, r24
    2a28:	30 e0       	ldi	r19, 0x00	; 0
    2a2a:	81 e0       	ldi	r24, 0x01	; 1
    2a2c:	90 e0       	ldi	r25, 0x00	; 0
    2a2e:	02 2e       	mov	r0, r18
    2a30:	02 c0       	rjmp	.+4      	; 0x2a36 <DIO_setPin+0xae>
    2a32:	88 0f       	add	r24, r24
    2a34:	99 1f       	adc	r25, r25
    2a36:	0a 94       	dec	r0
    2a38:	e2 f7       	brpl	.-8      	; 0x2a32 <DIO_setPin+0xaa>
    2a3a:	80 95       	com	r24
    2a3c:	84 23       	and	r24, r20
    2a3e:	8c 93       	st	X, r24
    2a40:	a0 c0       	rjmp	.+320    	; 0x2b82 <DIO_setPin+0x1fa>
            break;
        case PORT_C:
            CLR_BIT(PORTC, pinNum);
    2a42:	a5 e3       	ldi	r26, 0x35	; 53
    2a44:	b0 e0       	ldi	r27, 0x00	; 0
    2a46:	e5 e3       	ldi	r30, 0x35	; 53
    2a48:	f0 e0       	ldi	r31, 0x00	; 0
    2a4a:	80 81       	ld	r24, Z
    2a4c:	48 2f       	mov	r20, r24
    2a4e:	8b 81       	ldd	r24, Y+3	; 0x03
    2a50:	28 2f       	mov	r18, r24
    2a52:	30 e0       	ldi	r19, 0x00	; 0
    2a54:	81 e0       	ldi	r24, 0x01	; 1
    2a56:	90 e0       	ldi	r25, 0x00	; 0
    2a58:	02 2e       	mov	r0, r18
    2a5a:	02 c0       	rjmp	.+4      	; 0x2a60 <DIO_setPin+0xd8>
    2a5c:	88 0f       	add	r24, r24
    2a5e:	99 1f       	adc	r25, r25
    2a60:	0a 94       	dec	r0
    2a62:	e2 f7       	brpl	.-8      	; 0x2a5c <DIO_setPin+0xd4>
    2a64:	80 95       	com	r24
    2a66:	84 23       	and	r24, r20
    2a68:	8c 93       	st	X, r24
    2a6a:	8b c0       	rjmp	.+278    	; 0x2b82 <DIO_setPin+0x1fa>
            break;
        case PORT_D:
            CLR_BIT(PORTD, pinNum);
    2a6c:	a2 e3       	ldi	r26, 0x32	; 50
    2a6e:	b0 e0       	ldi	r27, 0x00	; 0
    2a70:	e2 e3       	ldi	r30, 0x32	; 50
    2a72:	f0 e0       	ldi	r31, 0x00	; 0
    2a74:	80 81       	ld	r24, Z
    2a76:	48 2f       	mov	r20, r24
    2a78:	8b 81       	ldd	r24, Y+3	; 0x03
    2a7a:	28 2f       	mov	r18, r24
    2a7c:	30 e0       	ldi	r19, 0x00	; 0
    2a7e:	81 e0       	ldi	r24, 0x01	; 1
    2a80:	90 e0       	ldi	r25, 0x00	; 0
    2a82:	02 2e       	mov	r0, r18
    2a84:	02 c0       	rjmp	.+4      	; 0x2a8a <DIO_setPin+0x102>
    2a86:	88 0f       	add	r24, r24
    2a88:	99 1f       	adc	r25, r25
    2a8a:	0a 94       	dec	r0
    2a8c:	e2 f7       	brpl	.-8      	; 0x2a86 <DIO_setPin+0xfe>
    2a8e:	80 95       	com	r24
    2a90:	84 23       	and	r24, r20
    2a92:	8c 93       	st	X, r24
    2a94:	76 c0       	rjmp	.+236    	; 0x2b82 <DIO_setPin+0x1fa>
            break;
        default:
            state = E_ERROR;
    2a96:	19 82       	std	Y+1, r1	; 0x01
    2a98:	74 c0       	rjmp	.+232    	; 0x2b82 <DIO_setPin+0x1fa>
            break;
        }
    }
    else if (pinValue == HIGH)
    2a9a:	8c 81       	ldd	r24, Y+4	; 0x04
    2a9c:	81 30       	cpi	r24, 0x01	; 1
    2a9e:	09 f0       	breq	.+2      	; 0x2aa2 <DIO_setPin+0x11a>
    2aa0:	70 c0       	rjmp	.+224    	; 0x2b82 <DIO_setPin+0x1fa>
    {
        switch (portNum)
    2aa2:	8a 81       	ldd	r24, Y+2	; 0x02
    2aa4:	28 2f       	mov	r18, r24
    2aa6:	30 e0       	ldi	r19, 0x00	; 0
    2aa8:	3e 83       	std	Y+6, r19	; 0x06
    2aaa:	2d 83       	std	Y+5, r18	; 0x05
    2aac:	8d 81       	ldd	r24, Y+5	; 0x05
    2aae:	9e 81       	ldd	r25, Y+6	; 0x06
    2ab0:	81 30       	cpi	r24, 0x01	; 1
    2ab2:	91 05       	cpc	r25, r1
    2ab4:	49 f1       	breq	.+82     	; 0x2b08 <DIO_setPin+0x180>
    2ab6:	2d 81       	ldd	r18, Y+5	; 0x05
    2ab8:	3e 81       	ldd	r19, Y+6	; 0x06
    2aba:	22 30       	cpi	r18, 0x02	; 2
    2abc:	31 05       	cpc	r19, r1
    2abe:	2c f4       	brge	.+10     	; 0x2aca <DIO_setPin+0x142>
    2ac0:	8d 81       	ldd	r24, Y+5	; 0x05
    2ac2:	9e 81       	ldd	r25, Y+6	; 0x06
    2ac4:	00 97       	sbiw	r24, 0x00	; 0
    2ac6:	61 f0       	breq	.+24     	; 0x2ae0 <DIO_setPin+0x158>
    2ac8:	5b c0       	rjmp	.+182    	; 0x2b80 <DIO_setPin+0x1f8>
    2aca:	2d 81       	ldd	r18, Y+5	; 0x05
    2acc:	3e 81       	ldd	r19, Y+6	; 0x06
    2ace:	22 30       	cpi	r18, 0x02	; 2
    2ad0:	31 05       	cpc	r19, r1
    2ad2:	71 f1       	breq	.+92     	; 0x2b30 <DIO_setPin+0x1a8>
    2ad4:	8d 81       	ldd	r24, Y+5	; 0x05
    2ad6:	9e 81       	ldd	r25, Y+6	; 0x06
    2ad8:	83 30       	cpi	r24, 0x03	; 3
    2ada:	91 05       	cpc	r25, r1
    2adc:	e9 f1       	breq	.+122    	; 0x2b58 <DIO_setPin+0x1d0>
    2ade:	50 c0       	rjmp	.+160    	; 0x2b80 <DIO_setPin+0x1f8>
        {
        case PORT_A:
            SET_BIT(PORTA, pinNum);
    2ae0:	ab e3       	ldi	r26, 0x3B	; 59
    2ae2:	b0 e0       	ldi	r27, 0x00	; 0
    2ae4:	eb e3       	ldi	r30, 0x3B	; 59
    2ae6:	f0 e0       	ldi	r31, 0x00	; 0
    2ae8:	80 81       	ld	r24, Z
    2aea:	48 2f       	mov	r20, r24
    2aec:	8b 81       	ldd	r24, Y+3	; 0x03
    2aee:	28 2f       	mov	r18, r24
    2af0:	30 e0       	ldi	r19, 0x00	; 0
    2af2:	81 e0       	ldi	r24, 0x01	; 1
    2af4:	90 e0       	ldi	r25, 0x00	; 0
    2af6:	02 2e       	mov	r0, r18
    2af8:	02 c0       	rjmp	.+4      	; 0x2afe <DIO_setPin+0x176>
    2afa:	88 0f       	add	r24, r24
    2afc:	99 1f       	adc	r25, r25
    2afe:	0a 94       	dec	r0
    2b00:	e2 f7       	brpl	.-8      	; 0x2afa <DIO_setPin+0x172>
    2b02:	84 2b       	or	r24, r20
    2b04:	8c 93       	st	X, r24
    2b06:	3d c0       	rjmp	.+122    	; 0x2b82 <DIO_setPin+0x1fa>
            break;
        case PORT_B:
            SET_BIT(PORTB, pinNum);
    2b08:	a8 e3       	ldi	r26, 0x38	; 56
    2b0a:	b0 e0       	ldi	r27, 0x00	; 0
    2b0c:	e8 e3       	ldi	r30, 0x38	; 56
    2b0e:	f0 e0       	ldi	r31, 0x00	; 0
    2b10:	80 81       	ld	r24, Z
    2b12:	48 2f       	mov	r20, r24
    2b14:	8b 81       	ldd	r24, Y+3	; 0x03
    2b16:	28 2f       	mov	r18, r24
    2b18:	30 e0       	ldi	r19, 0x00	; 0
    2b1a:	81 e0       	ldi	r24, 0x01	; 1
    2b1c:	90 e0       	ldi	r25, 0x00	; 0
    2b1e:	02 2e       	mov	r0, r18
    2b20:	02 c0       	rjmp	.+4      	; 0x2b26 <DIO_setPin+0x19e>
    2b22:	88 0f       	add	r24, r24
    2b24:	99 1f       	adc	r25, r25
    2b26:	0a 94       	dec	r0
    2b28:	e2 f7       	brpl	.-8      	; 0x2b22 <DIO_setPin+0x19a>
    2b2a:	84 2b       	or	r24, r20
    2b2c:	8c 93       	st	X, r24
    2b2e:	29 c0       	rjmp	.+82     	; 0x2b82 <DIO_setPin+0x1fa>
            break;
        case PORT_C:
            SET_BIT(PORTC, pinNum);
    2b30:	a5 e3       	ldi	r26, 0x35	; 53
    2b32:	b0 e0       	ldi	r27, 0x00	; 0
    2b34:	e5 e3       	ldi	r30, 0x35	; 53
    2b36:	f0 e0       	ldi	r31, 0x00	; 0
    2b38:	80 81       	ld	r24, Z
    2b3a:	48 2f       	mov	r20, r24
    2b3c:	8b 81       	ldd	r24, Y+3	; 0x03
    2b3e:	28 2f       	mov	r18, r24
    2b40:	30 e0       	ldi	r19, 0x00	; 0
    2b42:	81 e0       	ldi	r24, 0x01	; 1
    2b44:	90 e0       	ldi	r25, 0x00	; 0
    2b46:	02 2e       	mov	r0, r18
    2b48:	02 c0       	rjmp	.+4      	; 0x2b4e <DIO_setPin+0x1c6>
    2b4a:	88 0f       	add	r24, r24
    2b4c:	99 1f       	adc	r25, r25
    2b4e:	0a 94       	dec	r0
    2b50:	e2 f7       	brpl	.-8      	; 0x2b4a <DIO_setPin+0x1c2>
    2b52:	84 2b       	or	r24, r20
    2b54:	8c 93       	st	X, r24
    2b56:	15 c0       	rjmp	.+42     	; 0x2b82 <DIO_setPin+0x1fa>
            break;
        case PORT_D:
            SET_BIT(PORTD, pinNum);
    2b58:	a2 e3       	ldi	r26, 0x32	; 50
    2b5a:	b0 e0       	ldi	r27, 0x00	; 0
    2b5c:	e2 e3       	ldi	r30, 0x32	; 50
    2b5e:	f0 e0       	ldi	r31, 0x00	; 0
    2b60:	80 81       	ld	r24, Z
    2b62:	48 2f       	mov	r20, r24
    2b64:	8b 81       	ldd	r24, Y+3	; 0x03
    2b66:	28 2f       	mov	r18, r24
    2b68:	30 e0       	ldi	r19, 0x00	; 0
    2b6a:	81 e0       	ldi	r24, 0x01	; 1
    2b6c:	90 e0       	ldi	r25, 0x00	; 0
    2b6e:	02 2e       	mov	r0, r18
    2b70:	02 c0       	rjmp	.+4      	; 0x2b76 <DIO_setPin+0x1ee>
    2b72:	88 0f       	add	r24, r24
    2b74:	99 1f       	adc	r25, r25
    2b76:	0a 94       	dec	r0
    2b78:	e2 f7       	brpl	.-8      	; 0x2b72 <DIO_setPin+0x1ea>
    2b7a:	84 2b       	or	r24, r20
    2b7c:	8c 93       	st	X, r24
    2b7e:	01 c0       	rjmp	.+2      	; 0x2b82 <DIO_setPin+0x1fa>
            break;
        default:
            state = E_ERROR;
    2b80:	19 82       	std	Y+1, r1	; 0x01
            break;
        }
    }
    return state;
    2b82:	89 81       	ldd	r24, Y+1	; 0x01
}
    2b84:	28 96       	adiw	r28, 0x08	; 8
    2b86:	0f b6       	in	r0, 0x3f	; 63
    2b88:	f8 94       	cli
    2b8a:	de bf       	out	0x3e, r29	; 62
    2b8c:	0f be       	out	0x3f, r0	; 63
    2b8e:	cd bf       	out	0x3d, r28	; 61
    2b90:	cf 91       	pop	r28
    2b92:	df 91       	pop	r29
    2b94:	08 95       	ret

00002b96 <DIO_setPinDirection>:

EN_ERRORSTATE_t DIO_setPinDirection(EN_portType_t portNum, u8_t pinNum, u8_t pinDirection)
{
    2b96:	df 93       	push	r29
    2b98:	cf 93       	push	r28
    2b9a:	cd b7       	in	r28, 0x3d	; 61
    2b9c:	de b7       	in	r29, 0x3e	; 62
    2b9e:	28 97       	sbiw	r28, 0x08	; 8
    2ba0:	0f b6       	in	r0, 0x3f	; 63
    2ba2:	f8 94       	cli
    2ba4:	de bf       	out	0x3e, r29	; 62
    2ba6:	0f be       	out	0x3f, r0	; 63
    2ba8:	cd bf       	out	0x3d, r28	; 61
    2baa:	8a 83       	std	Y+2, r24	; 0x02
    2bac:	6b 83       	std	Y+3, r22	; 0x03
    2bae:	4c 83       	std	Y+4, r20	; 0x04
    EN_ERRORSTATE_t state;
    state = E_OK;
    2bb0:	81 e0       	ldi	r24, 0x01	; 1
    2bb2:	89 83       	std	Y+1, r24	; 0x01

    if (pinDirection == LOW)
    2bb4:	8c 81       	ldd	r24, Y+4	; 0x04
    2bb6:	88 23       	and	r24, r24
    2bb8:	09 f0       	breq	.+2      	; 0x2bbc <DIO_setPinDirection+0x26>
    2bba:	76 c0       	rjmp	.+236    	; 0x2ca8 <DIO_setPinDirection+0x112>
    {
        switch (portNum)
    2bbc:	8a 81       	ldd	r24, Y+2	; 0x02
    2bbe:	28 2f       	mov	r18, r24
    2bc0:	30 e0       	ldi	r19, 0x00	; 0
    2bc2:	38 87       	std	Y+8, r19	; 0x08
    2bc4:	2f 83       	std	Y+7, r18	; 0x07
    2bc6:	8f 81       	ldd	r24, Y+7	; 0x07
    2bc8:	98 85       	ldd	r25, Y+8	; 0x08
    2bca:	81 30       	cpi	r24, 0x01	; 1
    2bcc:	91 05       	cpc	r25, r1
    2bce:	59 f1       	breq	.+86     	; 0x2c26 <DIO_setPinDirection+0x90>
    2bd0:	2f 81       	ldd	r18, Y+7	; 0x07
    2bd2:	38 85       	ldd	r19, Y+8	; 0x08
    2bd4:	22 30       	cpi	r18, 0x02	; 2
    2bd6:	31 05       	cpc	r19, r1
    2bd8:	2c f4       	brge	.+10     	; 0x2be4 <DIO_setPinDirection+0x4e>
    2bda:	8f 81       	ldd	r24, Y+7	; 0x07
    2bdc:	98 85       	ldd	r25, Y+8	; 0x08
    2bde:	00 97       	sbiw	r24, 0x00	; 0
    2be0:	69 f0       	breq	.+26     	; 0x2bfc <DIO_setPinDirection+0x66>
    2be2:	60 c0       	rjmp	.+192    	; 0x2ca4 <DIO_setPinDirection+0x10e>
    2be4:	2f 81       	ldd	r18, Y+7	; 0x07
    2be6:	38 85       	ldd	r19, Y+8	; 0x08
    2be8:	22 30       	cpi	r18, 0x02	; 2
    2bea:	31 05       	cpc	r19, r1
    2bec:	89 f1       	breq	.+98     	; 0x2c50 <DIO_setPinDirection+0xba>
    2bee:	8f 81       	ldd	r24, Y+7	; 0x07
    2bf0:	98 85       	ldd	r25, Y+8	; 0x08
    2bf2:	83 30       	cpi	r24, 0x03	; 3
    2bf4:	91 05       	cpc	r25, r1
    2bf6:	09 f4       	brne	.+2      	; 0x2bfa <DIO_setPinDirection+0x64>
    2bf8:	40 c0       	rjmp	.+128    	; 0x2c7a <DIO_setPinDirection+0xe4>
    2bfa:	54 c0       	rjmp	.+168    	; 0x2ca4 <DIO_setPinDirection+0x10e>
        {
        case PORT_A:
            CLR_BIT(DDRA, pinNum);
    2bfc:	aa e3       	ldi	r26, 0x3A	; 58
    2bfe:	b0 e0       	ldi	r27, 0x00	; 0
    2c00:	ea e3       	ldi	r30, 0x3A	; 58
    2c02:	f0 e0       	ldi	r31, 0x00	; 0
    2c04:	80 81       	ld	r24, Z
    2c06:	48 2f       	mov	r20, r24
    2c08:	8b 81       	ldd	r24, Y+3	; 0x03
    2c0a:	28 2f       	mov	r18, r24
    2c0c:	30 e0       	ldi	r19, 0x00	; 0
    2c0e:	81 e0       	ldi	r24, 0x01	; 1
    2c10:	90 e0       	ldi	r25, 0x00	; 0
    2c12:	02 2e       	mov	r0, r18
    2c14:	02 c0       	rjmp	.+4      	; 0x2c1a <DIO_setPinDirection+0x84>
    2c16:	88 0f       	add	r24, r24
    2c18:	99 1f       	adc	r25, r25
    2c1a:	0a 94       	dec	r0
    2c1c:	e2 f7       	brpl	.-8      	; 0x2c16 <DIO_setPinDirection+0x80>
    2c1e:	80 95       	com	r24
    2c20:	84 23       	and	r24, r20
    2c22:	8c 93       	st	X, r24
    2c24:	b5 c0       	rjmp	.+362    	; 0x2d90 <DIO_setPinDirection+0x1fa>
            break;
        case PORT_B:
            CLR_BIT(DDRB, pinNum);
    2c26:	a7 e3       	ldi	r26, 0x37	; 55
    2c28:	b0 e0       	ldi	r27, 0x00	; 0
    2c2a:	e7 e3       	ldi	r30, 0x37	; 55
    2c2c:	f0 e0       	ldi	r31, 0x00	; 0
    2c2e:	80 81       	ld	r24, Z
    2c30:	48 2f       	mov	r20, r24
    2c32:	8b 81       	ldd	r24, Y+3	; 0x03
    2c34:	28 2f       	mov	r18, r24
    2c36:	30 e0       	ldi	r19, 0x00	; 0
    2c38:	81 e0       	ldi	r24, 0x01	; 1
    2c3a:	90 e0       	ldi	r25, 0x00	; 0
    2c3c:	02 2e       	mov	r0, r18
    2c3e:	02 c0       	rjmp	.+4      	; 0x2c44 <DIO_setPinDirection+0xae>
    2c40:	88 0f       	add	r24, r24
    2c42:	99 1f       	adc	r25, r25
    2c44:	0a 94       	dec	r0
    2c46:	e2 f7       	brpl	.-8      	; 0x2c40 <DIO_setPinDirection+0xaa>
    2c48:	80 95       	com	r24
    2c4a:	84 23       	and	r24, r20
    2c4c:	8c 93       	st	X, r24
    2c4e:	a0 c0       	rjmp	.+320    	; 0x2d90 <DIO_setPinDirection+0x1fa>
            break;
        case PORT_C:
            CLR_BIT(DDRC, pinNum);
    2c50:	a4 e3       	ldi	r26, 0x34	; 52
    2c52:	b0 e0       	ldi	r27, 0x00	; 0
    2c54:	e4 e3       	ldi	r30, 0x34	; 52
    2c56:	f0 e0       	ldi	r31, 0x00	; 0
    2c58:	80 81       	ld	r24, Z
    2c5a:	48 2f       	mov	r20, r24
    2c5c:	8b 81       	ldd	r24, Y+3	; 0x03
    2c5e:	28 2f       	mov	r18, r24
    2c60:	30 e0       	ldi	r19, 0x00	; 0
    2c62:	81 e0       	ldi	r24, 0x01	; 1
    2c64:	90 e0       	ldi	r25, 0x00	; 0
    2c66:	02 2e       	mov	r0, r18
    2c68:	02 c0       	rjmp	.+4      	; 0x2c6e <DIO_setPinDirection+0xd8>
    2c6a:	88 0f       	add	r24, r24
    2c6c:	99 1f       	adc	r25, r25
    2c6e:	0a 94       	dec	r0
    2c70:	e2 f7       	brpl	.-8      	; 0x2c6a <DIO_setPinDirection+0xd4>
    2c72:	80 95       	com	r24
    2c74:	84 23       	and	r24, r20
    2c76:	8c 93       	st	X, r24
    2c78:	8b c0       	rjmp	.+278    	; 0x2d90 <DIO_setPinDirection+0x1fa>
            break;
        case PORT_D:
            CLR_BIT(DDRD, pinNum);
    2c7a:	a1 e3       	ldi	r26, 0x31	; 49
    2c7c:	b0 e0       	ldi	r27, 0x00	; 0
    2c7e:	e1 e3       	ldi	r30, 0x31	; 49
    2c80:	f0 e0       	ldi	r31, 0x00	; 0
    2c82:	80 81       	ld	r24, Z
    2c84:	48 2f       	mov	r20, r24
    2c86:	8b 81       	ldd	r24, Y+3	; 0x03
    2c88:	28 2f       	mov	r18, r24
    2c8a:	30 e0       	ldi	r19, 0x00	; 0
    2c8c:	81 e0       	ldi	r24, 0x01	; 1
    2c8e:	90 e0       	ldi	r25, 0x00	; 0
    2c90:	02 2e       	mov	r0, r18
    2c92:	02 c0       	rjmp	.+4      	; 0x2c98 <DIO_setPinDirection+0x102>
    2c94:	88 0f       	add	r24, r24
    2c96:	99 1f       	adc	r25, r25
    2c98:	0a 94       	dec	r0
    2c9a:	e2 f7       	brpl	.-8      	; 0x2c94 <DIO_setPinDirection+0xfe>
    2c9c:	80 95       	com	r24
    2c9e:	84 23       	and	r24, r20
    2ca0:	8c 93       	st	X, r24
    2ca2:	76 c0       	rjmp	.+236    	; 0x2d90 <DIO_setPinDirection+0x1fa>
            break;
        default:
            state = E_ERROR;
    2ca4:	19 82       	std	Y+1, r1	; 0x01
    2ca6:	74 c0       	rjmp	.+232    	; 0x2d90 <DIO_setPinDirection+0x1fa>
            break;
        }
    }
    else if (pinDirection == HIGH)
    2ca8:	8c 81       	ldd	r24, Y+4	; 0x04
    2caa:	81 30       	cpi	r24, 0x01	; 1
    2cac:	09 f0       	breq	.+2      	; 0x2cb0 <DIO_setPinDirection+0x11a>
    2cae:	70 c0       	rjmp	.+224    	; 0x2d90 <DIO_setPinDirection+0x1fa>
    {
        switch (portNum)
    2cb0:	8a 81       	ldd	r24, Y+2	; 0x02
    2cb2:	28 2f       	mov	r18, r24
    2cb4:	30 e0       	ldi	r19, 0x00	; 0
    2cb6:	3e 83       	std	Y+6, r19	; 0x06
    2cb8:	2d 83       	std	Y+5, r18	; 0x05
    2cba:	8d 81       	ldd	r24, Y+5	; 0x05
    2cbc:	9e 81       	ldd	r25, Y+6	; 0x06
    2cbe:	81 30       	cpi	r24, 0x01	; 1
    2cc0:	91 05       	cpc	r25, r1
    2cc2:	49 f1       	breq	.+82     	; 0x2d16 <DIO_setPinDirection+0x180>
    2cc4:	2d 81       	ldd	r18, Y+5	; 0x05
    2cc6:	3e 81       	ldd	r19, Y+6	; 0x06
    2cc8:	22 30       	cpi	r18, 0x02	; 2
    2cca:	31 05       	cpc	r19, r1
    2ccc:	2c f4       	brge	.+10     	; 0x2cd8 <DIO_setPinDirection+0x142>
    2cce:	8d 81       	ldd	r24, Y+5	; 0x05
    2cd0:	9e 81       	ldd	r25, Y+6	; 0x06
    2cd2:	00 97       	sbiw	r24, 0x00	; 0
    2cd4:	61 f0       	breq	.+24     	; 0x2cee <DIO_setPinDirection+0x158>
    2cd6:	5b c0       	rjmp	.+182    	; 0x2d8e <DIO_setPinDirection+0x1f8>
    2cd8:	2d 81       	ldd	r18, Y+5	; 0x05
    2cda:	3e 81       	ldd	r19, Y+6	; 0x06
    2cdc:	22 30       	cpi	r18, 0x02	; 2
    2cde:	31 05       	cpc	r19, r1
    2ce0:	71 f1       	breq	.+92     	; 0x2d3e <DIO_setPinDirection+0x1a8>
    2ce2:	8d 81       	ldd	r24, Y+5	; 0x05
    2ce4:	9e 81       	ldd	r25, Y+6	; 0x06
    2ce6:	83 30       	cpi	r24, 0x03	; 3
    2ce8:	91 05       	cpc	r25, r1
    2cea:	e9 f1       	breq	.+122    	; 0x2d66 <DIO_setPinDirection+0x1d0>
    2cec:	50 c0       	rjmp	.+160    	; 0x2d8e <DIO_setPinDirection+0x1f8>
        {
        case PORT_A:
            SET_BIT(DDRA, pinNum);
    2cee:	aa e3       	ldi	r26, 0x3A	; 58
    2cf0:	b0 e0       	ldi	r27, 0x00	; 0
    2cf2:	ea e3       	ldi	r30, 0x3A	; 58
    2cf4:	f0 e0       	ldi	r31, 0x00	; 0
    2cf6:	80 81       	ld	r24, Z
    2cf8:	48 2f       	mov	r20, r24
    2cfa:	8b 81       	ldd	r24, Y+3	; 0x03
    2cfc:	28 2f       	mov	r18, r24
    2cfe:	30 e0       	ldi	r19, 0x00	; 0
    2d00:	81 e0       	ldi	r24, 0x01	; 1
    2d02:	90 e0       	ldi	r25, 0x00	; 0
    2d04:	02 2e       	mov	r0, r18
    2d06:	02 c0       	rjmp	.+4      	; 0x2d0c <DIO_setPinDirection+0x176>
    2d08:	88 0f       	add	r24, r24
    2d0a:	99 1f       	adc	r25, r25
    2d0c:	0a 94       	dec	r0
    2d0e:	e2 f7       	brpl	.-8      	; 0x2d08 <DIO_setPinDirection+0x172>
    2d10:	84 2b       	or	r24, r20
    2d12:	8c 93       	st	X, r24
    2d14:	3d c0       	rjmp	.+122    	; 0x2d90 <DIO_setPinDirection+0x1fa>
            break;
        case PORT_B:
            SET_BIT(DDRB, pinNum);
    2d16:	a7 e3       	ldi	r26, 0x37	; 55
    2d18:	b0 e0       	ldi	r27, 0x00	; 0
    2d1a:	e7 e3       	ldi	r30, 0x37	; 55
    2d1c:	f0 e0       	ldi	r31, 0x00	; 0
    2d1e:	80 81       	ld	r24, Z
    2d20:	48 2f       	mov	r20, r24
    2d22:	8b 81       	ldd	r24, Y+3	; 0x03
    2d24:	28 2f       	mov	r18, r24
    2d26:	30 e0       	ldi	r19, 0x00	; 0
    2d28:	81 e0       	ldi	r24, 0x01	; 1
    2d2a:	90 e0       	ldi	r25, 0x00	; 0
    2d2c:	02 2e       	mov	r0, r18
    2d2e:	02 c0       	rjmp	.+4      	; 0x2d34 <DIO_setPinDirection+0x19e>
    2d30:	88 0f       	add	r24, r24
    2d32:	99 1f       	adc	r25, r25
    2d34:	0a 94       	dec	r0
    2d36:	e2 f7       	brpl	.-8      	; 0x2d30 <DIO_setPinDirection+0x19a>
    2d38:	84 2b       	or	r24, r20
    2d3a:	8c 93       	st	X, r24
    2d3c:	29 c0       	rjmp	.+82     	; 0x2d90 <DIO_setPinDirection+0x1fa>
            break;
        case PORT_C:
            SET_BIT(DDRC, pinNum);
    2d3e:	a4 e3       	ldi	r26, 0x34	; 52
    2d40:	b0 e0       	ldi	r27, 0x00	; 0
    2d42:	e4 e3       	ldi	r30, 0x34	; 52
    2d44:	f0 e0       	ldi	r31, 0x00	; 0
    2d46:	80 81       	ld	r24, Z
    2d48:	48 2f       	mov	r20, r24
    2d4a:	8b 81       	ldd	r24, Y+3	; 0x03
    2d4c:	28 2f       	mov	r18, r24
    2d4e:	30 e0       	ldi	r19, 0x00	; 0
    2d50:	81 e0       	ldi	r24, 0x01	; 1
    2d52:	90 e0       	ldi	r25, 0x00	; 0
    2d54:	02 2e       	mov	r0, r18
    2d56:	02 c0       	rjmp	.+4      	; 0x2d5c <DIO_setPinDirection+0x1c6>
    2d58:	88 0f       	add	r24, r24
    2d5a:	99 1f       	adc	r25, r25
    2d5c:	0a 94       	dec	r0
    2d5e:	e2 f7       	brpl	.-8      	; 0x2d58 <DIO_setPinDirection+0x1c2>
    2d60:	84 2b       	or	r24, r20
    2d62:	8c 93       	st	X, r24
    2d64:	15 c0       	rjmp	.+42     	; 0x2d90 <DIO_setPinDirection+0x1fa>
            break;
        case PORT_D:
            SET_BIT(DDRD, pinNum);
    2d66:	a1 e3       	ldi	r26, 0x31	; 49
    2d68:	b0 e0       	ldi	r27, 0x00	; 0
    2d6a:	e1 e3       	ldi	r30, 0x31	; 49
    2d6c:	f0 e0       	ldi	r31, 0x00	; 0
    2d6e:	80 81       	ld	r24, Z
    2d70:	48 2f       	mov	r20, r24
    2d72:	8b 81       	ldd	r24, Y+3	; 0x03
    2d74:	28 2f       	mov	r18, r24
    2d76:	30 e0       	ldi	r19, 0x00	; 0
    2d78:	81 e0       	ldi	r24, 0x01	; 1
    2d7a:	90 e0       	ldi	r25, 0x00	; 0
    2d7c:	02 2e       	mov	r0, r18
    2d7e:	02 c0       	rjmp	.+4      	; 0x2d84 <DIO_setPinDirection+0x1ee>
    2d80:	88 0f       	add	r24, r24
    2d82:	99 1f       	adc	r25, r25
    2d84:	0a 94       	dec	r0
    2d86:	e2 f7       	brpl	.-8      	; 0x2d80 <DIO_setPinDirection+0x1ea>
    2d88:	84 2b       	or	r24, r20
    2d8a:	8c 93       	st	X, r24
    2d8c:	01 c0       	rjmp	.+2      	; 0x2d90 <DIO_setPinDirection+0x1fa>
            break;
        default:
            state = E_ERROR;
    2d8e:	19 82       	std	Y+1, r1	; 0x01
            break;
        }
    }
    return state;
    2d90:	89 81       	ldd	r24, Y+1	; 0x01
}
    2d92:	28 96       	adiw	r28, 0x08	; 8
    2d94:	0f b6       	in	r0, 0x3f	; 63
    2d96:	f8 94       	cli
    2d98:	de bf       	out	0x3e, r29	; 62
    2d9a:	0f be       	out	0x3f, r0	; 63
    2d9c:	cd bf       	out	0x3d, r28	; 61
    2d9e:	cf 91       	pop	r28
    2da0:	df 91       	pop	r29
    2da2:	08 95       	ret

00002da4 <DIO_getPin>:

EN_ERRORSTATE_t DIO_getPin(EN_portType_t portNum, u8_t pinNum)
{
    2da4:	df 93       	push	r29
    2da6:	cf 93       	push	r28
    2da8:	00 d0       	rcall	.+0      	; 0x2daa <DIO_getPin+0x6>
    2daa:	00 d0       	rcall	.+0      	; 0x2dac <DIO_getPin+0x8>
    2dac:	0f 92       	push	r0
    2dae:	cd b7       	in	r28, 0x3d	; 61
    2db0:	de b7       	in	r29, 0x3e	; 62
    2db2:	8a 83       	std	Y+2, r24	; 0x02
    2db4:	6b 83       	std	Y+3, r22	; 0x03
    u8_t pinVal;
    switch (portNum)
    2db6:	8a 81       	ldd	r24, Y+2	; 0x02
    2db8:	28 2f       	mov	r18, r24
    2dba:	30 e0       	ldi	r19, 0x00	; 0
    2dbc:	3d 83       	std	Y+5, r19	; 0x05
    2dbe:	2c 83       	std	Y+4, r18	; 0x04
    2dc0:	4c 81       	ldd	r20, Y+4	; 0x04
    2dc2:	5d 81       	ldd	r21, Y+5	; 0x05
    2dc4:	41 30       	cpi	r20, 0x01	; 1
    2dc6:	51 05       	cpc	r21, r1
    2dc8:	41 f1       	breq	.+80     	; 0x2e1a <DIO_getPin+0x76>
    2dca:	8c 81       	ldd	r24, Y+4	; 0x04
    2dcc:	9d 81       	ldd	r25, Y+5	; 0x05
    2dce:	82 30       	cpi	r24, 0x02	; 2
    2dd0:	91 05       	cpc	r25, r1
    2dd2:	34 f4       	brge	.+12     	; 0x2de0 <DIO_getPin+0x3c>
    2dd4:	2c 81       	ldd	r18, Y+4	; 0x04
    2dd6:	3d 81       	ldd	r19, Y+5	; 0x05
    2dd8:	21 15       	cp	r18, r1
    2dda:	31 05       	cpc	r19, r1
    2ddc:	61 f0       	breq	.+24     	; 0x2df6 <DIO_getPin+0x52>
    2dde:	52 c0       	rjmp	.+164    	; 0x2e84 <DIO_getPin+0xe0>
    2de0:	4c 81       	ldd	r20, Y+4	; 0x04
    2de2:	5d 81       	ldd	r21, Y+5	; 0x05
    2de4:	42 30       	cpi	r20, 0x02	; 2
    2de6:	51 05       	cpc	r21, r1
    2de8:	51 f1       	breq	.+84     	; 0x2e3e <DIO_getPin+0x9a>
    2dea:	8c 81       	ldd	r24, Y+4	; 0x04
    2dec:	9d 81       	ldd	r25, Y+5	; 0x05
    2dee:	83 30       	cpi	r24, 0x03	; 3
    2df0:	91 05       	cpc	r25, r1
    2df2:	b9 f1       	breq	.+110    	; 0x2e62 <DIO_getPin+0xbe>
    2df4:	47 c0       	rjmp	.+142    	; 0x2e84 <DIO_getPin+0xe0>
    {
    case PORT_A:
        pinVal = GET_BIT(PINA, pinNum);
    2df6:	e9 e3       	ldi	r30, 0x39	; 57
    2df8:	f0 e0       	ldi	r31, 0x00	; 0
    2dfa:	80 81       	ld	r24, Z
    2dfc:	28 2f       	mov	r18, r24
    2dfe:	30 e0       	ldi	r19, 0x00	; 0
    2e00:	8b 81       	ldd	r24, Y+3	; 0x03
    2e02:	88 2f       	mov	r24, r24
    2e04:	90 e0       	ldi	r25, 0x00	; 0
    2e06:	a9 01       	movw	r20, r18
    2e08:	02 c0       	rjmp	.+4      	; 0x2e0e <DIO_getPin+0x6a>
    2e0a:	55 95       	asr	r21
    2e0c:	47 95       	ror	r20
    2e0e:	8a 95       	dec	r24
    2e10:	e2 f7       	brpl	.-8      	; 0x2e0a <DIO_getPin+0x66>
    2e12:	ca 01       	movw	r24, r20
    2e14:	81 70       	andi	r24, 0x01	; 1
    2e16:	89 83       	std	Y+1, r24	; 0x01
    2e18:	35 c0       	rjmp	.+106    	; 0x2e84 <DIO_getPin+0xe0>
        break;
    case PORT_B:
        pinVal = GET_BIT(PINB, pinNum);
    2e1a:	e6 e3       	ldi	r30, 0x36	; 54
    2e1c:	f0 e0       	ldi	r31, 0x00	; 0
    2e1e:	80 81       	ld	r24, Z
    2e20:	28 2f       	mov	r18, r24
    2e22:	30 e0       	ldi	r19, 0x00	; 0
    2e24:	8b 81       	ldd	r24, Y+3	; 0x03
    2e26:	88 2f       	mov	r24, r24
    2e28:	90 e0       	ldi	r25, 0x00	; 0
    2e2a:	a9 01       	movw	r20, r18
    2e2c:	02 c0       	rjmp	.+4      	; 0x2e32 <DIO_getPin+0x8e>
    2e2e:	55 95       	asr	r21
    2e30:	47 95       	ror	r20
    2e32:	8a 95       	dec	r24
    2e34:	e2 f7       	brpl	.-8      	; 0x2e2e <DIO_getPin+0x8a>
    2e36:	ca 01       	movw	r24, r20
    2e38:	81 70       	andi	r24, 0x01	; 1
    2e3a:	89 83       	std	Y+1, r24	; 0x01
    2e3c:	23 c0       	rjmp	.+70     	; 0x2e84 <DIO_getPin+0xe0>
        break;
    case PORT_C:
        pinVal = GET_BIT(PINC, pinNum);
    2e3e:	e3 e3       	ldi	r30, 0x33	; 51
    2e40:	f0 e0       	ldi	r31, 0x00	; 0
    2e42:	80 81       	ld	r24, Z
    2e44:	28 2f       	mov	r18, r24
    2e46:	30 e0       	ldi	r19, 0x00	; 0
    2e48:	8b 81       	ldd	r24, Y+3	; 0x03
    2e4a:	88 2f       	mov	r24, r24
    2e4c:	90 e0       	ldi	r25, 0x00	; 0
    2e4e:	a9 01       	movw	r20, r18
    2e50:	02 c0       	rjmp	.+4      	; 0x2e56 <DIO_getPin+0xb2>
    2e52:	55 95       	asr	r21
    2e54:	47 95       	ror	r20
    2e56:	8a 95       	dec	r24
    2e58:	e2 f7       	brpl	.-8      	; 0x2e52 <DIO_getPin+0xae>
    2e5a:	ca 01       	movw	r24, r20
    2e5c:	81 70       	andi	r24, 0x01	; 1
    2e5e:	89 83       	std	Y+1, r24	; 0x01
    2e60:	11 c0       	rjmp	.+34     	; 0x2e84 <DIO_getPin+0xe0>
        break;
    case PORT_D:
        pinVal = GET_BIT(PIND, pinNum);
    2e62:	e0 e3       	ldi	r30, 0x30	; 48
    2e64:	f0 e0       	ldi	r31, 0x00	; 0
    2e66:	80 81       	ld	r24, Z
    2e68:	28 2f       	mov	r18, r24
    2e6a:	30 e0       	ldi	r19, 0x00	; 0
    2e6c:	8b 81       	ldd	r24, Y+3	; 0x03
    2e6e:	88 2f       	mov	r24, r24
    2e70:	90 e0       	ldi	r25, 0x00	; 0
    2e72:	a9 01       	movw	r20, r18
    2e74:	02 c0       	rjmp	.+4      	; 0x2e7a <DIO_getPin+0xd6>
    2e76:	55 95       	asr	r21
    2e78:	47 95       	ror	r20
    2e7a:	8a 95       	dec	r24
    2e7c:	e2 f7       	brpl	.-8      	; 0x2e76 <DIO_getPin+0xd2>
    2e7e:	ca 01       	movw	r24, r20
    2e80:	81 70       	andi	r24, 0x01	; 1
    2e82:	89 83       	std	Y+1, r24	; 0x01
        break;
    }
    return pinVal;
    2e84:	89 81       	ldd	r24, Y+1	; 0x01
}
    2e86:	0f 90       	pop	r0
    2e88:	0f 90       	pop	r0
    2e8a:	0f 90       	pop	r0
    2e8c:	0f 90       	pop	r0
    2e8e:	0f 90       	pop	r0
    2e90:	cf 91       	pop	r28
    2e92:	df 91       	pop	r29
    2e94:	08 95       	ret

00002e96 <DIO_toglePin>:

EN_ERRORSTATE_t DIO_toglePin(EN_portType_t portNum, u8_t pinNum)
{
    2e96:	df 93       	push	r29
    2e98:	cf 93       	push	r28
    2e9a:	00 d0       	rcall	.+0      	; 0x2e9c <DIO_toglePin+0x6>
    2e9c:	00 d0       	rcall	.+0      	; 0x2e9e <DIO_toglePin+0x8>
    2e9e:	0f 92       	push	r0
    2ea0:	cd b7       	in	r28, 0x3d	; 61
    2ea2:	de b7       	in	r29, 0x3e	; 62
    2ea4:	8a 83       	std	Y+2, r24	; 0x02
    2ea6:	6b 83       	std	Y+3, r22	; 0x03
    EN_ERRORSTATE_t state;
    state = E_OK;
    2ea8:	81 e0       	ldi	r24, 0x01	; 1
    2eaa:	89 83       	std	Y+1, r24	; 0x01

    switch (portNum)
    2eac:	8a 81       	ldd	r24, Y+2	; 0x02
    2eae:	28 2f       	mov	r18, r24
    2eb0:	30 e0       	ldi	r19, 0x00	; 0
    2eb2:	3d 83       	std	Y+5, r19	; 0x05
    2eb4:	2c 83       	std	Y+4, r18	; 0x04
    2eb6:	8c 81       	ldd	r24, Y+4	; 0x04
    2eb8:	9d 81       	ldd	r25, Y+5	; 0x05
    2eba:	81 30       	cpi	r24, 0x01	; 1
    2ebc:	91 05       	cpc	r25, r1
    2ebe:	49 f1       	breq	.+82     	; 0x2f12 <DIO_toglePin+0x7c>
    2ec0:	2c 81       	ldd	r18, Y+4	; 0x04
    2ec2:	3d 81       	ldd	r19, Y+5	; 0x05
    2ec4:	22 30       	cpi	r18, 0x02	; 2
    2ec6:	31 05       	cpc	r19, r1
    2ec8:	2c f4       	brge	.+10     	; 0x2ed4 <DIO_toglePin+0x3e>
    2eca:	8c 81       	ldd	r24, Y+4	; 0x04
    2ecc:	9d 81       	ldd	r25, Y+5	; 0x05
    2ece:	00 97       	sbiw	r24, 0x00	; 0
    2ed0:	61 f0       	breq	.+24     	; 0x2eea <DIO_toglePin+0x54>
    2ed2:	5b c0       	rjmp	.+182    	; 0x2f8a <DIO_toglePin+0xf4>
    2ed4:	2c 81       	ldd	r18, Y+4	; 0x04
    2ed6:	3d 81       	ldd	r19, Y+5	; 0x05
    2ed8:	22 30       	cpi	r18, 0x02	; 2
    2eda:	31 05       	cpc	r19, r1
    2edc:	71 f1       	breq	.+92     	; 0x2f3a <DIO_toglePin+0xa4>
    2ede:	8c 81       	ldd	r24, Y+4	; 0x04
    2ee0:	9d 81       	ldd	r25, Y+5	; 0x05
    2ee2:	83 30       	cpi	r24, 0x03	; 3
    2ee4:	91 05       	cpc	r25, r1
    2ee6:	e9 f1       	breq	.+122    	; 0x2f62 <DIO_toglePin+0xcc>
    2ee8:	50 c0       	rjmp	.+160    	; 0x2f8a <DIO_toglePin+0xf4>
    {
    case PORT_A:
        TGL_BIT(PORTA, pinNum);
    2eea:	ab e3       	ldi	r26, 0x3B	; 59
    2eec:	b0 e0       	ldi	r27, 0x00	; 0
    2eee:	eb e3       	ldi	r30, 0x3B	; 59
    2ef0:	f0 e0       	ldi	r31, 0x00	; 0
    2ef2:	80 81       	ld	r24, Z
    2ef4:	48 2f       	mov	r20, r24
    2ef6:	8b 81       	ldd	r24, Y+3	; 0x03
    2ef8:	28 2f       	mov	r18, r24
    2efa:	30 e0       	ldi	r19, 0x00	; 0
    2efc:	81 e0       	ldi	r24, 0x01	; 1
    2efe:	90 e0       	ldi	r25, 0x00	; 0
    2f00:	02 2e       	mov	r0, r18
    2f02:	02 c0       	rjmp	.+4      	; 0x2f08 <DIO_toglePin+0x72>
    2f04:	88 0f       	add	r24, r24
    2f06:	99 1f       	adc	r25, r25
    2f08:	0a 94       	dec	r0
    2f0a:	e2 f7       	brpl	.-8      	; 0x2f04 <DIO_toglePin+0x6e>
    2f0c:	84 27       	eor	r24, r20
    2f0e:	8c 93       	st	X, r24
    2f10:	3d c0       	rjmp	.+122    	; 0x2f8c <DIO_toglePin+0xf6>
        break;
    case PORT_B:
        TGL_BIT(PORTB, pinNum);
    2f12:	a8 e3       	ldi	r26, 0x38	; 56
    2f14:	b0 e0       	ldi	r27, 0x00	; 0
    2f16:	e8 e3       	ldi	r30, 0x38	; 56
    2f18:	f0 e0       	ldi	r31, 0x00	; 0
    2f1a:	80 81       	ld	r24, Z
    2f1c:	48 2f       	mov	r20, r24
    2f1e:	8b 81       	ldd	r24, Y+3	; 0x03
    2f20:	28 2f       	mov	r18, r24
    2f22:	30 e0       	ldi	r19, 0x00	; 0
    2f24:	81 e0       	ldi	r24, 0x01	; 1
    2f26:	90 e0       	ldi	r25, 0x00	; 0
    2f28:	02 2e       	mov	r0, r18
    2f2a:	02 c0       	rjmp	.+4      	; 0x2f30 <DIO_toglePin+0x9a>
    2f2c:	88 0f       	add	r24, r24
    2f2e:	99 1f       	adc	r25, r25
    2f30:	0a 94       	dec	r0
    2f32:	e2 f7       	brpl	.-8      	; 0x2f2c <DIO_toglePin+0x96>
    2f34:	84 27       	eor	r24, r20
    2f36:	8c 93       	st	X, r24
    2f38:	29 c0       	rjmp	.+82     	; 0x2f8c <DIO_toglePin+0xf6>
        break;
    case PORT_C:
        TGL_BIT(PORTC, pinNum);
    2f3a:	a5 e3       	ldi	r26, 0x35	; 53
    2f3c:	b0 e0       	ldi	r27, 0x00	; 0
    2f3e:	e5 e3       	ldi	r30, 0x35	; 53
    2f40:	f0 e0       	ldi	r31, 0x00	; 0
    2f42:	80 81       	ld	r24, Z
    2f44:	48 2f       	mov	r20, r24
    2f46:	8b 81       	ldd	r24, Y+3	; 0x03
    2f48:	28 2f       	mov	r18, r24
    2f4a:	30 e0       	ldi	r19, 0x00	; 0
    2f4c:	81 e0       	ldi	r24, 0x01	; 1
    2f4e:	90 e0       	ldi	r25, 0x00	; 0
    2f50:	02 2e       	mov	r0, r18
    2f52:	02 c0       	rjmp	.+4      	; 0x2f58 <DIO_toglePin+0xc2>
    2f54:	88 0f       	add	r24, r24
    2f56:	99 1f       	adc	r25, r25
    2f58:	0a 94       	dec	r0
    2f5a:	e2 f7       	brpl	.-8      	; 0x2f54 <DIO_toglePin+0xbe>
    2f5c:	84 27       	eor	r24, r20
    2f5e:	8c 93       	st	X, r24
    2f60:	15 c0       	rjmp	.+42     	; 0x2f8c <DIO_toglePin+0xf6>
        break;
    case PORT_D:
        TGL_BIT(PORTD, pinNum);
    2f62:	a2 e3       	ldi	r26, 0x32	; 50
    2f64:	b0 e0       	ldi	r27, 0x00	; 0
    2f66:	e2 e3       	ldi	r30, 0x32	; 50
    2f68:	f0 e0       	ldi	r31, 0x00	; 0
    2f6a:	80 81       	ld	r24, Z
    2f6c:	48 2f       	mov	r20, r24
    2f6e:	8b 81       	ldd	r24, Y+3	; 0x03
    2f70:	28 2f       	mov	r18, r24
    2f72:	30 e0       	ldi	r19, 0x00	; 0
    2f74:	81 e0       	ldi	r24, 0x01	; 1
    2f76:	90 e0       	ldi	r25, 0x00	; 0
    2f78:	02 2e       	mov	r0, r18
    2f7a:	02 c0       	rjmp	.+4      	; 0x2f80 <DIO_toglePin+0xea>
    2f7c:	88 0f       	add	r24, r24
    2f7e:	99 1f       	adc	r25, r25
    2f80:	0a 94       	dec	r0
    2f82:	e2 f7       	brpl	.-8      	; 0x2f7c <DIO_toglePin+0xe6>
    2f84:	84 27       	eor	r24, r20
    2f86:	8c 93       	st	X, r24
    2f88:	01 c0       	rjmp	.+2      	; 0x2f8c <DIO_toglePin+0xf6>
        break;
    default:
        state = E_ERROR;
    2f8a:	19 82       	std	Y+1, r1	; 0x01
        break;
    }
    return state;
    2f8c:	89 81       	ldd	r24, Y+1	; 0x01
}
    2f8e:	0f 90       	pop	r0
    2f90:	0f 90       	pop	r0
    2f92:	0f 90       	pop	r0
    2f94:	0f 90       	pop	r0
    2f96:	0f 90       	pop	r0
    2f98:	cf 91       	pop	r28
    2f9a:	df 91       	pop	r29
    2f9c:	08 95       	ret

00002f9e <DIO_setPortDirection>:

EN_ERRORSTATE_t DIO_setPortDirection(EN_portType_t portNum, u8_t portDirection)
{
    2f9e:	df 93       	push	r29
    2fa0:	cf 93       	push	r28
    2fa2:	00 d0       	rcall	.+0      	; 0x2fa4 <DIO_setPortDirection+0x6>
    2fa4:	00 d0       	rcall	.+0      	; 0x2fa6 <DIO_setPortDirection+0x8>
    2fa6:	0f 92       	push	r0
    2fa8:	cd b7       	in	r28, 0x3d	; 61
    2faa:	de b7       	in	r29, 0x3e	; 62
    2fac:	8a 83       	std	Y+2, r24	; 0x02
    2fae:	6b 83       	std	Y+3, r22	; 0x03
    EN_ERRORSTATE_t state;
    state = E_OK;
    2fb0:	81 e0       	ldi	r24, 0x01	; 1
    2fb2:	89 83       	std	Y+1, r24	; 0x01

    switch (portNum)
    2fb4:	8a 81       	ldd	r24, Y+2	; 0x02
    2fb6:	28 2f       	mov	r18, r24
    2fb8:	30 e0       	ldi	r19, 0x00	; 0
    2fba:	3d 83       	std	Y+5, r19	; 0x05
    2fbc:	2c 83       	std	Y+4, r18	; 0x04
    2fbe:	8c 81       	ldd	r24, Y+4	; 0x04
    2fc0:	9d 81       	ldd	r25, Y+5	; 0x05
    2fc2:	81 30       	cpi	r24, 0x01	; 1
    2fc4:	91 05       	cpc	r25, r1
    2fc6:	d1 f0       	breq	.+52     	; 0x2ffc <DIO_setPortDirection+0x5e>
    2fc8:	2c 81       	ldd	r18, Y+4	; 0x04
    2fca:	3d 81       	ldd	r19, Y+5	; 0x05
    2fcc:	22 30       	cpi	r18, 0x02	; 2
    2fce:	31 05       	cpc	r19, r1
    2fd0:	2c f4       	brge	.+10     	; 0x2fdc <DIO_setPortDirection+0x3e>
    2fd2:	8c 81       	ldd	r24, Y+4	; 0x04
    2fd4:	9d 81       	ldd	r25, Y+5	; 0x05
    2fd6:	00 97       	sbiw	r24, 0x00	; 0
    2fd8:	61 f0       	breq	.+24     	; 0x2ff2 <DIO_setPortDirection+0x54>
    2fda:	1f c0       	rjmp	.+62     	; 0x301a <DIO_setPortDirection+0x7c>
    2fdc:	2c 81       	ldd	r18, Y+4	; 0x04
    2fde:	3d 81       	ldd	r19, Y+5	; 0x05
    2fe0:	22 30       	cpi	r18, 0x02	; 2
    2fe2:	31 05       	cpc	r19, r1
    2fe4:	81 f0       	breq	.+32     	; 0x3006 <DIO_setPortDirection+0x68>
    2fe6:	8c 81       	ldd	r24, Y+4	; 0x04
    2fe8:	9d 81       	ldd	r25, Y+5	; 0x05
    2fea:	83 30       	cpi	r24, 0x03	; 3
    2fec:	91 05       	cpc	r25, r1
    2fee:	81 f0       	breq	.+32     	; 0x3010 <DIO_setPortDirection+0x72>
    2ff0:	14 c0       	rjmp	.+40     	; 0x301a <DIO_setPortDirection+0x7c>
    {
    case PORT_A:
        DDRA = portDirection;
    2ff2:	ea e3       	ldi	r30, 0x3A	; 58
    2ff4:	f0 e0       	ldi	r31, 0x00	; 0
    2ff6:	8b 81       	ldd	r24, Y+3	; 0x03
    2ff8:	80 83       	st	Z, r24
    2ffa:	10 c0       	rjmp	.+32     	; 0x301c <DIO_setPortDirection+0x7e>
        break;
    case PORT_B:
        DDRB = portDirection;
    2ffc:	e7 e3       	ldi	r30, 0x37	; 55
    2ffe:	f0 e0       	ldi	r31, 0x00	; 0
    3000:	8b 81       	ldd	r24, Y+3	; 0x03
    3002:	80 83       	st	Z, r24
    3004:	0b c0       	rjmp	.+22     	; 0x301c <DIO_setPortDirection+0x7e>
        break;
    case PORT_C:
        DDRC = portDirection;
    3006:	e4 e3       	ldi	r30, 0x34	; 52
    3008:	f0 e0       	ldi	r31, 0x00	; 0
    300a:	8b 81       	ldd	r24, Y+3	; 0x03
    300c:	80 83       	st	Z, r24
    300e:	06 c0       	rjmp	.+12     	; 0x301c <DIO_setPortDirection+0x7e>
        break;
    case PORT_D:
        DDRD = portDirection;
    3010:	e1 e3       	ldi	r30, 0x31	; 49
    3012:	f0 e0       	ldi	r31, 0x00	; 0
    3014:	8b 81       	ldd	r24, Y+3	; 0x03
    3016:	80 83       	st	Z, r24
    3018:	01 c0       	rjmp	.+2      	; 0x301c <DIO_setPortDirection+0x7e>
        break;
    default:
        state = E_ERROR;
    301a:	19 82       	std	Y+1, r1	; 0x01
        break;
    }
    return state;
    301c:	89 81       	ldd	r24, Y+1	; 0x01
}
    301e:	0f 90       	pop	r0
    3020:	0f 90       	pop	r0
    3022:	0f 90       	pop	r0
    3024:	0f 90       	pop	r0
    3026:	0f 90       	pop	r0
    3028:	cf 91       	pop	r28
    302a:	df 91       	pop	r29
    302c:	08 95       	ret

0000302e <DIO_setPortValue>:

EN_ERRORSTATE_t DIO_setPortValue(EN_portType_t portNum, u8_t portValue)
{
    302e:	df 93       	push	r29
    3030:	cf 93       	push	r28
    3032:	00 d0       	rcall	.+0      	; 0x3034 <DIO_setPortValue+0x6>
    3034:	00 d0       	rcall	.+0      	; 0x3036 <DIO_setPortValue+0x8>
    3036:	0f 92       	push	r0
    3038:	cd b7       	in	r28, 0x3d	; 61
    303a:	de b7       	in	r29, 0x3e	; 62
    303c:	8a 83       	std	Y+2, r24	; 0x02
    303e:	6b 83       	std	Y+3, r22	; 0x03
    EN_ERRORSTATE_t state;
    state = E_OK;
    3040:	81 e0       	ldi	r24, 0x01	; 1
    3042:	89 83       	std	Y+1, r24	; 0x01

    switch (portNum)
    3044:	8a 81       	ldd	r24, Y+2	; 0x02
    3046:	28 2f       	mov	r18, r24
    3048:	30 e0       	ldi	r19, 0x00	; 0
    304a:	3d 83       	std	Y+5, r19	; 0x05
    304c:	2c 83       	std	Y+4, r18	; 0x04
    304e:	8c 81       	ldd	r24, Y+4	; 0x04
    3050:	9d 81       	ldd	r25, Y+5	; 0x05
    3052:	81 30       	cpi	r24, 0x01	; 1
    3054:	91 05       	cpc	r25, r1
    3056:	d1 f0       	breq	.+52     	; 0x308c <DIO_setPortValue+0x5e>
    3058:	2c 81       	ldd	r18, Y+4	; 0x04
    305a:	3d 81       	ldd	r19, Y+5	; 0x05
    305c:	22 30       	cpi	r18, 0x02	; 2
    305e:	31 05       	cpc	r19, r1
    3060:	2c f4       	brge	.+10     	; 0x306c <DIO_setPortValue+0x3e>
    3062:	8c 81       	ldd	r24, Y+4	; 0x04
    3064:	9d 81       	ldd	r25, Y+5	; 0x05
    3066:	00 97       	sbiw	r24, 0x00	; 0
    3068:	61 f0       	breq	.+24     	; 0x3082 <DIO_setPortValue+0x54>
    306a:	1f c0       	rjmp	.+62     	; 0x30aa <DIO_setPortValue+0x7c>
    306c:	2c 81       	ldd	r18, Y+4	; 0x04
    306e:	3d 81       	ldd	r19, Y+5	; 0x05
    3070:	22 30       	cpi	r18, 0x02	; 2
    3072:	31 05       	cpc	r19, r1
    3074:	81 f0       	breq	.+32     	; 0x3096 <DIO_setPortValue+0x68>
    3076:	8c 81       	ldd	r24, Y+4	; 0x04
    3078:	9d 81       	ldd	r25, Y+5	; 0x05
    307a:	83 30       	cpi	r24, 0x03	; 3
    307c:	91 05       	cpc	r25, r1
    307e:	81 f0       	breq	.+32     	; 0x30a0 <DIO_setPortValue+0x72>
    3080:	14 c0       	rjmp	.+40     	; 0x30aa <DIO_setPortValue+0x7c>
    {
    case PORT_A:
        PORTA = portNum;
    3082:	eb e3       	ldi	r30, 0x3B	; 59
    3084:	f0 e0       	ldi	r31, 0x00	; 0
    3086:	8a 81       	ldd	r24, Y+2	; 0x02
    3088:	80 83       	st	Z, r24
    308a:	10 c0       	rjmp	.+32     	; 0x30ac <DIO_setPortValue+0x7e>
        break;
    case PORT_B:
        PORTB = portNum;
    308c:	e8 e3       	ldi	r30, 0x38	; 56
    308e:	f0 e0       	ldi	r31, 0x00	; 0
    3090:	8a 81       	ldd	r24, Y+2	; 0x02
    3092:	80 83       	st	Z, r24
    3094:	0b c0       	rjmp	.+22     	; 0x30ac <DIO_setPortValue+0x7e>
        break;
    case PORT_C:
        PORTC = portNum;
    3096:	e5 e3       	ldi	r30, 0x35	; 53
    3098:	f0 e0       	ldi	r31, 0x00	; 0
    309a:	8a 81       	ldd	r24, Y+2	; 0x02
    309c:	80 83       	st	Z, r24
    309e:	06 c0       	rjmp	.+12     	; 0x30ac <DIO_setPortValue+0x7e>
        break;
    case PORT_D:
        PORTD = portNum;
    30a0:	e2 e3       	ldi	r30, 0x32	; 50
    30a2:	f0 e0       	ldi	r31, 0x00	; 0
    30a4:	8a 81       	ldd	r24, Y+2	; 0x02
    30a6:	80 83       	st	Z, r24
    30a8:	01 c0       	rjmp	.+2      	; 0x30ac <DIO_setPortValue+0x7e>
        break;
    default:
        state = E_ERROR;
    30aa:	19 82       	std	Y+1, r1	; 0x01
        break;
    }
    return state;
    30ac:	89 81       	ldd	r24, Y+1	; 0x01
}
    30ae:	0f 90       	pop	r0
    30b0:	0f 90       	pop	r0
    30b2:	0f 90       	pop	r0
    30b4:	0f 90       	pop	r0
    30b6:	0f 90       	pop	r0
    30b8:	cf 91       	pop	r28
    30ba:	df 91       	pop	r29
    30bc:	08 95       	ret

000030be <Enable_Interrupt>:
#include "EXT_INT.h"
#include "BitMath.h"
#include "Memmap.h"

void Enable_Interrupt(u8_t INT_num, Extint_State INT_STATE)
{
    30be:	df 93       	push	r29
    30c0:	cf 93       	push	r28
    30c2:	cd b7       	in	r28, 0x3d	; 61
    30c4:	de b7       	in	r29, 0x3e	; 62
    30c6:	29 97       	sbiw	r28, 0x09	; 9
    30c8:	0f b6       	in	r0, 0x3f	; 63
    30ca:	f8 94       	cli
    30cc:	de bf       	out	0x3e, r29	; 62
    30ce:	0f be       	out	0x3f, r0	; 63
    30d0:	cd bf       	out	0x3d, r28	; 61
    30d2:	8a 83       	std	Y+2, r24	; 0x02
    30d4:	6b 83       	std	Y+3, r22	; 0x03
    EN_ERRORSTATE_t state;
    state = E_OK;
    30d6:	81 e0       	ldi	r24, 0x01	; 1
    30d8:	89 83       	std	Y+1, r24	; 0x01
    if (INT_num == USE_INT0)
    30da:	8a 81       	ldd	r24, Y+2	; 0x02
    30dc:	88 23       	and	r24, r24
    30de:	09 f0       	breq	.+2      	; 0x30e2 <Enable_Interrupt+0x24>
    30e0:	64 c0       	rjmp	.+200    	; 0x31aa <Enable_Interrupt+0xec>
    {
        SET_BIT(GICR, INT0);
    30e2:	ab e5       	ldi	r26, 0x5B	; 91
    30e4:	b0 e0       	ldi	r27, 0x00	; 0
    30e6:	eb e5       	ldi	r30, 0x5B	; 91
    30e8:	f0 e0       	ldi	r31, 0x00	; 0
    30ea:	80 81       	ld	r24, Z
    30ec:	80 64       	ori	r24, 0x40	; 64
    30ee:	8c 93       	st	X, r24
        switch (INT_STATE)
    30f0:	8b 81       	ldd	r24, Y+3	; 0x03
    30f2:	28 2f       	mov	r18, r24
    30f4:	30 e0       	ldi	r19, 0x00	; 0
    30f6:	39 87       	std	Y+9, r19	; 0x09
    30f8:	28 87       	std	Y+8, r18	; 0x08
    30fa:	88 85       	ldd	r24, Y+8	; 0x08
    30fc:	99 85       	ldd	r25, Y+9	; 0x09
    30fe:	81 30       	cpi	r24, 0x01	; 1
    3100:	91 05       	cpc	r25, r1
    3102:	21 f1       	breq	.+72     	; 0x314c <Enable_Interrupt+0x8e>
    3104:	28 85       	ldd	r18, Y+8	; 0x08
    3106:	39 85       	ldd	r19, Y+9	; 0x09
    3108:	22 30       	cpi	r18, 0x02	; 2
    310a:	31 05       	cpc	r19, r1
    310c:	2c f4       	brge	.+10     	; 0x3118 <Enable_Interrupt+0x5a>
    310e:	88 85       	ldd	r24, Y+8	; 0x08
    3110:	99 85       	ldd	r25, Y+9	; 0x09
    3112:	00 97       	sbiw	r24, 0x00	; 0
    3114:	61 f0       	breq	.+24     	; 0x312e <Enable_Interrupt+0x70>
    3116:	47 c0       	rjmp	.+142    	; 0x31a6 <Enable_Interrupt+0xe8>
    3118:	28 85       	ldd	r18, Y+8	; 0x08
    311a:	39 85       	ldd	r19, Y+9	; 0x09
    311c:	22 30       	cpi	r18, 0x02	; 2
    311e:	31 05       	cpc	r19, r1
    3120:	21 f1       	breq	.+72     	; 0x316a <Enable_Interrupt+0xac>
    3122:	88 85       	ldd	r24, Y+8	; 0x08
    3124:	99 85       	ldd	r25, Y+9	; 0x09
    3126:	83 30       	cpi	r24, 0x03	; 3
    3128:	91 05       	cpc	r25, r1
    312a:	71 f1       	breq	.+92     	; 0x3188 <Enable_Interrupt+0xca>
    312c:	3c c0       	rjmp	.+120    	; 0x31a6 <Enable_Interrupt+0xe8>
        {
        case Extint01_LowLevel:
            CLR_BIT(MCUCR, ISC01);
    312e:	a5 e5       	ldi	r26, 0x55	; 85
    3130:	b0 e0       	ldi	r27, 0x00	; 0
    3132:	e5 e5       	ldi	r30, 0x55	; 85
    3134:	f0 e0       	ldi	r31, 0x00	; 0
    3136:	80 81       	ld	r24, Z
    3138:	8d 7f       	andi	r24, 0xFD	; 253
    313a:	8c 93       	st	X, r24
            CLR_BIT(MCUCR, ISC00);
    313c:	a5 e5       	ldi	r26, 0x55	; 85
    313e:	b0 e0       	ldi	r27, 0x00	; 0
    3140:	e5 e5       	ldi	r30, 0x55	; 85
    3142:	f0 e0       	ldi	r31, 0x00	; 0
    3144:	80 81       	ld	r24, Z
    3146:	8e 7f       	andi	r24, 0xFE	; 254
    3148:	8c 93       	st	X, r24
    314a:	c2 c0       	rjmp	.+388    	; 0x32d0 <Enable_Interrupt+0x212>
            break;
        case Extint01_AnyChange:
            CLR_BIT(MCUCR, ISC01);
    314c:	a5 e5       	ldi	r26, 0x55	; 85
    314e:	b0 e0       	ldi	r27, 0x00	; 0
    3150:	e5 e5       	ldi	r30, 0x55	; 85
    3152:	f0 e0       	ldi	r31, 0x00	; 0
    3154:	80 81       	ld	r24, Z
    3156:	8d 7f       	andi	r24, 0xFD	; 253
    3158:	8c 93       	st	X, r24
            SET_BIT(MCUCR, ISC00);
    315a:	a5 e5       	ldi	r26, 0x55	; 85
    315c:	b0 e0       	ldi	r27, 0x00	; 0
    315e:	e5 e5       	ldi	r30, 0x55	; 85
    3160:	f0 e0       	ldi	r31, 0x00	; 0
    3162:	80 81       	ld	r24, Z
    3164:	81 60       	ori	r24, 0x01	; 1
    3166:	8c 93       	st	X, r24
    3168:	b3 c0       	rjmp	.+358    	; 0x32d0 <Enable_Interrupt+0x212>
            break;
        case Extint01_FallingEdge:
            SET_BIT(MCUCR, ISC01);
    316a:	a5 e5       	ldi	r26, 0x55	; 85
    316c:	b0 e0       	ldi	r27, 0x00	; 0
    316e:	e5 e5       	ldi	r30, 0x55	; 85
    3170:	f0 e0       	ldi	r31, 0x00	; 0
    3172:	80 81       	ld	r24, Z
    3174:	82 60       	ori	r24, 0x02	; 2
    3176:	8c 93       	st	X, r24
            CLR_BIT(MCUCR, ISC00);
    3178:	a5 e5       	ldi	r26, 0x55	; 85
    317a:	b0 e0       	ldi	r27, 0x00	; 0
    317c:	e5 e5       	ldi	r30, 0x55	; 85
    317e:	f0 e0       	ldi	r31, 0x00	; 0
    3180:	80 81       	ld	r24, Z
    3182:	8e 7f       	andi	r24, 0xFE	; 254
    3184:	8c 93       	st	X, r24
    3186:	a4 c0       	rjmp	.+328    	; 0x32d0 <Enable_Interrupt+0x212>
            break;
        case Extint01_RisingEdge:
            SET_BIT(MCUCR, ISC01);
    3188:	a5 e5       	ldi	r26, 0x55	; 85
    318a:	b0 e0       	ldi	r27, 0x00	; 0
    318c:	e5 e5       	ldi	r30, 0x55	; 85
    318e:	f0 e0       	ldi	r31, 0x00	; 0
    3190:	80 81       	ld	r24, Z
    3192:	82 60       	ori	r24, 0x02	; 2
    3194:	8c 93       	st	X, r24
            SET_BIT(MCUCR, ISC00);
    3196:	a5 e5       	ldi	r26, 0x55	; 85
    3198:	b0 e0       	ldi	r27, 0x00	; 0
    319a:	e5 e5       	ldi	r30, 0x55	; 85
    319c:	f0 e0       	ldi	r31, 0x00	; 0
    319e:	80 81       	ld	r24, Z
    31a0:	81 60       	ori	r24, 0x01	; 1
    31a2:	8c 93       	st	X, r24
    31a4:	95 c0       	rjmp	.+298    	; 0x32d0 <Enable_Interrupt+0x212>
            break;
        default:
            state = E_ERROR;
    31a6:	19 82       	std	Y+1, r1	; 0x01
    31a8:	93 c0       	rjmp	.+294    	; 0x32d0 <Enable_Interrupt+0x212>
            break;
        }
    }
    else if (INT_num == USE_INT1)
    31aa:	8a 81       	ldd	r24, Y+2	; 0x02
    31ac:	81 30       	cpi	r24, 0x01	; 1
    31ae:	09 f0       	breq	.+2      	; 0x31b2 <Enable_Interrupt+0xf4>
    31b0:	64 c0       	rjmp	.+200    	; 0x327a <Enable_Interrupt+0x1bc>
    {
        SET_BIT(GICR, INT1);
    31b2:	ab e5       	ldi	r26, 0x5B	; 91
    31b4:	b0 e0       	ldi	r27, 0x00	; 0
    31b6:	eb e5       	ldi	r30, 0x5B	; 91
    31b8:	f0 e0       	ldi	r31, 0x00	; 0
    31ba:	80 81       	ld	r24, Z
    31bc:	80 68       	ori	r24, 0x80	; 128
    31be:	8c 93       	st	X, r24
        switch (INT_STATE)
    31c0:	8b 81       	ldd	r24, Y+3	; 0x03
    31c2:	28 2f       	mov	r18, r24
    31c4:	30 e0       	ldi	r19, 0x00	; 0
    31c6:	3f 83       	std	Y+7, r19	; 0x07
    31c8:	2e 83       	std	Y+6, r18	; 0x06
    31ca:	8e 81       	ldd	r24, Y+6	; 0x06
    31cc:	9f 81       	ldd	r25, Y+7	; 0x07
    31ce:	81 30       	cpi	r24, 0x01	; 1
    31d0:	91 05       	cpc	r25, r1
    31d2:	21 f1       	breq	.+72     	; 0x321c <Enable_Interrupt+0x15e>
    31d4:	2e 81       	ldd	r18, Y+6	; 0x06
    31d6:	3f 81       	ldd	r19, Y+7	; 0x07
    31d8:	22 30       	cpi	r18, 0x02	; 2
    31da:	31 05       	cpc	r19, r1
    31dc:	2c f4       	brge	.+10     	; 0x31e8 <Enable_Interrupt+0x12a>
    31de:	8e 81       	ldd	r24, Y+6	; 0x06
    31e0:	9f 81       	ldd	r25, Y+7	; 0x07
    31e2:	00 97       	sbiw	r24, 0x00	; 0
    31e4:	61 f0       	breq	.+24     	; 0x31fe <Enable_Interrupt+0x140>
    31e6:	47 c0       	rjmp	.+142    	; 0x3276 <Enable_Interrupt+0x1b8>
    31e8:	2e 81       	ldd	r18, Y+6	; 0x06
    31ea:	3f 81       	ldd	r19, Y+7	; 0x07
    31ec:	22 30       	cpi	r18, 0x02	; 2
    31ee:	31 05       	cpc	r19, r1
    31f0:	21 f1       	breq	.+72     	; 0x323a <Enable_Interrupt+0x17c>
    31f2:	8e 81       	ldd	r24, Y+6	; 0x06
    31f4:	9f 81       	ldd	r25, Y+7	; 0x07
    31f6:	83 30       	cpi	r24, 0x03	; 3
    31f8:	91 05       	cpc	r25, r1
    31fa:	71 f1       	breq	.+92     	; 0x3258 <Enable_Interrupt+0x19a>
    31fc:	3c c0       	rjmp	.+120    	; 0x3276 <Enable_Interrupt+0x1b8>
        {
        case Extint01_LowLevel:
            CLR_BIT(MCUCR, ISC11);
    31fe:	a5 e5       	ldi	r26, 0x55	; 85
    3200:	b0 e0       	ldi	r27, 0x00	; 0
    3202:	e5 e5       	ldi	r30, 0x55	; 85
    3204:	f0 e0       	ldi	r31, 0x00	; 0
    3206:	80 81       	ld	r24, Z
    3208:	87 7f       	andi	r24, 0xF7	; 247
    320a:	8c 93       	st	X, r24
            CLR_BIT(MCUCR, ISC10);
    320c:	a5 e5       	ldi	r26, 0x55	; 85
    320e:	b0 e0       	ldi	r27, 0x00	; 0
    3210:	e5 e5       	ldi	r30, 0x55	; 85
    3212:	f0 e0       	ldi	r31, 0x00	; 0
    3214:	80 81       	ld	r24, Z
    3216:	8b 7f       	andi	r24, 0xFB	; 251
    3218:	8c 93       	st	X, r24
    321a:	5a c0       	rjmp	.+180    	; 0x32d0 <Enable_Interrupt+0x212>
            break;
        case Extint01_AnyChange:
            CLR_BIT(MCUCR, ISC11);
    321c:	a5 e5       	ldi	r26, 0x55	; 85
    321e:	b0 e0       	ldi	r27, 0x00	; 0
    3220:	e5 e5       	ldi	r30, 0x55	; 85
    3222:	f0 e0       	ldi	r31, 0x00	; 0
    3224:	80 81       	ld	r24, Z
    3226:	87 7f       	andi	r24, 0xF7	; 247
    3228:	8c 93       	st	X, r24
            SET_BIT(MCUCR, ISC10);
    322a:	a5 e5       	ldi	r26, 0x55	; 85
    322c:	b0 e0       	ldi	r27, 0x00	; 0
    322e:	e5 e5       	ldi	r30, 0x55	; 85
    3230:	f0 e0       	ldi	r31, 0x00	; 0
    3232:	80 81       	ld	r24, Z
    3234:	84 60       	ori	r24, 0x04	; 4
    3236:	8c 93       	st	X, r24
    3238:	4b c0       	rjmp	.+150    	; 0x32d0 <Enable_Interrupt+0x212>
            break;
        case Extint01_FallingEdge:
            SET_BIT(MCUCR, ISC11);
    323a:	a5 e5       	ldi	r26, 0x55	; 85
    323c:	b0 e0       	ldi	r27, 0x00	; 0
    323e:	e5 e5       	ldi	r30, 0x55	; 85
    3240:	f0 e0       	ldi	r31, 0x00	; 0
    3242:	80 81       	ld	r24, Z
    3244:	88 60       	ori	r24, 0x08	; 8
    3246:	8c 93       	st	X, r24
            CLR_BIT(MCUCR, ISC10);
    3248:	a5 e5       	ldi	r26, 0x55	; 85
    324a:	b0 e0       	ldi	r27, 0x00	; 0
    324c:	e5 e5       	ldi	r30, 0x55	; 85
    324e:	f0 e0       	ldi	r31, 0x00	; 0
    3250:	80 81       	ld	r24, Z
    3252:	8b 7f       	andi	r24, 0xFB	; 251
    3254:	8c 93       	st	X, r24
    3256:	3c c0       	rjmp	.+120    	; 0x32d0 <Enable_Interrupt+0x212>
            break;
        case Extint01_RisingEdge:
            SET_BIT(MCUCR, ISC11);
    3258:	a5 e5       	ldi	r26, 0x55	; 85
    325a:	b0 e0       	ldi	r27, 0x00	; 0
    325c:	e5 e5       	ldi	r30, 0x55	; 85
    325e:	f0 e0       	ldi	r31, 0x00	; 0
    3260:	80 81       	ld	r24, Z
    3262:	88 60       	ori	r24, 0x08	; 8
    3264:	8c 93       	st	X, r24
            SET_BIT(MCUCR, ISC10);
    3266:	a5 e5       	ldi	r26, 0x55	; 85
    3268:	b0 e0       	ldi	r27, 0x00	; 0
    326a:	e5 e5       	ldi	r30, 0x55	; 85
    326c:	f0 e0       	ldi	r31, 0x00	; 0
    326e:	80 81       	ld	r24, Z
    3270:	84 60       	ori	r24, 0x04	; 4
    3272:	8c 93       	st	X, r24
    3274:	2d c0       	rjmp	.+90     	; 0x32d0 <Enable_Interrupt+0x212>
            break;
        default:
            state = E_ERROR;
    3276:	19 82       	std	Y+1, r1	; 0x01
    3278:	2b c0       	rjmp	.+86     	; 0x32d0 <Enable_Interrupt+0x212>
            break;
        }
    }
    else if (INT_num == USE_INT2)
    327a:	8a 81       	ldd	r24, Y+2	; 0x02
    327c:	82 30       	cpi	r24, 0x02	; 2
    327e:	41 f5       	brne	.+80     	; 0x32d0 <Enable_Interrupt+0x212>
    {
        SET_BIT(GICR, INT2);
    3280:	ab e5       	ldi	r26, 0x5B	; 91
    3282:	b0 e0       	ldi	r27, 0x00	; 0
    3284:	eb e5       	ldi	r30, 0x5B	; 91
    3286:	f0 e0       	ldi	r31, 0x00	; 0
    3288:	80 81       	ld	r24, Z
    328a:	80 62       	ori	r24, 0x20	; 32
    328c:	8c 93       	st	X, r24
        switch (INT_STATE)
    328e:	8b 81       	ldd	r24, Y+3	; 0x03
    3290:	28 2f       	mov	r18, r24
    3292:	30 e0       	ldi	r19, 0x00	; 0
    3294:	3d 83       	std	Y+5, r19	; 0x05
    3296:	2c 83       	std	Y+4, r18	; 0x04
    3298:	8c 81       	ldd	r24, Y+4	; 0x04
    329a:	9d 81       	ldd	r25, Y+5	; 0x05
    329c:	82 30       	cpi	r24, 0x02	; 2
    329e:	91 05       	cpc	r25, r1
    32a0:	31 f0       	breq	.+12     	; 0x32ae <Enable_Interrupt+0x1f0>
    32a2:	2c 81       	ldd	r18, Y+4	; 0x04
    32a4:	3d 81       	ldd	r19, Y+5	; 0x05
    32a6:	23 30       	cpi	r18, 0x03	; 3
    32a8:	31 05       	cpc	r19, r1
    32aa:	49 f0       	breq	.+18     	; 0x32be <Enable_Interrupt+0x200>
    32ac:	10 c0       	rjmp	.+32     	; 0x32ce <Enable_Interrupt+0x210>
        {
        case Extint01_FallingEdge:
            CLR_BIT(MCUCSR, ISC2);
    32ae:	a4 e5       	ldi	r26, 0x54	; 84
    32b0:	b0 e0       	ldi	r27, 0x00	; 0
    32b2:	e4 e5       	ldi	r30, 0x54	; 84
    32b4:	f0 e0       	ldi	r31, 0x00	; 0
    32b6:	80 81       	ld	r24, Z
    32b8:	8f 7b       	andi	r24, 0xBF	; 191
    32ba:	8c 93       	st	X, r24
    32bc:	09 c0       	rjmp	.+18     	; 0x32d0 <Enable_Interrupt+0x212>
            break;
        case Extint01_RisingEdge:
            SET_BIT(MCUCSR, ISC2);
    32be:	a4 e5       	ldi	r26, 0x54	; 84
    32c0:	b0 e0       	ldi	r27, 0x00	; 0
    32c2:	e4 e5       	ldi	r30, 0x54	; 84
    32c4:	f0 e0       	ldi	r31, 0x00	; 0
    32c6:	80 81       	ld	r24, Z
    32c8:	80 64       	ori	r24, 0x40	; 64
    32ca:	8c 93       	st	X, r24
    32cc:	01 c0       	rjmp	.+2      	; 0x32d0 <Enable_Interrupt+0x212>
            break;
        default:
            state = E_ERROR;
    32ce:	19 82       	std	Y+1, r1	; 0x01
            break;
        }
    }
}
    32d0:	29 96       	adiw	r28, 0x09	; 9
    32d2:	0f b6       	in	r0, 0x3f	; 63
    32d4:	f8 94       	cli
    32d6:	de bf       	out	0x3e, r29	; 62
    32d8:	0f be       	out	0x3f, r0	; 63
    32da:	cd bf       	out	0x3d, r28	; 61
    32dc:	cf 91       	pop	r28
    32de:	df 91       	pop	r29
    32e0:	08 95       	ret

000032e2 <Enable_GI>:

void Enable_GI(void)
{
    32e2:	df 93       	push	r29
    32e4:	cf 93       	push	r28
    32e6:	cd b7       	in	r28, 0x3d	; 61
    32e8:	de b7       	in	r29, 0x3e	; 62
    SET_BIT(SREG, I_BIT);
    32ea:	af e5       	ldi	r26, 0x5F	; 95
    32ec:	b0 e0       	ldi	r27, 0x00	; 0
    32ee:	ef e5       	ldi	r30, 0x5F	; 95
    32f0:	f0 e0       	ldi	r31, 0x00	; 0
    32f2:	80 81       	ld	r24, Z
    32f4:	80 68       	ori	r24, 0x80	; 128
    32f6:	8c 93       	st	X, r24
}
    32f8:	cf 91       	pop	r28
    32fa:	df 91       	pop	r29
    32fc:	08 95       	ret

000032fe <Disable_Interrupt>:

void Disable_Interrupt(u8_t INT_num)
{
    32fe:	df 93       	push	r29
    3300:	cf 93       	push	r28
    3302:	00 d0       	rcall	.+0      	; 0x3304 <Disable_Interrupt+0x6>
    3304:	0f 92       	push	r0
    3306:	cd b7       	in	r28, 0x3d	; 61
    3308:	de b7       	in	r29, 0x3e	; 62
    330a:	89 83       	std	Y+1, r24	; 0x01
    if (INT_num <= USE_INT2)
    330c:	89 81       	ldd	r24, Y+1	; 0x01
    330e:	83 30       	cpi	r24, 0x03	; 3
    3310:	50 f5       	brcc	.+84     	; 0x3366 <Disable_Interrupt+0x68>
    {
        switch (INT_num)
    3312:	89 81       	ldd	r24, Y+1	; 0x01
    3314:	28 2f       	mov	r18, r24
    3316:	30 e0       	ldi	r19, 0x00	; 0
    3318:	3b 83       	std	Y+3, r19	; 0x03
    331a:	2a 83       	std	Y+2, r18	; 0x02
    331c:	8a 81       	ldd	r24, Y+2	; 0x02
    331e:	9b 81       	ldd	r25, Y+3	; 0x03
    3320:	81 30       	cpi	r24, 0x01	; 1
    3322:	91 05       	cpc	r25, r1
    3324:	89 f0       	breq	.+34     	; 0x3348 <Disable_Interrupt+0x4a>
    3326:	2a 81       	ldd	r18, Y+2	; 0x02
    3328:	3b 81       	ldd	r19, Y+3	; 0x03
    332a:	22 30       	cpi	r18, 0x02	; 2
    332c:	31 05       	cpc	r19, r1
    332e:	a1 f0       	breq	.+40     	; 0x3358 <Disable_Interrupt+0x5a>
    3330:	8a 81       	ldd	r24, Y+2	; 0x02
    3332:	9b 81       	ldd	r25, Y+3	; 0x03
    3334:	00 97       	sbiw	r24, 0x00	; 0
    3336:	b9 f4       	brne	.+46     	; 0x3366 <Disable_Interrupt+0x68>
        {
        case USE_INT0:
        {
            CLR_BIT(GICR, INT0);
    3338:	ab e5       	ldi	r26, 0x5B	; 91
    333a:	b0 e0       	ldi	r27, 0x00	; 0
    333c:	eb e5       	ldi	r30, 0x5B	; 91
    333e:	f0 e0       	ldi	r31, 0x00	; 0
    3340:	80 81       	ld	r24, Z
    3342:	8f 7b       	andi	r24, 0xBF	; 191
    3344:	8c 93       	st	X, r24
    3346:	0f c0       	rjmp	.+30     	; 0x3366 <Disable_Interrupt+0x68>
            break;
        }
        case USE_INT1:
        {
            CLR_BIT(GICR, INT1);
    3348:	ab e5       	ldi	r26, 0x5B	; 91
    334a:	b0 e0       	ldi	r27, 0x00	; 0
    334c:	eb e5       	ldi	r30, 0x5B	; 91
    334e:	f0 e0       	ldi	r31, 0x00	; 0
    3350:	80 81       	ld	r24, Z
    3352:	8f 77       	andi	r24, 0x7F	; 127
    3354:	8c 93       	st	X, r24
    3356:	07 c0       	rjmp	.+14     	; 0x3366 <Disable_Interrupt+0x68>
            break;
        }
        case USE_INT2:
        {
            CLR_BIT(GICR, INT2);
    3358:	ab e5       	ldi	r26, 0x5B	; 91
    335a:	b0 e0       	ldi	r27, 0x00	; 0
    335c:	eb e5       	ldi	r30, 0x5B	; 91
    335e:	f0 e0       	ldi	r31, 0x00	; 0
    3360:	80 81       	ld	r24, Z
    3362:	8f 7d       	andi	r24, 0xDF	; 223
    3364:	8c 93       	st	X, r24
            break;
        }
        }
    }
    CLR_BIT(SREG, I_BIT);
    3366:	af e5       	ldi	r26, 0x5F	; 95
    3368:	b0 e0       	ldi	r27, 0x00	; 0
    336a:	ef e5       	ldi	r30, 0x5F	; 95
    336c:	f0 e0       	ldi	r31, 0x00	; 0
    336e:	80 81       	ld	r24, Z
    3370:	8f 77       	andi	r24, 0x7F	; 127
    3372:	8c 93       	st	X, r24
}
    3374:	0f 90       	pop	r0
    3376:	0f 90       	pop	r0
    3378:	0f 90       	pop	r0
    337a:	cf 91       	pop	r28
    337c:	df 91       	pop	r29
    337e:	08 95       	ret

00003380 <LCD_Init>:
}

#elif LCD_CURRENT_MODE == LCD_4BITS_MODE

void LCD_Init(void)
{
    3380:	0f 93       	push	r16
    3382:	1f 93       	push	r17
    3384:	df 93       	push	r29
    3386:	cf 93       	push	r28
    3388:	cd b7       	in	r28, 0x3d	; 61
    338a:	de b7       	in	r29, 0x3e	; 62
    338c:	c4 55       	subi	r28, 0x54	; 84
    338e:	d0 40       	sbci	r29, 0x00	; 0
    3390:	0f b6       	in	r0, 0x3f	; 63
    3392:	f8 94       	cli
    3394:	de bf       	out	0x3e, r29	; 62
    3396:	0f be       	out	0x3f, r0	; 63
    3398:	cd bf       	out	0x3d, r28	; 61
	DIO_setPinDirection(LCD_4BITS_PORT, LCD_4BITS_PIN1, 1);
    339a:	81 e0       	ldi	r24, 0x01	; 1
    339c:	60 e0       	ldi	r22, 0x00	; 0
    339e:	41 e0       	ldi	r20, 0x01	; 1
    33a0:	0e 94 cb 15 	call	0x2b96	; 0x2b96 <DIO_setPinDirection>
	DIO_setPinDirection(LCD_4BITS_PORT, LCD_4BITS_PIN2, 1);
    33a4:	81 e0       	ldi	r24, 0x01	; 1
    33a6:	61 e0       	ldi	r22, 0x01	; 1
    33a8:	41 e0       	ldi	r20, 0x01	; 1
    33aa:	0e 94 cb 15 	call	0x2b96	; 0x2b96 <DIO_setPinDirection>
	DIO_setPinDirection(LCD_4BITS_PORT, LCD_4BITS_PIN3, 1);
    33ae:	81 e0       	ldi	r24, 0x01	; 1
    33b0:	62 e0       	ldi	r22, 0x02	; 2
    33b2:	41 e0       	ldi	r20, 0x01	; 1
    33b4:	0e 94 cb 15 	call	0x2b96	; 0x2b96 <DIO_setPinDirection>
	DIO_setPinDirection(LCD_4BITS_PORT, LCD_4BITS_PIN4, 1);
    33b8:	81 e0       	ldi	r24, 0x01	; 1
    33ba:	64 e0       	ldi	r22, 0x04	; 4
    33bc:	41 e0       	ldi	r20, 0x01	; 1
    33be:	0e 94 cb 15 	call	0x2b96	; 0x2b96 <DIO_setPinDirection>
	DIO_setPinDirection(LCD_RS_PORT, LCD_RS_PIN, 1);
    33c2:	80 e0       	ldi	r24, 0x00	; 0
    33c4:	63 e0       	ldi	r22, 0x03	; 3
    33c6:	41 e0       	ldi	r20, 0x01	; 1
    33c8:	0e 94 cb 15 	call	0x2b96	; 0x2b96 <DIO_setPinDirection>
	DIO_setPinDirection(LCD_E_PORT, LCD_E_PIN, 1);
    33cc:	80 e0       	ldi	r24, 0x00	; 0
    33ce:	62 e0       	ldi	r22, 0x02	; 2
    33d0:	41 e0       	ldi	r20, 0x01	; 1
    33d2:	0e 94 cb 15 	call	0x2b96	; 0x2b96 <DIO_setPinDirection>
    33d6:	fe 01       	movw	r30, r28
    33d8:	ef 5a       	subi	r30, 0xAF	; 175
    33da:	ff 4f       	sbci	r31, 0xFF	; 255
    33dc:	80 e0       	ldi	r24, 0x00	; 0
    33de:	90 e0       	ldi	r25, 0x00	; 0
    33e0:	ac e0       	ldi	r26, 0x0C	; 12
    33e2:	b2 e4       	ldi	r27, 0x42	; 66
    33e4:	80 83       	st	Z, r24
    33e6:	91 83       	std	Z+1, r25	; 0x01
    33e8:	a2 83       	std	Z+2, r26	; 0x02
    33ea:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    33ec:	8e 01       	movw	r16, r28
    33ee:	03 5b       	subi	r16, 0xB3	; 179
    33f0:	1f 4f       	sbci	r17, 0xFF	; 255
    33f2:	fe 01       	movw	r30, r28
    33f4:	ef 5a       	subi	r30, 0xAF	; 175
    33f6:	ff 4f       	sbci	r31, 0xFF	; 255
    33f8:	60 81       	ld	r22, Z
    33fa:	71 81       	ldd	r23, Z+1	; 0x01
    33fc:	82 81       	ldd	r24, Z+2	; 0x02
    33fe:	93 81       	ldd	r25, Z+3	; 0x03
    3400:	20 e0       	ldi	r18, 0x00	; 0
    3402:	30 e0       	ldi	r19, 0x00	; 0
    3404:	4a ef       	ldi	r20, 0xFA	; 250
    3406:	54 e4       	ldi	r21, 0x44	; 68
    3408:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__mulsf3>
    340c:	dc 01       	movw	r26, r24
    340e:	cb 01       	movw	r24, r22
    3410:	f8 01       	movw	r30, r16
    3412:	80 83       	st	Z, r24
    3414:	91 83       	std	Z+1, r25	; 0x01
    3416:	a2 83       	std	Z+2, r26	; 0x02
    3418:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    341a:	fe 01       	movw	r30, r28
    341c:	e3 5b       	subi	r30, 0xB3	; 179
    341e:	ff 4f       	sbci	r31, 0xFF	; 255
    3420:	60 81       	ld	r22, Z
    3422:	71 81       	ldd	r23, Z+1	; 0x01
    3424:	82 81       	ldd	r24, Z+2	; 0x02
    3426:	93 81       	ldd	r25, Z+3	; 0x03
    3428:	20 e0       	ldi	r18, 0x00	; 0
    342a:	30 e0       	ldi	r19, 0x00	; 0
    342c:	40 e8       	ldi	r20, 0x80	; 128
    342e:	5f e3       	ldi	r21, 0x3F	; 63
    3430:	0e 94 0a 11 	call	0x2214	; 0x2214 <__ltsf2>
    3434:	88 23       	and	r24, r24
    3436:	44 f4       	brge	.+16     	; 0x3448 <LCD_Init+0xc8>
		__ticks = 1;
    3438:	fe 01       	movw	r30, r28
    343a:	e5 5b       	subi	r30, 0xB5	; 181
    343c:	ff 4f       	sbci	r31, 0xFF	; 255
    343e:	81 e0       	ldi	r24, 0x01	; 1
    3440:	90 e0       	ldi	r25, 0x00	; 0
    3442:	91 83       	std	Z+1, r25	; 0x01
    3444:	80 83       	st	Z, r24
    3446:	64 c0       	rjmp	.+200    	; 0x3510 <LCD_Init+0x190>
	else if (__tmp > 65535)
    3448:	fe 01       	movw	r30, r28
    344a:	e3 5b       	subi	r30, 0xB3	; 179
    344c:	ff 4f       	sbci	r31, 0xFF	; 255
    344e:	60 81       	ld	r22, Z
    3450:	71 81       	ldd	r23, Z+1	; 0x01
    3452:	82 81       	ldd	r24, Z+2	; 0x02
    3454:	93 81       	ldd	r25, Z+3	; 0x03
    3456:	20 e0       	ldi	r18, 0x00	; 0
    3458:	3f ef       	ldi	r19, 0xFF	; 255
    345a:	4f e7       	ldi	r20, 0x7F	; 127
    345c:	57 e4       	ldi	r21, 0x47	; 71
    345e:	0e 94 aa 10 	call	0x2154	; 0x2154 <__gtsf2>
    3462:	18 16       	cp	r1, r24
    3464:	0c f0       	brlt	.+2      	; 0x3468 <LCD_Init+0xe8>
    3466:	43 c0       	rjmp	.+134    	; 0x34ee <LCD_Init+0x16e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3468:	fe 01       	movw	r30, r28
    346a:	ef 5a       	subi	r30, 0xAF	; 175
    346c:	ff 4f       	sbci	r31, 0xFF	; 255
    346e:	60 81       	ld	r22, Z
    3470:	71 81       	ldd	r23, Z+1	; 0x01
    3472:	82 81       	ldd	r24, Z+2	; 0x02
    3474:	93 81       	ldd	r25, Z+3	; 0x03
    3476:	20 e0       	ldi	r18, 0x00	; 0
    3478:	30 e0       	ldi	r19, 0x00	; 0
    347a:	40 e2       	ldi	r20, 0x20	; 32
    347c:	51 e4       	ldi	r21, 0x41	; 65
    347e:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__mulsf3>
    3482:	dc 01       	movw	r26, r24
    3484:	cb 01       	movw	r24, r22
    3486:	8e 01       	movw	r16, r28
    3488:	05 5b       	subi	r16, 0xB5	; 181
    348a:	1f 4f       	sbci	r17, 0xFF	; 255
    348c:	bc 01       	movw	r22, r24
    348e:	cd 01       	movw	r24, r26
    3490:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3494:	dc 01       	movw	r26, r24
    3496:	cb 01       	movw	r24, r22
    3498:	f8 01       	movw	r30, r16
    349a:	91 83       	std	Z+1, r25	; 0x01
    349c:	80 83       	st	Z, r24
    349e:	1f c0       	rjmp	.+62     	; 0x34de <LCD_Init+0x15e>
    34a0:	fe 01       	movw	r30, r28
    34a2:	e7 5b       	subi	r30, 0xB7	; 183
    34a4:	ff 4f       	sbci	r31, 0xFF	; 255
    34a6:	88 ec       	ldi	r24, 0xC8	; 200
    34a8:	90 e0       	ldi	r25, 0x00	; 0
    34aa:	91 83       	std	Z+1, r25	; 0x01
    34ac:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    34ae:	fe 01       	movw	r30, r28
    34b0:	e7 5b       	subi	r30, 0xB7	; 183
    34b2:	ff 4f       	sbci	r31, 0xFF	; 255
    34b4:	80 81       	ld	r24, Z
    34b6:	91 81       	ldd	r25, Z+1	; 0x01
    34b8:	01 97       	sbiw	r24, 0x01	; 1
    34ba:	f1 f7       	brne	.-4      	; 0x34b8 <LCD_Init+0x138>
    34bc:	fe 01       	movw	r30, r28
    34be:	e7 5b       	subi	r30, 0xB7	; 183
    34c0:	ff 4f       	sbci	r31, 0xFF	; 255
    34c2:	91 83       	std	Z+1, r25	; 0x01
    34c4:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    34c6:	de 01       	movw	r26, r28
    34c8:	a5 5b       	subi	r26, 0xB5	; 181
    34ca:	bf 4f       	sbci	r27, 0xFF	; 255
    34cc:	fe 01       	movw	r30, r28
    34ce:	e5 5b       	subi	r30, 0xB5	; 181
    34d0:	ff 4f       	sbci	r31, 0xFF	; 255
    34d2:	80 81       	ld	r24, Z
    34d4:	91 81       	ldd	r25, Z+1	; 0x01
    34d6:	01 97       	sbiw	r24, 0x01	; 1
    34d8:	11 96       	adiw	r26, 0x01	; 1
    34da:	9c 93       	st	X, r25
    34dc:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    34de:	fe 01       	movw	r30, r28
    34e0:	e5 5b       	subi	r30, 0xB5	; 181
    34e2:	ff 4f       	sbci	r31, 0xFF	; 255
    34e4:	80 81       	ld	r24, Z
    34e6:	91 81       	ldd	r25, Z+1	; 0x01
    34e8:	00 97       	sbiw	r24, 0x00	; 0
    34ea:	d1 f6       	brne	.-76     	; 0x34a0 <LCD_Init+0x120>
    34ec:	27 c0       	rjmp	.+78     	; 0x353c <LCD_Init+0x1bc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    34ee:	8e 01       	movw	r16, r28
    34f0:	05 5b       	subi	r16, 0xB5	; 181
    34f2:	1f 4f       	sbci	r17, 0xFF	; 255
    34f4:	fe 01       	movw	r30, r28
    34f6:	e3 5b       	subi	r30, 0xB3	; 179
    34f8:	ff 4f       	sbci	r31, 0xFF	; 255
    34fa:	60 81       	ld	r22, Z
    34fc:	71 81       	ldd	r23, Z+1	; 0x01
    34fe:	82 81       	ldd	r24, Z+2	; 0x02
    3500:	93 81       	ldd	r25, Z+3	; 0x03
    3502:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3506:	dc 01       	movw	r26, r24
    3508:	cb 01       	movw	r24, r22
    350a:	f8 01       	movw	r30, r16
    350c:	91 83       	std	Z+1, r25	; 0x01
    350e:	80 83       	st	Z, r24
    3510:	de 01       	movw	r26, r28
    3512:	a9 5b       	subi	r26, 0xB9	; 185
    3514:	bf 4f       	sbci	r27, 0xFF	; 255
    3516:	fe 01       	movw	r30, r28
    3518:	e5 5b       	subi	r30, 0xB5	; 181
    351a:	ff 4f       	sbci	r31, 0xFF	; 255
    351c:	80 81       	ld	r24, Z
    351e:	91 81       	ldd	r25, Z+1	; 0x01
    3520:	8d 93       	st	X+, r24
    3522:	9c 93       	st	X, r25
    3524:	fe 01       	movw	r30, r28
    3526:	e9 5b       	subi	r30, 0xB9	; 185
    3528:	ff 4f       	sbci	r31, 0xFF	; 255
    352a:	80 81       	ld	r24, Z
    352c:	91 81       	ldd	r25, Z+1	; 0x01
    352e:	01 97       	sbiw	r24, 0x01	; 1
    3530:	f1 f7       	brne	.-4      	; 0x352e <LCD_Init+0x1ae>
    3532:	fe 01       	movw	r30, r28
    3534:	e9 5b       	subi	r30, 0xB9	; 185
    3536:	ff 4f       	sbci	r31, 0xFF	; 255
    3538:	91 83       	std	Z+1, r25	; 0x01
    353a:	80 83       	st	Z, r24
    _delay_ms(35);
    LCD_sendCommand(LCD_COM_HOME);
    353c:	82 e0       	ldi	r24, 0x02	; 2
    353e:	0e 94 06 1d 	call	0x3a0c	; 0x3a0c <LCD_sendCommand>
    3542:	fe 01       	movw	r30, r28
    3544:	ed 5b       	subi	r30, 0xBD	; 189
    3546:	ff 4f       	sbci	r31, 0xFF	; 255
    3548:	80 e0       	ldi	r24, 0x00	; 0
    354a:	90 e0       	ldi	r25, 0x00	; 0
    354c:	a0 e8       	ldi	r26, 0x80	; 128
    354e:	bf e3       	ldi	r27, 0x3F	; 63
    3550:	80 83       	st	Z, r24
    3552:	91 83       	std	Z+1, r25	; 0x01
    3554:	a2 83       	std	Z+2, r26	; 0x02
    3556:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3558:	8e 01       	movw	r16, r28
    355a:	01 5c       	subi	r16, 0xC1	; 193
    355c:	1f 4f       	sbci	r17, 0xFF	; 255
    355e:	fe 01       	movw	r30, r28
    3560:	ed 5b       	subi	r30, 0xBD	; 189
    3562:	ff 4f       	sbci	r31, 0xFF	; 255
    3564:	60 81       	ld	r22, Z
    3566:	71 81       	ldd	r23, Z+1	; 0x01
    3568:	82 81       	ldd	r24, Z+2	; 0x02
    356a:	93 81       	ldd	r25, Z+3	; 0x03
    356c:	20 e0       	ldi	r18, 0x00	; 0
    356e:	30 e0       	ldi	r19, 0x00	; 0
    3570:	4a ef       	ldi	r20, 0xFA	; 250
    3572:	54 e4       	ldi	r21, 0x44	; 68
    3574:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__mulsf3>
    3578:	dc 01       	movw	r26, r24
    357a:	cb 01       	movw	r24, r22
    357c:	f8 01       	movw	r30, r16
    357e:	80 83       	st	Z, r24
    3580:	91 83       	std	Z+1, r25	; 0x01
    3582:	a2 83       	std	Z+2, r26	; 0x02
    3584:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3586:	fe 01       	movw	r30, r28
    3588:	ff 96       	adiw	r30, 0x3f	; 63
    358a:	60 81       	ld	r22, Z
    358c:	71 81       	ldd	r23, Z+1	; 0x01
    358e:	82 81       	ldd	r24, Z+2	; 0x02
    3590:	93 81       	ldd	r25, Z+3	; 0x03
    3592:	20 e0       	ldi	r18, 0x00	; 0
    3594:	30 e0       	ldi	r19, 0x00	; 0
    3596:	40 e8       	ldi	r20, 0x80	; 128
    3598:	5f e3       	ldi	r21, 0x3F	; 63
    359a:	0e 94 0a 11 	call	0x2214	; 0x2214 <__ltsf2>
    359e:	88 23       	and	r24, r24
    35a0:	2c f4       	brge	.+10     	; 0x35ac <LCD_Init+0x22c>
		__ticks = 1;
    35a2:	81 e0       	ldi	r24, 0x01	; 1
    35a4:	90 e0       	ldi	r25, 0x00	; 0
    35a6:	9e af       	std	Y+62, r25	; 0x3e
    35a8:	8d af       	std	Y+61, r24	; 0x3d
    35aa:	46 c0       	rjmp	.+140    	; 0x3638 <LCD_Init+0x2b8>
	else if (__tmp > 65535)
    35ac:	fe 01       	movw	r30, r28
    35ae:	ff 96       	adiw	r30, 0x3f	; 63
    35b0:	60 81       	ld	r22, Z
    35b2:	71 81       	ldd	r23, Z+1	; 0x01
    35b4:	82 81       	ldd	r24, Z+2	; 0x02
    35b6:	93 81       	ldd	r25, Z+3	; 0x03
    35b8:	20 e0       	ldi	r18, 0x00	; 0
    35ba:	3f ef       	ldi	r19, 0xFF	; 255
    35bc:	4f e7       	ldi	r20, 0x7F	; 127
    35be:	57 e4       	ldi	r21, 0x47	; 71
    35c0:	0e 94 aa 10 	call	0x2154	; 0x2154 <__gtsf2>
    35c4:	18 16       	cp	r1, r24
    35c6:	64 f5       	brge	.+88     	; 0x3620 <LCD_Init+0x2a0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    35c8:	fe 01       	movw	r30, r28
    35ca:	ed 5b       	subi	r30, 0xBD	; 189
    35cc:	ff 4f       	sbci	r31, 0xFF	; 255
    35ce:	60 81       	ld	r22, Z
    35d0:	71 81       	ldd	r23, Z+1	; 0x01
    35d2:	82 81       	ldd	r24, Z+2	; 0x02
    35d4:	93 81       	ldd	r25, Z+3	; 0x03
    35d6:	20 e0       	ldi	r18, 0x00	; 0
    35d8:	30 e0       	ldi	r19, 0x00	; 0
    35da:	40 e2       	ldi	r20, 0x20	; 32
    35dc:	51 e4       	ldi	r21, 0x41	; 65
    35de:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__mulsf3>
    35e2:	dc 01       	movw	r26, r24
    35e4:	cb 01       	movw	r24, r22
    35e6:	bc 01       	movw	r22, r24
    35e8:	cd 01       	movw	r24, r26
    35ea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    35ee:	dc 01       	movw	r26, r24
    35f0:	cb 01       	movw	r24, r22
    35f2:	9e af       	std	Y+62, r25	; 0x3e
    35f4:	8d af       	std	Y+61, r24	; 0x3d
    35f6:	0f c0       	rjmp	.+30     	; 0x3616 <LCD_Init+0x296>
    35f8:	88 ec       	ldi	r24, 0xC8	; 200
    35fa:	90 e0       	ldi	r25, 0x00	; 0
    35fc:	9c af       	std	Y+60, r25	; 0x3c
    35fe:	8b af       	std	Y+59, r24	; 0x3b
    3600:	8b ad       	ldd	r24, Y+59	; 0x3b
    3602:	9c ad       	ldd	r25, Y+60	; 0x3c
    3604:	01 97       	sbiw	r24, 0x01	; 1
    3606:	f1 f7       	brne	.-4      	; 0x3604 <LCD_Init+0x284>
    3608:	9c af       	std	Y+60, r25	; 0x3c
    360a:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    360c:	8d ad       	ldd	r24, Y+61	; 0x3d
    360e:	9e ad       	ldd	r25, Y+62	; 0x3e
    3610:	01 97       	sbiw	r24, 0x01	; 1
    3612:	9e af       	std	Y+62, r25	; 0x3e
    3614:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3616:	8d ad       	ldd	r24, Y+61	; 0x3d
    3618:	9e ad       	ldd	r25, Y+62	; 0x3e
    361a:	00 97       	sbiw	r24, 0x00	; 0
    361c:	69 f7       	brne	.-38     	; 0x35f8 <LCD_Init+0x278>
    361e:	16 c0       	rjmp	.+44     	; 0x364c <LCD_Init+0x2cc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3620:	fe 01       	movw	r30, r28
    3622:	ff 96       	adiw	r30, 0x3f	; 63
    3624:	60 81       	ld	r22, Z
    3626:	71 81       	ldd	r23, Z+1	; 0x01
    3628:	82 81       	ldd	r24, Z+2	; 0x02
    362a:	93 81       	ldd	r25, Z+3	; 0x03
    362c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3630:	dc 01       	movw	r26, r24
    3632:	cb 01       	movw	r24, r22
    3634:	9e af       	std	Y+62, r25	; 0x3e
    3636:	8d af       	std	Y+61, r24	; 0x3d
    3638:	8d ad       	ldd	r24, Y+61	; 0x3d
    363a:	9e ad       	ldd	r25, Y+62	; 0x3e
    363c:	9a af       	std	Y+58, r25	; 0x3a
    363e:	89 af       	std	Y+57, r24	; 0x39
    3640:	89 ad       	ldd	r24, Y+57	; 0x39
    3642:	9a ad       	ldd	r25, Y+58	; 0x3a
    3644:	01 97       	sbiw	r24, 0x01	; 1
    3646:	f1 f7       	brne	.-4      	; 0x3644 <LCD_Init+0x2c4>
    3648:	9a af       	std	Y+58, r25	; 0x3a
    364a:	89 af       	std	Y+57, r24	; 0x39
    _delay_ms(1);
    LCD_sendCommand(TWO_LINE_LCD_Four_BIT_MODE);
    364c:	88 e2       	ldi	r24, 0x28	; 40
    364e:	0e 94 06 1d 	call	0x3a0c	; 0x3a0c <LCD_sendCommand>
    3652:	80 e0       	ldi	r24, 0x00	; 0
    3654:	90 e0       	ldi	r25, 0x00	; 0
    3656:	a0 e8       	ldi	r26, 0x80	; 128
    3658:	bf e3       	ldi	r27, 0x3F	; 63
    365a:	8d ab       	std	Y+53, r24	; 0x35
    365c:	9e ab       	std	Y+54, r25	; 0x36
    365e:	af ab       	std	Y+55, r26	; 0x37
    3660:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3662:	6d a9       	ldd	r22, Y+53	; 0x35
    3664:	7e a9       	ldd	r23, Y+54	; 0x36
    3666:	8f a9       	ldd	r24, Y+55	; 0x37
    3668:	98 ad       	ldd	r25, Y+56	; 0x38
    366a:	20 e0       	ldi	r18, 0x00	; 0
    366c:	30 e0       	ldi	r19, 0x00	; 0
    366e:	4a ef       	ldi	r20, 0xFA	; 250
    3670:	54 e4       	ldi	r21, 0x44	; 68
    3672:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__mulsf3>
    3676:	dc 01       	movw	r26, r24
    3678:	cb 01       	movw	r24, r22
    367a:	89 ab       	std	Y+49, r24	; 0x31
    367c:	9a ab       	std	Y+50, r25	; 0x32
    367e:	ab ab       	std	Y+51, r26	; 0x33
    3680:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    3682:	69 a9       	ldd	r22, Y+49	; 0x31
    3684:	7a a9       	ldd	r23, Y+50	; 0x32
    3686:	8b a9       	ldd	r24, Y+51	; 0x33
    3688:	9c a9       	ldd	r25, Y+52	; 0x34
    368a:	20 e0       	ldi	r18, 0x00	; 0
    368c:	30 e0       	ldi	r19, 0x00	; 0
    368e:	40 e8       	ldi	r20, 0x80	; 128
    3690:	5f e3       	ldi	r21, 0x3F	; 63
    3692:	0e 94 0a 11 	call	0x2214	; 0x2214 <__ltsf2>
    3696:	88 23       	and	r24, r24
    3698:	2c f4       	brge	.+10     	; 0x36a4 <LCD_Init+0x324>
		__ticks = 1;
    369a:	81 e0       	ldi	r24, 0x01	; 1
    369c:	90 e0       	ldi	r25, 0x00	; 0
    369e:	98 ab       	std	Y+48, r25	; 0x30
    36a0:	8f a7       	std	Y+47, r24	; 0x2f
    36a2:	3f c0       	rjmp	.+126    	; 0x3722 <LCD_Init+0x3a2>
	else if (__tmp > 65535)
    36a4:	69 a9       	ldd	r22, Y+49	; 0x31
    36a6:	7a a9       	ldd	r23, Y+50	; 0x32
    36a8:	8b a9       	ldd	r24, Y+51	; 0x33
    36aa:	9c a9       	ldd	r25, Y+52	; 0x34
    36ac:	20 e0       	ldi	r18, 0x00	; 0
    36ae:	3f ef       	ldi	r19, 0xFF	; 255
    36b0:	4f e7       	ldi	r20, 0x7F	; 127
    36b2:	57 e4       	ldi	r21, 0x47	; 71
    36b4:	0e 94 aa 10 	call	0x2154	; 0x2154 <__gtsf2>
    36b8:	18 16       	cp	r1, r24
    36ba:	4c f5       	brge	.+82     	; 0x370e <LCD_Init+0x38e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    36bc:	6d a9       	ldd	r22, Y+53	; 0x35
    36be:	7e a9       	ldd	r23, Y+54	; 0x36
    36c0:	8f a9       	ldd	r24, Y+55	; 0x37
    36c2:	98 ad       	ldd	r25, Y+56	; 0x38
    36c4:	20 e0       	ldi	r18, 0x00	; 0
    36c6:	30 e0       	ldi	r19, 0x00	; 0
    36c8:	40 e2       	ldi	r20, 0x20	; 32
    36ca:	51 e4       	ldi	r21, 0x41	; 65
    36cc:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__mulsf3>
    36d0:	dc 01       	movw	r26, r24
    36d2:	cb 01       	movw	r24, r22
    36d4:	bc 01       	movw	r22, r24
    36d6:	cd 01       	movw	r24, r26
    36d8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    36dc:	dc 01       	movw	r26, r24
    36de:	cb 01       	movw	r24, r22
    36e0:	98 ab       	std	Y+48, r25	; 0x30
    36e2:	8f a7       	std	Y+47, r24	; 0x2f
    36e4:	0f c0       	rjmp	.+30     	; 0x3704 <LCD_Init+0x384>
    36e6:	88 ec       	ldi	r24, 0xC8	; 200
    36e8:	90 e0       	ldi	r25, 0x00	; 0
    36ea:	9e a7       	std	Y+46, r25	; 0x2e
    36ec:	8d a7       	std	Y+45, r24	; 0x2d
    36ee:	8d a5       	ldd	r24, Y+45	; 0x2d
    36f0:	9e a5       	ldd	r25, Y+46	; 0x2e
    36f2:	01 97       	sbiw	r24, 0x01	; 1
    36f4:	f1 f7       	brne	.-4      	; 0x36f2 <LCD_Init+0x372>
    36f6:	9e a7       	std	Y+46, r25	; 0x2e
    36f8:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    36fa:	8f a5       	ldd	r24, Y+47	; 0x2f
    36fc:	98 a9       	ldd	r25, Y+48	; 0x30
    36fe:	01 97       	sbiw	r24, 0x01	; 1
    3700:	98 ab       	std	Y+48, r25	; 0x30
    3702:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3704:	8f a5       	ldd	r24, Y+47	; 0x2f
    3706:	98 a9       	ldd	r25, Y+48	; 0x30
    3708:	00 97       	sbiw	r24, 0x00	; 0
    370a:	69 f7       	brne	.-38     	; 0x36e6 <LCD_Init+0x366>
    370c:	14 c0       	rjmp	.+40     	; 0x3736 <LCD_Init+0x3b6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    370e:	69 a9       	ldd	r22, Y+49	; 0x31
    3710:	7a a9       	ldd	r23, Y+50	; 0x32
    3712:	8b a9       	ldd	r24, Y+51	; 0x33
    3714:	9c a9       	ldd	r25, Y+52	; 0x34
    3716:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    371a:	dc 01       	movw	r26, r24
    371c:	cb 01       	movw	r24, r22
    371e:	98 ab       	std	Y+48, r25	; 0x30
    3720:	8f a7       	std	Y+47, r24	; 0x2f
    3722:	8f a5       	ldd	r24, Y+47	; 0x2f
    3724:	98 a9       	ldd	r25, Y+48	; 0x30
    3726:	9c a7       	std	Y+44, r25	; 0x2c
    3728:	8b a7       	std	Y+43, r24	; 0x2b
    372a:	8b a5       	ldd	r24, Y+43	; 0x2b
    372c:	9c a5       	ldd	r25, Y+44	; 0x2c
    372e:	01 97       	sbiw	r24, 0x01	; 1
    3730:	f1 f7       	brne	.-4      	; 0x372e <LCD_Init+0x3ae>
    3732:	9c a7       	std	Y+44, r25	; 0x2c
    3734:	8b a7       	std	Y+43, r24	; 0x2b
    _delay_ms(1);
    LCD_sendCommand(CURSOR_ON);
    3736:	8e e0       	ldi	r24, 0x0E	; 14
    3738:	0e 94 06 1d 	call	0x3a0c	; 0x3a0c <LCD_sendCommand>
    373c:	80 e0       	ldi	r24, 0x00	; 0
    373e:	90 e0       	ldi	r25, 0x00	; 0
    3740:	a0 e8       	ldi	r26, 0x80	; 128
    3742:	bf e3       	ldi	r27, 0x3F	; 63
    3744:	8f a3       	std	Y+39, r24	; 0x27
    3746:	98 a7       	std	Y+40, r25	; 0x28
    3748:	a9 a7       	std	Y+41, r26	; 0x29
    374a:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    374c:	6f a1       	ldd	r22, Y+39	; 0x27
    374e:	78 a5       	ldd	r23, Y+40	; 0x28
    3750:	89 a5       	ldd	r24, Y+41	; 0x29
    3752:	9a a5       	ldd	r25, Y+42	; 0x2a
    3754:	20 e0       	ldi	r18, 0x00	; 0
    3756:	30 e0       	ldi	r19, 0x00	; 0
    3758:	4a ef       	ldi	r20, 0xFA	; 250
    375a:	54 e4       	ldi	r21, 0x44	; 68
    375c:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__mulsf3>
    3760:	dc 01       	movw	r26, r24
    3762:	cb 01       	movw	r24, r22
    3764:	8b a3       	std	Y+35, r24	; 0x23
    3766:	9c a3       	std	Y+36, r25	; 0x24
    3768:	ad a3       	std	Y+37, r26	; 0x25
    376a:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    376c:	6b a1       	ldd	r22, Y+35	; 0x23
    376e:	7c a1       	ldd	r23, Y+36	; 0x24
    3770:	8d a1       	ldd	r24, Y+37	; 0x25
    3772:	9e a1       	ldd	r25, Y+38	; 0x26
    3774:	20 e0       	ldi	r18, 0x00	; 0
    3776:	30 e0       	ldi	r19, 0x00	; 0
    3778:	40 e8       	ldi	r20, 0x80	; 128
    377a:	5f e3       	ldi	r21, 0x3F	; 63
    377c:	0e 94 0a 11 	call	0x2214	; 0x2214 <__ltsf2>
    3780:	88 23       	and	r24, r24
    3782:	2c f4       	brge	.+10     	; 0x378e <LCD_Init+0x40e>
		__ticks = 1;
    3784:	81 e0       	ldi	r24, 0x01	; 1
    3786:	90 e0       	ldi	r25, 0x00	; 0
    3788:	9a a3       	std	Y+34, r25	; 0x22
    378a:	89 a3       	std	Y+33, r24	; 0x21
    378c:	3f c0       	rjmp	.+126    	; 0x380c <LCD_Init+0x48c>
	else if (__tmp > 65535)
    378e:	6b a1       	ldd	r22, Y+35	; 0x23
    3790:	7c a1       	ldd	r23, Y+36	; 0x24
    3792:	8d a1       	ldd	r24, Y+37	; 0x25
    3794:	9e a1       	ldd	r25, Y+38	; 0x26
    3796:	20 e0       	ldi	r18, 0x00	; 0
    3798:	3f ef       	ldi	r19, 0xFF	; 255
    379a:	4f e7       	ldi	r20, 0x7F	; 127
    379c:	57 e4       	ldi	r21, 0x47	; 71
    379e:	0e 94 aa 10 	call	0x2154	; 0x2154 <__gtsf2>
    37a2:	18 16       	cp	r1, r24
    37a4:	4c f5       	brge	.+82     	; 0x37f8 <LCD_Init+0x478>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    37a6:	6f a1       	ldd	r22, Y+39	; 0x27
    37a8:	78 a5       	ldd	r23, Y+40	; 0x28
    37aa:	89 a5       	ldd	r24, Y+41	; 0x29
    37ac:	9a a5       	ldd	r25, Y+42	; 0x2a
    37ae:	20 e0       	ldi	r18, 0x00	; 0
    37b0:	30 e0       	ldi	r19, 0x00	; 0
    37b2:	40 e2       	ldi	r20, 0x20	; 32
    37b4:	51 e4       	ldi	r21, 0x41	; 65
    37b6:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__mulsf3>
    37ba:	dc 01       	movw	r26, r24
    37bc:	cb 01       	movw	r24, r22
    37be:	bc 01       	movw	r22, r24
    37c0:	cd 01       	movw	r24, r26
    37c2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    37c6:	dc 01       	movw	r26, r24
    37c8:	cb 01       	movw	r24, r22
    37ca:	9a a3       	std	Y+34, r25	; 0x22
    37cc:	89 a3       	std	Y+33, r24	; 0x21
    37ce:	0f c0       	rjmp	.+30     	; 0x37ee <LCD_Init+0x46e>
    37d0:	88 ec       	ldi	r24, 0xC8	; 200
    37d2:	90 e0       	ldi	r25, 0x00	; 0
    37d4:	98 a3       	std	Y+32, r25	; 0x20
    37d6:	8f 8f       	std	Y+31, r24	; 0x1f
    37d8:	8f 8d       	ldd	r24, Y+31	; 0x1f
    37da:	98 a1       	ldd	r25, Y+32	; 0x20
    37dc:	01 97       	sbiw	r24, 0x01	; 1
    37de:	f1 f7       	brne	.-4      	; 0x37dc <LCD_Init+0x45c>
    37e0:	98 a3       	std	Y+32, r25	; 0x20
    37e2:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    37e4:	89 a1       	ldd	r24, Y+33	; 0x21
    37e6:	9a a1       	ldd	r25, Y+34	; 0x22
    37e8:	01 97       	sbiw	r24, 0x01	; 1
    37ea:	9a a3       	std	Y+34, r25	; 0x22
    37ec:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    37ee:	89 a1       	ldd	r24, Y+33	; 0x21
    37f0:	9a a1       	ldd	r25, Y+34	; 0x22
    37f2:	00 97       	sbiw	r24, 0x00	; 0
    37f4:	69 f7       	brne	.-38     	; 0x37d0 <LCD_Init+0x450>
    37f6:	14 c0       	rjmp	.+40     	; 0x3820 <LCD_Init+0x4a0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    37f8:	6b a1       	ldd	r22, Y+35	; 0x23
    37fa:	7c a1       	ldd	r23, Y+36	; 0x24
    37fc:	8d a1       	ldd	r24, Y+37	; 0x25
    37fe:	9e a1       	ldd	r25, Y+38	; 0x26
    3800:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3804:	dc 01       	movw	r26, r24
    3806:	cb 01       	movw	r24, r22
    3808:	9a a3       	std	Y+34, r25	; 0x22
    380a:	89 a3       	std	Y+33, r24	; 0x21
    380c:	89 a1       	ldd	r24, Y+33	; 0x21
    380e:	9a a1       	ldd	r25, Y+34	; 0x22
    3810:	9e 8f       	std	Y+30, r25	; 0x1e
    3812:	8d 8f       	std	Y+29, r24	; 0x1d
    3814:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3816:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3818:	01 97       	sbiw	r24, 0x01	; 1
    381a:	f1 f7       	brne	.-4      	; 0x3818 <LCD_Init+0x498>
    381c:	9e 8f       	std	Y+30, r25	; 0x1e
    381e:	8d 8f       	std	Y+29, r24	; 0x1d
    _delay_ms(1);
    LCD_sendCommand(LCD_COM_CLEAR);
    3820:	81 e0       	ldi	r24, 0x01	; 1
    3822:	0e 94 06 1d 	call	0x3a0c	; 0x3a0c <LCD_sendCommand>
    3826:	80 e0       	ldi	r24, 0x00	; 0
    3828:	90 e0       	ldi	r25, 0x00	; 0
    382a:	a0 e0       	ldi	r26, 0x00	; 0
    382c:	b0 e4       	ldi	r27, 0x40	; 64
    382e:	89 8f       	std	Y+25, r24	; 0x19
    3830:	9a 8f       	std	Y+26, r25	; 0x1a
    3832:	ab 8f       	std	Y+27, r26	; 0x1b
    3834:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3836:	69 8d       	ldd	r22, Y+25	; 0x19
    3838:	7a 8d       	ldd	r23, Y+26	; 0x1a
    383a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    383c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    383e:	20 e0       	ldi	r18, 0x00	; 0
    3840:	30 e0       	ldi	r19, 0x00	; 0
    3842:	4a ef       	ldi	r20, 0xFA	; 250
    3844:	54 e4       	ldi	r21, 0x44	; 68
    3846:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__mulsf3>
    384a:	dc 01       	movw	r26, r24
    384c:	cb 01       	movw	r24, r22
    384e:	8d 8b       	std	Y+21, r24	; 0x15
    3850:	9e 8b       	std	Y+22, r25	; 0x16
    3852:	af 8b       	std	Y+23, r26	; 0x17
    3854:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3856:	6d 89       	ldd	r22, Y+21	; 0x15
    3858:	7e 89       	ldd	r23, Y+22	; 0x16
    385a:	8f 89       	ldd	r24, Y+23	; 0x17
    385c:	98 8d       	ldd	r25, Y+24	; 0x18
    385e:	20 e0       	ldi	r18, 0x00	; 0
    3860:	30 e0       	ldi	r19, 0x00	; 0
    3862:	40 e8       	ldi	r20, 0x80	; 128
    3864:	5f e3       	ldi	r21, 0x3F	; 63
    3866:	0e 94 0a 11 	call	0x2214	; 0x2214 <__ltsf2>
    386a:	88 23       	and	r24, r24
    386c:	2c f4       	brge	.+10     	; 0x3878 <LCD_Init+0x4f8>
		__ticks = 1;
    386e:	81 e0       	ldi	r24, 0x01	; 1
    3870:	90 e0       	ldi	r25, 0x00	; 0
    3872:	9c 8b       	std	Y+20, r25	; 0x14
    3874:	8b 8b       	std	Y+19, r24	; 0x13
    3876:	3f c0       	rjmp	.+126    	; 0x38f6 <LCD_Init+0x576>
	else if (__tmp > 65535)
    3878:	6d 89       	ldd	r22, Y+21	; 0x15
    387a:	7e 89       	ldd	r23, Y+22	; 0x16
    387c:	8f 89       	ldd	r24, Y+23	; 0x17
    387e:	98 8d       	ldd	r25, Y+24	; 0x18
    3880:	20 e0       	ldi	r18, 0x00	; 0
    3882:	3f ef       	ldi	r19, 0xFF	; 255
    3884:	4f e7       	ldi	r20, 0x7F	; 127
    3886:	57 e4       	ldi	r21, 0x47	; 71
    3888:	0e 94 aa 10 	call	0x2154	; 0x2154 <__gtsf2>
    388c:	18 16       	cp	r1, r24
    388e:	4c f5       	brge	.+82     	; 0x38e2 <LCD_Init+0x562>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3890:	69 8d       	ldd	r22, Y+25	; 0x19
    3892:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3894:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3896:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3898:	20 e0       	ldi	r18, 0x00	; 0
    389a:	30 e0       	ldi	r19, 0x00	; 0
    389c:	40 e2       	ldi	r20, 0x20	; 32
    389e:	51 e4       	ldi	r21, 0x41	; 65
    38a0:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__mulsf3>
    38a4:	dc 01       	movw	r26, r24
    38a6:	cb 01       	movw	r24, r22
    38a8:	bc 01       	movw	r22, r24
    38aa:	cd 01       	movw	r24, r26
    38ac:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    38b0:	dc 01       	movw	r26, r24
    38b2:	cb 01       	movw	r24, r22
    38b4:	9c 8b       	std	Y+20, r25	; 0x14
    38b6:	8b 8b       	std	Y+19, r24	; 0x13
    38b8:	0f c0       	rjmp	.+30     	; 0x38d8 <LCD_Init+0x558>
    38ba:	88 ec       	ldi	r24, 0xC8	; 200
    38bc:	90 e0       	ldi	r25, 0x00	; 0
    38be:	9a 8b       	std	Y+18, r25	; 0x12
    38c0:	89 8b       	std	Y+17, r24	; 0x11
    38c2:	89 89       	ldd	r24, Y+17	; 0x11
    38c4:	9a 89       	ldd	r25, Y+18	; 0x12
    38c6:	01 97       	sbiw	r24, 0x01	; 1
    38c8:	f1 f7       	brne	.-4      	; 0x38c6 <LCD_Init+0x546>
    38ca:	9a 8b       	std	Y+18, r25	; 0x12
    38cc:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    38ce:	8b 89       	ldd	r24, Y+19	; 0x13
    38d0:	9c 89       	ldd	r25, Y+20	; 0x14
    38d2:	01 97       	sbiw	r24, 0x01	; 1
    38d4:	9c 8b       	std	Y+20, r25	; 0x14
    38d6:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    38d8:	8b 89       	ldd	r24, Y+19	; 0x13
    38da:	9c 89       	ldd	r25, Y+20	; 0x14
    38dc:	00 97       	sbiw	r24, 0x00	; 0
    38de:	69 f7       	brne	.-38     	; 0x38ba <LCD_Init+0x53a>
    38e0:	14 c0       	rjmp	.+40     	; 0x390a <LCD_Init+0x58a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    38e2:	6d 89       	ldd	r22, Y+21	; 0x15
    38e4:	7e 89       	ldd	r23, Y+22	; 0x16
    38e6:	8f 89       	ldd	r24, Y+23	; 0x17
    38e8:	98 8d       	ldd	r25, Y+24	; 0x18
    38ea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    38ee:	dc 01       	movw	r26, r24
    38f0:	cb 01       	movw	r24, r22
    38f2:	9c 8b       	std	Y+20, r25	; 0x14
    38f4:	8b 8b       	std	Y+19, r24	; 0x13
    38f6:	8b 89       	ldd	r24, Y+19	; 0x13
    38f8:	9c 89       	ldd	r25, Y+20	; 0x14
    38fa:	98 8b       	std	Y+16, r25	; 0x10
    38fc:	8f 87       	std	Y+15, r24	; 0x0f
    38fe:	8f 85       	ldd	r24, Y+15	; 0x0f
    3900:	98 89       	ldd	r25, Y+16	; 0x10
    3902:	01 97       	sbiw	r24, 0x01	; 1
    3904:	f1 f7       	brne	.-4      	; 0x3902 <LCD_Init+0x582>
    3906:	98 8b       	std	Y+16, r25	; 0x10
    3908:	8f 87       	std	Y+15, r24	; 0x0f
    _delay_ms(2);
    LCD_sendCommand(LCD_COM_ENTRYMODE);
    390a:	86 e0       	ldi	r24, 0x06	; 6
    390c:	0e 94 06 1d 	call	0x3a0c	; 0x3a0c <LCD_sendCommand>
    3910:	80 e0       	ldi	r24, 0x00	; 0
    3912:	90 e0       	ldi	r25, 0x00	; 0
    3914:	a0 e8       	ldi	r26, 0x80	; 128
    3916:	bf e3       	ldi	r27, 0x3F	; 63
    3918:	8b 87       	std	Y+11, r24	; 0x0b
    391a:	9c 87       	std	Y+12, r25	; 0x0c
    391c:	ad 87       	std	Y+13, r26	; 0x0d
    391e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3920:	6b 85       	ldd	r22, Y+11	; 0x0b
    3922:	7c 85       	ldd	r23, Y+12	; 0x0c
    3924:	8d 85       	ldd	r24, Y+13	; 0x0d
    3926:	9e 85       	ldd	r25, Y+14	; 0x0e
    3928:	20 e0       	ldi	r18, 0x00	; 0
    392a:	30 e0       	ldi	r19, 0x00	; 0
    392c:	4a ef       	ldi	r20, 0xFA	; 250
    392e:	54 e4       	ldi	r21, 0x44	; 68
    3930:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__mulsf3>
    3934:	dc 01       	movw	r26, r24
    3936:	cb 01       	movw	r24, r22
    3938:	8f 83       	std	Y+7, r24	; 0x07
    393a:	98 87       	std	Y+8, r25	; 0x08
    393c:	a9 87       	std	Y+9, r26	; 0x09
    393e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3940:	6f 81       	ldd	r22, Y+7	; 0x07
    3942:	78 85       	ldd	r23, Y+8	; 0x08
    3944:	89 85       	ldd	r24, Y+9	; 0x09
    3946:	9a 85       	ldd	r25, Y+10	; 0x0a
    3948:	20 e0       	ldi	r18, 0x00	; 0
    394a:	30 e0       	ldi	r19, 0x00	; 0
    394c:	40 e8       	ldi	r20, 0x80	; 128
    394e:	5f e3       	ldi	r21, 0x3F	; 63
    3950:	0e 94 0a 11 	call	0x2214	; 0x2214 <__ltsf2>
    3954:	88 23       	and	r24, r24
    3956:	2c f4       	brge	.+10     	; 0x3962 <LCD_Init+0x5e2>
		__ticks = 1;
    3958:	81 e0       	ldi	r24, 0x01	; 1
    395a:	90 e0       	ldi	r25, 0x00	; 0
    395c:	9e 83       	std	Y+6, r25	; 0x06
    395e:	8d 83       	std	Y+5, r24	; 0x05
    3960:	3f c0       	rjmp	.+126    	; 0x39e0 <LCD_Init+0x660>
	else if (__tmp > 65535)
    3962:	6f 81       	ldd	r22, Y+7	; 0x07
    3964:	78 85       	ldd	r23, Y+8	; 0x08
    3966:	89 85       	ldd	r24, Y+9	; 0x09
    3968:	9a 85       	ldd	r25, Y+10	; 0x0a
    396a:	20 e0       	ldi	r18, 0x00	; 0
    396c:	3f ef       	ldi	r19, 0xFF	; 255
    396e:	4f e7       	ldi	r20, 0x7F	; 127
    3970:	57 e4       	ldi	r21, 0x47	; 71
    3972:	0e 94 aa 10 	call	0x2154	; 0x2154 <__gtsf2>
    3976:	18 16       	cp	r1, r24
    3978:	4c f5       	brge	.+82     	; 0x39cc <LCD_Init+0x64c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    397a:	6b 85       	ldd	r22, Y+11	; 0x0b
    397c:	7c 85       	ldd	r23, Y+12	; 0x0c
    397e:	8d 85       	ldd	r24, Y+13	; 0x0d
    3980:	9e 85       	ldd	r25, Y+14	; 0x0e
    3982:	20 e0       	ldi	r18, 0x00	; 0
    3984:	30 e0       	ldi	r19, 0x00	; 0
    3986:	40 e2       	ldi	r20, 0x20	; 32
    3988:	51 e4       	ldi	r21, 0x41	; 65
    398a:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__mulsf3>
    398e:	dc 01       	movw	r26, r24
    3990:	cb 01       	movw	r24, r22
    3992:	bc 01       	movw	r22, r24
    3994:	cd 01       	movw	r24, r26
    3996:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    399a:	dc 01       	movw	r26, r24
    399c:	cb 01       	movw	r24, r22
    399e:	9e 83       	std	Y+6, r25	; 0x06
    39a0:	8d 83       	std	Y+5, r24	; 0x05
    39a2:	0f c0       	rjmp	.+30     	; 0x39c2 <LCD_Init+0x642>
    39a4:	88 ec       	ldi	r24, 0xC8	; 200
    39a6:	90 e0       	ldi	r25, 0x00	; 0
    39a8:	9c 83       	std	Y+4, r25	; 0x04
    39aa:	8b 83       	std	Y+3, r24	; 0x03
    39ac:	8b 81       	ldd	r24, Y+3	; 0x03
    39ae:	9c 81       	ldd	r25, Y+4	; 0x04
    39b0:	01 97       	sbiw	r24, 0x01	; 1
    39b2:	f1 f7       	brne	.-4      	; 0x39b0 <LCD_Init+0x630>
    39b4:	9c 83       	std	Y+4, r25	; 0x04
    39b6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    39b8:	8d 81       	ldd	r24, Y+5	; 0x05
    39ba:	9e 81       	ldd	r25, Y+6	; 0x06
    39bc:	01 97       	sbiw	r24, 0x01	; 1
    39be:	9e 83       	std	Y+6, r25	; 0x06
    39c0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    39c2:	8d 81       	ldd	r24, Y+5	; 0x05
    39c4:	9e 81       	ldd	r25, Y+6	; 0x06
    39c6:	00 97       	sbiw	r24, 0x00	; 0
    39c8:	69 f7       	brne	.-38     	; 0x39a4 <LCD_Init+0x624>
    39ca:	14 c0       	rjmp	.+40     	; 0x39f4 <LCD_Init+0x674>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    39cc:	6f 81       	ldd	r22, Y+7	; 0x07
    39ce:	78 85       	ldd	r23, Y+8	; 0x08
    39d0:	89 85       	ldd	r24, Y+9	; 0x09
    39d2:	9a 85       	ldd	r25, Y+10	; 0x0a
    39d4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    39d8:	dc 01       	movw	r26, r24
    39da:	cb 01       	movw	r24, r22
    39dc:	9e 83       	std	Y+6, r25	; 0x06
    39de:	8d 83       	std	Y+5, r24	; 0x05
    39e0:	8d 81       	ldd	r24, Y+5	; 0x05
    39e2:	9e 81       	ldd	r25, Y+6	; 0x06
    39e4:	9a 83       	std	Y+2, r25	; 0x02
    39e6:	89 83       	std	Y+1, r24	; 0x01
    39e8:	89 81       	ldd	r24, Y+1	; 0x01
    39ea:	9a 81       	ldd	r25, Y+2	; 0x02
    39ec:	01 97       	sbiw	r24, 0x01	; 1
    39ee:	f1 f7       	brne	.-4      	; 0x39ec <LCD_Init+0x66c>
    39f0:	9a 83       	std	Y+2, r25	; 0x02
    39f2:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(1);
}
    39f4:	cc 5a       	subi	r28, 0xAC	; 172
    39f6:	df 4f       	sbci	r29, 0xFF	; 255
    39f8:	0f b6       	in	r0, 0x3f	; 63
    39fa:	f8 94       	cli
    39fc:	de bf       	out	0x3e, r29	; 62
    39fe:	0f be       	out	0x3f, r0	; 63
    3a00:	cd bf       	out	0x3d, r28	; 61
    3a02:	cf 91       	pop	r28
    3a04:	df 91       	pop	r29
    3a06:	1f 91       	pop	r17
    3a08:	0f 91       	pop	r16
    3a0a:	08 95       	ret

00003a0c <LCD_sendCommand>:

void LCD_sendCommand(u8_t command)
{
    3a0c:	df 93       	push	r29
    3a0e:	cf 93       	push	r28
    3a10:	cd b7       	in	r28, 0x3d	; 61
    3a12:	de b7       	in	r29, 0x3e	; 62
    3a14:	e9 97       	sbiw	r28, 0x39	; 57
    3a16:	0f b6       	in	r0, 0x3f	; 63
    3a18:	f8 94       	cli
    3a1a:	de bf       	out	0x3e, r29	; 62
    3a1c:	0f be       	out	0x3f, r0	; 63
    3a1e:	cd bf       	out	0x3d, r28	; 61
    3a20:	89 af       	std	Y+57, r24	; 0x39
    DIO_setPin(LCD_RS_PORT, LCD_RS_PIN, LOW);
    3a22:	80 e0       	ldi	r24, 0x00	; 0
    3a24:	63 e0       	ldi	r22, 0x03	; 3
    3a26:	40 e0       	ldi	r20, 0x00	; 0
    3a28:	0e 94 c4 14 	call	0x2988	; 0x2988 <DIO_setPin>
    DIO_setPin(LCD_4BITS_PORT, LCD_4BITS_PIN1, GET_BIT(command, 4));
    3a2c:	89 ad       	ldd	r24, Y+57	; 0x39
    3a2e:	82 95       	swap	r24
    3a30:	8f 70       	andi	r24, 0x0F	; 15
    3a32:	98 2f       	mov	r25, r24
    3a34:	91 70       	andi	r25, 0x01	; 1
    3a36:	81 e0       	ldi	r24, 0x01	; 1
    3a38:	60 e0       	ldi	r22, 0x00	; 0
    3a3a:	49 2f       	mov	r20, r25
    3a3c:	0e 94 c4 14 	call	0x2988	; 0x2988 <DIO_setPin>
    DIO_setPin(LCD_4BITS_PORT, LCD_4BITS_PIN2, GET_BIT(command, 5));
    3a40:	89 ad       	ldd	r24, Y+57	; 0x39
    3a42:	82 95       	swap	r24
    3a44:	86 95       	lsr	r24
    3a46:	87 70       	andi	r24, 0x07	; 7
    3a48:	98 2f       	mov	r25, r24
    3a4a:	91 70       	andi	r25, 0x01	; 1
    3a4c:	81 e0       	ldi	r24, 0x01	; 1
    3a4e:	61 e0       	ldi	r22, 0x01	; 1
    3a50:	49 2f       	mov	r20, r25
    3a52:	0e 94 c4 14 	call	0x2988	; 0x2988 <DIO_setPin>
    DIO_setPin(LCD_4BITS_PORT, LCD_4BITS_PIN3, GET_BIT(command, 6));
    3a56:	89 ad       	ldd	r24, Y+57	; 0x39
    3a58:	82 95       	swap	r24
    3a5a:	86 95       	lsr	r24
    3a5c:	86 95       	lsr	r24
    3a5e:	83 70       	andi	r24, 0x03	; 3
    3a60:	98 2f       	mov	r25, r24
    3a62:	91 70       	andi	r25, 0x01	; 1
    3a64:	81 e0       	ldi	r24, 0x01	; 1
    3a66:	62 e0       	ldi	r22, 0x02	; 2
    3a68:	49 2f       	mov	r20, r25
    3a6a:	0e 94 c4 14 	call	0x2988	; 0x2988 <DIO_setPin>
    DIO_setPin(LCD_4BITS_PORT, LCD_4BITS_PIN4, GET_BIT(command, 7));
    3a6e:	89 ad       	ldd	r24, Y+57	; 0x39
    3a70:	98 2f       	mov	r25, r24
    3a72:	99 1f       	adc	r25, r25
    3a74:	99 27       	eor	r25, r25
    3a76:	99 1f       	adc	r25, r25
    3a78:	81 e0       	ldi	r24, 0x01	; 1
    3a7a:	64 e0       	ldi	r22, 0x04	; 4
    3a7c:	49 2f       	mov	r20, r25
    3a7e:	0e 94 c4 14 	call	0x2988	; 0x2988 <DIO_setPin>

    DIO_setPin(LCD_E_PORT, LCD_E_PIN, HIGH);
    3a82:	80 e0       	ldi	r24, 0x00	; 0
    3a84:	62 e0       	ldi	r22, 0x02	; 2
    3a86:	41 e0       	ldi	r20, 0x01	; 1
    3a88:	0e 94 c4 14 	call	0x2988	; 0x2988 <DIO_setPin>
    3a8c:	80 e0       	ldi	r24, 0x00	; 0
    3a8e:	90 e0       	ldi	r25, 0x00	; 0
    3a90:	a0 e8       	ldi	r26, 0x80	; 128
    3a92:	bf e3       	ldi	r27, 0x3F	; 63
    3a94:	8d ab       	std	Y+53, r24	; 0x35
    3a96:	9e ab       	std	Y+54, r25	; 0x36
    3a98:	af ab       	std	Y+55, r26	; 0x37
    3a9a:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3a9c:	6d a9       	ldd	r22, Y+53	; 0x35
    3a9e:	7e a9       	ldd	r23, Y+54	; 0x36
    3aa0:	8f a9       	ldd	r24, Y+55	; 0x37
    3aa2:	98 ad       	ldd	r25, Y+56	; 0x38
    3aa4:	20 e0       	ldi	r18, 0x00	; 0
    3aa6:	30 e0       	ldi	r19, 0x00	; 0
    3aa8:	4a ef       	ldi	r20, 0xFA	; 250
    3aaa:	54 e4       	ldi	r21, 0x44	; 68
    3aac:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__mulsf3>
    3ab0:	dc 01       	movw	r26, r24
    3ab2:	cb 01       	movw	r24, r22
    3ab4:	89 ab       	std	Y+49, r24	; 0x31
    3ab6:	9a ab       	std	Y+50, r25	; 0x32
    3ab8:	ab ab       	std	Y+51, r26	; 0x33
    3aba:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    3abc:	69 a9       	ldd	r22, Y+49	; 0x31
    3abe:	7a a9       	ldd	r23, Y+50	; 0x32
    3ac0:	8b a9       	ldd	r24, Y+51	; 0x33
    3ac2:	9c a9       	ldd	r25, Y+52	; 0x34
    3ac4:	20 e0       	ldi	r18, 0x00	; 0
    3ac6:	30 e0       	ldi	r19, 0x00	; 0
    3ac8:	40 e8       	ldi	r20, 0x80	; 128
    3aca:	5f e3       	ldi	r21, 0x3F	; 63
    3acc:	0e 94 0a 11 	call	0x2214	; 0x2214 <__ltsf2>
    3ad0:	88 23       	and	r24, r24
    3ad2:	2c f4       	brge	.+10     	; 0x3ade <LCD_sendCommand+0xd2>
		__ticks = 1;
    3ad4:	81 e0       	ldi	r24, 0x01	; 1
    3ad6:	90 e0       	ldi	r25, 0x00	; 0
    3ad8:	98 ab       	std	Y+48, r25	; 0x30
    3ada:	8f a7       	std	Y+47, r24	; 0x2f
    3adc:	3f c0       	rjmp	.+126    	; 0x3b5c <LCD_sendCommand+0x150>
	else if (__tmp > 65535)
    3ade:	69 a9       	ldd	r22, Y+49	; 0x31
    3ae0:	7a a9       	ldd	r23, Y+50	; 0x32
    3ae2:	8b a9       	ldd	r24, Y+51	; 0x33
    3ae4:	9c a9       	ldd	r25, Y+52	; 0x34
    3ae6:	20 e0       	ldi	r18, 0x00	; 0
    3ae8:	3f ef       	ldi	r19, 0xFF	; 255
    3aea:	4f e7       	ldi	r20, 0x7F	; 127
    3aec:	57 e4       	ldi	r21, 0x47	; 71
    3aee:	0e 94 aa 10 	call	0x2154	; 0x2154 <__gtsf2>
    3af2:	18 16       	cp	r1, r24
    3af4:	4c f5       	brge	.+82     	; 0x3b48 <LCD_sendCommand+0x13c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3af6:	6d a9       	ldd	r22, Y+53	; 0x35
    3af8:	7e a9       	ldd	r23, Y+54	; 0x36
    3afa:	8f a9       	ldd	r24, Y+55	; 0x37
    3afc:	98 ad       	ldd	r25, Y+56	; 0x38
    3afe:	20 e0       	ldi	r18, 0x00	; 0
    3b00:	30 e0       	ldi	r19, 0x00	; 0
    3b02:	40 e2       	ldi	r20, 0x20	; 32
    3b04:	51 e4       	ldi	r21, 0x41	; 65
    3b06:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__mulsf3>
    3b0a:	dc 01       	movw	r26, r24
    3b0c:	cb 01       	movw	r24, r22
    3b0e:	bc 01       	movw	r22, r24
    3b10:	cd 01       	movw	r24, r26
    3b12:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3b16:	dc 01       	movw	r26, r24
    3b18:	cb 01       	movw	r24, r22
    3b1a:	98 ab       	std	Y+48, r25	; 0x30
    3b1c:	8f a7       	std	Y+47, r24	; 0x2f
    3b1e:	0f c0       	rjmp	.+30     	; 0x3b3e <LCD_sendCommand+0x132>
    3b20:	88 ec       	ldi	r24, 0xC8	; 200
    3b22:	90 e0       	ldi	r25, 0x00	; 0
    3b24:	9e a7       	std	Y+46, r25	; 0x2e
    3b26:	8d a7       	std	Y+45, r24	; 0x2d
    3b28:	8d a5       	ldd	r24, Y+45	; 0x2d
    3b2a:	9e a5       	ldd	r25, Y+46	; 0x2e
    3b2c:	01 97       	sbiw	r24, 0x01	; 1
    3b2e:	f1 f7       	brne	.-4      	; 0x3b2c <LCD_sendCommand+0x120>
    3b30:	9e a7       	std	Y+46, r25	; 0x2e
    3b32:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3b34:	8f a5       	ldd	r24, Y+47	; 0x2f
    3b36:	98 a9       	ldd	r25, Y+48	; 0x30
    3b38:	01 97       	sbiw	r24, 0x01	; 1
    3b3a:	98 ab       	std	Y+48, r25	; 0x30
    3b3c:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3b3e:	8f a5       	ldd	r24, Y+47	; 0x2f
    3b40:	98 a9       	ldd	r25, Y+48	; 0x30
    3b42:	00 97       	sbiw	r24, 0x00	; 0
    3b44:	69 f7       	brne	.-38     	; 0x3b20 <LCD_sendCommand+0x114>
    3b46:	14 c0       	rjmp	.+40     	; 0x3b70 <LCD_sendCommand+0x164>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3b48:	69 a9       	ldd	r22, Y+49	; 0x31
    3b4a:	7a a9       	ldd	r23, Y+50	; 0x32
    3b4c:	8b a9       	ldd	r24, Y+51	; 0x33
    3b4e:	9c a9       	ldd	r25, Y+52	; 0x34
    3b50:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3b54:	dc 01       	movw	r26, r24
    3b56:	cb 01       	movw	r24, r22
    3b58:	98 ab       	std	Y+48, r25	; 0x30
    3b5a:	8f a7       	std	Y+47, r24	; 0x2f
    3b5c:	8f a5       	ldd	r24, Y+47	; 0x2f
    3b5e:	98 a9       	ldd	r25, Y+48	; 0x30
    3b60:	9c a7       	std	Y+44, r25	; 0x2c
    3b62:	8b a7       	std	Y+43, r24	; 0x2b
    3b64:	8b a5       	ldd	r24, Y+43	; 0x2b
    3b66:	9c a5       	ldd	r25, Y+44	; 0x2c
    3b68:	01 97       	sbiw	r24, 0x01	; 1
    3b6a:	f1 f7       	brne	.-4      	; 0x3b68 <LCD_sendCommand+0x15c>
    3b6c:	9c a7       	std	Y+44, r25	; 0x2c
    3b6e:	8b a7       	std	Y+43, r24	; 0x2b
    _delay_ms(1);
    DIO_setPin(LCD_E_PORT, LCD_E_PIN, LOW);
    3b70:	80 e0       	ldi	r24, 0x00	; 0
    3b72:	62 e0       	ldi	r22, 0x02	; 2
    3b74:	40 e0       	ldi	r20, 0x00	; 0
    3b76:	0e 94 c4 14 	call	0x2988	; 0x2988 <DIO_setPin>
    3b7a:	80 e0       	ldi	r24, 0x00	; 0
    3b7c:	90 e0       	ldi	r25, 0x00	; 0
    3b7e:	a0 e8       	ldi	r26, 0x80	; 128
    3b80:	bf e3       	ldi	r27, 0x3F	; 63
    3b82:	8f a3       	std	Y+39, r24	; 0x27
    3b84:	98 a7       	std	Y+40, r25	; 0x28
    3b86:	a9 a7       	std	Y+41, r26	; 0x29
    3b88:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3b8a:	6f a1       	ldd	r22, Y+39	; 0x27
    3b8c:	78 a5       	ldd	r23, Y+40	; 0x28
    3b8e:	89 a5       	ldd	r24, Y+41	; 0x29
    3b90:	9a a5       	ldd	r25, Y+42	; 0x2a
    3b92:	20 e0       	ldi	r18, 0x00	; 0
    3b94:	30 e0       	ldi	r19, 0x00	; 0
    3b96:	4a ef       	ldi	r20, 0xFA	; 250
    3b98:	54 e4       	ldi	r21, 0x44	; 68
    3b9a:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__mulsf3>
    3b9e:	dc 01       	movw	r26, r24
    3ba0:	cb 01       	movw	r24, r22
    3ba2:	8b a3       	std	Y+35, r24	; 0x23
    3ba4:	9c a3       	std	Y+36, r25	; 0x24
    3ba6:	ad a3       	std	Y+37, r26	; 0x25
    3ba8:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    3baa:	6b a1       	ldd	r22, Y+35	; 0x23
    3bac:	7c a1       	ldd	r23, Y+36	; 0x24
    3bae:	8d a1       	ldd	r24, Y+37	; 0x25
    3bb0:	9e a1       	ldd	r25, Y+38	; 0x26
    3bb2:	20 e0       	ldi	r18, 0x00	; 0
    3bb4:	30 e0       	ldi	r19, 0x00	; 0
    3bb6:	40 e8       	ldi	r20, 0x80	; 128
    3bb8:	5f e3       	ldi	r21, 0x3F	; 63
    3bba:	0e 94 0a 11 	call	0x2214	; 0x2214 <__ltsf2>
    3bbe:	88 23       	and	r24, r24
    3bc0:	2c f4       	brge	.+10     	; 0x3bcc <LCD_sendCommand+0x1c0>
		__ticks = 1;
    3bc2:	81 e0       	ldi	r24, 0x01	; 1
    3bc4:	90 e0       	ldi	r25, 0x00	; 0
    3bc6:	9a a3       	std	Y+34, r25	; 0x22
    3bc8:	89 a3       	std	Y+33, r24	; 0x21
    3bca:	3f c0       	rjmp	.+126    	; 0x3c4a <LCD_sendCommand+0x23e>
	else if (__tmp > 65535)
    3bcc:	6b a1       	ldd	r22, Y+35	; 0x23
    3bce:	7c a1       	ldd	r23, Y+36	; 0x24
    3bd0:	8d a1       	ldd	r24, Y+37	; 0x25
    3bd2:	9e a1       	ldd	r25, Y+38	; 0x26
    3bd4:	20 e0       	ldi	r18, 0x00	; 0
    3bd6:	3f ef       	ldi	r19, 0xFF	; 255
    3bd8:	4f e7       	ldi	r20, 0x7F	; 127
    3bda:	57 e4       	ldi	r21, 0x47	; 71
    3bdc:	0e 94 aa 10 	call	0x2154	; 0x2154 <__gtsf2>
    3be0:	18 16       	cp	r1, r24
    3be2:	4c f5       	brge	.+82     	; 0x3c36 <LCD_sendCommand+0x22a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3be4:	6f a1       	ldd	r22, Y+39	; 0x27
    3be6:	78 a5       	ldd	r23, Y+40	; 0x28
    3be8:	89 a5       	ldd	r24, Y+41	; 0x29
    3bea:	9a a5       	ldd	r25, Y+42	; 0x2a
    3bec:	20 e0       	ldi	r18, 0x00	; 0
    3bee:	30 e0       	ldi	r19, 0x00	; 0
    3bf0:	40 e2       	ldi	r20, 0x20	; 32
    3bf2:	51 e4       	ldi	r21, 0x41	; 65
    3bf4:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__mulsf3>
    3bf8:	dc 01       	movw	r26, r24
    3bfa:	cb 01       	movw	r24, r22
    3bfc:	bc 01       	movw	r22, r24
    3bfe:	cd 01       	movw	r24, r26
    3c00:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3c04:	dc 01       	movw	r26, r24
    3c06:	cb 01       	movw	r24, r22
    3c08:	9a a3       	std	Y+34, r25	; 0x22
    3c0a:	89 a3       	std	Y+33, r24	; 0x21
    3c0c:	0f c0       	rjmp	.+30     	; 0x3c2c <LCD_sendCommand+0x220>
    3c0e:	88 ec       	ldi	r24, 0xC8	; 200
    3c10:	90 e0       	ldi	r25, 0x00	; 0
    3c12:	98 a3       	std	Y+32, r25	; 0x20
    3c14:	8f 8f       	std	Y+31, r24	; 0x1f
    3c16:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3c18:	98 a1       	ldd	r25, Y+32	; 0x20
    3c1a:	01 97       	sbiw	r24, 0x01	; 1
    3c1c:	f1 f7       	brne	.-4      	; 0x3c1a <LCD_sendCommand+0x20e>
    3c1e:	98 a3       	std	Y+32, r25	; 0x20
    3c20:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3c22:	89 a1       	ldd	r24, Y+33	; 0x21
    3c24:	9a a1       	ldd	r25, Y+34	; 0x22
    3c26:	01 97       	sbiw	r24, 0x01	; 1
    3c28:	9a a3       	std	Y+34, r25	; 0x22
    3c2a:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3c2c:	89 a1       	ldd	r24, Y+33	; 0x21
    3c2e:	9a a1       	ldd	r25, Y+34	; 0x22
    3c30:	00 97       	sbiw	r24, 0x00	; 0
    3c32:	69 f7       	brne	.-38     	; 0x3c0e <LCD_sendCommand+0x202>
    3c34:	14 c0       	rjmp	.+40     	; 0x3c5e <LCD_sendCommand+0x252>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3c36:	6b a1       	ldd	r22, Y+35	; 0x23
    3c38:	7c a1       	ldd	r23, Y+36	; 0x24
    3c3a:	8d a1       	ldd	r24, Y+37	; 0x25
    3c3c:	9e a1       	ldd	r25, Y+38	; 0x26
    3c3e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3c42:	dc 01       	movw	r26, r24
    3c44:	cb 01       	movw	r24, r22
    3c46:	9a a3       	std	Y+34, r25	; 0x22
    3c48:	89 a3       	std	Y+33, r24	; 0x21
    3c4a:	89 a1       	ldd	r24, Y+33	; 0x21
    3c4c:	9a a1       	ldd	r25, Y+34	; 0x22
    3c4e:	9e 8f       	std	Y+30, r25	; 0x1e
    3c50:	8d 8f       	std	Y+29, r24	; 0x1d
    3c52:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3c54:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3c56:	01 97       	sbiw	r24, 0x01	; 1
    3c58:	f1 f7       	brne	.-4      	; 0x3c56 <LCD_sendCommand+0x24a>
    3c5a:	9e 8f       	std	Y+30, r25	; 0x1e
    3c5c:	8d 8f       	std	Y+29, r24	; 0x1d
    _delay_ms(1);

    DIO_setPin(LCD_4BITS_PORT, LCD_4BITS_PIN1, GET_BIT(command, 0));
    3c5e:	89 ad       	ldd	r24, Y+57	; 0x39
    3c60:	98 2f       	mov	r25, r24
    3c62:	91 70       	andi	r25, 0x01	; 1
    3c64:	81 e0       	ldi	r24, 0x01	; 1
    3c66:	60 e0       	ldi	r22, 0x00	; 0
    3c68:	49 2f       	mov	r20, r25
    3c6a:	0e 94 c4 14 	call	0x2988	; 0x2988 <DIO_setPin>
    DIO_setPin(LCD_4BITS_PORT, LCD_4BITS_PIN2, GET_BIT(command, 1));
    3c6e:	89 ad       	ldd	r24, Y+57	; 0x39
    3c70:	86 95       	lsr	r24
    3c72:	98 2f       	mov	r25, r24
    3c74:	91 70       	andi	r25, 0x01	; 1
    3c76:	81 e0       	ldi	r24, 0x01	; 1
    3c78:	61 e0       	ldi	r22, 0x01	; 1
    3c7a:	49 2f       	mov	r20, r25
    3c7c:	0e 94 c4 14 	call	0x2988	; 0x2988 <DIO_setPin>
    DIO_setPin(LCD_4BITS_PORT, LCD_4BITS_PIN3, GET_BIT(command, 2));
    3c80:	89 ad       	ldd	r24, Y+57	; 0x39
    3c82:	86 95       	lsr	r24
    3c84:	86 95       	lsr	r24
    3c86:	98 2f       	mov	r25, r24
    3c88:	91 70       	andi	r25, 0x01	; 1
    3c8a:	81 e0       	ldi	r24, 0x01	; 1
    3c8c:	62 e0       	ldi	r22, 0x02	; 2
    3c8e:	49 2f       	mov	r20, r25
    3c90:	0e 94 c4 14 	call	0x2988	; 0x2988 <DIO_setPin>
    DIO_setPin(LCD_4BITS_PORT, LCD_4BITS_PIN4, GET_BIT(command, 3));
    3c94:	89 ad       	ldd	r24, Y+57	; 0x39
    3c96:	86 95       	lsr	r24
    3c98:	86 95       	lsr	r24
    3c9a:	86 95       	lsr	r24
    3c9c:	98 2f       	mov	r25, r24
    3c9e:	91 70       	andi	r25, 0x01	; 1
    3ca0:	81 e0       	ldi	r24, 0x01	; 1
    3ca2:	64 e0       	ldi	r22, 0x04	; 4
    3ca4:	49 2f       	mov	r20, r25
    3ca6:	0e 94 c4 14 	call	0x2988	; 0x2988 <DIO_setPin>

    DIO_setPin(LCD_E_PORT, LCD_E_PIN, HIGH);
    3caa:	80 e0       	ldi	r24, 0x00	; 0
    3cac:	62 e0       	ldi	r22, 0x02	; 2
    3cae:	41 e0       	ldi	r20, 0x01	; 1
    3cb0:	0e 94 c4 14 	call	0x2988	; 0x2988 <DIO_setPin>
    3cb4:	80 e0       	ldi	r24, 0x00	; 0
    3cb6:	90 e0       	ldi	r25, 0x00	; 0
    3cb8:	a0 e8       	ldi	r26, 0x80	; 128
    3cba:	bf e3       	ldi	r27, 0x3F	; 63
    3cbc:	89 8f       	std	Y+25, r24	; 0x19
    3cbe:	9a 8f       	std	Y+26, r25	; 0x1a
    3cc0:	ab 8f       	std	Y+27, r26	; 0x1b
    3cc2:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3cc4:	69 8d       	ldd	r22, Y+25	; 0x19
    3cc6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3cc8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3cca:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3ccc:	20 e0       	ldi	r18, 0x00	; 0
    3cce:	30 e0       	ldi	r19, 0x00	; 0
    3cd0:	4a ef       	ldi	r20, 0xFA	; 250
    3cd2:	54 e4       	ldi	r21, 0x44	; 68
    3cd4:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__mulsf3>
    3cd8:	dc 01       	movw	r26, r24
    3cda:	cb 01       	movw	r24, r22
    3cdc:	8d 8b       	std	Y+21, r24	; 0x15
    3cde:	9e 8b       	std	Y+22, r25	; 0x16
    3ce0:	af 8b       	std	Y+23, r26	; 0x17
    3ce2:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3ce4:	6d 89       	ldd	r22, Y+21	; 0x15
    3ce6:	7e 89       	ldd	r23, Y+22	; 0x16
    3ce8:	8f 89       	ldd	r24, Y+23	; 0x17
    3cea:	98 8d       	ldd	r25, Y+24	; 0x18
    3cec:	20 e0       	ldi	r18, 0x00	; 0
    3cee:	30 e0       	ldi	r19, 0x00	; 0
    3cf0:	40 e8       	ldi	r20, 0x80	; 128
    3cf2:	5f e3       	ldi	r21, 0x3F	; 63
    3cf4:	0e 94 0a 11 	call	0x2214	; 0x2214 <__ltsf2>
    3cf8:	88 23       	and	r24, r24
    3cfa:	2c f4       	brge	.+10     	; 0x3d06 <LCD_sendCommand+0x2fa>
		__ticks = 1;
    3cfc:	81 e0       	ldi	r24, 0x01	; 1
    3cfe:	90 e0       	ldi	r25, 0x00	; 0
    3d00:	9c 8b       	std	Y+20, r25	; 0x14
    3d02:	8b 8b       	std	Y+19, r24	; 0x13
    3d04:	3f c0       	rjmp	.+126    	; 0x3d84 <LCD_sendCommand+0x378>
	else if (__tmp > 65535)
    3d06:	6d 89       	ldd	r22, Y+21	; 0x15
    3d08:	7e 89       	ldd	r23, Y+22	; 0x16
    3d0a:	8f 89       	ldd	r24, Y+23	; 0x17
    3d0c:	98 8d       	ldd	r25, Y+24	; 0x18
    3d0e:	20 e0       	ldi	r18, 0x00	; 0
    3d10:	3f ef       	ldi	r19, 0xFF	; 255
    3d12:	4f e7       	ldi	r20, 0x7F	; 127
    3d14:	57 e4       	ldi	r21, 0x47	; 71
    3d16:	0e 94 aa 10 	call	0x2154	; 0x2154 <__gtsf2>
    3d1a:	18 16       	cp	r1, r24
    3d1c:	4c f5       	brge	.+82     	; 0x3d70 <LCD_sendCommand+0x364>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3d1e:	69 8d       	ldd	r22, Y+25	; 0x19
    3d20:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3d22:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3d24:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3d26:	20 e0       	ldi	r18, 0x00	; 0
    3d28:	30 e0       	ldi	r19, 0x00	; 0
    3d2a:	40 e2       	ldi	r20, 0x20	; 32
    3d2c:	51 e4       	ldi	r21, 0x41	; 65
    3d2e:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__mulsf3>
    3d32:	dc 01       	movw	r26, r24
    3d34:	cb 01       	movw	r24, r22
    3d36:	bc 01       	movw	r22, r24
    3d38:	cd 01       	movw	r24, r26
    3d3a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3d3e:	dc 01       	movw	r26, r24
    3d40:	cb 01       	movw	r24, r22
    3d42:	9c 8b       	std	Y+20, r25	; 0x14
    3d44:	8b 8b       	std	Y+19, r24	; 0x13
    3d46:	0f c0       	rjmp	.+30     	; 0x3d66 <LCD_sendCommand+0x35a>
    3d48:	88 ec       	ldi	r24, 0xC8	; 200
    3d4a:	90 e0       	ldi	r25, 0x00	; 0
    3d4c:	9a 8b       	std	Y+18, r25	; 0x12
    3d4e:	89 8b       	std	Y+17, r24	; 0x11
    3d50:	89 89       	ldd	r24, Y+17	; 0x11
    3d52:	9a 89       	ldd	r25, Y+18	; 0x12
    3d54:	01 97       	sbiw	r24, 0x01	; 1
    3d56:	f1 f7       	brne	.-4      	; 0x3d54 <LCD_sendCommand+0x348>
    3d58:	9a 8b       	std	Y+18, r25	; 0x12
    3d5a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3d5c:	8b 89       	ldd	r24, Y+19	; 0x13
    3d5e:	9c 89       	ldd	r25, Y+20	; 0x14
    3d60:	01 97       	sbiw	r24, 0x01	; 1
    3d62:	9c 8b       	std	Y+20, r25	; 0x14
    3d64:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3d66:	8b 89       	ldd	r24, Y+19	; 0x13
    3d68:	9c 89       	ldd	r25, Y+20	; 0x14
    3d6a:	00 97       	sbiw	r24, 0x00	; 0
    3d6c:	69 f7       	brne	.-38     	; 0x3d48 <LCD_sendCommand+0x33c>
    3d6e:	14 c0       	rjmp	.+40     	; 0x3d98 <LCD_sendCommand+0x38c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3d70:	6d 89       	ldd	r22, Y+21	; 0x15
    3d72:	7e 89       	ldd	r23, Y+22	; 0x16
    3d74:	8f 89       	ldd	r24, Y+23	; 0x17
    3d76:	98 8d       	ldd	r25, Y+24	; 0x18
    3d78:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3d7c:	dc 01       	movw	r26, r24
    3d7e:	cb 01       	movw	r24, r22
    3d80:	9c 8b       	std	Y+20, r25	; 0x14
    3d82:	8b 8b       	std	Y+19, r24	; 0x13
    3d84:	8b 89       	ldd	r24, Y+19	; 0x13
    3d86:	9c 89       	ldd	r25, Y+20	; 0x14
    3d88:	98 8b       	std	Y+16, r25	; 0x10
    3d8a:	8f 87       	std	Y+15, r24	; 0x0f
    3d8c:	8f 85       	ldd	r24, Y+15	; 0x0f
    3d8e:	98 89       	ldd	r25, Y+16	; 0x10
    3d90:	01 97       	sbiw	r24, 0x01	; 1
    3d92:	f1 f7       	brne	.-4      	; 0x3d90 <LCD_sendCommand+0x384>
    3d94:	98 8b       	std	Y+16, r25	; 0x10
    3d96:	8f 87       	std	Y+15, r24	; 0x0f
    _delay_ms(1);
    DIO_setPin(LCD_E_PORT, LCD_E_PIN, LOW);
    3d98:	80 e0       	ldi	r24, 0x00	; 0
    3d9a:	62 e0       	ldi	r22, 0x02	; 2
    3d9c:	40 e0       	ldi	r20, 0x00	; 0
    3d9e:	0e 94 c4 14 	call	0x2988	; 0x2988 <DIO_setPin>
    3da2:	80 e0       	ldi	r24, 0x00	; 0
    3da4:	90 e0       	ldi	r25, 0x00	; 0
    3da6:	a0 e8       	ldi	r26, 0x80	; 128
    3da8:	bf e3       	ldi	r27, 0x3F	; 63
    3daa:	8b 87       	std	Y+11, r24	; 0x0b
    3dac:	9c 87       	std	Y+12, r25	; 0x0c
    3dae:	ad 87       	std	Y+13, r26	; 0x0d
    3db0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3db2:	6b 85       	ldd	r22, Y+11	; 0x0b
    3db4:	7c 85       	ldd	r23, Y+12	; 0x0c
    3db6:	8d 85       	ldd	r24, Y+13	; 0x0d
    3db8:	9e 85       	ldd	r25, Y+14	; 0x0e
    3dba:	20 e0       	ldi	r18, 0x00	; 0
    3dbc:	30 e0       	ldi	r19, 0x00	; 0
    3dbe:	4a ef       	ldi	r20, 0xFA	; 250
    3dc0:	54 e4       	ldi	r21, 0x44	; 68
    3dc2:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__mulsf3>
    3dc6:	dc 01       	movw	r26, r24
    3dc8:	cb 01       	movw	r24, r22
    3dca:	8f 83       	std	Y+7, r24	; 0x07
    3dcc:	98 87       	std	Y+8, r25	; 0x08
    3dce:	a9 87       	std	Y+9, r26	; 0x09
    3dd0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3dd2:	6f 81       	ldd	r22, Y+7	; 0x07
    3dd4:	78 85       	ldd	r23, Y+8	; 0x08
    3dd6:	89 85       	ldd	r24, Y+9	; 0x09
    3dd8:	9a 85       	ldd	r25, Y+10	; 0x0a
    3dda:	20 e0       	ldi	r18, 0x00	; 0
    3ddc:	30 e0       	ldi	r19, 0x00	; 0
    3dde:	40 e8       	ldi	r20, 0x80	; 128
    3de0:	5f e3       	ldi	r21, 0x3F	; 63
    3de2:	0e 94 0a 11 	call	0x2214	; 0x2214 <__ltsf2>
    3de6:	88 23       	and	r24, r24
    3de8:	2c f4       	brge	.+10     	; 0x3df4 <LCD_sendCommand+0x3e8>
		__ticks = 1;
    3dea:	81 e0       	ldi	r24, 0x01	; 1
    3dec:	90 e0       	ldi	r25, 0x00	; 0
    3dee:	9e 83       	std	Y+6, r25	; 0x06
    3df0:	8d 83       	std	Y+5, r24	; 0x05
    3df2:	3f c0       	rjmp	.+126    	; 0x3e72 <LCD_sendCommand+0x466>
	else if (__tmp > 65535)
    3df4:	6f 81       	ldd	r22, Y+7	; 0x07
    3df6:	78 85       	ldd	r23, Y+8	; 0x08
    3df8:	89 85       	ldd	r24, Y+9	; 0x09
    3dfa:	9a 85       	ldd	r25, Y+10	; 0x0a
    3dfc:	20 e0       	ldi	r18, 0x00	; 0
    3dfe:	3f ef       	ldi	r19, 0xFF	; 255
    3e00:	4f e7       	ldi	r20, 0x7F	; 127
    3e02:	57 e4       	ldi	r21, 0x47	; 71
    3e04:	0e 94 aa 10 	call	0x2154	; 0x2154 <__gtsf2>
    3e08:	18 16       	cp	r1, r24
    3e0a:	4c f5       	brge	.+82     	; 0x3e5e <LCD_sendCommand+0x452>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3e0c:	6b 85       	ldd	r22, Y+11	; 0x0b
    3e0e:	7c 85       	ldd	r23, Y+12	; 0x0c
    3e10:	8d 85       	ldd	r24, Y+13	; 0x0d
    3e12:	9e 85       	ldd	r25, Y+14	; 0x0e
    3e14:	20 e0       	ldi	r18, 0x00	; 0
    3e16:	30 e0       	ldi	r19, 0x00	; 0
    3e18:	40 e2       	ldi	r20, 0x20	; 32
    3e1a:	51 e4       	ldi	r21, 0x41	; 65
    3e1c:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__mulsf3>
    3e20:	dc 01       	movw	r26, r24
    3e22:	cb 01       	movw	r24, r22
    3e24:	bc 01       	movw	r22, r24
    3e26:	cd 01       	movw	r24, r26
    3e28:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3e2c:	dc 01       	movw	r26, r24
    3e2e:	cb 01       	movw	r24, r22
    3e30:	9e 83       	std	Y+6, r25	; 0x06
    3e32:	8d 83       	std	Y+5, r24	; 0x05
    3e34:	0f c0       	rjmp	.+30     	; 0x3e54 <LCD_sendCommand+0x448>
    3e36:	88 ec       	ldi	r24, 0xC8	; 200
    3e38:	90 e0       	ldi	r25, 0x00	; 0
    3e3a:	9c 83       	std	Y+4, r25	; 0x04
    3e3c:	8b 83       	std	Y+3, r24	; 0x03
    3e3e:	8b 81       	ldd	r24, Y+3	; 0x03
    3e40:	9c 81       	ldd	r25, Y+4	; 0x04
    3e42:	01 97       	sbiw	r24, 0x01	; 1
    3e44:	f1 f7       	brne	.-4      	; 0x3e42 <LCD_sendCommand+0x436>
    3e46:	9c 83       	std	Y+4, r25	; 0x04
    3e48:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3e4a:	8d 81       	ldd	r24, Y+5	; 0x05
    3e4c:	9e 81       	ldd	r25, Y+6	; 0x06
    3e4e:	01 97       	sbiw	r24, 0x01	; 1
    3e50:	9e 83       	std	Y+6, r25	; 0x06
    3e52:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3e54:	8d 81       	ldd	r24, Y+5	; 0x05
    3e56:	9e 81       	ldd	r25, Y+6	; 0x06
    3e58:	00 97       	sbiw	r24, 0x00	; 0
    3e5a:	69 f7       	brne	.-38     	; 0x3e36 <LCD_sendCommand+0x42a>
    3e5c:	14 c0       	rjmp	.+40     	; 0x3e86 <LCD_sendCommand+0x47a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3e5e:	6f 81       	ldd	r22, Y+7	; 0x07
    3e60:	78 85       	ldd	r23, Y+8	; 0x08
    3e62:	89 85       	ldd	r24, Y+9	; 0x09
    3e64:	9a 85       	ldd	r25, Y+10	; 0x0a
    3e66:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3e6a:	dc 01       	movw	r26, r24
    3e6c:	cb 01       	movw	r24, r22
    3e6e:	9e 83       	std	Y+6, r25	; 0x06
    3e70:	8d 83       	std	Y+5, r24	; 0x05
    3e72:	8d 81       	ldd	r24, Y+5	; 0x05
    3e74:	9e 81       	ldd	r25, Y+6	; 0x06
    3e76:	9a 83       	std	Y+2, r25	; 0x02
    3e78:	89 83       	std	Y+1, r24	; 0x01
    3e7a:	89 81       	ldd	r24, Y+1	; 0x01
    3e7c:	9a 81       	ldd	r25, Y+2	; 0x02
    3e7e:	01 97       	sbiw	r24, 0x01	; 1
    3e80:	f1 f7       	brne	.-4      	; 0x3e7e <LCD_sendCommand+0x472>
    3e82:	9a 83       	std	Y+2, r25	; 0x02
    3e84:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(1);
}
    3e86:	e9 96       	adiw	r28, 0x39	; 57
    3e88:	0f b6       	in	r0, 0x3f	; 63
    3e8a:	f8 94       	cli
    3e8c:	de bf       	out	0x3e, r29	; 62
    3e8e:	0f be       	out	0x3f, r0	; 63
    3e90:	cd bf       	out	0x3d, r28	; 61
    3e92:	cf 91       	pop	r28
    3e94:	df 91       	pop	r29
    3e96:	08 95       	ret

00003e98 <LCD_writeData>:

void LCD_writeData(u8_t data)
{
    3e98:	df 93       	push	r29
    3e9a:	cf 93       	push	r28
    3e9c:	cd b7       	in	r28, 0x3d	; 61
    3e9e:	de b7       	in	r29, 0x3e	; 62
    3ea0:	e9 97       	sbiw	r28, 0x39	; 57
    3ea2:	0f b6       	in	r0, 0x3f	; 63
    3ea4:	f8 94       	cli
    3ea6:	de bf       	out	0x3e, r29	; 62
    3ea8:	0f be       	out	0x3f, r0	; 63
    3eaa:	cd bf       	out	0x3d, r28	; 61
    3eac:	89 af       	std	Y+57, r24	; 0x39
    DIO_setPin(LCD_RS_PORT, LCD_RS_PIN, HIGH);
    3eae:	80 e0       	ldi	r24, 0x00	; 0
    3eb0:	63 e0       	ldi	r22, 0x03	; 3
    3eb2:	41 e0       	ldi	r20, 0x01	; 1
    3eb4:	0e 94 c4 14 	call	0x2988	; 0x2988 <DIO_setPin>
    DIO_setPin(LCD_4BITS_PORT, LCD_4BITS_PIN1, GET_BIT(data, 4));
    3eb8:	89 ad       	ldd	r24, Y+57	; 0x39
    3eba:	82 95       	swap	r24
    3ebc:	8f 70       	andi	r24, 0x0F	; 15
    3ebe:	98 2f       	mov	r25, r24
    3ec0:	91 70       	andi	r25, 0x01	; 1
    3ec2:	81 e0       	ldi	r24, 0x01	; 1
    3ec4:	60 e0       	ldi	r22, 0x00	; 0
    3ec6:	49 2f       	mov	r20, r25
    3ec8:	0e 94 c4 14 	call	0x2988	; 0x2988 <DIO_setPin>
    DIO_setPin(LCD_4BITS_PORT, LCD_4BITS_PIN2, GET_BIT(data, 5));
    3ecc:	89 ad       	ldd	r24, Y+57	; 0x39
    3ece:	82 95       	swap	r24
    3ed0:	86 95       	lsr	r24
    3ed2:	87 70       	andi	r24, 0x07	; 7
    3ed4:	98 2f       	mov	r25, r24
    3ed6:	91 70       	andi	r25, 0x01	; 1
    3ed8:	81 e0       	ldi	r24, 0x01	; 1
    3eda:	61 e0       	ldi	r22, 0x01	; 1
    3edc:	49 2f       	mov	r20, r25
    3ede:	0e 94 c4 14 	call	0x2988	; 0x2988 <DIO_setPin>
    DIO_setPin(LCD_4BITS_PORT, LCD_4BITS_PIN3, GET_BIT(data, 6));
    3ee2:	89 ad       	ldd	r24, Y+57	; 0x39
    3ee4:	82 95       	swap	r24
    3ee6:	86 95       	lsr	r24
    3ee8:	86 95       	lsr	r24
    3eea:	83 70       	andi	r24, 0x03	; 3
    3eec:	98 2f       	mov	r25, r24
    3eee:	91 70       	andi	r25, 0x01	; 1
    3ef0:	81 e0       	ldi	r24, 0x01	; 1
    3ef2:	62 e0       	ldi	r22, 0x02	; 2
    3ef4:	49 2f       	mov	r20, r25
    3ef6:	0e 94 c4 14 	call	0x2988	; 0x2988 <DIO_setPin>
    DIO_setPin(LCD_4BITS_PORT, LCD_4BITS_PIN4, GET_BIT(data, 7));
    3efa:	89 ad       	ldd	r24, Y+57	; 0x39
    3efc:	98 2f       	mov	r25, r24
    3efe:	99 1f       	adc	r25, r25
    3f00:	99 27       	eor	r25, r25
    3f02:	99 1f       	adc	r25, r25
    3f04:	81 e0       	ldi	r24, 0x01	; 1
    3f06:	64 e0       	ldi	r22, 0x04	; 4
    3f08:	49 2f       	mov	r20, r25
    3f0a:	0e 94 c4 14 	call	0x2988	; 0x2988 <DIO_setPin>

    DIO_setPin(LCD_E_PORT, LCD_E_PIN, HIGH);
    3f0e:	80 e0       	ldi	r24, 0x00	; 0
    3f10:	62 e0       	ldi	r22, 0x02	; 2
    3f12:	41 e0       	ldi	r20, 0x01	; 1
    3f14:	0e 94 c4 14 	call	0x2988	; 0x2988 <DIO_setPin>
    3f18:	80 e0       	ldi	r24, 0x00	; 0
    3f1a:	90 e0       	ldi	r25, 0x00	; 0
    3f1c:	a0 e8       	ldi	r26, 0x80	; 128
    3f1e:	bf e3       	ldi	r27, 0x3F	; 63
    3f20:	8d ab       	std	Y+53, r24	; 0x35
    3f22:	9e ab       	std	Y+54, r25	; 0x36
    3f24:	af ab       	std	Y+55, r26	; 0x37
    3f26:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3f28:	6d a9       	ldd	r22, Y+53	; 0x35
    3f2a:	7e a9       	ldd	r23, Y+54	; 0x36
    3f2c:	8f a9       	ldd	r24, Y+55	; 0x37
    3f2e:	98 ad       	ldd	r25, Y+56	; 0x38
    3f30:	20 e0       	ldi	r18, 0x00	; 0
    3f32:	30 e0       	ldi	r19, 0x00	; 0
    3f34:	4a ef       	ldi	r20, 0xFA	; 250
    3f36:	54 e4       	ldi	r21, 0x44	; 68
    3f38:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__mulsf3>
    3f3c:	dc 01       	movw	r26, r24
    3f3e:	cb 01       	movw	r24, r22
    3f40:	89 ab       	std	Y+49, r24	; 0x31
    3f42:	9a ab       	std	Y+50, r25	; 0x32
    3f44:	ab ab       	std	Y+51, r26	; 0x33
    3f46:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    3f48:	69 a9       	ldd	r22, Y+49	; 0x31
    3f4a:	7a a9       	ldd	r23, Y+50	; 0x32
    3f4c:	8b a9       	ldd	r24, Y+51	; 0x33
    3f4e:	9c a9       	ldd	r25, Y+52	; 0x34
    3f50:	20 e0       	ldi	r18, 0x00	; 0
    3f52:	30 e0       	ldi	r19, 0x00	; 0
    3f54:	40 e8       	ldi	r20, 0x80	; 128
    3f56:	5f e3       	ldi	r21, 0x3F	; 63
    3f58:	0e 94 0a 11 	call	0x2214	; 0x2214 <__ltsf2>
    3f5c:	88 23       	and	r24, r24
    3f5e:	2c f4       	brge	.+10     	; 0x3f6a <LCD_writeData+0xd2>
		__ticks = 1;
    3f60:	81 e0       	ldi	r24, 0x01	; 1
    3f62:	90 e0       	ldi	r25, 0x00	; 0
    3f64:	98 ab       	std	Y+48, r25	; 0x30
    3f66:	8f a7       	std	Y+47, r24	; 0x2f
    3f68:	3f c0       	rjmp	.+126    	; 0x3fe8 <LCD_writeData+0x150>
	else if (__tmp > 65535)
    3f6a:	69 a9       	ldd	r22, Y+49	; 0x31
    3f6c:	7a a9       	ldd	r23, Y+50	; 0x32
    3f6e:	8b a9       	ldd	r24, Y+51	; 0x33
    3f70:	9c a9       	ldd	r25, Y+52	; 0x34
    3f72:	20 e0       	ldi	r18, 0x00	; 0
    3f74:	3f ef       	ldi	r19, 0xFF	; 255
    3f76:	4f e7       	ldi	r20, 0x7F	; 127
    3f78:	57 e4       	ldi	r21, 0x47	; 71
    3f7a:	0e 94 aa 10 	call	0x2154	; 0x2154 <__gtsf2>
    3f7e:	18 16       	cp	r1, r24
    3f80:	4c f5       	brge	.+82     	; 0x3fd4 <LCD_writeData+0x13c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3f82:	6d a9       	ldd	r22, Y+53	; 0x35
    3f84:	7e a9       	ldd	r23, Y+54	; 0x36
    3f86:	8f a9       	ldd	r24, Y+55	; 0x37
    3f88:	98 ad       	ldd	r25, Y+56	; 0x38
    3f8a:	20 e0       	ldi	r18, 0x00	; 0
    3f8c:	30 e0       	ldi	r19, 0x00	; 0
    3f8e:	40 e2       	ldi	r20, 0x20	; 32
    3f90:	51 e4       	ldi	r21, 0x41	; 65
    3f92:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__mulsf3>
    3f96:	dc 01       	movw	r26, r24
    3f98:	cb 01       	movw	r24, r22
    3f9a:	bc 01       	movw	r22, r24
    3f9c:	cd 01       	movw	r24, r26
    3f9e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3fa2:	dc 01       	movw	r26, r24
    3fa4:	cb 01       	movw	r24, r22
    3fa6:	98 ab       	std	Y+48, r25	; 0x30
    3fa8:	8f a7       	std	Y+47, r24	; 0x2f
    3faa:	0f c0       	rjmp	.+30     	; 0x3fca <LCD_writeData+0x132>
    3fac:	88 ec       	ldi	r24, 0xC8	; 200
    3fae:	90 e0       	ldi	r25, 0x00	; 0
    3fb0:	9e a7       	std	Y+46, r25	; 0x2e
    3fb2:	8d a7       	std	Y+45, r24	; 0x2d
    3fb4:	8d a5       	ldd	r24, Y+45	; 0x2d
    3fb6:	9e a5       	ldd	r25, Y+46	; 0x2e
    3fb8:	01 97       	sbiw	r24, 0x01	; 1
    3fba:	f1 f7       	brne	.-4      	; 0x3fb8 <LCD_writeData+0x120>
    3fbc:	9e a7       	std	Y+46, r25	; 0x2e
    3fbe:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3fc0:	8f a5       	ldd	r24, Y+47	; 0x2f
    3fc2:	98 a9       	ldd	r25, Y+48	; 0x30
    3fc4:	01 97       	sbiw	r24, 0x01	; 1
    3fc6:	98 ab       	std	Y+48, r25	; 0x30
    3fc8:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3fca:	8f a5       	ldd	r24, Y+47	; 0x2f
    3fcc:	98 a9       	ldd	r25, Y+48	; 0x30
    3fce:	00 97       	sbiw	r24, 0x00	; 0
    3fd0:	69 f7       	brne	.-38     	; 0x3fac <LCD_writeData+0x114>
    3fd2:	14 c0       	rjmp	.+40     	; 0x3ffc <LCD_writeData+0x164>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3fd4:	69 a9       	ldd	r22, Y+49	; 0x31
    3fd6:	7a a9       	ldd	r23, Y+50	; 0x32
    3fd8:	8b a9       	ldd	r24, Y+51	; 0x33
    3fda:	9c a9       	ldd	r25, Y+52	; 0x34
    3fdc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3fe0:	dc 01       	movw	r26, r24
    3fe2:	cb 01       	movw	r24, r22
    3fe4:	98 ab       	std	Y+48, r25	; 0x30
    3fe6:	8f a7       	std	Y+47, r24	; 0x2f
    3fe8:	8f a5       	ldd	r24, Y+47	; 0x2f
    3fea:	98 a9       	ldd	r25, Y+48	; 0x30
    3fec:	9c a7       	std	Y+44, r25	; 0x2c
    3fee:	8b a7       	std	Y+43, r24	; 0x2b
    3ff0:	8b a5       	ldd	r24, Y+43	; 0x2b
    3ff2:	9c a5       	ldd	r25, Y+44	; 0x2c
    3ff4:	01 97       	sbiw	r24, 0x01	; 1
    3ff6:	f1 f7       	brne	.-4      	; 0x3ff4 <LCD_writeData+0x15c>
    3ff8:	9c a7       	std	Y+44, r25	; 0x2c
    3ffa:	8b a7       	std	Y+43, r24	; 0x2b
    _delay_ms(1);
    DIO_setPin(LCD_E_PORT, LCD_E_PIN, LOW);
    3ffc:	80 e0       	ldi	r24, 0x00	; 0
    3ffe:	62 e0       	ldi	r22, 0x02	; 2
    4000:	40 e0       	ldi	r20, 0x00	; 0
    4002:	0e 94 c4 14 	call	0x2988	; 0x2988 <DIO_setPin>
    4006:	80 e0       	ldi	r24, 0x00	; 0
    4008:	90 e0       	ldi	r25, 0x00	; 0
    400a:	a0 e8       	ldi	r26, 0x80	; 128
    400c:	bf e3       	ldi	r27, 0x3F	; 63
    400e:	8f a3       	std	Y+39, r24	; 0x27
    4010:	98 a7       	std	Y+40, r25	; 0x28
    4012:	a9 a7       	std	Y+41, r26	; 0x29
    4014:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4016:	6f a1       	ldd	r22, Y+39	; 0x27
    4018:	78 a5       	ldd	r23, Y+40	; 0x28
    401a:	89 a5       	ldd	r24, Y+41	; 0x29
    401c:	9a a5       	ldd	r25, Y+42	; 0x2a
    401e:	20 e0       	ldi	r18, 0x00	; 0
    4020:	30 e0       	ldi	r19, 0x00	; 0
    4022:	4a ef       	ldi	r20, 0xFA	; 250
    4024:	54 e4       	ldi	r21, 0x44	; 68
    4026:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__mulsf3>
    402a:	dc 01       	movw	r26, r24
    402c:	cb 01       	movw	r24, r22
    402e:	8b a3       	std	Y+35, r24	; 0x23
    4030:	9c a3       	std	Y+36, r25	; 0x24
    4032:	ad a3       	std	Y+37, r26	; 0x25
    4034:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    4036:	6b a1       	ldd	r22, Y+35	; 0x23
    4038:	7c a1       	ldd	r23, Y+36	; 0x24
    403a:	8d a1       	ldd	r24, Y+37	; 0x25
    403c:	9e a1       	ldd	r25, Y+38	; 0x26
    403e:	20 e0       	ldi	r18, 0x00	; 0
    4040:	30 e0       	ldi	r19, 0x00	; 0
    4042:	40 e8       	ldi	r20, 0x80	; 128
    4044:	5f e3       	ldi	r21, 0x3F	; 63
    4046:	0e 94 0a 11 	call	0x2214	; 0x2214 <__ltsf2>
    404a:	88 23       	and	r24, r24
    404c:	2c f4       	brge	.+10     	; 0x4058 <LCD_writeData+0x1c0>
		__ticks = 1;
    404e:	81 e0       	ldi	r24, 0x01	; 1
    4050:	90 e0       	ldi	r25, 0x00	; 0
    4052:	9a a3       	std	Y+34, r25	; 0x22
    4054:	89 a3       	std	Y+33, r24	; 0x21
    4056:	3f c0       	rjmp	.+126    	; 0x40d6 <LCD_writeData+0x23e>
	else if (__tmp > 65535)
    4058:	6b a1       	ldd	r22, Y+35	; 0x23
    405a:	7c a1       	ldd	r23, Y+36	; 0x24
    405c:	8d a1       	ldd	r24, Y+37	; 0x25
    405e:	9e a1       	ldd	r25, Y+38	; 0x26
    4060:	20 e0       	ldi	r18, 0x00	; 0
    4062:	3f ef       	ldi	r19, 0xFF	; 255
    4064:	4f e7       	ldi	r20, 0x7F	; 127
    4066:	57 e4       	ldi	r21, 0x47	; 71
    4068:	0e 94 aa 10 	call	0x2154	; 0x2154 <__gtsf2>
    406c:	18 16       	cp	r1, r24
    406e:	4c f5       	brge	.+82     	; 0x40c2 <LCD_writeData+0x22a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4070:	6f a1       	ldd	r22, Y+39	; 0x27
    4072:	78 a5       	ldd	r23, Y+40	; 0x28
    4074:	89 a5       	ldd	r24, Y+41	; 0x29
    4076:	9a a5       	ldd	r25, Y+42	; 0x2a
    4078:	20 e0       	ldi	r18, 0x00	; 0
    407a:	30 e0       	ldi	r19, 0x00	; 0
    407c:	40 e2       	ldi	r20, 0x20	; 32
    407e:	51 e4       	ldi	r21, 0x41	; 65
    4080:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__mulsf3>
    4084:	dc 01       	movw	r26, r24
    4086:	cb 01       	movw	r24, r22
    4088:	bc 01       	movw	r22, r24
    408a:	cd 01       	movw	r24, r26
    408c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4090:	dc 01       	movw	r26, r24
    4092:	cb 01       	movw	r24, r22
    4094:	9a a3       	std	Y+34, r25	; 0x22
    4096:	89 a3       	std	Y+33, r24	; 0x21
    4098:	0f c0       	rjmp	.+30     	; 0x40b8 <LCD_writeData+0x220>
    409a:	88 ec       	ldi	r24, 0xC8	; 200
    409c:	90 e0       	ldi	r25, 0x00	; 0
    409e:	98 a3       	std	Y+32, r25	; 0x20
    40a0:	8f 8f       	std	Y+31, r24	; 0x1f
    40a2:	8f 8d       	ldd	r24, Y+31	; 0x1f
    40a4:	98 a1       	ldd	r25, Y+32	; 0x20
    40a6:	01 97       	sbiw	r24, 0x01	; 1
    40a8:	f1 f7       	brne	.-4      	; 0x40a6 <LCD_writeData+0x20e>
    40aa:	98 a3       	std	Y+32, r25	; 0x20
    40ac:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    40ae:	89 a1       	ldd	r24, Y+33	; 0x21
    40b0:	9a a1       	ldd	r25, Y+34	; 0x22
    40b2:	01 97       	sbiw	r24, 0x01	; 1
    40b4:	9a a3       	std	Y+34, r25	; 0x22
    40b6:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    40b8:	89 a1       	ldd	r24, Y+33	; 0x21
    40ba:	9a a1       	ldd	r25, Y+34	; 0x22
    40bc:	00 97       	sbiw	r24, 0x00	; 0
    40be:	69 f7       	brne	.-38     	; 0x409a <LCD_writeData+0x202>
    40c0:	14 c0       	rjmp	.+40     	; 0x40ea <LCD_writeData+0x252>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    40c2:	6b a1       	ldd	r22, Y+35	; 0x23
    40c4:	7c a1       	ldd	r23, Y+36	; 0x24
    40c6:	8d a1       	ldd	r24, Y+37	; 0x25
    40c8:	9e a1       	ldd	r25, Y+38	; 0x26
    40ca:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    40ce:	dc 01       	movw	r26, r24
    40d0:	cb 01       	movw	r24, r22
    40d2:	9a a3       	std	Y+34, r25	; 0x22
    40d4:	89 a3       	std	Y+33, r24	; 0x21
    40d6:	89 a1       	ldd	r24, Y+33	; 0x21
    40d8:	9a a1       	ldd	r25, Y+34	; 0x22
    40da:	9e 8f       	std	Y+30, r25	; 0x1e
    40dc:	8d 8f       	std	Y+29, r24	; 0x1d
    40de:	8d 8d       	ldd	r24, Y+29	; 0x1d
    40e0:	9e 8d       	ldd	r25, Y+30	; 0x1e
    40e2:	01 97       	sbiw	r24, 0x01	; 1
    40e4:	f1 f7       	brne	.-4      	; 0x40e2 <LCD_writeData+0x24a>
    40e6:	9e 8f       	std	Y+30, r25	; 0x1e
    40e8:	8d 8f       	std	Y+29, r24	; 0x1d
    _delay_ms(1);

    DIO_setPin(LCD_4BITS_PORT, LCD_4BITS_PIN1, GET_BIT(data, 0));
    40ea:	89 ad       	ldd	r24, Y+57	; 0x39
    40ec:	98 2f       	mov	r25, r24
    40ee:	91 70       	andi	r25, 0x01	; 1
    40f0:	81 e0       	ldi	r24, 0x01	; 1
    40f2:	60 e0       	ldi	r22, 0x00	; 0
    40f4:	49 2f       	mov	r20, r25
    40f6:	0e 94 c4 14 	call	0x2988	; 0x2988 <DIO_setPin>
    DIO_setPin(LCD_4BITS_PORT, LCD_4BITS_PIN2, GET_BIT(data, 1));
    40fa:	89 ad       	ldd	r24, Y+57	; 0x39
    40fc:	86 95       	lsr	r24
    40fe:	98 2f       	mov	r25, r24
    4100:	91 70       	andi	r25, 0x01	; 1
    4102:	81 e0       	ldi	r24, 0x01	; 1
    4104:	61 e0       	ldi	r22, 0x01	; 1
    4106:	49 2f       	mov	r20, r25
    4108:	0e 94 c4 14 	call	0x2988	; 0x2988 <DIO_setPin>
    DIO_setPin(LCD_4BITS_PORT, LCD_4BITS_PIN3, GET_BIT(data, 2));
    410c:	89 ad       	ldd	r24, Y+57	; 0x39
    410e:	86 95       	lsr	r24
    4110:	86 95       	lsr	r24
    4112:	98 2f       	mov	r25, r24
    4114:	91 70       	andi	r25, 0x01	; 1
    4116:	81 e0       	ldi	r24, 0x01	; 1
    4118:	62 e0       	ldi	r22, 0x02	; 2
    411a:	49 2f       	mov	r20, r25
    411c:	0e 94 c4 14 	call	0x2988	; 0x2988 <DIO_setPin>
    DIO_setPin(LCD_4BITS_PORT, LCD_4BITS_PIN4, GET_BIT(data, 3));
    4120:	89 ad       	ldd	r24, Y+57	; 0x39
    4122:	86 95       	lsr	r24
    4124:	86 95       	lsr	r24
    4126:	86 95       	lsr	r24
    4128:	98 2f       	mov	r25, r24
    412a:	91 70       	andi	r25, 0x01	; 1
    412c:	81 e0       	ldi	r24, 0x01	; 1
    412e:	64 e0       	ldi	r22, 0x04	; 4
    4130:	49 2f       	mov	r20, r25
    4132:	0e 94 c4 14 	call	0x2988	; 0x2988 <DIO_setPin>

    DIO_setPin(LCD_E_PORT, LCD_E_PIN, HIGH);
    4136:	80 e0       	ldi	r24, 0x00	; 0
    4138:	62 e0       	ldi	r22, 0x02	; 2
    413a:	41 e0       	ldi	r20, 0x01	; 1
    413c:	0e 94 c4 14 	call	0x2988	; 0x2988 <DIO_setPin>
    4140:	80 e0       	ldi	r24, 0x00	; 0
    4142:	90 e0       	ldi	r25, 0x00	; 0
    4144:	a0 e8       	ldi	r26, 0x80	; 128
    4146:	bf e3       	ldi	r27, 0x3F	; 63
    4148:	89 8f       	std	Y+25, r24	; 0x19
    414a:	9a 8f       	std	Y+26, r25	; 0x1a
    414c:	ab 8f       	std	Y+27, r26	; 0x1b
    414e:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4150:	69 8d       	ldd	r22, Y+25	; 0x19
    4152:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4154:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4156:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4158:	20 e0       	ldi	r18, 0x00	; 0
    415a:	30 e0       	ldi	r19, 0x00	; 0
    415c:	4a ef       	ldi	r20, 0xFA	; 250
    415e:	54 e4       	ldi	r21, 0x44	; 68
    4160:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__mulsf3>
    4164:	dc 01       	movw	r26, r24
    4166:	cb 01       	movw	r24, r22
    4168:	8d 8b       	std	Y+21, r24	; 0x15
    416a:	9e 8b       	std	Y+22, r25	; 0x16
    416c:	af 8b       	std	Y+23, r26	; 0x17
    416e:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    4170:	6d 89       	ldd	r22, Y+21	; 0x15
    4172:	7e 89       	ldd	r23, Y+22	; 0x16
    4174:	8f 89       	ldd	r24, Y+23	; 0x17
    4176:	98 8d       	ldd	r25, Y+24	; 0x18
    4178:	20 e0       	ldi	r18, 0x00	; 0
    417a:	30 e0       	ldi	r19, 0x00	; 0
    417c:	40 e8       	ldi	r20, 0x80	; 128
    417e:	5f e3       	ldi	r21, 0x3F	; 63
    4180:	0e 94 0a 11 	call	0x2214	; 0x2214 <__ltsf2>
    4184:	88 23       	and	r24, r24
    4186:	2c f4       	brge	.+10     	; 0x4192 <LCD_writeData+0x2fa>
		__ticks = 1;
    4188:	81 e0       	ldi	r24, 0x01	; 1
    418a:	90 e0       	ldi	r25, 0x00	; 0
    418c:	9c 8b       	std	Y+20, r25	; 0x14
    418e:	8b 8b       	std	Y+19, r24	; 0x13
    4190:	3f c0       	rjmp	.+126    	; 0x4210 <LCD_writeData+0x378>
	else if (__tmp > 65535)
    4192:	6d 89       	ldd	r22, Y+21	; 0x15
    4194:	7e 89       	ldd	r23, Y+22	; 0x16
    4196:	8f 89       	ldd	r24, Y+23	; 0x17
    4198:	98 8d       	ldd	r25, Y+24	; 0x18
    419a:	20 e0       	ldi	r18, 0x00	; 0
    419c:	3f ef       	ldi	r19, 0xFF	; 255
    419e:	4f e7       	ldi	r20, 0x7F	; 127
    41a0:	57 e4       	ldi	r21, 0x47	; 71
    41a2:	0e 94 aa 10 	call	0x2154	; 0x2154 <__gtsf2>
    41a6:	18 16       	cp	r1, r24
    41a8:	4c f5       	brge	.+82     	; 0x41fc <LCD_writeData+0x364>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    41aa:	69 8d       	ldd	r22, Y+25	; 0x19
    41ac:	7a 8d       	ldd	r23, Y+26	; 0x1a
    41ae:	8b 8d       	ldd	r24, Y+27	; 0x1b
    41b0:	9c 8d       	ldd	r25, Y+28	; 0x1c
    41b2:	20 e0       	ldi	r18, 0x00	; 0
    41b4:	30 e0       	ldi	r19, 0x00	; 0
    41b6:	40 e2       	ldi	r20, 0x20	; 32
    41b8:	51 e4       	ldi	r21, 0x41	; 65
    41ba:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__mulsf3>
    41be:	dc 01       	movw	r26, r24
    41c0:	cb 01       	movw	r24, r22
    41c2:	bc 01       	movw	r22, r24
    41c4:	cd 01       	movw	r24, r26
    41c6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    41ca:	dc 01       	movw	r26, r24
    41cc:	cb 01       	movw	r24, r22
    41ce:	9c 8b       	std	Y+20, r25	; 0x14
    41d0:	8b 8b       	std	Y+19, r24	; 0x13
    41d2:	0f c0       	rjmp	.+30     	; 0x41f2 <LCD_writeData+0x35a>
    41d4:	88 ec       	ldi	r24, 0xC8	; 200
    41d6:	90 e0       	ldi	r25, 0x00	; 0
    41d8:	9a 8b       	std	Y+18, r25	; 0x12
    41da:	89 8b       	std	Y+17, r24	; 0x11
    41dc:	89 89       	ldd	r24, Y+17	; 0x11
    41de:	9a 89       	ldd	r25, Y+18	; 0x12
    41e0:	01 97       	sbiw	r24, 0x01	; 1
    41e2:	f1 f7       	brne	.-4      	; 0x41e0 <LCD_writeData+0x348>
    41e4:	9a 8b       	std	Y+18, r25	; 0x12
    41e6:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    41e8:	8b 89       	ldd	r24, Y+19	; 0x13
    41ea:	9c 89       	ldd	r25, Y+20	; 0x14
    41ec:	01 97       	sbiw	r24, 0x01	; 1
    41ee:	9c 8b       	std	Y+20, r25	; 0x14
    41f0:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    41f2:	8b 89       	ldd	r24, Y+19	; 0x13
    41f4:	9c 89       	ldd	r25, Y+20	; 0x14
    41f6:	00 97       	sbiw	r24, 0x00	; 0
    41f8:	69 f7       	brne	.-38     	; 0x41d4 <LCD_writeData+0x33c>
    41fa:	14 c0       	rjmp	.+40     	; 0x4224 <LCD_writeData+0x38c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    41fc:	6d 89       	ldd	r22, Y+21	; 0x15
    41fe:	7e 89       	ldd	r23, Y+22	; 0x16
    4200:	8f 89       	ldd	r24, Y+23	; 0x17
    4202:	98 8d       	ldd	r25, Y+24	; 0x18
    4204:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4208:	dc 01       	movw	r26, r24
    420a:	cb 01       	movw	r24, r22
    420c:	9c 8b       	std	Y+20, r25	; 0x14
    420e:	8b 8b       	std	Y+19, r24	; 0x13
    4210:	8b 89       	ldd	r24, Y+19	; 0x13
    4212:	9c 89       	ldd	r25, Y+20	; 0x14
    4214:	98 8b       	std	Y+16, r25	; 0x10
    4216:	8f 87       	std	Y+15, r24	; 0x0f
    4218:	8f 85       	ldd	r24, Y+15	; 0x0f
    421a:	98 89       	ldd	r25, Y+16	; 0x10
    421c:	01 97       	sbiw	r24, 0x01	; 1
    421e:	f1 f7       	brne	.-4      	; 0x421c <LCD_writeData+0x384>
    4220:	98 8b       	std	Y+16, r25	; 0x10
    4222:	8f 87       	std	Y+15, r24	; 0x0f
    _delay_ms(1);
    DIO_setPin(LCD_E_PORT, LCD_E_PIN, LOW);
    4224:	80 e0       	ldi	r24, 0x00	; 0
    4226:	62 e0       	ldi	r22, 0x02	; 2
    4228:	40 e0       	ldi	r20, 0x00	; 0
    422a:	0e 94 c4 14 	call	0x2988	; 0x2988 <DIO_setPin>
    422e:	80 e0       	ldi	r24, 0x00	; 0
    4230:	90 e0       	ldi	r25, 0x00	; 0
    4232:	a0 e8       	ldi	r26, 0x80	; 128
    4234:	bf e3       	ldi	r27, 0x3F	; 63
    4236:	8b 87       	std	Y+11, r24	; 0x0b
    4238:	9c 87       	std	Y+12, r25	; 0x0c
    423a:	ad 87       	std	Y+13, r26	; 0x0d
    423c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    423e:	6b 85       	ldd	r22, Y+11	; 0x0b
    4240:	7c 85       	ldd	r23, Y+12	; 0x0c
    4242:	8d 85       	ldd	r24, Y+13	; 0x0d
    4244:	9e 85       	ldd	r25, Y+14	; 0x0e
    4246:	20 e0       	ldi	r18, 0x00	; 0
    4248:	30 e0       	ldi	r19, 0x00	; 0
    424a:	4a ef       	ldi	r20, 0xFA	; 250
    424c:	54 e4       	ldi	r21, 0x44	; 68
    424e:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__mulsf3>
    4252:	dc 01       	movw	r26, r24
    4254:	cb 01       	movw	r24, r22
    4256:	8f 83       	std	Y+7, r24	; 0x07
    4258:	98 87       	std	Y+8, r25	; 0x08
    425a:	a9 87       	std	Y+9, r26	; 0x09
    425c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    425e:	6f 81       	ldd	r22, Y+7	; 0x07
    4260:	78 85       	ldd	r23, Y+8	; 0x08
    4262:	89 85       	ldd	r24, Y+9	; 0x09
    4264:	9a 85       	ldd	r25, Y+10	; 0x0a
    4266:	20 e0       	ldi	r18, 0x00	; 0
    4268:	30 e0       	ldi	r19, 0x00	; 0
    426a:	40 e8       	ldi	r20, 0x80	; 128
    426c:	5f e3       	ldi	r21, 0x3F	; 63
    426e:	0e 94 0a 11 	call	0x2214	; 0x2214 <__ltsf2>
    4272:	88 23       	and	r24, r24
    4274:	2c f4       	brge	.+10     	; 0x4280 <LCD_writeData+0x3e8>
		__ticks = 1;
    4276:	81 e0       	ldi	r24, 0x01	; 1
    4278:	90 e0       	ldi	r25, 0x00	; 0
    427a:	9e 83       	std	Y+6, r25	; 0x06
    427c:	8d 83       	std	Y+5, r24	; 0x05
    427e:	3f c0       	rjmp	.+126    	; 0x42fe <LCD_writeData+0x466>
	else if (__tmp > 65535)
    4280:	6f 81       	ldd	r22, Y+7	; 0x07
    4282:	78 85       	ldd	r23, Y+8	; 0x08
    4284:	89 85       	ldd	r24, Y+9	; 0x09
    4286:	9a 85       	ldd	r25, Y+10	; 0x0a
    4288:	20 e0       	ldi	r18, 0x00	; 0
    428a:	3f ef       	ldi	r19, 0xFF	; 255
    428c:	4f e7       	ldi	r20, 0x7F	; 127
    428e:	57 e4       	ldi	r21, 0x47	; 71
    4290:	0e 94 aa 10 	call	0x2154	; 0x2154 <__gtsf2>
    4294:	18 16       	cp	r1, r24
    4296:	4c f5       	brge	.+82     	; 0x42ea <LCD_writeData+0x452>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4298:	6b 85       	ldd	r22, Y+11	; 0x0b
    429a:	7c 85       	ldd	r23, Y+12	; 0x0c
    429c:	8d 85       	ldd	r24, Y+13	; 0x0d
    429e:	9e 85       	ldd	r25, Y+14	; 0x0e
    42a0:	20 e0       	ldi	r18, 0x00	; 0
    42a2:	30 e0       	ldi	r19, 0x00	; 0
    42a4:	40 e2       	ldi	r20, 0x20	; 32
    42a6:	51 e4       	ldi	r21, 0x41	; 65
    42a8:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__mulsf3>
    42ac:	dc 01       	movw	r26, r24
    42ae:	cb 01       	movw	r24, r22
    42b0:	bc 01       	movw	r22, r24
    42b2:	cd 01       	movw	r24, r26
    42b4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    42b8:	dc 01       	movw	r26, r24
    42ba:	cb 01       	movw	r24, r22
    42bc:	9e 83       	std	Y+6, r25	; 0x06
    42be:	8d 83       	std	Y+5, r24	; 0x05
    42c0:	0f c0       	rjmp	.+30     	; 0x42e0 <LCD_writeData+0x448>
    42c2:	88 ec       	ldi	r24, 0xC8	; 200
    42c4:	90 e0       	ldi	r25, 0x00	; 0
    42c6:	9c 83       	std	Y+4, r25	; 0x04
    42c8:	8b 83       	std	Y+3, r24	; 0x03
    42ca:	8b 81       	ldd	r24, Y+3	; 0x03
    42cc:	9c 81       	ldd	r25, Y+4	; 0x04
    42ce:	01 97       	sbiw	r24, 0x01	; 1
    42d0:	f1 f7       	brne	.-4      	; 0x42ce <LCD_writeData+0x436>
    42d2:	9c 83       	std	Y+4, r25	; 0x04
    42d4:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    42d6:	8d 81       	ldd	r24, Y+5	; 0x05
    42d8:	9e 81       	ldd	r25, Y+6	; 0x06
    42da:	01 97       	sbiw	r24, 0x01	; 1
    42dc:	9e 83       	std	Y+6, r25	; 0x06
    42de:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    42e0:	8d 81       	ldd	r24, Y+5	; 0x05
    42e2:	9e 81       	ldd	r25, Y+6	; 0x06
    42e4:	00 97       	sbiw	r24, 0x00	; 0
    42e6:	69 f7       	brne	.-38     	; 0x42c2 <LCD_writeData+0x42a>
    42e8:	14 c0       	rjmp	.+40     	; 0x4312 <LCD_writeData+0x47a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    42ea:	6f 81       	ldd	r22, Y+7	; 0x07
    42ec:	78 85       	ldd	r23, Y+8	; 0x08
    42ee:	89 85       	ldd	r24, Y+9	; 0x09
    42f0:	9a 85       	ldd	r25, Y+10	; 0x0a
    42f2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    42f6:	dc 01       	movw	r26, r24
    42f8:	cb 01       	movw	r24, r22
    42fa:	9e 83       	std	Y+6, r25	; 0x06
    42fc:	8d 83       	std	Y+5, r24	; 0x05
    42fe:	8d 81       	ldd	r24, Y+5	; 0x05
    4300:	9e 81       	ldd	r25, Y+6	; 0x06
    4302:	9a 83       	std	Y+2, r25	; 0x02
    4304:	89 83       	std	Y+1, r24	; 0x01
    4306:	89 81       	ldd	r24, Y+1	; 0x01
    4308:	9a 81       	ldd	r25, Y+2	; 0x02
    430a:	01 97       	sbiw	r24, 0x01	; 1
    430c:	f1 f7       	brne	.-4      	; 0x430a <LCD_writeData+0x472>
    430e:	9a 83       	std	Y+2, r25	; 0x02
    4310:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(1);
}
    4312:	e9 96       	adiw	r28, 0x39	; 57
    4314:	0f b6       	in	r0, 0x3f	; 63
    4316:	f8 94       	cli
    4318:	de bf       	out	0x3e, r29	; 62
    431a:	0f be       	out	0x3f, r0	; 63
    431c:	cd bf       	out	0x3d, r28	; 61
    431e:	cf 91       	pop	r28
    4320:	df 91       	pop	r29
    4322:	08 95       	ret

00004324 <LCD_writeChar>:
#endif

void LCD_writeChar(u8_t ch)
{
    4324:	df 93       	push	r29
    4326:	cf 93       	push	r28
    4328:	0f 92       	push	r0
    432a:	cd b7       	in	r28, 0x3d	; 61
    432c:	de b7       	in	r29, 0x3e	; 62
    432e:	89 83       	std	Y+1, r24	; 0x01
    LCD_writeData(ch);
    4330:	89 81       	ldd	r24, Y+1	; 0x01
    4332:	0e 94 4c 1f 	call	0x3e98	; 0x3e98 <LCD_writeData>
}
    4336:	0f 90       	pop	r0
    4338:	cf 91       	pop	r28
    433a:	df 91       	pop	r29
    433c:	08 95       	ret

0000433e <LCD_Clear>:

void LCD_Clear(void)
{
    433e:	df 93       	push	r29
    4340:	cf 93       	push	r28
    4342:	cd b7       	in	r28, 0x3d	; 61
    4344:	de b7       	in	r29, 0x3e	; 62
	LCD_sendCommand(LCD_COM_CLEAR);
    4346:	81 e0       	ldi	r24, 0x01	; 1
    4348:	0e 94 06 1d 	call	0x3a0c	; 0x3a0c <LCD_sendCommand>
}
    434c:	cf 91       	pop	r28
    434e:	df 91       	pop	r29
    4350:	08 95       	ret

00004352 <LCD_writeString>:

void LCD_writeString(u8_t *str)
{
    4352:	df 93       	push	r29
    4354:	cf 93       	push	r28
    4356:	00 d0       	rcall	.+0      	; 0x4358 <LCD_writeString+0x6>
    4358:	0f 92       	push	r0
    435a:	cd b7       	in	r28, 0x3d	; 61
    435c:	de b7       	in	r29, 0x3e	; 62
    435e:	9b 83       	std	Y+3, r25	; 0x03
    4360:	8a 83       	std	Y+2, r24	; 0x02
    u8_t i;
    for(i=0; str[i]; i++){
    4362:	19 82       	std	Y+1, r1	; 0x01
    4364:	0e c0       	rjmp	.+28     	; 0x4382 <LCD_writeString+0x30>
    	LCD_writeData(str[i]);
    4366:	89 81       	ldd	r24, Y+1	; 0x01
    4368:	28 2f       	mov	r18, r24
    436a:	30 e0       	ldi	r19, 0x00	; 0
    436c:	8a 81       	ldd	r24, Y+2	; 0x02
    436e:	9b 81       	ldd	r25, Y+3	; 0x03
    4370:	fc 01       	movw	r30, r24
    4372:	e2 0f       	add	r30, r18
    4374:	f3 1f       	adc	r31, r19
    4376:	80 81       	ld	r24, Z
    4378:	0e 94 4c 1f 	call	0x3e98	; 0x3e98 <LCD_writeData>
}

void LCD_writeString(u8_t *str)
{
    u8_t i;
    for(i=0; str[i]; i++){
    437c:	89 81       	ldd	r24, Y+1	; 0x01
    437e:	8f 5f       	subi	r24, 0xFF	; 255
    4380:	89 83       	std	Y+1, r24	; 0x01
    4382:	89 81       	ldd	r24, Y+1	; 0x01
    4384:	28 2f       	mov	r18, r24
    4386:	30 e0       	ldi	r19, 0x00	; 0
    4388:	8a 81       	ldd	r24, Y+2	; 0x02
    438a:	9b 81       	ldd	r25, Y+3	; 0x03
    438c:	fc 01       	movw	r30, r24
    438e:	e2 0f       	add	r30, r18
    4390:	f3 1f       	adc	r31, r19
    4392:	80 81       	ld	r24, Z
    4394:	88 23       	and	r24, r24
    4396:	39 f7       	brne	.-50     	; 0x4366 <LCD_writeString+0x14>
    	LCD_writeData(str[i]);
    }
}
    4398:	0f 90       	pop	r0
    439a:	0f 90       	pop	r0
    439c:	0f 90       	pop	r0
    439e:	cf 91       	pop	r28
    43a0:	df 91       	pop	r29
    43a2:	08 95       	ret

000043a4 <LCD_writeNumber>:

void LCD_writeNumber(u64_t num)
{
    43a4:	8f 92       	push	r8
    43a6:	9f 92       	push	r9
    43a8:	af 92       	push	r10
    43aa:	bf 92       	push	r11
    43ac:	cf 92       	push	r12
    43ae:	df 92       	push	r13
    43b0:	ef 92       	push	r14
    43b2:	ff 92       	push	r15
    43b4:	0f 93       	push	r16
    43b6:	1f 93       	push	r17
    43b8:	df 93       	push	r29
    43ba:	cf 93       	push	r28
    43bc:	cd b7       	in	r28, 0x3d	; 61
    43be:	de b7       	in	r29, 0x3e	; 62
    43c0:	6b 97       	sbiw	r28, 0x1b	; 27
    43c2:	0f b6       	in	r0, 0x3f	; 63
    43c4:	f8 94       	cli
    43c6:	de bf       	out	0x3e, r29	; 62
    43c8:	0f be       	out	0x3f, r0	; 63
    43ca:	cd bf       	out	0x3d, r28	; 61
    43cc:	2c 8b       	std	Y+20, r18	; 0x14
    43ce:	3d 8b       	std	Y+21, r19	; 0x15
    43d0:	4e 8b       	std	Y+22, r20	; 0x16
    43d2:	5f 8b       	std	Y+23, r21	; 0x17
    43d4:	68 8f       	std	Y+24, r22	; 0x18
    43d6:	79 8f       	std	Y+25, r23	; 0x19
    43d8:	8a 8f       	std	Y+26, r24	; 0x1a
    43da:	9b 8f       	std	Y+27, r25	; 0x1b
    u8_t str[16]={0},i=0;
    43dc:	80 e1       	ldi	r24, 0x10	; 16
    43de:	fe 01       	movw	r30, r28
    43e0:	34 96       	adiw	r30, 0x04	; 4
    43e2:	df 01       	movw	r26, r30
    43e4:	98 2f       	mov	r25, r24
    43e6:	1d 92       	st	X+, r1
    43e8:	9a 95       	dec	r25
    43ea:	e9 f7       	brne	.-6      	; 0x43e6 <LCD_writeNumber+0x42>
    43ec:	1b 82       	std	Y+3, r1	; 0x03
    43ee:	69 c0       	rjmp	.+210    	; 0x44c2 <LCD_writeNumber+0x11e>
    while(num>0){
    	str[i]=num%10+'0';
    43f0:	8b 81       	ldd	r24, Y+3	; 0x03
    43f2:	88 2e       	mov	r8, r24
    43f4:	99 24       	eor	r9, r9
    43f6:	ac 88       	ldd	r10, Y+20	; 0x14
    43f8:	bd 88       	ldd	r11, Y+21	; 0x15
    43fa:	ce 88       	ldd	r12, Y+22	; 0x16
    43fc:	df 88       	ldd	r13, Y+23	; 0x17
    43fe:	e8 8c       	ldd	r14, Y+24	; 0x18
    4400:	f9 8c       	ldd	r15, Y+25	; 0x19
    4402:	0a 8d       	ldd	r16, Y+26	; 0x1a
    4404:	1b 8d       	ldd	r17, Y+27	; 0x1b
    4406:	2a 2d       	mov	r18, r10
    4408:	3b 2d       	mov	r19, r11
    440a:	4c 2d       	mov	r20, r12
    440c:	5d 2d       	mov	r21, r13
    440e:	6e 2d       	mov	r22, r14
    4410:	7f 2d       	mov	r23, r15
    4412:	80 2f       	mov	r24, r16
    4414:	91 2f       	mov	r25, r17
    4416:	0f 2e       	mov	r0, r31
    4418:	fa e0       	ldi	r31, 0x0A	; 10
    441a:	af 2e       	mov	r10, r31
    441c:	f0 2d       	mov	r31, r0
    441e:	bb 24       	eor	r11, r11
    4420:	cc 24       	eor	r12, r12
    4422:	dd 24       	eor	r13, r13
    4424:	ee 24       	eor	r14, r14
    4426:	ff 24       	eor	r15, r15
    4428:	00 e0       	ldi	r16, 0x00	; 0
    442a:	10 e0       	ldi	r17, 0x00	; 0
    442c:	0e 94 ea 06 	call	0xdd4	; 0xdd4 <__umoddi3>
    4430:	a2 2e       	mov	r10, r18
    4432:	b3 2e       	mov	r11, r19
    4434:	c4 2e       	mov	r12, r20
    4436:	d5 2e       	mov	r13, r21
    4438:	e6 2e       	mov	r14, r22
    443a:	f7 2e       	mov	r15, r23
    443c:	08 2f       	mov	r16, r24
    443e:	19 2f       	mov	r17, r25
    4440:	2a 2d       	mov	r18, r10
    4442:	3b 2d       	mov	r19, r11
    4444:	4c 2d       	mov	r20, r12
    4446:	5d 2d       	mov	r21, r13
    4448:	6e 2d       	mov	r22, r14
    444a:	7f 2d       	mov	r23, r15
    444c:	80 2f       	mov	r24, r16
    444e:	91 2f       	mov	r25, r17
    4450:	82 2f       	mov	r24, r18
    4452:	28 2f       	mov	r18, r24
    4454:	20 5d       	subi	r18, 0xD0	; 208
    4456:	ce 01       	movw	r24, r28
    4458:	04 96       	adiw	r24, 0x04	; 4
    445a:	fc 01       	movw	r30, r24
    445c:	e8 0d       	add	r30, r8
    445e:	f9 1d       	adc	r31, r9
    4460:	20 83       	st	Z, r18
    	i++;
    4462:	8b 81       	ldd	r24, Y+3	; 0x03
    4464:	8f 5f       	subi	r24, 0xFF	; 255
    4466:	8b 83       	std	Y+3, r24	; 0x03
    	num=num/10;
    4468:	ac 88       	ldd	r10, Y+20	; 0x14
    446a:	bd 88       	ldd	r11, Y+21	; 0x15
    446c:	ce 88       	ldd	r12, Y+22	; 0x16
    446e:	df 88       	ldd	r13, Y+23	; 0x17
    4470:	e8 8c       	ldd	r14, Y+24	; 0x18
    4472:	f9 8c       	ldd	r15, Y+25	; 0x19
    4474:	0a 8d       	ldd	r16, Y+26	; 0x1a
    4476:	1b 8d       	ldd	r17, Y+27	; 0x1b
    4478:	2a 2d       	mov	r18, r10
    447a:	3b 2d       	mov	r19, r11
    447c:	4c 2d       	mov	r20, r12
    447e:	5d 2d       	mov	r21, r13
    4480:	6e 2d       	mov	r22, r14
    4482:	7f 2d       	mov	r23, r15
    4484:	80 2f       	mov	r24, r16
    4486:	91 2f       	mov	r25, r17
    4488:	0f 2e       	mov	r0, r31
    448a:	fa e0       	ldi	r31, 0x0A	; 10
    448c:	af 2e       	mov	r10, r31
    448e:	f0 2d       	mov	r31, r0
    4490:	bb 24       	eor	r11, r11
    4492:	cc 24       	eor	r12, r12
    4494:	dd 24       	eor	r13, r13
    4496:	ee 24       	eor	r14, r14
    4498:	ff 24       	eor	r15, r15
    449a:	00 e0       	ldi	r16, 0x00	; 0
    449c:	10 e0       	ldi	r17, 0x00	; 0
    449e:	0e 94 75 00 	call	0xea	; 0xea <__udivdi3>
    44a2:	a2 2e       	mov	r10, r18
    44a4:	b3 2e       	mov	r11, r19
    44a6:	c4 2e       	mov	r12, r20
    44a8:	d5 2e       	mov	r13, r21
    44aa:	e6 2e       	mov	r14, r22
    44ac:	f7 2e       	mov	r15, r23
    44ae:	08 2f       	mov	r16, r24
    44b0:	19 2f       	mov	r17, r25
    44b2:	ac 8a       	std	Y+20, r10	; 0x14
    44b4:	bd 8a       	std	Y+21, r11	; 0x15
    44b6:	ce 8a       	std	Y+22, r12	; 0x16
    44b8:	df 8a       	std	Y+23, r13	; 0x17
    44ba:	e8 8e       	std	Y+24, r14	; 0x18
    44bc:	f9 8e       	std	Y+25, r15	; 0x19
    44be:	0a 8f       	std	Y+26, r16	; 0x1a
    44c0:	1b 8f       	std	Y+27, r17	; 0x1b
}

void LCD_writeNumber(u64_t num)
{
    u8_t str[16]={0},i=0;
    while(num>0){
    44c2:	8c 89       	ldd	r24, Y+20	; 0x14
    44c4:	9d 89       	ldd	r25, Y+21	; 0x15
    44c6:	89 2b       	or	r24, r25
    44c8:	9e 89       	ldd	r25, Y+22	; 0x16
    44ca:	89 2b       	or	r24, r25
    44cc:	9f 89       	ldd	r25, Y+23	; 0x17
    44ce:	89 2b       	or	r24, r25
    44d0:	98 8d       	ldd	r25, Y+24	; 0x18
    44d2:	89 2b       	or	r24, r25
    44d4:	99 8d       	ldd	r25, Y+25	; 0x19
    44d6:	89 2b       	or	r24, r25
    44d8:	9a 8d       	ldd	r25, Y+26	; 0x1a
    44da:	89 2b       	or	r24, r25
    44dc:	9b 8d       	ldd	r25, Y+27	; 0x1b
    44de:	89 2b       	or	r24, r25
    44e0:	88 23       	and	r24, r24
    44e2:	09 f0       	breq	.+2      	; 0x44e6 <LCD_writeNumber+0x142>
    44e4:	85 cf       	rjmp	.-246    	; 0x43f0 <LCD_writeNumber+0x4c>
    	str[i]=num%10+'0';
    	i++;
    	num=num/10;
    }
    for (int j=i; j>0; j--){
    44e6:	8b 81       	ldd	r24, Y+3	; 0x03
    44e8:	88 2f       	mov	r24, r24
    44ea:	90 e0       	ldi	r25, 0x00	; 0
    44ec:	9a 83       	std	Y+2, r25	; 0x02
    44ee:	89 83       	std	Y+1, r24	; 0x01
    44f0:	12 c0       	rjmp	.+36     	; 0x4516 <LCD_writeNumber+0x172>
    	LCD_writeData(str[j-1]);
    44f2:	89 81       	ldd	r24, Y+1	; 0x01
    44f4:	9a 81       	ldd	r25, Y+2	; 0x02
    44f6:	9c 01       	movw	r18, r24
    44f8:	21 50       	subi	r18, 0x01	; 1
    44fa:	30 40       	sbci	r19, 0x00	; 0
    44fc:	ce 01       	movw	r24, r28
    44fe:	04 96       	adiw	r24, 0x04	; 4
    4500:	fc 01       	movw	r30, r24
    4502:	e2 0f       	add	r30, r18
    4504:	f3 1f       	adc	r31, r19
    4506:	80 81       	ld	r24, Z
    4508:	0e 94 4c 1f 	call	0x3e98	; 0x3e98 <LCD_writeData>
    while(num>0){
    	str[i]=num%10+'0';
    	i++;
    	num=num/10;
    }
    for (int j=i; j>0; j--){
    450c:	89 81       	ldd	r24, Y+1	; 0x01
    450e:	9a 81       	ldd	r25, Y+2	; 0x02
    4510:	01 97       	sbiw	r24, 0x01	; 1
    4512:	9a 83       	std	Y+2, r25	; 0x02
    4514:	89 83       	std	Y+1, r24	; 0x01
    4516:	89 81       	ldd	r24, Y+1	; 0x01
    4518:	9a 81       	ldd	r25, Y+2	; 0x02
    451a:	18 16       	cp	r1, r24
    451c:	19 06       	cpc	r1, r25
    451e:	4c f3       	brlt	.-46     	; 0x44f2 <LCD_writeNumber+0x14e>
    	LCD_writeData(str[j-1]);
    }
}
    4520:	6b 96       	adiw	r28, 0x1b	; 27
    4522:	0f b6       	in	r0, 0x3f	; 63
    4524:	f8 94       	cli
    4526:	de bf       	out	0x3e, r29	; 62
    4528:	0f be       	out	0x3f, r0	; 63
    452a:	cd bf       	out	0x3d, r28	; 61
    452c:	cf 91       	pop	r28
    452e:	df 91       	pop	r29
    4530:	1f 91       	pop	r17
    4532:	0f 91       	pop	r16
    4534:	ff 90       	pop	r15
    4536:	ef 90       	pop	r14
    4538:	df 90       	pop	r13
    453a:	cf 90       	pop	r12
    453c:	bf 90       	pop	r11
    453e:	af 90       	pop	r10
    4540:	9f 90       	pop	r9
    4542:	8f 90       	pop	r8
    4544:	08 95       	ret

00004546 <LCD_GOTO>:

void LCD_GOTO(u8_t raw, u8_t col)
{
    4546:	df 93       	push	r29
    4548:	cf 93       	push	r28
    454a:	00 d0       	rcall	.+0      	; 0x454c <LCD_GOTO+0x6>
    454c:	00 d0       	rcall	.+0      	; 0x454e <LCD_GOTO+0x8>
    454e:	cd b7       	in	r28, 0x3d	; 61
    4550:	de b7       	in	r29, 0x3e	; 62
    4552:	89 83       	std	Y+1, r24	; 0x01
    4554:	6a 83       	std	Y+2, r22	; 0x02
    switch (raw)
    4556:	89 81       	ldd	r24, Y+1	; 0x01
    4558:	28 2f       	mov	r18, r24
    455a:	30 e0       	ldi	r19, 0x00	; 0
    455c:	3c 83       	std	Y+4, r19	; 0x04
    455e:	2b 83       	std	Y+3, r18	; 0x03
    4560:	8b 81       	ldd	r24, Y+3	; 0x03
    4562:	9c 81       	ldd	r25, Y+4	; 0x04
    4564:	00 97       	sbiw	r24, 0x00	; 0
    4566:	31 f0       	breq	.+12     	; 0x4574 <LCD_GOTO+0x2e>
    4568:	2b 81       	ldd	r18, Y+3	; 0x03
    456a:	3c 81       	ldd	r19, Y+4	; 0x04
    456c:	21 30       	cpi	r18, 0x01	; 1
    456e:	31 05       	cpc	r19, r1
    4570:	49 f0       	breq	.+18     	; 0x4584 <LCD_GOTO+0x3e>
    4572:	0f c0       	rjmp	.+30     	; 0x4592 <LCD_GOTO+0x4c>
	{
	case 0:
		if ((col < 16) && (col >= 0))
    4574:	8a 81       	ldd	r24, Y+2	; 0x02
    4576:	80 31       	cpi	r24, 0x10	; 16
    4578:	60 f4       	brcc	.+24     	; 0x4592 <LCD_GOTO+0x4c>
		{
			LCD_sendCommand(LCD_COM_SET_CURSOR_FIRST_LINE + col);
    457a:	8a 81       	ldd	r24, Y+2	; 0x02
    457c:	80 58       	subi	r24, 0x80	; 128
    457e:	0e 94 06 1d 	call	0x3a0c	; 0x3a0c <LCD_sendCommand>
    4582:	07 c0       	rjmp	.+14     	; 0x4592 <LCD_GOTO+0x4c>
		}
		break;
	case 1:
		if ((col < 16) && (col >= 0))
    4584:	8a 81       	ldd	r24, Y+2	; 0x02
    4586:	80 31       	cpi	r24, 0x10	; 16
    4588:	20 f4       	brcc	.+8      	; 0x4592 <LCD_GOTO+0x4c>
		{
			LCD_sendCommand(LCD_COM_SET_CURSOR_SECOND_LINE + col);
    458a:	8a 81       	ldd	r24, Y+2	; 0x02
    458c:	80 54       	subi	r24, 0x40	; 64
    458e:	0e 94 06 1d 	call	0x3a0c	; 0x3a0c <LCD_sendCommand>
		}
		break;
	}
}
    4592:	0f 90       	pop	r0
    4594:	0f 90       	pop	r0
    4596:	0f 90       	pop	r0
    4598:	0f 90       	pop	r0
    459a:	cf 91       	pop	r28
    459c:	df 91       	pop	r29
    459e:	08 95       	ret

000045a0 <Switch_Init>:

#include "DIO.h"
#include "Switches.h"

void Switch_Init(u8_t Port_Name, u8_t Pin_No)
{
    45a0:	df 93       	push	r29
    45a2:	cf 93       	push	r28
    45a4:	00 d0       	rcall	.+0      	; 0x45a6 <Switch_Init+0x6>
    45a6:	cd b7       	in	r28, 0x3d	; 61
    45a8:	de b7       	in	r29, 0x3e	; 62
    45aa:	89 83       	std	Y+1, r24	; 0x01
    45ac:	6a 83       	std	Y+2, r22	; 0x02
	DIO_setPinDirection(Port_Name, Pin_No, INPUT);
    45ae:	89 81       	ldd	r24, Y+1	; 0x01
    45b0:	6a 81       	ldd	r22, Y+2	; 0x02
    45b2:	40 e0       	ldi	r20, 0x00	; 0
    45b4:	0e 94 cb 15 	call	0x2b96	; 0x2b96 <DIO_setPinDirection>
}
    45b8:	0f 90       	pop	r0
    45ba:	0f 90       	pop	r0
    45bc:	cf 91       	pop	r28
    45be:	df 91       	pop	r29
    45c0:	08 95       	ret

000045c2 <getSwitchValue>:

u8_t getSwitchValue(u8_t Port_Name, u8_t Pin_No)
{
    45c2:	df 93       	push	r29
    45c4:	cf 93       	push	r28
    45c6:	00 d0       	rcall	.+0      	; 0x45c8 <getSwitchValue+0x6>
    45c8:	0f 92       	push	r0
    45ca:	cd b7       	in	r28, 0x3d	; 61
    45cc:	de b7       	in	r29, 0x3e	; 62
    45ce:	8a 83       	std	Y+2, r24	; 0x02
    45d0:	6b 83       	std	Y+3, r22	; 0x03
	u8_t value = DIO_getPin(Port_Name, Pin_No);
    45d2:	8a 81       	ldd	r24, Y+2	; 0x02
    45d4:	6b 81       	ldd	r22, Y+3	; 0x03
    45d6:	0e 94 d2 16 	call	0x2da4	; 0x2da4 <DIO_getPin>
    45da:	89 83       	std	Y+1, r24	; 0x01
	return value;
    45dc:	89 81       	ldd	r24, Y+1	; 0x01
}
    45de:	0f 90       	pop	r0
    45e0:	0f 90       	pop	r0
    45e2:	0f 90       	pop	r0
    45e4:	cf 91       	pop	r28
    45e6:	df 91       	pop	r29
    45e8:	08 95       	ret

000045ea <Timer0_Init>:
static u16_t gPrescal = 1;
static u16_t Counter = 0;
static volatile u32_t gOVFNUM = 1;

EN_ERRORSTATE_t Timer0_Init(EN_Timer0Mode_t mode, EN_Timer0Scaler_t scaler, EN_OC0Mode_t oc_mode)
{
    45ea:	df 93       	push	r29
    45ec:	cf 93       	push	r28
    45ee:	cd b7       	in	r28, 0x3d	; 61
    45f0:	de b7       	in	r29, 0x3e	; 62
    45f2:	28 97       	sbiw	r28, 0x08	; 8
    45f4:	0f b6       	in	r0, 0x3f	; 63
    45f6:	f8 94       	cli
    45f8:	de bf       	out	0x3e, r29	; 62
    45fa:	0f be       	out	0x3f, r0	; 63
    45fc:	cd bf       	out	0x3d, r28	; 61
    45fe:	8a 83       	std	Y+2, r24	; 0x02
    4600:	6b 83       	std	Y+3, r22	; 0x03
    4602:	4c 83       	std	Y+4, r20	; 0x04
	EN_ERRORSTATE_t state;
	state = E_OK;
    4604:	81 e0       	ldi	r24, 0x01	; 1
    4606:	89 83       	std	Y+1, r24	; 0x01
	switch (mode)
    4608:	8a 81       	ldd	r24, Y+2	; 0x02
    460a:	28 2f       	mov	r18, r24
    460c:	30 e0       	ldi	r19, 0x00	; 0
    460e:	38 87       	std	Y+8, r19	; 0x08
    4610:	2f 83       	std	Y+7, r18	; 0x07
    4612:	8f 81       	ldd	r24, Y+7	; 0x07
    4614:	98 85       	ldd	r25, Y+8	; 0x08
    4616:	81 30       	cpi	r24, 0x01	; 1
    4618:	91 05       	cpc	r25, r1
    461a:	01 f1       	breq	.+64     	; 0x465c <Timer0_Init+0x72>
    461c:	2f 81       	ldd	r18, Y+7	; 0x07
    461e:	38 85       	ldd	r19, Y+8	; 0x08
    4620:	22 30       	cpi	r18, 0x02	; 2
    4622:	31 05       	cpc	r19, r1
    4624:	2c f4       	brge	.+10     	; 0x4630 <Timer0_Init+0x46>
    4626:	8f 81       	ldd	r24, Y+7	; 0x07
    4628:	98 85       	ldd	r25, Y+8	; 0x08
    462a:	00 97       	sbiw	r24, 0x00	; 0
    462c:	61 f0       	breq	.+24     	; 0x4646 <Timer0_Init+0x5c>
    462e:	37 c0       	rjmp	.+110    	; 0x469e <Timer0_Init+0xb4>
    4630:	2f 81       	ldd	r18, Y+7	; 0x07
    4632:	38 85       	ldd	r19, Y+8	; 0x08
    4634:	22 30       	cpi	r18, 0x02	; 2
    4636:	31 05       	cpc	r19, r1
    4638:	e1 f0       	breq	.+56     	; 0x4672 <Timer0_Init+0x88>
    463a:	8f 81       	ldd	r24, Y+7	; 0x07
    463c:	98 85       	ldd	r25, Y+8	; 0x08
    463e:	83 30       	cpi	r24, 0x03	; 3
    4640:	91 05       	cpc	r25, r1
    4642:	11 f1       	breq	.+68     	; 0x4688 <Timer0_Init+0x9e>
    4644:	2c c0       	rjmp	.+88     	; 0x469e <Timer0_Init+0xb4>
	{
	case TIMER0_NORMAL_MODE:
		CLR_BIT(holdPrescal, WGM00);
    4646:	80 91 7a 01 	lds	r24, 0x017A
    464a:	8f 7b       	andi	r24, 0xBF	; 191
    464c:	80 93 7a 01 	sts	0x017A, r24
		CLR_BIT(holdPrescal, WGM01);
    4650:	80 91 7a 01 	lds	r24, 0x017A
    4654:	87 7f       	andi	r24, 0xF7	; 247
    4656:	80 93 7a 01 	sts	0x017A, r24
    465a:	22 c0       	rjmp	.+68     	; 0x46a0 <Timer0_Init+0xb6>
		break;
	case TIMER0_PHASECORRECT_MODE:
		SET_BIT(holdPrescal, WGM00);
    465c:	80 91 7a 01 	lds	r24, 0x017A
    4660:	80 64       	ori	r24, 0x40	; 64
    4662:	80 93 7a 01 	sts	0x017A, r24
		CLR_BIT(holdPrescal, WGM01);
    4666:	80 91 7a 01 	lds	r24, 0x017A
    466a:	87 7f       	andi	r24, 0xF7	; 247
    466c:	80 93 7a 01 	sts	0x017A, r24
    4670:	17 c0       	rjmp	.+46     	; 0x46a0 <Timer0_Init+0xb6>
		break;
	case TIMER0_CTC_MODE:
		CLR_BIT(holdPrescal, WGM00);
    4672:	80 91 7a 01 	lds	r24, 0x017A
    4676:	8f 7b       	andi	r24, 0xBF	; 191
    4678:	80 93 7a 01 	sts	0x017A, r24
		SET_BIT(holdPrescal, WGM01);
    467c:	80 91 7a 01 	lds	r24, 0x017A
    4680:	88 60       	ori	r24, 0x08	; 8
    4682:	80 93 7a 01 	sts	0x017A, r24
    4686:	0c c0       	rjmp	.+24     	; 0x46a0 <Timer0_Init+0xb6>
		break;
	case TIMER0_FASTPWM_MODE:
		SET_BIT(holdPrescal, WGM00);
    4688:	80 91 7a 01 	lds	r24, 0x017A
    468c:	80 64       	ori	r24, 0x40	; 64
    468e:	80 93 7a 01 	sts	0x017A, r24
		SET_BIT(holdPrescal, WGM01);
    4692:	80 91 7a 01 	lds	r24, 0x017A
    4696:	88 60       	ori	r24, 0x08	; 8
    4698:	80 93 7a 01 	sts	0x017A, r24
    469c:	01 c0       	rjmp	.+2      	; 0x46a0 <Timer0_Init+0xb6>
		break;
	default:
		state = E_ERROR;
    469e:	19 82       	std	Y+1, r1	; 0x01
		break;
	}

	holdPrescal &= 0XF8; //0b11111000
    46a0:	80 91 7a 01 	lds	r24, 0x017A
    46a4:	88 7f       	andi	r24, 0xF8	; 248
    46a6:	80 93 7a 01 	sts	0x017A, r24
	holdPrescal |= scaler;
    46aa:	90 91 7a 01 	lds	r25, 0x017A
    46ae:	8b 81       	ldd	r24, Y+3	; 0x03
    46b0:	89 2b       	or	r24, r25
    46b2:	80 93 7a 01 	sts	0x017A, r24
	gPrescal = scaler;
    46b6:	8b 81       	ldd	r24, Y+3	; 0x03
    46b8:	88 2f       	mov	r24, r24
    46ba:	90 e0       	ldi	r25, 0x00	; 0
    46bc:	90 93 69 01 	sts	0x0169, r25
    46c0:	80 93 68 01 	sts	0x0168, r24

	switch (oc_mode)
    46c4:	8c 81       	ldd	r24, Y+4	; 0x04
    46c6:	28 2f       	mov	r18, r24
    46c8:	30 e0       	ldi	r19, 0x00	; 0
    46ca:	3e 83       	std	Y+6, r19	; 0x06
    46cc:	2d 83       	std	Y+5, r18	; 0x05
    46ce:	8d 81       	ldd	r24, Y+5	; 0x05
    46d0:	9e 81       	ldd	r25, Y+6	; 0x06
    46d2:	81 30       	cpi	r24, 0x01	; 1
    46d4:	91 05       	cpc	r25, r1
    46d6:	01 f1       	breq	.+64     	; 0x4718 <Timer0_Init+0x12e>
    46d8:	2d 81       	ldd	r18, Y+5	; 0x05
    46da:	3e 81       	ldd	r19, Y+6	; 0x06
    46dc:	22 30       	cpi	r18, 0x02	; 2
    46de:	31 05       	cpc	r19, r1
    46e0:	2c f4       	brge	.+10     	; 0x46ec <Timer0_Init+0x102>
    46e2:	8d 81       	ldd	r24, Y+5	; 0x05
    46e4:	9e 81       	ldd	r25, Y+6	; 0x06
    46e6:	00 97       	sbiw	r24, 0x00	; 0
    46e8:	61 f0       	breq	.+24     	; 0x4702 <Timer0_Init+0x118>
    46ea:	37 c0       	rjmp	.+110    	; 0x475a <Timer0_Init+0x170>
    46ec:	2d 81       	ldd	r18, Y+5	; 0x05
    46ee:	3e 81       	ldd	r19, Y+6	; 0x06
    46f0:	22 30       	cpi	r18, 0x02	; 2
    46f2:	31 05       	cpc	r19, r1
    46f4:	e1 f0       	breq	.+56     	; 0x472e <Timer0_Init+0x144>
    46f6:	8d 81       	ldd	r24, Y+5	; 0x05
    46f8:	9e 81       	ldd	r25, Y+6	; 0x06
    46fa:	83 30       	cpi	r24, 0x03	; 3
    46fc:	91 05       	cpc	r25, r1
    46fe:	11 f1       	breq	.+68     	; 0x4744 <Timer0_Init+0x15a>
    4700:	2c c0       	rjmp	.+88     	; 0x475a <Timer0_Init+0x170>
	{
	case OCO_DISCONNECTED:
		CLR_BIT(holdPrescal, COM00);
    4702:	80 91 7a 01 	lds	r24, 0x017A
    4706:	8f 7e       	andi	r24, 0xEF	; 239
    4708:	80 93 7a 01 	sts	0x017A, r24
		CLR_BIT(holdPrescal, COM01);
    470c:	80 91 7a 01 	lds	r24, 0x017A
    4710:	8f 7d       	andi	r24, 0xDF	; 223
    4712:	80 93 7a 01 	sts	0x017A, r24
    4716:	22 c0       	rjmp	.+68     	; 0x475c <Timer0_Init+0x172>
		break;
	case OCO_TOGGLE:
		SET_BIT(holdPrescal, COM00);
    4718:	80 91 7a 01 	lds	r24, 0x017A
    471c:	80 61       	ori	r24, 0x10	; 16
    471e:	80 93 7a 01 	sts	0x017A, r24
		CLR_BIT(holdPrescal, COM01);
    4722:	80 91 7a 01 	lds	r24, 0x017A
    4726:	8f 7d       	andi	r24, 0xDF	; 223
    4728:	80 93 7a 01 	sts	0x017A, r24
    472c:	17 c0       	rjmp	.+46     	; 0x475c <Timer0_Init+0x172>
		break;
	case OCO_NON_INVERTING:
		CLR_BIT(holdPrescal, COM00);
    472e:	80 91 7a 01 	lds	r24, 0x017A
    4732:	8f 7e       	andi	r24, 0xEF	; 239
    4734:	80 93 7a 01 	sts	0x017A, r24
		SET_BIT(holdPrescal, COM01);
    4738:	80 91 7a 01 	lds	r24, 0x017A
    473c:	80 62       	ori	r24, 0x20	; 32
    473e:	80 93 7a 01 	sts	0x017A, r24
    4742:	0c c0       	rjmp	.+24     	; 0x475c <Timer0_Init+0x172>
		break;
	case OCO_INVERTING:
		SET_BIT(holdPrescal, COM00);
    4744:	80 91 7a 01 	lds	r24, 0x017A
    4748:	80 61       	ori	r24, 0x10	; 16
    474a:	80 93 7a 01 	sts	0x017A, r24
		SET_BIT(holdPrescal, COM01);
    474e:	80 91 7a 01 	lds	r24, 0x017A
    4752:	80 62       	ori	r24, 0x20	; 32
    4754:	80 93 7a 01 	sts	0x017A, r24
    4758:	01 c0       	rjmp	.+2      	; 0x475c <Timer0_Init+0x172>
		break;
	default:
		state = E_ERROR;
    475a:	19 82       	std	Y+1, r1	; 0x01
		break;
	}
	return state;
    475c:	89 81       	ldd	r24, Y+1	; 0x01
}
    475e:	28 96       	adiw	r28, 0x08	; 8
    4760:	0f b6       	in	r0, 0x3f	; 63
    4762:	f8 94       	cli
    4764:	de bf       	out	0x3e, r29	; 62
    4766:	0f be       	out	0x3f, r0	; 63
    4768:	cd bf       	out	0x3d, r28	; 61
    476a:	cf 91       	pop	r28
    476c:	df 91       	pop	r29
    476e:	08 95       	ret

00004770 <Timer0_Start>:

void Timer0_Start()
{
    4770:	df 93       	push	r29
    4772:	cf 93       	push	r28
    4774:	cd b7       	in	r28, 0x3d	; 61
    4776:	de b7       	in	r29, 0x3e	; 62
	TCCR0 = holdPrescal;
    4778:	e3 e5       	ldi	r30, 0x53	; 83
    477a:	f0 e0       	ldi	r31, 0x00	; 0
    477c:	80 91 7a 01 	lds	r24, 0x017A
    4780:	80 83       	st	Z, r24
}
    4782:	cf 91       	pop	r28
    4784:	df 91       	pop	r29
    4786:	08 95       	ret

00004788 <Timer0_Stop>:

void Timer0_Stop()
{
    4788:	df 93       	push	r29
    478a:	cf 93       	push	r28
    478c:	cd b7       	in	r28, 0x3d	; 61
    478e:	de b7       	in	r29, 0x3e	; 62
	TCCR0 &= 0x07;
    4790:	a3 e5       	ldi	r26, 0x53	; 83
    4792:	b0 e0       	ldi	r27, 0x00	; 0
    4794:	e3 e5       	ldi	r30, 0x53	; 83
    4796:	f0 e0       	ldi	r31, 0x00	; 0
    4798:	80 81       	ld	r24, Z
    479a:	87 70       	andi	r24, 0x07	; 7
    479c:	8c 93       	st	X, r24
}
    479e:	cf 91       	pop	r28
    47a0:	df 91       	pop	r29
    47a2:	08 95       	ret

000047a4 <TIMER0_voidPhaseCorrect>:

void TIMER0_voidPhaseCorrect(u8_t DutyCycle, EN_OC0Mode_t ocomode)
{
    47a4:	df 93       	push	r29
    47a6:	cf 93       	push	r28
    47a8:	00 d0       	rcall	.+0      	; 0x47aa <TIMER0_voidPhaseCorrect+0x6>
    47aa:	cd b7       	in	r28, 0x3d	; 61
    47ac:	de b7       	in	r29, 0x3e	; 62
    47ae:	89 83       	std	Y+1, r24	; 0x01
    47b0:	6a 83       	std	Y+2, r22	; 0x02
	if (ocomode == OCO_INVERTING)
    47b2:	8a 81       	ldd	r24, Y+2	; 0x02
    47b4:	83 30       	cpi	r24, 0x03	; 3
    47b6:	81 f4       	brne	.+32     	; 0x47d8 <TIMER0_voidPhaseCorrect+0x34>
	{
		OCR0 = 255 - ((TIMER0_REG_CAPACITY * DutyCycle) / 100);
    47b8:	ec e5       	ldi	r30, 0x5C	; 92
    47ba:	f0 e0       	ldi	r31, 0x00	; 0
    47bc:	89 81       	ldd	r24, Y+1	; 0x01
    47be:	88 2f       	mov	r24, r24
    47c0:	90 e0       	ldi	r25, 0x00	; 0
    47c2:	98 2f       	mov	r25, r24
    47c4:	88 27       	eor	r24, r24
    47c6:	24 e6       	ldi	r18, 0x64	; 100
    47c8:	30 e0       	ldi	r19, 0x00	; 0
    47ca:	b9 01       	movw	r22, r18
    47cc:	0e 94 de 2a 	call	0x55bc	; 0x55bc <__divmodhi4>
    47d0:	cb 01       	movw	r24, r22
    47d2:	80 95       	com	r24
    47d4:	80 83       	st	Z, r24
    47d6:	1d c0       	rjmp	.+58     	; 0x4812 <TIMER0_voidPhaseCorrect+0x6e>
	}

	else if (ocomode == OCO_NON_INVERTING)
    47d8:	8a 81       	ldd	r24, Y+2	; 0x02
    47da:	82 30       	cpi	r24, 0x02	; 2
    47dc:	d1 f4       	brne	.+52     	; 0x4812 <TIMER0_voidPhaseCorrect+0x6e>
	{
		OCR0 = (255 * DutyCycle) / 100;
    47de:	ec e5       	ldi	r30, 0x5C	; 92
    47e0:	f0 e0       	ldi	r31, 0x00	; 0
    47e2:	89 81       	ldd	r24, Y+1	; 0x01
    47e4:	48 2f       	mov	r20, r24
    47e6:	50 e0       	ldi	r21, 0x00	; 0
    47e8:	ca 01       	movw	r24, r20
    47ea:	9c 01       	movw	r18, r24
    47ec:	22 0f       	add	r18, r18
    47ee:	33 1f       	adc	r19, r19
    47f0:	c9 01       	movw	r24, r18
    47f2:	96 95       	lsr	r25
    47f4:	98 2f       	mov	r25, r24
    47f6:	88 27       	eor	r24, r24
    47f8:	97 95       	ror	r25
    47fa:	87 95       	ror	r24
    47fc:	82 1b       	sub	r24, r18
    47fe:	93 0b       	sbc	r25, r19
    4800:	84 0f       	add	r24, r20
    4802:	95 1f       	adc	r25, r21
    4804:	24 e6       	ldi	r18, 0x64	; 100
    4806:	30 e0       	ldi	r19, 0x00	; 0
    4808:	b9 01       	movw	r22, r18
    480a:	0e 94 de 2a 	call	0x55bc	; 0x55bc <__divmodhi4>
    480e:	cb 01       	movw	r24, r22
    4810:	80 83       	st	Z, r24
	}
}
    4812:	0f 90       	pop	r0
    4814:	0f 90       	pop	r0
    4816:	cf 91       	pop	r28
    4818:	df 91       	pop	r29
    481a:	08 95       	ret

0000481c <Timer0_InterruptEnable>:

EN_ERRORSTATE_t Timer0_InterruptEnable(EN_TIMER0_INTMODE_t INTMode)
{
    481c:	df 93       	push	r29
    481e:	cf 93       	push	r28
    4820:	00 d0       	rcall	.+0      	; 0x4822 <Timer0_InterruptEnable+0x6>
    4822:	00 d0       	rcall	.+0      	; 0x4824 <Timer0_InterruptEnable+0x8>
    4824:	cd b7       	in	r28, 0x3d	; 61
    4826:	de b7       	in	r29, 0x3e	; 62
    4828:	8a 83       	std	Y+2, r24	; 0x02
	EN_ERRORSTATE_t state;
	state = E_OK;
    482a:	81 e0       	ldi	r24, 0x01	; 1
    482c:	89 83       	std	Y+1, r24	; 0x01
	switch (INTMode)
    482e:	8a 81       	ldd	r24, Y+2	; 0x02
    4830:	28 2f       	mov	r18, r24
    4832:	30 e0       	ldi	r19, 0x00	; 0
    4834:	3c 83       	std	Y+4, r19	; 0x04
    4836:	2b 83       	std	Y+3, r18	; 0x03
    4838:	8b 81       	ldd	r24, Y+3	; 0x03
    483a:	9c 81       	ldd	r25, Y+4	; 0x04
    483c:	00 97       	sbiw	r24, 0x00	; 0
    483e:	31 f0       	breq	.+12     	; 0x484c <Timer0_InterruptEnable+0x30>
    4840:	2b 81       	ldd	r18, Y+3	; 0x03
    4842:	3c 81       	ldd	r19, Y+4	; 0x04
    4844:	21 30       	cpi	r18, 0x01	; 1
    4846:	31 05       	cpc	r19, r1
    4848:	49 f0       	breq	.+18     	; 0x485c <Timer0_InterruptEnable+0x40>
    484a:	10 c0       	rjmp	.+32     	; 0x486c <Timer0_InterruptEnable+0x50>
	{
	case OV_INT:
		SET_BIT(TIMSK, TOIE0);
    484c:	a9 e5       	ldi	r26, 0x59	; 89
    484e:	b0 e0       	ldi	r27, 0x00	; 0
    4850:	e9 e5       	ldi	r30, 0x59	; 89
    4852:	f0 e0       	ldi	r31, 0x00	; 0
    4854:	80 81       	ld	r24, Z
    4856:	81 60       	ori	r24, 0x01	; 1
    4858:	8c 93       	st	X, r24
    485a:	09 c0       	rjmp	.+18     	; 0x486e <Timer0_InterruptEnable+0x52>
		break;
	case OC_INT:
		SET_BIT(TIMSK, OCIE0);
    485c:	a9 e5       	ldi	r26, 0x59	; 89
    485e:	b0 e0       	ldi	r27, 0x00	; 0
    4860:	e9 e5       	ldi	r30, 0x59	; 89
    4862:	f0 e0       	ldi	r31, 0x00	; 0
    4864:	80 81       	ld	r24, Z
    4866:	82 60       	ori	r24, 0x02	; 2
    4868:	8c 93       	st	X, r24
    486a:	01 c0       	rjmp	.+2      	; 0x486e <Timer0_InterruptEnable+0x52>
		break;
	default:
		state = E_ERROR;
    486c:	19 82       	std	Y+1, r1	; 0x01
		break;
	}
	SET_BIT(SREG, I_BIT);
    486e:	af e5       	ldi	r26, 0x5F	; 95
    4870:	b0 e0       	ldi	r27, 0x00	; 0
    4872:	ef e5       	ldi	r30, 0x5F	; 95
    4874:	f0 e0       	ldi	r31, 0x00	; 0
    4876:	80 81       	ld	r24, Z
    4878:	80 68       	ori	r24, 0x80	; 128
    487a:	8c 93       	st	X, r24
	return state;
    487c:	89 81       	ldd	r24, Y+1	; 0x01
}
    487e:	0f 90       	pop	r0
    4880:	0f 90       	pop	r0
    4882:	0f 90       	pop	r0
    4884:	0f 90       	pop	r0
    4886:	cf 91       	pop	r28
    4888:	df 91       	pop	r29
    488a:	08 95       	ret

0000488c <Timer0_InterruptDisable>:

EN_ERRORSTATE_t Timer0_InterruptDisable(EN_TIMER0_INTMODE_t INTMode)
{
    488c:	df 93       	push	r29
    488e:	cf 93       	push	r28
    4890:	00 d0       	rcall	.+0      	; 0x4892 <Timer0_InterruptDisable+0x6>
    4892:	00 d0       	rcall	.+0      	; 0x4894 <Timer0_InterruptDisable+0x8>
    4894:	cd b7       	in	r28, 0x3d	; 61
    4896:	de b7       	in	r29, 0x3e	; 62
    4898:	8a 83       	std	Y+2, r24	; 0x02
	EN_ERRORSTATE_t state;
	state = E_OK;
    489a:	81 e0       	ldi	r24, 0x01	; 1
    489c:	89 83       	std	Y+1, r24	; 0x01
	switch (INTMode)
    489e:	8a 81       	ldd	r24, Y+2	; 0x02
    48a0:	28 2f       	mov	r18, r24
    48a2:	30 e0       	ldi	r19, 0x00	; 0
    48a4:	3c 83       	std	Y+4, r19	; 0x04
    48a6:	2b 83       	std	Y+3, r18	; 0x03
    48a8:	8b 81       	ldd	r24, Y+3	; 0x03
    48aa:	9c 81       	ldd	r25, Y+4	; 0x04
    48ac:	00 97       	sbiw	r24, 0x00	; 0
    48ae:	31 f0       	breq	.+12     	; 0x48bc <Timer0_InterruptDisable+0x30>
    48b0:	2b 81       	ldd	r18, Y+3	; 0x03
    48b2:	3c 81       	ldd	r19, Y+4	; 0x04
    48b4:	21 30       	cpi	r18, 0x01	; 1
    48b6:	31 05       	cpc	r19, r1
    48b8:	49 f0       	breq	.+18     	; 0x48cc <Timer0_InterruptDisable+0x40>
    48ba:	10 c0       	rjmp	.+32     	; 0x48dc <Timer0_InterruptDisable+0x50>
	{
	case OV_INT:
		CLR_BIT(TIMSK, TOIE0);
    48bc:	a9 e5       	ldi	r26, 0x59	; 89
    48be:	b0 e0       	ldi	r27, 0x00	; 0
    48c0:	e9 e5       	ldi	r30, 0x59	; 89
    48c2:	f0 e0       	ldi	r31, 0x00	; 0
    48c4:	80 81       	ld	r24, Z
    48c6:	8e 7f       	andi	r24, 0xFE	; 254
    48c8:	8c 93       	st	X, r24
    48ca:	09 c0       	rjmp	.+18     	; 0x48de <Timer0_InterruptDisable+0x52>
		break;
	case OC_INT:
		CLR_BIT(TIMSK, OCIE0);
    48cc:	a9 e5       	ldi	r26, 0x59	; 89
    48ce:	b0 e0       	ldi	r27, 0x00	; 0
    48d0:	e9 e5       	ldi	r30, 0x59	; 89
    48d2:	f0 e0       	ldi	r31, 0x00	; 0
    48d4:	80 81       	ld	r24, Z
    48d6:	8d 7f       	andi	r24, 0xFD	; 253
    48d8:	8c 93       	st	X, r24
    48da:	01 c0       	rjmp	.+2      	; 0x48de <Timer0_InterruptDisable+0x52>
		break;
	default:
		state = E_ERROR;
    48dc:	19 82       	std	Y+1, r1	; 0x01
		break;
	}
	return state;
    48de:	89 81       	ldd	r24, Y+1	; 0x01
}
    48e0:	0f 90       	pop	r0
    48e2:	0f 90       	pop	r0
    48e4:	0f 90       	pop	r0
    48e6:	0f 90       	pop	r0
    48e8:	cf 91       	pop	r28
    48ea:	df 91       	pop	r29
    48ec:	08 95       	ret

000048ee <Timer0_SetCallBack>:

void Timer0_SetCallBack(void (*LocalFptr)(void))
{
    48ee:	df 93       	push	r29
    48f0:	cf 93       	push	r28
    48f2:	00 d0       	rcall	.+0      	; 0x48f4 <Timer0_SetCallBack+0x6>
    48f4:	cd b7       	in	r28, 0x3d	; 61
    48f6:	de b7       	in	r29, 0x3e	; 62
    48f8:	9a 83       	std	Y+2, r25	; 0x02
    48fa:	89 83       	std	Y+1, r24	; 0x01
	Timer0_OVF_Fptr = LocalFptr;
    48fc:	89 81       	ldd	r24, Y+1	; 0x01
    48fe:	9a 81       	ldd	r25, Y+2	; 0x02
    4900:	90 93 77 01 	sts	0x0177, r25
    4904:	80 93 76 01 	sts	0x0176, r24
}
    4908:	0f 90       	pop	r0
    490a:	0f 90       	pop	r0
    490c:	cf 91       	pop	r28
    490e:	df 91       	pop	r29
    4910:	08 95       	ret

00004912 <Timer0_delayUs>:

EN_ERRORSTATE_t Timer0_delayUs(u32_t Time)
{
    4912:	df 93       	push	r29
    4914:	cf 93       	push	r28
    4916:	cd b7       	in	r28, 0x3d	; 61
    4918:	de b7       	in	r29, 0x3e	; 62
    491a:	2d 97       	sbiw	r28, 0x0d	; 13
    491c:	0f b6       	in	r0, 0x3f	; 63
    491e:	f8 94       	cli
    4920:	de bf       	out	0x3e, r29	; 62
    4922:	0f be       	out	0x3f, r0	; 63
    4924:	cd bf       	out	0x3d, r28	; 61
    4926:	6a 87       	std	Y+10, r22	; 0x0a
    4928:	7b 87       	std	Y+11, r23	; 0x0b
    492a:	8c 87       	std	Y+12, r24	; 0x0c
    492c:	9d 87       	std	Y+13, r25	; 0x0d
	EN_ERRORSTATE_t state;
	state = E_OK;
    492e:	81 e0       	ldi	r24, 0x01	; 1
    4930:	89 87       	std	Y+9, r24	; 0x09

	if (gPrescal == TIMER0_SCALER_8)
    4932:	80 91 68 01 	lds	r24, 0x0168
    4936:	90 91 69 01 	lds	r25, 0x0169
    493a:	82 30       	cpi	r24, 0x02	; 2
    493c:	91 05       	cpc	r25, r1
    493e:	39 f4       	brne	.+14     	; 0x494e <Timer0_delayUs+0x3c>
	{
		gPrescal = 8;
    4940:	88 e0       	ldi	r24, 0x08	; 8
    4942:	90 e0       	ldi	r25, 0x00	; 0
    4944:	90 93 69 01 	sts	0x0169, r25
    4948:	80 93 68 01 	sts	0x0168, r24
    494c:	2b c0       	rjmp	.+86     	; 0x49a4 <Timer0_delayUs+0x92>
	}
	else if (gPrescal == TIMER0_SCALER_64)
    494e:	80 91 68 01 	lds	r24, 0x0168
    4952:	90 91 69 01 	lds	r25, 0x0169
    4956:	83 30       	cpi	r24, 0x03	; 3
    4958:	91 05       	cpc	r25, r1
    495a:	39 f4       	brne	.+14     	; 0x496a <Timer0_delayUs+0x58>
	{
		gPrescal = 64;
    495c:	80 e4       	ldi	r24, 0x40	; 64
    495e:	90 e0       	ldi	r25, 0x00	; 0
    4960:	90 93 69 01 	sts	0x0169, r25
    4964:	80 93 68 01 	sts	0x0168, r24
    4968:	1d c0       	rjmp	.+58     	; 0x49a4 <Timer0_delayUs+0x92>
	}
	else if (gPrescal == TIMER0_SCALER_256)
    496a:	80 91 68 01 	lds	r24, 0x0168
    496e:	90 91 69 01 	lds	r25, 0x0169
    4972:	84 30       	cpi	r24, 0x04	; 4
    4974:	91 05       	cpc	r25, r1
    4976:	39 f4       	brne	.+14     	; 0x4986 <Timer0_delayUs+0x74>
	{
		gPrescal = 256;
    4978:	80 e0       	ldi	r24, 0x00	; 0
    497a:	91 e0       	ldi	r25, 0x01	; 1
    497c:	90 93 69 01 	sts	0x0169, r25
    4980:	80 93 68 01 	sts	0x0168, r24
    4984:	0f c0       	rjmp	.+30     	; 0x49a4 <Timer0_delayUs+0x92>
	}
	else if (gPrescal == TIMER0_SCALER_1024)
    4986:	80 91 68 01 	lds	r24, 0x0168
    498a:	90 91 69 01 	lds	r25, 0x0169
    498e:	85 30       	cpi	r24, 0x05	; 5
    4990:	91 05       	cpc	r25, r1
    4992:	39 f4       	brne	.+14     	; 0x49a2 <Timer0_delayUs+0x90>
	{
		gPrescal = 1024;
    4994:	80 e0       	ldi	r24, 0x00	; 0
    4996:	94 e0       	ldi	r25, 0x04	; 4
    4998:	90 93 69 01 	sts	0x0169, r25
    499c:	80 93 68 01 	sts	0x0168, r24
    49a0:	01 c0       	rjmp	.+2      	; 0x49a4 <Timer0_delayUs+0x92>
	}
	else
	{
		state = E_ERROR;
    49a2:	19 86       	std	Y+9, r1	; 0x09
	}

	float TickTime = gPrescal / F_CPU_MHZ;
    49a4:	80 91 68 01 	lds	r24, 0x0168
    49a8:	90 91 69 01 	lds	r25, 0x0169
    49ac:	96 95       	lsr	r25
    49ae:	87 95       	ror	r24
    49b0:	96 95       	lsr	r25
    49b2:	87 95       	ror	r24
    49b4:	96 95       	lsr	r25
    49b6:	87 95       	ror	r24
    49b8:	cc 01       	movw	r24, r24
    49ba:	a0 e0       	ldi	r26, 0x00	; 0
    49bc:	b0 e0       	ldi	r27, 0x00	; 0
    49be:	bc 01       	movw	r22, r24
    49c0:	cd 01       	movw	r24, r26
    49c2:	0e 94 8e 11 	call	0x231c	; 0x231c <__floatunsisf>
    49c6:	dc 01       	movw	r26, r24
    49c8:	cb 01       	movw	r24, r22
    49ca:	8d 83       	std	Y+5, r24	; 0x05
    49cc:	9e 83       	std	Y+6, r25	; 0x06
    49ce:	af 83       	std	Y+7, r26	; 0x07
    49d0:	b8 87       	std	Y+8, r27	; 0x08
	u32_t numbOfTick = Time / TickTime;
    49d2:	6a 85       	ldd	r22, Y+10	; 0x0a
    49d4:	7b 85       	ldd	r23, Y+11	; 0x0b
    49d6:	8c 85       	ldd	r24, Y+12	; 0x0c
    49d8:	9d 85       	ldd	r25, Y+13	; 0x0d
    49da:	0e 94 8e 11 	call	0x231c	; 0x231c <__floatunsisf>
    49de:	dc 01       	movw	r26, r24
    49e0:	cb 01       	movw	r24, r22
    49e2:	bc 01       	movw	r22, r24
    49e4:	cd 01       	movw	r24, r26
    49e6:	2d 81       	ldd	r18, Y+5	; 0x05
    49e8:	3e 81       	ldd	r19, Y+6	; 0x06
    49ea:	4f 81       	ldd	r20, Y+7	; 0x07
    49ec:	58 85       	ldd	r21, Y+8	; 0x08
    49ee:	0e 94 fe 0f 	call	0x1ffc	; 0x1ffc <__divsf3>
    49f2:	dc 01       	movw	r26, r24
    49f4:	cb 01       	movw	r24, r22
    49f6:	bc 01       	movw	r22, r24
    49f8:	cd 01       	movw	r24, r26
    49fa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    49fe:	dc 01       	movw	r26, r24
    4a00:	cb 01       	movw	r24, r22
    4a02:	89 83       	std	Y+1, r24	; 0x01
    4a04:	9a 83       	std	Y+2, r25	; 0x02
    4a06:	ab 83       	std	Y+3, r26	; 0x03
    4a08:	bc 83       	std	Y+4, r27	; 0x04
	gOVFNUM = numbOfTick / 250;
    4a0a:	89 81       	ldd	r24, Y+1	; 0x01
    4a0c:	9a 81       	ldd	r25, Y+2	; 0x02
    4a0e:	ab 81       	ldd	r26, Y+3	; 0x03
    4a10:	bc 81       	ldd	r27, Y+4	; 0x04
    4a12:	2a ef       	ldi	r18, 0xFA	; 250
    4a14:	30 e0       	ldi	r19, 0x00	; 0
    4a16:	40 e0       	ldi	r20, 0x00	; 0
    4a18:	50 e0       	ldi	r21, 0x00	; 0
    4a1a:	bc 01       	movw	r22, r24
    4a1c:	cd 01       	movw	r24, r26
    4a1e:	0e 94 f1 2a 	call	0x55e2	; 0x55e2 <__udivmodsi4>
    4a22:	da 01       	movw	r26, r20
    4a24:	c9 01       	movw	r24, r18
    4a26:	80 93 6a 01 	sts	0x016A, r24
    4a2a:	90 93 6b 01 	sts	0x016B, r25
    4a2e:	a0 93 6c 01 	sts	0x016C, r26
    4a32:	b0 93 6d 01 	sts	0x016D, r27

	return state;
    4a36:	89 85       	ldd	r24, Y+9	; 0x09
}
    4a38:	2d 96       	adiw	r28, 0x0d	; 13
    4a3a:	0f b6       	in	r0, 0x3f	; 63
    4a3c:	f8 94       	cli
    4a3e:	de bf       	out	0x3e, r29	; 62
    4a40:	0f be       	out	0x3f, r0	; 63
    4a42:	cd bf       	out	0x3d, r28	; 61
    4a44:	cf 91       	pop	r28
    4a46:	df 91       	pop	r29
    4a48:	08 95       	ret

00004a4a <__vector_11>:


void __vector_11(void)
{
    4a4a:	1f 92       	push	r1
    4a4c:	0f 92       	push	r0
    4a4e:	0f b6       	in	r0, 0x3f	; 63
    4a50:	0f 92       	push	r0
    4a52:	11 24       	eor	r1, r1
    4a54:	2f 93       	push	r18
    4a56:	3f 93       	push	r19
    4a58:	4f 93       	push	r20
    4a5a:	5f 93       	push	r21
    4a5c:	6f 93       	push	r22
    4a5e:	7f 93       	push	r23
    4a60:	8f 93       	push	r24
    4a62:	9f 93       	push	r25
    4a64:	af 93       	push	r26
    4a66:	bf 93       	push	r27
    4a68:	ef 93       	push	r30
    4a6a:	ff 93       	push	r31
    4a6c:	df 93       	push	r29
    4a6e:	cf 93       	push	r28
    4a70:	cd b7       	in	r28, 0x3d	; 61
    4a72:	de b7       	in	r29, 0x3e	; 62
	TCNT0 = 6;
    4a74:	e2 e5       	ldi	r30, 0x52	; 82
    4a76:	f0 e0       	ldi	r31, 0x00	; 0
    4a78:	86 e0       	ldi	r24, 0x06	; 6
    4a7a:	80 83       	st	Z, r24
	Counter++;
    4a7c:	80 91 7b 01 	lds	r24, 0x017B
    4a80:	90 91 7c 01 	lds	r25, 0x017C
    4a84:	01 96       	adiw	r24, 0x01	; 1
    4a86:	90 93 7c 01 	sts	0x017C, r25
    4a8a:	80 93 7b 01 	sts	0x017B, r24
	if(Timer0_OVF_Fptr != NULLPTR)
    4a8e:	80 91 76 01 	lds	r24, 0x0176
    4a92:	90 91 77 01 	lds	r25, 0x0177
    4a96:	00 97       	sbiw	r24, 0x00	; 0
    4a98:	e9 f0       	breq	.+58     	; 0x4ad4 <__vector_11+0x8a>
	{
		if(Counter == gOVFNUM)
    4a9a:	80 91 7b 01 	lds	r24, 0x017B
    4a9e:	90 91 7c 01 	lds	r25, 0x017C
    4aa2:	9c 01       	movw	r18, r24
    4aa4:	40 e0       	ldi	r20, 0x00	; 0
    4aa6:	50 e0       	ldi	r21, 0x00	; 0
    4aa8:	80 91 6a 01 	lds	r24, 0x016A
    4aac:	90 91 6b 01 	lds	r25, 0x016B
    4ab0:	a0 91 6c 01 	lds	r26, 0x016C
    4ab4:	b0 91 6d 01 	lds	r27, 0x016D
    4ab8:	28 17       	cp	r18, r24
    4aba:	39 07       	cpc	r19, r25
    4abc:	4a 07       	cpc	r20, r26
    4abe:	5b 07       	cpc	r21, r27
    4ac0:	49 f4       	brne	.+18     	; 0x4ad4 <__vector_11+0x8a>
		{
			Timer0_OVF_Fptr();
    4ac2:	e0 91 76 01 	lds	r30, 0x0176
    4ac6:	f0 91 77 01 	lds	r31, 0x0177
    4aca:	09 95       	icall
			Counter=0;
    4acc:	10 92 7c 01 	sts	0x017C, r1
    4ad0:	10 92 7b 01 	sts	0x017B, r1
		}

	}
}
    4ad4:	cf 91       	pop	r28
    4ad6:	df 91       	pop	r29
    4ad8:	ff 91       	pop	r31
    4ada:	ef 91       	pop	r30
    4adc:	bf 91       	pop	r27
    4ade:	af 91       	pop	r26
    4ae0:	9f 91       	pop	r25
    4ae2:	8f 91       	pop	r24
    4ae4:	7f 91       	pop	r23
    4ae6:	6f 91       	pop	r22
    4ae8:	5f 91       	pop	r21
    4aea:	4f 91       	pop	r20
    4aec:	3f 91       	pop	r19
    4aee:	2f 91       	pop	r18
    4af0:	0f 90       	pop	r0
    4af2:	0f be       	out	0x3f, r0	; 63
    4af4:	0f 90       	pop	r0
    4af6:	1f 90       	pop	r1
    4af8:	18 95       	reti

00004afa <Timer1_Init>:

/* Timer1 */
static u8_t gPre1A;
static u8_t gPre1B;
EN_ERRORSTATE_t Timer1_Init(Timer1Mode_type mode, Timer1Scaler_type scaler, OC1A_Mode_type oc1a_mode, OC1B_Mode_type oc1b_mode)
{
    4afa:	df 93       	push	r29
    4afc:	cf 93       	push	r28
    4afe:	cd b7       	in	r28, 0x3d	; 61
    4b00:	de b7       	in	r29, 0x3e	; 62
    4b02:	2b 97       	sbiw	r28, 0x0b	; 11
    4b04:	0f b6       	in	r0, 0x3f	; 63
    4b06:	f8 94       	cli
    4b08:	de bf       	out	0x3e, r29	; 62
    4b0a:	0f be       	out	0x3f, r0	; 63
    4b0c:	cd bf       	out	0x3d, r28	; 61
    4b0e:	8a 83       	std	Y+2, r24	; 0x02
    4b10:	6b 83       	std	Y+3, r22	; 0x03
    4b12:	4c 83       	std	Y+4, r20	; 0x04
    4b14:	2d 83       	std	Y+5, r18	; 0x05
	EN_ERRORSTATE_t state;
	state = E_OK;
    4b16:	81 e0       	ldi	r24, 0x01	; 1
    4b18:	89 83       	std	Y+1, r24	; 0x01

	switch (mode)
    4b1a:	8a 81       	ldd	r24, Y+2	; 0x02
    4b1c:	28 2f       	mov	r18, r24
    4b1e:	30 e0       	ldi	r19, 0x00	; 0
    4b20:	3b 87       	std	Y+11, r19	; 0x0b
    4b22:	2a 87       	std	Y+10, r18	; 0x0a
    4b24:	8a 85       	ldd	r24, Y+10	; 0x0a
    4b26:	9b 85       	ldd	r25, Y+11	; 0x0b
    4b28:	82 30       	cpi	r24, 0x02	; 2
    4b2a:	91 05       	cpc	r25, r1
    4b2c:	09 f4       	brne	.+2      	; 0x4b30 <Timer1_Init+0x36>
    4b2e:	46 c0       	rjmp	.+140    	; 0x4bbc <Timer1_Init+0xc2>
    4b30:	2a 85       	ldd	r18, Y+10	; 0x0a
    4b32:	3b 85       	ldd	r19, Y+11	; 0x0b
    4b34:	23 30       	cpi	r18, 0x03	; 3
    4b36:	31 05       	cpc	r19, r1
    4b38:	54 f4       	brge	.+20     	; 0x4b4e <Timer1_Init+0x54>
    4b3a:	8a 85       	ldd	r24, Y+10	; 0x0a
    4b3c:	9b 85       	ldd	r25, Y+11	; 0x0b
    4b3e:	00 97       	sbiw	r24, 0x00	; 0
    4b40:	99 f0       	breq	.+38     	; 0x4b68 <Timer1_Init+0x6e>
    4b42:	2a 85       	ldd	r18, Y+10	; 0x0a
    4b44:	3b 85       	ldd	r19, Y+11	; 0x0b
    4b46:	21 30       	cpi	r18, 0x01	; 1
    4b48:	31 05       	cpc	r19, r1
    4b4a:	19 f1       	breq	.+70     	; 0x4b92 <Timer1_Init+0x98>
    4b4c:	76 c0       	rjmp	.+236    	; 0x4c3a <Timer1_Init+0x140>
    4b4e:	8a 85       	ldd	r24, Y+10	; 0x0a
    4b50:	9b 85       	ldd	r25, Y+11	; 0x0b
    4b52:	83 30       	cpi	r24, 0x03	; 3
    4b54:	91 05       	cpc	r25, r1
    4b56:	09 f4       	brne	.+2      	; 0x4b5a <Timer1_Init+0x60>
    4b58:	46 c0       	rjmp	.+140    	; 0x4be6 <Timer1_Init+0xec>
    4b5a:	2a 85       	ldd	r18, Y+10	; 0x0a
    4b5c:	3b 85       	ldd	r19, Y+11	; 0x0b
    4b5e:	24 30       	cpi	r18, 0x04	; 4
    4b60:	31 05       	cpc	r19, r1
    4b62:	09 f4       	brne	.+2      	; 0x4b66 <Timer1_Init+0x6c>
    4b64:	55 c0       	rjmp	.+170    	; 0x4c10 <Timer1_Init+0x116>
    4b66:	69 c0       	rjmp	.+210    	; 0x4c3a <Timer1_Init+0x140>
	{
	case TIMER1_NORMAL_MODE:
		CLR_BIT(gPre1A, WGM10);
    4b68:	80 91 7d 01 	lds	r24, 0x017D
    4b6c:	8e 7f       	andi	r24, 0xFE	; 254
    4b6e:	80 93 7d 01 	sts	0x017D, r24
		CLR_BIT(gPre1A, WGM11);
    4b72:	80 91 7d 01 	lds	r24, 0x017D
    4b76:	8d 7f       	andi	r24, 0xFD	; 253
    4b78:	80 93 7d 01 	sts	0x017D, r24
		CLR_BIT(gPre1B, WGM12);
    4b7c:	80 91 7e 01 	lds	r24, 0x017E
    4b80:	87 7f       	andi	r24, 0xF7	; 247
    4b82:	80 93 7e 01 	sts	0x017E, r24
		CLR_BIT(gPre1B, WGM13);
    4b86:	80 91 7e 01 	lds	r24, 0x017E
    4b8a:	8f 7e       	andi	r24, 0xEF	; 239
    4b8c:	80 93 7e 01 	sts	0x017E, r24
    4b90:	55 c0       	rjmp	.+170    	; 0x4c3c <Timer1_Init+0x142>
		break;
	case TIMER1_CTC_ICR_TOP_MODE:
		CLR_BIT(gPre1A, WGM10);
    4b92:	80 91 7d 01 	lds	r24, 0x017D
    4b96:	8e 7f       	andi	r24, 0xFE	; 254
    4b98:	80 93 7d 01 	sts	0x017D, r24
		CLR_BIT(gPre1A, WGM11);
    4b9c:	80 91 7d 01 	lds	r24, 0x017D
    4ba0:	8d 7f       	andi	r24, 0xFD	; 253
    4ba2:	80 93 7d 01 	sts	0x017D, r24
		SET_BIT(gPre1B, WGM12);
    4ba6:	80 91 7e 01 	lds	r24, 0x017E
    4baa:	88 60       	ori	r24, 0x08	; 8
    4bac:	80 93 7e 01 	sts	0x017E, r24
		SET_BIT(gPre1B, WGM13);
    4bb0:	80 91 7e 01 	lds	r24, 0x017E
    4bb4:	80 61       	ori	r24, 0x10	; 16
    4bb6:	80 93 7e 01 	sts	0x017E, r24
    4bba:	40 c0       	rjmp	.+128    	; 0x4c3c <Timer1_Init+0x142>
		break;

	case TIMER1_CTC_OCRA_TOP_MODE:
		CLR_BIT(gPre1A, WGM10);
    4bbc:	80 91 7d 01 	lds	r24, 0x017D
    4bc0:	8e 7f       	andi	r24, 0xFE	; 254
    4bc2:	80 93 7d 01 	sts	0x017D, r24
		CLR_BIT(gPre1A, WGM11);
    4bc6:	80 91 7d 01 	lds	r24, 0x017D
    4bca:	8d 7f       	andi	r24, 0xFD	; 253
    4bcc:	80 93 7d 01 	sts	0x017D, r24
		SET_BIT(gPre1B, WGM12);
    4bd0:	80 91 7e 01 	lds	r24, 0x017E
    4bd4:	88 60       	ori	r24, 0x08	; 8
    4bd6:	80 93 7e 01 	sts	0x017E, r24
		CLR_BIT(gPre1B, WGM13);
    4bda:	80 91 7e 01 	lds	r24, 0x017E
    4bde:	8f 7e       	andi	r24, 0xEF	; 239
    4be0:	80 93 7e 01 	sts	0x017E, r24
    4be4:	2b c0       	rjmp	.+86     	; 0x4c3c <Timer1_Init+0x142>
		break;

	case TIMER1_FASTPWM_ICR_TOP_MODE:
		CLR_BIT(gPre1A, WGM10);
    4be6:	80 91 7d 01 	lds	r24, 0x017D
    4bea:	8e 7f       	andi	r24, 0xFE	; 254
    4bec:	80 93 7d 01 	sts	0x017D, r24
		SET_BIT(gPre1A, WGM11);
    4bf0:	80 91 7d 01 	lds	r24, 0x017D
    4bf4:	82 60       	ori	r24, 0x02	; 2
    4bf6:	80 93 7d 01 	sts	0x017D, r24
		SET_BIT(gPre1B, WGM12);
    4bfa:	80 91 7e 01 	lds	r24, 0x017E
    4bfe:	88 60       	ori	r24, 0x08	; 8
    4c00:	80 93 7e 01 	sts	0x017E, r24
		SET_BIT(gPre1B, WGM13);
    4c04:	80 91 7e 01 	lds	r24, 0x017E
    4c08:	80 61       	ori	r24, 0x10	; 16
    4c0a:	80 93 7e 01 	sts	0x017E, r24
    4c0e:	16 c0       	rjmp	.+44     	; 0x4c3c <Timer1_Init+0x142>
		break;

	case TIMER1_FASTPWM_OCRA_TOP_MODE:
		SET_BIT(gPre1A, WGM10);
    4c10:	80 91 7d 01 	lds	r24, 0x017D
    4c14:	81 60       	ori	r24, 0x01	; 1
    4c16:	80 93 7d 01 	sts	0x017D, r24
		SET_BIT(gPre1A, WGM11);
    4c1a:	80 91 7d 01 	lds	r24, 0x017D
    4c1e:	82 60       	ori	r24, 0x02	; 2
    4c20:	80 93 7d 01 	sts	0x017D, r24
		SET_BIT(gPre1B, WGM12);
    4c24:	80 91 7e 01 	lds	r24, 0x017E
    4c28:	88 60       	ori	r24, 0x08	; 8
    4c2a:	80 93 7e 01 	sts	0x017E, r24
		SET_BIT(gPre1B, WGM13);
    4c2e:	80 91 7e 01 	lds	r24, 0x017E
    4c32:	80 61       	ori	r24, 0x10	; 16
    4c34:	80 93 7e 01 	sts	0x017E, r24
    4c38:	01 c0       	rjmp	.+2      	; 0x4c3c <Timer1_Init+0x142>
		break;
	default:
		state = E_ERROR;
    4c3a:	19 82       	std	Y+1, r1	; 0x01
		break;
	}

	switch (oc1a_mode)
    4c3c:	8c 81       	ldd	r24, Y+4	; 0x04
    4c3e:	28 2f       	mov	r18, r24
    4c40:	30 e0       	ldi	r19, 0x00	; 0
    4c42:	39 87       	std	Y+9, r19	; 0x09
    4c44:	28 87       	std	Y+8, r18	; 0x08
    4c46:	88 85       	ldd	r24, Y+8	; 0x08
    4c48:	99 85       	ldd	r25, Y+9	; 0x09
    4c4a:	81 30       	cpi	r24, 0x01	; 1
    4c4c:	91 05       	cpc	r25, r1
    4c4e:	01 f1       	breq	.+64     	; 0x4c90 <Timer1_Init+0x196>
    4c50:	28 85       	ldd	r18, Y+8	; 0x08
    4c52:	39 85       	ldd	r19, Y+9	; 0x09
    4c54:	22 30       	cpi	r18, 0x02	; 2
    4c56:	31 05       	cpc	r19, r1
    4c58:	2c f4       	brge	.+10     	; 0x4c64 <Timer1_Init+0x16a>
    4c5a:	88 85       	ldd	r24, Y+8	; 0x08
    4c5c:	99 85       	ldd	r25, Y+9	; 0x09
    4c5e:	00 97       	sbiw	r24, 0x00	; 0
    4c60:	61 f0       	breq	.+24     	; 0x4c7a <Timer1_Init+0x180>
    4c62:	37 c0       	rjmp	.+110    	; 0x4cd2 <Timer1_Init+0x1d8>
    4c64:	28 85       	ldd	r18, Y+8	; 0x08
    4c66:	39 85       	ldd	r19, Y+9	; 0x09
    4c68:	22 30       	cpi	r18, 0x02	; 2
    4c6a:	31 05       	cpc	r19, r1
    4c6c:	e1 f0       	breq	.+56     	; 0x4ca6 <Timer1_Init+0x1ac>
    4c6e:	88 85       	ldd	r24, Y+8	; 0x08
    4c70:	99 85       	ldd	r25, Y+9	; 0x09
    4c72:	83 30       	cpi	r24, 0x03	; 3
    4c74:	91 05       	cpc	r25, r1
    4c76:	11 f1       	breq	.+68     	; 0x4cbc <Timer1_Init+0x1c2>
    4c78:	2c c0       	rjmp	.+88     	; 0x4cd2 <Timer1_Init+0x1d8>
	{
	case OCRA_DISCONNECTED:
		CLR_BIT(gPre1A, COM1A0);
    4c7a:	80 91 7d 01 	lds	r24, 0x017D
    4c7e:	8f 7b       	andi	r24, 0xBF	; 191
    4c80:	80 93 7d 01 	sts	0x017D, r24
		CLR_BIT(gPre1A, COM1A1);
    4c84:	80 91 7d 01 	lds	r24, 0x017D
    4c88:	8f 77       	andi	r24, 0x7F	; 127
    4c8a:	80 93 7d 01 	sts	0x017D, r24
    4c8e:	22 c0       	rjmp	.+68     	; 0x4cd4 <Timer1_Init+0x1da>
		break;
	case OCRA_TOGGLE:
		SET_BIT(gPre1A, COM1A0);
    4c90:	80 91 7d 01 	lds	r24, 0x017D
    4c94:	80 64       	ori	r24, 0x40	; 64
    4c96:	80 93 7d 01 	sts	0x017D, r24
		CLR_BIT(gPre1A, COM1A1);
    4c9a:	80 91 7d 01 	lds	r24, 0x017D
    4c9e:	8f 77       	andi	r24, 0x7F	; 127
    4ca0:	80 93 7d 01 	sts	0x017D, r24
    4ca4:	17 c0       	rjmp	.+46     	; 0x4cd4 <Timer1_Init+0x1da>
		break;
	case OCRA_NON_INVERTING:
		CLR_BIT(gPre1A, COM1A0);
    4ca6:	80 91 7d 01 	lds	r24, 0x017D
    4caa:	8f 7b       	andi	r24, 0xBF	; 191
    4cac:	80 93 7d 01 	sts	0x017D, r24
		SET_BIT(gPre1A, COM1A1);
    4cb0:	80 91 7d 01 	lds	r24, 0x017D
    4cb4:	80 68       	ori	r24, 0x80	; 128
    4cb6:	80 93 7d 01 	sts	0x017D, r24
    4cba:	0c c0       	rjmp	.+24     	; 0x4cd4 <Timer1_Init+0x1da>
		break;
	case OCRA_INVERTING:
		SET_BIT(gPre1A, COM1A0);
    4cbc:	80 91 7d 01 	lds	r24, 0x017D
    4cc0:	80 64       	ori	r24, 0x40	; 64
    4cc2:	80 93 7d 01 	sts	0x017D, r24
		SET_BIT(gPre1A, COM1A1);
    4cc6:	80 91 7d 01 	lds	r24, 0x017D
    4cca:	80 68       	ori	r24, 0x80	; 128
    4ccc:	80 93 7d 01 	sts	0x017D, r24
    4cd0:	01 c0       	rjmp	.+2      	; 0x4cd4 <Timer1_Init+0x1da>
		break;
	default:
		state = E_ERROR;
    4cd2:	19 82       	std	Y+1, r1	; 0x01
		break;
	}

	switch (oc1b_mode)
    4cd4:	8d 81       	ldd	r24, Y+5	; 0x05
    4cd6:	28 2f       	mov	r18, r24
    4cd8:	30 e0       	ldi	r19, 0x00	; 0
    4cda:	3f 83       	std	Y+7, r19	; 0x07
    4cdc:	2e 83       	std	Y+6, r18	; 0x06
    4cde:	8e 81       	ldd	r24, Y+6	; 0x06
    4ce0:	9f 81       	ldd	r25, Y+7	; 0x07
    4ce2:	81 30       	cpi	r24, 0x01	; 1
    4ce4:	91 05       	cpc	r25, r1
    4ce6:	01 f1       	breq	.+64     	; 0x4d28 <Timer1_Init+0x22e>
    4ce8:	2e 81       	ldd	r18, Y+6	; 0x06
    4cea:	3f 81       	ldd	r19, Y+7	; 0x07
    4cec:	22 30       	cpi	r18, 0x02	; 2
    4cee:	31 05       	cpc	r19, r1
    4cf0:	2c f4       	brge	.+10     	; 0x4cfc <Timer1_Init+0x202>
    4cf2:	8e 81       	ldd	r24, Y+6	; 0x06
    4cf4:	9f 81       	ldd	r25, Y+7	; 0x07
    4cf6:	00 97       	sbiw	r24, 0x00	; 0
    4cf8:	61 f0       	breq	.+24     	; 0x4d12 <Timer1_Init+0x218>
    4cfa:	37 c0       	rjmp	.+110    	; 0x4d6a <Timer1_Init+0x270>
    4cfc:	2e 81       	ldd	r18, Y+6	; 0x06
    4cfe:	3f 81       	ldd	r19, Y+7	; 0x07
    4d00:	22 30       	cpi	r18, 0x02	; 2
    4d02:	31 05       	cpc	r19, r1
    4d04:	e1 f0       	breq	.+56     	; 0x4d3e <Timer1_Init+0x244>
    4d06:	8e 81       	ldd	r24, Y+6	; 0x06
    4d08:	9f 81       	ldd	r25, Y+7	; 0x07
    4d0a:	83 30       	cpi	r24, 0x03	; 3
    4d0c:	91 05       	cpc	r25, r1
    4d0e:	11 f1       	breq	.+68     	; 0x4d54 <Timer1_Init+0x25a>
    4d10:	2c c0       	rjmp	.+88     	; 0x4d6a <Timer1_Init+0x270>
	{
	case OCRB_DISCONNECTED:
		CLR_BIT(gPre1A, COM1B0);
    4d12:	80 91 7d 01 	lds	r24, 0x017D
    4d16:	8f 7e       	andi	r24, 0xEF	; 239
    4d18:	80 93 7d 01 	sts	0x017D, r24
		CLR_BIT(gPre1A, COM1B1);
    4d1c:	80 91 7d 01 	lds	r24, 0x017D
    4d20:	8f 7d       	andi	r24, 0xDF	; 223
    4d22:	80 93 7d 01 	sts	0x017D, r24
    4d26:	22 c0       	rjmp	.+68     	; 0x4d6c <Timer1_Init+0x272>
		break;
	case OCRB_TOGGLE:
		SET_BIT(gPre1A, COM1B0);
    4d28:	80 91 7d 01 	lds	r24, 0x017D
    4d2c:	80 61       	ori	r24, 0x10	; 16
    4d2e:	80 93 7d 01 	sts	0x017D, r24
		CLR_BIT(gPre1A, COM1B1);
    4d32:	80 91 7d 01 	lds	r24, 0x017D
    4d36:	8f 7d       	andi	r24, 0xDF	; 223
    4d38:	80 93 7d 01 	sts	0x017D, r24
    4d3c:	17 c0       	rjmp	.+46     	; 0x4d6c <Timer1_Init+0x272>
		break;
	case OCRB_NON_INVERTING:
		CLR_BIT(gPre1A, COM1B0);
    4d3e:	80 91 7d 01 	lds	r24, 0x017D
    4d42:	8f 7e       	andi	r24, 0xEF	; 239
    4d44:	80 93 7d 01 	sts	0x017D, r24
		SET_BIT(gPre1A, COM1B1);
    4d48:	80 91 7d 01 	lds	r24, 0x017D
    4d4c:	80 62       	ori	r24, 0x20	; 32
    4d4e:	80 93 7d 01 	sts	0x017D, r24
    4d52:	0c c0       	rjmp	.+24     	; 0x4d6c <Timer1_Init+0x272>
		break;
	case OCRB_INVERTING:
		SET_BIT(gPre1A, COM1B0);
    4d54:	80 91 7d 01 	lds	r24, 0x017D
    4d58:	80 61       	ori	r24, 0x10	; 16
    4d5a:	80 93 7d 01 	sts	0x017D, r24
		SET_BIT(gPre1A, COM1B1);
    4d5e:	80 91 7d 01 	lds	r24, 0x017D
    4d62:	80 62       	ori	r24, 0x20	; 32
    4d64:	80 93 7d 01 	sts	0x017D, r24
    4d68:	01 c0       	rjmp	.+2      	; 0x4d6c <Timer1_Init+0x272>
		break;
	default:
		state = E_ERROR;
    4d6a:	19 82       	std	Y+1, r1	; 0x01
		break;
	}

	gPre1B &= 0XF8;
    4d6c:	80 91 7e 01 	lds	r24, 0x017E
    4d70:	88 7f       	andi	r24, 0xF8	; 248
    4d72:	80 93 7e 01 	sts	0x017E, r24
	gPre1B |= scaler;
    4d76:	90 91 7e 01 	lds	r25, 0x017E
    4d7a:	8b 81       	ldd	r24, Y+3	; 0x03
    4d7c:	89 2b       	or	r24, r25
    4d7e:	80 93 7e 01 	sts	0x017E, r24

	return state;
    4d82:	89 81       	ldd	r24, Y+1	; 0x01
}
    4d84:	2b 96       	adiw	r28, 0x0b	; 11
    4d86:	0f b6       	in	r0, 0x3f	; 63
    4d88:	f8 94       	cli
    4d8a:	de bf       	out	0x3e, r29	; 62
    4d8c:	0f be       	out	0x3f, r0	; 63
    4d8e:	cd bf       	out	0x3d, r28	; 61
    4d90:	cf 91       	pop	r28
    4d92:	df 91       	pop	r29
    4d94:	08 95       	ret

00004d96 <Timer1_InputCaptureEdge>:

void Timer1_InputCaptureEdge(ICU_Edge_type edge)
{
    4d96:	df 93       	push	r29
    4d98:	cf 93       	push	r28
    4d9a:	0f 92       	push	r0
    4d9c:	cd b7       	in	r28, 0x3d	; 61
    4d9e:	de b7       	in	r29, 0x3e	; 62
    4da0:	89 83       	std	Y+1, r24	; 0x01
	if (edge == ICU_RISING)
    4da2:	89 81       	ldd	r24, Y+1	; 0x01
    4da4:	88 23       	and	r24, r24
    4da6:	41 f4       	brne	.+16     	; 0x4db8 <Timer1_InputCaptureEdge+0x22>
	{
		SET_BIT(TCCR1B, ICES1);
    4da8:	ae e4       	ldi	r26, 0x4E	; 78
    4daa:	b0 e0       	ldi	r27, 0x00	; 0
    4dac:	ee e4       	ldi	r30, 0x4E	; 78
    4dae:	f0 e0       	ldi	r31, 0x00	; 0
    4db0:	80 81       	ld	r24, Z
    4db2:	80 64       	ori	r24, 0x40	; 64
    4db4:	8c 93       	st	X, r24
    4db6:	0a c0       	rjmp	.+20     	; 0x4dcc <Timer1_InputCaptureEdge+0x36>
	}
	else if (edge == ICU_FALLING)
    4db8:	89 81       	ldd	r24, Y+1	; 0x01
    4dba:	81 30       	cpi	r24, 0x01	; 1
    4dbc:	39 f4       	brne	.+14     	; 0x4dcc <Timer1_InputCaptureEdge+0x36>
	{
		CLR_BIT(TCCR1B, ICES1);
    4dbe:	ae e4       	ldi	r26, 0x4E	; 78
    4dc0:	b0 e0       	ldi	r27, 0x00	; 0
    4dc2:	ee e4       	ldi	r30, 0x4E	; 78
    4dc4:	f0 e0       	ldi	r31, 0x00	; 0
    4dc6:	80 81       	ld	r24, Z
    4dc8:	8f 7b       	andi	r24, 0xBF	; 191
    4dca:	8c 93       	st	X, r24
	}
}
    4dcc:	0f 90       	pop	r0
    4dce:	cf 91       	pop	r28
    4dd0:	df 91       	pop	r29
    4dd2:	08 95       	ret

00004dd4 <Timer1_Start>:

void Timer1_Start(void)
{
    4dd4:	df 93       	push	r29
    4dd6:	cf 93       	push	r28
    4dd8:	cd b7       	in	r28, 0x3d	; 61
    4dda:	de b7       	in	r29, 0x3e	; 62
	TCCR1A = gPre1A;
    4ddc:	ef e4       	ldi	r30, 0x4F	; 79
    4dde:	f0 e0       	ldi	r31, 0x00	; 0
    4de0:	80 91 7d 01 	lds	r24, 0x017D
    4de4:	80 83       	st	Z, r24
	TCCR1B = gPre1B;
    4de6:	ee e4       	ldi	r30, 0x4E	; 78
    4de8:	f0 e0       	ldi	r31, 0x00	; 0
    4dea:	80 91 7e 01 	lds	r24, 0x017E
    4dee:	80 83       	st	Z, r24
}
    4df0:	cf 91       	pop	r28
    4df2:	df 91       	pop	r29
    4df4:	08 95       	ret

00004df6 <Timer1_Stop>:

void Timer1_Stop(void)
{
    4df6:	df 93       	push	r29
    4df8:	cf 93       	push	r28
    4dfa:	cd b7       	in	r28, 0x3d	; 61
    4dfc:	de b7       	in	r29, 0x3e	; 62
	TCCR1B &= 0x07;
    4dfe:	ae e4       	ldi	r26, 0x4E	; 78
    4e00:	b0 e0       	ldi	r27, 0x00	; 0
    4e02:	ee e4       	ldi	r30, 0x4E	; 78
    4e04:	f0 e0       	ldi	r31, 0x00	; 0
    4e06:	80 81       	ld	r24, Z
    4e08:	87 70       	andi	r24, 0x07	; 7
    4e0a:	8c 93       	st	X, r24
}
    4e0c:	cf 91       	pop	r28
    4e0e:	df 91       	pop	r29
    4e10:	08 95       	ret

00004e12 <Timer1_InterruptEnable>:

EN_ERRORSTATE_t Timer1_InterruptEnable(EN_TIMER0_INTMODE_t INTMode)
{
    4e12:	df 93       	push	r29
    4e14:	cf 93       	push	r28
    4e16:	00 d0       	rcall	.+0      	; 0x4e18 <Timer1_InterruptEnable+0x6>
    4e18:	00 d0       	rcall	.+0      	; 0x4e1a <Timer1_InterruptEnable+0x8>
    4e1a:	cd b7       	in	r28, 0x3d	; 61
    4e1c:	de b7       	in	r29, 0x3e	; 62
    4e1e:	8a 83       	std	Y+2, r24	; 0x02
	EN_ERRORSTATE_t state;
	state = E_OK;
    4e20:	81 e0       	ldi	r24, 0x01	; 1
    4e22:	89 83       	std	Y+1, r24	; 0x01

	switch (INTMode)
    4e24:	8a 81       	ldd	r24, Y+2	; 0x02
    4e26:	28 2f       	mov	r18, r24
    4e28:	30 e0       	ldi	r19, 0x00	; 0
    4e2a:	3c 83       	std	Y+4, r19	; 0x04
    4e2c:	2b 83       	std	Y+3, r18	; 0x03
    4e2e:	8b 81       	ldd	r24, Y+3	; 0x03
    4e30:	9c 81       	ldd	r25, Y+4	; 0x04
    4e32:	81 30       	cpi	r24, 0x01	; 1
    4e34:	91 05       	cpc	r25, r1
    4e36:	21 f1       	breq	.+72     	; 0x4e80 <Timer1_InterruptEnable+0x6e>
    4e38:	2b 81       	ldd	r18, Y+3	; 0x03
    4e3a:	3c 81       	ldd	r19, Y+4	; 0x04
    4e3c:	22 30       	cpi	r18, 0x02	; 2
    4e3e:	31 05       	cpc	r19, r1
    4e40:	2c f4       	brge	.+10     	; 0x4e4c <Timer1_InterruptEnable+0x3a>
    4e42:	8b 81       	ldd	r24, Y+3	; 0x03
    4e44:	9c 81       	ldd	r25, Y+4	; 0x04
    4e46:	00 97       	sbiw	r24, 0x00	; 0
    4e48:	61 f0       	breq	.+24     	; 0x4e62 <Timer1_InterruptEnable+0x50>
    4e4a:	47 c0       	rjmp	.+142    	; 0x4eda <Timer1_InterruptEnable+0xc8>
    4e4c:	2b 81       	ldd	r18, Y+3	; 0x03
    4e4e:	3c 81       	ldd	r19, Y+4	; 0x04
    4e50:	22 30       	cpi	r18, 0x02	; 2
    4e52:	31 05       	cpc	r19, r1
    4e54:	21 f1       	breq	.+72     	; 0x4e9e <Timer1_InterruptEnable+0x8c>
    4e56:	8b 81       	ldd	r24, Y+3	; 0x03
    4e58:	9c 81       	ldd	r25, Y+4	; 0x04
    4e5a:	83 30       	cpi	r24, 0x03	; 3
    4e5c:	91 05       	cpc	r25, r1
    4e5e:	71 f1       	breq	.+92     	; 0x4ebc <Timer1_InterruptEnable+0xaa>
    4e60:	3c c0       	rjmp	.+120    	; 0x4eda <Timer1_InterruptEnable+0xc8>
	{
	case OVF_INT:
		SET_BIT(SREG, I_BIT);
    4e62:	af e5       	ldi	r26, 0x5F	; 95
    4e64:	b0 e0       	ldi	r27, 0x00	; 0
    4e66:	ef e5       	ldi	r30, 0x5F	; 95
    4e68:	f0 e0       	ldi	r31, 0x00	; 0
    4e6a:	80 81       	ld	r24, Z
    4e6c:	80 68       	ori	r24, 0x80	; 128
    4e6e:	8c 93       	st	X, r24
		SET_BIT(TIMSK, TOIE1);
    4e70:	a9 e5       	ldi	r26, 0x59	; 89
    4e72:	b0 e0       	ldi	r27, 0x00	; 0
    4e74:	e9 e5       	ldi	r30, 0x59	; 89
    4e76:	f0 e0       	ldi	r31, 0x00	; 0
    4e78:	80 81       	ld	r24, Z
    4e7a:	84 60       	ori	r24, 0x04	; 4
    4e7c:	8c 93       	st	X, r24
    4e7e:	2e c0       	rjmp	.+92     	; 0x4edc <Timer1_InterruptEnable+0xca>
		break;
	case OCA_INT:
		SET_BIT(SREG, I_BIT);
    4e80:	af e5       	ldi	r26, 0x5F	; 95
    4e82:	b0 e0       	ldi	r27, 0x00	; 0
    4e84:	ef e5       	ldi	r30, 0x5F	; 95
    4e86:	f0 e0       	ldi	r31, 0x00	; 0
    4e88:	80 81       	ld	r24, Z
    4e8a:	80 68       	ori	r24, 0x80	; 128
    4e8c:	8c 93       	st	X, r24
		SET_BIT(TIMSK, OCIE1A);
    4e8e:	a9 e5       	ldi	r26, 0x59	; 89
    4e90:	b0 e0       	ldi	r27, 0x00	; 0
    4e92:	e9 e5       	ldi	r30, 0x59	; 89
    4e94:	f0 e0       	ldi	r31, 0x00	; 0
    4e96:	80 81       	ld	r24, Z
    4e98:	80 61       	ori	r24, 0x10	; 16
    4e9a:	8c 93       	st	X, r24
    4e9c:	1f c0       	rjmp	.+62     	; 0x4edc <Timer1_InterruptEnable+0xca>
		break;
	case OCB_INT:
		SET_BIT(SREG, I_BIT);
    4e9e:	af e5       	ldi	r26, 0x5F	; 95
    4ea0:	b0 e0       	ldi	r27, 0x00	; 0
    4ea2:	ef e5       	ldi	r30, 0x5F	; 95
    4ea4:	f0 e0       	ldi	r31, 0x00	; 0
    4ea6:	80 81       	ld	r24, Z
    4ea8:	80 68       	ori	r24, 0x80	; 128
    4eaa:	8c 93       	st	X, r24
		SET_BIT(TIMSK, OCIE1B);
    4eac:	a9 e5       	ldi	r26, 0x59	; 89
    4eae:	b0 e0       	ldi	r27, 0x00	; 0
    4eb0:	e9 e5       	ldi	r30, 0x59	; 89
    4eb2:	f0 e0       	ldi	r31, 0x00	; 0
    4eb4:	80 81       	ld	r24, Z
    4eb6:	88 60       	ori	r24, 0x08	; 8
    4eb8:	8c 93       	st	X, r24
    4eba:	10 c0       	rjmp	.+32     	; 0x4edc <Timer1_InterruptEnable+0xca>
		break;
	case ICU_INT:
		SET_BIT(SREG, I_BIT);
    4ebc:	af e5       	ldi	r26, 0x5F	; 95
    4ebe:	b0 e0       	ldi	r27, 0x00	; 0
    4ec0:	ef e5       	ldi	r30, 0x5F	; 95
    4ec2:	f0 e0       	ldi	r31, 0x00	; 0
    4ec4:	80 81       	ld	r24, Z
    4ec6:	80 68       	ori	r24, 0x80	; 128
    4ec8:	8c 93       	st	X, r24
		SET_BIT(TIMSK, TICIE1);
    4eca:	a9 e5       	ldi	r26, 0x59	; 89
    4ecc:	b0 e0       	ldi	r27, 0x00	; 0
    4ece:	e9 e5       	ldi	r30, 0x59	; 89
    4ed0:	f0 e0       	ldi	r31, 0x00	; 0
    4ed2:	80 81       	ld	r24, Z
    4ed4:	80 62       	ori	r24, 0x20	; 32
    4ed6:	8c 93       	st	X, r24
    4ed8:	01 c0       	rjmp	.+2      	; 0x4edc <Timer1_InterruptEnable+0xca>
		break;
	default:
		state = E_ERROR;
    4eda:	19 82       	std	Y+1, r1	; 0x01
		break;
	}

	return state;
    4edc:	89 81       	ldd	r24, Y+1	; 0x01
}
    4ede:	0f 90       	pop	r0
    4ee0:	0f 90       	pop	r0
    4ee2:	0f 90       	pop	r0
    4ee4:	0f 90       	pop	r0
    4ee6:	cf 91       	pop	r28
    4ee8:	df 91       	pop	r29
    4eea:	08 95       	ret

00004eec <Timer1_InterruptDisable>:

EN_ERRORSTATE_t Timer1_InterruptDisable(EN_TIMER0_INTMODE_t INTMode)
{
    4eec:	df 93       	push	r29
    4eee:	cf 93       	push	r28
    4ef0:	00 d0       	rcall	.+0      	; 0x4ef2 <Timer1_InterruptDisable+0x6>
    4ef2:	00 d0       	rcall	.+0      	; 0x4ef4 <Timer1_InterruptDisable+0x8>
    4ef4:	cd b7       	in	r28, 0x3d	; 61
    4ef6:	de b7       	in	r29, 0x3e	; 62
    4ef8:	8a 83       	std	Y+2, r24	; 0x02
	EN_ERRORSTATE_t state;
	state = E_OK;
    4efa:	81 e0       	ldi	r24, 0x01	; 1
    4efc:	89 83       	std	Y+1, r24	; 0x01

	switch (INTMode)
    4efe:	8a 81       	ldd	r24, Y+2	; 0x02
    4f00:	28 2f       	mov	r18, r24
    4f02:	30 e0       	ldi	r19, 0x00	; 0
    4f04:	3c 83       	std	Y+4, r19	; 0x04
    4f06:	2b 83       	std	Y+3, r18	; 0x03
    4f08:	8b 81       	ldd	r24, Y+3	; 0x03
    4f0a:	9c 81       	ldd	r25, Y+4	; 0x04
    4f0c:	81 30       	cpi	r24, 0x01	; 1
    4f0e:	91 05       	cpc	r25, r1
    4f10:	e9 f0       	breq	.+58     	; 0x4f4c <Timer1_InterruptDisable+0x60>
    4f12:	2b 81       	ldd	r18, Y+3	; 0x03
    4f14:	3c 81       	ldd	r19, Y+4	; 0x04
    4f16:	22 30       	cpi	r18, 0x02	; 2
    4f18:	31 05       	cpc	r19, r1
    4f1a:	2c f4       	brge	.+10     	; 0x4f26 <Timer1_InterruptDisable+0x3a>
    4f1c:	8b 81       	ldd	r24, Y+3	; 0x03
    4f1e:	9c 81       	ldd	r25, Y+4	; 0x04
    4f20:	00 97       	sbiw	r24, 0x00	; 0
    4f22:	61 f0       	breq	.+24     	; 0x4f3c <Timer1_InterruptDisable+0x50>
    4f24:	2b c0       	rjmp	.+86     	; 0x4f7c <Timer1_InterruptDisable+0x90>
    4f26:	2b 81       	ldd	r18, Y+3	; 0x03
    4f28:	3c 81       	ldd	r19, Y+4	; 0x04
    4f2a:	22 30       	cpi	r18, 0x02	; 2
    4f2c:	31 05       	cpc	r19, r1
    4f2e:	b1 f0       	breq	.+44     	; 0x4f5c <Timer1_InterruptDisable+0x70>
    4f30:	8b 81       	ldd	r24, Y+3	; 0x03
    4f32:	9c 81       	ldd	r25, Y+4	; 0x04
    4f34:	83 30       	cpi	r24, 0x03	; 3
    4f36:	91 05       	cpc	r25, r1
    4f38:	c9 f0       	breq	.+50     	; 0x4f6c <Timer1_InterruptDisable+0x80>
    4f3a:	20 c0       	rjmp	.+64     	; 0x4f7c <Timer1_InterruptDisable+0x90>
	{
	case OVF_INT:
		CLR_BIT(TIMSK, TOIE1);
    4f3c:	a9 e5       	ldi	r26, 0x59	; 89
    4f3e:	b0 e0       	ldi	r27, 0x00	; 0
    4f40:	e9 e5       	ldi	r30, 0x59	; 89
    4f42:	f0 e0       	ldi	r31, 0x00	; 0
    4f44:	80 81       	ld	r24, Z
    4f46:	8b 7f       	andi	r24, 0xFB	; 251
    4f48:	8c 93       	st	X, r24
    4f4a:	19 c0       	rjmp	.+50     	; 0x4f7e <Timer1_InterruptDisable+0x92>
		break;
	case OCA_INT:
		CLR_BIT(TIMSK, OCIE1A);
    4f4c:	a9 e5       	ldi	r26, 0x59	; 89
    4f4e:	b0 e0       	ldi	r27, 0x00	; 0
    4f50:	e9 e5       	ldi	r30, 0x59	; 89
    4f52:	f0 e0       	ldi	r31, 0x00	; 0
    4f54:	80 81       	ld	r24, Z
    4f56:	8f 7e       	andi	r24, 0xEF	; 239
    4f58:	8c 93       	st	X, r24
    4f5a:	11 c0       	rjmp	.+34     	; 0x4f7e <Timer1_InterruptDisable+0x92>
		break;
	case OCB_INT:
		CLR_BIT(TIMSK, OCIE1B);
    4f5c:	a9 e5       	ldi	r26, 0x59	; 89
    4f5e:	b0 e0       	ldi	r27, 0x00	; 0
    4f60:	e9 e5       	ldi	r30, 0x59	; 89
    4f62:	f0 e0       	ldi	r31, 0x00	; 0
    4f64:	80 81       	ld	r24, Z
    4f66:	87 7f       	andi	r24, 0xF7	; 247
    4f68:	8c 93       	st	X, r24
    4f6a:	09 c0       	rjmp	.+18     	; 0x4f7e <Timer1_InterruptDisable+0x92>
		break;
	case ICU_INT:
		CLR_BIT(TIMSK, TICIE1);
    4f6c:	a9 e5       	ldi	r26, 0x59	; 89
    4f6e:	b0 e0       	ldi	r27, 0x00	; 0
    4f70:	e9 e5       	ldi	r30, 0x59	; 89
    4f72:	f0 e0       	ldi	r31, 0x00	; 0
    4f74:	80 81       	ld	r24, Z
    4f76:	8f 7d       	andi	r24, 0xDF	; 223
    4f78:	8c 93       	st	X, r24
    4f7a:	01 c0       	rjmp	.+2      	; 0x4f7e <Timer1_InterruptDisable+0x92>
		break;
	default:
		state = E_ERROR;
    4f7c:	19 82       	std	Y+1, r1	; 0x01
		break;
	}
	return state;
    4f7e:	89 81       	ldd	r24, Y+1	; 0x01
}
    4f80:	0f 90       	pop	r0
    4f82:	0f 90       	pop	r0
    4f84:	0f 90       	pop	r0
    4f86:	0f 90       	pop	r0
    4f88:	cf 91       	pop	r28
    4f8a:	df 91       	pop	r29
    4f8c:	08 95       	ret

00004f8e <Timer2_init>:

/* *********************Timer2************** */
EN_ERRORSTATE_t Timer2_init(EN_Timer2Mode_t mode, EN_Timer2Scaler_t scaler)
{
    4f8e:	df 93       	push	r29
    4f90:	cf 93       	push	r28
    4f92:	00 d0       	rcall	.+0      	; 0x4f94 <Timer2_init+0x6>
    4f94:	00 d0       	rcall	.+0      	; 0x4f96 <Timer2_init+0x8>
    4f96:	0f 92       	push	r0
    4f98:	cd b7       	in	r28, 0x3d	; 61
    4f9a:	de b7       	in	r29, 0x3e	; 62
    4f9c:	8a 83       	std	Y+2, r24	; 0x02
    4f9e:	6b 83       	std	Y+3, r22	; 0x03
	EN_ERRORSTATE_t state;
	state = E_OK;
    4fa0:	81 e0       	ldi	r24, 0x01	; 1
    4fa2:	89 83       	std	Y+1, r24	; 0x01
	switch (mode)
    4fa4:	8a 81       	ldd	r24, Y+2	; 0x02
    4fa6:	28 2f       	mov	r18, r24
    4fa8:	30 e0       	ldi	r19, 0x00	; 0
    4faa:	3d 83       	std	Y+5, r19	; 0x05
    4fac:	2c 83       	std	Y+4, r18	; 0x04
    4fae:	8c 81       	ldd	r24, Y+4	; 0x04
    4fb0:	9d 81       	ldd	r25, Y+5	; 0x05
    4fb2:	81 30       	cpi	r24, 0x01	; 1
    4fb4:	91 05       	cpc	r25, r1
    4fb6:	21 f1       	breq	.+72     	; 0x5000 <Timer2_init+0x72>
    4fb8:	2c 81       	ldd	r18, Y+4	; 0x04
    4fba:	3d 81       	ldd	r19, Y+5	; 0x05
    4fbc:	22 30       	cpi	r18, 0x02	; 2
    4fbe:	31 05       	cpc	r19, r1
    4fc0:	2c f4       	brge	.+10     	; 0x4fcc <Timer2_init+0x3e>
    4fc2:	8c 81       	ldd	r24, Y+4	; 0x04
    4fc4:	9d 81       	ldd	r25, Y+5	; 0x05
    4fc6:	00 97       	sbiw	r24, 0x00	; 0
    4fc8:	61 f0       	breq	.+24     	; 0x4fe2 <Timer2_init+0x54>
    4fca:	47 c0       	rjmp	.+142    	; 0x505a <Timer2_init+0xcc>
    4fcc:	2c 81       	ldd	r18, Y+4	; 0x04
    4fce:	3d 81       	ldd	r19, Y+5	; 0x05
    4fd0:	22 30       	cpi	r18, 0x02	; 2
    4fd2:	31 05       	cpc	r19, r1
    4fd4:	21 f1       	breq	.+72     	; 0x501e <Timer2_init+0x90>
    4fd6:	8c 81       	ldd	r24, Y+4	; 0x04
    4fd8:	9d 81       	ldd	r25, Y+5	; 0x05
    4fda:	83 30       	cpi	r24, 0x03	; 3
    4fdc:	91 05       	cpc	r25, r1
    4fde:	71 f1       	breq	.+92     	; 0x503c <Timer2_init+0xae>
    4fe0:	3c c0       	rjmp	.+120    	; 0x505a <Timer2_init+0xcc>
	{
	case TIMER2_NORMAL_MODE:
		CLR_BIT(TCCR2, WGM21);
    4fe2:	a5 e4       	ldi	r26, 0x45	; 69
    4fe4:	b0 e0       	ldi	r27, 0x00	; 0
    4fe6:	e5 e4       	ldi	r30, 0x45	; 69
    4fe8:	f0 e0       	ldi	r31, 0x00	; 0
    4fea:	80 81       	ld	r24, Z
    4fec:	87 7f       	andi	r24, 0xF7	; 247
    4fee:	8c 93       	st	X, r24
		CLR_BIT(TCCR2, WGM20);
    4ff0:	a5 e4       	ldi	r26, 0x45	; 69
    4ff2:	b0 e0       	ldi	r27, 0x00	; 0
    4ff4:	e5 e4       	ldi	r30, 0x45	; 69
    4ff6:	f0 e0       	ldi	r31, 0x00	; 0
    4ff8:	80 81       	ld	r24, Z
    4ffa:	8f 7b       	andi	r24, 0xBF	; 191
    4ffc:	8c 93       	st	X, r24
    4ffe:	2e c0       	rjmp	.+92     	; 0x505c <Timer2_init+0xce>
		break;
	case TIMER2_PHASECORRECT_MODE:
		SET_BIT(TCCR2, WGM20);
    5000:	a5 e4       	ldi	r26, 0x45	; 69
    5002:	b0 e0       	ldi	r27, 0x00	; 0
    5004:	e5 e4       	ldi	r30, 0x45	; 69
    5006:	f0 e0       	ldi	r31, 0x00	; 0
    5008:	80 81       	ld	r24, Z
    500a:	80 64       	ori	r24, 0x40	; 64
    500c:	8c 93       	st	X, r24
		CLR_BIT(TCCR2, WGM21);
    500e:	a5 e4       	ldi	r26, 0x45	; 69
    5010:	b0 e0       	ldi	r27, 0x00	; 0
    5012:	e5 e4       	ldi	r30, 0x45	; 69
    5014:	f0 e0       	ldi	r31, 0x00	; 0
    5016:	80 81       	ld	r24, Z
    5018:	87 7f       	andi	r24, 0xF7	; 247
    501a:	8c 93       	st	X, r24
    501c:	1f c0       	rjmp	.+62     	; 0x505c <Timer2_init+0xce>
		break;
	case TIMER2_CTC_MODE:
		CLR_BIT(TCCR2, WGM20);
    501e:	a5 e4       	ldi	r26, 0x45	; 69
    5020:	b0 e0       	ldi	r27, 0x00	; 0
    5022:	e5 e4       	ldi	r30, 0x45	; 69
    5024:	f0 e0       	ldi	r31, 0x00	; 0
    5026:	80 81       	ld	r24, Z
    5028:	8f 7b       	andi	r24, 0xBF	; 191
    502a:	8c 93       	st	X, r24
		SET_BIT(TCCR2, WGM21);
    502c:	a5 e4       	ldi	r26, 0x45	; 69
    502e:	b0 e0       	ldi	r27, 0x00	; 0
    5030:	e5 e4       	ldi	r30, 0x45	; 69
    5032:	f0 e0       	ldi	r31, 0x00	; 0
    5034:	80 81       	ld	r24, Z
    5036:	88 60       	ori	r24, 0x08	; 8
    5038:	8c 93       	st	X, r24
    503a:	10 c0       	rjmp	.+32     	; 0x505c <Timer2_init+0xce>
		break;
	case TIMER2_FASTPWM_MODE:
		SET_BIT(TCCR2, WGM20);
    503c:	a5 e4       	ldi	r26, 0x45	; 69
    503e:	b0 e0       	ldi	r27, 0x00	; 0
    5040:	e5 e4       	ldi	r30, 0x45	; 69
    5042:	f0 e0       	ldi	r31, 0x00	; 0
    5044:	80 81       	ld	r24, Z
    5046:	80 64       	ori	r24, 0x40	; 64
    5048:	8c 93       	st	X, r24
		SET_BIT(TCCR2, WGM21);
    504a:	a5 e4       	ldi	r26, 0x45	; 69
    504c:	b0 e0       	ldi	r27, 0x00	; 0
    504e:	e5 e4       	ldi	r30, 0x45	; 69
    5050:	f0 e0       	ldi	r31, 0x00	; 0
    5052:	80 81       	ld	r24, Z
    5054:	88 60       	ori	r24, 0x08	; 8
    5056:	8c 93       	st	X, r24
    5058:	01 c0       	rjmp	.+2      	; 0x505c <Timer2_init+0xce>
		break;
	default:
		state = E_ERROR;
    505a:	19 82       	std	Y+1, r1	; 0x01
		break;
	}

	TCCR2 &= 0XF8;
    505c:	a5 e4       	ldi	r26, 0x45	; 69
    505e:	b0 e0       	ldi	r27, 0x00	; 0
    5060:	e5 e4       	ldi	r30, 0x45	; 69
    5062:	f0 e0       	ldi	r31, 0x00	; 0
    5064:	80 81       	ld	r24, Z
    5066:	88 7f       	andi	r24, 0xF8	; 248
    5068:	8c 93       	st	X, r24
	TCCR2 |= scaler;
    506a:	a5 e4       	ldi	r26, 0x45	; 69
    506c:	b0 e0       	ldi	r27, 0x00	; 0
    506e:	e5 e4       	ldi	r30, 0x45	; 69
    5070:	f0 e0       	ldi	r31, 0x00	; 0
    5072:	90 81       	ld	r25, Z
    5074:	8b 81       	ldd	r24, Y+3	; 0x03
    5076:	89 2b       	or	r24, r25
    5078:	8c 93       	st	X, r24

	return state;
    507a:	89 81       	ldd	r24, Y+1	; 0x01
}
    507c:	0f 90       	pop	r0
    507e:	0f 90       	pop	r0
    5080:	0f 90       	pop	r0
    5082:	0f 90       	pop	r0
    5084:	0f 90       	pop	r0
    5086:	cf 91       	pop	r28
    5088:	df 91       	pop	r29
    508a:	08 95       	ret

0000508c <Timer2_GetCount>:

u8_t Timer2_GetCount(void)
{
    508c:	df 93       	push	r29
    508e:	cf 93       	push	r28
    5090:	cd b7       	in	r28, 0x3d	; 61
    5092:	de b7       	in	r29, 0x3e	; 62
	return TCNT2;
    5094:	e4 e4       	ldi	r30, 0x44	; 68
    5096:	f0 e0       	ldi	r31, 0x00	; 0
    5098:	80 81       	ld	r24, Z
}
    509a:	cf 91       	pop	r28
    509c:	df 91       	pop	r29
    509e:	08 95       	ret

000050a0 <Timer2_OV_InterruptEnable>:

void Timer2_OV_InterruptEnable(void)
{
    50a0:	df 93       	push	r29
    50a2:	cf 93       	push	r28
    50a4:	cd b7       	in	r28, 0x3d	; 61
    50a6:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK, TOIE2);
    50a8:	a9 e5       	ldi	r26, 0x59	; 89
    50aa:	b0 e0       	ldi	r27, 0x00	; 0
    50ac:	e9 e5       	ldi	r30, 0x59	; 89
    50ae:	f0 e0       	ldi	r31, 0x00	; 0
    50b0:	80 81       	ld	r24, Z
    50b2:	80 64       	ori	r24, 0x40	; 64
    50b4:	8c 93       	st	X, r24
	SET_BIT(SREG, I_BIT);
    50b6:	af e5       	ldi	r26, 0x5F	; 95
    50b8:	b0 e0       	ldi	r27, 0x00	; 0
    50ba:	ef e5       	ldi	r30, 0x5F	; 95
    50bc:	f0 e0       	ldi	r31, 0x00	; 0
    50be:	80 81       	ld	r24, Z
    50c0:	80 68       	ori	r24, 0x80	; 128
    50c2:	8c 93       	st	X, r24
}
    50c4:	cf 91       	pop	r28
    50c6:	df 91       	pop	r29
    50c8:	08 95       	ret

000050ca <Timer2_OV_InterruptDisable>:

void Timer2_OV_InterruptDisable(void)
{
    50ca:	df 93       	push	r29
    50cc:	cf 93       	push	r28
    50ce:	cd b7       	in	r28, 0x3d	; 61
    50d0:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TIMSK, TOIE2);
    50d2:	a9 e5       	ldi	r26, 0x59	; 89
    50d4:	b0 e0       	ldi	r27, 0x00	; 0
    50d6:	e9 e5       	ldi	r30, 0x59	; 89
    50d8:	f0 e0       	ldi	r31, 0x00	; 0
    50da:	80 81       	ld	r24, Z
    50dc:	8f 7b       	andi	r24, 0xBF	; 191
    50de:	8c 93       	st	X, r24
}
    50e0:	cf 91       	pop	r28
    50e2:	df 91       	pop	r29
    50e4:	08 95       	ret

000050e6 <Timer2_OVF_SetCallBack>:

void Timer2_OVF_SetCallBack(void (*LocalFptr)(void))
{
    50e6:	df 93       	push	r29
    50e8:	cf 93       	push	r28
    50ea:	00 d0       	rcall	.+0      	; 0x50ec <Timer2_OVF_SetCallBack+0x6>
    50ec:	cd b7       	in	r28, 0x3d	; 61
    50ee:	de b7       	in	r29, 0x3e	; 62
    50f0:	9a 83       	std	Y+2, r25	; 0x02
    50f2:	89 83       	std	Y+1, r24	; 0x01
	Timer2_OVF_Fptr = LocalFptr;
    50f4:	89 81       	ldd	r24, Y+1	; 0x01
    50f6:	9a 81       	ldd	r25, Y+2	; 0x02
    50f8:	90 93 79 01 	sts	0x0179, r25
    50fc:	80 93 78 01 	sts	0x0178, r24
}
    5100:	0f 90       	pop	r0
    5102:	0f 90       	pop	r0
    5104:	cf 91       	pop	r28
    5106:	df 91       	pop	r29
    5108:	08 95       	ret

0000510a <__vector_5>:

void __vector_5(void)
{
    510a:	1f 92       	push	r1
    510c:	0f 92       	push	r0
    510e:	0f b6       	in	r0, 0x3f	; 63
    5110:	0f 92       	push	r0
    5112:	11 24       	eor	r1, r1
    5114:	2f 93       	push	r18
    5116:	3f 93       	push	r19
    5118:	4f 93       	push	r20
    511a:	5f 93       	push	r21
    511c:	6f 93       	push	r22
    511e:	7f 93       	push	r23
    5120:	8f 93       	push	r24
    5122:	9f 93       	push	r25
    5124:	af 93       	push	r26
    5126:	bf 93       	push	r27
    5128:	ef 93       	push	r30
    512a:	ff 93       	push	r31
    512c:	df 93       	push	r29
    512e:	cf 93       	push	r28
    5130:	cd b7       	in	r28, 0x3d	; 61
    5132:	de b7       	in	r29, 0x3e	; 62
	if (Timer2_OVF_Fptr != NULLPTR)
    5134:	80 91 78 01 	lds	r24, 0x0178
    5138:	90 91 79 01 	lds	r25, 0x0179
    513c:	00 97       	sbiw	r24, 0x00	; 0
    513e:	f1 f0       	breq	.+60     	; 0x517c <__vector_5+0x72>
	{
		TCNT2 = 6;
    5140:	e4 e4       	ldi	r30, 0x44	; 68
    5142:	f0 e0       	ldi	r31, 0x00	; 0
    5144:	86 e0       	ldi	r24, 0x06	; 6
    5146:	80 83       	st	Z, r24
		Counter++;
    5148:	80 91 7b 01 	lds	r24, 0x017B
    514c:	90 91 7c 01 	lds	r25, 0x017C
    5150:	01 96       	adiw	r24, 0x01	; 1
    5152:	90 93 7c 01 	sts	0x017C, r25
    5156:	80 93 7b 01 	sts	0x017B, r24
		if (Counter == 960)
    515a:	80 91 7b 01 	lds	r24, 0x017B
    515e:	90 91 7c 01 	lds	r25, 0x017C
    5162:	23 e0       	ldi	r18, 0x03	; 3
    5164:	80 3c       	cpi	r24, 0xC0	; 192
    5166:	92 07       	cpc	r25, r18
    5168:	49 f4       	brne	.+18     	; 0x517c <__vector_5+0x72>
		{
			Timer2_OVF_Fptr();
    516a:	e0 91 78 01 	lds	r30, 0x0178
    516e:	f0 91 79 01 	lds	r31, 0x0179
    5172:	09 95       	icall
			Counter=0;
    5174:	10 92 7c 01 	sts	0x017C, r1
    5178:	10 92 7b 01 	sts	0x017B, r1
		}
	}
}
    517c:	cf 91       	pop	r28
    517e:	df 91       	pop	r29
    5180:	ff 91       	pop	r31
    5182:	ef 91       	pop	r30
    5184:	bf 91       	pop	r27
    5186:	af 91       	pop	r26
    5188:	9f 91       	pop	r25
    518a:	8f 91       	pop	r24
    518c:	7f 91       	pop	r23
    518e:	6f 91       	pop	r22
    5190:	5f 91       	pop	r21
    5192:	4f 91       	pop	r20
    5194:	3f 91       	pop	r19
    5196:	2f 91       	pop	r18
    5198:	0f 90       	pop	r0
    519a:	0f be       	out	0x3f, r0	; 63
    519c:	0f 90       	pop	r0
    519e:	1f 90       	pop	r1
    51a0:	18 95       	reti

000051a2 <UART_Init>:
 * @brief Initialized UART
 *
 * @return EN_ERRORSTATE_t E_OK | E_ERROR
 */
void UART_Init(void)
{
    51a2:	df 93       	push	r29
    51a4:	cf 93       	push	r28
    51a6:	0f 92       	push	r0
    51a8:	cd b7       	in	r28, 0x3d	; 61
    51aa:	de b7       	in	r29, 0x3e	; 62
    EN_ERRORSTATE_t Enstate;
    Enstate = E_OK;
    51ac:	81 e0       	ldi	r24, 0x01	; 1
    51ae:	89 83       	std	Y+1, r24	; 0x01
#if UART_SPEED == DOUBLE
    SET_BIT(UCSRA, U2X);

/* UART NORMAL Speed */
#elif UART_SPEED == NORMAL
    CLR_BIT(UCSRA, U2X);
    51b0:	ab e2       	ldi	r26, 0x2B	; 43
    51b2:	b0 e0       	ldi	r27, 0x00	; 0
    51b4:	eb e2       	ldi	r30, 0x2B	; 43
    51b6:	f0 e0       	ldi	r31, 0x00	; 0
    51b8:	80 81       	ld	r24, Z
    51ba:	8d 7f       	andi	r24, 0xFD	; 253
    51bc:	8c 93       	st	X, r24
#endif

/* Select STOP Bit */
#if STOPBIT == _1BIT
    /* Set URSEL to update UCSRC*/
    CLR_BIT(UCSRC, USBS);
    51be:	a0 e4       	ldi	r26, 0x40	; 64
    51c0:	b0 e0       	ldi	r27, 0x00	; 0
    51c2:	e0 e4       	ldi	r30, 0x40	; 64
    51c4:	f0 e0       	ldi	r31, 0x00	; 0
    51c6:	80 81       	ld	r24, Z
    51c8:	87 7f       	andi	r24, 0xF7	; 247
    51ca:	8c 93       	st	X, r24
    SET_BIT(UCSRC, USBS);
#endif

/* Disable Parity */
#if UART_PARITY == DISABLED
    CLR_BIT(UCSRC, UPM0);
    51cc:	a0 e4       	ldi	r26, 0x40	; 64
    51ce:	b0 e0       	ldi	r27, 0x00	; 0
    51d0:	e0 e4       	ldi	r30, 0x40	; 64
    51d2:	f0 e0       	ldi	r31, 0x00	; 0
    51d4:	80 81       	ld	r24, Z
    51d6:	8f 7e       	andi	r24, 0xEF	; 239
    51d8:	8c 93       	st	X, r24
    CLR_BIT(UCSRC, UPM1);
    51da:	a0 e4       	ldi	r26, 0x40	; 64
    51dc:	b0 e0       	ldi	r27, 0x00	; 0
    51de:	e0 e4       	ldi	r30, 0x40	; 64
    51e0:	f0 e0       	ldi	r31, 0x00	; 0
    51e2:	80 81       	ld	r24, Z
    51e4:	8f 7d       	andi	r24, 0xDF	; 223
    51e6:	8c 93       	st	X, r24
    CLR_BIT(UCSRC, UCSZ0);
    SET_BIT(UCSRC, UCSZ1);
    CLR_BIT(UCSRB, UCSZ2);
#elif DATAFRAM == _8BIT

    SET_BIT(UCSRC, UCSZ0);
    51e8:	a0 e4       	ldi	r26, 0x40	; 64
    51ea:	b0 e0       	ldi	r27, 0x00	; 0
    51ec:	e0 e4       	ldi	r30, 0x40	; 64
    51ee:	f0 e0       	ldi	r31, 0x00	; 0
    51f0:	80 81       	ld	r24, Z
    51f2:	82 60       	ori	r24, 0x02	; 2
    51f4:	8c 93       	st	X, r24
    SET_BIT(UCSRC, UCSZ1);
    51f6:	a0 e4       	ldi	r26, 0x40	; 64
    51f8:	b0 e0       	ldi	r27, 0x00	; 0
    51fa:	e0 e4       	ldi	r30, 0x40	; 64
    51fc:	f0 e0       	ldi	r31, 0x00	; 0
    51fe:	80 81       	ld	r24, Z
    5200:	84 60       	ori	r24, 0x04	; 4
    5202:	8c 93       	st	X, r24
    CLR_BIT(UCSRC, UCSZ2);
    5204:	a0 e4       	ldi	r26, 0x40	; 64
    5206:	b0 e0       	ldi	r27, 0x00	; 0
    5208:	e0 e4       	ldi	r30, 0x40	; 64
    520a:	f0 e0       	ldi	r31, 0x00	; 0
    520c:	80 81       	ld	r24, Z
    520e:	8b 7f       	andi	r24, 0xFB	; 251
    5210:	8c 93       	st	X, r24
    SET_BIT(UCSRB, UCSZ2);
#else
    Enstate = E_ERROR;
#endif
    /* Clear  URSEL to update UBRRH*/
    CLR_BIT(UCSRC, URSEL);
    5212:	a0 e4       	ldi	r26, 0x40	; 64
    5214:	b0 e0       	ldi	r27, 0x00	; 0
    5216:	e0 e4       	ldi	r30, 0x40	; 64
    5218:	f0 e0       	ldi	r31, 0x00	; 0
    521a:	80 81       	ld	r24, Z
    521c:	8f 77       	andi	r24, 0x7F	; 127
    521e:	8c 93       	st	X, r24
    UBRRH = HIGHUBRR;
    5220:	e0 e4       	ldi	r30, 0x40	; 64
    5222:	f0 e0       	ldi	r31, 0x00	; 0
    5224:	10 82       	st	Z, r1
    UBRRL = LOWUBRR;
    5226:	e9 e2       	ldi	r30, 0x29	; 41
    5228:	f0 e0       	ldi	r31, 0x00	; 0
    522a:	87 e6       	ldi	r24, 0x67	; 103
    522c:	80 83       	st	Z, r24
    /**
     * @brief Receiver Enable
     *
     */
    SET_BIT(UCSRB, RXEN);
    522e:	aa e2       	ldi	r26, 0x2A	; 42
    5230:	b0 e0       	ldi	r27, 0x00	; 0
    5232:	ea e2       	ldi	r30, 0x2A	; 42
    5234:	f0 e0       	ldi	r31, 0x00	; 0
    5236:	80 81       	ld	r24, Z
    5238:	80 61       	ori	r24, 0x10	; 16
    523a:	8c 93       	st	X, r24
    /**
     * @brief Transmitter Enable
     *
     */
    SET_BIT(UCSRB, TXEN);
    523c:	aa e2       	ldi	r26, 0x2A	; 42
    523e:	b0 e0       	ldi	r27, 0x00	; 0
    5240:	ea e2       	ldi	r30, 0x2A	; 42
    5242:	f0 e0       	ldi	r31, 0x00	; 0
    5244:	80 81       	ld	r24, Z
    5246:	88 60       	ori	r24, 0x08	; 8
    5248:	8c 93       	st	X, r24


} /* UART_ENInit */
    524a:	0f 90       	pop	r0
    524c:	cf 91       	pop	r28
    524e:	df 91       	pop	r29
    5250:	08 95       	ret

00005252 <UART_Send>:

void UART_Send(u8_t data)
{
    5252:	df 93       	push	r29
    5254:	cf 93       	push	r28
    5256:	0f 92       	push	r0
    5258:	cd b7       	in	r28, 0x3d	; 61
    525a:	de b7       	in	r29, 0x3e	; 62
    525c:	89 83       	std	Y+1, r24	; 0x01
    while (!GET_BIT(UCSRA, UDRE));
    525e:	eb e2       	ldi	r30, 0x2B	; 43
    5260:	f0 e0       	ldi	r31, 0x00	; 0
    5262:	80 81       	ld	r24, Z
    5264:	82 95       	swap	r24
    5266:	86 95       	lsr	r24
    5268:	87 70       	andi	r24, 0x07	; 7
    526a:	88 2f       	mov	r24, r24
    526c:	90 e0       	ldi	r25, 0x00	; 0
    526e:	81 70       	andi	r24, 0x01	; 1
    5270:	90 70       	andi	r25, 0x00	; 0
    5272:	00 97       	sbiw	r24, 0x00	; 0
    5274:	a1 f3       	breq	.-24     	; 0x525e <UART_Send+0xc>
    UDR = data;
    5276:	ec e2       	ldi	r30, 0x2C	; 44
    5278:	f0 e0       	ldi	r31, 0x00	; 0
    527a:	89 81       	ldd	r24, Y+1	; 0x01
    527c:	80 83       	st	Z, r24
}
    527e:	0f 90       	pop	r0
    5280:	cf 91       	pop	r28
    5282:	df 91       	pop	r29
    5284:	08 95       	ret

00005286 <UART_Receive>:

u8_t UART_Receive(void)
{
    5286:	df 93       	push	r29
    5288:	cf 93       	push	r28
    528a:	cd b7       	in	r28, 0x3d	; 61
    528c:	de b7       	in	r29, 0x3e	; 62
    while (!GET_BIT(UCSRA, RXC));
    528e:	eb e2       	ldi	r30, 0x2B	; 43
    5290:	f0 e0       	ldi	r31, 0x00	; 0
    5292:	80 81       	ld	r24, Z
    5294:	88 23       	and	r24, r24
    5296:	dc f7       	brge	.-10     	; 0x528e <UART_Receive+0x8>
    return UDR;
    5298:	ec e2       	ldi	r30, 0x2C	; 44
    529a:	f0 e0       	ldi	r31, 0x00	; 0
    529c:	80 81       	ld	r24, Z
}
    529e:	cf 91       	pop	r28
    52a0:	df 91       	pop	r29
    52a2:	08 95       	ret

000052a4 <__vector_1>:
#include "EXT_INT.h"

// Full APP Sender

ISR (INT0_vect)
{
    52a4:	1f 92       	push	r1
    52a6:	0f 92       	push	r0
    52a8:	0f b6       	in	r0, 0x3f	; 63
    52aa:	0f 92       	push	r0
    52ac:	11 24       	eor	r1, r1
    52ae:	2f 93       	push	r18
    52b0:	3f 93       	push	r19
    52b2:	4f 93       	push	r20
    52b4:	5f 93       	push	r21
    52b6:	6f 93       	push	r22
    52b8:	7f 93       	push	r23
    52ba:	8f 93       	push	r24
    52bc:	9f 93       	push	r25
    52be:	af 93       	push	r26
    52c0:	bf 93       	push	r27
    52c2:	ef 93       	push	r30
    52c4:	ff 93       	push	r31
    52c6:	df 93       	push	r29
    52c8:	cf 93       	push	r28
    52ca:	cd b7       	in	r28, 0x3d	; 61
    52cc:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG, I_BIT);
    52ce:	af e5       	ldi	r26, 0x5F	; 95
    52d0:	b0 e0       	ldi	r27, 0x00	; 0
    52d2:	ef e5       	ldi	r30, 0x5F	; 95
    52d4:	f0 e0       	ldi	r31, 0x00	; 0
    52d6:	80 81       	ld	r24, Z
    52d8:	8f 77       	andi	r24, 0x7F	; 127
    52da:	8c 93       	st	X, r24
	UART_Send('1');
    52dc:	81 e3       	ldi	r24, 0x31	; 49
    52de:	0e 94 29 29 	call	0x5252	; 0x5252 <UART_Send>
}
    52e2:	cf 91       	pop	r28
    52e4:	df 91       	pop	r29
    52e6:	ff 91       	pop	r31
    52e8:	ef 91       	pop	r30
    52ea:	bf 91       	pop	r27
    52ec:	af 91       	pop	r26
    52ee:	9f 91       	pop	r25
    52f0:	8f 91       	pop	r24
    52f2:	7f 91       	pop	r23
    52f4:	6f 91       	pop	r22
    52f6:	5f 91       	pop	r21
    52f8:	4f 91       	pop	r20
    52fa:	3f 91       	pop	r19
    52fc:	2f 91       	pop	r18
    52fe:	0f 90       	pop	r0
    5300:	0f be       	out	0x3f, r0	; 63
    5302:	0f 90       	pop	r0
    5304:	1f 90       	pop	r1
    5306:	18 95       	reti

00005308 <__vector_2>:

ISR (INT1_vect)
{
    5308:	1f 92       	push	r1
    530a:	0f 92       	push	r0
    530c:	0f b6       	in	r0, 0x3f	; 63
    530e:	0f 92       	push	r0
    5310:	11 24       	eor	r1, r1
    5312:	2f 93       	push	r18
    5314:	3f 93       	push	r19
    5316:	4f 93       	push	r20
    5318:	5f 93       	push	r21
    531a:	6f 93       	push	r22
    531c:	7f 93       	push	r23
    531e:	8f 93       	push	r24
    5320:	9f 93       	push	r25
    5322:	af 93       	push	r26
    5324:	bf 93       	push	r27
    5326:	ef 93       	push	r30
    5328:	ff 93       	push	r31
    532a:	df 93       	push	r29
    532c:	cf 93       	push	r28
    532e:	cd b7       	in	r28, 0x3d	; 61
    5330:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG, I_BIT);
    5332:	af e5       	ldi	r26, 0x5F	; 95
    5334:	b0 e0       	ldi	r27, 0x00	; 0
    5336:	ef e5       	ldi	r30, 0x5F	; 95
    5338:	f0 e0       	ldi	r31, 0x00	; 0
    533a:	80 81       	ld	r24, Z
    533c:	8f 77       	andi	r24, 0x7F	; 127
    533e:	8c 93       	st	X, r24
	UART_Send('0');
    5340:	80 e3       	ldi	r24, 0x30	; 48
    5342:	0e 94 29 29 	call	0x5252	; 0x5252 <UART_Send>
}
    5346:	cf 91       	pop	r28
    5348:	df 91       	pop	r29
    534a:	ff 91       	pop	r31
    534c:	ef 91       	pop	r30
    534e:	bf 91       	pop	r27
    5350:	af 91       	pop	r26
    5352:	9f 91       	pop	r25
    5354:	8f 91       	pop	r24
    5356:	7f 91       	pop	r23
    5358:	6f 91       	pop	r22
    535a:	5f 91       	pop	r21
    535c:	4f 91       	pop	r20
    535e:	3f 91       	pop	r19
    5360:	2f 91       	pop	r18
    5362:	0f 90       	pop	r0
    5364:	0f be       	out	0x3f, r0	; 63
    5366:	0f 90       	pop	r0
    5368:	1f 90       	pop	r1
    536a:	18 95       	reti

0000536c <main>:
//	}
//	else if (getSwitchValue(PORT_D, PIN3)){
//		flag = 0;
//	}
//}
int main(void){
    536c:	df 93       	push	r29
    536e:	cf 93       	push	r28
    5370:	cd b7       	in	r28, 0x3d	; 61
    5372:	de b7       	in	r29, 0x3e	; 62
    5374:	6c 97       	sbiw	r28, 0x1c	; 28
    5376:	0f b6       	in	r0, 0x3f	; 63
    5378:	f8 94       	cli
    537a:	de bf       	out	0x3e, r29	; 62
    537c:	0f be       	out	0x3f, r0	; 63
    537e:	cd bf       	out	0x3d, r28	; 61
	//init UART with setting TX and RX up
	DIO_setPinDirection(PORT_D, 1, 1);
    5380:	83 e0       	ldi	r24, 0x03	; 3
    5382:	61 e0       	ldi	r22, 0x01	; 1
    5384:	41 e0       	ldi	r20, 0x01	; 1
    5386:	0e 94 cb 15 	call	0x2b96	; 0x2b96 <DIO_setPinDirection>
	DIO_setPinDirection(PORT_D, 0, 0);
    538a:	83 e0       	ldi	r24, 0x03	; 3
    538c:	60 e0       	ldi	r22, 0x00	; 0
    538e:	40 e0       	ldi	r20, 0x00	; 0
    5390:	0e 94 cb 15 	call	0x2b96	; 0x2b96 <DIO_setPinDirection>
	UART_Init();
    5394:	0e 94 d1 28 	call	0x51a2	; 0x51a2 <UART_Init>

	// Setting pins up for push buttons
	Switch_Init(PORT_D, PIN2);
    5398:	83 e0       	ldi	r24, 0x03	; 3
    539a:	62 e0       	ldi	r22, 0x02	; 2
    539c:	0e 94 d0 22 	call	0x45a0	; 0x45a0 <Switch_Init>
	Switch_Init(PORT_D, PIN3);
    53a0:	83 e0       	ldi	r24, 0x03	; 3
    53a2:	63 e0       	ldi	r22, 0x03	; 3
    53a4:	0e 94 d0 22 	call	0x45a0	; 0x45a0 <Switch_Init>

//	Timer2_init(TIMER2_NORMAL_MODE, TIMER2_SCALER_8);
//	Timer2_OV_InterruptEnable();
//	Timer2_OVF_SetCallBack(dddd);

	Enable_GI();
    53a8:	0e 94 71 19 	call	0x32e2	; 0x32e2 <Enable_GI>

	while(1){
		if(getSwitchValue(PORT_D, PIN2)){
    53ac:	83 e0       	ldi	r24, 0x03	; 3
    53ae:	62 e0       	ldi	r22, 0x02	; 2
    53b0:	0e 94 e1 22 	call	0x45c2	; 0x45c2 <getSwitchValue>
    53b4:	88 23       	and	r24, r24
    53b6:	09 f4       	brne	.+2      	; 0x53ba <main+0x4e>
    53b8:	7c c0       	rjmp	.+248    	; 0x54b2 <main+0x146>
    53ba:	80 e0       	ldi	r24, 0x00	; 0
    53bc:	90 e0       	ldi	r25, 0x00	; 0
    53be:	aa e7       	ldi	r26, 0x7A	; 122
    53c0:	b3 e4       	ldi	r27, 0x43	; 67
    53c2:	89 8f       	std	Y+25, r24	; 0x19
    53c4:	9a 8f       	std	Y+26, r25	; 0x1a
    53c6:	ab 8f       	std	Y+27, r26	; 0x1b
    53c8:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    53ca:	69 8d       	ldd	r22, Y+25	; 0x19
    53cc:	7a 8d       	ldd	r23, Y+26	; 0x1a
    53ce:	8b 8d       	ldd	r24, Y+27	; 0x1b
    53d0:	9c 8d       	ldd	r25, Y+28	; 0x1c
    53d2:	20 e0       	ldi	r18, 0x00	; 0
    53d4:	30 e0       	ldi	r19, 0x00	; 0
    53d6:	4a ef       	ldi	r20, 0xFA	; 250
    53d8:	54 e4       	ldi	r21, 0x44	; 68
    53da:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__mulsf3>
    53de:	dc 01       	movw	r26, r24
    53e0:	cb 01       	movw	r24, r22
    53e2:	8d 8b       	std	Y+21, r24	; 0x15
    53e4:	9e 8b       	std	Y+22, r25	; 0x16
    53e6:	af 8b       	std	Y+23, r26	; 0x17
    53e8:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    53ea:	6d 89       	ldd	r22, Y+21	; 0x15
    53ec:	7e 89       	ldd	r23, Y+22	; 0x16
    53ee:	8f 89       	ldd	r24, Y+23	; 0x17
    53f0:	98 8d       	ldd	r25, Y+24	; 0x18
    53f2:	20 e0       	ldi	r18, 0x00	; 0
    53f4:	30 e0       	ldi	r19, 0x00	; 0
    53f6:	40 e8       	ldi	r20, 0x80	; 128
    53f8:	5f e3       	ldi	r21, 0x3F	; 63
    53fa:	0e 94 0a 11 	call	0x2214	; 0x2214 <__ltsf2>
    53fe:	88 23       	and	r24, r24
    5400:	2c f4       	brge	.+10     	; 0x540c <main+0xa0>
		__ticks = 1;
    5402:	81 e0       	ldi	r24, 0x01	; 1
    5404:	90 e0       	ldi	r25, 0x00	; 0
    5406:	9c 8b       	std	Y+20, r25	; 0x14
    5408:	8b 8b       	std	Y+19, r24	; 0x13
    540a:	3f c0       	rjmp	.+126    	; 0x548a <main+0x11e>
	else if (__tmp > 65535)
    540c:	6d 89       	ldd	r22, Y+21	; 0x15
    540e:	7e 89       	ldd	r23, Y+22	; 0x16
    5410:	8f 89       	ldd	r24, Y+23	; 0x17
    5412:	98 8d       	ldd	r25, Y+24	; 0x18
    5414:	20 e0       	ldi	r18, 0x00	; 0
    5416:	3f ef       	ldi	r19, 0xFF	; 255
    5418:	4f e7       	ldi	r20, 0x7F	; 127
    541a:	57 e4       	ldi	r21, 0x47	; 71
    541c:	0e 94 aa 10 	call	0x2154	; 0x2154 <__gtsf2>
    5420:	18 16       	cp	r1, r24
    5422:	4c f5       	brge	.+82     	; 0x5476 <main+0x10a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    5424:	69 8d       	ldd	r22, Y+25	; 0x19
    5426:	7a 8d       	ldd	r23, Y+26	; 0x1a
    5428:	8b 8d       	ldd	r24, Y+27	; 0x1b
    542a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    542c:	20 e0       	ldi	r18, 0x00	; 0
    542e:	30 e0       	ldi	r19, 0x00	; 0
    5430:	40 e2       	ldi	r20, 0x20	; 32
    5432:	51 e4       	ldi	r21, 0x41	; 65
    5434:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__mulsf3>
    5438:	dc 01       	movw	r26, r24
    543a:	cb 01       	movw	r24, r22
    543c:	bc 01       	movw	r22, r24
    543e:	cd 01       	movw	r24, r26
    5440:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    5444:	dc 01       	movw	r26, r24
    5446:	cb 01       	movw	r24, r22
    5448:	9c 8b       	std	Y+20, r25	; 0x14
    544a:	8b 8b       	std	Y+19, r24	; 0x13
    544c:	0f c0       	rjmp	.+30     	; 0x546c <main+0x100>
    544e:	88 ec       	ldi	r24, 0xC8	; 200
    5450:	90 e0       	ldi	r25, 0x00	; 0
    5452:	9a 8b       	std	Y+18, r25	; 0x12
    5454:	89 8b       	std	Y+17, r24	; 0x11
    5456:	89 89       	ldd	r24, Y+17	; 0x11
    5458:	9a 89       	ldd	r25, Y+18	; 0x12
    545a:	01 97       	sbiw	r24, 0x01	; 1
    545c:	f1 f7       	brne	.-4      	; 0x545a <main+0xee>
    545e:	9a 8b       	std	Y+18, r25	; 0x12
    5460:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    5462:	8b 89       	ldd	r24, Y+19	; 0x13
    5464:	9c 89       	ldd	r25, Y+20	; 0x14
    5466:	01 97       	sbiw	r24, 0x01	; 1
    5468:	9c 8b       	std	Y+20, r25	; 0x14
    546a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    546c:	8b 89       	ldd	r24, Y+19	; 0x13
    546e:	9c 89       	ldd	r25, Y+20	; 0x14
    5470:	00 97       	sbiw	r24, 0x00	; 0
    5472:	69 f7       	brne	.-38     	; 0x544e <main+0xe2>
    5474:	14 c0       	rjmp	.+40     	; 0x549e <main+0x132>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    5476:	6d 89       	ldd	r22, Y+21	; 0x15
    5478:	7e 89       	ldd	r23, Y+22	; 0x16
    547a:	8f 89       	ldd	r24, Y+23	; 0x17
    547c:	98 8d       	ldd	r25, Y+24	; 0x18
    547e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    5482:	dc 01       	movw	r26, r24
    5484:	cb 01       	movw	r24, r22
    5486:	9c 8b       	std	Y+20, r25	; 0x14
    5488:	8b 8b       	std	Y+19, r24	; 0x13
    548a:	8b 89       	ldd	r24, Y+19	; 0x13
    548c:	9c 89       	ldd	r25, Y+20	; 0x14
    548e:	98 8b       	std	Y+16, r25	; 0x10
    5490:	8f 87       	std	Y+15, r24	; 0x0f
    5492:	8f 85       	ldd	r24, Y+15	; 0x0f
    5494:	98 89       	ldd	r25, Y+16	; 0x10
    5496:	01 97       	sbiw	r24, 0x01	; 1
    5498:	f1 f7       	brne	.-4      	; 0x5496 <main+0x12a>
    549a:	98 8b       	std	Y+16, r25	; 0x10
    549c:	8f 87       	std	Y+15, r24	; 0x0f
			_delay_ms(250);
			if(getSwitchValue(PORT_D, PIN2)){
    549e:	83 e0       	ldi	r24, 0x03	; 3
    54a0:	62 e0       	ldi	r22, 0x02	; 2
    54a2:	0e 94 e1 22 	call	0x45c2	; 0x45c2 <getSwitchValue>
    54a6:	88 23       	and	r24, r24
    54a8:	21 f0       	breq	.+8      	; 0x54b2 <main+0x146>
				Enable_Interrupt(USE_INT0, Extint01_RisingEdge);
    54aa:	80 e0       	ldi	r24, 0x00	; 0
    54ac:	63 e0       	ldi	r22, 0x03	; 3
    54ae:	0e 94 5f 18 	call	0x30be	; 0x30be <Enable_Interrupt>
			}
		}
		if(getSwitchValue(PORT_D, PIN3)){
    54b2:	83 e0       	ldi	r24, 0x03	; 3
    54b4:	63 e0       	ldi	r22, 0x03	; 3
    54b6:	0e 94 e1 22 	call	0x45c2	; 0x45c2 <getSwitchValue>
    54ba:	88 23       	and	r24, r24
    54bc:	09 f4       	brne	.+2      	; 0x54c0 <main+0x154>
    54be:	76 cf       	rjmp	.-276    	; 0x53ac <main+0x40>
    54c0:	80 e0       	ldi	r24, 0x00	; 0
    54c2:	90 e0       	ldi	r25, 0x00	; 0
    54c4:	aa e7       	ldi	r26, 0x7A	; 122
    54c6:	b3 e4       	ldi	r27, 0x43	; 67
    54c8:	8b 87       	std	Y+11, r24	; 0x0b
    54ca:	9c 87       	std	Y+12, r25	; 0x0c
    54cc:	ad 87       	std	Y+13, r26	; 0x0d
    54ce:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    54d0:	6b 85       	ldd	r22, Y+11	; 0x0b
    54d2:	7c 85       	ldd	r23, Y+12	; 0x0c
    54d4:	8d 85       	ldd	r24, Y+13	; 0x0d
    54d6:	9e 85       	ldd	r25, Y+14	; 0x0e
    54d8:	20 e0       	ldi	r18, 0x00	; 0
    54da:	30 e0       	ldi	r19, 0x00	; 0
    54dc:	4a ef       	ldi	r20, 0xFA	; 250
    54de:	54 e4       	ldi	r21, 0x44	; 68
    54e0:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__mulsf3>
    54e4:	dc 01       	movw	r26, r24
    54e6:	cb 01       	movw	r24, r22
    54e8:	8f 83       	std	Y+7, r24	; 0x07
    54ea:	98 87       	std	Y+8, r25	; 0x08
    54ec:	a9 87       	std	Y+9, r26	; 0x09
    54ee:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    54f0:	6f 81       	ldd	r22, Y+7	; 0x07
    54f2:	78 85       	ldd	r23, Y+8	; 0x08
    54f4:	89 85       	ldd	r24, Y+9	; 0x09
    54f6:	9a 85       	ldd	r25, Y+10	; 0x0a
    54f8:	20 e0       	ldi	r18, 0x00	; 0
    54fa:	30 e0       	ldi	r19, 0x00	; 0
    54fc:	40 e8       	ldi	r20, 0x80	; 128
    54fe:	5f e3       	ldi	r21, 0x3F	; 63
    5500:	0e 94 0a 11 	call	0x2214	; 0x2214 <__ltsf2>
    5504:	88 23       	and	r24, r24
    5506:	2c f4       	brge	.+10     	; 0x5512 <main+0x1a6>
		__ticks = 1;
    5508:	81 e0       	ldi	r24, 0x01	; 1
    550a:	90 e0       	ldi	r25, 0x00	; 0
    550c:	9e 83       	std	Y+6, r25	; 0x06
    550e:	8d 83       	std	Y+5, r24	; 0x05
    5510:	3f c0       	rjmp	.+126    	; 0x5590 <main+0x224>
	else if (__tmp > 65535)
    5512:	6f 81       	ldd	r22, Y+7	; 0x07
    5514:	78 85       	ldd	r23, Y+8	; 0x08
    5516:	89 85       	ldd	r24, Y+9	; 0x09
    5518:	9a 85       	ldd	r25, Y+10	; 0x0a
    551a:	20 e0       	ldi	r18, 0x00	; 0
    551c:	3f ef       	ldi	r19, 0xFF	; 255
    551e:	4f e7       	ldi	r20, 0x7F	; 127
    5520:	57 e4       	ldi	r21, 0x47	; 71
    5522:	0e 94 aa 10 	call	0x2154	; 0x2154 <__gtsf2>
    5526:	18 16       	cp	r1, r24
    5528:	4c f5       	brge	.+82     	; 0x557c <main+0x210>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    552a:	6b 85       	ldd	r22, Y+11	; 0x0b
    552c:	7c 85       	ldd	r23, Y+12	; 0x0c
    552e:	8d 85       	ldd	r24, Y+13	; 0x0d
    5530:	9e 85       	ldd	r25, Y+14	; 0x0e
    5532:	20 e0       	ldi	r18, 0x00	; 0
    5534:	30 e0       	ldi	r19, 0x00	; 0
    5536:	40 e2       	ldi	r20, 0x20	; 32
    5538:	51 e4       	ldi	r21, 0x41	; 65
    553a:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__mulsf3>
    553e:	dc 01       	movw	r26, r24
    5540:	cb 01       	movw	r24, r22
    5542:	bc 01       	movw	r22, r24
    5544:	cd 01       	movw	r24, r26
    5546:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    554a:	dc 01       	movw	r26, r24
    554c:	cb 01       	movw	r24, r22
    554e:	9e 83       	std	Y+6, r25	; 0x06
    5550:	8d 83       	std	Y+5, r24	; 0x05
    5552:	0f c0       	rjmp	.+30     	; 0x5572 <main+0x206>
    5554:	88 ec       	ldi	r24, 0xC8	; 200
    5556:	90 e0       	ldi	r25, 0x00	; 0
    5558:	9c 83       	std	Y+4, r25	; 0x04
    555a:	8b 83       	std	Y+3, r24	; 0x03
    555c:	8b 81       	ldd	r24, Y+3	; 0x03
    555e:	9c 81       	ldd	r25, Y+4	; 0x04
    5560:	01 97       	sbiw	r24, 0x01	; 1
    5562:	f1 f7       	brne	.-4      	; 0x5560 <main+0x1f4>
    5564:	9c 83       	std	Y+4, r25	; 0x04
    5566:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    5568:	8d 81       	ldd	r24, Y+5	; 0x05
    556a:	9e 81       	ldd	r25, Y+6	; 0x06
    556c:	01 97       	sbiw	r24, 0x01	; 1
    556e:	9e 83       	std	Y+6, r25	; 0x06
    5570:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5572:	8d 81       	ldd	r24, Y+5	; 0x05
    5574:	9e 81       	ldd	r25, Y+6	; 0x06
    5576:	00 97       	sbiw	r24, 0x00	; 0
    5578:	69 f7       	brne	.-38     	; 0x5554 <main+0x1e8>
    557a:	14 c0       	rjmp	.+40     	; 0x55a4 <main+0x238>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    557c:	6f 81       	ldd	r22, Y+7	; 0x07
    557e:	78 85       	ldd	r23, Y+8	; 0x08
    5580:	89 85       	ldd	r24, Y+9	; 0x09
    5582:	9a 85       	ldd	r25, Y+10	; 0x0a
    5584:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    5588:	dc 01       	movw	r26, r24
    558a:	cb 01       	movw	r24, r22
    558c:	9e 83       	std	Y+6, r25	; 0x06
    558e:	8d 83       	std	Y+5, r24	; 0x05
    5590:	8d 81       	ldd	r24, Y+5	; 0x05
    5592:	9e 81       	ldd	r25, Y+6	; 0x06
    5594:	9a 83       	std	Y+2, r25	; 0x02
    5596:	89 83       	std	Y+1, r24	; 0x01
    5598:	89 81       	ldd	r24, Y+1	; 0x01
    559a:	9a 81       	ldd	r25, Y+2	; 0x02
    559c:	01 97       	sbiw	r24, 0x01	; 1
    559e:	f1 f7       	brne	.-4      	; 0x559c <main+0x230>
    55a0:	9a 83       	std	Y+2, r25	; 0x02
    55a2:	89 83       	std	Y+1, r24	; 0x01
			_delay_ms(250);
			if(getSwitchValue(PORT_D, PIN3)){
    55a4:	83 e0       	ldi	r24, 0x03	; 3
    55a6:	63 e0       	ldi	r22, 0x03	; 3
    55a8:	0e 94 e1 22 	call	0x45c2	; 0x45c2 <getSwitchValue>
    55ac:	88 23       	and	r24, r24
    55ae:	09 f4       	brne	.+2      	; 0x55b2 <main+0x246>
    55b0:	fd ce       	rjmp	.-518    	; 0x53ac <main+0x40>
				Enable_Interrupt(USE_INT1, Extint01_RisingEdge);
    55b2:	81 e0       	ldi	r24, 0x01	; 1
    55b4:	63 e0       	ldi	r22, 0x03	; 3
    55b6:	0e 94 5f 18 	call	0x30be	; 0x30be <Enable_Interrupt>
    55ba:	f8 ce       	rjmp	.-528    	; 0x53ac <main+0x40>

000055bc <__divmodhi4>:
    55bc:	97 fb       	bst	r25, 7
    55be:	09 2e       	mov	r0, r25
    55c0:	07 26       	eor	r0, r23
    55c2:	0a d0       	rcall	.+20     	; 0x55d8 <__divmodhi4_neg1>
    55c4:	77 fd       	sbrc	r23, 7
    55c6:	04 d0       	rcall	.+8      	; 0x55d0 <__divmodhi4_neg2>
    55c8:	4d d0       	rcall	.+154    	; 0x5664 <__udivmodhi4>
    55ca:	06 d0       	rcall	.+12     	; 0x55d8 <__divmodhi4_neg1>
    55cc:	00 20       	and	r0, r0
    55ce:	1a f4       	brpl	.+6      	; 0x55d6 <__divmodhi4_exit>

000055d0 <__divmodhi4_neg2>:
    55d0:	70 95       	com	r23
    55d2:	61 95       	neg	r22
    55d4:	7f 4f       	sbci	r23, 0xFF	; 255

000055d6 <__divmodhi4_exit>:
    55d6:	08 95       	ret

000055d8 <__divmodhi4_neg1>:
    55d8:	f6 f7       	brtc	.-4      	; 0x55d6 <__divmodhi4_exit>
    55da:	90 95       	com	r25
    55dc:	81 95       	neg	r24
    55de:	9f 4f       	sbci	r25, 0xFF	; 255
    55e0:	08 95       	ret

000055e2 <__udivmodsi4>:
    55e2:	a1 e2       	ldi	r26, 0x21	; 33
    55e4:	1a 2e       	mov	r1, r26
    55e6:	aa 1b       	sub	r26, r26
    55e8:	bb 1b       	sub	r27, r27
    55ea:	fd 01       	movw	r30, r26
    55ec:	0d c0       	rjmp	.+26     	; 0x5608 <__udivmodsi4_ep>

000055ee <__udivmodsi4_loop>:
    55ee:	aa 1f       	adc	r26, r26
    55f0:	bb 1f       	adc	r27, r27
    55f2:	ee 1f       	adc	r30, r30
    55f4:	ff 1f       	adc	r31, r31
    55f6:	a2 17       	cp	r26, r18
    55f8:	b3 07       	cpc	r27, r19
    55fa:	e4 07       	cpc	r30, r20
    55fc:	f5 07       	cpc	r31, r21
    55fe:	20 f0       	brcs	.+8      	; 0x5608 <__udivmodsi4_ep>
    5600:	a2 1b       	sub	r26, r18
    5602:	b3 0b       	sbc	r27, r19
    5604:	e4 0b       	sbc	r30, r20
    5606:	f5 0b       	sbc	r31, r21

00005608 <__udivmodsi4_ep>:
    5608:	66 1f       	adc	r22, r22
    560a:	77 1f       	adc	r23, r23
    560c:	88 1f       	adc	r24, r24
    560e:	99 1f       	adc	r25, r25
    5610:	1a 94       	dec	r1
    5612:	69 f7       	brne	.-38     	; 0x55ee <__udivmodsi4_loop>
    5614:	60 95       	com	r22
    5616:	70 95       	com	r23
    5618:	80 95       	com	r24
    561a:	90 95       	com	r25
    561c:	9b 01       	movw	r18, r22
    561e:	ac 01       	movw	r20, r24
    5620:	bd 01       	movw	r22, r26
    5622:	cf 01       	movw	r24, r30
    5624:	08 95       	ret

00005626 <__mulsi3>:
    5626:	62 9f       	mul	r22, r18
    5628:	d0 01       	movw	r26, r0
    562a:	73 9f       	mul	r23, r19
    562c:	f0 01       	movw	r30, r0
    562e:	82 9f       	mul	r24, r18
    5630:	e0 0d       	add	r30, r0
    5632:	f1 1d       	adc	r31, r1
    5634:	64 9f       	mul	r22, r20
    5636:	e0 0d       	add	r30, r0
    5638:	f1 1d       	adc	r31, r1
    563a:	92 9f       	mul	r25, r18
    563c:	f0 0d       	add	r31, r0
    563e:	83 9f       	mul	r24, r19
    5640:	f0 0d       	add	r31, r0
    5642:	74 9f       	mul	r23, r20
    5644:	f0 0d       	add	r31, r0
    5646:	65 9f       	mul	r22, r21
    5648:	f0 0d       	add	r31, r0
    564a:	99 27       	eor	r25, r25
    564c:	72 9f       	mul	r23, r18
    564e:	b0 0d       	add	r27, r0
    5650:	e1 1d       	adc	r30, r1
    5652:	f9 1f       	adc	r31, r25
    5654:	63 9f       	mul	r22, r19
    5656:	b0 0d       	add	r27, r0
    5658:	e1 1d       	adc	r30, r1
    565a:	f9 1f       	adc	r31, r25
    565c:	bd 01       	movw	r22, r26
    565e:	cf 01       	movw	r24, r30
    5660:	11 24       	eor	r1, r1
    5662:	08 95       	ret

00005664 <__udivmodhi4>:
    5664:	aa 1b       	sub	r26, r26
    5666:	bb 1b       	sub	r27, r27
    5668:	51 e1       	ldi	r21, 0x11	; 17
    566a:	07 c0       	rjmp	.+14     	; 0x567a <__udivmodhi4_ep>

0000566c <__udivmodhi4_loop>:
    566c:	aa 1f       	adc	r26, r26
    566e:	bb 1f       	adc	r27, r27
    5670:	a6 17       	cp	r26, r22
    5672:	b7 07       	cpc	r27, r23
    5674:	10 f0       	brcs	.+4      	; 0x567a <__udivmodhi4_ep>
    5676:	a6 1b       	sub	r26, r22
    5678:	b7 0b       	sbc	r27, r23

0000567a <__udivmodhi4_ep>:
    567a:	88 1f       	adc	r24, r24
    567c:	99 1f       	adc	r25, r25
    567e:	5a 95       	dec	r21
    5680:	a9 f7       	brne	.-22     	; 0x566c <__udivmodhi4_loop>
    5682:	80 95       	com	r24
    5684:	90 95       	com	r25
    5686:	bc 01       	movw	r22, r24
    5688:	cd 01       	movw	r24, r26
    568a:	08 95       	ret

0000568c <__prologue_saves__>:
    568c:	2f 92       	push	r2
    568e:	3f 92       	push	r3
    5690:	4f 92       	push	r4
    5692:	5f 92       	push	r5
    5694:	6f 92       	push	r6
    5696:	7f 92       	push	r7
    5698:	8f 92       	push	r8
    569a:	9f 92       	push	r9
    569c:	af 92       	push	r10
    569e:	bf 92       	push	r11
    56a0:	cf 92       	push	r12
    56a2:	df 92       	push	r13
    56a4:	ef 92       	push	r14
    56a6:	ff 92       	push	r15
    56a8:	0f 93       	push	r16
    56aa:	1f 93       	push	r17
    56ac:	cf 93       	push	r28
    56ae:	df 93       	push	r29
    56b0:	cd b7       	in	r28, 0x3d	; 61
    56b2:	de b7       	in	r29, 0x3e	; 62
    56b4:	ca 1b       	sub	r28, r26
    56b6:	db 0b       	sbc	r29, r27
    56b8:	0f b6       	in	r0, 0x3f	; 63
    56ba:	f8 94       	cli
    56bc:	de bf       	out	0x3e, r29	; 62
    56be:	0f be       	out	0x3f, r0	; 63
    56c0:	cd bf       	out	0x3d, r28	; 61
    56c2:	09 94       	ijmp

000056c4 <__epilogue_restores__>:
    56c4:	2a 88       	ldd	r2, Y+18	; 0x12
    56c6:	39 88       	ldd	r3, Y+17	; 0x11
    56c8:	48 88       	ldd	r4, Y+16	; 0x10
    56ca:	5f 84       	ldd	r5, Y+15	; 0x0f
    56cc:	6e 84       	ldd	r6, Y+14	; 0x0e
    56ce:	7d 84       	ldd	r7, Y+13	; 0x0d
    56d0:	8c 84       	ldd	r8, Y+12	; 0x0c
    56d2:	9b 84       	ldd	r9, Y+11	; 0x0b
    56d4:	aa 84       	ldd	r10, Y+10	; 0x0a
    56d6:	b9 84       	ldd	r11, Y+9	; 0x09
    56d8:	c8 84       	ldd	r12, Y+8	; 0x08
    56da:	df 80       	ldd	r13, Y+7	; 0x07
    56dc:	ee 80       	ldd	r14, Y+6	; 0x06
    56de:	fd 80       	ldd	r15, Y+5	; 0x05
    56e0:	0c 81       	ldd	r16, Y+4	; 0x04
    56e2:	1b 81       	ldd	r17, Y+3	; 0x03
    56e4:	aa 81       	ldd	r26, Y+2	; 0x02
    56e6:	b9 81       	ldd	r27, Y+1	; 0x01
    56e8:	ce 0f       	add	r28, r30
    56ea:	d1 1d       	adc	r29, r1
    56ec:	0f b6       	in	r0, 0x3f	; 63
    56ee:	f8 94       	cli
    56f0:	de bf       	out	0x3e, r29	; 62
    56f2:	0f be       	out	0x3f, r0	; 63
    56f4:	cd bf       	out	0x3d, r28	; 61
    56f6:	ed 01       	movw	r28, r26
    56f8:	08 95       	ret

000056fa <_exit>:
    56fa:	f8 94       	cli

000056fc <__stop_program>:
    56fc:	ff cf       	rjmp	.-2      	; 0x56fc <__stop_program>
