;buildInfoPackage: chisel3, version: 3.1.3, scalaVersion: 2.11.12, sbtVersion: 1.1.1, builtAtString: 2018-09-12 19:37:29.007, builtAtMillis: 1536781049007
circuit true_unified_cache : 
  module fifo_queue_chisel : 
    input clock : Clock
    input reset : UInt<1>
    output io : {is_empty_out : UInt<1>, is_full_out : UInt<1>, flip request_in : UInt<80>, flip request_valid_in : UInt<1>, issue_ack_out : UInt<1>, request_out : UInt<80>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg issue_ack_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 27:40]
    reg request_out_reg : UInt<80>, clock with : (reset => (reset, UInt<80>("h00"))) @[fifo_queue_chisel.scala 28:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 29:44]
    wire write_qualified : UInt<1>[4] @[fifo_queue_chisel.scala 31:35]
    wire read_qualified : UInt<1>[4] @[fifo_queue_chisel.scala 32:34]
    reg write_ptr : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[fifo_queue_chisel.scala 37:32]
    reg read_ptr : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[fifo_queue_chisel.scala 38:31]
    wire _T_56 : UInt<80>[4] @[fifo_queue_chisel.scala 40:40]
    _T_56[0] <= UInt<80>("h00") @[fifo_queue_chisel.scala 40:40]
    _T_56[1] <= UInt<80>("h00") @[fifo_queue_chisel.scala 40:40]
    _T_56[2] <= UInt<80>("h00") @[fifo_queue_chisel.scala 40:40]
    _T_56[3] <= UInt<80>("h00") @[fifo_queue_chisel.scala 40:40]
    reg entry_vec : UInt<80>[4], clock with : (reset => (reset, _T_56)) @[fifo_queue_chisel.scala 40:32]
    wire _T_98 : UInt<1>[4] @[fifo_queue_chisel.scala 41:46]
    _T_98[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    _T_98[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    _T_98[2] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    _T_98[3] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    reg entry_valid_vec : UInt<1>[4], clock with : (reset => (reset, _T_98)) @[fifo_queue_chisel.scala 41:38]
    node _T_133 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 44:43]
    node _T_134 = cat(entry_valid_vec[3], entry_valid_vec[2]) @[fifo_queue_chisel.scala 44:43]
    node _T_135 = cat(_T_134, _T_133) @[fifo_queue_chisel.scala 44:43]
    node _T_136 = not(_T_135) @[fifo_queue_chisel.scala 44:50]
    node _T_138 = eq(_T_136, UInt<1>("h00")) @[fifo_queue_chisel.scala 44:50]
    io.is_full_out <= _T_138 @[fifo_queue_chisel.scala 44:24]
    node _T_139 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 45:47]
    node _T_140 = cat(entry_valid_vec[3], entry_valid_vec[2]) @[fifo_queue_chisel.scala 45:47]
    node _T_141 = cat(_T_140, _T_139) @[fifo_queue_chisel.scala 45:47]
    node _T_142 = not(_T_141) @[fifo_queue_chisel.scala 45:29]
    node _T_143 = not(_T_142) @[fifo_queue_chisel.scala 45:56]
    node _T_145 = eq(_T_143, UInt<1>("h00")) @[fifo_queue_chisel.scala 45:56]
    io.is_empty_out <= _T_145 @[fifo_queue_chisel.scala 45:25]
    node _T_146 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_147 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_149 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_150 = and(_T_147, _T_149) @[fifo_queue_chisel.scala 50:94]
    node _T_151 = or(_T_146, _T_150) @[fifo_queue_chisel.scala 50:58]
    node _T_152 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_153 = and(_T_151, _T_152) @[fifo_queue_chisel.scala 50:122]
    node _T_154 = and(_T_153, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_156 = eq(UInt<1>("h00"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_157 = and(_T_154, _T_156) @[fifo_queue_chisel.scala 50:165]
    write_qualified[0] <= _T_157 @[fifo_queue_chisel.scala 50:38]
    node _T_158 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_159 = and(_T_158, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_160 = and(_T_159, entry_valid_vec[0]) @[fifo_queue_chisel.scala 51:75]
    node _T_162 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_163 = and(_T_160, _T_162) @[fifo_queue_chisel.scala 51:98]
    read_qualified[0] <= _T_163 @[fifo_queue_chisel.scala 51:37]
    node _T_164 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_164 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[0] <= UInt<80>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_167 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_168 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_169 = and(_T_167, _T_168) @[fifo_queue_chisel.scala 57:59]
      when _T_169 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_171 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_171 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[0] <= UInt<80>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_174 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_174 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[0] <= entry_vec[0] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[0] <= entry_valid_vec[0] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_176 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_177 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_179 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_180 = and(_T_177, _T_179) @[fifo_queue_chisel.scala 50:94]
    node _T_181 = or(_T_176, _T_180) @[fifo_queue_chisel.scala 50:58]
    node _T_182 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_183 = and(_T_181, _T_182) @[fifo_queue_chisel.scala 50:122]
    node _T_184 = and(_T_183, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_186 = eq(UInt<1>("h01"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_187 = and(_T_184, _T_186) @[fifo_queue_chisel.scala 50:165]
    write_qualified[1] <= _T_187 @[fifo_queue_chisel.scala 50:38]
    node _T_188 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_189 = and(_T_188, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_190 = and(_T_189, entry_valid_vec[1]) @[fifo_queue_chisel.scala 51:75]
    node _T_192 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_193 = and(_T_190, _T_192) @[fifo_queue_chisel.scala 51:98]
    read_qualified[1] <= _T_193 @[fifo_queue_chisel.scala 51:37]
    node _T_194 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_194 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[1] <= UInt<80>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_197 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_198 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_199 = and(_T_197, _T_198) @[fifo_queue_chisel.scala 57:59]
      when _T_199 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_201 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_201 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[1] <= UInt<80>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_204 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_204 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[1] <= entry_vec[1] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[1] <= entry_valid_vec[1] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_206 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_207 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_209 = eq(UInt<2>("h02"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_210 = and(_T_207, _T_209) @[fifo_queue_chisel.scala 50:94]
    node _T_211 = or(_T_206, _T_210) @[fifo_queue_chisel.scala 50:58]
    node _T_212 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_213 = and(_T_211, _T_212) @[fifo_queue_chisel.scala 50:122]
    node _T_214 = and(_T_213, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_216 = eq(UInt<2>("h02"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_217 = and(_T_214, _T_216) @[fifo_queue_chisel.scala 50:165]
    write_qualified[2] <= _T_217 @[fifo_queue_chisel.scala 50:38]
    node _T_218 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_219 = and(_T_218, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_220 = and(_T_219, entry_valid_vec[2]) @[fifo_queue_chisel.scala 51:75]
    node _T_222 = eq(UInt<2>("h02"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_223 = and(_T_220, _T_222) @[fifo_queue_chisel.scala 51:98]
    read_qualified[2] <= _T_223 @[fifo_queue_chisel.scala 51:37]
    node _T_224 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_224 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[2] <= UInt<80>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[2] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_227 = bits(write_qualified[2], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_228 = bits(read_qualified[2], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_229 = and(_T_227, _T_228) @[fifo_queue_chisel.scala 57:59]
      when _T_229 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[2] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[2] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_231 = bits(read_qualified[2], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_231 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[2] <= UInt<80>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[2] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_234 = bits(write_qualified[2], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_234 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[2] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[2] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[2] <= entry_vec[2] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[2] <= entry_valid_vec[2] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_236 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_237 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_239 = eq(UInt<2>("h03"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_240 = and(_T_237, _T_239) @[fifo_queue_chisel.scala 50:94]
    node _T_241 = or(_T_236, _T_240) @[fifo_queue_chisel.scala 50:58]
    node _T_242 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_243 = and(_T_241, _T_242) @[fifo_queue_chisel.scala 50:122]
    node _T_244 = and(_T_243, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_246 = eq(UInt<2>("h03"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_247 = and(_T_244, _T_246) @[fifo_queue_chisel.scala 50:165]
    write_qualified[3] <= _T_247 @[fifo_queue_chisel.scala 50:38]
    node _T_248 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_249 = and(_T_248, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_250 = and(_T_249, entry_valid_vec[3]) @[fifo_queue_chisel.scala 51:75]
    node _T_252 = eq(UInt<2>("h03"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_253 = and(_T_250, _T_252) @[fifo_queue_chisel.scala 51:98]
    read_qualified[3] <= _T_253 @[fifo_queue_chisel.scala 51:37]
    node _T_254 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_254 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[3] <= UInt<80>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[3] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_257 = bits(write_qualified[3], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_258 = bits(read_qualified[3], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_259 = and(_T_257, _T_258) @[fifo_queue_chisel.scala 57:59]
      when _T_259 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[3] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[3] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_261 = bits(read_qualified[3], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_261 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[3] <= UInt<80>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[3] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_264 = bits(write_qualified[3], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_264 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[3] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[3] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[3] <= entry_vec[3] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[3] <= entry_valid_vec[3] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_266 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 76:21]
    when _T_266 : @[fifo_queue_chisel.scala 76:29]
      write_ptr <= UInt<2>("h00") @[fifo_queue_chisel.scala 77:27]
      issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 78:35]
      read_ptr <= UInt<2>("h00") @[fifo_queue_chisel.scala 79:26]
      request_out_reg <= UInt<80>("h00") @[fifo_queue_chisel.scala 80:33]
      request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 81:39]
      skip @[fifo_queue_chisel.scala 76:29]
    else : @[fifo_queue_chisel.scala 82:22]
      node _T_272 = cat(write_qualified[1], write_qualified[0]) @[fifo_queue_chisel.scala 83:39]
      node _T_273 = cat(write_qualified[3], write_qualified[2]) @[fifo_queue_chisel.scala 83:39]
      node _T_274 = cat(_T_273, _T_272) @[fifo_queue_chisel.scala 83:39]
      node _T_276 = neq(_T_274, UInt<1>("h00")) @[fifo_queue_chisel.scala 83:46]
      when _T_276 : @[fifo_queue_chisel.scala 83:51]
        node _T_279 = dshl(UInt<1>("h01"), UInt<2>("h02")) @[fifo_queue_chisel.scala 85:50]
        node _T_281 = sub(_T_279, UInt<1>("h01")) @[fifo_queue_chisel.scala 85:79]
        node _T_282 = asUInt(_T_281) @[fifo_queue_chisel.scala 85:79]
        node _T_283 = tail(_T_282, 1) @[fifo_queue_chisel.scala 85:79]
        node _T_284 = eq(write_ptr, _T_283) @[fifo_queue_chisel.scala 85:41]
        when _T_284 : @[fifo_queue_chisel.scala 85:87]
          write_ptr <= UInt<2>("h00") @[fifo_queue_chisel.scala 86:43]
          skip @[fifo_queue_chisel.scala 85:87]
        else : @[fifo_queue_chisel.scala 87:38]
          node _T_287 = add(write_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 88:56]
          node _T_288 = tail(_T_287, 1) @[fifo_queue_chisel.scala 88:56]
          write_ptr <= _T_288 @[fifo_queue_chisel.scala 88:43]
          skip @[fifo_queue_chisel.scala 87:38]
        issue_ack_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 91:43]
        skip @[fifo_queue_chisel.scala 83:51]
      else : @[fifo_queue_chisel.scala 92:30]
        write_ptr <= write_ptr @[fifo_queue_chisel.scala 93:35]
        issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 94:43]
        skip @[fifo_queue_chisel.scala 92:30]
      node _T_291 = cat(read_qualified[1], read_qualified[0]) @[fifo_queue_chisel.scala 97:38]
      node _T_292 = cat(read_qualified[3], read_qualified[2]) @[fifo_queue_chisel.scala 97:38]
      node _T_293 = cat(_T_292, _T_291) @[fifo_queue_chisel.scala 97:38]
      node _T_295 = neq(_T_293, UInt<1>("h00")) @[fifo_queue_chisel.scala 97:45]
      when _T_295 : @[fifo_queue_chisel.scala 97:50]
        node _T_298 = dshl(UInt<1>("h01"), UInt<2>("h02")) @[fifo_queue_chisel.scala 98:49]
        node _T_300 = sub(_T_298, UInt<1>("h01")) @[fifo_queue_chisel.scala 98:78]
        node _T_301 = asUInt(_T_300) @[fifo_queue_chisel.scala 98:78]
        node _T_302 = tail(_T_301, 1) @[fifo_queue_chisel.scala 98:78]
        node _T_303 = eq(read_ptr, _T_302) @[fifo_queue_chisel.scala 98:40]
        when _T_303 : @[fifo_queue_chisel.scala 98:86]
          read_ptr <= UInt<2>("h00") @[fifo_queue_chisel.scala 99:42]
          skip @[fifo_queue_chisel.scala 98:86]
        else : @[fifo_queue_chisel.scala 100:38]
          node _T_306 = add(read_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 101:54]
          node _T_307 = tail(_T_306, 1) @[fifo_queue_chisel.scala 101:54]
          read_ptr <= _T_307 @[fifo_queue_chisel.scala 101:42]
          skip @[fifo_queue_chisel.scala 100:38]
        request_out_reg <= UInt<80>("h00") @[fifo_queue_chisel.scala 103:41]
        request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 104:47]
        skip @[fifo_queue_chisel.scala 97:50]
      else : @[fifo_queue_chisel.scala 105:64]
        node _T_313 = bits(entry_valid_vec[read_ptr], 0, 0) @[fifo_queue_chisel.scala 105:56]
        when _T_313 : @[fifo_queue_chisel.scala 105:64]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 106:34]
          request_out_reg <= entry_vec[read_ptr] @[fifo_queue_chisel.scala 107:41]
          request_valid_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 108:47]
          skip @[fifo_queue_chisel.scala 105:64]
        else : @[fifo_queue_chisel.scala 109:30]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 110:34]
          request_out_reg <= UInt<80>("h00") @[fifo_queue_chisel.scala 111:41]
          request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 112:47]
          skip @[fifo_queue_chisel.scala 109:30]
      skip @[fifo_queue_chisel.scala 82:22]
    io.issue_ack_out <= issue_ack_out_reg @[fifo_queue_chisel.scala 116:26]
    io.request_out <= request_out_reg @[fifo_queue_chisel.scala 117:24]
    io.request_valid_out <= request_valid_out_reg @[fifo_queue_chisel.scala 118:30]
    
  module fifo_queue_chisel_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {is_empty_out : UInt<1>, is_full_out : UInt<1>, flip request_in : UInt<80>, flip request_valid_in : UInt<1>, issue_ack_out : UInt<1>, request_out : UInt<80>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg issue_ack_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 27:40]
    reg request_out_reg : UInt<80>, clock with : (reset => (reset, UInt<80>("h00"))) @[fifo_queue_chisel.scala 28:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 29:44]
    wire write_qualified : UInt<1>[4] @[fifo_queue_chisel.scala 31:35]
    wire read_qualified : UInt<1>[4] @[fifo_queue_chisel.scala 32:34]
    reg write_ptr : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[fifo_queue_chisel.scala 37:32]
    reg read_ptr : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[fifo_queue_chisel.scala 38:31]
    wire _T_56 : UInt<80>[4] @[fifo_queue_chisel.scala 40:40]
    _T_56[0] <= UInt<80>("h00") @[fifo_queue_chisel.scala 40:40]
    _T_56[1] <= UInt<80>("h00") @[fifo_queue_chisel.scala 40:40]
    _T_56[2] <= UInt<80>("h00") @[fifo_queue_chisel.scala 40:40]
    _T_56[3] <= UInt<80>("h00") @[fifo_queue_chisel.scala 40:40]
    reg entry_vec : UInt<80>[4], clock with : (reset => (reset, _T_56)) @[fifo_queue_chisel.scala 40:32]
    wire _T_98 : UInt<1>[4] @[fifo_queue_chisel.scala 41:46]
    _T_98[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    _T_98[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    _T_98[2] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    _T_98[3] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    reg entry_valid_vec : UInt<1>[4], clock with : (reset => (reset, _T_98)) @[fifo_queue_chisel.scala 41:38]
    node _T_133 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 44:43]
    node _T_134 = cat(entry_valid_vec[3], entry_valid_vec[2]) @[fifo_queue_chisel.scala 44:43]
    node _T_135 = cat(_T_134, _T_133) @[fifo_queue_chisel.scala 44:43]
    node _T_136 = not(_T_135) @[fifo_queue_chisel.scala 44:50]
    node _T_138 = eq(_T_136, UInt<1>("h00")) @[fifo_queue_chisel.scala 44:50]
    io.is_full_out <= _T_138 @[fifo_queue_chisel.scala 44:24]
    node _T_139 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 45:47]
    node _T_140 = cat(entry_valid_vec[3], entry_valid_vec[2]) @[fifo_queue_chisel.scala 45:47]
    node _T_141 = cat(_T_140, _T_139) @[fifo_queue_chisel.scala 45:47]
    node _T_142 = not(_T_141) @[fifo_queue_chisel.scala 45:29]
    node _T_143 = not(_T_142) @[fifo_queue_chisel.scala 45:56]
    node _T_145 = eq(_T_143, UInt<1>("h00")) @[fifo_queue_chisel.scala 45:56]
    io.is_empty_out <= _T_145 @[fifo_queue_chisel.scala 45:25]
    node _T_146 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_147 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_149 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_150 = and(_T_147, _T_149) @[fifo_queue_chisel.scala 50:94]
    node _T_151 = or(_T_146, _T_150) @[fifo_queue_chisel.scala 50:58]
    node _T_152 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_153 = and(_T_151, _T_152) @[fifo_queue_chisel.scala 50:122]
    node _T_154 = and(_T_153, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_156 = eq(UInt<1>("h00"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_157 = and(_T_154, _T_156) @[fifo_queue_chisel.scala 50:165]
    write_qualified[0] <= _T_157 @[fifo_queue_chisel.scala 50:38]
    node _T_158 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_159 = and(_T_158, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_160 = and(_T_159, entry_valid_vec[0]) @[fifo_queue_chisel.scala 51:75]
    node _T_162 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_163 = and(_T_160, _T_162) @[fifo_queue_chisel.scala 51:98]
    read_qualified[0] <= _T_163 @[fifo_queue_chisel.scala 51:37]
    node _T_164 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_164 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[0] <= UInt<80>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_167 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_168 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_169 = and(_T_167, _T_168) @[fifo_queue_chisel.scala 57:59]
      when _T_169 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_171 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_171 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[0] <= UInt<80>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_174 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_174 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[0] <= entry_vec[0] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[0] <= entry_valid_vec[0] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_176 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_177 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_179 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_180 = and(_T_177, _T_179) @[fifo_queue_chisel.scala 50:94]
    node _T_181 = or(_T_176, _T_180) @[fifo_queue_chisel.scala 50:58]
    node _T_182 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_183 = and(_T_181, _T_182) @[fifo_queue_chisel.scala 50:122]
    node _T_184 = and(_T_183, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_186 = eq(UInt<1>("h01"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_187 = and(_T_184, _T_186) @[fifo_queue_chisel.scala 50:165]
    write_qualified[1] <= _T_187 @[fifo_queue_chisel.scala 50:38]
    node _T_188 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_189 = and(_T_188, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_190 = and(_T_189, entry_valid_vec[1]) @[fifo_queue_chisel.scala 51:75]
    node _T_192 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_193 = and(_T_190, _T_192) @[fifo_queue_chisel.scala 51:98]
    read_qualified[1] <= _T_193 @[fifo_queue_chisel.scala 51:37]
    node _T_194 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_194 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[1] <= UInt<80>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_197 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_198 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_199 = and(_T_197, _T_198) @[fifo_queue_chisel.scala 57:59]
      when _T_199 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_201 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_201 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[1] <= UInt<80>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_204 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_204 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[1] <= entry_vec[1] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[1] <= entry_valid_vec[1] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_206 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_207 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_209 = eq(UInt<2>("h02"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_210 = and(_T_207, _T_209) @[fifo_queue_chisel.scala 50:94]
    node _T_211 = or(_T_206, _T_210) @[fifo_queue_chisel.scala 50:58]
    node _T_212 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_213 = and(_T_211, _T_212) @[fifo_queue_chisel.scala 50:122]
    node _T_214 = and(_T_213, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_216 = eq(UInt<2>("h02"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_217 = and(_T_214, _T_216) @[fifo_queue_chisel.scala 50:165]
    write_qualified[2] <= _T_217 @[fifo_queue_chisel.scala 50:38]
    node _T_218 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_219 = and(_T_218, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_220 = and(_T_219, entry_valid_vec[2]) @[fifo_queue_chisel.scala 51:75]
    node _T_222 = eq(UInt<2>("h02"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_223 = and(_T_220, _T_222) @[fifo_queue_chisel.scala 51:98]
    read_qualified[2] <= _T_223 @[fifo_queue_chisel.scala 51:37]
    node _T_224 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_224 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[2] <= UInt<80>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[2] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_227 = bits(write_qualified[2], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_228 = bits(read_qualified[2], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_229 = and(_T_227, _T_228) @[fifo_queue_chisel.scala 57:59]
      when _T_229 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[2] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[2] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_231 = bits(read_qualified[2], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_231 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[2] <= UInt<80>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[2] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_234 = bits(write_qualified[2], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_234 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[2] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[2] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[2] <= entry_vec[2] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[2] <= entry_valid_vec[2] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_236 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_237 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_239 = eq(UInt<2>("h03"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_240 = and(_T_237, _T_239) @[fifo_queue_chisel.scala 50:94]
    node _T_241 = or(_T_236, _T_240) @[fifo_queue_chisel.scala 50:58]
    node _T_242 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_243 = and(_T_241, _T_242) @[fifo_queue_chisel.scala 50:122]
    node _T_244 = and(_T_243, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_246 = eq(UInt<2>("h03"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_247 = and(_T_244, _T_246) @[fifo_queue_chisel.scala 50:165]
    write_qualified[3] <= _T_247 @[fifo_queue_chisel.scala 50:38]
    node _T_248 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_249 = and(_T_248, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_250 = and(_T_249, entry_valid_vec[3]) @[fifo_queue_chisel.scala 51:75]
    node _T_252 = eq(UInt<2>("h03"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_253 = and(_T_250, _T_252) @[fifo_queue_chisel.scala 51:98]
    read_qualified[3] <= _T_253 @[fifo_queue_chisel.scala 51:37]
    node _T_254 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_254 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[3] <= UInt<80>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[3] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_257 = bits(write_qualified[3], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_258 = bits(read_qualified[3], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_259 = and(_T_257, _T_258) @[fifo_queue_chisel.scala 57:59]
      when _T_259 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[3] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[3] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_261 = bits(read_qualified[3], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_261 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[3] <= UInt<80>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[3] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_264 = bits(write_qualified[3], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_264 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[3] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[3] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[3] <= entry_vec[3] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[3] <= entry_valid_vec[3] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_266 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 76:21]
    when _T_266 : @[fifo_queue_chisel.scala 76:29]
      write_ptr <= UInt<2>("h00") @[fifo_queue_chisel.scala 77:27]
      issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 78:35]
      read_ptr <= UInt<2>("h00") @[fifo_queue_chisel.scala 79:26]
      request_out_reg <= UInt<80>("h00") @[fifo_queue_chisel.scala 80:33]
      request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 81:39]
      skip @[fifo_queue_chisel.scala 76:29]
    else : @[fifo_queue_chisel.scala 82:22]
      node _T_272 = cat(write_qualified[1], write_qualified[0]) @[fifo_queue_chisel.scala 83:39]
      node _T_273 = cat(write_qualified[3], write_qualified[2]) @[fifo_queue_chisel.scala 83:39]
      node _T_274 = cat(_T_273, _T_272) @[fifo_queue_chisel.scala 83:39]
      node _T_276 = neq(_T_274, UInt<1>("h00")) @[fifo_queue_chisel.scala 83:46]
      when _T_276 : @[fifo_queue_chisel.scala 83:51]
        node _T_279 = dshl(UInt<1>("h01"), UInt<2>("h02")) @[fifo_queue_chisel.scala 85:50]
        node _T_281 = sub(_T_279, UInt<1>("h01")) @[fifo_queue_chisel.scala 85:79]
        node _T_282 = asUInt(_T_281) @[fifo_queue_chisel.scala 85:79]
        node _T_283 = tail(_T_282, 1) @[fifo_queue_chisel.scala 85:79]
        node _T_284 = eq(write_ptr, _T_283) @[fifo_queue_chisel.scala 85:41]
        when _T_284 : @[fifo_queue_chisel.scala 85:87]
          write_ptr <= UInt<2>("h00") @[fifo_queue_chisel.scala 86:43]
          skip @[fifo_queue_chisel.scala 85:87]
        else : @[fifo_queue_chisel.scala 87:38]
          node _T_287 = add(write_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 88:56]
          node _T_288 = tail(_T_287, 1) @[fifo_queue_chisel.scala 88:56]
          write_ptr <= _T_288 @[fifo_queue_chisel.scala 88:43]
          skip @[fifo_queue_chisel.scala 87:38]
        issue_ack_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 91:43]
        skip @[fifo_queue_chisel.scala 83:51]
      else : @[fifo_queue_chisel.scala 92:30]
        write_ptr <= write_ptr @[fifo_queue_chisel.scala 93:35]
        issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 94:43]
        skip @[fifo_queue_chisel.scala 92:30]
      node _T_291 = cat(read_qualified[1], read_qualified[0]) @[fifo_queue_chisel.scala 97:38]
      node _T_292 = cat(read_qualified[3], read_qualified[2]) @[fifo_queue_chisel.scala 97:38]
      node _T_293 = cat(_T_292, _T_291) @[fifo_queue_chisel.scala 97:38]
      node _T_295 = neq(_T_293, UInt<1>("h00")) @[fifo_queue_chisel.scala 97:45]
      when _T_295 : @[fifo_queue_chisel.scala 97:50]
        node _T_298 = dshl(UInt<1>("h01"), UInt<2>("h02")) @[fifo_queue_chisel.scala 98:49]
        node _T_300 = sub(_T_298, UInt<1>("h01")) @[fifo_queue_chisel.scala 98:78]
        node _T_301 = asUInt(_T_300) @[fifo_queue_chisel.scala 98:78]
        node _T_302 = tail(_T_301, 1) @[fifo_queue_chisel.scala 98:78]
        node _T_303 = eq(read_ptr, _T_302) @[fifo_queue_chisel.scala 98:40]
        when _T_303 : @[fifo_queue_chisel.scala 98:86]
          read_ptr <= UInt<2>("h00") @[fifo_queue_chisel.scala 99:42]
          skip @[fifo_queue_chisel.scala 98:86]
        else : @[fifo_queue_chisel.scala 100:38]
          node _T_306 = add(read_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 101:54]
          node _T_307 = tail(_T_306, 1) @[fifo_queue_chisel.scala 101:54]
          read_ptr <= _T_307 @[fifo_queue_chisel.scala 101:42]
          skip @[fifo_queue_chisel.scala 100:38]
        request_out_reg <= UInt<80>("h00") @[fifo_queue_chisel.scala 103:41]
        request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 104:47]
        skip @[fifo_queue_chisel.scala 97:50]
      else : @[fifo_queue_chisel.scala 105:64]
        node _T_313 = bits(entry_valid_vec[read_ptr], 0, 0) @[fifo_queue_chisel.scala 105:56]
        when _T_313 : @[fifo_queue_chisel.scala 105:64]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 106:34]
          request_out_reg <= entry_vec[read_ptr] @[fifo_queue_chisel.scala 107:41]
          request_valid_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 108:47]
          skip @[fifo_queue_chisel.scala 105:64]
        else : @[fifo_queue_chisel.scala 109:30]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 110:34]
          request_out_reg <= UInt<80>("h00") @[fifo_queue_chisel.scala 111:41]
          request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 112:47]
          skip @[fifo_queue_chisel.scala 109:30]
      skip @[fifo_queue_chisel.scala 82:22]
    io.issue_ack_out <= issue_ack_out_reg @[fifo_queue_chisel.scala 116:26]
    io.request_out <= request_out_reg @[fifo_queue_chisel.scala 117:24]
    io.request_valid_out <= request_valid_out_reg @[fifo_queue_chisel.scala 118:30]
    
  module fifo_queue_chisel_2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {is_empty_out : UInt<1>, is_full_out : UInt<1>, flip request_in : UInt<81>, flip request_valid_in : UInt<1>, issue_ack_out : UInt<1>, request_out : UInt<81>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg issue_ack_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 27:40]
    reg request_out_reg : UInt<81>, clock with : (reset => (reset, UInt<81>("h00"))) @[fifo_queue_chisel.scala 28:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 29:44]
    wire write_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 31:35]
    wire read_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 32:34]
    reg write_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 37:32]
    reg read_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 38:31]
    wire _T_50 : UInt<81>[2] @[fifo_queue_chisel.scala 40:40]
    _T_50[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    _T_50[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    reg entry_vec : UInt<81>[2], clock with : (reset => (reset, _T_50)) @[fifo_queue_chisel.scala 40:32]
    wire _T_78 : UInt<1>[2] @[fifo_queue_chisel.scala 41:46]
    _T_78[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    _T_78[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    reg entry_valid_vec : UInt<1>[2], clock with : (reset => (reset, _T_78)) @[fifo_queue_chisel.scala 41:38]
    node _T_101 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 44:43]
    node _T_102 = not(_T_101) @[fifo_queue_chisel.scala 44:50]
    node _T_104 = eq(_T_102, UInt<1>("h00")) @[fifo_queue_chisel.scala 44:50]
    io.is_full_out <= _T_104 @[fifo_queue_chisel.scala 44:24]
    node _T_105 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 45:47]
    node _T_106 = not(_T_105) @[fifo_queue_chisel.scala 45:29]
    node _T_107 = not(_T_106) @[fifo_queue_chisel.scala 45:56]
    node _T_109 = eq(_T_107, UInt<1>("h00")) @[fifo_queue_chisel.scala 45:56]
    io.is_empty_out <= _T_109 @[fifo_queue_chisel.scala 45:25]
    node _T_110 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_111 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_113 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_114 = and(_T_111, _T_113) @[fifo_queue_chisel.scala 50:94]
    node _T_115 = or(_T_110, _T_114) @[fifo_queue_chisel.scala 50:58]
    node _T_116 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_117 = and(_T_115, _T_116) @[fifo_queue_chisel.scala 50:122]
    node _T_118 = and(_T_117, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_120 = eq(UInt<1>("h00"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_121 = and(_T_118, _T_120) @[fifo_queue_chisel.scala 50:165]
    write_qualified[0] <= _T_121 @[fifo_queue_chisel.scala 50:38]
    node _T_122 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_123 = and(_T_122, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_124 = and(_T_123, entry_valid_vec[0]) @[fifo_queue_chisel.scala 51:75]
    node _T_126 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_127 = and(_T_124, _T_126) @[fifo_queue_chisel.scala 51:98]
    read_qualified[0] <= _T_127 @[fifo_queue_chisel.scala 51:37]
    node _T_128 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_128 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_131 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_132 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_133 = and(_T_131, _T_132) @[fifo_queue_chisel.scala 57:59]
      when _T_133 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_135 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_135 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_138 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_138 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[0] <= entry_vec[0] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[0] <= entry_valid_vec[0] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_140 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_141 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_143 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_144 = and(_T_141, _T_143) @[fifo_queue_chisel.scala 50:94]
    node _T_145 = or(_T_140, _T_144) @[fifo_queue_chisel.scala 50:58]
    node _T_146 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_147 = and(_T_145, _T_146) @[fifo_queue_chisel.scala 50:122]
    node _T_148 = and(_T_147, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_150 = eq(UInt<1>("h01"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_151 = and(_T_148, _T_150) @[fifo_queue_chisel.scala 50:165]
    write_qualified[1] <= _T_151 @[fifo_queue_chisel.scala 50:38]
    node _T_152 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_153 = and(_T_152, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_154 = and(_T_153, entry_valid_vec[1]) @[fifo_queue_chisel.scala 51:75]
    node _T_156 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_157 = and(_T_154, _T_156) @[fifo_queue_chisel.scala 51:98]
    read_qualified[1] <= _T_157 @[fifo_queue_chisel.scala 51:37]
    node _T_158 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_158 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_161 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_162 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_163 = and(_T_161, _T_162) @[fifo_queue_chisel.scala 57:59]
      when _T_163 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_165 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_165 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_168 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_168 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[1] <= entry_vec[1] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[1] <= entry_valid_vec[1] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_170 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 76:21]
    when _T_170 : @[fifo_queue_chisel.scala 76:29]
      write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 77:27]
      issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 78:35]
      read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 79:26]
      request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 80:33]
      request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 81:39]
      skip @[fifo_queue_chisel.scala 76:29]
    else : @[fifo_queue_chisel.scala 82:22]
      node _T_176 = cat(write_qualified[1], write_qualified[0]) @[fifo_queue_chisel.scala 83:39]
      node _T_178 = neq(_T_176, UInt<1>("h00")) @[fifo_queue_chisel.scala 83:46]
      when _T_178 : @[fifo_queue_chisel.scala 83:51]
        node _T_181 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 85:50]
        node _T_183 = sub(_T_181, UInt<1>("h01")) @[fifo_queue_chisel.scala 85:79]
        node _T_184 = asUInt(_T_183) @[fifo_queue_chisel.scala 85:79]
        node _T_185 = tail(_T_184, 1) @[fifo_queue_chisel.scala 85:79]
        node _T_186 = eq(write_ptr, _T_185) @[fifo_queue_chisel.scala 85:41]
        when _T_186 : @[fifo_queue_chisel.scala 85:87]
          write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 86:43]
          skip @[fifo_queue_chisel.scala 85:87]
        else : @[fifo_queue_chisel.scala 87:38]
          node _T_189 = add(write_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 88:56]
          node _T_190 = tail(_T_189, 1) @[fifo_queue_chisel.scala 88:56]
          write_ptr <= _T_190 @[fifo_queue_chisel.scala 88:43]
          skip @[fifo_queue_chisel.scala 87:38]
        issue_ack_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 91:43]
        skip @[fifo_queue_chisel.scala 83:51]
      else : @[fifo_queue_chisel.scala 92:30]
        write_ptr <= write_ptr @[fifo_queue_chisel.scala 93:35]
        issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 94:43]
        skip @[fifo_queue_chisel.scala 92:30]
      node _T_193 = cat(read_qualified[1], read_qualified[0]) @[fifo_queue_chisel.scala 97:38]
      node _T_195 = neq(_T_193, UInt<1>("h00")) @[fifo_queue_chisel.scala 97:45]
      when _T_195 : @[fifo_queue_chisel.scala 97:50]
        node _T_198 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 98:49]
        node _T_200 = sub(_T_198, UInt<1>("h01")) @[fifo_queue_chisel.scala 98:78]
        node _T_201 = asUInt(_T_200) @[fifo_queue_chisel.scala 98:78]
        node _T_202 = tail(_T_201, 1) @[fifo_queue_chisel.scala 98:78]
        node _T_203 = eq(read_ptr, _T_202) @[fifo_queue_chisel.scala 98:40]
        when _T_203 : @[fifo_queue_chisel.scala 98:86]
          read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 99:42]
          skip @[fifo_queue_chisel.scala 98:86]
        else : @[fifo_queue_chisel.scala 100:38]
          node _T_206 = add(read_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 101:54]
          node _T_207 = tail(_T_206, 1) @[fifo_queue_chisel.scala 101:54]
          read_ptr <= _T_207 @[fifo_queue_chisel.scala 101:42]
          skip @[fifo_queue_chisel.scala 100:38]
        request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 103:41]
        request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 104:47]
        skip @[fifo_queue_chisel.scala 97:50]
      else : @[fifo_queue_chisel.scala 105:64]
        node _T_213 = bits(entry_valid_vec[read_ptr], 0, 0) @[fifo_queue_chisel.scala 105:56]
        when _T_213 : @[fifo_queue_chisel.scala 105:64]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 106:34]
          request_out_reg <= entry_vec[read_ptr] @[fifo_queue_chisel.scala 107:41]
          request_valid_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 108:47]
          skip @[fifo_queue_chisel.scala 105:64]
        else : @[fifo_queue_chisel.scala 109:30]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 110:34]
          request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 111:41]
          request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 112:47]
          skip @[fifo_queue_chisel.scala 109:30]
      skip @[fifo_queue_chisel.scala 82:22]
    io.issue_ack_out <= issue_ack_out_reg @[fifo_queue_chisel.scala 116:26]
    io.request_out <= request_out_reg @[fifo_queue_chisel.scala 117:24]
    io.request_valid_out <= request_valid_out_reg @[fifo_queue_chisel.scala 118:30]
    
  module fifo_queue_chisel_3 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {is_empty_out : UInt<1>, is_full_out : UInt<1>, flip request_in : UInt<81>, flip request_valid_in : UInt<1>, issue_ack_out : UInt<1>, request_out : UInt<81>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg issue_ack_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 27:40]
    reg request_out_reg : UInt<81>, clock with : (reset => (reset, UInt<81>("h00"))) @[fifo_queue_chisel.scala 28:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 29:44]
    wire write_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 31:35]
    wire read_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 32:34]
    reg write_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 37:32]
    reg read_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 38:31]
    wire _T_50 : UInt<81>[2] @[fifo_queue_chisel.scala 40:40]
    _T_50[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    _T_50[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    reg entry_vec : UInt<81>[2], clock with : (reset => (reset, _T_50)) @[fifo_queue_chisel.scala 40:32]
    wire _T_78 : UInt<1>[2] @[fifo_queue_chisel.scala 41:46]
    _T_78[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    _T_78[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    reg entry_valid_vec : UInt<1>[2], clock with : (reset => (reset, _T_78)) @[fifo_queue_chisel.scala 41:38]
    node _T_101 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 44:43]
    node _T_102 = not(_T_101) @[fifo_queue_chisel.scala 44:50]
    node _T_104 = eq(_T_102, UInt<1>("h00")) @[fifo_queue_chisel.scala 44:50]
    io.is_full_out <= _T_104 @[fifo_queue_chisel.scala 44:24]
    node _T_105 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 45:47]
    node _T_106 = not(_T_105) @[fifo_queue_chisel.scala 45:29]
    node _T_107 = not(_T_106) @[fifo_queue_chisel.scala 45:56]
    node _T_109 = eq(_T_107, UInt<1>("h00")) @[fifo_queue_chisel.scala 45:56]
    io.is_empty_out <= _T_109 @[fifo_queue_chisel.scala 45:25]
    node _T_110 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_111 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_113 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_114 = and(_T_111, _T_113) @[fifo_queue_chisel.scala 50:94]
    node _T_115 = or(_T_110, _T_114) @[fifo_queue_chisel.scala 50:58]
    node _T_116 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_117 = and(_T_115, _T_116) @[fifo_queue_chisel.scala 50:122]
    node _T_118 = and(_T_117, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_120 = eq(UInt<1>("h00"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_121 = and(_T_118, _T_120) @[fifo_queue_chisel.scala 50:165]
    write_qualified[0] <= _T_121 @[fifo_queue_chisel.scala 50:38]
    node _T_122 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_123 = and(_T_122, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_124 = and(_T_123, entry_valid_vec[0]) @[fifo_queue_chisel.scala 51:75]
    node _T_126 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_127 = and(_T_124, _T_126) @[fifo_queue_chisel.scala 51:98]
    read_qualified[0] <= _T_127 @[fifo_queue_chisel.scala 51:37]
    node _T_128 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_128 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_131 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_132 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_133 = and(_T_131, _T_132) @[fifo_queue_chisel.scala 57:59]
      when _T_133 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_135 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_135 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_138 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_138 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[0] <= entry_vec[0] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[0] <= entry_valid_vec[0] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_140 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_141 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_143 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_144 = and(_T_141, _T_143) @[fifo_queue_chisel.scala 50:94]
    node _T_145 = or(_T_140, _T_144) @[fifo_queue_chisel.scala 50:58]
    node _T_146 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_147 = and(_T_145, _T_146) @[fifo_queue_chisel.scala 50:122]
    node _T_148 = and(_T_147, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_150 = eq(UInt<1>("h01"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_151 = and(_T_148, _T_150) @[fifo_queue_chisel.scala 50:165]
    write_qualified[1] <= _T_151 @[fifo_queue_chisel.scala 50:38]
    node _T_152 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_153 = and(_T_152, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_154 = and(_T_153, entry_valid_vec[1]) @[fifo_queue_chisel.scala 51:75]
    node _T_156 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_157 = and(_T_154, _T_156) @[fifo_queue_chisel.scala 51:98]
    read_qualified[1] <= _T_157 @[fifo_queue_chisel.scala 51:37]
    node _T_158 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_158 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_161 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_162 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_163 = and(_T_161, _T_162) @[fifo_queue_chisel.scala 57:59]
      when _T_163 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_165 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_165 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_168 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_168 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[1] <= entry_vec[1] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[1] <= entry_valid_vec[1] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_170 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 76:21]
    when _T_170 : @[fifo_queue_chisel.scala 76:29]
      write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 77:27]
      issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 78:35]
      read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 79:26]
      request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 80:33]
      request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 81:39]
      skip @[fifo_queue_chisel.scala 76:29]
    else : @[fifo_queue_chisel.scala 82:22]
      node _T_176 = cat(write_qualified[1], write_qualified[0]) @[fifo_queue_chisel.scala 83:39]
      node _T_178 = neq(_T_176, UInt<1>("h00")) @[fifo_queue_chisel.scala 83:46]
      when _T_178 : @[fifo_queue_chisel.scala 83:51]
        node _T_181 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 85:50]
        node _T_183 = sub(_T_181, UInt<1>("h01")) @[fifo_queue_chisel.scala 85:79]
        node _T_184 = asUInt(_T_183) @[fifo_queue_chisel.scala 85:79]
        node _T_185 = tail(_T_184, 1) @[fifo_queue_chisel.scala 85:79]
        node _T_186 = eq(write_ptr, _T_185) @[fifo_queue_chisel.scala 85:41]
        when _T_186 : @[fifo_queue_chisel.scala 85:87]
          write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 86:43]
          skip @[fifo_queue_chisel.scala 85:87]
        else : @[fifo_queue_chisel.scala 87:38]
          node _T_189 = add(write_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 88:56]
          node _T_190 = tail(_T_189, 1) @[fifo_queue_chisel.scala 88:56]
          write_ptr <= _T_190 @[fifo_queue_chisel.scala 88:43]
          skip @[fifo_queue_chisel.scala 87:38]
        issue_ack_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 91:43]
        skip @[fifo_queue_chisel.scala 83:51]
      else : @[fifo_queue_chisel.scala 92:30]
        write_ptr <= write_ptr @[fifo_queue_chisel.scala 93:35]
        issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 94:43]
        skip @[fifo_queue_chisel.scala 92:30]
      node _T_193 = cat(read_qualified[1], read_qualified[0]) @[fifo_queue_chisel.scala 97:38]
      node _T_195 = neq(_T_193, UInt<1>("h00")) @[fifo_queue_chisel.scala 97:45]
      when _T_195 : @[fifo_queue_chisel.scala 97:50]
        node _T_198 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 98:49]
        node _T_200 = sub(_T_198, UInt<1>("h01")) @[fifo_queue_chisel.scala 98:78]
        node _T_201 = asUInt(_T_200) @[fifo_queue_chisel.scala 98:78]
        node _T_202 = tail(_T_201, 1) @[fifo_queue_chisel.scala 98:78]
        node _T_203 = eq(read_ptr, _T_202) @[fifo_queue_chisel.scala 98:40]
        when _T_203 : @[fifo_queue_chisel.scala 98:86]
          read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 99:42]
          skip @[fifo_queue_chisel.scala 98:86]
        else : @[fifo_queue_chisel.scala 100:38]
          node _T_206 = add(read_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 101:54]
          node _T_207 = tail(_T_206, 1) @[fifo_queue_chisel.scala 101:54]
          read_ptr <= _T_207 @[fifo_queue_chisel.scala 101:42]
          skip @[fifo_queue_chisel.scala 100:38]
        request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 103:41]
        request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 104:47]
        skip @[fifo_queue_chisel.scala 97:50]
      else : @[fifo_queue_chisel.scala 105:64]
        node _T_213 = bits(entry_valid_vec[read_ptr], 0, 0) @[fifo_queue_chisel.scala 105:56]
        when _T_213 : @[fifo_queue_chisel.scala 105:64]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 106:34]
          request_out_reg <= entry_vec[read_ptr] @[fifo_queue_chisel.scala 107:41]
          request_valid_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 108:47]
          skip @[fifo_queue_chisel.scala 105:64]
        else : @[fifo_queue_chisel.scala 109:30]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 110:34]
          request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 111:41]
          request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 112:47]
          skip @[fifo_queue_chisel.scala 109:30]
      skip @[fifo_queue_chisel.scala 82:22]
    io.issue_ack_out <= issue_ack_out_reg @[fifo_queue_chisel.scala 116:26]
    io.request_out <= request_out_reg @[fifo_queue_chisel.scala 117:24]
    io.request_valid_out <= request_valid_out_reg @[fifo_queue_chisel.scala 118:30]
    
  module priority_arbiter_chisel : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip request_flatted_in : UInt<160>, flip request_valid_flatted_in : UInt<2>, flip request_critical_flatted_in : UInt<2>, issue_ack_out : UInt<2>, request_out : UInt<80>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg request_out_reg : UInt<80>, clock with : (reset => (reset, UInt<80>("h00"))) @[priority_arbiter_chisel.scala 45:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[priority_arbiter_chisel.scala 46:44]
    wire issue_ack_out_vec : UInt<1>[2] @[priority_arbiter_chisel.scala 47:37]
    wire request_packed_in : UInt<80>[2] @[priority_arbiter_chisel.scala 51:37]
    wire arbiter_ack_flatted_to_request_queue : UInt<1>[2] @[priority_arbiter_chisel.scala 52:56]
    wire request_packed_from_request_queue : UInt<80>[2] @[priority_arbiter_chisel.scala 53:53]
    wire request_valid_flatted_from_request_queue : UInt<1>[2] @[priority_arbiter_chisel.scala 54:60]
    wire request_queue_full : UInt<1>[2] @[priority_arbiter_chisel.scala 55:38]
    wire request_critical_flatted_from_request_queue : UInt<1>[2] @[priority_arbiter_chisel.scala 56:63]
    node _T_72 = bits(io.request_flatted_in, 79, 0) @[priority_arbiter_chisel.scala 59:74]
    request_packed_in[0] <= _T_72 @[priority_arbiter_chisel.scala 59:50]
    inst fifo_queue_chisel of fifo_queue_chisel_2 @[priority_arbiter_chisel.scala 61:43]
    fifo_queue_chisel.clock <= clock
    fifo_queue_chisel.reset <= reset
    request_queue_full[0] <= fifo_queue_chisel.io.is_full_out @[priority_arbiter_chisel.scala 65:51]
    node _T_73 = bits(io.request_critical_flatted_in, 0, 0) @[priority_arbiter_chisel.scala 66:82]
    node _T_74 = cat(_T_73, request_packed_in[0]) @[Cat.scala 30:58]
    fifo_queue_chisel.io.request_in <= _T_74 @[priority_arbiter_chisel.scala 66:45]
    node _T_75 = bits(io.request_valid_flatted_in, 0, 0) @[priority_arbiter_chisel.scala 67:81]
    fifo_queue_chisel.io.request_valid_in <= _T_75 @[priority_arbiter_chisel.scala 67:51]
    issue_ack_out_vec[0] <= fifo_queue_chisel.io.issue_ack_out @[priority_arbiter_chisel.scala 68:50]
    node _T_76 = bits(fifo_queue_chisel.io.request_out, 80, 80) @[priority_arbiter_chisel.scala 70:107]
    request_critical_flatted_from_request_queue[0] <= _T_76 @[priority_arbiter_chisel.scala 70:76]
    node _T_77 = bits(fifo_queue_chisel.io.request_out, 79, 0) @[priority_arbiter_chisel.scala 71:97]
    request_packed_from_request_queue[0] <= _T_77 @[priority_arbiter_chisel.scala 71:66]
    request_valid_flatted_from_request_queue[0] <= fifo_queue_chisel.io.request_valid_out @[priority_arbiter_chisel.scala 73:73]
    fifo_queue_chisel.io.issue_ack_in <= arbiter_ack_flatted_to_request_queue[0] @[priority_arbiter_chisel.scala 74:47]
    node _T_78 = bits(io.request_flatted_in, 159, 80) @[priority_arbiter_chisel.scala 59:74]
    request_packed_in[1] <= _T_78 @[priority_arbiter_chisel.scala 59:50]
    inst fifo_queue_chisel_1 of fifo_queue_chisel_3 @[priority_arbiter_chisel.scala 61:43]
    fifo_queue_chisel_1.clock <= clock
    fifo_queue_chisel_1.reset <= reset
    request_queue_full[1] <= fifo_queue_chisel_1.io.is_full_out @[priority_arbiter_chisel.scala 65:51]
    node _T_79 = bits(io.request_critical_flatted_in, 1, 1) @[priority_arbiter_chisel.scala 66:82]
    node _T_80 = cat(_T_79, request_packed_in[1]) @[Cat.scala 30:58]
    fifo_queue_chisel_1.io.request_in <= _T_80 @[priority_arbiter_chisel.scala 66:45]
    node _T_81 = bits(io.request_valid_flatted_in, 1, 1) @[priority_arbiter_chisel.scala 67:81]
    fifo_queue_chisel_1.io.request_valid_in <= _T_81 @[priority_arbiter_chisel.scala 67:51]
    issue_ack_out_vec[1] <= fifo_queue_chisel_1.io.issue_ack_out @[priority_arbiter_chisel.scala 68:50]
    node _T_82 = bits(fifo_queue_chisel_1.io.request_out, 80, 80) @[priority_arbiter_chisel.scala 70:107]
    request_critical_flatted_from_request_queue[1] <= _T_82 @[priority_arbiter_chisel.scala 70:76]
    node _T_83 = bits(fifo_queue_chisel_1.io.request_out, 79, 0) @[priority_arbiter_chisel.scala 71:97]
    request_packed_from_request_queue[1] <= _T_83 @[priority_arbiter_chisel.scala 71:66]
    request_valid_flatted_from_request_queue[1] <= fifo_queue_chisel_1.io.request_valid_out @[priority_arbiter_chisel.scala 73:73]
    fifo_queue_chisel_1.io.issue_ack_in <= arbiter_ack_flatted_to_request_queue[1] @[priority_arbiter_chisel.scala 74:47]
    wire request_critical_final : UInt<2> @[priority_arbiter_chisel.scala 77:42]
    node _T_85 = cat(request_critical_flatted_from_request_queue[1], request_critical_flatted_from_request_queue[0]) @[priority_arbiter_chisel.scala 78:79]
    node _T_86 = cat(request_queue_full[1], request_queue_full[0]) @[priority_arbiter_chisel.scala 78:107]
    node _T_87 = or(_T_85, _T_86) @[priority_arbiter_chisel.scala 78:86]
    request_critical_final <= _T_87 @[priority_arbiter_chisel.scala 78:32]
    reg last_send_index : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[priority_arbiter_chisel.scala 79:38]
    wire request_valid_flatted_shift_left : UInt<2> @[priority_arbiter_chisel.scala 82:52]
    wire request_critical_flatted_shift_left : UInt<2> @[priority_arbiter_chisel.scala 83:55]
    node _T_92 = cat(request_valid_flatted_from_request_queue[1], request_valid_flatted_from_request_queue[0]) @[priority_arbiter_chisel.scala 84:87]
    node _T_94 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 84:114]
    node _T_95 = tail(_T_94, 1) @[priority_arbiter_chisel.scala 84:114]
    node _T_96 = dshr(_T_92, _T_95) @[priority_arbiter_chisel.scala 84:94]
    node _T_97 = cat(request_valid_flatted_from_request_queue[1], request_valid_flatted_from_request_queue[0]) @[priority_arbiter_chisel.scala 85:123]
    node _T_99 = sub(UInt<2>("h02"), last_send_index) @[priority_arbiter_chisel.scala 85:148]
    node _T_100 = asUInt(_T_99) @[priority_arbiter_chisel.scala 85:148]
    node _T_101 = tail(_T_100, 1) @[priority_arbiter_chisel.scala 85:148]
    node _T_103 = sub(_T_101, UInt<1>("h01")) @[priority_arbiter_chisel.scala 85:166]
    node _T_104 = asUInt(_T_103) @[priority_arbiter_chisel.scala 85:166]
    node _T_105 = tail(_T_104, 1) @[priority_arbiter_chisel.scala 85:166]
    node _T_106 = dshl(_T_97, _T_105) @[priority_arbiter_chisel.scala 85:130]
    node _T_107 = or(_T_96, _T_106) @[priority_arbiter_chisel.scala 84:122]
    request_valid_flatted_shift_left <= _T_107 @[priority_arbiter_chisel.scala 84:42]
    node _T_109 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 86:92]
    node _T_110 = tail(_T_109, 1) @[priority_arbiter_chisel.scala 86:92]
    node _T_111 = dshr(request_critical_final, _T_110) @[priority_arbiter_chisel.scala 86:72]
    node _T_113 = sub(UInt<2>("h02"), last_send_index) @[priority_arbiter_chisel.scala 87:126]
    node _T_114 = asUInt(_T_113) @[priority_arbiter_chisel.scala 87:126]
    node _T_115 = tail(_T_114, 1) @[priority_arbiter_chisel.scala 87:126]
    node _T_117 = sub(_T_115, UInt<1>("h01")) @[priority_arbiter_chisel.scala 87:144]
    node _T_118 = asUInt(_T_117) @[priority_arbiter_chisel.scala 87:144]
    node _T_119 = tail(_T_118, 1) @[priority_arbiter_chisel.scala 87:144]
    node _T_120 = dshl(request_critical_final, _T_119) @[priority_arbiter_chisel.scala 87:108]
    node _T_121 = or(_T_111, _T_120) @[priority_arbiter_chisel.scala 86:100]
    request_critical_flatted_shift_left <= _T_121 @[priority_arbiter_chisel.scala 86:45]
    wire valid_sel : UInt<1>
    valid_sel <= UInt<1>("h00")
    valid_sel <= UInt<1>("h00") @[priority_arbiter_chisel.scala 91:19]
    node _T_125 = bits(request_valid_flatted_shift_left, 1, 1) @[priority_arbiter_chisel.scala 94:55]
    when _T_125 : @[priority_arbiter_chisel.scala 94:75]
      node _T_127 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 95:47]
      node _T_128 = tail(_T_127, 1) @[priority_arbiter_chisel.scala 95:47]
      node _T_130 = add(_T_128, UInt<1>("h01")) @[priority_arbiter_chisel.scala 95:68]
      node _T_131 = tail(_T_130, 1) @[priority_arbiter_chisel.scala 95:68]
      node _T_133 = geq(_T_131, UInt<2>("h02")) @[priority_arbiter_chisel.scala 95:74]
      when _T_133 : @[priority_arbiter_chisel.scala 95:92]
        node _T_135 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 96:62]
        node _T_136 = tail(_T_135, 1) @[priority_arbiter_chisel.scala 96:62]
        node _T_138 = add(_T_136, UInt<1>("h01")) @[priority_arbiter_chisel.scala 96:83]
        node _T_139 = tail(_T_138, 1) @[priority_arbiter_chisel.scala 96:83]
        node _T_141 = sub(_T_139, UInt<2>("h02")) @[priority_arbiter_chisel.scala 96:89]
        node _T_142 = asUInt(_T_141) @[priority_arbiter_chisel.scala 96:89]
        node _T_143 = tail(_T_142, 1) @[priority_arbiter_chisel.scala 96:89]
        valid_sel <= _T_143 @[priority_arbiter_chisel.scala 96:43]
        skip @[priority_arbiter_chisel.scala 95:92]
      else : @[priority_arbiter_chisel.scala 97:38]
        node _T_145 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 98:62]
        node _T_146 = tail(_T_145, 1) @[priority_arbiter_chisel.scala 98:62]
        node _T_148 = add(_T_146, UInt<1>("h01")) @[priority_arbiter_chisel.scala 98:83]
        node _T_149 = tail(_T_148, 1) @[priority_arbiter_chisel.scala 98:83]
        valid_sel <= _T_149 @[priority_arbiter_chisel.scala 98:43]
        skip @[priority_arbiter_chisel.scala 97:38]
      skip @[priority_arbiter_chisel.scala 94:75]
    node _T_150 = bits(request_valid_flatted_shift_left, 0, 0) @[priority_arbiter_chisel.scala 94:55]
    when _T_150 : @[priority_arbiter_chisel.scala 94:75]
      node _T_152 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 95:47]
      node _T_153 = tail(_T_152, 1) @[priority_arbiter_chisel.scala 95:47]
      node _T_155 = add(_T_153, UInt<1>("h01")) @[priority_arbiter_chisel.scala 95:68]
      node _T_156 = tail(_T_155, 1) @[priority_arbiter_chisel.scala 95:68]
      node _T_158 = geq(_T_156, UInt<2>("h02")) @[priority_arbiter_chisel.scala 95:74]
      when _T_158 : @[priority_arbiter_chisel.scala 95:92]
        node _T_160 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 96:62]
        node _T_161 = tail(_T_160, 1) @[priority_arbiter_chisel.scala 96:62]
        node _T_163 = add(_T_161, UInt<1>("h01")) @[priority_arbiter_chisel.scala 96:83]
        node _T_164 = tail(_T_163, 1) @[priority_arbiter_chisel.scala 96:83]
        node _T_166 = sub(_T_164, UInt<2>("h02")) @[priority_arbiter_chisel.scala 96:89]
        node _T_167 = asUInt(_T_166) @[priority_arbiter_chisel.scala 96:89]
        node _T_168 = tail(_T_167, 1) @[priority_arbiter_chisel.scala 96:89]
        valid_sel <= _T_168 @[priority_arbiter_chisel.scala 96:43]
        skip @[priority_arbiter_chisel.scala 95:92]
      else : @[priority_arbiter_chisel.scala 97:38]
        node _T_170 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 98:62]
        node _T_171 = tail(_T_170, 1) @[priority_arbiter_chisel.scala 98:62]
        node _T_173 = add(_T_171, UInt<1>("h01")) @[priority_arbiter_chisel.scala 98:83]
        node _T_174 = tail(_T_173, 1) @[priority_arbiter_chisel.scala 98:83]
        valid_sel <= _T_174 @[priority_arbiter_chisel.scala 98:43]
        skip @[priority_arbiter_chisel.scala 97:38]
      skip @[priority_arbiter_chisel.scala 94:75]
    wire critical_sel : UInt<1>
    critical_sel <= UInt<1>("h00")
    critical_sel <= UInt<1>("h00") @[priority_arbiter_chisel.scala 105:22]
    node _T_178 = bits(request_critical_flatted_shift_left, 1, 1) @[priority_arbiter_chisel.scala 108:58]
    node _T_179 = bits(request_valid_flatted_shift_left, 1, 1) @[priority_arbiter_chisel.scala 108:115]
    node _T_180 = and(_T_178, _T_179) @[priority_arbiter_chisel.scala 108:80]
    when _T_180 : @[priority_arbiter_chisel.scala 108:138]
      node _T_182 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 109:47]
      node _T_183 = tail(_T_182, 1) @[priority_arbiter_chisel.scala 109:47]
      node _T_185 = add(_T_183, UInt<1>("h01")) @[priority_arbiter_chisel.scala 109:71]
      node _T_186 = tail(_T_185, 1) @[priority_arbiter_chisel.scala 109:71]
      node _T_188 = geq(_T_186, UInt<2>("h02")) @[priority_arbiter_chisel.scala 109:77]
      when _T_188 : @[priority_arbiter_chisel.scala 109:95]
        node _T_190 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 110:65]
        node _T_191 = tail(_T_190, 1) @[priority_arbiter_chisel.scala 110:65]
        node _T_193 = add(_T_191, UInt<1>("h01")) @[priority_arbiter_chisel.scala 110:89]
        node _T_194 = tail(_T_193, 1) @[priority_arbiter_chisel.scala 110:89]
        node _T_196 = sub(_T_194, UInt<2>("h02")) @[priority_arbiter_chisel.scala 110:95]
        node _T_197 = asUInt(_T_196) @[priority_arbiter_chisel.scala 110:95]
        node _T_198 = tail(_T_197, 1) @[priority_arbiter_chisel.scala 110:95]
        critical_sel <= _T_198 @[priority_arbiter_chisel.scala 110:46]
        skip @[priority_arbiter_chisel.scala 109:95]
      else : @[priority_arbiter_chisel.scala 111:38]
        node _T_200 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 112:65]
        node _T_201 = tail(_T_200, 1) @[priority_arbiter_chisel.scala 112:65]
        node _T_203 = add(_T_201, UInt<1>("h01")) @[priority_arbiter_chisel.scala 112:89]
        node _T_204 = tail(_T_203, 1) @[priority_arbiter_chisel.scala 112:89]
        critical_sel <= _T_204 @[priority_arbiter_chisel.scala 112:46]
        skip @[priority_arbiter_chisel.scala 111:38]
      skip @[priority_arbiter_chisel.scala 108:138]
    node _T_205 = bits(request_critical_flatted_shift_left, 0, 0) @[priority_arbiter_chisel.scala 108:58]
    node _T_206 = bits(request_valid_flatted_shift_left, 0, 0) @[priority_arbiter_chisel.scala 108:115]
    node _T_207 = and(_T_205, _T_206) @[priority_arbiter_chisel.scala 108:80]
    when _T_207 : @[priority_arbiter_chisel.scala 108:138]
      node _T_209 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 109:47]
      node _T_210 = tail(_T_209, 1) @[priority_arbiter_chisel.scala 109:47]
      node _T_212 = add(_T_210, UInt<1>("h01")) @[priority_arbiter_chisel.scala 109:71]
      node _T_213 = tail(_T_212, 1) @[priority_arbiter_chisel.scala 109:71]
      node _T_215 = geq(_T_213, UInt<2>("h02")) @[priority_arbiter_chisel.scala 109:77]
      when _T_215 : @[priority_arbiter_chisel.scala 109:95]
        node _T_217 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 110:65]
        node _T_218 = tail(_T_217, 1) @[priority_arbiter_chisel.scala 110:65]
        node _T_220 = add(_T_218, UInt<1>("h01")) @[priority_arbiter_chisel.scala 110:89]
        node _T_221 = tail(_T_220, 1) @[priority_arbiter_chisel.scala 110:89]
        node _T_223 = sub(_T_221, UInt<2>("h02")) @[priority_arbiter_chisel.scala 110:95]
        node _T_224 = asUInt(_T_223) @[priority_arbiter_chisel.scala 110:95]
        node _T_225 = tail(_T_224, 1) @[priority_arbiter_chisel.scala 110:95]
        critical_sel <= _T_225 @[priority_arbiter_chisel.scala 110:46]
        skip @[priority_arbiter_chisel.scala 109:95]
      else : @[priority_arbiter_chisel.scala 111:38]
        node _T_227 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 112:65]
        node _T_228 = tail(_T_227, 1) @[priority_arbiter_chisel.scala 112:65]
        node _T_230 = add(_T_228, UInt<1>("h01")) @[priority_arbiter_chisel.scala 112:89]
        node _T_231 = tail(_T_230, 1) @[priority_arbiter_chisel.scala 112:89]
        critical_sel <= _T_231 @[priority_arbiter_chisel.scala 112:46]
        skip @[priority_arbiter_chisel.scala 111:38]
      skip @[priority_arbiter_chisel.scala 108:138]
    wire valid_mask : UInt<1>[2] @[priority_arbiter_chisel.scala 119:30]
    wire critical_mask : UInt<1>[2] @[priority_arbiter_chisel.scala 120:33]
    node _T_247 = eq(valid_sel, UInt<1>("h00")) @[priority_arbiter_chisel.scala 122:33]
    when _T_247 : @[priority_arbiter_chisel.scala 122:54]
      valid_mask[0] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 123:51]
      skip @[priority_arbiter_chisel.scala 122:54]
    else : @[priority_arbiter_chisel.scala 124:30]
      valid_mask[0] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 125:51]
      skip @[priority_arbiter_chisel.scala 124:30]
    node _T_251 = eq(critical_sel, UInt<1>("h00")) @[priority_arbiter_chisel.scala 127:36]
    when _T_251 : @[priority_arbiter_chisel.scala 127:57]
      critical_mask[0] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 128:54]
      skip @[priority_arbiter_chisel.scala 127:57]
    else : @[priority_arbiter_chisel.scala 129:30]
      critical_mask[0] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 130:54]
      skip @[priority_arbiter_chisel.scala 129:30]
    node _T_255 = eq(valid_sel, UInt<1>("h01")) @[priority_arbiter_chisel.scala 122:33]
    when _T_255 : @[priority_arbiter_chisel.scala 122:54]
      valid_mask[1] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 123:51]
      skip @[priority_arbiter_chisel.scala 122:54]
    else : @[priority_arbiter_chisel.scala 124:30]
      valid_mask[1] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 125:51]
      skip @[priority_arbiter_chisel.scala 124:30]
    node _T_259 = eq(critical_sel, UInt<1>("h01")) @[priority_arbiter_chisel.scala 127:36]
    when _T_259 : @[priority_arbiter_chisel.scala 127:57]
      critical_mask[1] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 128:54]
      skip @[priority_arbiter_chisel.scala 127:57]
    else : @[priority_arbiter_chisel.scala 129:30]
      critical_mask[1] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 130:54]
      skip @[priority_arbiter_chisel.scala 129:30]
    node _T_263 = eq(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 136:59]
    node _T_264 = and(io.issue_ack_in, _T_263) @[priority_arbiter_chisel.scala 136:40]
    node _T_265 = bits(_T_264, 0, 0) @[priority_arbiter_chisel.scala 136:81]
    when _T_265 : @[priority_arbiter_chisel.scala 136:89]
      arbiter_ack_flatted_to_request_queue[0] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 137:77]
      skip @[priority_arbiter_chisel.scala 136:89]
    else : @[priority_arbiter_chisel.scala 138:30]
      arbiter_ack_flatted_to_request_queue[0] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 139:77]
      skip @[priority_arbiter_chisel.scala 138:30]
    node _T_269 = eq(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 136:59]
    node _T_270 = and(io.issue_ack_in, _T_269) @[priority_arbiter_chisel.scala 136:40]
    node _T_271 = bits(_T_270, 0, 0) @[priority_arbiter_chisel.scala 136:81]
    when _T_271 : @[priority_arbiter_chisel.scala 136:89]
      arbiter_ack_flatted_to_request_queue[1] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 137:77]
      skip @[priority_arbiter_chisel.scala 136:89]
    else : @[priority_arbiter_chisel.scala 138:30]
      arbiter_ack_flatted_to_request_queue[1] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 139:77]
      skip @[priority_arbiter_chisel.scala 138:30]
    node _T_274 = bits(reset, 0, 0) @[priority_arbiter_chisel.scala 145:21]
    when _T_274 : @[priority_arbiter_chisel.scala 145:29]
      request_out_reg <= UInt<80>("h00") @[priority_arbiter_chisel.scala 146:33]
      request_valid_out_reg <= UInt<1>("h00") @[priority_arbiter_chisel.scala 147:39]
      last_send_index <= UInt<1>("h00") @[priority_arbiter_chisel.scala 148:33]
      skip @[priority_arbiter_chisel.scala 145:29]
    else : @[priority_arbiter_chisel.scala 149:101]
      node _T_278 = and(io.issue_ack_in, request_valid_out_reg) @[priority_arbiter_chisel.scala 149:40]
      node _T_279 = not(request_valid_out_reg) @[priority_arbiter_chisel.scala 149:68]
      node _T_280 = or(_T_278, _T_279) @[priority_arbiter_chisel.scala 149:65]
      node _T_281 = bits(_T_280, 0, 0) @[priority_arbiter_chisel.scala 149:93]
      when _T_281 : @[priority_arbiter_chisel.scala 149:101]
        node _T_282 = dshr(request_critical_final, critical_sel) @[priority_arbiter_chisel.scala 150:46]
        node _T_283 = bits(_T_282, 0, 0) @[priority_arbiter_chisel.scala 150:46]
        node _T_285 = and(_T_283, request_valid_flatted_from_request_queue[critical_sel]) @[priority_arbiter_chisel.scala 150:61]
        node _T_286 = neq(critical_sel, last_send_index) @[priority_arbiter_chisel.scala 151:49]
        node _T_287 = and(_T_286, request_valid_out_reg) @[priority_arbiter_chisel.scala 151:69]
        node _T_288 = not(request_valid_out_reg) @[priority_arbiter_chisel.scala 151:98]
        node _T_289 = or(_T_287, _T_288) @[priority_arbiter_chisel.scala 151:95]
        node _T_290 = and(_T_285, _T_289) @[priority_arbiter_chisel.scala 150:118]
        node _T_291 = bits(_T_290, 0, 0) @[priority_arbiter_chisel.scala 151:124]
        when _T_291 : @[priority_arbiter_chisel.scala 151:132]
          request_out_reg <= request_packed_from_request_queue[critical_sel] @[priority_arbiter_chisel.scala 152:41]
          request_valid_out_reg <= UInt<1>("h01") @[priority_arbiter_chisel.scala 153:47]
          last_send_index <= critical_sel @[priority_arbiter_chisel.scala 154:41]
          skip @[priority_arbiter_chisel.scala 151:132]
        else : @[priority_arbiter_chisel.scala 156:129]
          node _T_295 = neq(valid_sel, last_send_index) @[priority_arbiter_chisel.scala 156:46]
          node _T_296 = and(_T_295, request_valid_out_reg) @[priority_arbiter_chisel.scala 156:66]
          node _T_297 = not(request_valid_out_reg) @[priority_arbiter_chisel.scala 156:95]
          node _T_298 = or(_T_296, _T_297) @[priority_arbiter_chisel.scala 156:92]
          node _T_299 = and(request_valid_flatted_from_request_queue[valid_sel], _T_298) @[priority_arbiter_chisel.scala 155:83]
          node _T_300 = bits(_T_299, 0, 0) @[priority_arbiter_chisel.scala 156:121]
          when _T_300 : @[priority_arbiter_chisel.scala 156:129]
            request_out_reg <= request_packed_from_request_queue[valid_sel] @[priority_arbiter_chisel.scala 157:41]
            request_valid_out_reg <= UInt<1>("h01") @[priority_arbiter_chisel.scala 158:47]
            last_send_index <= valid_sel @[priority_arbiter_chisel.scala 159:41]
            skip @[priority_arbiter_chisel.scala 156:129]
          else : @[priority_arbiter_chisel.scala 160:30]
            request_out_reg <= UInt<80>("h00") @[priority_arbiter_chisel.scala 161:41]
            request_valid_out_reg <= UInt<1>("h00") @[priority_arbiter_chisel.scala 162:47]
            last_send_index <= last_send_index @[priority_arbiter_chisel.scala 163:41]
            skip @[priority_arbiter_chisel.scala 160:30]
        skip @[priority_arbiter_chisel.scala 149:101]
      else : @[priority_arbiter_chisel.scala 166:22]
        request_out_reg <= request_out_reg @[priority_arbiter_chisel.scala 167:33]
        request_valid_out_reg <= request_valid_out_reg @[priority_arbiter_chisel.scala 168:39]
        last_send_index <= last_send_index @[priority_arbiter_chisel.scala 169:33]
        skip @[priority_arbiter_chisel.scala 166:22]
    io.request_out <= request_out_reg @[priority_arbiter_chisel.scala 172:24]
    io.request_valid_out <= request_valid_out_reg @[priority_arbiter_chisel.scala 173:30]
    node _T_305 = cat(issue_ack_out_vec[1], issue_ack_out_vec[0]) @[priority_arbiter_chisel.scala 174:47]
    io.issue_ack_out <= _T_305 @[priority_arbiter_chisel.scala 174:26]
    
  module unified_cache_bank : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip input_request_flatted_in : UInt<160>, flip input_request_valid_flatted_in : UInt<2>, flip input_request_critical_flatted_in : UInt<2>, input_request_ack_out : UInt<2>, flip fetched_request_in : UInt<80>, flip fetched_request_valid_in : UInt<1>, fetch_ack_out : UInt<1>, miss_request_out : UInt<80>, miss_request_valid_out : UInt<1>, miss_request_critical_out : UInt<1>, flip miss_request_ack_in : UInt<1>, writeback_request_out : UInt<80>, writeback_request_valid_out : UInt<1>, writeback_request_critical_out : UInt<1>, flip writeback_request_ack_in : UInt<1>, return_request_out : UInt<80>, return_request_valid_out : UInt<1>, return_request_critical_out : UInt<1>, flip return_request_ack_in : UInt<1>}
    
    inst priority_arbiter_chisel of priority_arbiter_chisel @[unified_cache_bank.scala 48:36]
    priority_arbiter_chisel.clock <= clock
    priority_arbiter_chisel.reset <= reset
    priority_arbiter_chisel.io.request_flatted_in <= io.input_request_flatted_in @[unified_cache_bank.scala 53:50]
    priority_arbiter_chisel.io.request_valid_flatted_in <= io.input_request_valid_flatted_in @[unified_cache_bank.scala 54:56]
    priority_arbiter_chisel.io.request_critical_flatted_in <= io.input_request_critical_flatted_in @[unified_cache_bank.scala 55:59]
    io.input_request_ack_out <= priority_arbiter_chisel.io.issue_ack_out @[unified_cache_bank.scala 56:34]
    io.miss_request_out <= priority_arbiter_chisel.io.request_out @[unified_cache_bank.scala 57:29]
    io.miss_request_valid_out <= priority_arbiter_chisel.io.request_valid_out @[unified_cache_bank.scala 58:35]
    priority_arbiter_chisel.io.issue_ack_in <= io.miss_request_ack_in @[unified_cache_bank.scala 59:44]
    io.miss_request_critical_out <= UInt<1>("h00") @[unified_cache_bank.scala 61:38]
    io.return_request_out <= io.fetched_request_in @[unified_cache_bank.scala 62:31]
    io.return_request_valid_out <= io.fetched_request_valid_in @[unified_cache_bank.scala 63:37]
    io.fetch_ack_out <= io.return_request_ack_in @[unified_cache_bank.scala 64:26]
    io.return_request_critical_out <= UInt<1>("h01") @[unified_cache_bank.scala 65:40]
    io.writeback_request_out <= UInt<1>("h00") @[unified_cache_bank.scala 67:34]
    io.writeback_request_valid_out <= UInt<1>("h00") @[unified_cache_bank.scala 68:40]
    io.writeback_request_critical_out <= UInt<1>("h00") @[unified_cache_bank.scala 69:43]
    
  module fifo_queue_chisel_4 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {is_empty_out : UInt<1>, is_full_out : UInt<1>, flip request_in : UInt<81>, flip request_valid_in : UInt<1>, issue_ack_out : UInt<1>, request_out : UInt<81>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg issue_ack_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 27:40]
    reg request_out_reg : UInt<81>, clock with : (reset => (reset, UInt<81>("h00"))) @[fifo_queue_chisel.scala 28:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 29:44]
    wire write_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 31:35]
    wire read_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 32:34]
    reg write_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 37:32]
    reg read_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 38:31]
    wire _T_50 : UInt<81>[2] @[fifo_queue_chisel.scala 40:40]
    _T_50[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    _T_50[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    reg entry_vec : UInt<81>[2], clock with : (reset => (reset, _T_50)) @[fifo_queue_chisel.scala 40:32]
    wire _T_78 : UInt<1>[2] @[fifo_queue_chisel.scala 41:46]
    _T_78[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    _T_78[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    reg entry_valid_vec : UInt<1>[2], clock with : (reset => (reset, _T_78)) @[fifo_queue_chisel.scala 41:38]
    node _T_101 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 44:43]
    node _T_102 = not(_T_101) @[fifo_queue_chisel.scala 44:50]
    node _T_104 = eq(_T_102, UInt<1>("h00")) @[fifo_queue_chisel.scala 44:50]
    io.is_full_out <= _T_104 @[fifo_queue_chisel.scala 44:24]
    node _T_105 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 45:47]
    node _T_106 = not(_T_105) @[fifo_queue_chisel.scala 45:29]
    node _T_107 = not(_T_106) @[fifo_queue_chisel.scala 45:56]
    node _T_109 = eq(_T_107, UInt<1>("h00")) @[fifo_queue_chisel.scala 45:56]
    io.is_empty_out <= _T_109 @[fifo_queue_chisel.scala 45:25]
    node _T_110 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_111 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_113 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_114 = and(_T_111, _T_113) @[fifo_queue_chisel.scala 50:94]
    node _T_115 = or(_T_110, _T_114) @[fifo_queue_chisel.scala 50:58]
    node _T_116 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_117 = and(_T_115, _T_116) @[fifo_queue_chisel.scala 50:122]
    node _T_118 = and(_T_117, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_120 = eq(UInt<1>("h00"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_121 = and(_T_118, _T_120) @[fifo_queue_chisel.scala 50:165]
    write_qualified[0] <= _T_121 @[fifo_queue_chisel.scala 50:38]
    node _T_122 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_123 = and(_T_122, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_124 = and(_T_123, entry_valid_vec[0]) @[fifo_queue_chisel.scala 51:75]
    node _T_126 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_127 = and(_T_124, _T_126) @[fifo_queue_chisel.scala 51:98]
    read_qualified[0] <= _T_127 @[fifo_queue_chisel.scala 51:37]
    node _T_128 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_128 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_131 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_132 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_133 = and(_T_131, _T_132) @[fifo_queue_chisel.scala 57:59]
      when _T_133 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_135 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_135 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_138 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_138 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[0] <= entry_vec[0] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[0] <= entry_valid_vec[0] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_140 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_141 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_143 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_144 = and(_T_141, _T_143) @[fifo_queue_chisel.scala 50:94]
    node _T_145 = or(_T_140, _T_144) @[fifo_queue_chisel.scala 50:58]
    node _T_146 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_147 = and(_T_145, _T_146) @[fifo_queue_chisel.scala 50:122]
    node _T_148 = and(_T_147, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_150 = eq(UInt<1>("h01"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_151 = and(_T_148, _T_150) @[fifo_queue_chisel.scala 50:165]
    write_qualified[1] <= _T_151 @[fifo_queue_chisel.scala 50:38]
    node _T_152 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_153 = and(_T_152, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_154 = and(_T_153, entry_valid_vec[1]) @[fifo_queue_chisel.scala 51:75]
    node _T_156 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_157 = and(_T_154, _T_156) @[fifo_queue_chisel.scala 51:98]
    read_qualified[1] <= _T_157 @[fifo_queue_chisel.scala 51:37]
    node _T_158 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_158 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_161 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_162 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_163 = and(_T_161, _T_162) @[fifo_queue_chisel.scala 57:59]
      when _T_163 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_165 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_165 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_168 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_168 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[1] <= entry_vec[1] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[1] <= entry_valid_vec[1] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_170 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 76:21]
    when _T_170 : @[fifo_queue_chisel.scala 76:29]
      write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 77:27]
      issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 78:35]
      read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 79:26]
      request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 80:33]
      request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 81:39]
      skip @[fifo_queue_chisel.scala 76:29]
    else : @[fifo_queue_chisel.scala 82:22]
      node _T_176 = cat(write_qualified[1], write_qualified[0]) @[fifo_queue_chisel.scala 83:39]
      node _T_178 = neq(_T_176, UInt<1>("h00")) @[fifo_queue_chisel.scala 83:46]
      when _T_178 : @[fifo_queue_chisel.scala 83:51]
        node _T_181 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 85:50]
        node _T_183 = sub(_T_181, UInt<1>("h01")) @[fifo_queue_chisel.scala 85:79]
        node _T_184 = asUInt(_T_183) @[fifo_queue_chisel.scala 85:79]
        node _T_185 = tail(_T_184, 1) @[fifo_queue_chisel.scala 85:79]
        node _T_186 = eq(write_ptr, _T_185) @[fifo_queue_chisel.scala 85:41]
        when _T_186 : @[fifo_queue_chisel.scala 85:87]
          write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 86:43]
          skip @[fifo_queue_chisel.scala 85:87]
        else : @[fifo_queue_chisel.scala 87:38]
          node _T_189 = add(write_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 88:56]
          node _T_190 = tail(_T_189, 1) @[fifo_queue_chisel.scala 88:56]
          write_ptr <= _T_190 @[fifo_queue_chisel.scala 88:43]
          skip @[fifo_queue_chisel.scala 87:38]
        issue_ack_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 91:43]
        skip @[fifo_queue_chisel.scala 83:51]
      else : @[fifo_queue_chisel.scala 92:30]
        write_ptr <= write_ptr @[fifo_queue_chisel.scala 93:35]
        issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 94:43]
        skip @[fifo_queue_chisel.scala 92:30]
      node _T_193 = cat(read_qualified[1], read_qualified[0]) @[fifo_queue_chisel.scala 97:38]
      node _T_195 = neq(_T_193, UInt<1>("h00")) @[fifo_queue_chisel.scala 97:45]
      when _T_195 : @[fifo_queue_chisel.scala 97:50]
        node _T_198 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 98:49]
        node _T_200 = sub(_T_198, UInt<1>("h01")) @[fifo_queue_chisel.scala 98:78]
        node _T_201 = asUInt(_T_200) @[fifo_queue_chisel.scala 98:78]
        node _T_202 = tail(_T_201, 1) @[fifo_queue_chisel.scala 98:78]
        node _T_203 = eq(read_ptr, _T_202) @[fifo_queue_chisel.scala 98:40]
        when _T_203 : @[fifo_queue_chisel.scala 98:86]
          read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 99:42]
          skip @[fifo_queue_chisel.scala 98:86]
        else : @[fifo_queue_chisel.scala 100:38]
          node _T_206 = add(read_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 101:54]
          node _T_207 = tail(_T_206, 1) @[fifo_queue_chisel.scala 101:54]
          read_ptr <= _T_207 @[fifo_queue_chisel.scala 101:42]
          skip @[fifo_queue_chisel.scala 100:38]
        request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 103:41]
        request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 104:47]
        skip @[fifo_queue_chisel.scala 97:50]
      else : @[fifo_queue_chisel.scala 105:64]
        node _T_213 = bits(entry_valid_vec[read_ptr], 0, 0) @[fifo_queue_chisel.scala 105:56]
        when _T_213 : @[fifo_queue_chisel.scala 105:64]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 106:34]
          request_out_reg <= entry_vec[read_ptr] @[fifo_queue_chisel.scala 107:41]
          request_valid_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 108:47]
          skip @[fifo_queue_chisel.scala 105:64]
        else : @[fifo_queue_chisel.scala 109:30]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 110:34]
          request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 111:41]
          request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 112:47]
          skip @[fifo_queue_chisel.scala 109:30]
      skip @[fifo_queue_chisel.scala 82:22]
    io.issue_ack_out <= issue_ack_out_reg @[fifo_queue_chisel.scala 116:26]
    io.request_out <= request_out_reg @[fifo_queue_chisel.scala 117:24]
    io.request_valid_out <= request_valid_out_reg @[fifo_queue_chisel.scala 118:30]
    
  module fifo_queue_chisel_5 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {is_empty_out : UInt<1>, is_full_out : UInt<1>, flip request_in : UInt<81>, flip request_valid_in : UInt<1>, issue_ack_out : UInt<1>, request_out : UInt<81>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg issue_ack_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 27:40]
    reg request_out_reg : UInt<81>, clock with : (reset => (reset, UInt<81>("h00"))) @[fifo_queue_chisel.scala 28:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 29:44]
    wire write_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 31:35]
    wire read_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 32:34]
    reg write_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 37:32]
    reg read_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 38:31]
    wire _T_50 : UInt<81>[2] @[fifo_queue_chisel.scala 40:40]
    _T_50[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    _T_50[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    reg entry_vec : UInt<81>[2], clock with : (reset => (reset, _T_50)) @[fifo_queue_chisel.scala 40:32]
    wire _T_78 : UInt<1>[2] @[fifo_queue_chisel.scala 41:46]
    _T_78[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    _T_78[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    reg entry_valid_vec : UInt<1>[2], clock with : (reset => (reset, _T_78)) @[fifo_queue_chisel.scala 41:38]
    node _T_101 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 44:43]
    node _T_102 = not(_T_101) @[fifo_queue_chisel.scala 44:50]
    node _T_104 = eq(_T_102, UInt<1>("h00")) @[fifo_queue_chisel.scala 44:50]
    io.is_full_out <= _T_104 @[fifo_queue_chisel.scala 44:24]
    node _T_105 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 45:47]
    node _T_106 = not(_T_105) @[fifo_queue_chisel.scala 45:29]
    node _T_107 = not(_T_106) @[fifo_queue_chisel.scala 45:56]
    node _T_109 = eq(_T_107, UInt<1>("h00")) @[fifo_queue_chisel.scala 45:56]
    io.is_empty_out <= _T_109 @[fifo_queue_chisel.scala 45:25]
    node _T_110 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_111 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_113 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_114 = and(_T_111, _T_113) @[fifo_queue_chisel.scala 50:94]
    node _T_115 = or(_T_110, _T_114) @[fifo_queue_chisel.scala 50:58]
    node _T_116 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_117 = and(_T_115, _T_116) @[fifo_queue_chisel.scala 50:122]
    node _T_118 = and(_T_117, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_120 = eq(UInt<1>("h00"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_121 = and(_T_118, _T_120) @[fifo_queue_chisel.scala 50:165]
    write_qualified[0] <= _T_121 @[fifo_queue_chisel.scala 50:38]
    node _T_122 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_123 = and(_T_122, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_124 = and(_T_123, entry_valid_vec[0]) @[fifo_queue_chisel.scala 51:75]
    node _T_126 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_127 = and(_T_124, _T_126) @[fifo_queue_chisel.scala 51:98]
    read_qualified[0] <= _T_127 @[fifo_queue_chisel.scala 51:37]
    node _T_128 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_128 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_131 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_132 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_133 = and(_T_131, _T_132) @[fifo_queue_chisel.scala 57:59]
      when _T_133 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_135 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_135 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_138 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_138 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[0] <= entry_vec[0] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[0] <= entry_valid_vec[0] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_140 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_141 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_143 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_144 = and(_T_141, _T_143) @[fifo_queue_chisel.scala 50:94]
    node _T_145 = or(_T_140, _T_144) @[fifo_queue_chisel.scala 50:58]
    node _T_146 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_147 = and(_T_145, _T_146) @[fifo_queue_chisel.scala 50:122]
    node _T_148 = and(_T_147, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_150 = eq(UInt<1>("h01"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_151 = and(_T_148, _T_150) @[fifo_queue_chisel.scala 50:165]
    write_qualified[1] <= _T_151 @[fifo_queue_chisel.scala 50:38]
    node _T_152 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_153 = and(_T_152, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_154 = and(_T_153, entry_valid_vec[1]) @[fifo_queue_chisel.scala 51:75]
    node _T_156 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_157 = and(_T_154, _T_156) @[fifo_queue_chisel.scala 51:98]
    read_qualified[1] <= _T_157 @[fifo_queue_chisel.scala 51:37]
    node _T_158 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_158 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_161 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_162 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_163 = and(_T_161, _T_162) @[fifo_queue_chisel.scala 57:59]
      when _T_163 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_165 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_165 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_168 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_168 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[1] <= entry_vec[1] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[1] <= entry_valid_vec[1] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_170 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 76:21]
    when _T_170 : @[fifo_queue_chisel.scala 76:29]
      write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 77:27]
      issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 78:35]
      read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 79:26]
      request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 80:33]
      request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 81:39]
      skip @[fifo_queue_chisel.scala 76:29]
    else : @[fifo_queue_chisel.scala 82:22]
      node _T_176 = cat(write_qualified[1], write_qualified[0]) @[fifo_queue_chisel.scala 83:39]
      node _T_178 = neq(_T_176, UInt<1>("h00")) @[fifo_queue_chisel.scala 83:46]
      when _T_178 : @[fifo_queue_chisel.scala 83:51]
        node _T_181 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 85:50]
        node _T_183 = sub(_T_181, UInt<1>("h01")) @[fifo_queue_chisel.scala 85:79]
        node _T_184 = asUInt(_T_183) @[fifo_queue_chisel.scala 85:79]
        node _T_185 = tail(_T_184, 1) @[fifo_queue_chisel.scala 85:79]
        node _T_186 = eq(write_ptr, _T_185) @[fifo_queue_chisel.scala 85:41]
        when _T_186 : @[fifo_queue_chisel.scala 85:87]
          write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 86:43]
          skip @[fifo_queue_chisel.scala 85:87]
        else : @[fifo_queue_chisel.scala 87:38]
          node _T_189 = add(write_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 88:56]
          node _T_190 = tail(_T_189, 1) @[fifo_queue_chisel.scala 88:56]
          write_ptr <= _T_190 @[fifo_queue_chisel.scala 88:43]
          skip @[fifo_queue_chisel.scala 87:38]
        issue_ack_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 91:43]
        skip @[fifo_queue_chisel.scala 83:51]
      else : @[fifo_queue_chisel.scala 92:30]
        write_ptr <= write_ptr @[fifo_queue_chisel.scala 93:35]
        issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 94:43]
        skip @[fifo_queue_chisel.scala 92:30]
      node _T_193 = cat(read_qualified[1], read_qualified[0]) @[fifo_queue_chisel.scala 97:38]
      node _T_195 = neq(_T_193, UInt<1>("h00")) @[fifo_queue_chisel.scala 97:45]
      when _T_195 : @[fifo_queue_chisel.scala 97:50]
        node _T_198 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 98:49]
        node _T_200 = sub(_T_198, UInt<1>("h01")) @[fifo_queue_chisel.scala 98:78]
        node _T_201 = asUInt(_T_200) @[fifo_queue_chisel.scala 98:78]
        node _T_202 = tail(_T_201, 1) @[fifo_queue_chisel.scala 98:78]
        node _T_203 = eq(read_ptr, _T_202) @[fifo_queue_chisel.scala 98:40]
        when _T_203 : @[fifo_queue_chisel.scala 98:86]
          read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 99:42]
          skip @[fifo_queue_chisel.scala 98:86]
        else : @[fifo_queue_chisel.scala 100:38]
          node _T_206 = add(read_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 101:54]
          node _T_207 = tail(_T_206, 1) @[fifo_queue_chisel.scala 101:54]
          read_ptr <= _T_207 @[fifo_queue_chisel.scala 101:42]
          skip @[fifo_queue_chisel.scala 100:38]
        request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 103:41]
        request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 104:47]
        skip @[fifo_queue_chisel.scala 97:50]
      else : @[fifo_queue_chisel.scala 105:64]
        node _T_213 = bits(entry_valid_vec[read_ptr], 0, 0) @[fifo_queue_chisel.scala 105:56]
        when _T_213 : @[fifo_queue_chisel.scala 105:64]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 106:34]
          request_out_reg <= entry_vec[read_ptr] @[fifo_queue_chisel.scala 107:41]
          request_valid_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 108:47]
          skip @[fifo_queue_chisel.scala 105:64]
        else : @[fifo_queue_chisel.scala 109:30]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 110:34]
          request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 111:41]
          request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 112:47]
          skip @[fifo_queue_chisel.scala 109:30]
      skip @[fifo_queue_chisel.scala 82:22]
    io.issue_ack_out <= issue_ack_out_reg @[fifo_queue_chisel.scala 116:26]
    io.request_out <= request_out_reg @[fifo_queue_chisel.scala 117:24]
    io.request_valid_out <= request_valid_out_reg @[fifo_queue_chisel.scala 118:30]
    
  module priority_arbiter_chisel_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip request_flatted_in : UInt<160>, flip request_valid_flatted_in : UInt<2>, flip request_critical_flatted_in : UInt<2>, issue_ack_out : UInt<2>, request_out : UInt<80>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg request_out_reg : UInt<80>, clock with : (reset => (reset, UInt<80>("h00"))) @[priority_arbiter_chisel.scala 45:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[priority_arbiter_chisel.scala 46:44]
    wire issue_ack_out_vec : UInt<1>[2] @[priority_arbiter_chisel.scala 47:37]
    wire request_packed_in : UInt<80>[2] @[priority_arbiter_chisel.scala 51:37]
    wire arbiter_ack_flatted_to_request_queue : UInt<1>[2] @[priority_arbiter_chisel.scala 52:56]
    wire request_packed_from_request_queue : UInt<80>[2] @[priority_arbiter_chisel.scala 53:53]
    wire request_valid_flatted_from_request_queue : UInt<1>[2] @[priority_arbiter_chisel.scala 54:60]
    wire request_queue_full : UInt<1>[2] @[priority_arbiter_chisel.scala 55:38]
    wire request_critical_flatted_from_request_queue : UInt<1>[2] @[priority_arbiter_chisel.scala 56:63]
    node _T_72 = bits(io.request_flatted_in, 79, 0) @[priority_arbiter_chisel.scala 59:74]
    request_packed_in[0] <= _T_72 @[priority_arbiter_chisel.scala 59:50]
    inst fifo_queue_chisel of fifo_queue_chisel_4 @[priority_arbiter_chisel.scala 61:43]
    fifo_queue_chisel.clock <= clock
    fifo_queue_chisel.reset <= reset
    request_queue_full[0] <= fifo_queue_chisel.io.is_full_out @[priority_arbiter_chisel.scala 65:51]
    node _T_73 = bits(io.request_critical_flatted_in, 0, 0) @[priority_arbiter_chisel.scala 66:82]
    node _T_74 = cat(_T_73, request_packed_in[0]) @[Cat.scala 30:58]
    fifo_queue_chisel.io.request_in <= _T_74 @[priority_arbiter_chisel.scala 66:45]
    node _T_75 = bits(io.request_valid_flatted_in, 0, 0) @[priority_arbiter_chisel.scala 67:81]
    fifo_queue_chisel.io.request_valid_in <= _T_75 @[priority_arbiter_chisel.scala 67:51]
    issue_ack_out_vec[0] <= fifo_queue_chisel.io.issue_ack_out @[priority_arbiter_chisel.scala 68:50]
    node _T_76 = bits(fifo_queue_chisel.io.request_out, 80, 80) @[priority_arbiter_chisel.scala 70:107]
    request_critical_flatted_from_request_queue[0] <= _T_76 @[priority_arbiter_chisel.scala 70:76]
    node _T_77 = bits(fifo_queue_chisel.io.request_out, 79, 0) @[priority_arbiter_chisel.scala 71:97]
    request_packed_from_request_queue[0] <= _T_77 @[priority_arbiter_chisel.scala 71:66]
    request_valid_flatted_from_request_queue[0] <= fifo_queue_chisel.io.request_valid_out @[priority_arbiter_chisel.scala 73:73]
    fifo_queue_chisel.io.issue_ack_in <= arbiter_ack_flatted_to_request_queue[0] @[priority_arbiter_chisel.scala 74:47]
    node _T_78 = bits(io.request_flatted_in, 159, 80) @[priority_arbiter_chisel.scala 59:74]
    request_packed_in[1] <= _T_78 @[priority_arbiter_chisel.scala 59:50]
    inst fifo_queue_chisel_1 of fifo_queue_chisel_5 @[priority_arbiter_chisel.scala 61:43]
    fifo_queue_chisel_1.clock <= clock
    fifo_queue_chisel_1.reset <= reset
    request_queue_full[1] <= fifo_queue_chisel_1.io.is_full_out @[priority_arbiter_chisel.scala 65:51]
    node _T_79 = bits(io.request_critical_flatted_in, 1, 1) @[priority_arbiter_chisel.scala 66:82]
    node _T_80 = cat(_T_79, request_packed_in[1]) @[Cat.scala 30:58]
    fifo_queue_chisel_1.io.request_in <= _T_80 @[priority_arbiter_chisel.scala 66:45]
    node _T_81 = bits(io.request_valid_flatted_in, 1, 1) @[priority_arbiter_chisel.scala 67:81]
    fifo_queue_chisel_1.io.request_valid_in <= _T_81 @[priority_arbiter_chisel.scala 67:51]
    issue_ack_out_vec[1] <= fifo_queue_chisel_1.io.issue_ack_out @[priority_arbiter_chisel.scala 68:50]
    node _T_82 = bits(fifo_queue_chisel_1.io.request_out, 80, 80) @[priority_arbiter_chisel.scala 70:107]
    request_critical_flatted_from_request_queue[1] <= _T_82 @[priority_arbiter_chisel.scala 70:76]
    node _T_83 = bits(fifo_queue_chisel_1.io.request_out, 79, 0) @[priority_arbiter_chisel.scala 71:97]
    request_packed_from_request_queue[1] <= _T_83 @[priority_arbiter_chisel.scala 71:66]
    request_valid_flatted_from_request_queue[1] <= fifo_queue_chisel_1.io.request_valid_out @[priority_arbiter_chisel.scala 73:73]
    fifo_queue_chisel_1.io.issue_ack_in <= arbiter_ack_flatted_to_request_queue[1] @[priority_arbiter_chisel.scala 74:47]
    wire request_critical_final : UInt<2> @[priority_arbiter_chisel.scala 77:42]
    node _T_85 = cat(request_critical_flatted_from_request_queue[1], request_critical_flatted_from_request_queue[0]) @[priority_arbiter_chisel.scala 78:79]
    node _T_86 = cat(request_queue_full[1], request_queue_full[0]) @[priority_arbiter_chisel.scala 78:107]
    node _T_87 = or(_T_85, _T_86) @[priority_arbiter_chisel.scala 78:86]
    request_critical_final <= _T_87 @[priority_arbiter_chisel.scala 78:32]
    reg last_send_index : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[priority_arbiter_chisel.scala 79:38]
    wire request_valid_flatted_shift_left : UInt<2> @[priority_arbiter_chisel.scala 82:52]
    wire request_critical_flatted_shift_left : UInt<2> @[priority_arbiter_chisel.scala 83:55]
    node _T_92 = cat(request_valid_flatted_from_request_queue[1], request_valid_flatted_from_request_queue[0]) @[priority_arbiter_chisel.scala 84:87]
    node _T_94 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 84:114]
    node _T_95 = tail(_T_94, 1) @[priority_arbiter_chisel.scala 84:114]
    node _T_96 = dshr(_T_92, _T_95) @[priority_arbiter_chisel.scala 84:94]
    node _T_97 = cat(request_valid_flatted_from_request_queue[1], request_valid_flatted_from_request_queue[0]) @[priority_arbiter_chisel.scala 85:123]
    node _T_99 = sub(UInt<2>("h02"), last_send_index) @[priority_arbiter_chisel.scala 85:148]
    node _T_100 = asUInt(_T_99) @[priority_arbiter_chisel.scala 85:148]
    node _T_101 = tail(_T_100, 1) @[priority_arbiter_chisel.scala 85:148]
    node _T_103 = sub(_T_101, UInt<1>("h01")) @[priority_arbiter_chisel.scala 85:166]
    node _T_104 = asUInt(_T_103) @[priority_arbiter_chisel.scala 85:166]
    node _T_105 = tail(_T_104, 1) @[priority_arbiter_chisel.scala 85:166]
    node _T_106 = dshl(_T_97, _T_105) @[priority_arbiter_chisel.scala 85:130]
    node _T_107 = or(_T_96, _T_106) @[priority_arbiter_chisel.scala 84:122]
    request_valid_flatted_shift_left <= _T_107 @[priority_arbiter_chisel.scala 84:42]
    node _T_109 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 86:92]
    node _T_110 = tail(_T_109, 1) @[priority_arbiter_chisel.scala 86:92]
    node _T_111 = dshr(request_critical_final, _T_110) @[priority_arbiter_chisel.scala 86:72]
    node _T_113 = sub(UInt<2>("h02"), last_send_index) @[priority_arbiter_chisel.scala 87:126]
    node _T_114 = asUInt(_T_113) @[priority_arbiter_chisel.scala 87:126]
    node _T_115 = tail(_T_114, 1) @[priority_arbiter_chisel.scala 87:126]
    node _T_117 = sub(_T_115, UInt<1>("h01")) @[priority_arbiter_chisel.scala 87:144]
    node _T_118 = asUInt(_T_117) @[priority_arbiter_chisel.scala 87:144]
    node _T_119 = tail(_T_118, 1) @[priority_arbiter_chisel.scala 87:144]
    node _T_120 = dshl(request_critical_final, _T_119) @[priority_arbiter_chisel.scala 87:108]
    node _T_121 = or(_T_111, _T_120) @[priority_arbiter_chisel.scala 86:100]
    request_critical_flatted_shift_left <= _T_121 @[priority_arbiter_chisel.scala 86:45]
    wire valid_sel : UInt<1>
    valid_sel <= UInt<1>("h00")
    valid_sel <= UInt<1>("h00") @[priority_arbiter_chisel.scala 91:19]
    node _T_125 = bits(request_valid_flatted_shift_left, 1, 1) @[priority_arbiter_chisel.scala 94:55]
    when _T_125 : @[priority_arbiter_chisel.scala 94:75]
      node _T_127 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 95:47]
      node _T_128 = tail(_T_127, 1) @[priority_arbiter_chisel.scala 95:47]
      node _T_130 = add(_T_128, UInt<1>("h01")) @[priority_arbiter_chisel.scala 95:68]
      node _T_131 = tail(_T_130, 1) @[priority_arbiter_chisel.scala 95:68]
      node _T_133 = geq(_T_131, UInt<2>("h02")) @[priority_arbiter_chisel.scala 95:74]
      when _T_133 : @[priority_arbiter_chisel.scala 95:92]
        node _T_135 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 96:62]
        node _T_136 = tail(_T_135, 1) @[priority_arbiter_chisel.scala 96:62]
        node _T_138 = add(_T_136, UInt<1>("h01")) @[priority_arbiter_chisel.scala 96:83]
        node _T_139 = tail(_T_138, 1) @[priority_arbiter_chisel.scala 96:83]
        node _T_141 = sub(_T_139, UInt<2>("h02")) @[priority_arbiter_chisel.scala 96:89]
        node _T_142 = asUInt(_T_141) @[priority_arbiter_chisel.scala 96:89]
        node _T_143 = tail(_T_142, 1) @[priority_arbiter_chisel.scala 96:89]
        valid_sel <= _T_143 @[priority_arbiter_chisel.scala 96:43]
        skip @[priority_arbiter_chisel.scala 95:92]
      else : @[priority_arbiter_chisel.scala 97:38]
        node _T_145 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 98:62]
        node _T_146 = tail(_T_145, 1) @[priority_arbiter_chisel.scala 98:62]
        node _T_148 = add(_T_146, UInt<1>("h01")) @[priority_arbiter_chisel.scala 98:83]
        node _T_149 = tail(_T_148, 1) @[priority_arbiter_chisel.scala 98:83]
        valid_sel <= _T_149 @[priority_arbiter_chisel.scala 98:43]
        skip @[priority_arbiter_chisel.scala 97:38]
      skip @[priority_arbiter_chisel.scala 94:75]
    node _T_150 = bits(request_valid_flatted_shift_left, 0, 0) @[priority_arbiter_chisel.scala 94:55]
    when _T_150 : @[priority_arbiter_chisel.scala 94:75]
      node _T_152 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 95:47]
      node _T_153 = tail(_T_152, 1) @[priority_arbiter_chisel.scala 95:47]
      node _T_155 = add(_T_153, UInt<1>("h01")) @[priority_arbiter_chisel.scala 95:68]
      node _T_156 = tail(_T_155, 1) @[priority_arbiter_chisel.scala 95:68]
      node _T_158 = geq(_T_156, UInt<2>("h02")) @[priority_arbiter_chisel.scala 95:74]
      when _T_158 : @[priority_arbiter_chisel.scala 95:92]
        node _T_160 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 96:62]
        node _T_161 = tail(_T_160, 1) @[priority_arbiter_chisel.scala 96:62]
        node _T_163 = add(_T_161, UInt<1>("h01")) @[priority_arbiter_chisel.scala 96:83]
        node _T_164 = tail(_T_163, 1) @[priority_arbiter_chisel.scala 96:83]
        node _T_166 = sub(_T_164, UInt<2>("h02")) @[priority_arbiter_chisel.scala 96:89]
        node _T_167 = asUInt(_T_166) @[priority_arbiter_chisel.scala 96:89]
        node _T_168 = tail(_T_167, 1) @[priority_arbiter_chisel.scala 96:89]
        valid_sel <= _T_168 @[priority_arbiter_chisel.scala 96:43]
        skip @[priority_arbiter_chisel.scala 95:92]
      else : @[priority_arbiter_chisel.scala 97:38]
        node _T_170 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 98:62]
        node _T_171 = tail(_T_170, 1) @[priority_arbiter_chisel.scala 98:62]
        node _T_173 = add(_T_171, UInt<1>("h01")) @[priority_arbiter_chisel.scala 98:83]
        node _T_174 = tail(_T_173, 1) @[priority_arbiter_chisel.scala 98:83]
        valid_sel <= _T_174 @[priority_arbiter_chisel.scala 98:43]
        skip @[priority_arbiter_chisel.scala 97:38]
      skip @[priority_arbiter_chisel.scala 94:75]
    wire critical_sel : UInt<1>
    critical_sel <= UInt<1>("h00")
    critical_sel <= UInt<1>("h00") @[priority_arbiter_chisel.scala 105:22]
    node _T_178 = bits(request_critical_flatted_shift_left, 1, 1) @[priority_arbiter_chisel.scala 108:58]
    node _T_179 = bits(request_valid_flatted_shift_left, 1, 1) @[priority_arbiter_chisel.scala 108:115]
    node _T_180 = and(_T_178, _T_179) @[priority_arbiter_chisel.scala 108:80]
    when _T_180 : @[priority_arbiter_chisel.scala 108:138]
      node _T_182 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 109:47]
      node _T_183 = tail(_T_182, 1) @[priority_arbiter_chisel.scala 109:47]
      node _T_185 = add(_T_183, UInt<1>("h01")) @[priority_arbiter_chisel.scala 109:71]
      node _T_186 = tail(_T_185, 1) @[priority_arbiter_chisel.scala 109:71]
      node _T_188 = geq(_T_186, UInt<2>("h02")) @[priority_arbiter_chisel.scala 109:77]
      when _T_188 : @[priority_arbiter_chisel.scala 109:95]
        node _T_190 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 110:65]
        node _T_191 = tail(_T_190, 1) @[priority_arbiter_chisel.scala 110:65]
        node _T_193 = add(_T_191, UInt<1>("h01")) @[priority_arbiter_chisel.scala 110:89]
        node _T_194 = tail(_T_193, 1) @[priority_arbiter_chisel.scala 110:89]
        node _T_196 = sub(_T_194, UInt<2>("h02")) @[priority_arbiter_chisel.scala 110:95]
        node _T_197 = asUInt(_T_196) @[priority_arbiter_chisel.scala 110:95]
        node _T_198 = tail(_T_197, 1) @[priority_arbiter_chisel.scala 110:95]
        critical_sel <= _T_198 @[priority_arbiter_chisel.scala 110:46]
        skip @[priority_arbiter_chisel.scala 109:95]
      else : @[priority_arbiter_chisel.scala 111:38]
        node _T_200 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 112:65]
        node _T_201 = tail(_T_200, 1) @[priority_arbiter_chisel.scala 112:65]
        node _T_203 = add(_T_201, UInt<1>("h01")) @[priority_arbiter_chisel.scala 112:89]
        node _T_204 = tail(_T_203, 1) @[priority_arbiter_chisel.scala 112:89]
        critical_sel <= _T_204 @[priority_arbiter_chisel.scala 112:46]
        skip @[priority_arbiter_chisel.scala 111:38]
      skip @[priority_arbiter_chisel.scala 108:138]
    node _T_205 = bits(request_critical_flatted_shift_left, 0, 0) @[priority_arbiter_chisel.scala 108:58]
    node _T_206 = bits(request_valid_flatted_shift_left, 0, 0) @[priority_arbiter_chisel.scala 108:115]
    node _T_207 = and(_T_205, _T_206) @[priority_arbiter_chisel.scala 108:80]
    when _T_207 : @[priority_arbiter_chisel.scala 108:138]
      node _T_209 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 109:47]
      node _T_210 = tail(_T_209, 1) @[priority_arbiter_chisel.scala 109:47]
      node _T_212 = add(_T_210, UInt<1>("h01")) @[priority_arbiter_chisel.scala 109:71]
      node _T_213 = tail(_T_212, 1) @[priority_arbiter_chisel.scala 109:71]
      node _T_215 = geq(_T_213, UInt<2>("h02")) @[priority_arbiter_chisel.scala 109:77]
      when _T_215 : @[priority_arbiter_chisel.scala 109:95]
        node _T_217 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 110:65]
        node _T_218 = tail(_T_217, 1) @[priority_arbiter_chisel.scala 110:65]
        node _T_220 = add(_T_218, UInt<1>("h01")) @[priority_arbiter_chisel.scala 110:89]
        node _T_221 = tail(_T_220, 1) @[priority_arbiter_chisel.scala 110:89]
        node _T_223 = sub(_T_221, UInt<2>("h02")) @[priority_arbiter_chisel.scala 110:95]
        node _T_224 = asUInt(_T_223) @[priority_arbiter_chisel.scala 110:95]
        node _T_225 = tail(_T_224, 1) @[priority_arbiter_chisel.scala 110:95]
        critical_sel <= _T_225 @[priority_arbiter_chisel.scala 110:46]
        skip @[priority_arbiter_chisel.scala 109:95]
      else : @[priority_arbiter_chisel.scala 111:38]
        node _T_227 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 112:65]
        node _T_228 = tail(_T_227, 1) @[priority_arbiter_chisel.scala 112:65]
        node _T_230 = add(_T_228, UInt<1>("h01")) @[priority_arbiter_chisel.scala 112:89]
        node _T_231 = tail(_T_230, 1) @[priority_arbiter_chisel.scala 112:89]
        critical_sel <= _T_231 @[priority_arbiter_chisel.scala 112:46]
        skip @[priority_arbiter_chisel.scala 111:38]
      skip @[priority_arbiter_chisel.scala 108:138]
    wire valid_mask : UInt<1>[2] @[priority_arbiter_chisel.scala 119:30]
    wire critical_mask : UInt<1>[2] @[priority_arbiter_chisel.scala 120:33]
    node _T_247 = eq(valid_sel, UInt<1>("h00")) @[priority_arbiter_chisel.scala 122:33]
    when _T_247 : @[priority_arbiter_chisel.scala 122:54]
      valid_mask[0] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 123:51]
      skip @[priority_arbiter_chisel.scala 122:54]
    else : @[priority_arbiter_chisel.scala 124:30]
      valid_mask[0] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 125:51]
      skip @[priority_arbiter_chisel.scala 124:30]
    node _T_251 = eq(critical_sel, UInt<1>("h00")) @[priority_arbiter_chisel.scala 127:36]
    when _T_251 : @[priority_arbiter_chisel.scala 127:57]
      critical_mask[0] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 128:54]
      skip @[priority_arbiter_chisel.scala 127:57]
    else : @[priority_arbiter_chisel.scala 129:30]
      critical_mask[0] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 130:54]
      skip @[priority_arbiter_chisel.scala 129:30]
    node _T_255 = eq(valid_sel, UInt<1>("h01")) @[priority_arbiter_chisel.scala 122:33]
    when _T_255 : @[priority_arbiter_chisel.scala 122:54]
      valid_mask[1] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 123:51]
      skip @[priority_arbiter_chisel.scala 122:54]
    else : @[priority_arbiter_chisel.scala 124:30]
      valid_mask[1] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 125:51]
      skip @[priority_arbiter_chisel.scala 124:30]
    node _T_259 = eq(critical_sel, UInt<1>("h01")) @[priority_arbiter_chisel.scala 127:36]
    when _T_259 : @[priority_arbiter_chisel.scala 127:57]
      critical_mask[1] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 128:54]
      skip @[priority_arbiter_chisel.scala 127:57]
    else : @[priority_arbiter_chisel.scala 129:30]
      critical_mask[1] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 130:54]
      skip @[priority_arbiter_chisel.scala 129:30]
    node _T_263 = eq(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 136:59]
    node _T_264 = and(io.issue_ack_in, _T_263) @[priority_arbiter_chisel.scala 136:40]
    node _T_265 = bits(_T_264, 0, 0) @[priority_arbiter_chisel.scala 136:81]
    when _T_265 : @[priority_arbiter_chisel.scala 136:89]
      arbiter_ack_flatted_to_request_queue[0] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 137:77]
      skip @[priority_arbiter_chisel.scala 136:89]
    else : @[priority_arbiter_chisel.scala 138:30]
      arbiter_ack_flatted_to_request_queue[0] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 139:77]
      skip @[priority_arbiter_chisel.scala 138:30]
    node _T_269 = eq(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 136:59]
    node _T_270 = and(io.issue_ack_in, _T_269) @[priority_arbiter_chisel.scala 136:40]
    node _T_271 = bits(_T_270, 0, 0) @[priority_arbiter_chisel.scala 136:81]
    when _T_271 : @[priority_arbiter_chisel.scala 136:89]
      arbiter_ack_flatted_to_request_queue[1] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 137:77]
      skip @[priority_arbiter_chisel.scala 136:89]
    else : @[priority_arbiter_chisel.scala 138:30]
      arbiter_ack_flatted_to_request_queue[1] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 139:77]
      skip @[priority_arbiter_chisel.scala 138:30]
    node _T_274 = bits(reset, 0, 0) @[priority_arbiter_chisel.scala 145:21]
    when _T_274 : @[priority_arbiter_chisel.scala 145:29]
      request_out_reg <= UInt<80>("h00") @[priority_arbiter_chisel.scala 146:33]
      request_valid_out_reg <= UInt<1>("h00") @[priority_arbiter_chisel.scala 147:39]
      last_send_index <= UInt<1>("h00") @[priority_arbiter_chisel.scala 148:33]
      skip @[priority_arbiter_chisel.scala 145:29]
    else : @[priority_arbiter_chisel.scala 149:101]
      node _T_278 = and(io.issue_ack_in, request_valid_out_reg) @[priority_arbiter_chisel.scala 149:40]
      node _T_279 = not(request_valid_out_reg) @[priority_arbiter_chisel.scala 149:68]
      node _T_280 = or(_T_278, _T_279) @[priority_arbiter_chisel.scala 149:65]
      node _T_281 = bits(_T_280, 0, 0) @[priority_arbiter_chisel.scala 149:93]
      when _T_281 : @[priority_arbiter_chisel.scala 149:101]
        node _T_282 = dshr(request_critical_final, critical_sel) @[priority_arbiter_chisel.scala 150:46]
        node _T_283 = bits(_T_282, 0, 0) @[priority_arbiter_chisel.scala 150:46]
        node _T_285 = and(_T_283, request_valid_flatted_from_request_queue[critical_sel]) @[priority_arbiter_chisel.scala 150:61]
        node _T_286 = neq(critical_sel, last_send_index) @[priority_arbiter_chisel.scala 151:49]
        node _T_287 = and(_T_286, request_valid_out_reg) @[priority_arbiter_chisel.scala 151:69]
        node _T_288 = not(request_valid_out_reg) @[priority_arbiter_chisel.scala 151:98]
        node _T_289 = or(_T_287, _T_288) @[priority_arbiter_chisel.scala 151:95]
        node _T_290 = and(_T_285, _T_289) @[priority_arbiter_chisel.scala 150:118]
        node _T_291 = bits(_T_290, 0, 0) @[priority_arbiter_chisel.scala 151:124]
        when _T_291 : @[priority_arbiter_chisel.scala 151:132]
          request_out_reg <= request_packed_from_request_queue[critical_sel] @[priority_arbiter_chisel.scala 152:41]
          request_valid_out_reg <= UInt<1>("h01") @[priority_arbiter_chisel.scala 153:47]
          last_send_index <= critical_sel @[priority_arbiter_chisel.scala 154:41]
          skip @[priority_arbiter_chisel.scala 151:132]
        else : @[priority_arbiter_chisel.scala 156:129]
          node _T_295 = neq(valid_sel, last_send_index) @[priority_arbiter_chisel.scala 156:46]
          node _T_296 = and(_T_295, request_valid_out_reg) @[priority_arbiter_chisel.scala 156:66]
          node _T_297 = not(request_valid_out_reg) @[priority_arbiter_chisel.scala 156:95]
          node _T_298 = or(_T_296, _T_297) @[priority_arbiter_chisel.scala 156:92]
          node _T_299 = and(request_valid_flatted_from_request_queue[valid_sel], _T_298) @[priority_arbiter_chisel.scala 155:83]
          node _T_300 = bits(_T_299, 0, 0) @[priority_arbiter_chisel.scala 156:121]
          when _T_300 : @[priority_arbiter_chisel.scala 156:129]
            request_out_reg <= request_packed_from_request_queue[valid_sel] @[priority_arbiter_chisel.scala 157:41]
            request_valid_out_reg <= UInt<1>("h01") @[priority_arbiter_chisel.scala 158:47]
            last_send_index <= valid_sel @[priority_arbiter_chisel.scala 159:41]
            skip @[priority_arbiter_chisel.scala 156:129]
          else : @[priority_arbiter_chisel.scala 160:30]
            request_out_reg <= UInt<80>("h00") @[priority_arbiter_chisel.scala 161:41]
            request_valid_out_reg <= UInt<1>("h00") @[priority_arbiter_chisel.scala 162:47]
            last_send_index <= last_send_index @[priority_arbiter_chisel.scala 163:41]
            skip @[priority_arbiter_chisel.scala 160:30]
        skip @[priority_arbiter_chisel.scala 149:101]
      else : @[priority_arbiter_chisel.scala 166:22]
        request_out_reg <= request_out_reg @[priority_arbiter_chisel.scala 167:33]
        request_valid_out_reg <= request_valid_out_reg @[priority_arbiter_chisel.scala 168:39]
        last_send_index <= last_send_index @[priority_arbiter_chisel.scala 169:33]
        skip @[priority_arbiter_chisel.scala 166:22]
    io.request_out <= request_out_reg @[priority_arbiter_chisel.scala 172:24]
    io.request_valid_out <= request_valid_out_reg @[priority_arbiter_chisel.scala 173:30]
    node _T_305 = cat(issue_ack_out_vec[1], issue_ack_out_vec[0]) @[priority_arbiter_chisel.scala 174:47]
    io.issue_ack_out <= _T_305 @[priority_arbiter_chisel.scala 174:26]
    
  module unified_cache_bank_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip input_request_flatted_in : UInt<160>, flip input_request_valid_flatted_in : UInt<2>, flip input_request_critical_flatted_in : UInt<2>, input_request_ack_out : UInt<2>, flip fetched_request_in : UInt<80>, flip fetched_request_valid_in : UInt<1>, fetch_ack_out : UInt<1>, miss_request_out : UInt<80>, miss_request_valid_out : UInt<1>, miss_request_critical_out : UInt<1>, flip miss_request_ack_in : UInt<1>, writeback_request_out : UInt<80>, writeback_request_valid_out : UInt<1>, writeback_request_critical_out : UInt<1>, flip writeback_request_ack_in : UInt<1>, return_request_out : UInt<80>, return_request_valid_out : UInt<1>, return_request_critical_out : UInt<1>, flip return_request_ack_in : UInt<1>}
    
    inst priority_arbiter_chisel of priority_arbiter_chisel_1 @[unified_cache_bank.scala 48:36]
    priority_arbiter_chisel.clock <= clock
    priority_arbiter_chisel.reset <= reset
    priority_arbiter_chisel.io.request_flatted_in <= io.input_request_flatted_in @[unified_cache_bank.scala 53:50]
    priority_arbiter_chisel.io.request_valid_flatted_in <= io.input_request_valid_flatted_in @[unified_cache_bank.scala 54:56]
    priority_arbiter_chisel.io.request_critical_flatted_in <= io.input_request_critical_flatted_in @[unified_cache_bank.scala 55:59]
    io.input_request_ack_out <= priority_arbiter_chisel.io.issue_ack_out @[unified_cache_bank.scala 56:34]
    io.miss_request_out <= priority_arbiter_chisel.io.request_out @[unified_cache_bank.scala 57:29]
    io.miss_request_valid_out <= priority_arbiter_chisel.io.request_valid_out @[unified_cache_bank.scala 58:35]
    priority_arbiter_chisel.io.issue_ack_in <= io.miss_request_ack_in @[unified_cache_bank.scala 59:44]
    io.miss_request_critical_out <= UInt<1>("h00") @[unified_cache_bank.scala 61:38]
    io.return_request_out <= io.fetched_request_in @[unified_cache_bank.scala 62:31]
    io.return_request_valid_out <= io.fetched_request_valid_in @[unified_cache_bank.scala 63:37]
    io.fetch_ack_out <= io.return_request_ack_in @[unified_cache_bank.scala 64:26]
    io.return_request_critical_out <= UInt<1>("h01") @[unified_cache_bank.scala 65:40]
    io.writeback_request_out <= UInt<1>("h00") @[unified_cache_bank.scala 67:34]
    io.writeback_request_valid_out <= UInt<1>("h00") @[unified_cache_bank.scala 68:40]
    io.writeback_request_critical_out <= UInt<1>("h00") @[unified_cache_bank.scala 69:43]
    
  module fifo_queue_chisel_6 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {is_empty_out : UInt<1>, is_full_out : UInt<1>, flip request_in : UInt<81>, flip request_valid_in : UInt<1>, issue_ack_out : UInt<1>, request_out : UInt<81>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg issue_ack_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 27:40]
    reg request_out_reg : UInt<81>, clock with : (reset => (reset, UInt<81>("h00"))) @[fifo_queue_chisel.scala 28:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 29:44]
    wire write_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 31:35]
    wire read_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 32:34]
    reg write_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 37:32]
    reg read_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 38:31]
    wire _T_50 : UInt<81>[2] @[fifo_queue_chisel.scala 40:40]
    _T_50[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    _T_50[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    reg entry_vec : UInt<81>[2], clock with : (reset => (reset, _T_50)) @[fifo_queue_chisel.scala 40:32]
    wire _T_78 : UInt<1>[2] @[fifo_queue_chisel.scala 41:46]
    _T_78[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    _T_78[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    reg entry_valid_vec : UInt<1>[2], clock with : (reset => (reset, _T_78)) @[fifo_queue_chisel.scala 41:38]
    node _T_101 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 44:43]
    node _T_102 = not(_T_101) @[fifo_queue_chisel.scala 44:50]
    node _T_104 = eq(_T_102, UInt<1>("h00")) @[fifo_queue_chisel.scala 44:50]
    io.is_full_out <= _T_104 @[fifo_queue_chisel.scala 44:24]
    node _T_105 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 45:47]
    node _T_106 = not(_T_105) @[fifo_queue_chisel.scala 45:29]
    node _T_107 = not(_T_106) @[fifo_queue_chisel.scala 45:56]
    node _T_109 = eq(_T_107, UInt<1>("h00")) @[fifo_queue_chisel.scala 45:56]
    io.is_empty_out <= _T_109 @[fifo_queue_chisel.scala 45:25]
    node _T_110 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_111 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_113 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_114 = and(_T_111, _T_113) @[fifo_queue_chisel.scala 50:94]
    node _T_115 = or(_T_110, _T_114) @[fifo_queue_chisel.scala 50:58]
    node _T_116 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_117 = and(_T_115, _T_116) @[fifo_queue_chisel.scala 50:122]
    node _T_118 = and(_T_117, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_120 = eq(UInt<1>("h00"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_121 = and(_T_118, _T_120) @[fifo_queue_chisel.scala 50:165]
    write_qualified[0] <= _T_121 @[fifo_queue_chisel.scala 50:38]
    node _T_122 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_123 = and(_T_122, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_124 = and(_T_123, entry_valid_vec[0]) @[fifo_queue_chisel.scala 51:75]
    node _T_126 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_127 = and(_T_124, _T_126) @[fifo_queue_chisel.scala 51:98]
    read_qualified[0] <= _T_127 @[fifo_queue_chisel.scala 51:37]
    node _T_128 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_128 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_131 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_132 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_133 = and(_T_131, _T_132) @[fifo_queue_chisel.scala 57:59]
      when _T_133 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_135 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_135 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_138 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_138 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[0] <= entry_vec[0] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[0] <= entry_valid_vec[0] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_140 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_141 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_143 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_144 = and(_T_141, _T_143) @[fifo_queue_chisel.scala 50:94]
    node _T_145 = or(_T_140, _T_144) @[fifo_queue_chisel.scala 50:58]
    node _T_146 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_147 = and(_T_145, _T_146) @[fifo_queue_chisel.scala 50:122]
    node _T_148 = and(_T_147, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_150 = eq(UInt<1>("h01"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_151 = and(_T_148, _T_150) @[fifo_queue_chisel.scala 50:165]
    write_qualified[1] <= _T_151 @[fifo_queue_chisel.scala 50:38]
    node _T_152 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_153 = and(_T_152, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_154 = and(_T_153, entry_valid_vec[1]) @[fifo_queue_chisel.scala 51:75]
    node _T_156 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_157 = and(_T_154, _T_156) @[fifo_queue_chisel.scala 51:98]
    read_qualified[1] <= _T_157 @[fifo_queue_chisel.scala 51:37]
    node _T_158 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_158 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_161 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_162 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_163 = and(_T_161, _T_162) @[fifo_queue_chisel.scala 57:59]
      when _T_163 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_165 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_165 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_168 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_168 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[1] <= entry_vec[1] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[1] <= entry_valid_vec[1] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_170 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 76:21]
    when _T_170 : @[fifo_queue_chisel.scala 76:29]
      write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 77:27]
      issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 78:35]
      read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 79:26]
      request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 80:33]
      request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 81:39]
      skip @[fifo_queue_chisel.scala 76:29]
    else : @[fifo_queue_chisel.scala 82:22]
      node _T_176 = cat(write_qualified[1], write_qualified[0]) @[fifo_queue_chisel.scala 83:39]
      node _T_178 = neq(_T_176, UInt<1>("h00")) @[fifo_queue_chisel.scala 83:46]
      when _T_178 : @[fifo_queue_chisel.scala 83:51]
        node _T_181 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 85:50]
        node _T_183 = sub(_T_181, UInt<1>("h01")) @[fifo_queue_chisel.scala 85:79]
        node _T_184 = asUInt(_T_183) @[fifo_queue_chisel.scala 85:79]
        node _T_185 = tail(_T_184, 1) @[fifo_queue_chisel.scala 85:79]
        node _T_186 = eq(write_ptr, _T_185) @[fifo_queue_chisel.scala 85:41]
        when _T_186 : @[fifo_queue_chisel.scala 85:87]
          write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 86:43]
          skip @[fifo_queue_chisel.scala 85:87]
        else : @[fifo_queue_chisel.scala 87:38]
          node _T_189 = add(write_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 88:56]
          node _T_190 = tail(_T_189, 1) @[fifo_queue_chisel.scala 88:56]
          write_ptr <= _T_190 @[fifo_queue_chisel.scala 88:43]
          skip @[fifo_queue_chisel.scala 87:38]
        issue_ack_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 91:43]
        skip @[fifo_queue_chisel.scala 83:51]
      else : @[fifo_queue_chisel.scala 92:30]
        write_ptr <= write_ptr @[fifo_queue_chisel.scala 93:35]
        issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 94:43]
        skip @[fifo_queue_chisel.scala 92:30]
      node _T_193 = cat(read_qualified[1], read_qualified[0]) @[fifo_queue_chisel.scala 97:38]
      node _T_195 = neq(_T_193, UInt<1>("h00")) @[fifo_queue_chisel.scala 97:45]
      when _T_195 : @[fifo_queue_chisel.scala 97:50]
        node _T_198 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 98:49]
        node _T_200 = sub(_T_198, UInt<1>("h01")) @[fifo_queue_chisel.scala 98:78]
        node _T_201 = asUInt(_T_200) @[fifo_queue_chisel.scala 98:78]
        node _T_202 = tail(_T_201, 1) @[fifo_queue_chisel.scala 98:78]
        node _T_203 = eq(read_ptr, _T_202) @[fifo_queue_chisel.scala 98:40]
        when _T_203 : @[fifo_queue_chisel.scala 98:86]
          read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 99:42]
          skip @[fifo_queue_chisel.scala 98:86]
        else : @[fifo_queue_chisel.scala 100:38]
          node _T_206 = add(read_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 101:54]
          node _T_207 = tail(_T_206, 1) @[fifo_queue_chisel.scala 101:54]
          read_ptr <= _T_207 @[fifo_queue_chisel.scala 101:42]
          skip @[fifo_queue_chisel.scala 100:38]
        request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 103:41]
        request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 104:47]
        skip @[fifo_queue_chisel.scala 97:50]
      else : @[fifo_queue_chisel.scala 105:64]
        node _T_213 = bits(entry_valid_vec[read_ptr], 0, 0) @[fifo_queue_chisel.scala 105:56]
        when _T_213 : @[fifo_queue_chisel.scala 105:64]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 106:34]
          request_out_reg <= entry_vec[read_ptr] @[fifo_queue_chisel.scala 107:41]
          request_valid_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 108:47]
          skip @[fifo_queue_chisel.scala 105:64]
        else : @[fifo_queue_chisel.scala 109:30]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 110:34]
          request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 111:41]
          request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 112:47]
          skip @[fifo_queue_chisel.scala 109:30]
      skip @[fifo_queue_chisel.scala 82:22]
    io.issue_ack_out <= issue_ack_out_reg @[fifo_queue_chisel.scala 116:26]
    io.request_out <= request_out_reg @[fifo_queue_chisel.scala 117:24]
    io.request_valid_out <= request_valid_out_reg @[fifo_queue_chisel.scala 118:30]
    
  module fifo_queue_chisel_7 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {is_empty_out : UInt<1>, is_full_out : UInt<1>, flip request_in : UInt<81>, flip request_valid_in : UInt<1>, issue_ack_out : UInt<1>, request_out : UInt<81>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg issue_ack_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 27:40]
    reg request_out_reg : UInt<81>, clock with : (reset => (reset, UInt<81>("h00"))) @[fifo_queue_chisel.scala 28:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 29:44]
    wire write_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 31:35]
    wire read_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 32:34]
    reg write_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 37:32]
    reg read_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 38:31]
    wire _T_50 : UInt<81>[2] @[fifo_queue_chisel.scala 40:40]
    _T_50[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    _T_50[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    reg entry_vec : UInt<81>[2], clock with : (reset => (reset, _T_50)) @[fifo_queue_chisel.scala 40:32]
    wire _T_78 : UInt<1>[2] @[fifo_queue_chisel.scala 41:46]
    _T_78[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    _T_78[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    reg entry_valid_vec : UInt<1>[2], clock with : (reset => (reset, _T_78)) @[fifo_queue_chisel.scala 41:38]
    node _T_101 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 44:43]
    node _T_102 = not(_T_101) @[fifo_queue_chisel.scala 44:50]
    node _T_104 = eq(_T_102, UInt<1>("h00")) @[fifo_queue_chisel.scala 44:50]
    io.is_full_out <= _T_104 @[fifo_queue_chisel.scala 44:24]
    node _T_105 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 45:47]
    node _T_106 = not(_T_105) @[fifo_queue_chisel.scala 45:29]
    node _T_107 = not(_T_106) @[fifo_queue_chisel.scala 45:56]
    node _T_109 = eq(_T_107, UInt<1>("h00")) @[fifo_queue_chisel.scala 45:56]
    io.is_empty_out <= _T_109 @[fifo_queue_chisel.scala 45:25]
    node _T_110 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_111 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_113 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_114 = and(_T_111, _T_113) @[fifo_queue_chisel.scala 50:94]
    node _T_115 = or(_T_110, _T_114) @[fifo_queue_chisel.scala 50:58]
    node _T_116 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_117 = and(_T_115, _T_116) @[fifo_queue_chisel.scala 50:122]
    node _T_118 = and(_T_117, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_120 = eq(UInt<1>("h00"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_121 = and(_T_118, _T_120) @[fifo_queue_chisel.scala 50:165]
    write_qualified[0] <= _T_121 @[fifo_queue_chisel.scala 50:38]
    node _T_122 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_123 = and(_T_122, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_124 = and(_T_123, entry_valid_vec[0]) @[fifo_queue_chisel.scala 51:75]
    node _T_126 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_127 = and(_T_124, _T_126) @[fifo_queue_chisel.scala 51:98]
    read_qualified[0] <= _T_127 @[fifo_queue_chisel.scala 51:37]
    node _T_128 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_128 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_131 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_132 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_133 = and(_T_131, _T_132) @[fifo_queue_chisel.scala 57:59]
      when _T_133 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_135 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_135 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_138 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_138 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[0] <= entry_vec[0] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[0] <= entry_valid_vec[0] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_140 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_141 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_143 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_144 = and(_T_141, _T_143) @[fifo_queue_chisel.scala 50:94]
    node _T_145 = or(_T_140, _T_144) @[fifo_queue_chisel.scala 50:58]
    node _T_146 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_147 = and(_T_145, _T_146) @[fifo_queue_chisel.scala 50:122]
    node _T_148 = and(_T_147, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_150 = eq(UInt<1>("h01"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_151 = and(_T_148, _T_150) @[fifo_queue_chisel.scala 50:165]
    write_qualified[1] <= _T_151 @[fifo_queue_chisel.scala 50:38]
    node _T_152 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_153 = and(_T_152, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_154 = and(_T_153, entry_valid_vec[1]) @[fifo_queue_chisel.scala 51:75]
    node _T_156 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_157 = and(_T_154, _T_156) @[fifo_queue_chisel.scala 51:98]
    read_qualified[1] <= _T_157 @[fifo_queue_chisel.scala 51:37]
    node _T_158 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_158 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_161 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_162 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_163 = and(_T_161, _T_162) @[fifo_queue_chisel.scala 57:59]
      when _T_163 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_165 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_165 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_168 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_168 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[1] <= entry_vec[1] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[1] <= entry_valid_vec[1] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_170 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 76:21]
    when _T_170 : @[fifo_queue_chisel.scala 76:29]
      write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 77:27]
      issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 78:35]
      read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 79:26]
      request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 80:33]
      request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 81:39]
      skip @[fifo_queue_chisel.scala 76:29]
    else : @[fifo_queue_chisel.scala 82:22]
      node _T_176 = cat(write_qualified[1], write_qualified[0]) @[fifo_queue_chisel.scala 83:39]
      node _T_178 = neq(_T_176, UInt<1>("h00")) @[fifo_queue_chisel.scala 83:46]
      when _T_178 : @[fifo_queue_chisel.scala 83:51]
        node _T_181 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 85:50]
        node _T_183 = sub(_T_181, UInt<1>("h01")) @[fifo_queue_chisel.scala 85:79]
        node _T_184 = asUInt(_T_183) @[fifo_queue_chisel.scala 85:79]
        node _T_185 = tail(_T_184, 1) @[fifo_queue_chisel.scala 85:79]
        node _T_186 = eq(write_ptr, _T_185) @[fifo_queue_chisel.scala 85:41]
        when _T_186 : @[fifo_queue_chisel.scala 85:87]
          write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 86:43]
          skip @[fifo_queue_chisel.scala 85:87]
        else : @[fifo_queue_chisel.scala 87:38]
          node _T_189 = add(write_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 88:56]
          node _T_190 = tail(_T_189, 1) @[fifo_queue_chisel.scala 88:56]
          write_ptr <= _T_190 @[fifo_queue_chisel.scala 88:43]
          skip @[fifo_queue_chisel.scala 87:38]
        issue_ack_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 91:43]
        skip @[fifo_queue_chisel.scala 83:51]
      else : @[fifo_queue_chisel.scala 92:30]
        write_ptr <= write_ptr @[fifo_queue_chisel.scala 93:35]
        issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 94:43]
        skip @[fifo_queue_chisel.scala 92:30]
      node _T_193 = cat(read_qualified[1], read_qualified[0]) @[fifo_queue_chisel.scala 97:38]
      node _T_195 = neq(_T_193, UInt<1>("h00")) @[fifo_queue_chisel.scala 97:45]
      when _T_195 : @[fifo_queue_chisel.scala 97:50]
        node _T_198 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 98:49]
        node _T_200 = sub(_T_198, UInt<1>("h01")) @[fifo_queue_chisel.scala 98:78]
        node _T_201 = asUInt(_T_200) @[fifo_queue_chisel.scala 98:78]
        node _T_202 = tail(_T_201, 1) @[fifo_queue_chisel.scala 98:78]
        node _T_203 = eq(read_ptr, _T_202) @[fifo_queue_chisel.scala 98:40]
        when _T_203 : @[fifo_queue_chisel.scala 98:86]
          read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 99:42]
          skip @[fifo_queue_chisel.scala 98:86]
        else : @[fifo_queue_chisel.scala 100:38]
          node _T_206 = add(read_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 101:54]
          node _T_207 = tail(_T_206, 1) @[fifo_queue_chisel.scala 101:54]
          read_ptr <= _T_207 @[fifo_queue_chisel.scala 101:42]
          skip @[fifo_queue_chisel.scala 100:38]
        request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 103:41]
        request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 104:47]
        skip @[fifo_queue_chisel.scala 97:50]
      else : @[fifo_queue_chisel.scala 105:64]
        node _T_213 = bits(entry_valid_vec[read_ptr], 0, 0) @[fifo_queue_chisel.scala 105:56]
        when _T_213 : @[fifo_queue_chisel.scala 105:64]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 106:34]
          request_out_reg <= entry_vec[read_ptr] @[fifo_queue_chisel.scala 107:41]
          request_valid_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 108:47]
          skip @[fifo_queue_chisel.scala 105:64]
        else : @[fifo_queue_chisel.scala 109:30]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 110:34]
          request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 111:41]
          request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 112:47]
          skip @[fifo_queue_chisel.scala 109:30]
      skip @[fifo_queue_chisel.scala 82:22]
    io.issue_ack_out <= issue_ack_out_reg @[fifo_queue_chisel.scala 116:26]
    io.request_out <= request_out_reg @[fifo_queue_chisel.scala 117:24]
    io.request_valid_out <= request_valid_out_reg @[fifo_queue_chisel.scala 118:30]
    
  module priority_arbiter_chisel_2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip request_flatted_in : UInt<160>, flip request_valid_flatted_in : UInt<2>, flip request_critical_flatted_in : UInt<2>, issue_ack_out : UInt<2>, request_out : UInt<80>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg request_out_reg : UInt<80>, clock with : (reset => (reset, UInt<80>("h00"))) @[priority_arbiter_chisel.scala 45:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[priority_arbiter_chisel.scala 46:44]
    wire issue_ack_out_vec : UInt<1>[2] @[priority_arbiter_chisel.scala 47:37]
    wire request_packed_in : UInt<80>[2] @[priority_arbiter_chisel.scala 51:37]
    wire arbiter_ack_flatted_to_request_queue : UInt<1>[2] @[priority_arbiter_chisel.scala 52:56]
    wire request_packed_from_request_queue : UInt<80>[2] @[priority_arbiter_chisel.scala 53:53]
    wire request_valid_flatted_from_request_queue : UInt<1>[2] @[priority_arbiter_chisel.scala 54:60]
    wire request_queue_full : UInt<1>[2] @[priority_arbiter_chisel.scala 55:38]
    wire request_critical_flatted_from_request_queue : UInt<1>[2] @[priority_arbiter_chisel.scala 56:63]
    node _T_72 = bits(io.request_flatted_in, 79, 0) @[priority_arbiter_chisel.scala 59:74]
    request_packed_in[0] <= _T_72 @[priority_arbiter_chisel.scala 59:50]
    inst fifo_queue_chisel of fifo_queue_chisel_6 @[priority_arbiter_chisel.scala 61:43]
    fifo_queue_chisel.clock <= clock
    fifo_queue_chisel.reset <= reset
    request_queue_full[0] <= fifo_queue_chisel.io.is_full_out @[priority_arbiter_chisel.scala 65:51]
    node _T_73 = bits(io.request_critical_flatted_in, 0, 0) @[priority_arbiter_chisel.scala 66:82]
    node _T_74 = cat(_T_73, request_packed_in[0]) @[Cat.scala 30:58]
    fifo_queue_chisel.io.request_in <= _T_74 @[priority_arbiter_chisel.scala 66:45]
    node _T_75 = bits(io.request_valid_flatted_in, 0, 0) @[priority_arbiter_chisel.scala 67:81]
    fifo_queue_chisel.io.request_valid_in <= _T_75 @[priority_arbiter_chisel.scala 67:51]
    issue_ack_out_vec[0] <= fifo_queue_chisel.io.issue_ack_out @[priority_arbiter_chisel.scala 68:50]
    node _T_76 = bits(fifo_queue_chisel.io.request_out, 80, 80) @[priority_arbiter_chisel.scala 70:107]
    request_critical_flatted_from_request_queue[0] <= _T_76 @[priority_arbiter_chisel.scala 70:76]
    node _T_77 = bits(fifo_queue_chisel.io.request_out, 79, 0) @[priority_arbiter_chisel.scala 71:97]
    request_packed_from_request_queue[0] <= _T_77 @[priority_arbiter_chisel.scala 71:66]
    request_valid_flatted_from_request_queue[0] <= fifo_queue_chisel.io.request_valid_out @[priority_arbiter_chisel.scala 73:73]
    fifo_queue_chisel.io.issue_ack_in <= arbiter_ack_flatted_to_request_queue[0] @[priority_arbiter_chisel.scala 74:47]
    node _T_78 = bits(io.request_flatted_in, 159, 80) @[priority_arbiter_chisel.scala 59:74]
    request_packed_in[1] <= _T_78 @[priority_arbiter_chisel.scala 59:50]
    inst fifo_queue_chisel_1 of fifo_queue_chisel_7 @[priority_arbiter_chisel.scala 61:43]
    fifo_queue_chisel_1.clock <= clock
    fifo_queue_chisel_1.reset <= reset
    request_queue_full[1] <= fifo_queue_chisel_1.io.is_full_out @[priority_arbiter_chisel.scala 65:51]
    node _T_79 = bits(io.request_critical_flatted_in, 1, 1) @[priority_arbiter_chisel.scala 66:82]
    node _T_80 = cat(_T_79, request_packed_in[1]) @[Cat.scala 30:58]
    fifo_queue_chisel_1.io.request_in <= _T_80 @[priority_arbiter_chisel.scala 66:45]
    node _T_81 = bits(io.request_valid_flatted_in, 1, 1) @[priority_arbiter_chisel.scala 67:81]
    fifo_queue_chisel_1.io.request_valid_in <= _T_81 @[priority_arbiter_chisel.scala 67:51]
    issue_ack_out_vec[1] <= fifo_queue_chisel_1.io.issue_ack_out @[priority_arbiter_chisel.scala 68:50]
    node _T_82 = bits(fifo_queue_chisel_1.io.request_out, 80, 80) @[priority_arbiter_chisel.scala 70:107]
    request_critical_flatted_from_request_queue[1] <= _T_82 @[priority_arbiter_chisel.scala 70:76]
    node _T_83 = bits(fifo_queue_chisel_1.io.request_out, 79, 0) @[priority_arbiter_chisel.scala 71:97]
    request_packed_from_request_queue[1] <= _T_83 @[priority_arbiter_chisel.scala 71:66]
    request_valid_flatted_from_request_queue[1] <= fifo_queue_chisel_1.io.request_valid_out @[priority_arbiter_chisel.scala 73:73]
    fifo_queue_chisel_1.io.issue_ack_in <= arbiter_ack_flatted_to_request_queue[1] @[priority_arbiter_chisel.scala 74:47]
    wire request_critical_final : UInt<2> @[priority_arbiter_chisel.scala 77:42]
    node _T_85 = cat(request_critical_flatted_from_request_queue[1], request_critical_flatted_from_request_queue[0]) @[priority_arbiter_chisel.scala 78:79]
    node _T_86 = cat(request_queue_full[1], request_queue_full[0]) @[priority_arbiter_chisel.scala 78:107]
    node _T_87 = or(_T_85, _T_86) @[priority_arbiter_chisel.scala 78:86]
    request_critical_final <= _T_87 @[priority_arbiter_chisel.scala 78:32]
    reg last_send_index : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[priority_arbiter_chisel.scala 79:38]
    wire request_valid_flatted_shift_left : UInt<2> @[priority_arbiter_chisel.scala 82:52]
    wire request_critical_flatted_shift_left : UInt<2> @[priority_arbiter_chisel.scala 83:55]
    node _T_92 = cat(request_valid_flatted_from_request_queue[1], request_valid_flatted_from_request_queue[0]) @[priority_arbiter_chisel.scala 84:87]
    node _T_94 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 84:114]
    node _T_95 = tail(_T_94, 1) @[priority_arbiter_chisel.scala 84:114]
    node _T_96 = dshr(_T_92, _T_95) @[priority_arbiter_chisel.scala 84:94]
    node _T_97 = cat(request_valid_flatted_from_request_queue[1], request_valid_flatted_from_request_queue[0]) @[priority_arbiter_chisel.scala 85:123]
    node _T_99 = sub(UInt<2>("h02"), last_send_index) @[priority_arbiter_chisel.scala 85:148]
    node _T_100 = asUInt(_T_99) @[priority_arbiter_chisel.scala 85:148]
    node _T_101 = tail(_T_100, 1) @[priority_arbiter_chisel.scala 85:148]
    node _T_103 = sub(_T_101, UInt<1>("h01")) @[priority_arbiter_chisel.scala 85:166]
    node _T_104 = asUInt(_T_103) @[priority_arbiter_chisel.scala 85:166]
    node _T_105 = tail(_T_104, 1) @[priority_arbiter_chisel.scala 85:166]
    node _T_106 = dshl(_T_97, _T_105) @[priority_arbiter_chisel.scala 85:130]
    node _T_107 = or(_T_96, _T_106) @[priority_arbiter_chisel.scala 84:122]
    request_valid_flatted_shift_left <= _T_107 @[priority_arbiter_chisel.scala 84:42]
    node _T_109 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 86:92]
    node _T_110 = tail(_T_109, 1) @[priority_arbiter_chisel.scala 86:92]
    node _T_111 = dshr(request_critical_final, _T_110) @[priority_arbiter_chisel.scala 86:72]
    node _T_113 = sub(UInt<2>("h02"), last_send_index) @[priority_arbiter_chisel.scala 87:126]
    node _T_114 = asUInt(_T_113) @[priority_arbiter_chisel.scala 87:126]
    node _T_115 = tail(_T_114, 1) @[priority_arbiter_chisel.scala 87:126]
    node _T_117 = sub(_T_115, UInt<1>("h01")) @[priority_arbiter_chisel.scala 87:144]
    node _T_118 = asUInt(_T_117) @[priority_arbiter_chisel.scala 87:144]
    node _T_119 = tail(_T_118, 1) @[priority_arbiter_chisel.scala 87:144]
    node _T_120 = dshl(request_critical_final, _T_119) @[priority_arbiter_chisel.scala 87:108]
    node _T_121 = or(_T_111, _T_120) @[priority_arbiter_chisel.scala 86:100]
    request_critical_flatted_shift_left <= _T_121 @[priority_arbiter_chisel.scala 86:45]
    wire valid_sel : UInt<1>
    valid_sel <= UInt<1>("h00")
    valid_sel <= UInt<1>("h00") @[priority_arbiter_chisel.scala 91:19]
    node _T_125 = bits(request_valid_flatted_shift_left, 1, 1) @[priority_arbiter_chisel.scala 94:55]
    when _T_125 : @[priority_arbiter_chisel.scala 94:75]
      node _T_127 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 95:47]
      node _T_128 = tail(_T_127, 1) @[priority_arbiter_chisel.scala 95:47]
      node _T_130 = add(_T_128, UInt<1>("h01")) @[priority_arbiter_chisel.scala 95:68]
      node _T_131 = tail(_T_130, 1) @[priority_arbiter_chisel.scala 95:68]
      node _T_133 = geq(_T_131, UInt<2>("h02")) @[priority_arbiter_chisel.scala 95:74]
      when _T_133 : @[priority_arbiter_chisel.scala 95:92]
        node _T_135 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 96:62]
        node _T_136 = tail(_T_135, 1) @[priority_arbiter_chisel.scala 96:62]
        node _T_138 = add(_T_136, UInt<1>("h01")) @[priority_arbiter_chisel.scala 96:83]
        node _T_139 = tail(_T_138, 1) @[priority_arbiter_chisel.scala 96:83]
        node _T_141 = sub(_T_139, UInt<2>("h02")) @[priority_arbiter_chisel.scala 96:89]
        node _T_142 = asUInt(_T_141) @[priority_arbiter_chisel.scala 96:89]
        node _T_143 = tail(_T_142, 1) @[priority_arbiter_chisel.scala 96:89]
        valid_sel <= _T_143 @[priority_arbiter_chisel.scala 96:43]
        skip @[priority_arbiter_chisel.scala 95:92]
      else : @[priority_arbiter_chisel.scala 97:38]
        node _T_145 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 98:62]
        node _T_146 = tail(_T_145, 1) @[priority_arbiter_chisel.scala 98:62]
        node _T_148 = add(_T_146, UInt<1>("h01")) @[priority_arbiter_chisel.scala 98:83]
        node _T_149 = tail(_T_148, 1) @[priority_arbiter_chisel.scala 98:83]
        valid_sel <= _T_149 @[priority_arbiter_chisel.scala 98:43]
        skip @[priority_arbiter_chisel.scala 97:38]
      skip @[priority_arbiter_chisel.scala 94:75]
    node _T_150 = bits(request_valid_flatted_shift_left, 0, 0) @[priority_arbiter_chisel.scala 94:55]
    when _T_150 : @[priority_arbiter_chisel.scala 94:75]
      node _T_152 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 95:47]
      node _T_153 = tail(_T_152, 1) @[priority_arbiter_chisel.scala 95:47]
      node _T_155 = add(_T_153, UInt<1>("h01")) @[priority_arbiter_chisel.scala 95:68]
      node _T_156 = tail(_T_155, 1) @[priority_arbiter_chisel.scala 95:68]
      node _T_158 = geq(_T_156, UInt<2>("h02")) @[priority_arbiter_chisel.scala 95:74]
      when _T_158 : @[priority_arbiter_chisel.scala 95:92]
        node _T_160 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 96:62]
        node _T_161 = tail(_T_160, 1) @[priority_arbiter_chisel.scala 96:62]
        node _T_163 = add(_T_161, UInt<1>("h01")) @[priority_arbiter_chisel.scala 96:83]
        node _T_164 = tail(_T_163, 1) @[priority_arbiter_chisel.scala 96:83]
        node _T_166 = sub(_T_164, UInt<2>("h02")) @[priority_arbiter_chisel.scala 96:89]
        node _T_167 = asUInt(_T_166) @[priority_arbiter_chisel.scala 96:89]
        node _T_168 = tail(_T_167, 1) @[priority_arbiter_chisel.scala 96:89]
        valid_sel <= _T_168 @[priority_arbiter_chisel.scala 96:43]
        skip @[priority_arbiter_chisel.scala 95:92]
      else : @[priority_arbiter_chisel.scala 97:38]
        node _T_170 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 98:62]
        node _T_171 = tail(_T_170, 1) @[priority_arbiter_chisel.scala 98:62]
        node _T_173 = add(_T_171, UInt<1>("h01")) @[priority_arbiter_chisel.scala 98:83]
        node _T_174 = tail(_T_173, 1) @[priority_arbiter_chisel.scala 98:83]
        valid_sel <= _T_174 @[priority_arbiter_chisel.scala 98:43]
        skip @[priority_arbiter_chisel.scala 97:38]
      skip @[priority_arbiter_chisel.scala 94:75]
    wire critical_sel : UInt<1>
    critical_sel <= UInt<1>("h00")
    critical_sel <= UInt<1>("h00") @[priority_arbiter_chisel.scala 105:22]
    node _T_178 = bits(request_critical_flatted_shift_left, 1, 1) @[priority_arbiter_chisel.scala 108:58]
    node _T_179 = bits(request_valid_flatted_shift_left, 1, 1) @[priority_arbiter_chisel.scala 108:115]
    node _T_180 = and(_T_178, _T_179) @[priority_arbiter_chisel.scala 108:80]
    when _T_180 : @[priority_arbiter_chisel.scala 108:138]
      node _T_182 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 109:47]
      node _T_183 = tail(_T_182, 1) @[priority_arbiter_chisel.scala 109:47]
      node _T_185 = add(_T_183, UInt<1>("h01")) @[priority_arbiter_chisel.scala 109:71]
      node _T_186 = tail(_T_185, 1) @[priority_arbiter_chisel.scala 109:71]
      node _T_188 = geq(_T_186, UInt<2>("h02")) @[priority_arbiter_chisel.scala 109:77]
      when _T_188 : @[priority_arbiter_chisel.scala 109:95]
        node _T_190 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 110:65]
        node _T_191 = tail(_T_190, 1) @[priority_arbiter_chisel.scala 110:65]
        node _T_193 = add(_T_191, UInt<1>("h01")) @[priority_arbiter_chisel.scala 110:89]
        node _T_194 = tail(_T_193, 1) @[priority_arbiter_chisel.scala 110:89]
        node _T_196 = sub(_T_194, UInt<2>("h02")) @[priority_arbiter_chisel.scala 110:95]
        node _T_197 = asUInt(_T_196) @[priority_arbiter_chisel.scala 110:95]
        node _T_198 = tail(_T_197, 1) @[priority_arbiter_chisel.scala 110:95]
        critical_sel <= _T_198 @[priority_arbiter_chisel.scala 110:46]
        skip @[priority_arbiter_chisel.scala 109:95]
      else : @[priority_arbiter_chisel.scala 111:38]
        node _T_200 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 112:65]
        node _T_201 = tail(_T_200, 1) @[priority_arbiter_chisel.scala 112:65]
        node _T_203 = add(_T_201, UInt<1>("h01")) @[priority_arbiter_chisel.scala 112:89]
        node _T_204 = tail(_T_203, 1) @[priority_arbiter_chisel.scala 112:89]
        critical_sel <= _T_204 @[priority_arbiter_chisel.scala 112:46]
        skip @[priority_arbiter_chisel.scala 111:38]
      skip @[priority_arbiter_chisel.scala 108:138]
    node _T_205 = bits(request_critical_flatted_shift_left, 0, 0) @[priority_arbiter_chisel.scala 108:58]
    node _T_206 = bits(request_valid_flatted_shift_left, 0, 0) @[priority_arbiter_chisel.scala 108:115]
    node _T_207 = and(_T_205, _T_206) @[priority_arbiter_chisel.scala 108:80]
    when _T_207 : @[priority_arbiter_chisel.scala 108:138]
      node _T_209 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 109:47]
      node _T_210 = tail(_T_209, 1) @[priority_arbiter_chisel.scala 109:47]
      node _T_212 = add(_T_210, UInt<1>("h01")) @[priority_arbiter_chisel.scala 109:71]
      node _T_213 = tail(_T_212, 1) @[priority_arbiter_chisel.scala 109:71]
      node _T_215 = geq(_T_213, UInt<2>("h02")) @[priority_arbiter_chisel.scala 109:77]
      when _T_215 : @[priority_arbiter_chisel.scala 109:95]
        node _T_217 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 110:65]
        node _T_218 = tail(_T_217, 1) @[priority_arbiter_chisel.scala 110:65]
        node _T_220 = add(_T_218, UInt<1>("h01")) @[priority_arbiter_chisel.scala 110:89]
        node _T_221 = tail(_T_220, 1) @[priority_arbiter_chisel.scala 110:89]
        node _T_223 = sub(_T_221, UInt<2>("h02")) @[priority_arbiter_chisel.scala 110:95]
        node _T_224 = asUInt(_T_223) @[priority_arbiter_chisel.scala 110:95]
        node _T_225 = tail(_T_224, 1) @[priority_arbiter_chisel.scala 110:95]
        critical_sel <= _T_225 @[priority_arbiter_chisel.scala 110:46]
        skip @[priority_arbiter_chisel.scala 109:95]
      else : @[priority_arbiter_chisel.scala 111:38]
        node _T_227 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 112:65]
        node _T_228 = tail(_T_227, 1) @[priority_arbiter_chisel.scala 112:65]
        node _T_230 = add(_T_228, UInt<1>("h01")) @[priority_arbiter_chisel.scala 112:89]
        node _T_231 = tail(_T_230, 1) @[priority_arbiter_chisel.scala 112:89]
        critical_sel <= _T_231 @[priority_arbiter_chisel.scala 112:46]
        skip @[priority_arbiter_chisel.scala 111:38]
      skip @[priority_arbiter_chisel.scala 108:138]
    wire valid_mask : UInt<1>[2] @[priority_arbiter_chisel.scala 119:30]
    wire critical_mask : UInt<1>[2] @[priority_arbiter_chisel.scala 120:33]
    node _T_247 = eq(valid_sel, UInt<1>("h00")) @[priority_arbiter_chisel.scala 122:33]
    when _T_247 : @[priority_arbiter_chisel.scala 122:54]
      valid_mask[0] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 123:51]
      skip @[priority_arbiter_chisel.scala 122:54]
    else : @[priority_arbiter_chisel.scala 124:30]
      valid_mask[0] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 125:51]
      skip @[priority_arbiter_chisel.scala 124:30]
    node _T_251 = eq(critical_sel, UInt<1>("h00")) @[priority_arbiter_chisel.scala 127:36]
    when _T_251 : @[priority_arbiter_chisel.scala 127:57]
      critical_mask[0] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 128:54]
      skip @[priority_arbiter_chisel.scala 127:57]
    else : @[priority_arbiter_chisel.scala 129:30]
      critical_mask[0] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 130:54]
      skip @[priority_arbiter_chisel.scala 129:30]
    node _T_255 = eq(valid_sel, UInt<1>("h01")) @[priority_arbiter_chisel.scala 122:33]
    when _T_255 : @[priority_arbiter_chisel.scala 122:54]
      valid_mask[1] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 123:51]
      skip @[priority_arbiter_chisel.scala 122:54]
    else : @[priority_arbiter_chisel.scala 124:30]
      valid_mask[1] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 125:51]
      skip @[priority_arbiter_chisel.scala 124:30]
    node _T_259 = eq(critical_sel, UInt<1>("h01")) @[priority_arbiter_chisel.scala 127:36]
    when _T_259 : @[priority_arbiter_chisel.scala 127:57]
      critical_mask[1] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 128:54]
      skip @[priority_arbiter_chisel.scala 127:57]
    else : @[priority_arbiter_chisel.scala 129:30]
      critical_mask[1] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 130:54]
      skip @[priority_arbiter_chisel.scala 129:30]
    node _T_263 = eq(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 136:59]
    node _T_264 = and(io.issue_ack_in, _T_263) @[priority_arbiter_chisel.scala 136:40]
    node _T_265 = bits(_T_264, 0, 0) @[priority_arbiter_chisel.scala 136:81]
    when _T_265 : @[priority_arbiter_chisel.scala 136:89]
      arbiter_ack_flatted_to_request_queue[0] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 137:77]
      skip @[priority_arbiter_chisel.scala 136:89]
    else : @[priority_arbiter_chisel.scala 138:30]
      arbiter_ack_flatted_to_request_queue[0] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 139:77]
      skip @[priority_arbiter_chisel.scala 138:30]
    node _T_269 = eq(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 136:59]
    node _T_270 = and(io.issue_ack_in, _T_269) @[priority_arbiter_chisel.scala 136:40]
    node _T_271 = bits(_T_270, 0, 0) @[priority_arbiter_chisel.scala 136:81]
    when _T_271 : @[priority_arbiter_chisel.scala 136:89]
      arbiter_ack_flatted_to_request_queue[1] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 137:77]
      skip @[priority_arbiter_chisel.scala 136:89]
    else : @[priority_arbiter_chisel.scala 138:30]
      arbiter_ack_flatted_to_request_queue[1] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 139:77]
      skip @[priority_arbiter_chisel.scala 138:30]
    node _T_274 = bits(reset, 0, 0) @[priority_arbiter_chisel.scala 145:21]
    when _T_274 : @[priority_arbiter_chisel.scala 145:29]
      request_out_reg <= UInt<80>("h00") @[priority_arbiter_chisel.scala 146:33]
      request_valid_out_reg <= UInt<1>("h00") @[priority_arbiter_chisel.scala 147:39]
      last_send_index <= UInt<1>("h00") @[priority_arbiter_chisel.scala 148:33]
      skip @[priority_arbiter_chisel.scala 145:29]
    else : @[priority_arbiter_chisel.scala 149:101]
      node _T_278 = and(io.issue_ack_in, request_valid_out_reg) @[priority_arbiter_chisel.scala 149:40]
      node _T_279 = not(request_valid_out_reg) @[priority_arbiter_chisel.scala 149:68]
      node _T_280 = or(_T_278, _T_279) @[priority_arbiter_chisel.scala 149:65]
      node _T_281 = bits(_T_280, 0, 0) @[priority_arbiter_chisel.scala 149:93]
      when _T_281 : @[priority_arbiter_chisel.scala 149:101]
        node _T_282 = dshr(request_critical_final, critical_sel) @[priority_arbiter_chisel.scala 150:46]
        node _T_283 = bits(_T_282, 0, 0) @[priority_arbiter_chisel.scala 150:46]
        node _T_285 = and(_T_283, request_valid_flatted_from_request_queue[critical_sel]) @[priority_arbiter_chisel.scala 150:61]
        node _T_286 = neq(critical_sel, last_send_index) @[priority_arbiter_chisel.scala 151:49]
        node _T_287 = and(_T_286, request_valid_out_reg) @[priority_arbiter_chisel.scala 151:69]
        node _T_288 = not(request_valid_out_reg) @[priority_arbiter_chisel.scala 151:98]
        node _T_289 = or(_T_287, _T_288) @[priority_arbiter_chisel.scala 151:95]
        node _T_290 = and(_T_285, _T_289) @[priority_arbiter_chisel.scala 150:118]
        node _T_291 = bits(_T_290, 0, 0) @[priority_arbiter_chisel.scala 151:124]
        when _T_291 : @[priority_arbiter_chisel.scala 151:132]
          request_out_reg <= request_packed_from_request_queue[critical_sel] @[priority_arbiter_chisel.scala 152:41]
          request_valid_out_reg <= UInt<1>("h01") @[priority_arbiter_chisel.scala 153:47]
          last_send_index <= critical_sel @[priority_arbiter_chisel.scala 154:41]
          skip @[priority_arbiter_chisel.scala 151:132]
        else : @[priority_arbiter_chisel.scala 156:129]
          node _T_295 = neq(valid_sel, last_send_index) @[priority_arbiter_chisel.scala 156:46]
          node _T_296 = and(_T_295, request_valid_out_reg) @[priority_arbiter_chisel.scala 156:66]
          node _T_297 = not(request_valid_out_reg) @[priority_arbiter_chisel.scala 156:95]
          node _T_298 = or(_T_296, _T_297) @[priority_arbiter_chisel.scala 156:92]
          node _T_299 = and(request_valid_flatted_from_request_queue[valid_sel], _T_298) @[priority_arbiter_chisel.scala 155:83]
          node _T_300 = bits(_T_299, 0, 0) @[priority_arbiter_chisel.scala 156:121]
          when _T_300 : @[priority_arbiter_chisel.scala 156:129]
            request_out_reg <= request_packed_from_request_queue[valid_sel] @[priority_arbiter_chisel.scala 157:41]
            request_valid_out_reg <= UInt<1>("h01") @[priority_arbiter_chisel.scala 158:47]
            last_send_index <= valid_sel @[priority_arbiter_chisel.scala 159:41]
            skip @[priority_arbiter_chisel.scala 156:129]
          else : @[priority_arbiter_chisel.scala 160:30]
            request_out_reg <= UInt<80>("h00") @[priority_arbiter_chisel.scala 161:41]
            request_valid_out_reg <= UInt<1>("h00") @[priority_arbiter_chisel.scala 162:47]
            last_send_index <= last_send_index @[priority_arbiter_chisel.scala 163:41]
            skip @[priority_arbiter_chisel.scala 160:30]
        skip @[priority_arbiter_chisel.scala 149:101]
      else : @[priority_arbiter_chisel.scala 166:22]
        request_out_reg <= request_out_reg @[priority_arbiter_chisel.scala 167:33]
        request_valid_out_reg <= request_valid_out_reg @[priority_arbiter_chisel.scala 168:39]
        last_send_index <= last_send_index @[priority_arbiter_chisel.scala 169:33]
        skip @[priority_arbiter_chisel.scala 166:22]
    io.request_out <= request_out_reg @[priority_arbiter_chisel.scala 172:24]
    io.request_valid_out <= request_valid_out_reg @[priority_arbiter_chisel.scala 173:30]
    node _T_305 = cat(issue_ack_out_vec[1], issue_ack_out_vec[0]) @[priority_arbiter_chisel.scala 174:47]
    io.issue_ack_out <= _T_305 @[priority_arbiter_chisel.scala 174:26]
    
  module unified_cache_bank_2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip input_request_flatted_in : UInt<160>, flip input_request_valid_flatted_in : UInt<2>, flip input_request_critical_flatted_in : UInt<2>, input_request_ack_out : UInt<2>, flip fetched_request_in : UInt<80>, flip fetched_request_valid_in : UInt<1>, fetch_ack_out : UInt<1>, miss_request_out : UInt<80>, miss_request_valid_out : UInt<1>, miss_request_critical_out : UInt<1>, flip miss_request_ack_in : UInt<1>, writeback_request_out : UInt<80>, writeback_request_valid_out : UInt<1>, writeback_request_critical_out : UInt<1>, flip writeback_request_ack_in : UInt<1>, return_request_out : UInt<80>, return_request_valid_out : UInt<1>, return_request_critical_out : UInt<1>, flip return_request_ack_in : UInt<1>}
    
    inst priority_arbiter_chisel of priority_arbiter_chisel_2 @[unified_cache_bank.scala 48:36]
    priority_arbiter_chisel.clock <= clock
    priority_arbiter_chisel.reset <= reset
    priority_arbiter_chisel.io.request_flatted_in <= io.input_request_flatted_in @[unified_cache_bank.scala 53:50]
    priority_arbiter_chisel.io.request_valid_flatted_in <= io.input_request_valid_flatted_in @[unified_cache_bank.scala 54:56]
    priority_arbiter_chisel.io.request_critical_flatted_in <= io.input_request_critical_flatted_in @[unified_cache_bank.scala 55:59]
    io.input_request_ack_out <= priority_arbiter_chisel.io.issue_ack_out @[unified_cache_bank.scala 56:34]
    io.miss_request_out <= priority_arbiter_chisel.io.request_out @[unified_cache_bank.scala 57:29]
    io.miss_request_valid_out <= priority_arbiter_chisel.io.request_valid_out @[unified_cache_bank.scala 58:35]
    priority_arbiter_chisel.io.issue_ack_in <= io.miss_request_ack_in @[unified_cache_bank.scala 59:44]
    io.miss_request_critical_out <= UInt<1>("h00") @[unified_cache_bank.scala 61:38]
    io.return_request_out <= io.fetched_request_in @[unified_cache_bank.scala 62:31]
    io.return_request_valid_out <= io.fetched_request_valid_in @[unified_cache_bank.scala 63:37]
    io.fetch_ack_out <= io.return_request_ack_in @[unified_cache_bank.scala 64:26]
    io.return_request_critical_out <= UInt<1>("h01") @[unified_cache_bank.scala 65:40]
    io.writeback_request_out <= UInt<1>("h00") @[unified_cache_bank.scala 67:34]
    io.writeback_request_valid_out <= UInt<1>("h00") @[unified_cache_bank.scala 68:40]
    io.writeback_request_critical_out <= UInt<1>("h00") @[unified_cache_bank.scala 69:43]
    
  module fifo_queue_chisel_8 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {is_empty_out : UInt<1>, is_full_out : UInt<1>, flip request_in : UInt<81>, flip request_valid_in : UInt<1>, issue_ack_out : UInt<1>, request_out : UInt<81>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg issue_ack_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 27:40]
    reg request_out_reg : UInt<81>, clock with : (reset => (reset, UInt<81>("h00"))) @[fifo_queue_chisel.scala 28:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 29:44]
    wire write_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 31:35]
    wire read_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 32:34]
    reg write_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 37:32]
    reg read_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 38:31]
    wire _T_50 : UInt<81>[2] @[fifo_queue_chisel.scala 40:40]
    _T_50[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    _T_50[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    reg entry_vec : UInt<81>[2], clock with : (reset => (reset, _T_50)) @[fifo_queue_chisel.scala 40:32]
    wire _T_78 : UInt<1>[2] @[fifo_queue_chisel.scala 41:46]
    _T_78[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    _T_78[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    reg entry_valid_vec : UInt<1>[2], clock with : (reset => (reset, _T_78)) @[fifo_queue_chisel.scala 41:38]
    node _T_101 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 44:43]
    node _T_102 = not(_T_101) @[fifo_queue_chisel.scala 44:50]
    node _T_104 = eq(_T_102, UInt<1>("h00")) @[fifo_queue_chisel.scala 44:50]
    io.is_full_out <= _T_104 @[fifo_queue_chisel.scala 44:24]
    node _T_105 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 45:47]
    node _T_106 = not(_T_105) @[fifo_queue_chisel.scala 45:29]
    node _T_107 = not(_T_106) @[fifo_queue_chisel.scala 45:56]
    node _T_109 = eq(_T_107, UInt<1>("h00")) @[fifo_queue_chisel.scala 45:56]
    io.is_empty_out <= _T_109 @[fifo_queue_chisel.scala 45:25]
    node _T_110 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_111 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_113 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_114 = and(_T_111, _T_113) @[fifo_queue_chisel.scala 50:94]
    node _T_115 = or(_T_110, _T_114) @[fifo_queue_chisel.scala 50:58]
    node _T_116 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_117 = and(_T_115, _T_116) @[fifo_queue_chisel.scala 50:122]
    node _T_118 = and(_T_117, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_120 = eq(UInt<1>("h00"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_121 = and(_T_118, _T_120) @[fifo_queue_chisel.scala 50:165]
    write_qualified[0] <= _T_121 @[fifo_queue_chisel.scala 50:38]
    node _T_122 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_123 = and(_T_122, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_124 = and(_T_123, entry_valid_vec[0]) @[fifo_queue_chisel.scala 51:75]
    node _T_126 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_127 = and(_T_124, _T_126) @[fifo_queue_chisel.scala 51:98]
    read_qualified[0] <= _T_127 @[fifo_queue_chisel.scala 51:37]
    node _T_128 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_128 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_131 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_132 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_133 = and(_T_131, _T_132) @[fifo_queue_chisel.scala 57:59]
      when _T_133 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_135 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_135 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_138 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_138 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[0] <= entry_vec[0] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[0] <= entry_valid_vec[0] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_140 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_141 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_143 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_144 = and(_T_141, _T_143) @[fifo_queue_chisel.scala 50:94]
    node _T_145 = or(_T_140, _T_144) @[fifo_queue_chisel.scala 50:58]
    node _T_146 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_147 = and(_T_145, _T_146) @[fifo_queue_chisel.scala 50:122]
    node _T_148 = and(_T_147, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_150 = eq(UInt<1>("h01"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_151 = and(_T_148, _T_150) @[fifo_queue_chisel.scala 50:165]
    write_qualified[1] <= _T_151 @[fifo_queue_chisel.scala 50:38]
    node _T_152 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_153 = and(_T_152, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_154 = and(_T_153, entry_valid_vec[1]) @[fifo_queue_chisel.scala 51:75]
    node _T_156 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_157 = and(_T_154, _T_156) @[fifo_queue_chisel.scala 51:98]
    read_qualified[1] <= _T_157 @[fifo_queue_chisel.scala 51:37]
    node _T_158 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_158 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_161 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_162 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_163 = and(_T_161, _T_162) @[fifo_queue_chisel.scala 57:59]
      when _T_163 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_165 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_165 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_168 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_168 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[1] <= entry_vec[1] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[1] <= entry_valid_vec[1] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_170 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 76:21]
    when _T_170 : @[fifo_queue_chisel.scala 76:29]
      write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 77:27]
      issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 78:35]
      read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 79:26]
      request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 80:33]
      request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 81:39]
      skip @[fifo_queue_chisel.scala 76:29]
    else : @[fifo_queue_chisel.scala 82:22]
      node _T_176 = cat(write_qualified[1], write_qualified[0]) @[fifo_queue_chisel.scala 83:39]
      node _T_178 = neq(_T_176, UInt<1>("h00")) @[fifo_queue_chisel.scala 83:46]
      when _T_178 : @[fifo_queue_chisel.scala 83:51]
        node _T_181 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 85:50]
        node _T_183 = sub(_T_181, UInt<1>("h01")) @[fifo_queue_chisel.scala 85:79]
        node _T_184 = asUInt(_T_183) @[fifo_queue_chisel.scala 85:79]
        node _T_185 = tail(_T_184, 1) @[fifo_queue_chisel.scala 85:79]
        node _T_186 = eq(write_ptr, _T_185) @[fifo_queue_chisel.scala 85:41]
        when _T_186 : @[fifo_queue_chisel.scala 85:87]
          write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 86:43]
          skip @[fifo_queue_chisel.scala 85:87]
        else : @[fifo_queue_chisel.scala 87:38]
          node _T_189 = add(write_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 88:56]
          node _T_190 = tail(_T_189, 1) @[fifo_queue_chisel.scala 88:56]
          write_ptr <= _T_190 @[fifo_queue_chisel.scala 88:43]
          skip @[fifo_queue_chisel.scala 87:38]
        issue_ack_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 91:43]
        skip @[fifo_queue_chisel.scala 83:51]
      else : @[fifo_queue_chisel.scala 92:30]
        write_ptr <= write_ptr @[fifo_queue_chisel.scala 93:35]
        issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 94:43]
        skip @[fifo_queue_chisel.scala 92:30]
      node _T_193 = cat(read_qualified[1], read_qualified[0]) @[fifo_queue_chisel.scala 97:38]
      node _T_195 = neq(_T_193, UInt<1>("h00")) @[fifo_queue_chisel.scala 97:45]
      when _T_195 : @[fifo_queue_chisel.scala 97:50]
        node _T_198 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 98:49]
        node _T_200 = sub(_T_198, UInt<1>("h01")) @[fifo_queue_chisel.scala 98:78]
        node _T_201 = asUInt(_T_200) @[fifo_queue_chisel.scala 98:78]
        node _T_202 = tail(_T_201, 1) @[fifo_queue_chisel.scala 98:78]
        node _T_203 = eq(read_ptr, _T_202) @[fifo_queue_chisel.scala 98:40]
        when _T_203 : @[fifo_queue_chisel.scala 98:86]
          read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 99:42]
          skip @[fifo_queue_chisel.scala 98:86]
        else : @[fifo_queue_chisel.scala 100:38]
          node _T_206 = add(read_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 101:54]
          node _T_207 = tail(_T_206, 1) @[fifo_queue_chisel.scala 101:54]
          read_ptr <= _T_207 @[fifo_queue_chisel.scala 101:42]
          skip @[fifo_queue_chisel.scala 100:38]
        request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 103:41]
        request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 104:47]
        skip @[fifo_queue_chisel.scala 97:50]
      else : @[fifo_queue_chisel.scala 105:64]
        node _T_213 = bits(entry_valid_vec[read_ptr], 0, 0) @[fifo_queue_chisel.scala 105:56]
        when _T_213 : @[fifo_queue_chisel.scala 105:64]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 106:34]
          request_out_reg <= entry_vec[read_ptr] @[fifo_queue_chisel.scala 107:41]
          request_valid_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 108:47]
          skip @[fifo_queue_chisel.scala 105:64]
        else : @[fifo_queue_chisel.scala 109:30]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 110:34]
          request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 111:41]
          request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 112:47]
          skip @[fifo_queue_chisel.scala 109:30]
      skip @[fifo_queue_chisel.scala 82:22]
    io.issue_ack_out <= issue_ack_out_reg @[fifo_queue_chisel.scala 116:26]
    io.request_out <= request_out_reg @[fifo_queue_chisel.scala 117:24]
    io.request_valid_out <= request_valid_out_reg @[fifo_queue_chisel.scala 118:30]
    
  module fifo_queue_chisel_9 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {is_empty_out : UInt<1>, is_full_out : UInt<1>, flip request_in : UInt<81>, flip request_valid_in : UInt<1>, issue_ack_out : UInt<1>, request_out : UInt<81>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg issue_ack_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 27:40]
    reg request_out_reg : UInt<81>, clock with : (reset => (reset, UInt<81>("h00"))) @[fifo_queue_chisel.scala 28:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 29:44]
    wire write_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 31:35]
    wire read_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 32:34]
    reg write_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 37:32]
    reg read_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 38:31]
    wire _T_50 : UInt<81>[2] @[fifo_queue_chisel.scala 40:40]
    _T_50[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    _T_50[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    reg entry_vec : UInt<81>[2], clock with : (reset => (reset, _T_50)) @[fifo_queue_chisel.scala 40:32]
    wire _T_78 : UInt<1>[2] @[fifo_queue_chisel.scala 41:46]
    _T_78[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    _T_78[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    reg entry_valid_vec : UInt<1>[2], clock with : (reset => (reset, _T_78)) @[fifo_queue_chisel.scala 41:38]
    node _T_101 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 44:43]
    node _T_102 = not(_T_101) @[fifo_queue_chisel.scala 44:50]
    node _T_104 = eq(_T_102, UInt<1>("h00")) @[fifo_queue_chisel.scala 44:50]
    io.is_full_out <= _T_104 @[fifo_queue_chisel.scala 44:24]
    node _T_105 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 45:47]
    node _T_106 = not(_T_105) @[fifo_queue_chisel.scala 45:29]
    node _T_107 = not(_T_106) @[fifo_queue_chisel.scala 45:56]
    node _T_109 = eq(_T_107, UInt<1>("h00")) @[fifo_queue_chisel.scala 45:56]
    io.is_empty_out <= _T_109 @[fifo_queue_chisel.scala 45:25]
    node _T_110 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_111 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_113 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_114 = and(_T_111, _T_113) @[fifo_queue_chisel.scala 50:94]
    node _T_115 = or(_T_110, _T_114) @[fifo_queue_chisel.scala 50:58]
    node _T_116 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_117 = and(_T_115, _T_116) @[fifo_queue_chisel.scala 50:122]
    node _T_118 = and(_T_117, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_120 = eq(UInt<1>("h00"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_121 = and(_T_118, _T_120) @[fifo_queue_chisel.scala 50:165]
    write_qualified[0] <= _T_121 @[fifo_queue_chisel.scala 50:38]
    node _T_122 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_123 = and(_T_122, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_124 = and(_T_123, entry_valid_vec[0]) @[fifo_queue_chisel.scala 51:75]
    node _T_126 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_127 = and(_T_124, _T_126) @[fifo_queue_chisel.scala 51:98]
    read_qualified[0] <= _T_127 @[fifo_queue_chisel.scala 51:37]
    node _T_128 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_128 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_131 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_132 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_133 = and(_T_131, _T_132) @[fifo_queue_chisel.scala 57:59]
      when _T_133 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_135 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_135 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_138 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_138 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[0] <= entry_vec[0] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[0] <= entry_valid_vec[0] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_140 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_141 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_143 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_144 = and(_T_141, _T_143) @[fifo_queue_chisel.scala 50:94]
    node _T_145 = or(_T_140, _T_144) @[fifo_queue_chisel.scala 50:58]
    node _T_146 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_147 = and(_T_145, _T_146) @[fifo_queue_chisel.scala 50:122]
    node _T_148 = and(_T_147, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_150 = eq(UInt<1>("h01"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_151 = and(_T_148, _T_150) @[fifo_queue_chisel.scala 50:165]
    write_qualified[1] <= _T_151 @[fifo_queue_chisel.scala 50:38]
    node _T_152 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_153 = and(_T_152, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_154 = and(_T_153, entry_valid_vec[1]) @[fifo_queue_chisel.scala 51:75]
    node _T_156 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_157 = and(_T_154, _T_156) @[fifo_queue_chisel.scala 51:98]
    read_qualified[1] <= _T_157 @[fifo_queue_chisel.scala 51:37]
    node _T_158 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_158 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_161 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_162 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_163 = and(_T_161, _T_162) @[fifo_queue_chisel.scala 57:59]
      when _T_163 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_165 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_165 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_168 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_168 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[1] <= entry_vec[1] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[1] <= entry_valid_vec[1] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_170 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 76:21]
    when _T_170 : @[fifo_queue_chisel.scala 76:29]
      write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 77:27]
      issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 78:35]
      read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 79:26]
      request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 80:33]
      request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 81:39]
      skip @[fifo_queue_chisel.scala 76:29]
    else : @[fifo_queue_chisel.scala 82:22]
      node _T_176 = cat(write_qualified[1], write_qualified[0]) @[fifo_queue_chisel.scala 83:39]
      node _T_178 = neq(_T_176, UInt<1>("h00")) @[fifo_queue_chisel.scala 83:46]
      when _T_178 : @[fifo_queue_chisel.scala 83:51]
        node _T_181 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 85:50]
        node _T_183 = sub(_T_181, UInt<1>("h01")) @[fifo_queue_chisel.scala 85:79]
        node _T_184 = asUInt(_T_183) @[fifo_queue_chisel.scala 85:79]
        node _T_185 = tail(_T_184, 1) @[fifo_queue_chisel.scala 85:79]
        node _T_186 = eq(write_ptr, _T_185) @[fifo_queue_chisel.scala 85:41]
        when _T_186 : @[fifo_queue_chisel.scala 85:87]
          write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 86:43]
          skip @[fifo_queue_chisel.scala 85:87]
        else : @[fifo_queue_chisel.scala 87:38]
          node _T_189 = add(write_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 88:56]
          node _T_190 = tail(_T_189, 1) @[fifo_queue_chisel.scala 88:56]
          write_ptr <= _T_190 @[fifo_queue_chisel.scala 88:43]
          skip @[fifo_queue_chisel.scala 87:38]
        issue_ack_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 91:43]
        skip @[fifo_queue_chisel.scala 83:51]
      else : @[fifo_queue_chisel.scala 92:30]
        write_ptr <= write_ptr @[fifo_queue_chisel.scala 93:35]
        issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 94:43]
        skip @[fifo_queue_chisel.scala 92:30]
      node _T_193 = cat(read_qualified[1], read_qualified[0]) @[fifo_queue_chisel.scala 97:38]
      node _T_195 = neq(_T_193, UInt<1>("h00")) @[fifo_queue_chisel.scala 97:45]
      when _T_195 : @[fifo_queue_chisel.scala 97:50]
        node _T_198 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 98:49]
        node _T_200 = sub(_T_198, UInt<1>("h01")) @[fifo_queue_chisel.scala 98:78]
        node _T_201 = asUInt(_T_200) @[fifo_queue_chisel.scala 98:78]
        node _T_202 = tail(_T_201, 1) @[fifo_queue_chisel.scala 98:78]
        node _T_203 = eq(read_ptr, _T_202) @[fifo_queue_chisel.scala 98:40]
        when _T_203 : @[fifo_queue_chisel.scala 98:86]
          read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 99:42]
          skip @[fifo_queue_chisel.scala 98:86]
        else : @[fifo_queue_chisel.scala 100:38]
          node _T_206 = add(read_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 101:54]
          node _T_207 = tail(_T_206, 1) @[fifo_queue_chisel.scala 101:54]
          read_ptr <= _T_207 @[fifo_queue_chisel.scala 101:42]
          skip @[fifo_queue_chisel.scala 100:38]
        request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 103:41]
        request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 104:47]
        skip @[fifo_queue_chisel.scala 97:50]
      else : @[fifo_queue_chisel.scala 105:64]
        node _T_213 = bits(entry_valid_vec[read_ptr], 0, 0) @[fifo_queue_chisel.scala 105:56]
        when _T_213 : @[fifo_queue_chisel.scala 105:64]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 106:34]
          request_out_reg <= entry_vec[read_ptr] @[fifo_queue_chisel.scala 107:41]
          request_valid_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 108:47]
          skip @[fifo_queue_chisel.scala 105:64]
        else : @[fifo_queue_chisel.scala 109:30]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 110:34]
          request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 111:41]
          request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 112:47]
          skip @[fifo_queue_chisel.scala 109:30]
      skip @[fifo_queue_chisel.scala 82:22]
    io.issue_ack_out <= issue_ack_out_reg @[fifo_queue_chisel.scala 116:26]
    io.request_out <= request_out_reg @[fifo_queue_chisel.scala 117:24]
    io.request_valid_out <= request_valid_out_reg @[fifo_queue_chisel.scala 118:30]
    
  module priority_arbiter_chisel_3 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip request_flatted_in : UInt<160>, flip request_valid_flatted_in : UInt<2>, flip request_critical_flatted_in : UInt<2>, issue_ack_out : UInt<2>, request_out : UInt<80>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg request_out_reg : UInt<80>, clock with : (reset => (reset, UInt<80>("h00"))) @[priority_arbiter_chisel.scala 45:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[priority_arbiter_chisel.scala 46:44]
    wire issue_ack_out_vec : UInt<1>[2] @[priority_arbiter_chisel.scala 47:37]
    wire request_packed_in : UInt<80>[2] @[priority_arbiter_chisel.scala 51:37]
    wire arbiter_ack_flatted_to_request_queue : UInt<1>[2] @[priority_arbiter_chisel.scala 52:56]
    wire request_packed_from_request_queue : UInt<80>[2] @[priority_arbiter_chisel.scala 53:53]
    wire request_valid_flatted_from_request_queue : UInt<1>[2] @[priority_arbiter_chisel.scala 54:60]
    wire request_queue_full : UInt<1>[2] @[priority_arbiter_chisel.scala 55:38]
    wire request_critical_flatted_from_request_queue : UInt<1>[2] @[priority_arbiter_chisel.scala 56:63]
    node _T_72 = bits(io.request_flatted_in, 79, 0) @[priority_arbiter_chisel.scala 59:74]
    request_packed_in[0] <= _T_72 @[priority_arbiter_chisel.scala 59:50]
    inst fifo_queue_chisel of fifo_queue_chisel_8 @[priority_arbiter_chisel.scala 61:43]
    fifo_queue_chisel.clock <= clock
    fifo_queue_chisel.reset <= reset
    request_queue_full[0] <= fifo_queue_chisel.io.is_full_out @[priority_arbiter_chisel.scala 65:51]
    node _T_73 = bits(io.request_critical_flatted_in, 0, 0) @[priority_arbiter_chisel.scala 66:82]
    node _T_74 = cat(_T_73, request_packed_in[0]) @[Cat.scala 30:58]
    fifo_queue_chisel.io.request_in <= _T_74 @[priority_arbiter_chisel.scala 66:45]
    node _T_75 = bits(io.request_valid_flatted_in, 0, 0) @[priority_arbiter_chisel.scala 67:81]
    fifo_queue_chisel.io.request_valid_in <= _T_75 @[priority_arbiter_chisel.scala 67:51]
    issue_ack_out_vec[0] <= fifo_queue_chisel.io.issue_ack_out @[priority_arbiter_chisel.scala 68:50]
    node _T_76 = bits(fifo_queue_chisel.io.request_out, 80, 80) @[priority_arbiter_chisel.scala 70:107]
    request_critical_flatted_from_request_queue[0] <= _T_76 @[priority_arbiter_chisel.scala 70:76]
    node _T_77 = bits(fifo_queue_chisel.io.request_out, 79, 0) @[priority_arbiter_chisel.scala 71:97]
    request_packed_from_request_queue[0] <= _T_77 @[priority_arbiter_chisel.scala 71:66]
    request_valid_flatted_from_request_queue[0] <= fifo_queue_chisel.io.request_valid_out @[priority_arbiter_chisel.scala 73:73]
    fifo_queue_chisel.io.issue_ack_in <= arbiter_ack_flatted_to_request_queue[0] @[priority_arbiter_chisel.scala 74:47]
    node _T_78 = bits(io.request_flatted_in, 159, 80) @[priority_arbiter_chisel.scala 59:74]
    request_packed_in[1] <= _T_78 @[priority_arbiter_chisel.scala 59:50]
    inst fifo_queue_chisel_1 of fifo_queue_chisel_9 @[priority_arbiter_chisel.scala 61:43]
    fifo_queue_chisel_1.clock <= clock
    fifo_queue_chisel_1.reset <= reset
    request_queue_full[1] <= fifo_queue_chisel_1.io.is_full_out @[priority_arbiter_chisel.scala 65:51]
    node _T_79 = bits(io.request_critical_flatted_in, 1, 1) @[priority_arbiter_chisel.scala 66:82]
    node _T_80 = cat(_T_79, request_packed_in[1]) @[Cat.scala 30:58]
    fifo_queue_chisel_1.io.request_in <= _T_80 @[priority_arbiter_chisel.scala 66:45]
    node _T_81 = bits(io.request_valid_flatted_in, 1, 1) @[priority_arbiter_chisel.scala 67:81]
    fifo_queue_chisel_1.io.request_valid_in <= _T_81 @[priority_arbiter_chisel.scala 67:51]
    issue_ack_out_vec[1] <= fifo_queue_chisel_1.io.issue_ack_out @[priority_arbiter_chisel.scala 68:50]
    node _T_82 = bits(fifo_queue_chisel_1.io.request_out, 80, 80) @[priority_arbiter_chisel.scala 70:107]
    request_critical_flatted_from_request_queue[1] <= _T_82 @[priority_arbiter_chisel.scala 70:76]
    node _T_83 = bits(fifo_queue_chisel_1.io.request_out, 79, 0) @[priority_arbiter_chisel.scala 71:97]
    request_packed_from_request_queue[1] <= _T_83 @[priority_arbiter_chisel.scala 71:66]
    request_valid_flatted_from_request_queue[1] <= fifo_queue_chisel_1.io.request_valid_out @[priority_arbiter_chisel.scala 73:73]
    fifo_queue_chisel_1.io.issue_ack_in <= arbiter_ack_flatted_to_request_queue[1] @[priority_arbiter_chisel.scala 74:47]
    wire request_critical_final : UInt<2> @[priority_arbiter_chisel.scala 77:42]
    node _T_85 = cat(request_critical_flatted_from_request_queue[1], request_critical_flatted_from_request_queue[0]) @[priority_arbiter_chisel.scala 78:79]
    node _T_86 = cat(request_queue_full[1], request_queue_full[0]) @[priority_arbiter_chisel.scala 78:107]
    node _T_87 = or(_T_85, _T_86) @[priority_arbiter_chisel.scala 78:86]
    request_critical_final <= _T_87 @[priority_arbiter_chisel.scala 78:32]
    reg last_send_index : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[priority_arbiter_chisel.scala 79:38]
    wire request_valid_flatted_shift_left : UInt<2> @[priority_arbiter_chisel.scala 82:52]
    wire request_critical_flatted_shift_left : UInt<2> @[priority_arbiter_chisel.scala 83:55]
    node _T_92 = cat(request_valid_flatted_from_request_queue[1], request_valid_flatted_from_request_queue[0]) @[priority_arbiter_chisel.scala 84:87]
    node _T_94 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 84:114]
    node _T_95 = tail(_T_94, 1) @[priority_arbiter_chisel.scala 84:114]
    node _T_96 = dshr(_T_92, _T_95) @[priority_arbiter_chisel.scala 84:94]
    node _T_97 = cat(request_valid_flatted_from_request_queue[1], request_valid_flatted_from_request_queue[0]) @[priority_arbiter_chisel.scala 85:123]
    node _T_99 = sub(UInt<2>("h02"), last_send_index) @[priority_arbiter_chisel.scala 85:148]
    node _T_100 = asUInt(_T_99) @[priority_arbiter_chisel.scala 85:148]
    node _T_101 = tail(_T_100, 1) @[priority_arbiter_chisel.scala 85:148]
    node _T_103 = sub(_T_101, UInt<1>("h01")) @[priority_arbiter_chisel.scala 85:166]
    node _T_104 = asUInt(_T_103) @[priority_arbiter_chisel.scala 85:166]
    node _T_105 = tail(_T_104, 1) @[priority_arbiter_chisel.scala 85:166]
    node _T_106 = dshl(_T_97, _T_105) @[priority_arbiter_chisel.scala 85:130]
    node _T_107 = or(_T_96, _T_106) @[priority_arbiter_chisel.scala 84:122]
    request_valid_flatted_shift_left <= _T_107 @[priority_arbiter_chisel.scala 84:42]
    node _T_109 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 86:92]
    node _T_110 = tail(_T_109, 1) @[priority_arbiter_chisel.scala 86:92]
    node _T_111 = dshr(request_critical_final, _T_110) @[priority_arbiter_chisel.scala 86:72]
    node _T_113 = sub(UInt<2>("h02"), last_send_index) @[priority_arbiter_chisel.scala 87:126]
    node _T_114 = asUInt(_T_113) @[priority_arbiter_chisel.scala 87:126]
    node _T_115 = tail(_T_114, 1) @[priority_arbiter_chisel.scala 87:126]
    node _T_117 = sub(_T_115, UInt<1>("h01")) @[priority_arbiter_chisel.scala 87:144]
    node _T_118 = asUInt(_T_117) @[priority_arbiter_chisel.scala 87:144]
    node _T_119 = tail(_T_118, 1) @[priority_arbiter_chisel.scala 87:144]
    node _T_120 = dshl(request_critical_final, _T_119) @[priority_arbiter_chisel.scala 87:108]
    node _T_121 = or(_T_111, _T_120) @[priority_arbiter_chisel.scala 86:100]
    request_critical_flatted_shift_left <= _T_121 @[priority_arbiter_chisel.scala 86:45]
    wire valid_sel : UInt<1>
    valid_sel <= UInt<1>("h00")
    valid_sel <= UInt<1>("h00") @[priority_arbiter_chisel.scala 91:19]
    node _T_125 = bits(request_valid_flatted_shift_left, 1, 1) @[priority_arbiter_chisel.scala 94:55]
    when _T_125 : @[priority_arbiter_chisel.scala 94:75]
      node _T_127 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 95:47]
      node _T_128 = tail(_T_127, 1) @[priority_arbiter_chisel.scala 95:47]
      node _T_130 = add(_T_128, UInt<1>("h01")) @[priority_arbiter_chisel.scala 95:68]
      node _T_131 = tail(_T_130, 1) @[priority_arbiter_chisel.scala 95:68]
      node _T_133 = geq(_T_131, UInt<2>("h02")) @[priority_arbiter_chisel.scala 95:74]
      when _T_133 : @[priority_arbiter_chisel.scala 95:92]
        node _T_135 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 96:62]
        node _T_136 = tail(_T_135, 1) @[priority_arbiter_chisel.scala 96:62]
        node _T_138 = add(_T_136, UInt<1>("h01")) @[priority_arbiter_chisel.scala 96:83]
        node _T_139 = tail(_T_138, 1) @[priority_arbiter_chisel.scala 96:83]
        node _T_141 = sub(_T_139, UInt<2>("h02")) @[priority_arbiter_chisel.scala 96:89]
        node _T_142 = asUInt(_T_141) @[priority_arbiter_chisel.scala 96:89]
        node _T_143 = tail(_T_142, 1) @[priority_arbiter_chisel.scala 96:89]
        valid_sel <= _T_143 @[priority_arbiter_chisel.scala 96:43]
        skip @[priority_arbiter_chisel.scala 95:92]
      else : @[priority_arbiter_chisel.scala 97:38]
        node _T_145 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 98:62]
        node _T_146 = tail(_T_145, 1) @[priority_arbiter_chisel.scala 98:62]
        node _T_148 = add(_T_146, UInt<1>("h01")) @[priority_arbiter_chisel.scala 98:83]
        node _T_149 = tail(_T_148, 1) @[priority_arbiter_chisel.scala 98:83]
        valid_sel <= _T_149 @[priority_arbiter_chisel.scala 98:43]
        skip @[priority_arbiter_chisel.scala 97:38]
      skip @[priority_arbiter_chisel.scala 94:75]
    node _T_150 = bits(request_valid_flatted_shift_left, 0, 0) @[priority_arbiter_chisel.scala 94:55]
    when _T_150 : @[priority_arbiter_chisel.scala 94:75]
      node _T_152 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 95:47]
      node _T_153 = tail(_T_152, 1) @[priority_arbiter_chisel.scala 95:47]
      node _T_155 = add(_T_153, UInt<1>("h01")) @[priority_arbiter_chisel.scala 95:68]
      node _T_156 = tail(_T_155, 1) @[priority_arbiter_chisel.scala 95:68]
      node _T_158 = geq(_T_156, UInt<2>("h02")) @[priority_arbiter_chisel.scala 95:74]
      when _T_158 : @[priority_arbiter_chisel.scala 95:92]
        node _T_160 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 96:62]
        node _T_161 = tail(_T_160, 1) @[priority_arbiter_chisel.scala 96:62]
        node _T_163 = add(_T_161, UInt<1>("h01")) @[priority_arbiter_chisel.scala 96:83]
        node _T_164 = tail(_T_163, 1) @[priority_arbiter_chisel.scala 96:83]
        node _T_166 = sub(_T_164, UInt<2>("h02")) @[priority_arbiter_chisel.scala 96:89]
        node _T_167 = asUInt(_T_166) @[priority_arbiter_chisel.scala 96:89]
        node _T_168 = tail(_T_167, 1) @[priority_arbiter_chisel.scala 96:89]
        valid_sel <= _T_168 @[priority_arbiter_chisel.scala 96:43]
        skip @[priority_arbiter_chisel.scala 95:92]
      else : @[priority_arbiter_chisel.scala 97:38]
        node _T_170 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 98:62]
        node _T_171 = tail(_T_170, 1) @[priority_arbiter_chisel.scala 98:62]
        node _T_173 = add(_T_171, UInt<1>("h01")) @[priority_arbiter_chisel.scala 98:83]
        node _T_174 = tail(_T_173, 1) @[priority_arbiter_chisel.scala 98:83]
        valid_sel <= _T_174 @[priority_arbiter_chisel.scala 98:43]
        skip @[priority_arbiter_chisel.scala 97:38]
      skip @[priority_arbiter_chisel.scala 94:75]
    wire critical_sel : UInt<1>
    critical_sel <= UInt<1>("h00")
    critical_sel <= UInt<1>("h00") @[priority_arbiter_chisel.scala 105:22]
    node _T_178 = bits(request_critical_flatted_shift_left, 1, 1) @[priority_arbiter_chisel.scala 108:58]
    node _T_179 = bits(request_valid_flatted_shift_left, 1, 1) @[priority_arbiter_chisel.scala 108:115]
    node _T_180 = and(_T_178, _T_179) @[priority_arbiter_chisel.scala 108:80]
    when _T_180 : @[priority_arbiter_chisel.scala 108:138]
      node _T_182 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 109:47]
      node _T_183 = tail(_T_182, 1) @[priority_arbiter_chisel.scala 109:47]
      node _T_185 = add(_T_183, UInt<1>("h01")) @[priority_arbiter_chisel.scala 109:71]
      node _T_186 = tail(_T_185, 1) @[priority_arbiter_chisel.scala 109:71]
      node _T_188 = geq(_T_186, UInt<2>("h02")) @[priority_arbiter_chisel.scala 109:77]
      when _T_188 : @[priority_arbiter_chisel.scala 109:95]
        node _T_190 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 110:65]
        node _T_191 = tail(_T_190, 1) @[priority_arbiter_chisel.scala 110:65]
        node _T_193 = add(_T_191, UInt<1>("h01")) @[priority_arbiter_chisel.scala 110:89]
        node _T_194 = tail(_T_193, 1) @[priority_arbiter_chisel.scala 110:89]
        node _T_196 = sub(_T_194, UInt<2>("h02")) @[priority_arbiter_chisel.scala 110:95]
        node _T_197 = asUInt(_T_196) @[priority_arbiter_chisel.scala 110:95]
        node _T_198 = tail(_T_197, 1) @[priority_arbiter_chisel.scala 110:95]
        critical_sel <= _T_198 @[priority_arbiter_chisel.scala 110:46]
        skip @[priority_arbiter_chisel.scala 109:95]
      else : @[priority_arbiter_chisel.scala 111:38]
        node _T_200 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 112:65]
        node _T_201 = tail(_T_200, 1) @[priority_arbiter_chisel.scala 112:65]
        node _T_203 = add(_T_201, UInt<1>("h01")) @[priority_arbiter_chisel.scala 112:89]
        node _T_204 = tail(_T_203, 1) @[priority_arbiter_chisel.scala 112:89]
        critical_sel <= _T_204 @[priority_arbiter_chisel.scala 112:46]
        skip @[priority_arbiter_chisel.scala 111:38]
      skip @[priority_arbiter_chisel.scala 108:138]
    node _T_205 = bits(request_critical_flatted_shift_left, 0, 0) @[priority_arbiter_chisel.scala 108:58]
    node _T_206 = bits(request_valid_flatted_shift_left, 0, 0) @[priority_arbiter_chisel.scala 108:115]
    node _T_207 = and(_T_205, _T_206) @[priority_arbiter_chisel.scala 108:80]
    when _T_207 : @[priority_arbiter_chisel.scala 108:138]
      node _T_209 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 109:47]
      node _T_210 = tail(_T_209, 1) @[priority_arbiter_chisel.scala 109:47]
      node _T_212 = add(_T_210, UInt<1>("h01")) @[priority_arbiter_chisel.scala 109:71]
      node _T_213 = tail(_T_212, 1) @[priority_arbiter_chisel.scala 109:71]
      node _T_215 = geq(_T_213, UInt<2>("h02")) @[priority_arbiter_chisel.scala 109:77]
      when _T_215 : @[priority_arbiter_chisel.scala 109:95]
        node _T_217 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 110:65]
        node _T_218 = tail(_T_217, 1) @[priority_arbiter_chisel.scala 110:65]
        node _T_220 = add(_T_218, UInt<1>("h01")) @[priority_arbiter_chisel.scala 110:89]
        node _T_221 = tail(_T_220, 1) @[priority_arbiter_chisel.scala 110:89]
        node _T_223 = sub(_T_221, UInt<2>("h02")) @[priority_arbiter_chisel.scala 110:95]
        node _T_224 = asUInt(_T_223) @[priority_arbiter_chisel.scala 110:95]
        node _T_225 = tail(_T_224, 1) @[priority_arbiter_chisel.scala 110:95]
        critical_sel <= _T_225 @[priority_arbiter_chisel.scala 110:46]
        skip @[priority_arbiter_chisel.scala 109:95]
      else : @[priority_arbiter_chisel.scala 111:38]
        node _T_227 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 112:65]
        node _T_228 = tail(_T_227, 1) @[priority_arbiter_chisel.scala 112:65]
        node _T_230 = add(_T_228, UInt<1>("h01")) @[priority_arbiter_chisel.scala 112:89]
        node _T_231 = tail(_T_230, 1) @[priority_arbiter_chisel.scala 112:89]
        critical_sel <= _T_231 @[priority_arbiter_chisel.scala 112:46]
        skip @[priority_arbiter_chisel.scala 111:38]
      skip @[priority_arbiter_chisel.scala 108:138]
    wire valid_mask : UInt<1>[2] @[priority_arbiter_chisel.scala 119:30]
    wire critical_mask : UInt<1>[2] @[priority_arbiter_chisel.scala 120:33]
    node _T_247 = eq(valid_sel, UInt<1>("h00")) @[priority_arbiter_chisel.scala 122:33]
    when _T_247 : @[priority_arbiter_chisel.scala 122:54]
      valid_mask[0] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 123:51]
      skip @[priority_arbiter_chisel.scala 122:54]
    else : @[priority_arbiter_chisel.scala 124:30]
      valid_mask[0] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 125:51]
      skip @[priority_arbiter_chisel.scala 124:30]
    node _T_251 = eq(critical_sel, UInt<1>("h00")) @[priority_arbiter_chisel.scala 127:36]
    when _T_251 : @[priority_arbiter_chisel.scala 127:57]
      critical_mask[0] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 128:54]
      skip @[priority_arbiter_chisel.scala 127:57]
    else : @[priority_arbiter_chisel.scala 129:30]
      critical_mask[0] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 130:54]
      skip @[priority_arbiter_chisel.scala 129:30]
    node _T_255 = eq(valid_sel, UInt<1>("h01")) @[priority_arbiter_chisel.scala 122:33]
    when _T_255 : @[priority_arbiter_chisel.scala 122:54]
      valid_mask[1] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 123:51]
      skip @[priority_arbiter_chisel.scala 122:54]
    else : @[priority_arbiter_chisel.scala 124:30]
      valid_mask[1] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 125:51]
      skip @[priority_arbiter_chisel.scala 124:30]
    node _T_259 = eq(critical_sel, UInt<1>("h01")) @[priority_arbiter_chisel.scala 127:36]
    when _T_259 : @[priority_arbiter_chisel.scala 127:57]
      critical_mask[1] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 128:54]
      skip @[priority_arbiter_chisel.scala 127:57]
    else : @[priority_arbiter_chisel.scala 129:30]
      critical_mask[1] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 130:54]
      skip @[priority_arbiter_chisel.scala 129:30]
    node _T_263 = eq(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 136:59]
    node _T_264 = and(io.issue_ack_in, _T_263) @[priority_arbiter_chisel.scala 136:40]
    node _T_265 = bits(_T_264, 0, 0) @[priority_arbiter_chisel.scala 136:81]
    when _T_265 : @[priority_arbiter_chisel.scala 136:89]
      arbiter_ack_flatted_to_request_queue[0] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 137:77]
      skip @[priority_arbiter_chisel.scala 136:89]
    else : @[priority_arbiter_chisel.scala 138:30]
      arbiter_ack_flatted_to_request_queue[0] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 139:77]
      skip @[priority_arbiter_chisel.scala 138:30]
    node _T_269 = eq(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 136:59]
    node _T_270 = and(io.issue_ack_in, _T_269) @[priority_arbiter_chisel.scala 136:40]
    node _T_271 = bits(_T_270, 0, 0) @[priority_arbiter_chisel.scala 136:81]
    when _T_271 : @[priority_arbiter_chisel.scala 136:89]
      arbiter_ack_flatted_to_request_queue[1] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 137:77]
      skip @[priority_arbiter_chisel.scala 136:89]
    else : @[priority_arbiter_chisel.scala 138:30]
      arbiter_ack_flatted_to_request_queue[1] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 139:77]
      skip @[priority_arbiter_chisel.scala 138:30]
    node _T_274 = bits(reset, 0, 0) @[priority_arbiter_chisel.scala 145:21]
    when _T_274 : @[priority_arbiter_chisel.scala 145:29]
      request_out_reg <= UInt<80>("h00") @[priority_arbiter_chisel.scala 146:33]
      request_valid_out_reg <= UInt<1>("h00") @[priority_arbiter_chisel.scala 147:39]
      last_send_index <= UInt<1>("h00") @[priority_arbiter_chisel.scala 148:33]
      skip @[priority_arbiter_chisel.scala 145:29]
    else : @[priority_arbiter_chisel.scala 149:101]
      node _T_278 = and(io.issue_ack_in, request_valid_out_reg) @[priority_arbiter_chisel.scala 149:40]
      node _T_279 = not(request_valid_out_reg) @[priority_arbiter_chisel.scala 149:68]
      node _T_280 = or(_T_278, _T_279) @[priority_arbiter_chisel.scala 149:65]
      node _T_281 = bits(_T_280, 0, 0) @[priority_arbiter_chisel.scala 149:93]
      when _T_281 : @[priority_arbiter_chisel.scala 149:101]
        node _T_282 = dshr(request_critical_final, critical_sel) @[priority_arbiter_chisel.scala 150:46]
        node _T_283 = bits(_T_282, 0, 0) @[priority_arbiter_chisel.scala 150:46]
        node _T_285 = and(_T_283, request_valid_flatted_from_request_queue[critical_sel]) @[priority_arbiter_chisel.scala 150:61]
        node _T_286 = neq(critical_sel, last_send_index) @[priority_arbiter_chisel.scala 151:49]
        node _T_287 = and(_T_286, request_valid_out_reg) @[priority_arbiter_chisel.scala 151:69]
        node _T_288 = not(request_valid_out_reg) @[priority_arbiter_chisel.scala 151:98]
        node _T_289 = or(_T_287, _T_288) @[priority_arbiter_chisel.scala 151:95]
        node _T_290 = and(_T_285, _T_289) @[priority_arbiter_chisel.scala 150:118]
        node _T_291 = bits(_T_290, 0, 0) @[priority_arbiter_chisel.scala 151:124]
        when _T_291 : @[priority_arbiter_chisel.scala 151:132]
          request_out_reg <= request_packed_from_request_queue[critical_sel] @[priority_arbiter_chisel.scala 152:41]
          request_valid_out_reg <= UInt<1>("h01") @[priority_arbiter_chisel.scala 153:47]
          last_send_index <= critical_sel @[priority_arbiter_chisel.scala 154:41]
          skip @[priority_arbiter_chisel.scala 151:132]
        else : @[priority_arbiter_chisel.scala 156:129]
          node _T_295 = neq(valid_sel, last_send_index) @[priority_arbiter_chisel.scala 156:46]
          node _T_296 = and(_T_295, request_valid_out_reg) @[priority_arbiter_chisel.scala 156:66]
          node _T_297 = not(request_valid_out_reg) @[priority_arbiter_chisel.scala 156:95]
          node _T_298 = or(_T_296, _T_297) @[priority_arbiter_chisel.scala 156:92]
          node _T_299 = and(request_valid_flatted_from_request_queue[valid_sel], _T_298) @[priority_arbiter_chisel.scala 155:83]
          node _T_300 = bits(_T_299, 0, 0) @[priority_arbiter_chisel.scala 156:121]
          when _T_300 : @[priority_arbiter_chisel.scala 156:129]
            request_out_reg <= request_packed_from_request_queue[valid_sel] @[priority_arbiter_chisel.scala 157:41]
            request_valid_out_reg <= UInt<1>("h01") @[priority_arbiter_chisel.scala 158:47]
            last_send_index <= valid_sel @[priority_arbiter_chisel.scala 159:41]
            skip @[priority_arbiter_chisel.scala 156:129]
          else : @[priority_arbiter_chisel.scala 160:30]
            request_out_reg <= UInt<80>("h00") @[priority_arbiter_chisel.scala 161:41]
            request_valid_out_reg <= UInt<1>("h00") @[priority_arbiter_chisel.scala 162:47]
            last_send_index <= last_send_index @[priority_arbiter_chisel.scala 163:41]
            skip @[priority_arbiter_chisel.scala 160:30]
        skip @[priority_arbiter_chisel.scala 149:101]
      else : @[priority_arbiter_chisel.scala 166:22]
        request_out_reg <= request_out_reg @[priority_arbiter_chisel.scala 167:33]
        request_valid_out_reg <= request_valid_out_reg @[priority_arbiter_chisel.scala 168:39]
        last_send_index <= last_send_index @[priority_arbiter_chisel.scala 169:33]
        skip @[priority_arbiter_chisel.scala 166:22]
    io.request_out <= request_out_reg @[priority_arbiter_chisel.scala 172:24]
    io.request_valid_out <= request_valid_out_reg @[priority_arbiter_chisel.scala 173:30]
    node _T_305 = cat(issue_ack_out_vec[1], issue_ack_out_vec[0]) @[priority_arbiter_chisel.scala 174:47]
    io.issue_ack_out <= _T_305 @[priority_arbiter_chisel.scala 174:26]
    
  module unified_cache_bank_3 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip input_request_flatted_in : UInt<160>, flip input_request_valid_flatted_in : UInt<2>, flip input_request_critical_flatted_in : UInt<2>, input_request_ack_out : UInt<2>, flip fetched_request_in : UInt<80>, flip fetched_request_valid_in : UInt<1>, fetch_ack_out : UInt<1>, miss_request_out : UInt<80>, miss_request_valid_out : UInt<1>, miss_request_critical_out : UInt<1>, flip miss_request_ack_in : UInt<1>, writeback_request_out : UInt<80>, writeback_request_valid_out : UInt<1>, writeback_request_critical_out : UInt<1>, flip writeback_request_ack_in : UInt<1>, return_request_out : UInt<80>, return_request_valid_out : UInt<1>, return_request_critical_out : UInt<1>, flip return_request_ack_in : UInt<1>}
    
    inst priority_arbiter_chisel of priority_arbiter_chisel_3 @[unified_cache_bank.scala 48:36]
    priority_arbiter_chisel.clock <= clock
    priority_arbiter_chisel.reset <= reset
    priority_arbiter_chisel.io.request_flatted_in <= io.input_request_flatted_in @[unified_cache_bank.scala 53:50]
    priority_arbiter_chisel.io.request_valid_flatted_in <= io.input_request_valid_flatted_in @[unified_cache_bank.scala 54:56]
    priority_arbiter_chisel.io.request_critical_flatted_in <= io.input_request_critical_flatted_in @[unified_cache_bank.scala 55:59]
    io.input_request_ack_out <= priority_arbiter_chisel.io.issue_ack_out @[unified_cache_bank.scala 56:34]
    io.miss_request_out <= priority_arbiter_chisel.io.request_out @[unified_cache_bank.scala 57:29]
    io.miss_request_valid_out <= priority_arbiter_chisel.io.request_valid_out @[unified_cache_bank.scala 58:35]
    priority_arbiter_chisel.io.issue_ack_in <= io.miss_request_ack_in @[unified_cache_bank.scala 59:44]
    io.miss_request_critical_out <= UInt<1>("h00") @[unified_cache_bank.scala 61:38]
    io.return_request_out <= io.fetched_request_in @[unified_cache_bank.scala 62:31]
    io.return_request_valid_out <= io.fetched_request_valid_in @[unified_cache_bank.scala 63:37]
    io.fetch_ack_out <= io.return_request_ack_in @[unified_cache_bank.scala 64:26]
    io.return_request_critical_out <= UInt<1>("h01") @[unified_cache_bank.scala 65:40]
    io.writeback_request_out <= UInt<1>("h00") @[unified_cache_bank.scala 67:34]
    io.writeback_request_valid_out <= UInt<1>("h00") @[unified_cache_bank.scala 68:40]
    io.writeback_request_critical_out <= UInt<1>("h00") @[unified_cache_bank.scala 69:43]
    
  module fifo_queue_chisel_10 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {is_empty_out : UInt<1>, is_full_out : UInt<1>, flip request_in : UInt<81>, flip request_valid_in : UInt<1>, issue_ack_out : UInt<1>, request_out : UInt<81>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg issue_ack_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 27:40]
    reg request_out_reg : UInt<81>, clock with : (reset => (reset, UInt<81>("h00"))) @[fifo_queue_chisel.scala 28:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 29:44]
    wire write_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 31:35]
    wire read_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 32:34]
    reg write_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 37:32]
    reg read_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 38:31]
    wire _T_50 : UInt<81>[2] @[fifo_queue_chisel.scala 40:40]
    _T_50[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    _T_50[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    reg entry_vec : UInt<81>[2], clock with : (reset => (reset, _T_50)) @[fifo_queue_chisel.scala 40:32]
    wire _T_78 : UInt<1>[2] @[fifo_queue_chisel.scala 41:46]
    _T_78[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    _T_78[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    reg entry_valid_vec : UInt<1>[2], clock with : (reset => (reset, _T_78)) @[fifo_queue_chisel.scala 41:38]
    node _T_101 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 44:43]
    node _T_102 = not(_T_101) @[fifo_queue_chisel.scala 44:50]
    node _T_104 = eq(_T_102, UInt<1>("h00")) @[fifo_queue_chisel.scala 44:50]
    io.is_full_out <= _T_104 @[fifo_queue_chisel.scala 44:24]
    node _T_105 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 45:47]
    node _T_106 = not(_T_105) @[fifo_queue_chisel.scala 45:29]
    node _T_107 = not(_T_106) @[fifo_queue_chisel.scala 45:56]
    node _T_109 = eq(_T_107, UInt<1>("h00")) @[fifo_queue_chisel.scala 45:56]
    io.is_empty_out <= _T_109 @[fifo_queue_chisel.scala 45:25]
    node _T_110 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_111 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_113 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_114 = and(_T_111, _T_113) @[fifo_queue_chisel.scala 50:94]
    node _T_115 = or(_T_110, _T_114) @[fifo_queue_chisel.scala 50:58]
    node _T_116 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_117 = and(_T_115, _T_116) @[fifo_queue_chisel.scala 50:122]
    node _T_118 = and(_T_117, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_120 = eq(UInt<1>("h00"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_121 = and(_T_118, _T_120) @[fifo_queue_chisel.scala 50:165]
    write_qualified[0] <= _T_121 @[fifo_queue_chisel.scala 50:38]
    node _T_122 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_123 = and(_T_122, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_124 = and(_T_123, entry_valid_vec[0]) @[fifo_queue_chisel.scala 51:75]
    node _T_126 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_127 = and(_T_124, _T_126) @[fifo_queue_chisel.scala 51:98]
    read_qualified[0] <= _T_127 @[fifo_queue_chisel.scala 51:37]
    node _T_128 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_128 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_131 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_132 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_133 = and(_T_131, _T_132) @[fifo_queue_chisel.scala 57:59]
      when _T_133 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_135 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_135 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_138 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_138 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[0] <= entry_vec[0] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[0] <= entry_valid_vec[0] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_140 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_141 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_143 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_144 = and(_T_141, _T_143) @[fifo_queue_chisel.scala 50:94]
    node _T_145 = or(_T_140, _T_144) @[fifo_queue_chisel.scala 50:58]
    node _T_146 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_147 = and(_T_145, _T_146) @[fifo_queue_chisel.scala 50:122]
    node _T_148 = and(_T_147, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_150 = eq(UInt<1>("h01"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_151 = and(_T_148, _T_150) @[fifo_queue_chisel.scala 50:165]
    write_qualified[1] <= _T_151 @[fifo_queue_chisel.scala 50:38]
    node _T_152 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_153 = and(_T_152, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_154 = and(_T_153, entry_valid_vec[1]) @[fifo_queue_chisel.scala 51:75]
    node _T_156 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_157 = and(_T_154, _T_156) @[fifo_queue_chisel.scala 51:98]
    read_qualified[1] <= _T_157 @[fifo_queue_chisel.scala 51:37]
    node _T_158 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_158 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_161 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_162 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_163 = and(_T_161, _T_162) @[fifo_queue_chisel.scala 57:59]
      when _T_163 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_165 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_165 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_168 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_168 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[1] <= entry_vec[1] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[1] <= entry_valid_vec[1] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_170 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 76:21]
    when _T_170 : @[fifo_queue_chisel.scala 76:29]
      write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 77:27]
      issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 78:35]
      read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 79:26]
      request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 80:33]
      request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 81:39]
      skip @[fifo_queue_chisel.scala 76:29]
    else : @[fifo_queue_chisel.scala 82:22]
      node _T_176 = cat(write_qualified[1], write_qualified[0]) @[fifo_queue_chisel.scala 83:39]
      node _T_178 = neq(_T_176, UInt<1>("h00")) @[fifo_queue_chisel.scala 83:46]
      when _T_178 : @[fifo_queue_chisel.scala 83:51]
        node _T_181 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 85:50]
        node _T_183 = sub(_T_181, UInt<1>("h01")) @[fifo_queue_chisel.scala 85:79]
        node _T_184 = asUInt(_T_183) @[fifo_queue_chisel.scala 85:79]
        node _T_185 = tail(_T_184, 1) @[fifo_queue_chisel.scala 85:79]
        node _T_186 = eq(write_ptr, _T_185) @[fifo_queue_chisel.scala 85:41]
        when _T_186 : @[fifo_queue_chisel.scala 85:87]
          write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 86:43]
          skip @[fifo_queue_chisel.scala 85:87]
        else : @[fifo_queue_chisel.scala 87:38]
          node _T_189 = add(write_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 88:56]
          node _T_190 = tail(_T_189, 1) @[fifo_queue_chisel.scala 88:56]
          write_ptr <= _T_190 @[fifo_queue_chisel.scala 88:43]
          skip @[fifo_queue_chisel.scala 87:38]
        issue_ack_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 91:43]
        skip @[fifo_queue_chisel.scala 83:51]
      else : @[fifo_queue_chisel.scala 92:30]
        write_ptr <= write_ptr @[fifo_queue_chisel.scala 93:35]
        issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 94:43]
        skip @[fifo_queue_chisel.scala 92:30]
      node _T_193 = cat(read_qualified[1], read_qualified[0]) @[fifo_queue_chisel.scala 97:38]
      node _T_195 = neq(_T_193, UInt<1>("h00")) @[fifo_queue_chisel.scala 97:45]
      when _T_195 : @[fifo_queue_chisel.scala 97:50]
        node _T_198 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 98:49]
        node _T_200 = sub(_T_198, UInt<1>("h01")) @[fifo_queue_chisel.scala 98:78]
        node _T_201 = asUInt(_T_200) @[fifo_queue_chisel.scala 98:78]
        node _T_202 = tail(_T_201, 1) @[fifo_queue_chisel.scala 98:78]
        node _T_203 = eq(read_ptr, _T_202) @[fifo_queue_chisel.scala 98:40]
        when _T_203 : @[fifo_queue_chisel.scala 98:86]
          read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 99:42]
          skip @[fifo_queue_chisel.scala 98:86]
        else : @[fifo_queue_chisel.scala 100:38]
          node _T_206 = add(read_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 101:54]
          node _T_207 = tail(_T_206, 1) @[fifo_queue_chisel.scala 101:54]
          read_ptr <= _T_207 @[fifo_queue_chisel.scala 101:42]
          skip @[fifo_queue_chisel.scala 100:38]
        request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 103:41]
        request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 104:47]
        skip @[fifo_queue_chisel.scala 97:50]
      else : @[fifo_queue_chisel.scala 105:64]
        node _T_213 = bits(entry_valid_vec[read_ptr], 0, 0) @[fifo_queue_chisel.scala 105:56]
        when _T_213 : @[fifo_queue_chisel.scala 105:64]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 106:34]
          request_out_reg <= entry_vec[read_ptr] @[fifo_queue_chisel.scala 107:41]
          request_valid_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 108:47]
          skip @[fifo_queue_chisel.scala 105:64]
        else : @[fifo_queue_chisel.scala 109:30]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 110:34]
          request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 111:41]
          request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 112:47]
          skip @[fifo_queue_chisel.scala 109:30]
      skip @[fifo_queue_chisel.scala 82:22]
    io.issue_ack_out <= issue_ack_out_reg @[fifo_queue_chisel.scala 116:26]
    io.request_out <= request_out_reg @[fifo_queue_chisel.scala 117:24]
    io.request_valid_out <= request_valid_out_reg @[fifo_queue_chisel.scala 118:30]
    
  module fifo_queue_chisel_11 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {is_empty_out : UInt<1>, is_full_out : UInt<1>, flip request_in : UInt<81>, flip request_valid_in : UInt<1>, issue_ack_out : UInt<1>, request_out : UInt<81>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg issue_ack_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 27:40]
    reg request_out_reg : UInt<81>, clock with : (reset => (reset, UInt<81>("h00"))) @[fifo_queue_chisel.scala 28:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 29:44]
    wire write_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 31:35]
    wire read_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 32:34]
    reg write_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 37:32]
    reg read_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 38:31]
    wire _T_50 : UInt<81>[2] @[fifo_queue_chisel.scala 40:40]
    _T_50[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    _T_50[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    reg entry_vec : UInt<81>[2], clock with : (reset => (reset, _T_50)) @[fifo_queue_chisel.scala 40:32]
    wire _T_78 : UInt<1>[2] @[fifo_queue_chisel.scala 41:46]
    _T_78[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    _T_78[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    reg entry_valid_vec : UInt<1>[2], clock with : (reset => (reset, _T_78)) @[fifo_queue_chisel.scala 41:38]
    node _T_101 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 44:43]
    node _T_102 = not(_T_101) @[fifo_queue_chisel.scala 44:50]
    node _T_104 = eq(_T_102, UInt<1>("h00")) @[fifo_queue_chisel.scala 44:50]
    io.is_full_out <= _T_104 @[fifo_queue_chisel.scala 44:24]
    node _T_105 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 45:47]
    node _T_106 = not(_T_105) @[fifo_queue_chisel.scala 45:29]
    node _T_107 = not(_T_106) @[fifo_queue_chisel.scala 45:56]
    node _T_109 = eq(_T_107, UInt<1>("h00")) @[fifo_queue_chisel.scala 45:56]
    io.is_empty_out <= _T_109 @[fifo_queue_chisel.scala 45:25]
    node _T_110 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_111 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_113 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_114 = and(_T_111, _T_113) @[fifo_queue_chisel.scala 50:94]
    node _T_115 = or(_T_110, _T_114) @[fifo_queue_chisel.scala 50:58]
    node _T_116 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_117 = and(_T_115, _T_116) @[fifo_queue_chisel.scala 50:122]
    node _T_118 = and(_T_117, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_120 = eq(UInt<1>("h00"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_121 = and(_T_118, _T_120) @[fifo_queue_chisel.scala 50:165]
    write_qualified[0] <= _T_121 @[fifo_queue_chisel.scala 50:38]
    node _T_122 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_123 = and(_T_122, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_124 = and(_T_123, entry_valid_vec[0]) @[fifo_queue_chisel.scala 51:75]
    node _T_126 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_127 = and(_T_124, _T_126) @[fifo_queue_chisel.scala 51:98]
    read_qualified[0] <= _T_127 @[fifo_queue_chisel.scala 51:37]
    node _T_128 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_128 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_131 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_132 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_133 = and(_T_131, _T_132) @[fifo_queue_chisel.scala 57:59]
      when _T_133 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_135 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_135 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_138 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_138 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[0] <= entry_vec[0] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[0] <= entry_valid_vec[0] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_140 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_141 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_143 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_144 = and(_T_141, _T_143) @[fifo_queue_chisel.scala 50:94]
    node _T_145 = or(_T_140, _T_144) @[fifo_queue_chisel.scala 50:58]
    node _T_146 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_147 = and(_T_145, _T_146) @[fifo_queue_chisel.scala 50:122]
    node _T_148 = and(_T_147, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_150 = eq(UInt<1>("h01"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_151 = and(_T_148, _T_150) @[fifo_queue_chisel.scala 50:165]
    write_qualified[1] <= _T_151 @[fifo_queue_chisel.scala 50:38]
    node _T_152 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_153 = and(_T_152, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_154 = and(_T_153, entry_valid_vec[1]) @[fifo_queue_chisel.scala 51:75]
    node _T_156 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_157 = and(_T_154, _T_156) @[fifo_queue_chisel.scala 51:98]
    read_qualified[1] <= _T_157 @[fifo_queue_chisel.scala 51:37]
    node _T_158 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_158 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_161 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_162 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_163 = and(_T_161, _T_162) @[fifo_queue_chisel.scala 57:59]
      when _T_163 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_165 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_165 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_168 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_168 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[1] <= entry_vec[1] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[1] <= entry_valid_vec[1] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_170 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 76:21]
    when _T_170 : @[fifo_queue_chisel.scala 76:29]
      write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 77:27]
      issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 78:35]
      read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 79:26]
      request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 80:33]
      request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 81:39]
      skip @[fifo_queue_chisel.scala 76:29]
    else : @[fifo_queue_chisel.scala 82:22]
      node _T_176 = cat(write_qualified[1], write_qualified[0]) @[fifo_queue_chisel.scala 83:39]
      node _T_178 = neq(_T_176, UInt<1>("h00")) @[fifo_queue_chisel.scala 83:46]
      when _T_178 : @[fifo_queue_chisel.scala 83:51]
        node _T_181 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 85:50]
        node _T_183 = sub(_T_181, UInt<1>("h01")) @[fifo_queue_chisel.scala 85:79]
        node _T_184 = asUInt(_T_183) @[fifo_queue_chisel.scala 85:79]
        node _T_185 = tail(_T_184, 1) @[fifo_queue_chisel.scala 85:79]
        node _T_186 = eq(write_ptr, _T_185) @[fifo_queue_chisel.scala 85:41]
        when _T_186 : @[fifo_queue_chisel.scala 85:87]
          write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 86:43]
          skip @[fifo_queue_chisel.scala 85:87]
        else : @[fifo_queue_chisel.scala 87:38]
          node _T_189 = add(write_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 88:56]
          node _T_190 = tail(_T_189, 1) @[fifo_queue_chisel.scala 88:56]
          write_ptr <= _T_190 @[fifo_queue_chisel.scala 88:43]
          skip @[fifo_queue_chisel.scala 87:38]
        issue_ack_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 91:43]
        skip @[fifo_queue_chisel.scala 83:51]
      else : @[fifo_queue_chisel.scala 92:30]
        write_ptr <= write_ptr @[fifo_queue_chisel.scala 93:35]
        issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 94:43]
        skip @[fifo_queue_chisel.scala 92:30]
      node _T_193 = cat(read_qualified[1], read_qualified[0]) @[fifo_queue_chisel.scala 97:38]
      node _T_195 = neq(_T_193, UInt<1>("h00")) @[fifo_queue_chisel.scala 97:45]
      when _T_195 : @[fifo_queue_chisel.scala 97:50]
        node _T_198 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 98:49]
        node _T_200 = sub(_T_198, UInt<1>("h01")) @[fifo_queue_chisel.scala 98:78]
        node _T_201 = asUInt(_T_200) @[fifo_queue_chisel.scala 98:78]
        node _T_202 = tail(_T_201, 1) @[fifo_queue_chisel.scala 98:78]
        node _T_203 = eq(read_ptr, _T_202) @[fifo_queue_chisel.scala 98:40]
        when _T_203 : @[fifo_queue_chisel.scala 98:86]
          read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 99:42]
          skip @[fifo_queue_chisel.scala 98:86]
        else : @[fifo_queue_chisel.scala 100:38]
          node _T_206 = add(read_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 101:54]
          node _T_207 = tail(_T_206, 1) @[fifo_queue_chisel.scala 101:54]
          read_ptr <= _T_207 @[fifo_queue_chisel.scala 101:42]
          skip @[fifo_queue_chisel.scala 100:38]
        request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 103:41]
        request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 104:47]
        skip @[fifo_queue_chisel.scala 97:50]
      else : @[fifo_queue_chisel.scala 105:64]
        node _T_213 = bits(entry_valid_vec[read_ptr], 0, 0) @[fifo_queue_chisel.scala 105:56]
        when _T_213 : @[fifo_queue_chisel.scala 105:64]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 106:34]
          request_out_reg <= entry_vec[read_ptr] @[fifo_queue_chisel.scala 107:41]
          request_valid_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 108:47]
          skip @[fifo_queue_chisel.scala 105:64]
        else : @[fifo_queue_chisel.scala 109:30]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 110:34]
          request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 111:41]
          request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 112:47]
          skip @[fifo_queue_chisel.scala 109:30]
      skip @[fifo_queue_chisel.scala 82:22]
    io.issue_ack_out <= issue_ack_out_reg @[fifo_queue_chisel.scala 116:26]
    io.request_out <= request_out_reg @[fifo_queue_chisel.scala 117:24]
    io.request_valid_out <= request_valid_out_reg @[fifo_queue_chisel.scala 118:30]
    
  module fifo_queue_chisel_12 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {is_empty_out : UInt<1>, is_full_out : UInt<1>, flip request_in : UInt<81>, flip request_valid_in : UInt<1>, issue_ack_out : UInt<1>, request_out : UInt<81>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg issue_ack_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 27:40]
    reg request_out_reg : UInt<81>, clock with : (reset => (reset, UInt<81>("h00"))) @[fifo_queue_chisel.scala 28:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 29:44]
    wire write_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 31:35]
    wire read_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 32:34]
    reg write_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 37:32]
    reg read_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 38:31]
    wire _T_50 : UInt<81>[2] @[fifo_queue_chisel.scala 40:40]
    _T_50[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    _T_50[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    reg entry_vec : UInt<81>[2], clock with : (reset => (reset, _T_50)) @[fifo_queue_chisel.scala 40:32]
    wire _T_78 : UInt<1>[2] @[fifo_queue_chisel.scala 41:46]
    _T_78[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    _T_78[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    reg entry_valid_vec : UInt<1>[2], clock with : (reset => (reset, _T_78)) @[fifo_queue_chisel.scala 41:38]
    node _T_101 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 44:43]
    node _T_102 = not(_T_101) @[fifo_queue_chisel.scala 44:50]
    node _T_104 = eq(_T_102, UInt<1>("h00")) @[fifo_queue_chisel.scala 44:50]
    io.is_full_out <= _T_104 @[fifo_queue_chisel.scala 44:24]
    node _T_105 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 45:47]
    node _T_106 = not(_T_105) @[fifo_queue_chisel.scala 45:29]
    node _T_107 = not(_T_106) @[fifo_queue_chisel.scala 45:56]
    node _T_109 = eq(_T_107, UInt<1>("h00")) @[fifo_queue_chisel.scala 45:56]
    io.is_empty_out <= _T_109 @[fifo_queue_chisel.scala 45:25]
    node _T_110 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_111 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_113 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_114 = and(_T_111, _T_113) @[fifo_queue_chisel.scala 50:94]
    node _T_115 = or(_T_110, _T_114) @[fifo_queue_chisel.scala 50:58]
    node _T_116 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_117 = and(_T_115, _T_116) @[fifo_queue_chisel.scala 50:122]
    node _T_118 = and(_T_117, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_120 = eq(UInt<1>("h00"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_121 = and(_T_118, _T_120) @[fifo_queue_chisel.scala 50:165]
    write_qualified[0] <= _T_121 @[fifo_queue_chisel.scala 50:38]
    node _T_122 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_123 = and(_T_122, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_124 = and(_T_123, entry_valid_vec[0]) @[fifo_queue_chisel.scala 51:75]
    node _T_126 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_127 = and(_T_124, _T_126) @[fifo_queue_chisel.scala 51:98]
    read_qualified[0] <= _T_127 @[fifo_queue_chisel.scala 51:37]
    node _T_128 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_128 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_131 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_132 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_133 = and(_T_131, _T_132) @[fifo_queue_chisel.scala 57:59]
      when _T_133 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_135 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_135 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_138 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_138 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[0] <= entry_vec[0] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[0] <= entry_valid_vec[0] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_140 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_141 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_143 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_144 = and(_T_141, _T_143) @[fifo_queue_chisel.scala 50:94]
    node _T_145 = or(_T_140, _T_144) @[fifo_queue_chisel.scala 50:58]
    node _T_146 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_147 = and(_T_145, _T_146) @[fifo_queue_chisel.scala 50:122]
    node _T_148 = and(_T_147, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_150 = eq(UInt<1>("h01"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_151 = and(_T_148, _T_150) @[fifo_queue_chisel.scala 50:165]
    write_qualified[1] <= _T_151 @[fifo_queue_chisel.scala 50:38]
    node _T_152 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_153 = and(_T_152, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_154 = and(_T_153, entry_valid_vec[1]) @[fifo_queue_chisel.scala 51:75]
    node _T_156 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_157 = and(_T_154, _T_156) @[fifo_queue_chisel.scala 51:98]
    read_qualified[1] <= _T_157 @[fifo_queue_chisel.scala 51:37]
    node _T_158 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_158 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_161 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_162 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_163 = and(_T_161, _T_162) @[fifo_queue_chisel.scala 57:59]
      when _T_163 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_165 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_165 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_168 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_168 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[1] <= entry_vec[1] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[1] <= entry_valid_vec[1] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_170 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 76:21]
    when _T_170 : @[fifo_queue_chisel.scala 76:29]
      write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 77:27]
      issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 78:35]
      read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 79:26]
      request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 80:33]
      request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 81:39]
      skip @[fifo_queue_chisel.scala 76:29]
    else : @[fifo_queue_chisel.scala 82:22]
      node _T_176 = cat(write_qualified[1], write_qualified[0]) @[fifo_queue_chisel.scala 83:39]
      node _T_178 = neq(_T_176, UInt<1>("h00")) @[fifo_queue_chisel.scala 83:46]
      when _T_178 : @[fifo_queue_chisel.scala 83:51]
        node _T_181 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 85:50]
        node _T_183 = sub(_T_181, UInt<1>("h01")) @[fifo_queue_chisel.scala 85:79]
        node _T_184 = asUInt(_T_183) @[fifo_queue_chisel.scala 85:79]
        node _T_185 = tail(_T_184, 1) @[fifo_queue_chisel.scala 85:79]
        node _T_186 = eq(write_ptr, _T_185) @[fifo_queue_chisel.scala 85:41]
        when _T_186 : @[fifo_queue_chisel.scala 85:87]
          write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 86:43]
          skip @[fifo_queue_chisel.scala 85:87]
        else : @[fifo_queue_chisel.scala 87:38]
          node _T_189 = add(write_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 88:56]
          node _T_190 = tail(_T_189, 1) @[fifo_queue_chisel.scala 88:56]
          write_ptr <= _T_190 @[fifo_queue_chisel.scala 88:43]
          skip @[fifo_queue_chisel.scala 87:38]
        issue_ack_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 91:43]
        skip @[fifo_queue_chisel.scala 83:51]
      else : @[fifo_queue_chisel.scala 92:30]
        write_ptr <= write_ptr @[fifo_queue_chisel.scala 93:35]
        issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 94:43]
        skip @[fifo_queue_chisel.scala 92:30]
      node _T_193 = cat(read_qualified[1], read_qualified[0]) @[fifo_queue_chisel.scala 97:38]
      node _T_195 = neq(_T_193, UInt<1>("h00")) @[fifo_queue_chisel.scala 97:45]
      when _T_195 : @[fifo_queue_chisel.scala 97:50]
        node _T_198 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 98:49]
        node _T_200 = sub(_T_198, UInt<1>("h01")) @[fifo_queue_chisel.scala 98:78]
        node _T_201 = asUInt(_T_200) @[fifo_queue_chisel.scala 98:78]
        node _T_202 = tail(_T_201, 1) @[fifo_queue_chisel.scala 98:78]
        node _T_203 = eq(read_ptr, _T_202) @[fifo_queue_chisel.scala 98:40]
        when _T_203 : @[fifo_queue_chisel.scala 98:86]
          read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 99:42]
          skip @[fifo_queue_chisel.scala 98:86]
        else : @[fifo_queue_chisel.scala 100:38]
          node _T_206 = add(read_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 101:54]
          node _T_207 = tail(_T_206, 1) @[fifo_queue_chisel.scala 101:54]
          read_ptr <= _T_207 @[fifo_queue_chisel.scala 101:42]
          skip @[fifo_queue_chisel.scala 100:38]
        request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 103:41]
        request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 104:47]
        skip @[fifo_queue_chisel.scala 97:50]
      else : @[fifo_queue_chisel.scala 105:64]
        node _T_213 = bits(entry_valid_vec[read_ptr], 0, 0) @[fifo_queue_chisel.scala 105:56]
        when _T_213 : @[fifo_queue_chisel.scala 105:64]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 106:34]
          request_out_reg <= entry_vec[read_ptr] @[fifo_queue_chisel.scala 107:41]
          request_valid_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 108:47]
          skip @[fifo_queue_chisel.scala 105:64]
        else : @[fifo_queue_chisel.scala 109:30]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 110:34]
          request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 111:41]
          request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 112:47]
          skip @[fifo_queue_chisel.scala 109:30]
      skip @[fifo_queue_chisel.scala 82:22]
    io.issue_ack_out <= issue_ack_out_reg @[fifo_queue_chisel.scala 116:26]
    io.request_out <= request_out_reg @[fifo_queue_chisel.scala 117:24]
    io.request_valid_out <= request_valid_out_reg @[fifo_queue_chisel.scala 118:30]
    
  module fifo_queue_chisel_13 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {is_empty_out : UInt<1>, is_full_out : UInt<1>, flip request_in : UInt<81>, flip request_valid_in : UInt<1>, issue_ack_out : UInt<1>, request_out : UInt<81>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg issue_ack_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 27:40]
    reg request_out_reg : UInt<81>, clock with : (reset => (reset, UInt<81>("h00"))) @[fifo_queue_chisel.scala 28:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 29:44]
    wire write_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 31:35]
    wire read_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 32:34]
    reg write_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 37:32]
    reg read_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 38:31]
    wire _T_50 : UInt<81>[2] @[fifo_queue_chisel.scala 40:40]
    _T_50[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    _T_50[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    reg entry_vec : UInt<81>[2], clock with : (reset => (reset, _T_50)) @[fifo_queue_chisel.scala 40:32]
    wire _T_78 : UInt<1>[2] @[fifo_queue_chisel.scala 41:46]
    _T_78[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    _T_78[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    reg entry_valid_vec : UInt<1>[2], clock with : (reset => (reset, _T_78)) @[fifo_queue_chisel.scala 41:38]
    node _T_101 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 44:43]
    node _T_102 = not(_T_101) @[fifo_queue_chisel.scala 44:50]
    node _T_104 = eq(_T_102, UInt<1>("h00")) @[fifo_queue_chisel.scala 44:50]
    io.is_full_out <= _T_104 @[fifo_queue_chisel.scala 44:24]
    node _T_105 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 45:47]
    node _T_106 = not(_T_105) @[fifo_queue_chisel.scala 45:29]
    node _T_107 = not(_T_106) @[fifo_queue_chisel.scala 45:56]
    node _T_109 = eq(_T_107, UInt<1>("h00")) @[fifo_queue_chisel.scala 45:56]
    io.is_empty_out <= _T_109 @[fifo_queue_chisel.scala 45:25]
    node _T_110 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_111 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_113 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_114 = and(_T_111, _T_113) @[fifo_queue_chisel.scala 50:94]
    node _T_115 = or(_T_110, _T_114) @[fifo_queue_chisel.scala 50:58]
    node _T_116 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_117 = and(_T_115, _T_116) @[fifo_queue_chisel.scala 50:122]
    node _T_118 = and(_T_117, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_120 = eq(UInt<1>("h00"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_121 = and(_T_118, _T_120) @[fifo_queue_chisel.scala 50:165]
    write_qualified[0] <= _T_121 @[fifo_queue_chisel.scala 50:38]
    node _T_122 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_123 = and(_T_122, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_124 = and(_T_123, entry_valid_vec[0]) @[fifo_queue_chisel.scala 51:75]
    node _T_126 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_127 = and(_T_124, _T_126) @[fifo_queue_chisel.scala 51:98]
    read_qualified[0] <= _T_127 @[fifo_queue_chisel.scala 51:37]
    node _T_128 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_128 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_131 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_132 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_133 = and(_T_131, _T_132) @[fifo_queue_chisel.scala 57:59]
      when _T_133 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_135 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_135 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_138 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_138 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[0] <= entry_vec[0] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[0] <= entry_valid_vec[0] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_140 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_141 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_143 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_144 = and(_T_141, _T_143) @[fifo_queue_chisel.scala 50:94]
    node _T_145 = or(_T_140, _T_144) @[fifo_queue_chisel.scala 50:58]
    node _T_146 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_147 = and(_T_145, _T_146) @[fifo_queue_chisel.scala 50:122]
    node _T_148 = and(_T_147, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_150 = eq(UInt<1>("h01"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_151 = and(_T_148, _T_150) @[fifo_queue_chisel.scala 50:165]
    write_qualified[1] <= _T_151 @[fifo_queue_chisel.scala 50:38]
    node _T_152 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_153 = and(_T_152, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_154 = and(_T_153, entry_valid_vec[1]) @[fifo_queue_chisel.scala 51:75]
    node _T_156 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_157 = and(_T_154, _T_156) @[fifo_queue_chisel.scala 51:98]
    read_qualified[1] <= _T_157 @[fifo_queue_chisel.scala 51:37]
    node _T_158 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_158 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_161 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_162 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_163 = and(_T_161, _T_162) @[fifo_queue_chisel.scala 57:59]
      when _T_163 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_165 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_165 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_168 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_168 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[1] <= entry_vec[1] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[1] <= entry_valid_vec[1] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_170 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 76:21]
    when _T_170 : @[fifo_queue_chisel.scala 76:29]
      write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 77:27]
      issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 78:35]
      read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 79:26]
      request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 80:33]
      request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 81:39]
      skip @[fifo_queue_chisel.scala 76:29]
    else : @[fifo_queue_chisel.scala 82:22]
      node _T_176 = cat(write_qualified[1], write_qualified[0]) @[fifo_queue_chisel.scala 83:39]
      node _T_178 = neq(_T_176, UInt<1>("h00")) @[fifo_queue_chisel.scala 83:46]
      when _T_178 : @[fifo_queue_chisel.scala 83:51]
        node _T_181 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 85:50]
        node _T_183 = sub(_T_181, UInt<1>("h01")) @[fifo_queue_chisel.scala 85:79]
        node _T_184 = asUInt(_T_183) @[fifo_queue_chisel.scala 85:79]
        node _T_185 = tail(_T_184, 1) @[fifo_queue_chisel.scala 85:79]
        node _T_186 = eq(write_ptr, _T_185) @[fifo_queue_chisel.scala 85:41]
        when _T_186 : @[fifo_queue_chisel.scala 85:87]
          write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 86:43]
          skip @[fifo_queue_chisel.scala 85:87]
        else : @[fifo_queue_chisel.scala 87:38]
          node _T_189 = add(write_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 88:56]
          node _T_190 = tail(_T_189, 1) @[fifo_queue_chisel.scala 88:56]
          write_ptr <= _T_190 @[fifo_queue_chisel.scala 88:43]
          skip @[fifo_queue_chisel.scala 87:38]
        issue_ack_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 91:43]
        skip @[fifo_queue_chisel.scala 83:51]
      else : @[fifo_queue_chisel.scala 92:30]
        write_ptr <= write_ptr @[fifo_queue_chisel.scala 93:35]
        issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 94:43]
        skip @[fifo_queue_chisel.scala 92:30]
      node _T_193 = cat(read_qualified[1], read_qualified[0]) @[fifo_queue_chisel.scala 97:38]
      node _T_195 = neq(_T_193, UInt<1>("h00")) @[fifo_queue_chisel.scala 97:45]
      when _T_195 : @[fifo_queue_chisel.scala 97:50]
        node _T_198 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 98:49]
        node _T_200 = sub(_T_198, UInt<1>("h01")) @[fifo_queue_chisel.scala 98:78]
        node _T_201 = asUInt(_T_200) @[fifo_queue_chisel.scala 98:78]
        node _T_202 = tail(_T_201, 1) @[fifo_queue_chisel.scala 98:78]
        node _T_203 = eq(read_ptr, _T_202) @[fifo_queue_chisel.scala 98:40]
        when _T_203 : @[fifo_queue_chisel.scala 98:86]
          read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 99:42]
          skip @[fifo_queue_chisel.scala 98:86]
        else : @[fifo_queue_chisel.scala 100:38]
          node _T_206 = add(read_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 101:54]
          node _T_207 = tail(_T_206, 1) @[fifo_queue_chisel.scala 101:54]
          read_ptr <= _T_207 @[fifo_queue_chisel.scala 101:42]
          skip @[fifo_queue_chisel.scala 100:38]
        request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 103:41]
        request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 104:47]
        skip @[fifo_queue_chisel.scala 97:50]
      else : @[fifo_queue_chisel.scala 105:64]
        node _T_213 = bits(entry_valid_vec[read_ptr], 0, 0) @[fifo_queue_chisel.scala 105:56]
        when _T_213 : @[fifo_queue_chisel.scala 105:64]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 106:34]
          request_out_reg <= entry_vec[read_ptr] @[fifo_queue_chisel.scala 107:41]
          request_valid_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 108:47]
          skip @[fifo_queue_chisel.scala 105:64]
        else : @[fifo_queue_chisel.scala 109:30]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 110:34]
          request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 111:41]
          request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 112:47]
          skip @[fifo_queue_chisel.scala 109:30]
      skip @[fifo_queue_chisel.scala 82:22]
    io.issue_ack_out <= issue_ack_out_reg @[fifo_queue_chisel.scala 116:26]
    io.request_out <= request_out_reg @[fifo_queue_chisel.scala 117:24]
    io.request_valid_out <= request_valid_out_reg @[fifo_queue_chisel.scala 118:30]
    
  module fifo_queue_chisel_14 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {is_empty_out : UInt<1>, is_full_out : UInt<1>, flip request_in : UInt<81>, flip request_valid_in : UInt<1>, issue_ack_out : UInt<1>, request_out : UInt<81>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg issue_ack_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 27:40]
    reg request_out_reg : UInt<81>, clock with : (reset => (reset, UInt<81>("h00"))) @[fifo_queue_chisel.scala 28:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 29:44]
    wire write_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 31:35]
    wire read_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 32:34]
    reg write_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 37:32]
    reg read_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 38:31]
    wire _T_50 : UInt<81>[2] @[fifo_queue_chisel.scala 40:40]
    _T_50[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    _T_50[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    reg entry_vec : UInt<81>[2], clock with : (reset => (reset, _T_50)) @[fifo_queue_chisel.scala 40:32]
    wire _T_78 : UInt<1>[2] @[fifo_queue_chisel.scala 41:46]
    _T_78[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    _T_78[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    reg entry_valid_vec : UInt<1>[2], clock with : (reset => (reset, _T_78)) @[fifo_queue_chisel.scala 41:38]
    node _T_101 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 44:43]
    node _T_102 = not(_T_101) @[fifo_queue_chisel.scala 44:50]
    node _T_104 = eq(_T_102, UInt<1>("h00")) @[fifo_queue_chisel.scala 44:50]
    io.is_full_out <= _T_104 @[fifo_queue_chisel.scala 44:24]
    node _T_105 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 45:47]
    node _T_106 = not(_T_105) @[fifo_queue_chisel.scala 45:29]
    node _T_107 = not(_T_106) @[fifo_queue_chisel.scala 45:56]
    node _T_109 = eq(_T_107, UInt<1>("h00")) @[fifo_queue_chisel.scala 45:56]
    io.is_empty_out <= _T_109 @[fifo_queue_chisel.scala 45:25]
    node _T_110 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_111 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_113 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_114 = and(_T_111, _T_113) @[fifo_queue_chisel.scala 50:94]
    node _T_115 = or(_T_110, _T_114) @[fifo_queue_chisel.scala 50:58]
    node _T_116 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_117 = and(_T_115, _T_116) @[fifo_queue_chisel.scala 50:122]
    node _T_118 = and(_T_117, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_120 = eq(UInt<1>("h00"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_121 = and(_T_118, _T_120) @[fifo_queue_chisel.scala 50:165]
    write_qualified[0] <= _T_121 @[fifo_queue_chisel.scala 50:38]
    node _T_122 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_123 = and(_T_122, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_124 = and(_T_123, entry_valid_vec[0]) @[fifo_queue_chisel.scala 51:75]
    node _T_126 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_127 = and(_T_124, _T_126) @[fifo_queue_chisel.scala 51:98]
    read_qualified[0] <= _T_127 @[fifo_queue_chisel.scala 51:37]
    node _T_128 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_128 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_131 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_132 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_133 = and(_T_131, _T_132) @[fifo_queue_chisel.scala 57:59]
      when _T_133 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_135 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_135 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_138 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_138 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[0] <= entry_vec[0] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[0] <= entry_valid_vec[0] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_140 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_141 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_143 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_144 = and(_T_141, _T_143) @[fifo_queue_chisel.scala 50:94]
    node _T_145 = or(_T_140, _T_144) @[fifo_queue_chisel.scala 50:58]
    node _T_146 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_147 = and(_T_145, _T_146) @[fifo_queue_chisel.scala 50:122]
    node _T_148 = and(_T_147, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_150 = eq(UInt<1>("h01"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_151 = and(_T_148, _T_150) @[fifo_queue_chisel.scala 50:165]
    write_qualified[1] <= _T_151 @[fifo_queue_chisel.scala 50:38]
    node _T_152 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_153 = and(_T_152, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_154 = and(_T_153, entry_valid_vec[1]) @[fifo_queue_chisel.scala 51:75]
    node _T_156 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_157 = and(_T_154, _T_156) @[fifo_queue_chisel.scala 51:98]
    read_qualified[1] <= _T_157 @[fifo_queue_chisel.scala 51:37]
    node _T_158 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_158 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_161 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_162 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_163 = and(_T_161, _T_162) @[fifo_queue_chisel.scala 57:59]
      when _T_163 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_165 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_165 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_168 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_168 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[1] <= entry_vec[1] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[1] <= entry_valid_vec[1] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_170 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 76:21]
    when _T_170 : @[fifo_queue_chisel.scala 76:29]
      write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 77:27]
      issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 78:35]
      read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 79:26]
      request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 80:33]
      request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 81:39]
      skip @[fifo_queue_chisel.scala 76:29]
    else : @[fifo_queue_chisel.scala 82:22]
      node _T_176 = cat(write_qualified[1], write_qualified[0]) @[fifo_queue_chisel.scala 83:39]
      node _T_178 = neq(_T_176, UInt<1>("h00")) @[fifo_queue_chisel.scala 83:46]
      when _T_178 : @[fifo_queue_chisel.scala 83:51]
        node _T_181 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 85:50]
        node _T_183 = sub(_T_181, UInt<1>("h01")) @[fifo_queue_chisel.scala 85:79]
        node _T_184 = asUInt(_T_183) @[fifo_queue_chisel.scala 85:79]
        node _T_185 = tail(_T_184, 1) @[fifo_queue_chisel.scala 85:79]
        node _T_186 = eq(write_ptr, _T_185) @[fifo_queue_chisel.scala 85:41]
        when _T_186 : @[fifo_queue_chisel.scala 85:87]
          write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 86:43]
          skip @[fifo_queue_chisel.scala 85:87]
        else : @[fifo_queue_chisel.scala 87:38]
          node _T_189 = add(write_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 88:56]
          node _T_190 = tail(_T_189, 1) @[fifo_queue_chisel.scala 88:56]
          write_ptr <= _T_190 @[fifo_queue_chisel.scala 88:43]
          skip @[fifo_queue_chisel.scala 87:38]
        issue_ack_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 91:43]
        skip @[fifo_queue_chisel.scala 83:51]
      else : @[fifo_queue_chisel.scala 92:30]
        write_ptr <= write_ptr @[fifo_queue_chisel.scala 93:35]
        issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 94:43]
        skip @[fifo_queue_chisel.scala 92:30]
      node _T_193 = cat(read_qualified[1], read_qualified[0]) @[fifo_queue_chisel.scala 97:38]
      node _T_195 = neq(_T_193, UInt<1>("h00")) @[fifo_queue_chisel.scala 97:45]
      when _T_195 : @[fifo_queue_chisel.scala 97:50]
        node _T_198 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 98:49]
        node _T_200 = sub(_T_198, UInt<1>("h01")) @[fifo_queue_chisel.scala 98:78]
        node _T_201 = asUInt(_T_200) @[fifo_queue_chisel.scala 98:78]
        node _T_202 = tail(_T_201, 1) @[fifo_queue_chisel.scala 98:78]
        node _T_203 = eq(read_ptr, _T_202) @[fifo_queue_chisel.scala 98:40]
        when _T_203 : @[fifo_queue_chisel.scala 98:86]
          read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 99:42]
          skip @[fifo_queue_chisel.scala 98:86]
        else : @[fifo_queue_chisel.scala 100:38]
          node _T_206 = add(read_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 101:54]
          node _T_207 = tail(_T_206, 1) @[fifo_queue_chisel.scala 101:54]
          read_ptr <= _T_207 @[fifo_queue_chisel.scala 101:42]
          skip @[fifo_queue_chisel.scala 100:38]
        request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 103:41]
        request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 104:47]
        skip @[fifo_queue_chisel.scala 97:50]
      else : @[fifo_queue_chisel.scala 105:64]
        node _T_213 = bits(entry_valid_vec[read_ptr], 0, 0) @[fifo_queue_chisel.scala 105:56]
        when _T_213 : @[fifo_queue_chisel.scala 105:64]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 106:34]
          request_out_reg <= entry_vec[read_ptr] @[fifo_queue_chisel.scala 107:41]
          request_valid_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 108:47]
          skip @[fifo_queue_chisel.scala 105:64]
        else : @[fifo_queue_chisel.scala 109:30]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 110:34]
          request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 111:41]
          request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 112:47]
          skip @[fifo_queue_chisel.scala 109:30]
      skip @[fifo_queue_chisel.scala 82:22]
    io.issue_ack_out <= issue_ack_out_reg @[fifo_queue_chisel.scala 116:26]
    io.request_out <= request_out_reg @[fifo_queue_chisel.scala 117:24]
    io.request_valid_out <= request_valid_out_reg @[fifo_queue_chisel.scala 118:30]
    
  module fifo_queue_chisel_15 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {is_empty_out : UInt<1>, is_full_out : UInt<1>, flip request_in : UInt<81>, flip request_valid_in : UInt<1>, issue_ack_out : UInt<1>, request_out : UInt<81>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg issue_ack_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 27:40]
    reg request_out_reg : UInt<81>, clock with : (reset => (reset, UInt<81>("h00"))) @[fifo_queue_chisel.scala 28:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 29:44]
    wire write_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 31:35]
    wire read_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 32:34]
    reg write_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 37:32]
    reg read_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 38:31]
    wire _T_50 : UInt<81>[2] @[fifo_queue_chisel.scala 40:40]
    _T_50[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    _T_50[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    reg entry_vec : UInt<81>[2], clock with : (reset => (reset, _T_50)) @[fifo_queue_chisel.scala 40:32]
    wire _T_78 : UInt<1>[2] @[fifo_queue_chisel.scala 41:46]
    _T_78[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    _T_78[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    reg entry_valid_vec : UInt<1>[2], clock with : (reset => (reset, _T_78)) @[fifo_queue_chisel.scala 41:38]
    node _T_101 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 44:43]
    node _T_102 = not(_T_101) @[fifo_queue_chisel.scala 44:50]
    node _T_104 = eq(_T_102, UInt<1>("h00")) @[fifo_queue_chisel.scala 44:50]
    io.is_full_out <= _T_104 @[fifo_queue_chisel.scala 44:24]
    node _T_105 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 45:47]
    node _T_106 = not(_T_105) @[fifo_queue_chisel.scala 45:29]
    node _T_107 = not(_T_106) @[fifo_queue_chisel.scala 45:56]
    node _T_109 = eq(_T_107, UInt<1>("h00")) @[fifo_queue_chisel.scala 45:56]
    io.is_empty_out <= _T_109 @[fifo_queue_chisel.scala 45:25]
    node _T_110 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_111 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_113 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_114 = and(_T_111, _T_113) @[fifo_queue_chisel.scala 50:94]
    node _T_115 = or(_T_110, _T_114) @[fifo_queue_chisel.scala 50:58]
    node _T_116 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_117 = and(_T_115, _T_116) @[fifo_queue_chisel.scala 50:122]
    node _T_118 = and(_T_117, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_120 = eq(UInt<1>("h00"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_121 = and(_T_118, _T_120) @[fifo_queue_chisel.scala 50:165]
    write_qualified[0] <= _T_121 @[fifo_queue_chisel.scala 50:38]
    node _T_122 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_123 = and(_T_122, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_124 = and(_T_123, entry_valid_vec[0]) @[fifo_queue_chisel.scala 51:75]
    node _T_126 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_127 = and(_T_124, _T_126) @[fifo_queue_chisel.scala 51:98]
    read_qualified[0] <= _T_127 @[fifo_queue_chisel.scala 51:37]
    node _T_128 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_128 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_131 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_132 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_133 = and(_T_131, _T_132) @[fifo_queue_chisel.scala 57:59]
      when _T_133 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_135 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_135 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_138 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_138 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[0] <= entry_vec[0] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[0] <= entry_valid_vec[0] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_140 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_141 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_143 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_144 = and(_T_141, _T_143) @[fifo_queue_chisel.scala 50:94]
    node _T_145 = or(_T_140, _T_144) @[fifo_queue_chisel.scala 50:58]
    node _T_146 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_147 = and(_T_145, _T_146) @[fifo_queue_chisel.scala 50:122]
    node _T_148 = and(_T_147, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_150 = eq(UInt<1>("h01"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_151 = and(_T_148, _T_150) @[fifo_queue_chisel.scala 50:165]
    write_qualified[1] <= _T_151 @[fifo_queue_chisel.scala 50:38]
    node _T_152 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_153 = and(_T_152, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_154 = and(_T_153, entry_valid_vec[1]) @[fifo_queue_chisel.scala 51:75]
    node _T_156 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_157 = and(_T_154, _T_156) @[fifo_queue_chisel.scala 51:98]
    read_qualified[1] <= _T_157 @[fifo_queue_chisel.scala 51:37]
    node _T_158 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_158 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_161 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_162 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_163 = and(_T_161, _T_162) @[fifo_queue_chisel.scala 57:59]
      when _T_163 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_165 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_165 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_168 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_168 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[1] <= entry_vec[1] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[1] <= entry_valid_vec[1] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_170 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 76:21]
    when _T_170 : @[fifo_queue_chisel.scala 76:29]
      write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 77:27]
      issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 78:35]
      read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 79:26]
      request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 80:33]
      request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 81:39]
      skip @[fifo_queue_chisel.scala 76:29]
    else : @[fifo_queue_chisel.scala 82:22]
      node _T_176 = cat(write_qualified[1], write_qualified[0]) @[fifo_queue_chisel.scala 83:39]
      node _T_178 = neq(_T_176, UInt<1>("h00")) @[fifo_queue_chisel.scala 83:46]
      when _T_178 : @[fifo_queue_chisel.scala 83:51]
        node _T_181 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 85:50]
        node _T_183 = sub(_T_181, UInt<1>("h01")) @[fifo_queue_chisel.scala 85:79]
        node _T_184 = asUInt(_T_183) @[fifo_queue_chisel.scala 85:79]
        node _T_185 = tail(_T_184, 1) @[fifo_queue_chisel.scala 85:79]
        node _T_186 = eq(write_ptr, _T_185) @[fifo_queue_chisel.scala 85:41]
        when _T_186 : @[fifo_queue_chisel.scala 85:87]
          write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 86:43]
          skip @[fifo_queue_chisel.scala 85:87]
        else : @[fifo_queue_chisel.scala 87:38]
          node _T_189 = add(write_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 88:56]
          node _T_190 = tail(_T_189, 1) @[fifo_queue_chisel.scala 88:56]
          write_ptr <= _T_190 @[fifo_queue_chisel.scala 88:43]
          skip @[fifo_queue_chisel.scala 87:38]
        issue_ack_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 91:43]
        skip @[fifo_queue_chisel.scala 83:51]
      else : @[fifo_queue_chisel.scala 92:30]
        write_ptr <= write_ptr @[fifo_queue_chisel.scala 93:35]
        issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 94:43]
        skip @[fifo_queue_chisel.scala 92:30]
      node _T_193 = cat(read_qualified[1], read_qualified[0]) @[fifo_queue_chisel.scala 97:38]
      node _T_195 = neq(_T_193, UInt<1>("h00")) @[fifo_queue_chisel.scala 97:45]
      when _T_195 : @[fifo_queue_chisel.scala 97:50]
        node _T_198 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 98:49]
        node _T_200 = sub(_T_198, UInt<1>("h01")) @[fifo_queue_chisel.scala 98:78]
        node _T_201 = asUInt(_T_200) @[fifo_queue_chisel.scala 98:78]
        node _T_202 = tail(_T_201, 1) @[fifo_queue_chisel.scala 98:78]
        node _T_203 = eq(read_ptr, _T_202) @[fifo_queue_chisel.scala 98:40]
        when _T_203 : @[fifo_queue_chisel.scala 98:86]
          read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 99:42]
          skip @[fifo_queue_chisel.scala 98:86]
        else : @[fifo_queue_chisel.scala 100:38]
          node _T_206 = add(read_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 101:54]
          node _T_207 = tail(_T_206, 1) @[fifo_queue_chisel.scala 101:54]
          read_ptr <= _T_207 @[fifo_queue_chisel.scala 101:42]
          skip @[fifo_queue_chisel.scala 100:38]
        request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 103:41]
        request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 104:47]
        skip @[fifo_queue_chisel.scala 97:50]
      else : @[fifo_queue_chisel.scala 105:64]
        node _T_213 = bits(entry_valid_vec[read_ptr], 0, 0) @[fifo_queue_chisel.scala 105:56]
        when _T_213 : @[fifo_queue_chisel.scala 105:64]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 106:34]
          request_out_reg <= entry_vec[read_ptr] @[fifo_queue_chisel.scala 107:41]
          request_valid_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 108:47]
          skip @[fifo_queue_chisel.scala 105:64]
        else : @[fifo_queue_chisel.scala 109:30]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 110:34]
          request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 111:41]
          request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 112:47]
          skip @[fifo_queue_chisel.scala 109:30]
      skip @[fifo_queue_chisel.scala 82:22]
    io.issue_ack_out <= issue_ack_out_reg @[fifo_queue_chisel.scala 116:26]
    io.request_out <= request_out_reg @[fifo_queue_chisel.scala 117:24]
    io.request_valid_out <= request_valid_out_reg @[fifo_queue_chisel.scala 118:30]
    
  module fifo_queue_chisel_16 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {is_empty_out : UInt<1>, is_full_out : UInt<1>, flip request_in : UInt<81>, flip request_valid_in : UInt<1>, issue_ack_out : UInt<1>, request_out : UInt<81>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg issue_ack_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 27:40]
    reg request_out_reg : UInt<81>, clock with : (reset => (reset, UInt<81>("h00"))) @[fifo_queue_chisel.scala 28:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 29:44]
    wire write_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 31:35]
    wire read_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 32:34]
    reg write_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 37:32]
    reg read_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 38:31]
    wire _T_50 : UInt<81>[2] @[fifo_queue_chisel.scala 40:40]
    _T_50[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    _T_50[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    reg entry_vec : UInt<81>[2], clock with : (reset => (reset, _T_50)) @[fifo_queue_chisel.scala 40:32]
    wire _T_78 : UInt<1>[2] @[fifo_queue_chisel.scala 41:46]
    _T_78[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    _T_78[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    reg entry_valid_vec : UInt<1>[2], clock with : (reset => (reset, _T_78)) @[fifo_queue_chisel.scala 41:38]
    node _T_101 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 44:43]
    node _T_102 = not(_T_101) @[fifo_queue_chisel.scala 44:50]
    node _T_104 = eq(_T_102, UInt<1>("h00")) @[fifo_queue_chisel.scala 44:50]
    io.is_full_out <= _T_104 @[fifo_queue_chisel.scala 44:24]
    node _T_105 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 45:47]
    node _T_106 = not(_T_105) @[fifo_queue_chisel.scala 45:29]
    node _T_107 = not(_T_106) @[fifo_queue_chisel.scala 45:56]
    node _T_109 = eq(_T_107, UInt<1>("h00")) @[fifo_queue_chisel.scala 45:56]
    io.is_empty_out <= _T_109 @[fifo_queue_chisel.scala 45:25]
    node _T_110 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_111 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_113 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_114 = and(_T_111, _T_113) @[fifo_queue_chisel.scala 50:94]
    node _T_115 = or(_T_110, _T_114) @[fifo_queue_chisel.scala 50:58]
    node _T_116 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_117 = and(_T_115, _T_116) @[fifo_queue_chisel.scala 50:122]
    node _T_118 = and(_T_117, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_120 = eq(UInt<1>("h00"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_121 = and(_T_118, _T_120) @[fifo_queue_chisel.scala 50:165]
    write_qualified[0] <= _T_121 @[fifo_queue_chisel.scala 50:38]
    node _T_122 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_123 = and(_T_122, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_124 = and(_T_123, entry_valid_vec[0]) @[fifo_queue_chisel.scala 51:75]
    node _T_126 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_127 = and(_T_124, _T_126) @[fifo_queue_chisel.scala 51:98]
    read_qualified[0] <= _T_127 @[fifo_queue_chisel.scala 51:37]
    node _T_128 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_128 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_131 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_132 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_133 = and(_T_131, _T_132) @[fifo_queue_chisel.scala 57:59]
      when _T_133 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_135 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_135 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_138 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_138 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[0] <= entry_vec[0] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[0] <= entry_valid_vec[0] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_140 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_141 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_143 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_144 = and(_T_141, _T_143) @[fifo_queue_chisel.scala 50:94]
    node _T_145 = or(_T_140, _T_144) @[fifo_queue_chisel.scala 50:58]
    node _T_146 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_147 = and(_T_145, _T_146) @[fifo_queue_chisel.scala 50:122]
    node _T_148 = and(_T_147, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_150 = eq(UInt<1>("h01"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_151 = and(_T_148, _T_150) @[fifo_queue_chisel.scala 50:165]
    write_qualified[1] <= _T_151 @[fifo_queue_chisel.scala 50:38]
    node _T_152 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_153 = and(_T_152, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_154 = and(_T_153, entry_valid_vec[1]) @[fifo_queue_chisel.scala 51:75]
    node _T_156 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_157 = and(_T_154, _T_156) @[fifo_queue_chisel.scala 51:98]
    read_qualified[1] <= _T_157 @[fifo_queue_chisel.scala 51:37]
    node _T_158 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_158 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_161 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_162 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_163 = and(_T_161, _T_162) @[fifo_queue_chisel.scala 57:59]
      when _T_163 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_165 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_165 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_168 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_168 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[1] <= entry_vec[1] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[1] <= entry_valid_vec[1] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_170 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 76:21]
    when _T_170 : @[fifo_queue_chisel.scala 76:29]
      write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 77:27]
      issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 78:35]
      read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 79:26]
      request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 80:33]
      request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 81:39]
      skip @[fifo_queue_chisel.scala 76:29]
    else : @[fifo_queue_chisel.scala 82:22]
      node _T_176 = cat(write_qualified[1], write_qualified[0]) @[fifo_queue_chisel.scala 83:39]
      node _T_178 = neq(_T_176, UInt<1>("h00")) @[fifo_queue_chisel.scala 83:46]
      when _T_178 : @[fifo_queue_chisel.scala 83:51]
        node _T_181 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 85:50]
        node _T_183 = sub(_T_181, UInt<1>("h01")) @[fifo_queue_chisel.scala 85:79]
        node _T_184 = asUInt(_T_183) @[fifo_queue_chisel.scala 85:79]
        node _T_185 = tail(_T_184, 1) @[fifo_queue_chisel.scala 85:79]
        node _T_186 = eq(write_ptr, _T_185) @[fifo_queue_chisel.scala 85:41]
        when _T_186 : @[fifo_queue_chisel.scala 85:87]
          write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 86:43]
          skip @[fifo_queue_chisel.scala 85:87]
        else : @[fifo_queue_chisel.scala 87:38]
          node _T_189 = add(write_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 88:56]
          node _T_190 = tail(_T_189, 1) @[fifo_queue_chisel.scala 88:56]
          write_ptr <= _T_190 @[fifo_queue_chisel.scala 88:43]
          skip @[fifo_queue_chisel.scala 87:38]
        issue_ack_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 91:43]
        skip @[fifo_queue_chisel.scala 83:51]
      else : @[fifo_queue_chisel.scala 92:30]
        write_ptr <= write_ptr @[fifo_queue_chisel.scala 93:35]
        issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 94:43]
        skip @[fifo_queue_chisel.scala 92:30]
      node _T_193 = cat(read_qualified[1], read_qualified[0]) @[fifo_queue_chisel.scala 97:38]
      node _T_195 = neq(_T_193, UInt<1>("h00")) @[fifo_queue_chisel.scala 97:45]
      when _T_195 : @[fifo_queue_chisel.scala 97:50]
        node _T_198 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 98:49]
        node _T_200 = sub(_T_198, UInt<1>("h01")) @[fifo_queue_chisel.scala 98:78]
        node _T_201 = asUInt(_T_200) @[fifo_queue_chisel.scala 98:78]
        node _T_202 = tail(_T_201, 1) @[fifo_queue_chisel.scala 98:78]
        node _T_203 = eq(read_ptr, _T_202) @[fifo_queue_chisel.scala 98:40]
        when _T_203 : @[fifo_queue_chisel.scala 98:86]
          read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 99:42]
          skip @[fifo_queue_chisel.scala 98:86]
        else : @[fifo_queue_chisel.scala 100:38]
          node _T_206 = add(read_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 101:54]
          node _T_207 = tail(_T_206, 1) @[fifo_queue_chisel.scala 101:54]
          read_ptr <= _T_207 @[fifo_queue_chisel.scala 101:42]
          skip @[fifo_queue_chisel.scala 100:38]
        request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 103:41]
        request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 104:47]
        skip @[fifo_queue_chisel.scala 97:50]
      else : @[fifo_queue_chisel.scala 105:64]
        node _T_213 = bits(entry_valid_vec[read_ptr], 0, 0) @[fifo_queue_chisel.scala 105:56]
        when _T_213 : @[fifo_queue_chisel.scala 105:64]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 106:34]
          request_out_reg <= entry_vec[read_ptr] @[fifo_queue_chisel.scala 107:41]
          request_valid_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 108:47]
          skip @[fifo_queue_chisel.scala 105:64]
        else : @[fifo_queue_chisel.scala 109:30]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 110:34]
          request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 111:41]
          request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 112:47]
          skip @[fifo_queue_chisel.scala 109:30]
      skip @[fifo_queue_chisel.scala 82:22]
    io.issue_ack_out <= issue_ack_out_reg @[fifo_queue_chisel.scala 116:26]
    io.request_out <= request_out_reg @[fifo_queue_chisel.scala 117:24]
    io.request_valid_out <= request_valid_out_reg @[fifo_queue_chisel.scala 118:30]
    
  module fifo_queue_chisel_17 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {is_empty_out : UInt<1>, is_full_out : UInt<1>, flip request_in : UInt<81>, flip request_valid_in : UInt<1>, issue_ack_out : UInt<1>, request_out : UInt<81>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg issue_ack_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 27:40]
    reg request_out_reg : UInt<81>, clock with : (reset => (reset, UInt<81>("h00"))) @[fifo_queue_chisel.scala 28:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 29:44]
    wire write_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 31:35]
    wire read_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 32:34]
    reg write_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 37:32]
    reg read_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 38:31]
    wire _T_50 : UInt<81>[2] @[fifo_queue_chisel.scala 40:40]
    _T_50[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    _T_50[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    reg entry_vec : UInt<81>[2], clock with : (reset => (reset, _T_50)) @[fifo_queue_chisel.scala 40:32]
    wire _T_78 : UInt<1>[2] @[fifo_queue_chisel.scala 41:46]
    _T_78[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    _T_78[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    reg entry_valid_vec : UInt<1>[2], clock with : (reset => (reset, _T_78)) @[fifo_queue_chisel.scala 41:38]
    node _T_101 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 44:43]
    node _T_102 = not(_T_101) @[fifo_queue_chisel.scala 44:50]
    node _T_104 = eq(_T_102, UInt<1>("h00")) @[fifo_queue_chisel.scala 44:50]
    io.is_full_out <= _T_104 @[fifo_queue_chisel.scala 44:24]
    node _T_105 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 45:47]
    node _T_106 = not(_T_105) @[fifo_queue_chisel.scala 45:29]
    node _T_107 = not(_T_106) @[fifo_queue_chisel.scala 45:56]
    node _T_109 = eq(_T_107, UInt<1>("h00")) @[fifo_queue_chisel.scala 45:56]
    io.is_empty_out <= _T_109 @[fifo_queue_chisel.scala 45:25]
    node _T_110 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_111 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_113 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_114 = and(_T_111, _T_113) @[fifo_queue_chisel.scala 50:94]
    node _T_115 = or(_T_110, _T_114) @[fifo_queue_chisel.scala 50:58]
    node _T_116 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_117 = and(_T_115, _T_116) @[fifo_queue_chisel.scala 50:122]
    node _T_118 = and(_T_117, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_120 = eq(UInt<1>("h00"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_121 = and(_T_118, _T_120) @[fifo_queue_chisel.scala 50:165]
    write_qualified[0] <= _T_121 @[fifo_queue_chisel.scala 50:38]
    node _T_122 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_123 = and(_T_122, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_124 = and(_T_123, entry_valid_vec[0]) @[fifo_queue_chisel.scala 51:75]
    node _T_126 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_127 = and(_T_124, _T_126) @[fifo_queue_chisel.scala 51:98]
    read_qualified[0] <= _T_127 @[fifo_queue_chisel.scala 51:37]
    node _T_128 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_128 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_131 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_132 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_133 = and(_T_131, _T_132) @[fifo_queue_chisel.scala 57:59]
      when _T_133 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_135 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_135 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_138 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_138 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[0] <= entry_vec[0] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[0] <= entry_valid_vec[0] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_140 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_141 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_143 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_144 = and(_T_141, _T_143) @[fifo_queue_chisel.scala 50:94]
    node _T_145 = or(_T_140, _T_144) @[fifo_queue_chisel.scala 50:58]
    node _T_146 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_147 = and(_T_145, _T_146) @[fifo_queue_chisel.scala 50:122]
    node _T_148 = and(_T_147, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_150 = eq(UInt<1>("h01"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_151 = and(_T_148, _T_150) @[fifo_queue_chisel.scala 50:165]
    write_qualified[1] <= _T_151 @[fifo_queue_chisel.scala 50:38]
    node _T_152 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_153 = and(_T_152, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_154 = and(_T_153, entry_valid_vec[1]) @[fifo_queue_chisel.scala 51:75]
    node _T_156 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_157 = and(_T_154, _T_156) @[fifo_queue_chisel.scala 51:98]
    read_qualified[1] <= _T_157 @[fifo_queue_chisel.scala 51:37]
    node _T_158 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_158 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_161 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_162 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_163 = and(_T_161, _T_162) @[fifo_queue_chisel.scala 57:59]
      when _T_163 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_165 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_165 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_168 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_168 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[1] <= entry_vec[1] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[1] <= entry_valid_vec[1] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_170 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 76:21]
    when _T_170 : @[fifo_queue_chisel.scala 76:29]
      write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 77:27]
      issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 78:35]
      read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 79:26]
      request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 80:33]
      request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 81:39]
      skip @[fifo_queue_chisel.scala 76:29]
    else : @[fifo_queue_chisel.scala 82:22]
      node _T_176 = cat(write_qualified[1], write_qualified[0]) @[fifo_queue_chisel.scala 83:39]
      node _T_178 = neq(_T_176, UInt<1>("h00")) @[fifo_queue_chisel.scala 83:46]
      when _T_178 : @[fifo_queue_chisel.scala 83:51]
        node _T_181 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 85:50]
        node _T_183 = sub(_T_181, UInt<1>("h01")) @[fifo_queue_chisel.scala 85:79]
        node _T_184 = asUInt(_T_183) @[fifo_queue_chisel.scala 85:79]
        node _T_185 = tail(_T_184, 1) @[fifo_queue_chisel.scala 85:79]
        node _T_186 = eq(write_ptr, _T_185) @[fifo_queue_chisel.scala 85:41]
        when _T_186 : @[fifo_queue_chisel.scala 85:87]
          write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 86:43]
          skip @[fifo_queue_chisel.scala 85:87]
        else : @[fifo_queue_chisel.scala 87:38]
          node _T_189 = add(write_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 88:56]
          node _T_190 = tail(_T_189, 1) @[fifo_queue_chisel.scala 88:56]
          write_ptr <= _T_190 @[fifo_queue_chisel.scala 88:43]
          skip @[fifo_queue_chisel.scala 87:38]
        issue_ack_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 91:43]
        skip @[fifo_queue_chisel.scala 83:51]
      else : @[fifo_queue_chisel.scala 92:30]
        write_ptr <= write_ptr @[fifo_queue_chisel.scala 93:35]
        issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 94:43]
        skip @[fifo_queue_chisel.scala 92:30]
      node _T_193 = cat(read_qualified[1], read_qualified[0]) @[fifo_queue_chisel.scala 97:38]
      node _T_195 = neq(_T_193, UInt<1>("h00")) @[fifo_queue_chisel.scala 97:45]
      when _T_195 : @[fifo_queue_chisel.scala 97:50]
        node _T_198 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 98:49]
        node _T_200 = sub(_T_198, UInt<1>("h01")) @[fifo_queue_chisel.scala 98:78]
        node _T_201 = asUInt(_T_200) @[fifo_queue_chisel.scala 98:78]
        node _T_202 = tail(_T_201, 1) @[fifo_queue_chisel.scala 98:78]
        node _T_203 = eq(read_ptr, _T_202) @[fifo_queue_chisel.scala 98:40]
        when _T_203 : @[fifo_queue_chisel.scala 98:86]
          read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 99:42]
          skip @[fifo_queue_chisel.scala 98:86]
        else : @[fifo_queue_chisel.scala 100:38]
          node _T_206 = add(read_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 101:54]
          node _T_207 = tail(_T_206, 1) @[fifo_queue_chisel.scala 101:54]
          read_ptr <= _T_207 @[fifo_queue_chisel.scala 101:42]
          skip @[fifo_queue_chisel.scala 100:38]
        request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 103:41]
        request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 104:47]
        skip @[fifo_queue_chisel.scala 97:50]
      else : @[fifo_queue_chisel.scala 105:64]
        node _T_213 = bits(entry_valid_vec[read_ptr], 0, 0) @[fifo_queue_chisel.scala 105:56]
        when _T_213 : @[fifo_queue_chisel.scala 105:64]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 106:34]
          request_out_reg <= entry_vec[read_ptr] @[fifo_queue_chisel.scala 107:41]
          request_valid_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 108:47]
          skip @[fifo_queue_chisel.scala 105:64]
        else : @[fifo_queue_chisel.scala 109:30]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 110:34]
          request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 111:41]
          request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 112:47]
          skip @[fifo_queue_chisel.scala 109:30]
      skip @[fifo_queue_chisel.scala 82:22]
    io.issue_ack_out <= issue_ack_out_reg @[fifo_queue_chisel.scala 116:26]
    io.request_out <= request_out_reg @[fifo_queue_chisel.scala 117:24]
    io.request_valid_out <= request_valid_out_reg @[fifo_queue_chisel.scala 118:30]
    
  module priority_arbiter_chisel_4 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip request_flatted_in : UInt<640>, flip request_valid_flatted_in : UInt<8>, flip request_critical_flatted_in : UInt<8>, issue_ack_out : UInt<8>, request_out : UInt<80>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg request_out_reg : UInt<80>, clock with : (reset => (reset, UInt<80>("h00"))) @[priority_arbiter_chisel.scala 45:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[priority_arbiter_chisel.scala 46:44]
    wire issue_ack_out_vec : UInt<1>[8] @[priority_arbiter_chisel.scala 47:37]
    wire request_packed_in : UInt<80>[8] @[priority_arbiter_chisel.scala 51:37]
    wire arbiter_ack_flatted_to_request_queue : UInt<1>[8] @[priority_arbiter_chisel.scala 52:56]
    wire request_packed_from_request_queue : UInt<80>[8] @[priority_arbiter_chisel.scala 53:53]
    wire request_valid_flatted_from_request_queue : UInt<1>[8] @[priority_arbiter_chisel.scala 54:60]
    wire request_queue_full : UInt<1>[8] @[priority_arbiter_chisel.scala 55:38]
    wire request_critical_flatted_from_request_queue : UInt<1>[8] @[priority_arbiter_chisel.scala 56:63]
    node _T_114 = bits(io.request_flatted_in, 79, 0) @[priority_arbiter_chisel.scala 59:74]
    request_packed_in[0] <= _T_114 @[priority_arbiter_chisel.scala 59:50]
    inst fifo_queue_chisel of fifo_queue_chisel_10 @[priority_arbiter_chisel.scala 61:43]
    fifo_queue_chisel.clock <= clock
    fifo_queue_chisel.reset <= reset
    request_queue_full[0] <= fifo_queue_chisel.io.is_full_out @[priority_arbiter_chisel.scala 65:51]
    node _T_115 = bits(io.request_critical_flatted_in, 0, 0) @[priority_arbiter_chisel.scala 66:82]
    node _T_116 = cat(_T_115, request_packed_in[0]) @[Cat.scala 30:58]
    fifo_queue_chisel.io.request_in <= _T_116 @[priority_arbiter_chisel.scala 66:45]
    node _T_117 = bits(io.request_valid_flatted_in, 0, 0) @[priority_arbiter_chisel.scala 67:81]
    fifo_queue_chisel.io.request_valid_in <= _T_117 @[priority_arbiter_chisel.scala 67:51]
    issue_ack_out_vec[0] <= fifo_queue_chisel.io.issue_ack_out @[priority_arbiter_chisel.scala 68:50]
    node _T_118 = bits(fifo_queue_chisel.io.request_out, 80, 80) @[priority_arbiter_chisel.scala 70:107]
    request_critical_flatted_from_request_queue[0] <= _T_118 @[priority_arbiter_chisel.scala 70:76]
    node _T_119 = bits(fifo_queue_chisel.io.request_out, 79, 0) @[priority_arbiter_chisel.scala 71:97]
    request_packed_from_request_queue[0] <= _T_119 @[priority_arbiter_chisel.scala 71:66]
    request_valid_flatted_from_request_queue[0] <= fifo_queue_chisel.io.request_valid_out @[priority_arbiter_chisel.scala 73:73]
    fifo_queue_chisel.io.issue_ack_in <= arbiter_ack_flatted_to_request_queue[0] @[priority_arbiter_chisel.scala 74:47]
    node _T_120 = bits(io.request_flatted_in, 159, 80) @[priority_arbiter_chisel.scala 59:74]
    request_packed_in[1] <= _T_120 @[priority_arbiter_chisel.scala 59:50]
    inst fifo_queue_chisel_1 of fifo_queue_chisel_11 @[priority_arbiter_chisel.scala 61:43]
    fifo_queue_chisel_1.clock <= clock
    fifo_queue_chisel_1.reset <= reset
    request_queue_full[1] <= fifo_queue_chisel_1.io.is_full_out @[priority_arbiter_chisel.scala 65:51]
    node _T_121 = bits(io.request_critical_flatted_in, 1, 1) @[priority_arbiter_chisel.scala 66:82]
    node _T_122 = cat(_T_121, request_packed_in[1]) @[Cat.scala 30:58]
    fifo_queue_chisel_1.io.request_in <= _T_122 @[priority_arbiter_chisel.scala 66:45]
    node _T_123 = bits(io.request_valid_flatted_in, 1, 1) @[priority_arbiter_chisel.scala 67:81]
    fifo_queue_chisel_1.io.request_valid_in <= _T_123 @[priority_arbiter_chisel.scala 67:51]
    issue_ack_out_vec[1] <= fifo_queue_chisel_1.io.issue_ack_out @[priority_arbiter_chisel.scala 68:50]
    node _T_124 = bits(fifo_queue_chisel_1.io.request_out, 80, 80) @[priority_arbiter_chisel.scala 70:107]
    request_critical_flatted_from_request_queue[1] <= _T_124 @[priority_arbiter_chisel.scala 70:76]
    node _T_125 = bits(fifo_queue_chisel_1.io.request_out, 79, 0) @[priority_arbiter_chisel.scala 71:97]
    request_packed_from_request_queue[1] <= _T_125 @[priority_arbiter_chisel.scala 71:66]
    request_valid_flatted_from_request_queue[1] <= fifo_queue_chisel_1.io.request_valid_out @[priority_arbiter_chisel.scala 73:73]
    fifo_queue_chisel_1.io.issue_ack_in <= arbiter_ack_flatted_to_request_queue[1] @[priority_arbiter_chisel.scala 74:47]
    node _T_126 = bits(io.request_flatted_in, 239, 160) @[priority_arbiter_chisel.scala 59:74]
    request_packed_in[2] <= _T_126 @[priority_arbiter_chisel.scala 59:50]
    inst fifo_queue_chisel_2 of fifo_queue_chisel_12 @[priority_arbiter_chisel.scala 61:43]
    fifo_queue_chisel_2.clock <= clock
    fifo_queue_chisel_2.reset <= reset
    request_queue_full[2] <= fifo_queue_chisel_2.io.is_full_out @[priority_arbiter_chisel.scala 65:51]
    node _T_127 = bits(io.request_critical_flatted_in, 2, 2) @[priority_arbiter_chisel.scala 66:82]
    node _T_128 = cat(_T_127, request_packed_in[2]) @[Cat.scala 30:58]
    fifo_queue_chisel_2.io.request_in <= _T_128 @[priority_arbiter_chisel.scala 66:45]
    node _T_129 = bits(io.request_valid_flatted_in, 2, 2) @[priority_arbiter_chisel.scala 67:81]
    fifo_queue_chisel_2.io.request_valid_in <= _T_129 @[priority_arbiter_chisel.scala 67:51]
    issue_ack_out_vec[2] <= fifo_queue_chisel_2.io.issue_ack_out @[priority_arbiter_chisel.scala 68:50]
    node _T_130 = bits(fifo_queue_chisel_2.io.request_out, 80, 80) @[priority_arbiter_chisel.scala 70:107]
    request_critical_flatted_from_request_queue[2] <= _T_130 @[priority_arbiter_chisel.scala 70:76]
    node _T_131 = bits(fifo_queue_chisel_2.io.request_out, 79, 0) @[priority_arbiter_chisel.scala 71:97]
    request_packed_from_request_queue[2] <= _T_131 @[priority_arbiter_chisel.scala 71:66]
    request_valid_flatted_from_request_queue[2] <= fifo_queue_chisel_2.io.request_valid_out @[priority_arbiter_chisel.scala 73:73]
    fifo_queue_chisel_2.io.issue_ack_in <= arbiter_ack_flatted_to_request_queue[2] @[priority_arbiter_chisel.scala 74:47]
    node _T_132 = bits(io.request_flatted_in, 319, 240) @[priority_arbiter_chisel.scala 59:74]
    request_packed_in[3] <= _T_132 @[priority_arbiter_chisel.scala 59:50]
    inst fifo_queue_chisel_3 of fifo_queue_chisel_13 @[priority_arbiter_chisel.scala 61:43]
    fifo_queue_chisel_3.clock <= clock
    fifo_queue_chisel_3.reset <= reset
    request_queue_full[3] <= fifo_queue_chisel_3.io.is_full_out @[priority_arbiter_chisel.scala 65:51]
    node _T_133 = bits(io.request_critical_flatted_in, 3, 3) @[priority_arbiter_chisel.scala 66:82]
    node _T_134 = cat(_T_133, request_packed_in[3]) @[Cat.scala 30:58]
    fifo_queue_chisel_3.io.request_in <= _T_134 @[priority_arbiter_chisel.scala 66:45]
    node _T_135 = bits(io.request_valid_flatted_in, 3, 3) @[priority_arbiter_chisel.scala 67:81]
    fifo_queue_chisel_3.io.request_valid_in <= _T_135 @[priority_arbiter_chisel.scala 67:51]
    issue_ack_out_vec[3] <= fifo_queue_chisel_3.io.issue_ack_out @[priority_arbiter_chisel.scala 68:50]
    node _T_136 = bits(fifo_queue_chisel_3.io.request_out, 80, 80) @[priority_arbiter_chisel.scala 70:107]
    request_critical_flatted_from_request_queue[3] <= _T_136 @[priority_arbiter_chisel.scala 70:76]
    node _T_137 = bits(fifo_queue_chisel_3.io.request_out, 79, 0) @[priority_arbiter_chisel.scala 71:97]
    request_packed_from_request_queue[3] <= _T_137 @[priority_arbiter_chisel.scala 71:66]
    request_valid_flatted_from_request_queue[3] <= fifo_queue_chisel_3.io.request_valid_out @[priority_arbiter_chisel.scala 73:73]
    fifo_queue_chisel_3.io.issue_ack_in <= arbiter_ack_flatted_to_request_queue[3] @[priority_arbiter_chisel.scala 74:47]
    node _T_138 = bits(io.request_flatted_in, 399, 320) @[priority_arbiter_chisel.scala 59:74]
    request_packed_in[4] <= _T_138 @[priority_arbiter_chisel.scala 59:50]
    inst fifo_queue_chisel_4 of fifo_queue_chisel_14 @[priority_arbiter_chisel.scala 61:43]
    fifo_queue_chisel_4.clock <= clock
    fifo_queue_chisel_4.reset <= reset
    request_queue_full[4] <= fifo_queue_chisel_4.io.is_full_out @[priority_arbiter_chisel.scala 65:51]
    node _T_139 = bits(io.request_critical_flatted_in, 4, 4) @[priority_arbiter_chisel.scala 66:82]
    node _T_140 = cat(_T_139, request_packed_in[4]) @[Cat.scala 30:58]
    fifo_queue_chisel_4.io.request_in <= _T_140 @[priority_arbiter_chisel.scala 66:45]
    node _T_141 = bits(io.request_valid_flatted_in, 4, 4) @[priority_arbiter_chisel.scala 67:81]
    fifo_queue_chisel_4.io.request_valid_in <= _T_141 @[priority_arbiter_chisel.scala 67:51]
    issue_ack_out_vec[4] <= fifo_queue_chisel_4.io.issue_ack_out @[priority_arbiter_chisel.scala 68:50]
    node _T_142 = bits(fifo_queue_chisel_4.io.request_out, 80, 80) @[priority_arbiter_chisel.scala 70:107]
    request_critical_flatted_from_request_queue[4] <= _T_142 @[priority_arbiter_chisel.scala 70:76]
    node _T_143 = bits(fifo_queue_chisel_4.io.request_out, 79, 0) @[priority_arbiter_chisel.scala 71:97]
    request_packed_from_request_queue[4] <= _T_143 @[priority_arbiter_chisel.scala 71:66]
    request_valid_flatted_from_request_queue[4] <= fifo_queue_chisel_4.io.request_valid_out @[priority_arbiter_chisel.scala 73:73]
    fifo_queue_chisel_4.io.issue_ack_in <= arbiter_ack_flatted_to_request_queue[4] @[priority_arbiter_chisel.scala 74:47]
    node _T_144 = bits(io.request_flatted_in, 479, 400) @[priority_arbiter_chisel.scala 59:74]
    request_packed_in[5] <= _T_144 @[priority_arbiter_chisel.scala 59:50]
    inst fifo_queue_chisel_5 of fifo_queue_chisel_15 @[priority_arbiter_chisel.scala 61:43]
    fifo_queue_chisel_5.clock <= clock
    fifo_queue_chisel_5.reset <= reset
    request_queue_full[5] <= fifo_queue_chisel_5.io.is_full_out @[priority_arbiter_chisel.scala 65:51]
    node _T_145 = bits(io.request_critical_flatted_in, 5, 5) @[priority_arbiter_chisel.scala 66:82]
    node _T_146 = cat(_T_145, request_packed_in[5]) @[Cat.scala 30:58]
    fifo_queue_chisel_5.io.request_in <= _T_146 @[priority_arbiter_chisel.scala 66:45]
    node _T_147 = bits(io.request_valid_flatted_in, 5, 5) @[priority_arbiter_chisel.scala 67:81]
    fifo_queue_chisel_5.io.request_valid_in <= _T_147 @[priority_arbiter_chisel.scala 67:51]
    issue_ack_out_vec[5] <= fifo_queue_chisel_5.io.issue_ack_out @[priority_arbiter_chisel.scala 68:50]
    node _T_148 = bits(fifo_queue_chisel_5.io.request_out, 80, 80) @[priority_arbiter_chisel.scala 70:107]
    request_critical_flatted_from_request_queue[5] <= _T_148 @[priority_arbiter_chisel.scala 70:76]
    node _T_149 = bits(fifo_queue_chisel_5.io.request_out, 79, 0) @[priority_arbiter_chisel.scala 71:97]
    request_packed_from_request_queue[5] <= _T_149 @[priority_arbiter_chisel.scala 71:66]
    request_valid_flatted_from_request_queue[5] <= fifo_queue_chisel_5.io.request_valid_out @[priority_arbiter_chisel.scala 73:73]
    fifo_queue_chisel_5.io.issue_ack_in <= arbiter_ack_flatted_to_request_queue[5] @[priority_arbiter_chisel.scala 74:47]
    node _T_150 = bits(io.request_flatted_in, 559, 480) @[priority_arbiter_chisel.scala 59:74]
    request_packed_in[6] <= _T_150 @[priority_arbiter_chisel.scala 59:50]
    inst fifo_queue_chisel_6 of fifo_queue_chisel_16 @[priority_arbiter_chisel.scala 61:43]
    fifo_queue_chisel_6.clock <= clock
    fifo_queue_chisel_6.reset <= reset
    request_queue_full[6] <= fifo_queue_chisel_6.io.is_full_out @[priority_arbiter_chisel.scala 65:51]
    node _T_151 = bits(io.request_critical_flatted_in, 6, 6) @[priority_arbiter_chisel.scala 66:82]
    node _T_152 = cat(_T_151, request_packed_in[6]) @[Cat.scala 30:58]
    fifo_queue_chisel_6.io.request_in <= _T_152 @[priority_arbiter_chisel.scala 66:45]
    node _T_153 = bits(io.request_valid_flatted_in, 6, 6) @[priority_arbiter_chisel.scala 67:81]
    fifo_queue_chisel_6.io.request_valid_in <= _T_153 @[priority_arbiter_chisel.scala 67:51]
    issue_ack_out_vec[6] <= fifo_queue_chisel_6.io.issue_ack_out @[priority_arbiter_chisel.scala 68:50]
    node _T_154 = bits(fifo_queue_chisel_6.io.request_out, 80, 80) @[priority_arbiter_chisel.scala 70:107]
    request_critical_flatted_from_request_queue[6] <= _T_154 @[priority_arbiter_chisel.scala 70:76]
    node _T_155 = bits(fifo_queue_chisel_6.io.request_out, 79, 0) @[priority_arbiter_chisel.scala 71:97]
    request_packed_from_request_queue[6] <= _T_155 @[priority_arbiter_chisel.scala 71:66]
    request_valid_flatted_from_request_queue[6] <= fifo_queue_chisel_6.io.request_valid_out @[priority_arbiter_chisel.scala 73:73]
    fifo_queue_chisel_6.io.issue_ack_in <= arbiter_ack_flatted_to_request_queue[6] @[priority_arbiter_chisel.scala 74:47]
    node _T_156 = bits(io.request_flatted_in, 639, 560) @[priority_arbiter_chisel.scala 59:74]
    request_packed_in[7] <= _T_156 @[priority_arbiter_chisel.scala 59:50]
    inst fifo_queue_chisel_7 of fifo_queue_chisel_17 @[priority_arbiter_chisel.scala 61:43]
    fifo_queue_chisel_7.clock <= clock
    fifo_queue_chisel_7.reset <= reset
    request_queue_full[7] <= fifo_queue_chisel_7.io.is_full_out @[priority_arbiter_chisel.scala 65:51]
    node _T_157 = bits(io.request_critical_flatted_in, 7, 7) @[priority_arbiter_chisel.scala 66:82]
    node _T_158 = cat(_T_157, request_packed_in[7]) @[Cat.scala 30:58]
    fifo_queue_chisel_7.io.request_in <= _T_158 @[priority_arbiter_chisel.scala 66:45]
    node _T_159 = bits(io.request_valid_flatted_in, 7, 7) @[priority_arbiter_chisel.scala 67:81]
    fifo_queue_chisel_7.io.request_valid_in <= _T_159 @[priority_arbiter_chisel.scala 67:51]
    issue_ack_out_vec[7] <= fifo_queue_chisel_7.io.issue_ack_out @[priority_arbiter_chisel.scala 68:50]
    node _T_160 = bits(fifo_queue_chisel_7.io.request_out, 80, 80) @[priority_arbiter_chisel.scala 70:107]
    request_critical_flatted_from_request_queue[7] <= _T_160 @[priority_arbiter_chisel.scala 70:76]
    node _T_161 = bits(fifo_queue_chisel_7.io.request_out, 79, 0) @[priority_arbiter_chisel.scala 71:97]
    request_packed_from_request_queue[7] <= _T_161 @[priority_arbiter_chisel.scala 71:66]
    request_valid_flatted_from_request_queue[7] <= fifo_queue_chisel_7.io.request_valid_out @[priority_arbiter_chisel.scala 73:73]
    fifo_queue_chisel_7.io.issue_ack_in <= arbiter_ack_flatted_to_request_queue[7] @[priority_arbiter_chisel.scala 74:47]
    wire request_critical_final : UInt<8> @[priority_arbiter_chisel.scala 77:42]
    node _T_163 = cat(request_critical_flatted_from_request_queue[1], request_critical_flatted_from_request_queue[0]) @[priority_arbiter_chisel.scala 78:79]
    node _T_164 = cat(request_critical_flatted_from_request_queue[3], request_critical_flatted_from_request_queue[2]) @[priority_arbiter_chisel.scala 78:79]
    node _T_165 = cat(_T_164, _T_163) @[priority_arbiter_chisel.scala 78:79]
    node _T_166 = cat(request_critical_flatted_from_request_queue[5], request_critical_flatted_from_request_queue[4]) @[priority_arbiter_chisel.scala 78:79]
    node _T_167 = cat(request_critical_flatted_from_request_queue[7], request_critical_flatted_from_request_queue[6]) @[priority_arbiter_chisel.scala 78:79]
    node _T_168 = cat(_T_167, _T_166) @[priority_arbiter_chisel.scala 78:79]
    node _T_169 = cat(_T_168, _T_165) @[priority_arbiter_chisel.scala 78:79]
    node _T_170 = cat(request_queue_full[1], request_queue_full[0]) @[priority_arbiter_chisel.scala 78:107]
    node _T_171 = cat(request_queue_full[3], request_queue_full[2]) @[priority_arbiter_chisel.scala 78:107]
    node _T_172 = cat(_T_171, _T_170) @[priority_arbiter_chisel.scala 78:107]
    node _T_173 = cat(request_queue_full[5], request_queue_full[4]) @[priority_arbiter_chisel.scala 78:107]
    node _T_174 = cat(request_queue_full[7], request_queue_full[6]) @[priority_arbiter_chisel.scala 78:107]
    node _T_175 = cat(_T_174, _T_173) @[priority_arbiter_chisel.scala 78:107]
    node _T_176 = cat(_T_175, _T_172) @[priority_arbiter_chisel.scala 78:107]
    node _T_177 = or(_T_169, _T_176) @[priority_arbiter_chisel.scala 78:86]
    request_critical_final <= _T_177 @[priority_arbiter_chisel.scala 78:32]
    reg last_send_index : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[priority_arbiter_chisel.scala 79:38]
    wire request_valid_flatted_shift_left : UInt<8> @[priority_arbiter_chisel.scala 82:52]
    wire request_critical_flatted_shift_left : UInt<8> @[priority_arbiter_chisel.scala 83:55]
    node _T_182 = cat(request_valid_flatted_from_request_queue[1], request_valid_flatted_from_request_queue[0]) @[priority_arbiter_chisel.scala 84:87]
    node _T_183 = cat(request_valid_flatted_from_request_queue[3], request_valid_flatted_from_request_queue[2]) @[priority_arbiter_chisel.scala 84:87]
    node _T_184 = cat(_T_183, _T_182) @[priority_arbiter_chisel.scala 84:87]
    node _T_185 = cat(request_valid_flatted_from_request_queue[5], request_valid_flatted_from_request_queue[4]) @[priority_arbiter_chisel.scala 84:87]
    node _T_186 = cat(request_valid_flatted_from_request_queue[7], request_valid_flatted_from_request_queue[6]) @[priority_arbiter_chisel.scala 84:87]
    node _T_187 = cat(_T_186, _T_185) @[priority_arbiter_chisel.scala 84:87]
    node _T_188 = cat(_T_187, _T_184) @[priority_arbiter_chisel.scala 84:87]
    node _T_190 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 84:114]
    node _T_191 = tail(_T_190, 1) @[priority_arbiter_chisel.scala 84:114]
    node _T_192 = dshr(_T_188, _T_191) @[priority_arbiter_chisel.scala 84:94]
    node _T_193 = cat(request_valid_flatted_from_request_queue[1], request_valid_flatted_from_request_queue[0]) @[priority_arbiter_chisel.scala 85:123]
    node _T_194 = cat(request_valid_flatted_from_request_queue[3], request_valid_flatted_from_request_queue[2]) @[priority_arbiter_chisel.scala 85:123]
    node _T_195 = cat(_T_194, _T_193) @[priority_arbiter_chisel.scala 85:123]
    node _T_196 = cat(request_valid_flatted_from_request_queue[5], request_valid_flatted_from_request_queue[4]) @[priority_arbiter_chisel.scala 85:123]
    node _T_197 = cat(request_valid_flatted_from_request_queue[7], request_valid_flatted_from_request_queue[6]) @[priority_arbiter_chisel.scala 85:123]
    node _T_198 = cat(_T_197, _T_196) @[priority_arbiter_chisel.scala 85:123]
    node _T_199 = cat(_T_198, _T_195) @[priority_arbiter_chisel.scala 85:123]
    node _T_201 = sub(UInt<4>("h08"), last_send_index) @[priority_arbiter_chisel.scala 85:148]
    node _T_202 = asUInt(_T_201) @[priority_arbiter_chisel.scala 85:148]
    node _T_203 = tail(_T_202, 1) @[priority_arbiter_chisel.scala 85:148]
    node _T_205 = sub(_T_203, UInt<1>("h01")) @[priority_arbiter_chisel.scala 85:166]
    node _T_206 = asUInt(_T_205) @[priority_arbiter_chisel.scala 85:166]
    node _T_207 = tail(_T_206, 1) @[priority_arbiter_chisel.scala 85:166]
    node _T_208 = dshl(_T_199, _T_207) @[priority_arbiter_chisel.scala 85:130]
    node _T_209 = or(_T_192, _T_208) @[priority_arbiter_chisel.scala 84:122]
    request_valid_flatted_shift_left <= _T_209 @[priority_arbiter_chisel.scala 84:42]
    node _T_211 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 86:92]
    node _T_212 = tail(_T_211, 1) @[priority_arbiter_chisel.scala 86:92]
    node _T_213 = dshr(request_critical_final, _T_212) @[priority_arbiter_chisel.scala 86:72]
    node _T_215 = sub(UInt<4>("h08"), last_send_index) @[priority_arbiter_chisel.scala 87:126]
    node _T_216 = asUInt(_T_215) @[priority_arbiter_chisel.scala 87:126]
    node _T_217 = tail(_T_216, 1) @[priority_arbiter_chisel.scala 87:126]
    node _T_219 = sub(_T_217, UInt<1>("h01")) @[priority_arbiter_chisel.scala 87:144]
    node _T_220 = asUInt(_T_219) @[priority_arbiter_chisel.scala 87:144]
    node _T_221 = tail(_T_220, 1) @[priority_arbiter_chisel.scala 87:144]
    node _T_222 = dshl(request_critical_final, _T_221) @[priority_arbiter_chisel.scala 87:108]
    node _T_223 = or(_T_213, _T_222) @[priority_arbiter_chisel.scala 86:100]
    request_critical_flatted_shift_left <= _T_223 @[priority_arbiter_chisel.scala 86:45]
    wire valid_sel : UInt<3>
    valid_sel <= UInt<3>("h00")
    valid_sel <= UInt<3>("h00") @[priority_arbiter_chisel.scala 91:19]
    node _T_227 = bits(request_valid_flatted_shift_left, 7, 7) @[priority_arbiter_chisel.scala 94:55]
    when _T_227 : @[priority_arbiter_chisel.scala 94:75]
      node _T_229 = add(last_send_index, UInt<3>("h07")) @[priority_arbiter_chisel.scala 95:47]
      node _T_230 = tail(_T_229, 1) @[priority_arbiter_chisel.scala 95:47]
      node _T_232 = add(_T_230, UInt<1>("h01")) @[priority_arbiter_chisel.scala 95:68]
      node _T_233 = tail(_T_232, 1) @[priority_arbiter_chisel.scala 95:68]
      node _T_235 = geq(_T_233, UInt<4>("h08")) @[priority_arbiter_chisel.scala 95:74]
      when _T_235 : @[priority_arbiter_chisel.scala 95:92]
        node _T_237 = add(last_send_index, UInt<3>("h07")) @[priority_arbiter_chisel.scala 96:62]
        node _T_238 = tail(_T_237, 1) @[priority_arbiter_chisel.scala 96:62]
        node _T_240 = add(_T_238, UInt<1>("h01")) @[priority_arbiter_chisel.scala 96:83]
        node _T_241 = tail(_T_240, 1) @[priority_arbiter_chisel.scala 96:83]
        node _T_243 = sub(_T_241, UInt<4>("h08")) @[priority_arbiter_chisel.scala 96:89]
        node _T_244 = asUInt(_T_243) @[priority_arbiter_chisel.scala 96:89]
        node _T_245 = tail(_T_244, 1) @[priority_arbiter_chisel.scala 96:89]
        valid_sel <= _T_245 @[priority_arbiter_chisel.scala 96:43]
        skip @[priority_arbiter_chisel.scala 95:92]
      else : @[priority_arbiter_chisel.scala 97:38]
        node _T_247 = add(last_send_index, UInt<3>("h07")) @[priority_arbiter_chisel.scala 98:62]
        node _T_248 = tail(_T_247, 1) @[priority_arbiter_chisel.scala 98:62]
        node _T_250 = add(_T_248, UInt<1>("h01")) @[priority_arbiter_chisel.scala 98:83]
        node _T_251 = tail(_T_250, 1) @[priority_arbiter_chisel.scala 98:83]
        valid_sel <= _T_251 @[priority_arbiter_chisel.scala 98:43]
        skip @[priority_arbiter_chisel.scala 97:38]
      skip @[priority_arbiter_chisel.scala 94:75]
    node _T_252 = bits(request_valid_flatted_shift_left, 6, 6) @[priority_arbiter_chisel.scala 94:55]
    when _T_252 : @[priority_arbiter_chisel.scala 94:75]
      node _T_254 = add(last_send_index, UInt<3>("h06")) @[priority_arbiter_chisel.scala 95:47]
      node _T_255 = tail(_T_254, 1) @[priority_arbiter_chisel.scala 95:47]
      node _T_257 = add(_T_255, UInt<1>("h01")) @[priority_arbiter_chisel.scala 95:68]
      node _T_258 = tail(_T_257, 1) @[priority_arbiter_chisel.scala 95:68]
      node _T_260 = geq(_T_258, UInt<4>("h08")) @[priority_arbiter_chisel.scala 95:74]
      when _T_260 : @[priority_arbiter_chisel.scala 95:92]
        node _T_262 = add(last_send_index, UInt<3>("h06")) @[priority_arbiter_chisel.scala 96:62]
        node _T_263 = tail(_T_262, 1) @[priority_arbiter_chisel.scala 96:62]
        node _T_265 = add(_T_263, UInt<1>("h01")) @[priority_arbiter_chisel.scala 96:83]
        node _T_266 = tail(_T_265, 1) @[priority_arbiter_chisel.scala 96:83]
        node _T_268 = sub(_T_266, UInt<4>("h08")) @[priority_arbiter_chisel.scala 96:89]
        node _T_269 = asUInt(_T_268) @[priority_arbiter_chisel.scala 96:89]
        node _T_270 = tail(_T_269, 1) @[priority_arbiter_chisel.scala 96:89]
        valid_sel <= _T_270 @[priority_arbiter_chisel.scala 96:43]
        skip @[priority_arbiter_chisel.scala 95:92]
      else : @[priority_arbiter_chisel.scala 97:38]
        node _T_272 = add(last_send_index, UInt<3>("h06")) @[priority_arbiter_chisel.scala 98:62]
        node _T_273 = tail(_T_272, 1) @[priority_arbiter_chisel.scala 98:62]
        node _T_275 = add(_T_273, UInt<1>("h01")) @[priority_arbiter_chisel.scala 98:83]
        node _T_276 = tail(_T_275, 1) @[priority_arbiter_chisel.scala 98:83]
        valid_sel <= _T_276 @[priority_arbiter_chisel.scala 98:43]
        skip @[priority_arbiter_chisel.scala 97:38]
      skip @[priority_arbiter_chisel.scala 94:75]
    node _T_277 = bits(request_valid_flatted_shift_left, 5, 5) @[priority_arbiter_chisel.scala 94:55]
    when _T_277 : @[priority_arbiter_chisel.scala 94:75]
      node _T_279 = add(last_send_index, UInt<3>("h05")) @[priority_arbiter_chisel.scala 95:47]
      node _T_280 = tail(_T_279, 1) @[priority_arbiter_chisel.scala 95:47]
      node _T_282 = add(_T_280, UInt<1>("h01")) @[priority_arbiter_chisel.scala 95:68]
      node _T_283 = tail(_T_282, 1) @[priority_arbiter_chisel.scala 95:68]
      node _T_285 = geq(_T_283, UInt<4>("h08")) @[priority_arbiter_chisel.scala 95:74]
      when _T_285 : @[priority_arbiter_chisel.scala 95:92]
        node _T_287 = add(last_send_index, UInt<3>("h05")) @[priority_arbiter_chisel.scala 96:62]
        node _T_288 = tail(_T_287, 1) @[priority_arbiter_chisel.scala 96:62]
        node _T_290 = add(_T_288, UInt<1>("h01")) @[priority_arbiter_chisel.scala 96:83]
        node _T_291 = tail(_T_290, 1) @[priority_arbiter_chisel.scala 96:83]
        node _T_293 = sub(_T_291, UInt<4>("h08")) @[priority_arbiter_chisel.scala 96:89]
        node _T_294 = asUInt(_T_293) @[priority_arbiter_chisel.scala 96:89]
        node _T_295 = tail(_T_294, 1) @[priority_arbiter_chisel.scala 96:89]
        valid_sel <= _T_295 @[priority_arbiter_chisel.scala 96:43]
        skip @[priority_arbiter_chisel.scala 95:92]
      else : @[priority_arbiter_chisel.scala 97:38]
        node _T_297 = add(last_send_index, UInt<3>("h05")) @[priority_arbiter_chisel.scala 98:62]
        node _T_298 = tail(_T_297, 1) @[priority_arbiter_chisel.scala 98:62]
        node _T_300 = add(_T_298, UInt<1>("h01")) @[priority_arbiter_chisel.scala 98:83]
        node _T_301 = tail(_T_300, 1) @[priority_arbiter_chisel.scala 98:83]
        valid_sel <= _T_301 @[priority_arbiter_chisel.scala 98:43]
        skip @[priority_arbiter_chisel.scala 97:38]
      skip @[priority_arbiter_chisel.scala 94:75]
    node _T_302 = bits(request_valid_flatted_shift_left, 4, 4) @[priority_arbiter_chisel.scala 94:55]
    when _T_302 : @[priority_arbiter_chisel.scala 94:75]
      node _T_304 = add(last_send_index, UInt<3>("h04")) @[priority_arbiter_chisel.scala 95:47]
      node _T_305 = tail(_T_304, 1) @[priority_arbiter_chisel.scala 95:47]
      node _T_307 = add(_T_305, UInt<1>("h01")) @[priority_arbiter_chisel.scala 95:68]
      node _T_308 = tail(_T_307, 1) @[priority_arbiter_chisel.scala 95:68]
      node _T_310 = geq(_T_308, UInt<4>("h08")) @[priority_arbiter_chisel.scala 95:74]
      when _T_310 : @[priority_arbiter_chisel.scala 95:92]
        node _T_312 = add(last_send_index, UInt<3>("h04")) @[priority_arbiter_chisel.scala 96:62]
        node _T_313 = tail(_T_312, 1) @[priority_arbiter_chisel.scala 96:62]
        node _T_315 = add(_T_313, UInt<1>("h01")) @[priority_arbiter_chisel.scala 96:83]
        node _T_316 = tail(_T_315, 1) @[priority_arbiter_chisel.scala 96:83]
        node _T_318 = sub(_T_316, UInt<4>("h08")) @[priority_arbiter_chisel.scala 96:89]
        node _T_319 = asUInt(_T_318) @[priority_arbiter_chisel.scala 96:89]
        node _T_320 = tail(_T_319, 1) @[priority_arbiter_chisel.scala 96:89]
        valid_sel <= _T_320 @[priority_arbiter_chisel.scala 96:43]
        skip @[priority_arbiter_chisel.scala 95:92]
      else : @[priority_arbiter_chisel.scala 97:38]
        node _T_322 = add(last_send_index, UInt<3>("h04")) @[priority_arbiter_chisel.scala 98:62]
        node _T_323 = tail(_T_322, 1) @[priority_arbiter_chisel.scala 98:62]
        node _T_325 = add(_T_323, UInt<1>("h01")) @[priority_arbiter_chisel.scala 98:83]
        node _T_326 = tail(_T_325, 1) @[priority_arbiter_chisel.scala 98:83]
        valid_sel <= _T_326 @[priority_arbiter_chisel.scala 98:43]
        skip @[priority_arbiter_chisel.scala 97:38]
      skip @[priority_arbiter_chisel.scala 94:75]
    node _T_327 = bits(request_valid_flatted_shift_left, 3, 3) @[priority_arbiter_chisel.scala 94:55]
    when _T_327 : @[priority_arbiter_chisel.scala 94:75]
      node _T_329 = add(last_send_index, UInt<2>("h03")) @[priority_arbiter_chisel.scala 95:47]
      node _T_330 = tail(_T_329, 1) @[priority_arbiter_chisel.scala 95:47]
      node _T_332 = add(_T_330, UInt<1>("h01")) @[priority_arbiter_chisel.scala 95:68]
      node _T_333 = tail(_T_332, 1) @[priority_arbiter_chisel.scala 95:68]
      node _T_335 = geq(_T_333, UInt<4>("h08")) @[priority_arbiter_chisel.scala 95:74]
      when _T_335 : @[priority_arbiter_chisel.scala 95:92]
        node _T_337 = add(last_send_index, UInt<2>("h03")) @[priority_arbiter_chisel.scala 96:62]
        node _T_338 = tail(_T_337, 1) @[priority_arbiter_chisel.scala 96:62]
        node _T_340 = add(_T_338, UInt<1>("h01")) @[priority_arbiter_chisel.scala 96:83]
        node _T_341 = tail(_T_340, 1) @[priority_arbiter_chisel.scala 96:83]
        node _T_343 = sub(_T_341, UInt<4>("h08")) @[priority_arbiter_chisel.scala 96:89]
        node _T_344 = asUInt(_T_343) @[priority_arbiter_chisel.scala 96:89]
        node _T_345 = tail(_T_344, 1) @[priority_arbiter_chisel.scala 96:89]
        valid_sel <= _T_345 @[priority_arbiter_chisel.scala 96:43]
        skip @[priority_arbiter_chisel.scala 95:92]
      else : @[priority_arbiter_chisel.scala 97:38]
        node _T_347 = add(last_send_index, UInt<2>("h03")) @[priority_arbiter_chisel.scala 98:62]
        node _T_348 = tail(_T_347, 1) @[priority_arbiter_chisel.scala 98:62]
        node _T_350 = add(_T_348, UInt<1>("h01")) @[priority_arbiter_chisel.scala 98:83]
        node _T_351 = tail(_T_350, 1) @[priority_arbiter_chisel.scala 98:83]
        valid_sel <= _T_351 @[priority_arbiter_chisel.scala 98:43]
        skip @[priority_arbiter_chisel.scala 97:38]
      skip @[priority_arbiter_chisel.scala 94:75]
    node _T_352 = bits(request_valid_flatted_shift_left, 2, 2) @[priority_arbiter_chisel.scala 94:55]
    when _T_352 : @[priority_arbiter_chisel.scala 94:75]
      node _T_354 = add(last_send_index, UInt<2>("h02")) @[priority_arbiter_chisel.scala 95:47]
      node _T_355 = tail(_T_354, 1) @[priority_arbiter_chisel.scala 95:47]
      node _T_357 = add(_T_355, UInt<1>("h01")) @[priority_arbiter_chisel.scala 95:68]
      node _T_358 = tail(_T_357, 1) @[priority_arbiter_chisel.scala 95:68]
      node _T_360 = geq(_T_358, UInt<4>("h08")) @[priority_arbiter_chisel.scala 95:74]
      when _T_360 : @[priority_arbiter_chisel.scala 95:92]
        node _T_362 = add(last_send_index, UInt<2>("h02")) @[priority_arbiter_chisel.scala 96:62]
        node _T_363 = tail(_T_362, 1) @[priority_arbiter_chisel.scala 96:62]
        node _T_365 = add(_T_363, UInt<1>("h01")) @[priority_arbiter_chisel.scala 96:83]
        node _T_366 = tail(_T_365, 1) @[priority_arbiter_chisel.scala 96:83]
        node _T_368 = sub(_T_366, UInt<4>("h08")) @[priority_arbiter_chisel.scala 96:89]
        node _T_369 = asUInt(_T_368) @[priority_arbiter_chisel.scala 96:89]
        node _T_370 = tail(_T_369, 1) @[priority_arbiter_chisel.scala 96:89]
        valid_sel <= _T_370 @[priority_arbiter_chisel.scala 96:43]
        skip @[priority_arbiter_chisel.scala 95:92]
      else : @[priority_arbiter_chisel.scala 97:38]
        node _T_372 = add(last_send_index, UInt<2>("h02")) @[priority_arbiter_chisel.scala 98:62]
        node _T_373 = tail(_T_372, 1) @[priority_arbiter_chisel.scala 98:62]
        node _T_375 = add(_T_373, UInt<1>("h01")) @[priority_arbiter_chisel.scala 98:83]
        node _T_376 = tail(_T_375, 1) @[priority_arbiter_chisel.scala 98:83]
        valid_sel <= _T_376 @[priority_arbiter_chisel.scala 98:43]
        skip @[priority_arbiter_chisel.scala 97:38]
      skip @[priority_arbiter_chisel.scala 94:75]
    node _T_377 = bits(request_valid_flatted_shift_left, 1, 1) @[priority_arbiter_chisel.scala 94:55]
    when _T_377 : @[priority_arbiter_chisel.scala 94:75]
      node _T_379 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 95:47]
      node _T_380 = tail(_T_379, 1) @[priority_arbiter_chisel.scala 95:47]
      node _T_382 = add(_T_380, UInt<1>("h01")) @[priority_arbiter_chisel.scala 95:68]
      node _T_383 = tail(_T_382, 1) @[priority_arbiter_chisel.scala 95:68]
      node _T_385 = geq(_T_383, UInt<4>("h08")) @[priority_arbiter_chisel.scala 95:74]
      when _T_385 : @[priority_arbiter_chisel.scala 95:92]
        node _T_387 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 96:62]
        node _T_388 = tail(_T_387, 1) @[priority_arbiter_chisel.scala 96:62]
        node _T_390 = add(_T_388, UInt<1>("h01")) @[priority_arbiter_chisel.scala 96:83]
        node _T_391 = tail(_T_390, 1) @[priority_arbiter_chisel.scala 96:83]
        node _T_393 = sub(_T_391, UInt<4>("h08")) @[priority_arbiter_chisel.scala 96:89]
        node _T_394 = asUInt(_T_393) @[priority_arbiter_chisel.scala 96:89]
        node _T_395 = tail(_T_394, 1) @[priority_arbiter_chisel.scala 96:89]
        valid_sel <= _T_395 @[priority_arbiter_chisel.scala 96:43]
        skip @[priority_arbiter_chisel.scala 95:92]
      else : @[priority_arbiter_chisel.scala 97:38]
        node _T_397 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 98:62]
        node _T_398 = tail(_T_397, 1) @[priority_arbiter_chisel.scala 98:62]
        node _T_400 = add(_T_398, UInt<1>("h01")) @[priority_arbiter_chisel.scala 98:83]
        node _T_401 = tail(_T_400, 1) @[priority_arbiter_chisel.scala 98:83]
        valid_sel <= _T_401 @[priority_arbiter_chisel.scala 98:43]
        skip @[priority_arbiter_chisel.scala 97:38]
      skip @[priority_arbiter_chisel.scala 94:75]
    node _T_402 = bits(request_valid_flatted_shift_left, 0, 0) @[priority_arbiter_chisel.scala 94:55]
    when _T_402 : @[priority_arbiter_chisel.scala 94:75]
      node _T_404 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 95:47]
      node _T_405 = tail(_T_404, 1) @[priority_arbiter_chisel.scala 95:47]
      node _T_407 = add(_T_405, UInt<1>("h01")) @[priority_arbiter_chisel.scala 95:68]
      node _T_408 = tail(_T_407, 1) @[priority_arbiter_chisel.scala 95:68]
      node _T_410 = geq(_T_408, UInt<4>("h08")) @[priority_arbiter_chisel.scala 95:74]
      when _T_410 : @[priority_arbiter_chisel.scala 95:92]
        node _T_412 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 96:62]
        node _T_413 = tail(_T_412, 1) @[priority_arbiter_chisel.scala 96:62]
        node _T_415 = add(_T_413, UInt<1>("h01")) @[priority_arbiter_chisel.scala 96:83]
        node _T_416 = tail(_T_415, 1) @[priority_arbiter_chisel.scala 96:83]
        node _T_418 = sub(_T_416, UInt<4>("h08")) @[priority_arbiter_chisel.scala 96:89]
        node _T_419 = asUInt(_T_418) @[priority_arbiter_chisel.scala 96:89]
        node _T_420 = tail(_T_419, 1) @[priority_arbiter_chisel.scala 96:89]
        valid_sel <= _T_420 @[priority_arbiter_chisel.scala 96:43]
        skip @[priority_arbiter_chisel.scala 95:92]
      else : @[priority_arbiter_chisel.scala 97:38]
        node _T_422 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 98:62]
        node _T_423 = tail(_T_422, 1) @[priority_arbiter_chisel.scala 98:62]
        node _T_425 = add(_T_423, UInt<1>("h01")) @[priority_arbiter_chisel.scala 98:83]
        node _T_426 = tail(_T_425, 1) @[priority_arbiter_chisel.scala 98:83]
        valid_sel <= _T_426 @[priority_arbiter_chisel.scala 98:43]
        skip @[priority_arbiter_chisel.scala 97:38]
      skip @[priority_arbiter_chisel.scala 94:75]
    wire critical_sel : UInt<3>
    critical_sel <= UInt<3>("h00")
    critical_sel <= UInt<3>("h00") @[priority_arbiter_chisel.scala 105:22]
    node _T_430 = bits(request_critical_flatted_shift_left, 7, 7) @[priority_arbiter_chisel.scala 108:58]
    node _T_431 = bits(request_valid_flatted_shift_left, 7, 7) @[priority_arbiter_chisel.scala 108:115]
    node _T_432 = and(_T_430, _T_431) @[priority_arbiter_chisel.scala 108:80]
    when _T_432 : @[priority_arbiter_chisel.scala 108:138]
      node _T_434 = add(last_send_index, UInt<3>("h07")) @[priority_arbiter_chisel.scala 109:47]
      node _T_435 = tail(_T_434, 1) @[priority_arbiter_chisel.scala 109:47]
      node _T_437 = add(_T_435, UInt<1>("h01")) @[priority_arbiter_chisel.scala 109:71]
      node _T_438 = tail(_T_437, 1) @[priority_arbiter_chisel.scala 109:71]
      node _T_440 = geq(_T_438, UInt<4>("h08")) @[priority_arbiter_chisel.scala 109:77]
      when _T_440 : @[priority_arbiter_chisel.scala 109:95]
        node _T_442 = add(last_send_index, UInt<3>("h07")) @[priority_arbiter_chisel.scala 110:65]
        node _T_443 = tail(_T_442, 1) @[priority_arbiter_chisel.scala 110:65]
        node _T_445 = add(_T_443, UInt<1>("h01")) @[priority_arbiter_chisel.scala 110:89]
        node _T_446 = tail(_T_445, 1) @[priority_arbiter_chisel.scala 110:89]
        node _T_448 = sub(_T_446, UInt<4>("h08")) @[priority_arbiter_chisel.scala 110:95]
        node _T_449 = asUInt(_T_448) @[priority_arbiter_chisel.scala 110:95]
        node _T_450 = tail(_T_449, 1) @[priority_arbiter_chisel.scala 110:95]
        critical_sel <= _T_450 @[priority_arbiter_chisel.scala 110:46]
        skip @[priority_arbiter_chisel.scala 109:95]
      else : @[priority_arbiter_chisel.scala 111:38]
        node _T_452 = add(last_send_index, UInt<3>("h07")) @[priority_arbiter_chisel.scala 112:65]
        node _T_453 = tail(_T_452, 1) @[priority_arbiter_chisel.scala 112:65]
        node _T_455 = add(_T_453, UInt<1>("h01")) @[priority_arbiter_chisel.scala 112:89]
        node _T_456 = tail(_T_455, 1) @[priority_arbiter_chisel.scala 112:89]
        critical_sel <= _T_456 @[priority_arbiter_chisel.scala 112:46]
        skip @[priority_arbiter_chisel.scala 111:38]
      skip @[priority_arbiter_chisel.scala 108:138]
    node _T_457 = bits(request_critical_flatted_shift_left, 6, 6) @[priority_arbiter_chisel.scala 108:58]
    node _T_458 = bits(request_valid_flatted_shift_left, 6, 6) @[priority_arbiter_chisel.scala 108:115]
    node _T_459 = and(_T_457, _T_458) @[priority_arbiter_chisel.scala 108:80]
    when _T_459 : @[priority_arbiter_chisel.scala 108:138]
      node _T_461 = add(last_send_index, UInt<3>("h06")) @[priority_arbiter_chisel.scala 109:47]
      node _T_462 = tail(_T_461, 1) @[priority_arbiter_chisel.scala 109:47]
      node _T_464 = add(_T_462, UInt<1>("h01")) @[priority_arbiter_chisel.scala 109:71]
      node _T_465 = tail(_T_464, 1) @[priority_arbiter_chisel.scala 109:71]
      node _T_467 = geq(_T_465, UInt<4>("h08")) @[priority_arbiter_chisel.scala 109:77]
      when _T_467 : @[priority_arbiter_chisel.scala 109:95]
        node _T_469 = add(last_send_index, UInt<3>("h06")) @[priority_arbiter_chisel.scala 110:65]
        node _T_470 = tail(_T_469, 1) @[priority_arbiter_chisel.scala 110:65]
        node _T_472 = add(_T_470, UInt<1>("h01")) @[priority_arbiter_chisel.scala 110:89]
        node _T_473 = tail(_T_472, 1) @[priority_arbiter_chisel.scala 110:89]
        node _T_475 = sub(_T_473, UInt<4>("h08")) @[priority_arbiter_chisel.scala 110:95]
        node _T_476 = asUInt(_T_475) @[priority_arbiter_chisel.scala 110:95]
        node _T_477 = tail(_T_476, 1) @[priority_arbiter_chisel.scala 110:95]
        critical_sel <= _T_477 @[priority_arbiter_chisel.scala 110:46]
        skip @[priority_arbiter_chisel.scala 109:95]
      else : @[priority_arbiter_chisel.scala 111:38]
        node _T_479 = add(last_send_index, UInt<3>("h06")) @[priority_arbiter_chisel.scala 112:65]
        node _T_480 = tail(_T_479, 1) @[priority_arbiter_chisel.scala 112:65]
        node _T_482 = add(_T_480, UInt<1>("h01")) @[priority_arbiter_chisel.scala 112:89]
        node _T_483 = tail(_T_482, 1) @[priority_arbiter_chisel.scala 112:89]
        critical_sel <= _T_483 @[priority_arbiter_chisel.scala 112:46]
        skip @[priority_arbiter_chisel.scala 111:38]
      skip @[priority_arbiter_chisel.scala 108:138]
    node _T_484 = bits(request_critical_flatted_shift_left, 5, 5) @[priority_arbiter_chisel.scala 108:58]
    node _T_485 = bits(request_valid_flatted_shift_left, 5, 5) @[priority_arbiter_chisel.scala 108:115]
    node _T_486 = and(_T_484, _T_485) @[priority_arbiter_chisel.scala 108:80]
    when _T_486 : @[priority_arbiter_chisel.scala 108:138]
      node _T_488 = add(last_send_index, UInt<3>("h05")) @[priority_arbiter_chisel.scala 109:47]
      node _T_489 = tail(_T_488, 1) @[priority_arbiter_chisel.scala 109:47]
      node _T_491 = add(_T_489, UInt<1>("h01")) @[priority_arbiter_chisel.scala 109:71]
      node _T_492 = tail(_T_491, 1) @[priority_arbiter_chisel.scala 109:71]
      node _T_494 = geq(_T_492, UInt<4>("h08")) @[priority_arbiter_chisel.scala 109:77]
      when _T_494 : @[priority_arbiter_chisel.scala 109:95]
        node _T_496 = add(last_send_index, UInt<3>("h05")) @[priority_arbiter_chisel.scala 110:65]
        node _T_497 = tail(_T_496, 1) @[priority_arbiter_chisel.scala 110:65]
        node _T_499 = add(_T_497, UInt<1>("h01")) @[priority_arbiter_chisel.scala 110:89]
        node _T_500 = tail(_T_499, 1) @[priority_arbiter_chisel.scala 110:89]
        node _T_502 = sub(_T_500, UInt<4>("h08")) @[priority_arbiter_chisel.scala 110:95]
        node _T_503 = asUInt(_T_502) @[priority_arbiter_chisel.scala 110:95]
        node _T_504 = tail(_T_503, 1) @[priority_arbiter_chisel.scala 110:95]
        critical_sel <= _T_504 @[priority_arbiter_chisel.scala 110:46]
        skip @[priority_arbiter_chisel.scala 109:95]
      else : @[priority_arbiter_chisel.scala 111:38]
        node _T_506 = add(last_send_index, UInt<3>("h05")) @[priority_arbiter_chisel.scala 112:65]
        node _T_507 = tail(_T_506, 1) @[priority_arbiter_chisel.scala 112:65]
        node _T_509 = add(_T_507, UInt<1>("h01")) @[priority_arbiter_chisel.scala 112:89]
        node _T_510 = tail(_T_509, 1) @[priority_arbiter_chisel.scala 112:89]
        critical_sel <= _T_510 @[priority_arbiter_chisel.scala 112:46]
        skip @[priority_arbiter_chisel.scala 111:38]
      skip @[priority_arbiter_chisel.scala 108:138]
    node _T_511 = bits(request_critical_flatted_shift_left, 4, 4) @[priority_arbiter_chisel.scala 108:58]
    node _T_512 = bits(request_valid_flatted_shift_left, 4, 4) @[priority_arbiter_chisel.scala 108:115]
    node _T_513 = and(_T_511, _T_512) @[priority_arbiter_chisel.scala 108:80]
    when _T_513 : @[priority_arbiter_chisel.scala 108:138]
      node _T_515 = add(last_send_index, UInt<3>("h04")) @[priority_arbiter_chisel.scala 109:47]
      node _T_516 = tail(_T_515, 1) @[priority_arbiter_chisel.scala 109:47]
      node _T_518 = add(_T_516, UInt<1>("h01")) @[priority_arbiter_chisel.scala 109:71]
      node _T_519 = tail(_T_518, 1) @[priority_arbiter_chisel.scala 109:71]
      node _T_521 = geq(_T_519, UInt<4>("h08")) @[priority_arbiter_chisel.scala 109:77]
      when _T_521 : @[priority_arbiter_chisel.scala 109:95]
        node _T_523 = add(last_send_index, UInt<3>("h04")) @[priority_arbiter_chisel.scala 110:65]
        node _T_524 = tail(_T_523, 1) @[priority_arbiter_chisel.scala 110:65]
        node _T_526 = add(_T_524, UInt<1>("h01")) @[priority_arbiter_chisel.scala 110:89]
        node _T_527 = tail(_T_526, 1) @[priority_arbiter_chisel.scala 110:89]
        node _T_529 = sub(_T_527, UInt<4>("h08")) @[priority_arbiter_chisel.scala 110:95]
        node _T_530 = asUInt(_T_529) @[priority_arbiter_chisel.scala 110:95]
        node _T_531 = tail(_T_530, 1) @[priority_arbiter_chisel.scala 110:95]
        critical_sel <= _T_531 @[priority_arbiter_chisel.scala 110:46]
        skip @[priority_arbiter_chisel.scala 109:95]
      else : @[priority_arbiter_chisel.scala 111:38]
        node _T_533 = add(last_send_index, UInt<3>("h04")) @[priority_arbiter_chisel.scala 112:65]
        node _T_534 = tail(_T_533, 1) @[priority_arbiter_chisel.scala 112:65]
        node _T_536 = add(_T_534, UInt<1>("h01")) @[priority_arbiter_chisel.scala 112:89]
        node _T_537 = tail(_T_536, 1) @[priority_arbiter_chisel.scala 112:89]
        critical_sel <= _T_537 @[priority_arbiter_chisel.scala 112:46]
        skip @[priority_arbiter_chisel.scala 111:38]
      skip @[priority_arbiter_chisel.scala 108:138]
    node _T_538 = bits(request_critical_flatted_shift_left, 3, 3) @[priority_arbiter_chisel.scala 108:58]
    node _T_539 = bits(request_valid_flatted_shift_left, 3, 3) @[priority_arbiter_chisel.scala 108:115]
    node _T_540 = and(_T_538, _T_539) @[priority_arbiter_chisel.scala 108:80]
    when _T_540 : @[priority_arbiter_chisel.scala 108:138]
      node _T_542 = add(last_send_index, UInt<2>("h03")) @[priority_arbiter_chisel.scala 109:47]
      node _T_543 = tail(_T_542, 1) @[priority_arbiter_chisel.scala 109:47]
      node _T_545 = add(_T_543, UInt<1>("h01")) @[priority_arbiter_chisel.scala 109:71]
      node _T_546 = tail(_T_545, 1) @[priority_arbiter_chisel.scala 109:71]
      node _T_548 = geq(_T_546, UInt<4>("h08")) @[priority_arbiter_chisel.scala 109:77]
      when _T_548 : @[priority_arbiter_chisel.scala 109:95]
        node _T_550 = add(last_send_index, UInt<2>("h03")) @[priority_arbiter_chisel.scala 110:65]
        node _T_551 = tail(_T_550, 1) @[priority_arbiter_chisel.scala 110:65]
        node _T_553 = add(_T_551, UInt<1>("h01")) @[priority_arbiter_chisel.scala 110:89]
        node _T_554 = tail(_T_553, 1) @[priority_arbiter_chisel.scala 110:89]
        node _T_556 = sub(_T_554, UInt<4>("h08")) @[priority_arbiter_chisel.scala 110:95]
        node _T_557 = asUInt(_T_556) @[priority_arbiter_chisel.scala 110:95]
        node _T_558 = tail(_T_557, 1) @[priority_arbiter_chisel.scala 110:95]
        critical_sel <= _T_558 @[priority_arbiter_chisel.scala 110:46]
        skip @[priority_arbiter_chisel.scala 109:95]
      else : @[priority_arbiter_chisel.scala 111:38]
        node _T_560 = add(last_send_index, UInt<2>("h03")) @[priority_arbiter_chisel.scala 112:65]
        node _T_561 = tail(_T_560, 1) @[priority_arbiter_chisel.scala 112:65]
        node _T_563 = add(_T_561, UInt<1>("h01")) @[priority_arbiter_chisel.scala 112:89]
        node _T_564 = tail(_T_563, 1) @[priority_arbiter_chisel.scala 112:89]
        critical_sel <= _T_564 @[priority_arbiter_chisel.scala 112:46]
        skip @[priority_arbiter_chisel.scala 111:38]
      skip @[priority_arbiter_chisel.scala 108:138]
    node _T_565 = bits(request_critical_flatted_shift_left, 2, 2) @[priority_arbiter_chisel.scala 108:58]
    node _T_566 = bits(request_valid_flatted_shift_left, 2, 2) @[priority_arbiter_chisel.scala 108:115]
    node _T_567 = and(_T_565, _T_566) @[priority_arbiter_chisel.scala 108:80]
    when _T_567 : @[priority_arbiter_chisel.scala 108:138]
      node _T_569 = add(last_send_index, UInt<2>("h02")) @[priority_arbiter_chisel.scala 109:47]
      node _T_570 = tail(_T_569, 1) @[priority_arbiter_chisel.scala 109:47]
      node _T_572 = add(_T_570, UInt<1>("h01")) @[priority_arbiter_chisel.scala 109:71]
      node _T_573 = tail(_T_572, 1) @[priority_arbiter_chisel.scala 109:71]
      node _T_575 = geq(_T_573, UInt<4>("h08")) @[priority_arbiter_chisel.scala 109:77]
      when _T_575 : @[priority_arbiter_chisel.scala 109:95]
        node _T_577 = add(last_send_index, UInt<2>("h02")) @[priority_arbiter_chisel.scala 110:65]
        node _T_578 = tail(_T_577, 1) @[priority_arbiter_chisel.scala 110:65]
        node _T_580 = add(_T_578, UInt<1>("h01")) @[priority_arbiter_chisel.scala 110:89]
        node _T_581 = tail(_T_580, 1) @[priority_arbiter_chisel.scala 110:89]
        node _T_583 = sub(_T_581, UInt<4>("h08")) @[priority_arbiter_chisel.scala 110:95]
        node _T_584 = asUInt(_T_583) @[priority_arbiter_chisel.scala 110:95]
        node _T_585 = tail(_T_584, 1) @[priority_arbiter_chisel.scala 110:95]
        critical_sel <= _T_585 @[priority_arbiter_chisel.scala 110:46]
        skip @[priority_arbiter_chisel.scala 109:95]
      else : @[priority_arbiter_chisel.scala 111:38]
        node _T_587 = add(last_send_index, UInt<2>("h02")) @[priority_arbiter_chisel.scala 112:65]
        node _T_588 = tail(_T_587, 1) @[priority_arbiter_chisel.scala 112:65]
        node _T_590 = add(_T_588, UInt<1>("h01")) @[priority_arbiter_chisel.scala 112:89]
        node _T_591 = tail(_T_590, 1) @[priority_arbiter_chisel.scala 112:89]
        critical_sel <= _T_591 @[priority_arbiter_chisel.scala 112:46]
        skip @[priority_arbiter_chisel.scala 111:38]
      skip @[priority_arbiter_chisel.scala 108:138]
    node _T_592 = bits(request_critical_flatted_shift_left, 1, 1) @[priority_arbiter_chisel.scala 108:58]
    node _T_593 = bits(request_valid_flatted_shift_left, 1, 1) @[priority_arbiter_chisel.scala 108:115]
    node _T_594 = and(_T_592, _T_593) @[priority_arbiter_chisel.scala 108:80]
    when _T_594 : @[priority_arbiter_chisel.scala 108:138]
      node _T_596 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 109:47]
      node _T_597 = tail(_T_596, 1) @[priority_arbiter_chisel.scala 109:47]
      node _T_599 = add(_T_597, UInt<1>("h01")) @[priority_arbiter_chisel.scala 109:71]
      node _T_600 = tail(_T_599, 1) @[priority_arbiter_chisel.scala 109:71]
      node _T_602 = geq(_T_600, UInt<4>("h08")) @[priority_arbiter_chisel.scala 109:77]
      when _T_602 : @[priority_arbiter_chisel.scala 109:95]
        node _T_604 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 110:65]
        node _T_605 = tail(_T_604, 1) @[priority_arbiter_chisel.scala 110:65]
        node _T_607 = add(_T_605, UInt<1>("h01")) @[priority_arbiter_chisel.scala 110:89]
        node _T_608 = tail(_T_607, 1) @[priority_arbiter_chisel.scala 110:89]
        node _T_610 = sub(_T_608, UInt<4>("h08")) @[priority_arbiter_chisel.scala 110:95]
        node _T_611 = asUInt(_T_610) @[priority_arbiter_chisel.scala 110:95]
        node _T_612 = tail(_T_611, 1) @[priority_arbiter_chisel.scala 110:95]
        critical_sel <= _T_612 @[priority_arbiter_chisel.scala 110:46]
        skip @[priority_arbiter_chisel.scala 109:95]
      else : @[priority_arbiter_chisel.scala 111:38]
        node _T_614 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 112:65]
        node _T_615 = tail(_T_614, 1) @[priority_arbiter_chisel.scala 112:65]
        node _T_617 = add(_T_615, UInt<1>("h01")) @[priority_arbiter_chisel.scala 112:89]
        node _T_618 = tail(_T_617, 1) @[priority_arbiter_chisel.scala 112:89]
        critical_sel <= _T_618 @[priority_arbiter_chisel.scala 112:46]
        skip @[priority_arbiter_chisel.scala 111:38]
      skip @[priority_arbiter_chisel.scala 108:138]
    node _T_619 = bits(request_critical_flatted_shift_left, 0, 0) @[priority_arbiter_chisel.scala 108:58]
    node _T_620 = bits(request_valid_flatted_shift_left, 0, 0) @[priority_arbiter_chisel.scala 108:115]
    node _T_621 = and(_T_619, _T_620) @[priority_arbiter_chisel.scala 108:80]
    when _T_621 : @[priority_arbiter_chisel.scala 108:138]
      node _T_623 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 109:47]
      node _T_624 = tail(_T_623, 1) @[priority_arbiter_chisel.scala 109:47]
      node _T_626 = add(_T_624, UInt<1>("h01")) @[priority_arbiter_chisel.scala 109:71]
      node _T_627 = tail(_T_626, 1) @[priority_arbiter_chisel.scala 109:71]
      node _T_629 = geq(_T_627, UInt<4>("h08")) @[priority_arbiter_chisel.scala 109:77]
      when _T_629 : @[priority_arbiter_chisel.scala 109:95]
        node _T_631 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 110:65]
        node _T_632 = tail(_T_631, 1) @[priority_arbiter_chisel.scala 110:65]
        node _T_634 = add(_T_632, UInt<1>("h01")) @[priority_arbiter_chisel.scala 110:89]
        node _T_635 = tail(_T_634, 1) @[priority_arbiter_chisel.scala 110:89]
        node _T_637 = sub(_T_635, UInt<4>("h08")) @[priority_arbiter_chisel.scala 110:95]
        node _T_638 = asUInt(_T_637) @[priority_arbiter_chisel.scala 110:95]
        node _T_639 = tail(_T_638, 1) @[priority_arbiter_chisel.scala 110:95]
        critical_sel <= _T_639 @[priority_arbiter_chisel.scala 110:46]
        skip @[priority_arbiter_chisel.scala 109:95]
      else : @[priority_arbiter_chisel.scala 111:38]
        node _T_641 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 112:65]
        node _T_642 = tail(_T_641, 1) @[priority_arbiter_chisel.scala 112:65]
        node _T_644 = add(_T_642, UInt<1>("h01")) @[priority_arbiter_chisel.scala 112:89]
        node _T_645 = tail(_T_644, 1) @[priority_arbiter_chisel.scala 112:89]
        critical_sel <= _T_645 @[priority_arbiter_chisel.scala 112:46]
        skip @[priority_arbiter_chisel.scala 111:38]
      skip @[priority_arbiter_chisel.scala 108:138]
    wire valid_mask : UInt<1>[8] @[priority_arbiter_chisel.scala 119:30]
    wire critical_mask : UInt<1>[8] @[priority_arbiter_chisel.scala 120:33]
    node _T_673 = eq(valid_sel, UInt<1>("h00")) @[priority_arbiter_chisel.scala 122:33]
    when _T_673 : @[priority_arbiter_chisel.scala 122:54]
      valid_mask[0] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 123:51]
      skip @[priority_arbiter_chisel.scala 122:54]
    else : @[priority_arbiter_chisel.scala 124:30]
      valid_mask[0] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 125:51]
      skip @[priority_arbiter_chisel.scala 124:30]
    node _T_677 = eq(critical_sel, UInt<1>("h00")) @[priority_arbiter_chisel.scala 127:36]
    when _T_677 : @[priority_arbiter_chisel.scala 127:57]
      critical_mask[0] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 128:54]
      skip @[priority_arbiter_chisel.scala 127:57]
    else : @[priority_arbiter_chisel.scala 129:30]
      critical_mask[0] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 130:54]
      skip @[priority_arbiter_chisel.scala 129:30]
    node _T_681 = eq(valid_sel, UInt<1>("h01")) @[priority_arbiter_chisel.scala 122:33]
    when _T_681 : @[priority_arbiter_chisel.scala 122:54]
      valid_mask[1] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 123:51]
      skip @[priority_arbiter_chisel.scala 122:54]
    else : @[priority_arbiter_chisel.scala 124:30]
      valid_mask[1] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 125:51]
      skip @[priority_arbiter_chisel.scala 124:30]
    node _T_685 = eq(critical_sel, UInt<1>("h01")) @[priority_arbiter_chisel.scala 127:36]
    when _T_685 : @[priority_arbiter_chisel.scala 127:57]
      critical_mask[1] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 128:54]
      skip @[priority_arbiter_chisel.scala 127:57]
    else : @[priority_arbiter_chisel.scala 129:30]
      critical_mask[1] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 130:54]
      skip @[priority_arbiter_chisel.scala 129:30]
    node _T_689 = eq(valid_sel, UInt<2>("h02")) @[priority_arbiter_chisel.scala 122:33]
    when _T_689 : @[priority_arbiter_chisel.scala 122:54]
      valid_mask[2] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 123:51]
      skip @[priority_arbiter_chisel.scala 122:54]
    else : @[priority_arbiter_chisel.scala 124:30]
      valid_mask[2] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 125:51]
      skip @[priority_arbiter_chisel.scala 124:30]
    node _T_693 = eq(critical_sel, UInt<2>("h02")) @[priority_arbiter_chisel.scala 127:36]
    when _T_693 : @[priority_arbiter_chisel.scala 127:57]
      critical_mask[2] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 128:54]
      skip @[priority_arbiter_chisel.scala 127:57]
    else : @[priority_arbiter_chisel.scala 129:30]
      critical_mask[2] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 130:54]
      skip @[priority_arbiter_chisel.scala 129:30]
    node _T_697 = eq(valid_sel, UInt<2>("h03")) @[priority_arbiter_chisel.scala 122:33]
    when _T_697 : @[priority_arbiter_chisel.scala 122:54]
      valid_mask[3] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 123:51]
      skip @[priority_arbiter_chisel.scala 122:54]
    else : @[priority_arbiter_chisel.scala 124:30]
      valid_mask[3] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 125:51]
      skip @[priority_arbiter_chisel.scala 124:30]
    node _T_701 = eq(critical_sel, UInt<2>("h03")) @[priority_arbiter_chisel.scala 127:36]
    when _T_701 : @[priority_arbiter_chisel.scala 127:57]
      critical_mask[3] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 128:54]
      skip @[priority_arbiter_chisel.scala 127:57]
    else : @[priority_arbiter_chisel.scala 129:30]
      critical_mask[3] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 130:54]
      skip @[priority_arbiter_chisel.scala 129:30]
    node _T_705 = eq(valid_sel, UInt<3>("h04")) @[priority_arbiter_chisel.scala 122:33]
    when _T_705 : @[priority_arbiter_chisel.scala 122:54]
      valid_mask[4] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 123:51]
      skip @[priority_arbiter_chisel.scala 122:54]
    else : @[priority_arbiter_chisel.scala 124:30]
      valid_mask[4] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 125:51]
      skip @[priority_arbiter_chisel.scala 124:30]
    node _T_709 = eq(critical_sel, UInt<3>("h04")) @[priority_arbiter_chisel.scala 127:36]
    when _T_709 : @[priority_arbiter_chisel.scala 127:57]
      critical_mask[4] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 128:54]
      skip @[priority_arbiter_chisel.scala 127:57]
    else : @[priority_arbiter_chisel.scala 129:30]
      critical_mask[4] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 130:54]
      skip @[priority_arbiter_chisel.scala 129:30]
    node _T_713 = eq(valid_sel, UInt<3>("h05")) @[priority_arbiter_chisel.scala 122:33]
    when _T_713 : @[priority_arbiter_chisel.scala 122:54]
      valid_mask[5] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 123:51]
      skip @[priority_arbiter_chisel.scala 122:54]
    else : @[priority_arbiter_chisel.scala 124:30]
      valid_mask[5] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 125:51]
      skip @[priority_arbiter_chisel.scala 124:30]
    node _T_717 = eq(critical_sel, UInt<3>("h05")) @[priority_arbiter_chisel.scala 127:36]
    when _T_717 : @[priority_arbiter_chisel.scala 127:57]
      critical_mask[5] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 128:54]
      skip @[priority_arbiter_chisel.scala 127:57]
    else : @[priority_arbiter_chisel.scala 129:30]
      critical_mask[5] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 130:54]
      skip @[priority_arbiter_chisel.scala 129:30]
    node _T_721 = eq(valid_sel, UInt<3>("h06")) @[priority_arbiter_chisel.scala 122:33]
    when _T_721 : @[priority_arbiter_chisel.scala 122:54]
      valid_mask[6] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 123:51]
      skip @[priority_arbiter_chisel.scala 122:54]
    else : @[priority_arbiter_chisel.scala 124:30]
      valid_mask[6] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 125:51]
      skip @[priority_arbiter_chisel.scala 124:30]
    node _T_725 = eq(critical_sel, UInt<3>("h06")) @[priority_arbiter_chisel.scala 127:36]
    when _T_725 : @[priority_arbiter_chisel.scala 127:57]
      critical_mask[6] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 128:54]
      skip @[priority_arbiter_chisel.scala 127:57]
    else : @[priority_arbiter_chisel.scala 129:30]
      critical_mask[6] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 130:54]
      skip @[priority_arbiter_chisel.scala 129:30]
    node _T_729 = eq(valid_sel, UInt<3>("h07")) @[priority_arbiter_chisel.scala 122:33]
    when _T_729 : @[priority_arbiter_chisel.scala 122:54]
      valid_mask[7] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 123:51]
      skip @[priority_arbiter_chisel.scala 122:54]
    else : @[priority_arbiter_chisel.scala 124:30]
      valid_mask[7] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 125:51]
      skip @[priority_arbiter_chisel.scala 124:30]
    node _T_733 = eq(critical_sel, UInt<3>("h07")) @[priority_arbiter_chisel.scala 127:36]
    when _T_733 : @[priority_arbiter_chisel.scala 127:57]
      critical_mask[7] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 128:54]
      skip @[priority_arbiter_chisel.scala 127:57]
    else : @[priority_arbiter_chisel.scala 129:30]
      critical_mask[7] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 130:54]
      skip @[priority_arbiter_chisel.scala 129:30]
    node _T_737 = eq(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 136:59]
    node _T_738 = and(io.issue_ack_in, _T_737) @[priority_arbiter_chisel.scala 136:40]
    node _T_739 = bits(_T_738, 0, 0) @[priority_arbiter_chisel.scala 136:81]
    when _T_739 : @[priority_arbiter_chisel.scala 136:89]
      arbiter_ack_flatted_to_request_queue[0] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 137:77]
      skip @[priority_arbiter_chisel.scala 136:89]
    else : @[priority_arbiter_chisel.scala 138:30]
      arbiter_ack_flatted_to_request_queue[0] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 139:77]
      skip @[priority_arbiter_chisel.scala 138:30]
    node _T_743 = eq(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 136:59]
    node _T_744 = and(io.issue_ack_in, _T_743) @[priority_arbiter_chisel.scala 136:40]
    node _T_745 = bits(_T_744, 0, 0) @[priority_arbiter_chisel.scala 136:81]
    when _T_745 : @[priority_arbiter_chisel.scala 136:89]
      arbiter_ack_flatted_to_request_queue[1] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 137:77]
      skip @[priority_arbiter_chisel.scala 136:89]
    else : @[priority_arbiter_chisel.scala 138:30]
      arbiter_ack_flatted_to_request_queue[1] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 139:77]
      skip @[priority_arbiter_chisel.scala 138:30]
    node _T_749 = eq(last_send_index, UInt<2>("h02")) @[priority_arbiter_chisel.scala 136:59]
    node _T_750 = and(io.issue_ack_in, _T_749) @[priority_arbiter_chisel.scala 136:40]
    node _T_751 = bits(_T_750, 0, 0) @[priority_arbiter_chisel.scala 136:81]
    when _T_751 : @[priority_arbiter_chisel.scala 136:89]
      arbiter_ack_flatted_to_request_queue[2] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 137:77]
      skip @[priority_arbiter_chisel.scala 136:89]
    else : @[priority_arbiter_chisel.scala 138:30]
      arbiter_ack_flatted_to_request_queue[2] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 139:77]
      skip @[priority_arbiter_chisel.scala 138:30]
    node _T_755 = eq(last_send_index, UInt<2>("h03")) @[priority_arbiter_chisel.scala 136:59]
    node _T_756 = and(io.issue_ack_in, _T_755) @[priority_arbiter_chisel.scala 136:40]
    node _T_757 = bits(_T_756, 0, 0) @[priority_arbiter_chisel.scala 136:81]
    when _T_757 : @[priority_arbiter_chisel.scala 136:89]
      arbiter_ack_flatted_to_request_queue[3] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 137:77]
      skip @[priority_arbiter_chisel.scala 136:89]
    else : @[priority_arbiter_chisel.scala 138:30]
      arbiter_ack_flatted_to_request_queue[3] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 139:77]
      skip @[priority_arbiter_chisel.scala 138:30]
    node _T_761 = eq(last_send_index, UInt<3>("h04")) @[priority_arbiter_chisel.scala 136:59]
    node _T_762 = and(io.issue_ack_in, _T_761) @[priority_arbiter_chisel.scala 136:40]
    node _T_763 = bits(_T_762, 0, 0) @[priority_arbiter_chisel.scala 136:81]
    when _T_763 : @[priority_arbiter_chisel.scala 136:89]
      arbiter_ack_flatted_to_request_queue[4] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 137:77]
      skip @[priority_arbiter_chisel.scala 136:89]
    else : @[priority_arbiter_chisel.scala 138:30]
      arbiter_ack_flatted_to_request_queue[4] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 139:77]
      skip @[priority_arbiter_chisel.scala 138:30]
    node _T_767 = eq(last_send_index, UInt<3>("h05")) @[priority_arbiter_chisel.scala 136:59]
    node _T_768 = and(io.issue_ack_in, _T_767) @[priority_arbiter_chisel.scala 136:40]
    node _T_769 = bits(_T_768, 0, 0) @[priority_arbiter_chisel.scala 136:81]
    when _T_769 : @[priority_arbiter_chisel.scala 136:89]
      arbiter_ack_flatted_to_request_queue[5] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 137:77]
      skip @[priority_arbiter_chisel.scala 136:89]
    else : @[priority_arbiter_chisel.scala 138:30]
      arbiter_ack_flatted_to_request_queue[5] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 139:77]
      skip @[priority_arbiter_chisel.scala 138:30]
    node _T_773 = eq(last_send_index, UInt<3>("h06")) @[priority_arbiter_chisel.scala 136:59]
    node _T_774 = and(io.issue_ack_in, _T_773) @[priority_arbiter_chisel.scala 136:40]
    node _T_775 = bits(_T_774, 0, 0) @[priority_arbiter_chisel.scala 136:81]
    when _T_775 : @[priority_arbiter_chisel.scala 136:89]
      arbiter_ack_flatted_to_request_queue[6] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 137:77]
      skip @[priority_arbiter_chisel.scala 136:89]
    else : @[priority_arbiter_chisel.scala 138:30]
      arbiter_ack_flatted_to_request_queue[6] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 139:77]
      skip @[priority_arbiter_chisel.scala 138:30]
    node _T_779 = eq(last_send_index, UInt<3>("h07")) @[priority_arbiter_chisel.scala 136:59]
    node _T_780 = and(io.issue_ack_in, _T_779) @[priority_arbiter_chisel.scala 136:40]
    node _T_781 = bits(_T_780, 0, 0) @[priority_arbiter_chisel.scala 136:81]
    when _T_781 : @[priority_arbiter_chisel.scala 136:89]
      arbiter_ack_flatted_to_request_queue[7] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 137:77]
      skip @[priority_arbiter_chisel.scala 136:89]
    else : @[priority_arbiter_chisel.scala 138:30]
      arbiter_ack_flatted_to_request_queue[7] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 139:77]
      skip @[priority_arbiter_chisel.scala 138:30]
    node _T_784 = bits(reset, 0, 0) @[priority_arbiter_chisel.scala 145:21]
    when _T_784 : @[priority_arbiter_chisel.scala 145:29]
      request_out_reg <= UInt<80>("h00") @[priority_arbiter_chisel.scala 146:33]
      request_valid_out_reg <= UInt<1>("h00") @[priority_arbiter_chisel.scala 147:39]
      last_send_index <= UInt<3>("h00") @[priority_arbiter_chisel.scala 148:33]
      skip @[priority_arbiter_chisel.scala 145:29]
    else : @[priority_arbiter_chisel.scala 149:101]
      node _T_788 = and(io.issue_ack_in, request_valid_out_reg) @[priority_arbiter_chisel.scala 149:40]
      node _T_789 = not(request_valid_out_reg) @[priority_arbiter_chisel.scala 149:68]
      node _T_790 = or(_T_788, _T_789) @[priority_arbiter_chisel.scala 149:65]
      node _T_791 = bits(_T_790, 0, 0) @[priority_arbiter_chisel.scala 149:93]
      when _T_791 : @[priority_arbiter_chisel.scala 149:101]
        node _T_792 = dshr(request_critical_final, critical_sel) @[priority_arbiter_chisel.scala 150:46]
        node _T_793 = bits(_T_792, 0, 0) @[priority_arbiter_chisel.scala 150:46]
        node _T_795 = and(_T_793, request_valid_flatted_from_request_queue[critical_sel]) @[priority_arbiter_chisel.scala 150:61]
        node _T_796 = neq(critical_sel, last_send_index) @[priority_arbiter_chisel.scala 151:49]
        node _T_797 = and(_T_796, request_valid_out_reg) @[priority_arbiter_chisel.scala 151:69]
        node _T_798 = not(request_valid_out_reg) @[priority_arbiter_chisel.scala 151:98]
        node _T_799 = or(_T_797, _T_798) @[priority_arbiter_chisel.scala 151:95]
        node _T_800 = and(_T_795, _T_799) @[priority_arbiter_chisel.scala 150:118]
        node _T_801 = bits(_T_800, 0, 0) @[priority_arbiter_chisel.scala 151:124]
        when _T_801 : @[priority_arbiter_chisel.scala 151:132]
          request_out_reg <= request_packed_from_request_queue[critical_sel] @[priority_arbiter_chisel.scala 152:41]
          request_valid_out_reg <= UInt<1>("h01") @[priority_arbiter_chisel.scala 153:47]
          last_send_index <= critical_sel @[priority_arbiter_chisel.scala 154:41]
          skip @[priority_arbiter_chisel.scala 151:132]
        else : @[priority_arbiter_chisel.scala 156:129]
          node _T_805 = neq(valid_sel, last_send_index) @[priority_arbiter_chisel.scala 156:46]
          node _T_806 = and(_T_805, request_valid_out_reg) @[priority_arbiter_chisel.scala 156:66]
          node _T_807 = not(request_valid_out_reg) @[priority_arbiter_chisel.scala 156:95]
          node _T_808 = or(_T_806, _T_807) @[priority_arbiter_chisel.scala 156:92]
          node _T_809 = and(request_valid_flatted_from_request_queue[valid_sel], _T_808) @[priority_arbiter_chisel.scala 155:83]
          node _T_810 = bits(_T_809, 0, 0) @[priority_arbiter_chisel.scala 156:121]
          when _T_810 : @[priority_arbiter_chisel.scala 156:129]
            request_out_reg <= request_packed_from_request_queue[valid_sel] @[priority_arbiter_chisel.scala 157:41]
            request_valid_out_reg <= UInt<1>("h01") @[priority_arbiter_chisel.scala 158:47]
            last_send_index <= valid_sel @[priority_arbiter_chisel.scala 159:41]
            skip @[priority_arbiter_chisel.scala 156:129]
          else : @[priority_arbiter_chisel.scala 160:30]
            request_out_reg <= UInt<80>("h00") @[priority_arbiter_chisel.scala 161:41]
            request_valid_out_reg <= UInt<1>("h00") @[priority_arbiter_chisel.scala 162:47]
            last_send_index <= last_send_index @[priority_arbiter_chisel.scala 163:41]
            skip @[priority_arbiter_chisel.scala 160:30]
        skip @[priority_arbiter_chisel.scala 149:101]
      else : @[priority_arbiter_chisel.scala 166:22]
        request_out_reg <= request_out_reg @[priority_arbiter_chisel.scala 167:33]
        request_valid_out_reg <= request_valid_out_reg @[priority_arbiter_chisel.scala 168:39]
        last_send_index <= last_send_index @[priority_arbiter_chisel.scala 169:33]
        skip @[priority_arbiter_chisel.scala 166:22]
    io.request_out <= request_out_reg @[priority_arbiter_chisel.scala 172:24]
    io.request_valid_out <= request_valid_out_reg @[priority_arbiter_chisel.scala 173:30]
    node _T_815 = cat(issue_ack_out_vec[1], issue_ack_out_vec[0]) @[priority_arbiter_chisel.scala 174:47]
    node _T_816 = cat(issue_ack_out_vec[3], issue_ack_out_vec[2]) @[priority_arbiter_chisel.scala 174:47]
    node _T_817 = cat(_T_816, _T_815) @[priority_arbiter_chisel.scala 174:47]
    node _T_818 = cat(issue_ack_out_vec[5], issue_ack_out_vec[4]) @[priority_arbiter_chisel.scala 174:47]
    node _T_819 = cat(issue_ack_out_vec[7], issue_ack_out_vec[6]) @[priority_arbiter_chisel.scala 174:47]
    node _T_820 = cat(_T_819, _T_818) @[priority_arbiter_chisel.scala 174:47]
    node _T_821 = cat(_T_820, _T_817) @[priority_arbiter_chisel.scala 174:47]
    io.issue_ack_out <= _T_821 @[priority_arbiter_chisel.scala 174:26]
    
  module fifo_queue_chisel_18 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {is_empty_out : UInt<1>, is_full_out : UInt<1>, flip request_in : UInt<81>, flip request_valid_in : UInt<1>, issue_ack_out : UInt<1>, request_out : UInt<81>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg issue_ack_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 27:40]
    reg request_out_reg : UInt<81>, clock with : (reset => (reset, UInt<81>("h00"))) @[fifo_queue_chisel.scala 28:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 29:44]
    wire write_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 31:35]
    wire read_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 32:34]
    reg write_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 37:32]
    reg read_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 38:31]
    wire _T_50 : UInt<81>[2] @[fifo_queue_chisel.scala 40:40]
    _T_50[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    _T_50[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    reg entry_vec : UInt<81>[2], clock with : (reset => (reset, _T_50)) @[fifo_queue_chisel.scala 40:32]
    wire _T_78 : UInt<1>[2] @[fifo_queue_chisel.scala 41:46]
    _T_78[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    _T_78[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    reg entry_valid_vec : UInt<1>[2], clock with : (reset => (reset, _T_78)) @[fifo_queue_chisel.scala 41:38]
    node _T_101 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 44:43]
    node _T_102 = not(_T_101) @[fifo_queue_chisel.scala 44:50]
    node _T_104 = eq(_T_102, UInt<1>("h00")) @[fifo_queue_chisel.scala 44:50]
    io.is_full_out <= _T_104 @[fifo_queue_chisel.scala 44:24]
    node _T_105 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 45:47]
    node _T_106 = not(_T_105) @[fifo_queue_chisel.scala 45:29]
    node _T_107 = not(_T_106) @[fifo_queue_chisel.scala 45:56]
    node _T_109 = eq(_T_107, UInt<1>("h00")) @[fifo_queue_chisel.scala 45:56]
    io.is_empty_out <= _T_109 @[fifo_queue_chisel.scala 45:25]
    node _T_110 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_111 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_113 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_114 = and(_T_111, _T_113) @[fifo_queue_chisel.scala 50:94]
    node _T_115 = or(_T_110, _T_114) @[fifo_queue_chisel.scala 50:58]
    node _T_116 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_117 = and(_T_115, _T_116) @[fifo_queue_chisel.scala 50:122]
    node _T_118 = and(_T_117, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_120 = eq(UInt<1>("h00"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_121 = and(_T_118, _T_120) @[fifo_queue_chisel.scala 50:165]
    write_qualified[0] <= _T_121 @[fifo_queue_chisel.scala 50:38]
    node _T_122 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_123 = and(_T_122, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_124 = and(_T_123, entry_valid_vec[0]) @[fifo_queue_chisel.scala 51:75]
    node _T_126 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_127 = and(_T_124, _T_126) @[fifo_queue_chisel.scala 51:98]
    read_qualified[0] <= _T_127 @[fifo_queue_chisel.scala 51:37]
    node _T_128 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_128 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_131 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_132 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_133 = and(_T_131, _T_132) @[fifo_queue_chisel.scala 57:59]
      when _T_133 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_135 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_135 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_138 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_138 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[0] <= entry_vec[0] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[0] <= entry_valid_vec[0] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_140 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_141 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_143 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_144 = and(_T_141, _T_143) @[fifo_queue_chisel.scala 50:94]
    node _T_145 = or(_T_140, _T_144) @[fifo_queue_chisel.scala 50:58]
    node _T_146 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_147 = and(_T_145, _T_146) @[fifo_queue_chisel.scala 50:122]
    node _T_148 = and(_T_147, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_150 = eq(UInt<1>("h01"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_151 = and(_T_148, _T_150) @[fifo_queue_chisel.scala 50:165]
    write_qualified[1] <= _T_151 @[fifo_queue_chisel.scala 50:38]
    node _T_152 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_153 = and(_T_152, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_154 = and(_T_153, entry_valid_vec[1]) @[fifo_queue_chisel.scala 51:75]
    node _T_156 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_157 = and(_T_154, _T_156) @[fifo_queue_chisel.scala 51:98]
    read_qualified[1] <= _T_157 @[fifo_queue_chisel.scala 51:37]
    node _T_158 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_158 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_161 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_162 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_163 = and(_T_161, _T_162) @[fifo_queue_chisel.scala 57:59]
      when _T_163 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_165 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_165 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_168 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_168 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[1] <= entry_vec[1] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[1] <= entry_valid_vec[1] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_170 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 76:21]
    when _T_170 : @[fifo_queue_chisel.scala 76:29]
      write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 77:27]
      issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 78:35]
      read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 79:26]
      request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 80:33]
      request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 81:39]
      skip @[fifo_queue_chisel.scala 76:29]
    else : @[fifo_queue_chisel.scala 82:22]
      node _T_176 = cat(write_qualified[1], write_qualified[0]) @[fifo_queue_chisel.scala 83:39]
      node _T_178 = neq(_T_176, UInt<1>("h00")) @[fifo_queue_chisel.scala 83:46]
      when _T_178 : @[fifo_queue_chisel.scala 83:51]
        node _T_181 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 85:50]
        node _T_183 = sub(_T_181, UInt<1>("h01")) @[fifo_queue_chisel.scala 85:79]
        node _T_184 = asUInt(_T_183) @[fifo_queue_chisel.scala 85:79]
        node _T_185 = tail(_T_184, 1) @[fifo_queue_chisel.scala 85:79]
        node _T_186 = eq(write_ptr, _T_185) @[fifo_queue_chisel.scala 85:41]
        when _T_186 : @[fifo_queue_chisel.scala 85:87]
          write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 86:43]
          skip @[fifo_queue_chisel.scala 85:87]
        else : @[fifo_queue_chisel.scala 87:38]
          node _T_189 = add(write_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 88:56]
          node _T_190 = tail(_T_189, 1) @[fifo_queue_chisel.scala 88:56]
          write_ptr <= _T_190 @[fifo_queue_chisel.scala 88:43]
          skip @[fifo_queue_chisel.scala 87:38]
        issue_ack_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 91:43]
        skip @[fifo_queue_chisel.scala 83:51]
      else : @[fifo_queue_chisel.scala 92:30]
        write_ptr <= write_ptr @[fifo_queue_chisel.scala 93:35]
        issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 94:43]
        skip @[fifo_queue_chisel.scala 92:30]
      node _T_193 = cat(read_qualified[1], read_qualified[0]) @[fifo_queue_chisel.scala 97:38]
      node _T_195 = neq(_T_193, UInt<1>("h00")) @[fifo_queue_chisel.scala 97:45]
      when _T_195 : @[fifo_queue_chisel.scala 97:50]
        node _T_198 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 98:49]
        node _T_200 = sub(_T_198, UInt<1>("h01")) @[fifo_queue_chisel.scala 98:78]
        node _T_201 = asUInt(_T_200) @[fifo_queue_chisel.scala 98:78]
        node _T_202 = tail(_T_201, 1) @[fifo_queue_chisel.scala 98:78]
        node _T_203 = eq(read_ptr, _T_202) @[fifo_queue_chisel.scala 98:40]
        when _T_203 : @[fifo_queue_chisel.scala 98:86]
          read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 99:42]
          skip @[fifo_queue_chisel.scala 98:86]
        else : @[fifo_queue_chisel.scala 100:38]
          node _T_206 = add(read_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 101:54]
          node _T_207 = tail(_T_206, 1) @[fifo_queue_chisel.scala 101:54]
          read_ptr <= _T_207 @[fifo_queue_chisel.scala 101:42]
          skip @[fifo_queue_chisel.scala 100:38]
        request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 103:41]
        request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 104:47]
        skip @[fifo_queue_chisel.scala 97:50]
      else : @[fifo_queue_chisel.scala 105:64]
        node _T_213 = bits(entry_valid_vec[read_ptr], 0, 0) @[fifo_queue_chisel.scala 105:56]
        when _T_213 : @[fifo_queue_chisel.scala 105:64]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 106:34]
          request_out_reg <= entry_vec[read_ptr] @[fifo_queue_chisel.scala 107:41]
          request_valid_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 108:47]
          skip @[fifo_queue_chisel.scala 105:64]
        else : @[fifo_queue_chisel.scala 109:30]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 110:34]
          request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 111:41]
          request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 112:47]
          skip @[fifo_queue_chisel.scala 109:30]
      skip @[fifo_queue_chisel.scala 82:22]
    io.issue_ack_out <= issue_ack_out_reg @[fifo_queue_chisel.scala 116:26]
    io.request_out <= request_out_reg @[fifo_queue_chisel.scala 117:24]
    io.request_valid_out <= request_valid_out_reg @[fifo_queue_chisel.scala 118:30]
    
  module fifo_queue_chisel_19 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {is_empty_out : UInt<1>, is_full_out : UInt<1>, flip request_in : UInt<81>, flip request_valid_in : UInt<1>, issue_ack_out : UInt<1>, request_out : UInt<81>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg issue_ack_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 27:40]
    reg request_out_reg : UInt<81>, clock with : (reset => (reset, UInt<81>("h00"))) @[fifo_queue_chisel.scala 28:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 29:44]
    wire write_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 31:35]
    wire read_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 32:34]
    reg write_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 37:32]
    reg read_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 38:31]
    wire _T_50 : UInt<81>[2] @[fifo_queue_chisel.scala 40:40]
    _T_50[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    _T_50[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    reg entry_vec : UInt<81>[2], clock with : (reset => (reset, _T_50)) @[fifo_queue_chisel.scala 40:32]
    wire _T_78 : UInt<1>[2] @[fifo_queue_chisel.scala 41:46]
    _T_78[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    _T_78[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    reg entry_valid_vec : UInt<1>[2], clock with : (reset => (reset, _T_78)) @[fifo_queue_chisel.scala 41:38]
    node _T_101 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 44:43]
    node _T_102 = not(_T_101) @[fifo_queue_chisel.scala 44:50]
    node _T_104 = eq(_T_102, UInt<1>("h00")) @[fifo_queue_chisel.scala 44:50]
    io.is_full_out <= _T_104 @[fifo_queue_chisel.scala 44:24]
    node _T_105 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 45:47]
    node _T_106 = not(_T_105) @[fifo_queue_chisel.scala 45:29]
    node _T_107 = not(_T_106) @[fifo_queue_chisel.scala 45:56]
    node _T_109 = eq(_T_107, UInt<1>("h00")) @[fifo_queue_chisel.scala 45:56]
    io.is_empty_out <= _T_109 @[fifo_queue_chisel.scala 45:25]
    node _T_110 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_111 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_113 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_114 = and(_T_111, _T_113) @[fifo_queue_chisel.scala 50:94]
    node _T_115 = or(_T_110, _T_114) @[fifo_queue_chisel.scala 50:58]
    node _T_116 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_117 = and(_T_115, _T_116) @[fifo_queue_chisel.scala 50:122]
    node _T_118 = and(_T_117, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_120 = eq(UInt<1>("h00"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_121 = and(_T_118, _T_120) @[fifo_queue_chisel.scala 50:165]
    write_qualified[0] <= _T_121 @[fifo_queue_chisel.scala 50:38]
    node _T_122 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_123 = and(_T_122, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_124 = and(_T_123, entry_valid_vec[0]) @[fifo_queue_chisel.scala 51:75]
    node _T_126 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_127 = and(_T_124, _T_126) @[fifo_queue_chisel.scala 51:98]
    read_qualified[0] <= _T_127 @[fifo_queue_chisel.scala 51:37]
    node _T_128 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_128 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_131 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_132 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_133 = and(_T_131, _T_132) @[fifo_queue_chisel.scala 57:59]
      when _T_133 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_135 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_135 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_138 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_138 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[0] <= entry_vec[0] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[0] <= entry_valid_vec[0] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_140 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_141 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_143 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_144 = and(_T_141, _T_143) @[fifo_queue_chisel.scala 50:94]
    node _T_145 = or(_T_140, _T_144) @[fifo_queue_chisel.scala 50:58]
    node _T_146 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_147 = and(_T_145, _T_146) @[fifo_queue_chisel.scala 50:122]
    node _T_148 = and(_T_147, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_150 = eq(UInt<1>("h01"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_151 = and(_T_148, _T_150) @[fifo_queue_chisel.scala 50:165]
    write_qualified[1] <= _T_151 @[fifo_queue_chisel.scala 50:38]
    node _T_152 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_153 = and(_T_152, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_154 = and(_T_153, entry_valid_vec[1]) @[fifo_queue_chisel.scala 51:75]
    node _T_156 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_157 = and(_T_154, _T_156) @[fifo_queue_chisel.scala 51:98]
    read_qualified[1] <= _T_157 @[fifo_queue_chisel.scala 51:37]
    node _T_158 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_158 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_161 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_162 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_163 = and(_T_161, _T_162) @[fifo_queue_chisel.scala 57:59]
      when _T_163 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_165 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_165 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_168 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_168 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[1] <= entry_vec[1] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[1] <= entry_valid_vec[1] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_170 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 76:21]
    when _T_170 : @[fifo_queue_chisel.scala 76:29]
      write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 77:27]
      issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 78:35]
      read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 79:26]
      request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 80:33]
      request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 81:39]
      skip @[fifo_queue_chisel.scala 76:29]
    else : @[fifo_queue_chisel.scala 82:22]
      node _T_176 = cat(write_qualified[1], write_qualified[0]) @[fifo_queue_chisel.scala 83:39]
      node _T_178 = neq(_T_176, UInt<1>("h00")) @[fifo_queue_chisel.scala 83:46]
      when _T_178 : @[fifo_queue_chisel.scala 83:51]
        node _T_181 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 85:50]
        node _T_183 = sub(_T_181, UInt<1>("h01")) @[fifo_queue_chisel.scala 85:79]
        node _T_184 = asUInt(_T_183) @[fifo_queue_chisel.scala 85:79]
        node _T_185 = tail(_T_184, 1) @[fifo_queue_chisel.scala 85:79]
        node _T_186 = eq(write_ptr, _T_185) @[fifo_queue_chisel.scala 85:41]
        when _T_186 : @[fifo_queue_chisel.scala 85:87]
          write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 86:43]
          skip @[fifo_queue_chisel.scala 85:87]
        else : @[fifo_queue_chisel.scala 87:38]
          node _T_189 = add(write_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 88:56]
          node _T_190 = tail(_T_189, 1) @[fifo_queue_chisel.scala 88:56]
          write_ptr <= _T_190 @[fifo_queue_chisel.scala 88:43]
          skip @[fifo_queue_chisel.scala 87:38]
        issue_ack_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 91:43]
        skip @[fifo_queue_chisel.scala 83:51]
      else : @[fifo_queue_chisel.scala 92:30]
        write_ptr <= write_ptr @[fifo_queue_chisel.scala 93:35]
        issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 94:43]
        skip @[fifo_queue_chisel.scala 92:30]
      node _T_193 = cat(read_qualified[1], read_qualified[0]) @[fifo_queue_chisel.scala 97:38]
      node _T_195 = neq(_T_193, UInt<1>("h00")) @[fifo_queue_chisel.scala 97:45]
      when _T_195 : @[fifo_queue_chisel.scala 97:50]
        node _T_198 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 98:49]
        node _T_200 = sub(_T_198, UInt<1>("h01")) @[fifo_queue_chisel.scala 98:78]
        node _T_201 = asUInt(_T_200) @[fifo_queue_chisel.scala 98:78]
        node _T_202 = tail(_T_201, 1) @[fifo_queue_chisel.scala 98:78]
        node _T_203 = eq(read_ptr, _T_202) @[fifo_queue_chisel.scala 98:40]
        when _T_203 : @[fifo_queue_chisel.scala 98:86]
          read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 99:42]
          skip @[fifo_queue_chisel.scala 98:86]
        else : @[fifo_queue_chisel.scala 100:38]
          node _T_206 = add(read_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 101:54]
          node _T_207 = tail(_T_206, 1) @[fifo_queue_chisel.scala 101:54]
          read_ptr <= _T_207 @[fifo_queue_chisel.scala 101:42]
          skip @[fifo_queue_chisel.scala 100:38]
        request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 103:41]
        request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 104:47]
        skip @[fifo_queue_chisel.scala 97:50]
      else : @[fifo_queue_chisel.scala 105:64]
        node _T_213 = bits(entry_valid_vec[read_ptr], 0, 0) @[fifo_queue_chisel.scala 105:56]
        when _T_213 : @[fifo_queue_chisel.scala 105:64]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 106:34]
          request_out_reg <= entry_vec[read_ptr] @[fifo_queue_chisel.scala 107:41]
          request_valid_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 108:47]
          skip @[fifo_queue_chisel.scala 105:64]
        else : @[fifo_queue_chisel.scala 109:30]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 110:34]
          request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 111:41]
          request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 112:47]
          skip @[fifo_queue_chisel.scala 109:30]
      skip @[fifo_queue_chisel.scala 82:22]
    io.issue_ack_out <= issue_ack_out_reg @[fifo_queue_chisel.scala 116:26]
    io.request_out <= request_out_reg @[fifo_queue_chisel.scala 117:24]
    io.request_valid_out <= request_valid_out_reg @[fifo_queue_chisel.scala 118:30]
    
  module fifo_queue_chisel_20 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {is_empty_out : UInt<1>, is_full_out : UInt<1>, flip request_in : UInt<81>, flip request_valid_in : UInt<1>, issue_ack_out : UInt<1>, request_out : UInt<81>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg issue_ack_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 27:40]
    reg request_out_reg : UInt<81>, clock with : (reset => (reset, UInt<81>("h00"))) @[fifo_queue_chisel.scala 28:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 29:44]
    wire write_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 31:35]
    wire read_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 32:34]
    reg write_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 37:32]
    reg read_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 38:31]
    wire _T_50 : UInt<81>[2] @[fifo_queue_chisel.scala 40:40]
    _T_50[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    _T_50[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    reg entry_vec : UInt<81>[2], clock with : (reset => (reset, _T_50)) @[fifo_queue_chisel.scala 40:32]
    wire _T_78 : UInt<1>[2] @[fifo_queue_chisel.scala 41:46]
    _T_78[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    _T_78[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    reg entry_valid_vec : UInt<1>[2], clock with : (reset => (reset, _T_78)) @[fifo_queue_chisel.scala 41:38]
    node _T_101 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 44:43]
    node _T_102 = not(_T_101) @[fifo_queue_chisel.scala 44:50]
    node _T_104 = eq(_T_102, UInt<1>("h00")) @[fifo_queue_chisel.scala 44:50]
    io.is_full_out <= _T_104 @[fifo_queue_chisel.scala 44:24]
    node _T_105 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 45:47]
    node _T_106 = not(_T_105) @[fifo_queue_chisel.scala 45:29]
    node _T_107 = not(_T_106) @[fifo_queue_chisel.scala 45:56]
    node _T_109 = eq(_T_107, UInt<1>("h00")) @[fifo_queue_chisel.scala 45:56]
    io.is_empty_out <= _T_109 @[fifo_queue_chisel.scala 45:25]
    node _T_110 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_111 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_113 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_114 = and(_T_111, _T_113) @[fifo_queue_chisel.scala 50:94]
    node _T_115 = or(_T_110, _T_114) @[fifo_queue_chisel.scala 50:58]
    node _T_116 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_117 = and(_T_115, _T_116) @[fifo_queue_chisel.scala 50:122]
    node _T_118 = and(_T_117, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_120 = eq(UInt<1>("h00"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_121 = and(_T_118, _T_120) @[fifo_queue_chisel.scala 50:165]
    write_qualified[0] <= _T_121 @[fifo_queue_chisel.scala 50:38]
    node _T_122 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_123 = and(_T_122, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_124 = and(_T_123, entry_valid_vec[0]) @[fifo_queue_chisel.scala 51:75]
    node _T_126 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_127 = and(_T_124, _T_126) @[fifo_queue_chisel.scala 51:98]
    read_qualified[0] <= _T_127 @[fifo_queue_chisel.scala 51:37]
    node _T_128 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_128 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_131 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_132 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_133 = and(_T_131, _T_132) @[fifo_queue_chisel.scala 57:59]
      when _T_133 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_135 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_135 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_138 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_138 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[0] <= entry_vec[0] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[0] <= entry_valid_vec[0] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_140 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_141 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_143 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_144 = and(_T_141, _T_143) @[fifo_queue_chisel.scala 50:94]
    node _T_145 = or(_T_140, _T_144) @[fifo_queue_chisel.scala 50:58]
    node _T_146 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_147 = and(_T_145, _T_146) @[fifo_queue_chisel.scala 50:122]
    node _T_148 = and(_T_147, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_150 = eq(UInt<1>("h01"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_151 = and(_T_148, _T_150) @[fifo_queue_chisel.scala 50:165]
    write_qualified[1] <= _T_151 @[fifo_queue_chisel.scala 50:38]
    node _T_152 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_153 = and(_T_152, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_154 = and(_T_153, entry_valid_vec[1]) @[fifo_queue_chisel.scala 51:75]
    node _T_156 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_157 = and(_T_154, _T_156) @[fifo_queue_chisel.scala 51:98]
    read_qualified[1] <= _T_157 @[fifo_queue_chisel.scala 51:37]
    node _T_158 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_158 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_161 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_162 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_163 = and(_T_161, _T_162) @[fifo_queue_chisel.scala 57:59]
      when _T_163 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_165 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_165 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_168 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_168 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[1] <= entry_vec[1] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[1] <= entry_valid_vec[1] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_170 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 76:21]
    when _T_170 : @[fifo_queue_chisel.scala 76:29]
      write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 77:27]
      issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 78:35]
      read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 79:26]
      request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 80:33]
      request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 81:39]
      skip @[fifo_queue_chisel.scala 76:29]
    else : @[fifo_queue_chisel.scala 82:22]
      node _T_176 = cat(write_qualified[1], write_qualified[0]) @[fifo_queue_chisel.scala 83:39]
      node _T_178 = neq(_T_176, UInt<1>("h00")) @[fifo_queue_chisel.scala 83:46]
      when _T_178 : @[fifo_queue_chisel.scala 83:51]
        node _T_181 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 85:50]
        node _T_183 = sub(_T_181, UInt<1>("h01")) @[fifo_queue_chisel.scala 85:79]
        node _T_184 = asUInt(_T_183) @[fifo_queue_chisel.scala 85:79]
        node _T_185 = tail(_T_184, 1) @[fifo_queue_chisel.scala 85:79]
        node _T_186 = eq(write_ptr, _T_185) @[fifo_queue_chisel.scala 85:41]
        when _T_186 : @[fifo_queue_chisel.scala 85:87]
          write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 86:43]
          skip @[fifo_queue_chisel.scala 85:87]
        else : @[fifo_queue_chisel.scala 87:38]
          node _T_189 = add(write_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 88:56]
          node _T_190 = tail(_T_189, 1) @[fifo_queue_chisel.scala 88:56]
          write_ptr <= _T_190 @[fifo_queue_chisel.scala 88:43]
          skip @[fifo_queue_chisel.scala 87:38]
        issue_ack_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 91:43]
        skip @[fifo_queue_chisel.scala 83:51]
      else : @[fifo_queue_chisel.scala 92:30]
        write_ptr <= write_ptr @[fifo_queue_chisel.scala 93:35]
        issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 94:43]
        skip @[fifo_queue_chisel.scala 92:30]
      node _T_193 = cat(read_qualified[1], read_qualified[0]) @[fifo_queue_chisel.scala 97:38]
      node _T_195 = neq(_T_193, UInt<1>("h00")) @[fifo_queue_chisel.scala 97:45]
      when _T_195 : @[fifo_queue_chisel.scala 97:50]
        node _T_198 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 98:49]
        node _T_200 = sub(_T_198, UInt<1>("h01")) @[fifo_queue_chisel.scala 98:78]
        node _T_201 = asUInt(_T_200) @[fifo_queue_chisel.scala 98:78]
        node _T_202 = tail(_T_201, 1) @[fifo_queue_chisel.scala 98:78]
        node _T_203 = eq(read_ptr, _T_202) @[fifo_queue_chisel.scala 98:40]
        when _T_203 : @[fifo_queue_chisel.scala 98:86]
          read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 99:42]
          skip @[fifo_queue_chisel.scala 98:86]
        else : @[fifo_queue_chisel.scala 100:38]
          node _T_206 = add(read_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 101:54]
          node _T_207 = tail(_T_206, 1) @[fifo_queue_chisel.scala 101:54]
          read_ptr <= _T_207 @[fifo_queue_chisel.scala 101:42]
          skip @[fifo_queue_chisel.scala 100:38]
        request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 103:41]
        request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 104:47]
        skip @[fifo_queue_chisel.scala 97:50]
      else : @[fifo_queue_chisel.scala 105:64]
        node _T_213 = bits(entry_valid_vec[read_ptr], 0, 0) @[fifo_queue_chisel.scala 105:56]
        when _T_213 : @[fifo_queue_chisel.scala 105:64]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 106:34]
          request_out_reg <= entry_vec[read_ptr] @[fifo_queue_chisel.scala 107:41]
          request_valid_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 108:47]
          skip @[fifo_queue_chisel.scala 105:64]
        else : @[fifo_queue_chisel.scala 109:30]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 110:34]
          request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 111:41]
          request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 112:47]
          skip @[fifo_queue_chisel.scala 109:30]
      skip @[fifo_queue_chisel.scala 82:22]
    io.issue_ack_out <= issue_ack_out_reg @[fifo_queue_chisel.scala 116:26]
    io.request_out <= request_out_reg @[fifo_queue_chisel.scala 117:24]
    io.request_valid_out <= request_valid_out_reg @[fifo_queue_chisel.scala 118:30]
    
  module fifo_queue_chisel_21 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {is_empty_out : UInt<1>, is_full_out : UInt<1>, flip request_in : UInt<81>, flip request_valid_in : UInt<1>, issue_ack_out : UInt<1>, request_out : UInt<81>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg issue_ack_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 27:40]
    reg request_out_reg : UInt<81>, clock with : (reset => (reset, UInt<81>("h00"))) @[fifo_queue_chisel.scala 28:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 29:44]
    wire write_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 31:35]
    wire read_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 32:34]
    reg write_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 37:32]
    reg read_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 38:31]
    wire _T_50 : UInt<81>[2] @[fifo_queue_chisel.scala 40:40]
    _T_50[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    _T_50[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    reg entry_vec : UInt<81>[2], clock with : (reset => (reset, _T_50)) @[fifo_queue_chisel.scala 40:32]
    wire _T_78 : UInt<1>[2] @[fifo_queue_chisel.scala 41:46]
    _T_78[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    _T_78[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    reg entry_valid_vec : UInt<1>[2], clock with : (reset => (reset, _T_78)) @[fifo_queue_chisel.scala 41:38]
    node _T_101 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 44:43]
    node _T_102 = not(_T_101) @[fifo_queue_chisel.scala 44:50]
    node _T_104 = eq(_T_102, UInt<1>("h00")) @[fifo_queue_chisel.scala 44:50]
    io.is_full_out <= _T_104 @[fifo_queue_chisel.scala 44:24]
    node _T_105 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 45:47]
    node _T_106 = not(_T_105) @[fifo_queue_chisel.scala 45:29]
    node _T_107 = not(_T_106) @[fifo_queue_chisel.scala 45:56]
    node _T_109 = eq(_T_107, UInt<1>("h00")) @[fifo_queue_chisel.scala 45:56]
    io.is_empty_out <= _T_109 @[fifo_queue_chisel.scala 45:25]
    node _T_110 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_111 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_113 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_114 = and(_T_111, _T_113) @[fifo_queue_chisel.scala 50:94]
    node _T_115 = or(_T_110, _T_114) @[fifo_queue_chisel.scala 50:58]
    node _T_116 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_117 = and(_T_115, _T_116) @[fifo_queue_chisel.scala 50:122]
    node _T_118 = and(_T_117, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_120 = eq(UInt<1>("h00"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_121 = and(_T_118, _T_120) @[fifo_queue_chisel.scala 50:165]
    write_qualified[0] <= _T_121 @[fifo_queue_chisel.scala 50:38]
    node _T_122 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_123 = and(_T_122, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_124 = and(_T_123, entry_valid_vec[0]) @[fifo_queue_chisel.scala 51:75]
    node _T_126 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_127 = and(_T_124, _T_126) @[fifo_queue_chisel.scala 51:98]
    read_qualified[0] <= _T_127 @[fifo_queue_chisel.scala 51:37]
    node _T_128 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_128 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_131 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_132 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_133 = and(_T_131, _T_132) @[fifo_queue_chisel.scala 57:59]
      when _T_133 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_135 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_135 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_138 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_138 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[0] <= entry_vec[0] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[0] <= entry_valid_vec[0] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_140 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_141 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_143 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_144 = and(_T_141, _T_143) @[fifo_queue_chisel.scala 50:94]
    node _T_145 = or(_T_140, _T_144) @[fifo_queue_chisel.scala 50:58]
    node _T_146 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_147 = and(_T_145, _T_146) @[fifo_queue_chisel.scala 50:122]
    node _T_148 = and(_T_147, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_150 = eq(UInt<1>("h01"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_151 = and(_T_148, _T_150) @[fifo_queue_chisel.scala 50:165]
    write_qualified[1] <= _T_151 @[fifo_queue_chisel.scala 50:38]
    node _T_152 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_153 = and(_T_152, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_154 = and(_T_153, entry_valid_vec[1]) @[fifo_queue_chisel.scala 51:75]
    node _T_156 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_157 = and(_T_154, _T_156) @[fifo_queue_chisel.scala 51:98]
    read_qualified[1] <= _T_157 @[fifo_queue_chisel.scala 51:37]
    node _T_158 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_158 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_161 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_162 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_163 = and(_T_161, _T_162) @[fifo_queue_chisel.scala 57:59]
      when _T_163 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_165 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_165 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_168 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_168 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[1] <= entry_vec[1] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[1] <= entry_valid_vec[1] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_170 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 76:21]
    when _T_170 : @[fifo_queue_chisel.scala 76:29]
      write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 77:27]
      issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 78:35]
      read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 79:26]
      request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 80:33]
      request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 81:39]
      skip @[fifo_queue_chisel.scala 76:29]
    else : @[fifo_queue_chisel.scala 82:22]
      node _T_176 = cat(write_qualified[1], write_qualified[0]) @[fifo_queue_chisel.scala 83:39]
      node _T_178 = neq(_T_176, UInt<1>("h00")) @[fifo_queue_chisel.scala 83:46]
      when _T_178 : @[fifo_queue_chisel.scala 83:51]
        node _T_181 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 85:50]
        node _T_183 = sub(_T_181, UInt<1>("h01")) @[fifo_queue_chisel.scala 85:79]
        node _T_184 = asUInt(_T_183) @[fifo_queue_chisel.scala 85:79]
        node _T_185 = tail(_T_184, 1) @[fifo_queue_chisel.scala 85:79]
        node _T_186 = eq(write_ptr, _T_185) @[fifo_queue_chisel.scala 85:41]
        when _T_186 : @[fifo_queue_chisel.scala 85:87]
          write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 86:43]
          skip @[fifo_queue_chisel.scala 85:87]
        else : @[fifo_queue_chisel.scala 87:38]
          node _T_189 = add(write_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 88:56]
          node _T_190 = tail(_T_189, 1) @[fifo_queue_chisel.scala 88:56]
          write_ptr <= _T_190 @[fifo_queue_chisel.scala 88:43]
          skip @[fifo_queue_chisel.scala 87:38]
        issue_ack_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 91:43]
        skip @[fifo_queue_chisel.scala 83:51]
      else : @[fifo_queue_chisel.scala 92:30]
        write_ptr <= write_ptr @[fifo_queue_chisel.scala 93:35]
        issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 94:43]
        skip @[fifo_queue_chisel.scala 92:30]
      node _T_193 = cat(read_qualified[1], read_qualified[0]) @[fifo_queue_chisel.scala 97:38]
      node _T_195 = neq(_T_193, UInt<1>("h00")) @[fifo_queue_chisel.scala 97:45]
      when _T_195 : @[fifo_queue_chisel.scala 97:50]
        node _T_198 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 98:49]
        node _T_200 = sub(_T_198, UInt<1>("h01")) @[fifo_queue_chisel.scala 98:78]
        node _T_201 = asUInt(_T_200) @[fifo_queue_chisel.scala 98:78]
        node _T_202 = tail(_T_201, 1) @[fifo_queue_chisel.scala 98:78]
        node _T_203 = eq(read_ptr, _T_202) @[fifo_queue_chisel.scala 98:40]
        when _T_203 : @[fifo_queue_chisel.scala 98:86]
          read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 99:42]
          skip @[fifo_queue_chisel.scala 98:86]
        else : @[fifo_queue_chisel.scala 100:38]
          node _T_206 = add(read_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 101:54]
          node _T_207 = tail(_T_206, 1) @[fifo_queue_chisel.scala 101:54]
          read_ptr <= _T_207 @[fifo_queue_chisel.scala 101:42]
          skip @[fifo_queue_chisel.scala 100:38]
        request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 103:41]
        request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 104:47]
        skip @[fifo_queue_chisel.scala 97:50]
      else : @[fifo_queue_chisel.scala 105:64]
        node _T_213 = bits(entry_valid_vec[read_ptr], 0, 0) @[fifo_queue_chisel.scala 105:56]
        when _T_213 : @[fifo_queue_chisel.scala 105:64]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 106:34]
          request_out_reg <= entry_vec[read_ptr] @[fifo_queue_chisel.scala 107:41]
          request_valid_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 108:47]
          skip @[fifo_queue_chisel.scala 105:64]
        else : @[fifo_queue_chisel.scala 109:30]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 110:34]
          request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 111:41]
          request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 112:47]
          skip @[fifo_queue_chisel.scala 109:30]
      skip @[fifo_queue_chisel.scala 82:22]
    io.issue_ack_out <= issue_ack_out_reg @[fifo_queue_chisel.scala 116:26]
    io.request_out <= request_out_reg @[fifo_queue_chisel.scala 117:24]
    io.request_valid_out <= request_valid_out_reg @[fifo_queue_chisel.scala 118:30]
    
  module priority_arbiter_chisel_5 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip request_flatted_in : UInt<320>, flip request_valid_flatted_in : UInt<4>, flip request_critical_flatted_in : UInt<4>, issue_ack_out : UInt<4>, request_out : UInt<80>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg request_out_reg : UInt<80>, clock with : (reset => (reset, UInt<80>("h00"))) @[priority_arbiter_chisel.scala 45:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[priority_arbiter_chisel.scala 46:44]
    wire issue_ack_out_vec : UInt<1>[4] @[priority_arbiter_chisel.scala 47:37]
    wire request_packed_in : UInt<80>[4] @[priority_arbiter_chisel.scala 51:37]
    wire arbiter_ack_flatted_to_request_queue : UInt<1>[4] @[priority_arbiter_chisel.scala 52:56]
    wire request_packed_from_request_queue : UInt<80>[4] @[priority_arbiter_chisel.scala 53:53]
    wire request_valid_flatted_from_request_queue : UInt<1>[4] @[priority_arbiter_chisel.scala 54:60]
    wire request_queue_full : UInt<1>[4] @[priority_arbiter_chisel.scala 55:38]
    wire request_critical_flatted_from_request_queue : UInt<1>[4] @[priority_arbiter_chisel.scala 56:63]
    node _T_86 = bits(io.request_flatted_in, 79, 0) @[priority_arbiter_chisel.scala 59:74]
    request_packed_in[0] <= _T_86 @[priority_arbiter_chisel.scala 59:50]
    inst fifo_queue_chisel of fifo_queue_chisel_18 @[priority_arbiter_chisel.scala 61:43]
    fifo_queue_chisel.clock <= clock
    fifo_queue_chisel.reset <= reset
    request_queue_full[0] <= fifo_queue_chisel.io.is_full_out @[priority_arbiter_chisel.scala 65:51]
    node _T_87 = bits(io.request_critical_flatted_in, 0, 0) @[priority_arbiter_chisel.scala 66:82]
    node _T_88 = cat(_T_87, request_packed_in[0]) @[Cat.scala 30:58]
    fifo_queue_chisel.io.request_in <= _T_88 @[priority_arbiter_chisel.scala 66:45]
    node _T_89 = bits(io.request_valid_flatted_in, 0, 0) @[priority_arbiter_chisel.scala 67:81]
    fifo_queue_chisel.io.request_valid_in <= _T_89 @[priority_arbiter_chisel.scala 67:51]
    issue_ack_out_vec[0] <= fifo_queue_chisel.io.issue_ack_out @[priority_arbiter_chisel.scala 68:50]
    node _T_90 = bits(fifo_queue_chisel.io.request_out, 80, 80) @[priority_arbiter_chisel.scala 70:107]
    request_critical_flatted_from_request_queue[0] <= _T_90 @[priority_arbiter_chisel.scala 70:76]
    node _T_91 = bits(fifo_queue_chisel.io.request_out, 79, 0) @[priority_arbiter_chisel.scala 71:97]
    request_packed_from_request_queue[0] <= _T_91 @[priority_arbiter_chisel.scala 71:66]
    request_valid_flatted_from_request_queue[0] <= fifo_queue_chisel.io.request_valid_out @[priority_arbiter_chisel.scala 73:73]
    fifo_queue_chisel.io.issue_ack_in <= arbiter_ack_flatted_to_request_queue[0] @[priority_arbiter_chisel.scala 74:47]
    node _T_92 = bits(io.request_flatted_in, 159, 80) @[priority_arbiter_chisel.scala 59:74]
    request_packed_in[1] <= _T_92 @[priority_arbiter_chisel.scala 59:50]
    inst fifo_queue_chisel_1 of fifo_queue_chisel_19 @[priority_arbiter_chisel.scala 61:43]
    fifo_queue_chisel_1.clock <= clock
    fifo_queue_chisel_1.reset <= reset
    request_queue_full[1] <= fifo_queue_chisel_1.io.is_full_out @[priority_arbiter_chisel.scala 65:51]
    node _T_93 = bits(io.request_critical_flatted_in, 1, 1) @[priority_arbiter_chisel.scala 66:82]
    node _T_94 = cat(_T_93, request_packed_in[1]) @[Cat.scala 30:58]
    fifo_queue_chisel_1.io.request_in <= _T_94 @[priority_arbiter_chisel.scala 66:45]
    node _T_95 = bits(io.request_valid_flatted_in, 1, 1) @[priority_arbiter_chisel.scala 67:81]
    fifo_queue_chisel_1.io.request_valid_in <= _T_95 @[priority_arbiter_chisel.scala 67:51]
    issue_ack_out_vec[1] <= fifo_queue_chisel_1.io.issue_ack_out @[priority_arbiter_chisel.scala 68:50]
    node _T_96 = bits(fifo_queue_chisel_1.io.request_out, 80, 80) @[priority_arbiter_chisel.scala 70:107]
    request_critical_flatted_from_request_queue[1] <= _T_96 @[priority_arbiter_chisel.scala 70:76]
    node _T_97 = bits(fifo_queue_chisel_1.io.request_out, 79, 0) @[priority_arbiter_chisel.scala 71:97]
    request_packed_from_request_queue[1] <= _T_97 @[priority_arbiter_chisel.scala 71:66]
    request_valid_flatted_from_request_queue[1] <= fifo_queue_chisel_1.io.request_valid_out @[priority_arbiter_chisel.scala 73:73]
    fifo_queue_chisel_1.io.issue_ack_in <= arbiter_ack_flatted_to_request_queue[1] @[priority_arbiter_chisel.scala 74:47]
    node _T_98 = bits(io.request_flatted_in, 239, 160) @[priority_arbiter_chisel.scala 59:74]
    request_packed_in[2] <= _T_98 @[priority_arbiter_chisel.scala 59:50]
    inst fifo_queue_chisel_2 of fifo_queue_chisel_20 @[priority_arbiter_chisel.scala 61:43]
    fifo_queue_chisel_2.clock <= clock
    fifo_queue_chisel_2.reset <= reset
    request_queue_full[2] <= fifo_queue_chisel_2.io.is_full_out @[priority_arbiter_chisel.scala 65:51]
    node _T_99 = bits(io.request_critical_flatted_in, 2, 2) @[priority_arbiter_chisel.scala 66:82]
    node _T_100 = cat(_T_99, request_packed_in[2]) @[Cat.scala 30:58]
    fifo_queue_chisel_2.io.request_in <= _T_100 @[priority_arbiter_chisel.scala 66:45]
    node _T_101 = bits(io.request_valid_flatted_in, 2, 2) @[priority_arbiter_chisel.scala 67:81]
    fifo_queue_chisel_2.io.request_valid_in <= _T_101 @[priority_arbiter_chisel.scala 67:51]
    issue_ack_out_vec[2] <= fifo_queue_chisel_2.io.issue_ack_out @[priority_arbiter_chisel.scala 68:50]
    node _T_102 = bits(fifo_queue_chisel_2.io.request_out, 80, 80) @[priority_arbiter_chisel.scala 70:107]
    request_critical_flatted_from_request_queue[2] <= _T_102 @[priority_arbiter_chisel.scala 70:76]
    node _T_103 = bits(fifo_queue_chisel_2.io.request_out, 79, 0) @[priority_arbiter_chisel.scala 71:97]
    request_packed_from_request_queue[2] <= _T_103 @[priority_arbiter_chisel.scala 71:66]
    request_valid_flatted_from_request_queue[2] <= fifo_queue_chisel_2.io.request_valid_out @[priority_arbiter_chisel.scala 73:73]
    fifo_queue_chisel_2.io.issue_ack_in <= arbiter_ack_flatted_to_request_queue[2] @[priority_arbiter_chisel.scala 74:47]
    node _T_104 = bits(io.request_flatted_in, 319, 240) @[priority_arbiter_chisel.scala 59:74]
    request_packed_in[3] <= _T_104 @[priority_arbiter_chisel.scala 59:50]
    inst fifo_queue_chisel_3 of fifo_queue_chisel_21 @[priority_arbiter_chisel.scala 61:43]
    fifo_queue_chisel_3.clock <= clock
    fifo_queue_chisel_3.reset <= reset
    request_queue_full[3] <= fifo_queue_chisel_3.io.is_full_out @[priority_arbiter_chisel.scala 65:51]
    node _T_105 = bits(io.request_critical_flatted_in, 3, 3) @[priority_arbiter_chisel.scala 66:82]
    node _T_106 = cat(_T_105, request_packed_in[3]) @[Cat.scala 30:58]
    fifo_queue_chisel_3.io.request_in <= _T_106 @[priority_arbiter_chisel.scala 66:45]
    node _T_107 = bits(io.request_valid_flatted_in, 3, 3) @[priority_arbiter_chisel.scala 67:81]
    fifo_queue_chisel_3.io.request_valid_in <= _T_107 @[priority_arbiter_chisel.scala 67:51]
    issue_ack_out_vec[3] <= fifo_queue_chisel_3.io.issue_ack_out @[priority_arbiter_chisel.scala 68:50]
    node _T_108 = bits(fifo_queue_chisel_3.io.request_out, 80, 80) @[priority_arbiter_chisel.scala 70:107]
    request_critical_flatted_from_request_queue[3] <= _T_108 @[priority_arbiter_chisel.scala 70:76]
    node _T_109 = bits(fifo_queue_chisel_3.io.request_out, 79, 0) @[priority_arbiter_chisel.scala 71:97]
    request_packed_from_request_queue[3] <= _T_109 @[priority_arbiter_chisel.scala 71:66]
    request_valid_flatted_from_request_queue[3] <= fifo_queue_chisel_3.io.request_valid_out @[priority_arbiter_chisel.scala 73:73]
    fifo_queue_chisel_3.io.issue_ack_in <= arbiter_ack_flatted_to_request_queue[3] @[priority_arbiter_chisel.scala 74:47]
    wire request_critical_final : UInt<4> @[priority_arbiter_chisel.scala 77:42]
    node _T_111 = cat(request_critical_flatted_from_request_queue[1], request_critical_flatted_from_request_queue[0]) @[priority_arbiter_chisel.scala 78:79]
    node _T_112 = cat(request_critical_flatted_from_request_queue[3], request_critical_flatted_from_request_queue[2]) @[priority_arbiter_chisel.scala 78:79]
    node _T_113 = cat(_T_112, _T_111) @[priority_arbiter_chisel.scala 78:79]
    node _T_114 = cat(request_queue_full[1], request_queue_full[0]) @[priority_arbiter_chisel.scala 78:107]
    node _T_115 = cat(request_queue_full[3], request_queue_full[2]) @[priority_arbiter_chisel.scala 78:107]
    node _T_116 = cat(_T_115, _T_114) @[priority_arbiter_chisel.scala 78:107]
    node _T_117 = or(_T_113, _T_116) @[priority_arbiter_chisel.scala 78:86]
    request_critical_final <= _T_117 @[priority_arbiter_chisel.scala 78:32]
    reg last_send_index : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[priority_arbiter_chisel.scala 79:38]
    wire request_valid_flatted_shift_left : UInt<4> @[priority_arbiter_chisel.scala 82:52]
    wire request_critical_flatted_shift_left : UInt<4> @[priority_arbiter_chisel.scala 83:55]
    node _T_122 = cat(request_valid_flatted_from_request_queue[1], request_valid_flatted_from_request_queue[0]) @[priority_arbiter_chisel.scala 84:87]
    node _T_123 = cat(request_valid_flatted_from_request_queue[3], request_valid_flatted_from_request_queue[2]) @[priority_arbiter_chisel.scala 84:87]
    node _T_124 = cat(_T_123, _T_122) @[priority_arbiter_chisel.scala 84:87]
    node _T_126 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 84:114]
    node _T_127 = tail(_T_126, 1) @[priority_arbiter_chisel.scala 84:114]
    node _T_128 = dshr(_T_124, _T_127) @[priority_arbiter_chisel.scala 84:94]
    node _T_129 = cat(request_valid_flatted_from_request_queue[1], request_valid_flatted_from_request_queue[0]) @[priority_arbiter_chisel.scala 85:123]
    node _T_130 = cat(request_valid_flatted_from_request_queue[3], request_valid_flatted_from_request_queue[2]) @[priority_arbiter_chisel.scala 85:123]
    node _T_131 = cat(_T_130, _T_129) @[priority_arbiter_chisel.scala 85:123]
    node _T_133 = sub(UInt<3>("h04"), last_send_index) @[priority_arbiter_chisel.scala 85:148]
    node _T_134 = asUInt(_T_133) @[priority_arbiter_chisel.scala 85:148]
    node _T_135 = tail(_T_134, 1) @[priority_arbiter_chisel.scala 85:148]
    node _T_137 = sub(_T_135, UInt<1>("h01")) @[priority_arbiter_chisel.scala 85:166]
    node _T_138 = asUInt(_T_137) @[priority_arbiter_chisel.scala 85:166]
    node _T_139 = tail(_T_138, 1) @[priority_arbiter_chisel.scala 85:166]
    node _T_140 = dshl(_T_131, _T_139) @[priority_arbiter_chisel.scala 85:130]
    node _T_141 = or(_T_128, _T_140) @[priority_arbiter_chisel.scala 84:122]
    request_valid_flatted_shift_left <= _T_141 @[priority_arbiter_chisel.scala 84:42]
    node _T_143 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 86:92]
    node _T_144 = tail(_T_143, 1) @[priority_arbiter_chisel.scala 86:92]
    node _T_145 = dshr(request_critical_final, _T_144) @[priority_arbiter_chisel.scala 86:72]
    node _T_147 = sub(UInt<3>("h04"), last_send_index) @[priority_arbiter_chisel.scala 87:126]
    node _T_148 = asUInt(_T_147) @[priority_arbiter_chisel.scala 87:126]
    node _T_149 = tail(_T_148, 1) @[priority_arbiter_chisel.scala 87:126]
    node _T_151 = sub(_T_149, UInt<1>("h01")) @[priority_arbiter_chisel.scala 87:144]
    node _T_152 = asUInt(_T_151) @[priority_arbiter_chisel.scala 87:144]
    node _T_153 = tail(_T_152, 1) @[priority_arbiter_chisel.scala 87:144]
    node _T_154 = dshl(request_critical_final, _T_153) @[priority_arbiter_chisel.scala 87:108]
    node _T_155 = or(_T_145, _T_154) @[priority_arbiter_chisel.scala 86:100]
    request_critical_flatted_shift_left <= _T_155 @[priority_arbiter_chisel.scala 86:45]
    wire valid_sel : UInt<2>
    valid_sel <= UInt<2>("h00")
    valid_sel <= UInt<2>("h00") @[priority_arbiter_chisel.scala 91:19]
    node _T_159 = bits(request_valid_flatted_shift_left, 3, 3) @[priority_arbiter_chisel.scala 94:55]
    when _T_159 : @[priority_arbiter_chisel.scala 94:75]
      node _T_161 = add(last_send_index, UInt<2>("h03")) @[priority_arbiter_chisel.scala 95:47]
      node _T_162 = tail(_T_161, 1) @[priority_arbiter_chisel.scala 95:47]
      node _T_164 = add(_T_162, UInt<1>("h01")) @[priority_arbiter_chisel.scala 95:68]
      node _T_165 = tail(_T_164, 1) @[priority_arbiter_chisel.scala 95:68]
      node _T_167 = geq(_T_165, UInt<3>("h04")) @[priority_arbiter_chisel.scala 95:74]
      when _T_167 : @[priority_arbiter_chisel.scala 95:92]
        node _T_169 = add(last_send_index, UInt<2>("h03")) @[priority_arbiter_chisel.scala 96:62]
        node _T_170 = tail(_T_169, 1) @[priority_arbiter_chisel.scala 96:62]
        node _T_172 = add(_T_170, UInt<1>("h01")) @[priority_arbiter_chisel.scala 96:83]
        node _T_173 = tail(_T_172, 1) @[priority_arbiter_chisel.scala 96:83]
        node _T_175 = sub(_T_173, UInt<3>("h04")) @[priority_arbiter_chisel.scala 96:89]
        node _T_176 = asUInt(_T_175) @[priority_arbiter_chisel.scala 96:89]
        node _T_177 = tail(_T_176, 1) @[priority_arbiter_chisel.scala 96:89]
        valid_sel <= _T_177 @[priority_arbiter_chisel.scala 96:43]
        skip @[priority_arbiter_chisel.scala 95:92]
      else : @[priority_arbiter_chisel.scala 97:38]
        node _T_179 = add(last_send_index, UInt<2>("h03")) @[priority_arbiter_chisel.scala 98:62]
        node _T_180 = tail(_T_179, 1) @[priority_arbiter_chisel.scala 98:62]
        node _T_182 = add(_T_180, UInt<1>("h01")) @[priority_arbiter_chisel.scala 98:83]
        node _T_183 = tail(_T_182, 1) @[priority_arbiter_chisel.scala 98:83]
        valid_sel <= _T_183 @[priority_arbiter_chisel.scala 98:43]
        skip @[priority_arbiter_chisel.scala 97:38]
      skip @[priority_arbiter_chisel.scala 94:75]
    node _T_184 = bits(request_valid_flatted_shift_left, 2, 2) @[priority_arbiter_chisel.scala 94:55]
    when _T_184 : @[priority_arbiter_chisel.scala 94:75]
      node _T_186 = add(last_send_index, UInt<2>("h02")) @[priority_arbiter_chisel.scala 95:47]
      node _T_187 = tail(_T_186, 1) @[priority_arbiter_chisel.scala 95:47]
      node _T_189 = add(_T_187, UInt<1>("h01")) @[priority_arbiter_chisel.scala 95:68]
      node _T_190 = tail(_T_189, 1) @[priority_arbiter_chisel.scala 95:68]
      node _T_192 = geq(_T_190, UInt<3>("h04")) @[priority_arbiter_chisel.scala 95:74]
      when _T_192 : @[priority_arbiter_chisel.scala 95:92]
        node _T_194 = add(last_send_index, UInt<2>("h02")) @[priority_arbiter_chisel.scala 96:62]
        node _T_195 = tail(_T_194, 1) @[priority_arbiter_chisel.scala 96:62]
        node _T_197 = add(_T_195, UInt<1>("h01")) @[priority_arbiter_chisel.scala 96:83]
        node _T_198 = tail(_T_197, 1) @[priority_arbiter_chisel.scala 96:83]
        node _T_200 = sub(_T_198, UInt<3>("h04")) @[priority_arbiter_chisel.scala 96:89]
        node _T_201 = asUInt(_T_200) @[priority_arbiter_chisel.scala 96:89]
        node _T_202 = tail(_T_201, 1) @[priority_arbiter_chisel.scala 96:89]
        valid_sel <= _T_202 @[priority_arbiter_chisel.scala 96:43]
        skip @[priority_arbiter_chisel.scala 95:92]
      else : @[priority_arbiter_chisel.scala 97:38]
        node _T_204 = add(last_send_index, UInt<2>("h02")) @[priority_arbiter_chisel.scala 98:62]
        node _T_205 = tail(_T_204, 1) @[priority_arbiter_chisel.scala 98:62]
        node _T_207 = add(_T_205, UInt<1>("h01")) @[priority_arbiter_chisel.scala 98:83]
        node _T_208 = tail(_T_207, 1) @[priority_arbiter_chisel.scala 98:83]
        valid_sel <= _T_208 @[priority_arbiter_chisel.scala 98:43]
        skip @[priority_arbiter_chisel.scala 97:38]
      skip @[priority_arbiter_chisel.scala 94:75]
    node _T_209 = bits(request_valid_flatted_shift_left, 1, 1) @[priority_arbiter_chisel.scala 94:55]
    when _T_209 : @[priority_arbiter_chisel.scala 94:75]
      node _T_211 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 95:47]
      node _T_212 = tail(_T_211, 1) @[priority_arbiter_chisel.scala 95:47]
      node _T_214 = add(_T_212, UInt<1>("h01")) @[priority_arbiter_chisel.scala 95:68]
      node _T_215 = tail(_T_214, 1) @[priority_arbiter_chisel.scala 95:68]
      node _T_217 = geq(_T_215, UInt<3>("h04")) @[priority_arbiter_chisel.scala 95:74]
      when _T_217 : @[priority_arbiter_chisel.scala 95:92]
        node _T_219 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 96:62]
        node _T_220 = tail(_T_219, 1) @[priority_arbiter_chisel.scala 96:62]
        node _T_222 = add(_T_220, UInt<1>("h01")) @[priority_arbiter_chisel.scala 96:83]
        node _T_223 = tail(_T_222, 1) @[priority_arbiter_chisel.scala 96:83]
        node _T_225 = sub(_T_223, UInt<3>("h04")) @[priority_arbiter_chisel.scala 96:89]
        node _T_226 = asUInt(_T_225) @[priority_arbiter_chisel.scala 96:89]
        node _T_227 = tail(_T_226, 1) @[priority_arbiter_chisel.scala 96:89]
        valid_sel <= _T_227 @[priority_arbiter_chisel.scala 96:43]
        skip @[priority_arbiter_chisel.scala 95:92]
      else : @[priority_arbiter_chisel.scala 97:38]
        node _T_229 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 98:62]
        node _T_230 = tail(_T_229, 1) @[priority_arbiter_chisel.scala 98:62]
        node _T_232 = add(_T_230, UInt<1>("h01")) @[priority_arbiter_chisel.scala 98:83]
        node _T_233 = tail(_T_232, 1) @[priority_arbiter_chisel.scala 98:83]
        valid_sel <= _T_233 @[priority_arbiter_chisel.scala 98:43]
        skip @[priority_arbiter_chisel.scala 97:38]
      skip @[priority_arbiter_chisel.scala 94:75]
    node _T_234 = bits(request_valid_flatted_shift_left, 0, 0) @[priority_arbiter_chisel.scala 94:55]
    when _T_234 : @[priority_arbiter_chisel.scala 94:75]
      node _T_236 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 95:47]
      node _T_237 = tail(_T_236, 1) @[priority_arbiter_chisel.scala 95:47]
      node _T_239 = add(_T_237, UInt<1>("h01")) @[priority_arbiter_chisel.scala 95:68]
      node _T_240 = tail(_T_239, 1) @[priority_arbiter_chisel.scala 95:68]
      node _T_242 = geq(_T_240, UInt<3>("h04")) @[priority_arbiter_chisel.scala 95:74]
      when _T_242 : @[priority_arbiter_chisel.scala 95:92]
        node _T_244 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 96:62]
        node _T_245 = tail(_T_244, 1) @[priority_arbiter_chisel.scala 96:62]
        node _T_247 = add(_T_245, UInt<1>("h01")) @[priority_arbiter_chisel.scala 96:83]
        node _T_248 = tail(_T_247, 1) @[priority_arbiter_chisel.scala 96:83]
        node _T_250 = sub(_T_248, UInt<3>("h04")) @[priority_arbiter_chisel.scala 96:89]
        node _T_251 = asUInt(_T_250) @[priority_arbiter_chisel.scala 96:89]
        node _T_252 = tail(_T_251, 1) @[priority_arbiter_chisel.scala 96:89]
        valid_sel <= _T_252 @[priority_arbiter_chisel.scala 96:43]
        skip @[priority_arbiter_chisel.scala 95:92]
      else : @[priority_arbiter_chisel.scala 97:38]
        node _T_254 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 98:62]
        node _T_255 = tail(_T_254, 1) @[priority_arbiter_chisel.scala 98:62]
        node _T_257 = add(_T_255, UInt<1>("h01")) @[priority_arbiter_chisel.scala 98:83]
        node _T_258 = tail(_T_257, 1) @[priority_arbiter_chisel.scala 98:83]
        valid_sel <= _T_258 @[priority_arbiter_chisel.scala 98:43]
        skip @[priority_arbiter_chisel.scala 97:38]
      skip @[priority_arbiter_chisel.scala 94:75]
    wire critical_sel : UInt<2>
    critical_sel <= UInt<2>("h00")
    critical_sel <= UInt<2>("h00") @[priority_arbiter_chisel.scala 105:22]
    node _T_262 = bits(request_critical_flatted_shift_left, 3, 3) @[priority_arbiter_chisel.scala 108:58]
    node _T_263 = bits(request_valid_flatted_shift_left, 3, 3) @[priority_arbiter_chisel.scala 108:115]
    node _T_264 = and(_T_262, _T_263) @[priority_arbiter_chisel.scala 108:80]
    when _T_264 : @[priority_arbiter_chisel.scala 108:138]
      node _T_266 = add(last_send_index, UInt<2>("h03")) @[priority_arbiter_chisel.scala 109:47]
      node _T_267 = tail(_T_266, 1) @[priority_arbiter_chisel.scala 109:47]
      node _T_269 = add(_T_267, UInt<1>("h01")) @[priority_arbiter_chisel.scala 109:71]
      node _T_270 = tail(_T_269, 1) @[priority_arbiter_chisel.scala 109:71]
      node _T_272 = geq(_T_270, UInt<3>("h04")) @[priority_arbiter_chisel.scala 109:77]
      when _T_272 : @[priority_arbiter_chisel.scala 109:95]
        node _T_274 = add(last_send_index, UInt<2>("h03")) @[priority_arbiter_chisel.scala 110:65]
        node _T_275 = tail(_T_274, 1) @[priority_arbiter_chisel.scala 110:65]
        node _T_277 = add(_T_275, UInt<1>("h01")) @[priority_arbiter_chisel.scala 110:89]
        node _T_278 = tail(_T_277, 1) @[priority_arbiter_chisel.scala 110:89]
        node _T_280 = sub(_T_278, UInt<3>("h04")) @[priority_arbiter_chisel.scala 110:95]
        node _T_281 = asUInt(_T_280) @[priority_arbiter_chisel.scala 110:95]
        node _T_282 = tail(_T_281, 1) @[priority_arbiter_chisel.scala 110:95]
        critical_sel <= _T_282 @[priority_arbiter_chisel.scala 110:46]
        skip @[priority_arbiter_chisel.scala 109:95]
      else : @[priority_arbiter_chisel.scala 111:38]
        node _T_284 = add(last_send_index, UInt<2>("h03")) @[priority_arbiter_chisel.scala 112:65]
        node _T_285 = tail(_T_284, 1) @[priority_arbiter_chisel.scala 112:65]
        node _T_287 = add(_T_285, UInt<1>("h01")) @[priority_arbiter_chisel.scala 112:89]
        node _T_288 = tail(_T_287, 1) @[priority_arbiter_chisel.scala 112:89]
        critical_sel <= _T_288 @[priority_arbiter_chisel.scala 112:46]
        skip @[priority_arbiter_chisel.scala 111:38]
      skip @[priority_arbiter_chisel.scala 108:138]
    node _T_289 = bits(request_critical_flatted_shift_left, 2, 2) @[priority_arbiter_chisel.scala 108:58]
    node _T_290 = bits(request_valid_flatted_shift_left, 2, 2) @[priority_arbiter_chisel.scala 108:115]
    node _T_291 = and(_T_289, _T_290) @[priority_arbiter_chisel.scala 108:80]
    when _T_291 : @[priority_arbiter_chisel.scala 108:138]
      node _T_293 = add(last_send_index, UInt<2>("h02")) @[priority_arbiter_chisel.scala 109:47]
      node _T_294 = tail(_T_293, 1) @[priority_arbiter_chisel.scala 109:47]
      node _T_296 = add(_T_294, UInt<1>("h01")) @[priority_arbiter_chisel.scala 109:71]
      node _T_297 = tail(_T_296, 1) @[priority_arbiter_chisel.scala 109:71]
      node _T_299 = geq(_T_297, UInt<3>("h04")) @[priority_arbiter_chisel.scala 109:77]
      when _T_299 : @[priority_arbiter_chisel.scala 109:95]
        node _T_301 = add(last_send_index, UInt<2>("h02")) @[priority_arbiter_chisel.scala 110:65]
        node _T_302 = tail(_T_301, 1) @[priority_arbiter_chisel.scala 110:65]
        node _T_304 = add(_T_302, UInt<1>("h01")) @[priority_arbiter_chisel.scala 110:89]
        node _T_305 = tail(_T_304, 1) @[priority_arbiter_chisel.scala 110:89]
        node _T_307 = sub(_T_305, UInt<3>("h04")) @[priority_arbiter_chisel.scala 110:95]
        node _T_308 = asUInt(_T_307) @[priority_arbiter_chisel.scala 110:95]
        node _T_309 = tail(_T_308, 1) @[priority_arbiter_chisel.scala 110:95]
        critical_sel <= _T_309 @[priority_arbiter_chisel.scala 110:46]
        skip @[priority_arbiter_chisel.scala 109:95]
      else : @[priority_arbiter_chisel.scala 111:38]
        node _T_311 = add(last_send_index, UInt<2>("h02")) @[priority_arbiter_chisel.scala 112:65]
        node _T_312 = tail(_T_311, 1) @[priority_arbiter_chisel.scala 112:65]
        node _T_314 = add(_T_312, UInt<1>("h01")) @[priority_arbiter_chisel.scala 112:89]
        node _T_315 = tail(_T_314, 1) @[priority_arbiter_chisel.scala 112:89]
        critical_sel <= _T_315 @[priority_arbiter_chisel.scala 112:46]
        skip @[priority_arbiter_chisel.scala 111:38]
      skip @[priority_arbiter_chisel.scala 108:138]
    node _T_316 = bits(request_critical_flatted_shift_left, 1, 1) @[priority_arbiter_chisel.scala 108:58]
    node _T_317 = bits(request_valid_flatted_shift_left, 1, 1) @[priority_arbiter_chisel.scala 108:115]
    node _T_318 = and(_T_316, _T_317) @[priority_arbiter_chisel.scala 108:80]
    when _T_318 : @[priority_arbiter_chisel.scala 108:138]
      node _T_320 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 109:47]
      node _T_321 = tail(_T_320, 1) @[priority_arbiter_chisel.scala 109:47]
      node _T_323 = add(_T_321, UInt<1>("h01")) @[priority_arbiter_chisel.scala 109:71]
      node _T_324 = tail(_T_323, 1) @[priority_arbiter_chisel.scala 109:71]
      node _T_326 = geq(_T_324, UInt<3>("h04")) @[priority_arbiter_chisel.scala 109:77]
      when _T_326 : @[priority_arbiter_chisel.scala 109:95]
        node _T_328 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 110:65]
        node _T_329 = tail(_T_328, 1) @[priority_arbiter_chisel.scala 110:65]
        node _T_331 = add(_T_329, UInt<1>("h01")) @[priority_arbiter_chisel.scala 110:89]
        node _T_332 = tail(_T_331, 1) @[priority_arbiter_chisel.scala 110:89]
        node _T_334 = sub(_T_332, UInt<3>("h04")) @[priority_arbiter_chisel.scala 110:95]
        node _T_335 = asUInt(_T_334) @[priority_arbiter_chisel.scala 110:95]
        node _T_336 = tail(_T_335, 1) @[priority_arbiter_chisel.scala 110:95]
        critical_sel <= _T_336 @[priority_arbiter_chisel.scala 110:46]
        skip @[priority_arbiter_chisel.scala 109:95]
      else : @[priority_arbiter_chisel.scala 111:38]
        node _T_338 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 112:65]
        node _T_339 = tail(_T_338, 1) @[priority_arbiter_chisel.scala 112:65]
        node _T_341 = add(_T_339, UInt<1>("h01")) @[priority_arbiter_chisel.scala 112:89]
        node _T_342 = tail(_T_341, 1) @[priority_arbiter_chisel.scala 112:89]
        critical_sel <= _T_342 @[priority_arbiter_chisel.scala 112:46]
        skip @[priority_arbiter_chisel.scala 111:38]
      skip @[priority_arbiter_chisel.scala 108:138]
    node _T_343 = bits(request_critical_flatted_shift_left, 0, 0) @[priority_arbiter_chisel.scala 108:58]
    node _T_344 = bits(request_valid_flatted_shift_left, 0, 0) @[priority_arbiter_chisel.scala 108:115]
    node _T_345 = and(_T_343, _T_344) @[priority_arbiter_chisel.scala 108:80]
    when _T_345 : @[priority_arbiter_chisel.scala 108:138]
      node _T_347 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 109:47]
      node _T_348 = tail(_T_347, 1) @[priority_arbiter_chisel.scala 109:47]
      node _T_350 = add(_T_348, UInt<1>("h01")) @[priority_arbiter_chisel.scala 109:71]
      node _T_351 = tail(_T_350, 1) @[priority_arbiter_chisel.scala 109:71]
      node _T_353 = geq(_T_351, UInt<3>("h04")) @[priority_arbiter_chisel.scala 109:77]
      when _T_353 : @[priority_arbiter_chisel.scala 109:95]
        node _T_355 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 110:65]
        node _T_356 = tail(_T_355, 1) @[priority_arbiter_chisel.scala 110:65]
        node _T_358 = add(_T_356, UInt<1>("h01")) @[priority_arbiter_chisel.scala 110:89]
        node _T_359 = tail(_T_358, 1) @[priority_arbiter_chisel.scala 110:89]
        node _T_361 = sub(_T_359, UInt<3>("h04")) @[priority_arbiter_chisel.scala 110:95]
        node _T_362 = asUInt(_T_361) @[priority_arbiter_chisel.scala 110:95]
        node _T_363 = tail(_T_362, 1) @[priority_arbiter_chisel.scala 110:95]
        critical_sel <= _T_363 @[priority_arbiter_chisel.scala 110:46]
        skip @[priority_arbiter_chisel.scala 109:95]
      else : @[priority_arbiter_chisel.scala 111:38]
        node _T_365 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 112:65]
        node _T_366 = tail(_T_365, 1) @[priority_arbiter_chisel.scala 112:65]
        node _T_368 = add(_T_366, UInt<1>("h01")) @[priority_arbiter_chisel.scala 112:89]
        node _T_369 = tail(_T_368, 1) @[priority_arbiter_chisel.scala 112:89]
        critical_sel <= _T_369 @[priority_arbiter_chisel.scala 112:46]
        skip @[priority_arbiter_chisel.scala 111:38]
      skip @[priority_arbiter_chisel.scala 108:138]
    wire valid_mask : UInt<1>[4] @[priority_arbiter_chisel.scala 119:30]
    wire critical_mask : UInt<1>[4] @[priority_arbiter_chisel.scala 120:33]
    node _T_389 = eq(valid_sel, UInt<1>("h00")) @[priority_arbiter_chisel.scala 122:33]
    when _T_389 : @[priority_arbiter_chisel.scala 122:54]
      valid_mask[0] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 123:51]
      skip @[priority_arbiter_chisel.scala 122:54]
    else : @[priority_arbiter_chisel.scala 124:30]
      valid_mask[0] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 125:51]
      skip @[priority_arbiter_chisel.scala 124:30]
    node _T_393 = eq(critical_sel, UInt<1>("h00")) @[priority_arbiter_chisel.scala 127:36]
    when _T_393 : @[priority_arbiter_chisel.scala 127:57]
      critical_mask[0] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 128:54]
      skip @[priority_arbiter_chisel.scala 127:57]
    else : @[priority_arbiter_chisel.scala 129:30]
      critical_mask[0] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 130:54]
      skip @[priority_arbiter_chisel.scala 129:30]
    node _T_397 = eq(valid_sel, UInt<1>("h01")) @[priority_arbiter_chisel.scala 122:33]
    when _T_397 : @[priority_arbiter_chisel.scala 122:54]
      valid_mask[1] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 123:51]
      skip @[priority_arbiter_chisel.scala 122:54]
    else : @[priority_arbiter_chisel.scala 124:30]
      valid_mask[1] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 125:51]
      skip @[priority_arbiter_chisel.scala 124:30]
    node _T_401 = eq(critical_sel, UInt<1>("h01")) @[priority_arbiter_chisel.scala 127:36]
    when _T_401 : @[priority_arbiter_chisel.scala 127:57]
      critical_mask[1] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 128:54]
      skip @[priority_arbiter_chisel.scala 127:57]
    else : @[priority_arbiter_chisel.scala 129:30]
      critical_mask[1] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 130:54]
      skip @[priority_arbiter_chisel.scala 129:30]
    node _T_405 = eq(valid_sel, UInt<2>("h02")) @[priority_arbiter_chisel.scala 122:33]
    when _T_405 : @[priority_arbiter_chisel.scala 122:54]
      valid_mask[2] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 123:51]
      skip @[priority_arbiter_chisel.scala 122:54]
    else : @[priority_arbiter_chisel.scala 124:30]
      valid_mask[2] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 125:51]
      skip @[priority_arbiter_chisel.scala 124:30]
    node _T_409 = eq(critical_sel, UInt<2>("h02")) @[priority_arbiter_chisel.scala 127:36]
    when _T_409 : @[priority_arbiter_chisel.scala 127:57]
      critical_mask[2] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 128:54]
      skip @[priority_arbiter_chisel.scala 127:57]
    else : @[priority_arbiter_chisel.scala 129:30]
      critical_mask[2] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 130:54]
      skip @[priority_arbiter_chisel.scala 129:30]
    node _T_413 = eq(valid_sel, UInt<2>("h03")) @[priority_arbiter_chisel.scala 122:33]
    when _T_413 : @[priority_arbiter_chisel.scala 122:54]
      valid_mask[3] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 123:51]
      skip @[priority_arbiter_chisel.scala 122:54]
    else : @[priority_arbiter_chisel.scala 124:30]
      valid_mask[3] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 125:51]
      skip @[priority_arbiter_chisel.scala 124:30]
    node _T_417 = eq(critical_sel, UInt<2>("h03")) @[priority_arbiter_chisel.scala 127:36]
    when _T_417 : @[priority_arbiter_chisel.scala 127:57]
      critical_mask[3] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 128:54]
      skip @[priority_arbiter_chisel.scala 127:57]
    else : @[priority_arbiter_chisel.scala 129:30]
      critical_mask[3] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 130:54]
      skip @[priority_arbiter_chisel.scala 129:30]
    node _T_421 = eq(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 136:59]
    node _T_422 = and(io.issue_ack_in, _T_421) @[priority_arbiter_chisel.scala 136:40]
    node _T_423 = bits(_T_422, 0, 0) @[priority_arbiter_chisel.scala 136:81]
    when _T_423 : @[priority_arbiter_chisel.scala 136:89]
      arbiter_ack_flatted_to_request_queue[0] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 137:77]
      skip @[priority_arbiter_chisel.scala 136:89]
    else : @[priority_arbiter_chisel.scala 138:30]
      arbiter_ack_flatted_to_request_queue[0] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 139:77]
      skip @[priority_arbiter_chisel.scala 138:30]
    node _T_427 = eq(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 136:59]
    node _T_428 = and(io.issue_ack_in, _T_427) @[priority_arbiter_chisel.scala 136:40]
    node _T_429 = bits(_T_428, 0, 0) @[priority_arbiter_chisel.scala 136:81]
    when _T_429 : @[priority_arbiter_chisel.scala 136:89]
      arbiter_ack_flatted_to_request_queue[1] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 137:77]
      skip @[priority_arbiter_chisel.scala 136:89]
    else : @[priority_arbiter_chisel.scala 138:30]
      arbiter_ack_flatted_to_request_queue[1] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 139:77]
      skip @[priority_arbiter_chisel.scala 138:30]
    node _T_433 = eq(last_send_index, UInt<2>("h02")) @[priority_arbiter_chisel.scala 136:59]
    node _T_434 = and(io.issue_ack_in, _T_433) @[priority_arbiter_chisel.scala 136:40]
    node _T_435 = bits(_T_434, 0, 0) @[priority_arbiter_chisel.scala 136:81]
    when _T_435 : @[priority_arbiter_chisel.scala 136:89]
      arbiter_ack_flatted_to_request_queue[2] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 137:77]
      skip @[priority_arbiter_chisel.scala 136:89]
    else : @[priority_arbiter_chisel.scala 138:30]
      arbiter_ack_flatted_to_request_queue[2] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 139:77]
      skip @[priority_arbiter_chisel.scala 138:30]
    node _T_439 = eq(last_send_index, UInt<2>("h03")) @[priority_arbiter_chisel.scala 136:59]
    node _T_440 = and(io.issue_ack_in, _T_439) @[priority_arbiter_chisel.scala 136:40]
    node _T_441 = bits(_T_440, 0, 0) @[priority_arbiter_chisel.scala 136:81]
    when _T_441 : @[priority_arbiter_chisel.scala 136:89]
      arbiter_ack_flatted_to_request_queue[3] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 137:77]
      skip @[priority_arbiter_chisel.scala 136:89]
    else : @[priority_arbiter_chisel.scala 138:30]
      arbiter_ack_flatted_to_request_queue[3] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 139:77]
      skip @[priority_arbiter_chisel.scala 138:30]
    node _T_444 = bits(reset, 0, 0) @[priority_arbiter_chisel.scala 145:21]
    when _T_444 : @[priority_arbiter_chisel.scala 145:29]
      request_out_reg <= UInt<80>("h00") @[priority_arbiter_chisel.scala 146:33]
      request_valid_out_reg <= UInt<1>("h00") @[priority_arbiter_chisel.scala 147:39]
      last_send_index <= UInt<2>("h00") @[priority_arbiter_chisel.scala 148:33]
      skip @[priority_arbiter_chisel.scala 145:29]
    else : @[priority_arbiter_chisel.scala 149:101]
      node _T_448 = and(io.issue_ack_in, request_valid_out_reg) @[priority_arbiter_chisel.scala 149:40]
      node _T_449 = not(request_valid_out_reg) @[priority_arbiter_chisel.scala 149:68]
      node _T_450 = or(_T_448, _T_449) @[priority_arbiter_chisel.scala 149:65]
      node _T_451 = bits(_T_450, 0, 0) @[priority_arbiter_chisel.scala 149:93]
      when _T_451 : @[priority_arbiter_chisel.scala 149:101]
        node _T_452 = dshr(request_critical_final, critical_sel) @[priority_arbiter_chisel.scala 150:46]
        node _T_453 = bits(_T_452, 0, 0) @[priority_arbiter_chisel.scala 150:46]
        node _T_455 = and(_T_453, request_valid_flatted_from_request_queue[critical_sel]) @[priority_arbiter_chisel.scala 150:61]
        node _T_456 = neq(critical_sel, last_send_index) @[priority_arbiter_chisel.scala 151:49]
        node _T_457 = and(_T_456, request_valid_out_reg) @[priority_arbiter_chisel.scala 151:69]
        node _T_458 = not(request_valid_out_reg) @[priority_arbiter_chisel.scala 151:98]
        node _T_459 = or(_T_457, _T_458) @[priority_arbiter_chisel.scala 151:95]
        node _T_460 = and(_T_455, _T_459) @[priority_arbiter_chisel.scala 150:118]
        node _T_461 = bits(_T_460, 0, 0) @[priority_arbiter_chisel.scala 151:124]
        when _T_461 : @[priority_arbiter_chisel.scala 151:132]
          request_out_reg <= request_packed_from_request_queue[critical_sel] @[priority_arbiter_chisel.scala 152:41]
          request_valid_out_reg <= UInt<1>("h01") @[priority_arbiter_chisel.scala 153:47]
          last_send_index <= critical_sel @[priority_arbiter_chisel.scala 154:41]
          skip @[priority_arbiter_chisel.scala 151:132]
        else : @[priority_arbiter_chisel.scala 156:129]
          node _T_465 = neq(valid_sel, last_send_index) @[priority_arbiter_chisel.scala 156:46]
          node _T_466 = and(_T_465, request_valid_out_reg) @[priority_arbiter_chisel.scala 156:66]
          node _T_467 = not(request_valid_out_reg) @[priority_arbiter_chisel.scala 156:95]
          node _T_468 = or(_T_466, _T_467) @[priority_arbiter_chisel.scala 156:92]
          node _T_469 = and(request_valid_flatted_from_request_queue[valid_sel], _T_468) @[priority_arbiter_chisel.scala 155:83]
          node _T_470 = bits(_T_469, 0, 0) @[priority_arbiter_chisel.scala 156:121]
          when _T_470 : @[priority_arbiter_chisel.scala 156:129]
            request_out_reg <= request_packed_from_request_queue[valid_sel] @[priority_arbiter_chisel.scala 157:41]
            request_valid_out_reg <= UInt<1>("h01") @[priority_arbiter_chisel.scala 158:47]
            last_send_index <= valid_sel @[priority_arbiter_chisel.scala 159:41]
            skip @[priority_arbiter_chisel.scala 156:129]
          else : @[priority_arbiter_chisel.scala 160:30]
            request_out_reg <= UInt<80>("h00") @[priority_arbiter_chisel.scala 161:41]
            request_valid_out_reg <= UInt<1>("h00") @[priority_arbiter_chisel.scala 162:47]
            last_send_index <= last_send_index @[priority_arbiter_chisel.scala 163:41]
            skip @[priority_arbiter_chisel.scala 160:30]
        skip @[priority_arbiter_chisel.scala 149:101]
      else : @[priority_arbiter_chisel.scala 166:22]
        request_out_reg <= request_out_reg @[priority_arbiter_chisel.scala 167:33]
        request_valid_out_reg <= request_valid_out_reg @[priority_arbiter_chisel.scala 168:39]
        last_send_index <= last_send_index @[priority_arbiter_chisel.scala 169:33]
        skip @[priority_arbiter_chisel.scala 166:22]
    io.request_out <= request_out_reg @[priority_arbiter_chisel.scala 172:24]
    io.request_valid_out <= request_valid_out_reg @[priority_arbiter_chisel.scala 173:30]
    node _T_475 = cat(issue_ack_out_vec[1], issue_ack_out_vec[0]) @[priority_arbiter_chisel.scala 174:47]
    node _T_476 = cat(issue_ack_out_vec[3], issue_ack_out_vec[2]) @[priority_arbiter_chisel.scala 174:47]
    node _T_477 = cat(_T_476, _T_475) @[priority_arbiter_chisel.scala 174:47]
    io.issue_ack_out <= _T_477 @[priority_arbiter_chisel.scala 174:26]
    
  module fifo_queue_chisel_22 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {is_empty_out : UInt<1>, is_full_out : UInt<1>, flip request_in : UInt<81>, flip request_valid_in : UInt<1>, issue_ack_out : UInt<1>, request_out : UInt<81>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg issue_ack_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 27:40]
    reg request_out_reg : UInt<81>, clock with : (reset => (reset, UInt<81>("h00"))) @[fifo_queue_chisel.scala 28:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 29:44]
    wire write_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 31:35]
    wire read_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 32:34]
    reg write_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 37:32]
    reg read_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 38:31]
    wire _T_50 : UInt<81>[2] @[fifo_queue_chisel.scala 40:40]
    _T_50[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    _T_50[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    reg entry_vec : UInt<81>[2], clock with : (reset => (reset, _T_50)) @[fifo_queue_chisel.scala 40:32]
    wire _T_78 : UInt<1>[2] @[fifo_queue_chisel.scala 41:46]
    _T_78[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    _T_78[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    reg entry_valid_vec : UInt<1>[2], clock with : (reset => (reset, _T_78)) @[fifo_queue_chisel.scala 41:38]
    node _T_101 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 44:43]
    node _T_102 = not(_T_101) @[fifo_queue_chisel.scala 44:50]
    node _T_104 = eq(_T_102, UInt<1>("h00")) @[fifo_queue_chisel.scala 44:50]
    io.is_full_out <= _T_104 @[fifo_queue_chisel.scala 44:24]
    node _T_105 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 45:47]
    node _T_106 = not(_T_105) @[fifo_queue_chisel.scala 45:29]
    node _T_107 = not(_T_106) @[fifo_queue_chisel.scala 45:56]
    node _T_109 = eq(_T_107, UInt<1>("h00")) @[fifo_queue_chisel.scala 45:56]
    io.is_empty_out <= _T_109 @[fifo_queue_chisel.scala 45:25]
    node _T_110 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_111 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_113 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_114 = and(_T_111, _T_113) @[fifo_queue_chisel.scala 50:94]
    node _T_115 = or(_T_110, _T_114) @[fifo_queue_chisel.scala 50:58]
    node _T_116 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_117 = and(_T_115, _T_116) @[fifo_queue_chisel.scala 50:122]
    node _T_118 = and(_T_117, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_120 = eq(UInt<1>("h00"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_121 = and(_T_118, _T_120) @[fifo_queue_chisel.scala 50:165]
    write_qualified[0] <= _T_121 @[fifo_queue_chisel.scala 50:38]
    node _T_122 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_123 = and(_T_122, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_124 = and(_T_123, entry_valid_vec[0]) @[fifo_queue_chisel.scala 51:75]
    node _T_126 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_127 = and(_T_124, _T_126) @[fifo_queue_chisel.scala 51:98]
    read_qualified[0] <= _T_127 @[fifo_queue_chisel.scala 51:37]
    node _T_128 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_128 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_131 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_132 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_133 = and(_T_131, _T_132) @[fifo_queue_chisel.scala 57:59]
      when _T_133 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_135 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_135 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_138 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_138 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[0] <= entry_vec[0] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[0] <= entry_valid_vec[0] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_140 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_141 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_143 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_144 = and(_T_141, _T_143) @[fifo_queue_chisel.scala 50:94]
    node _T_145 = or(_T_140, _T_144) @[fifo_queue_chisel.scala 50:58]
    node _T_146 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_147 = and(_T_145, _T_146) @[fifo_queue_chisel.scala 50:122]
    node _T_148 = and(_T_147, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_150 = eq(UInt<1>("h01"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_151 = and(_T_148, _T_150) @[fifo_queue_chisel.scala 50:165]
    write_qualified[1] <= _T_151 @[fifo_queue_chisel.scala 50:38]
    node _T_152 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_153 = and(_T_152, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_154 = and(_T_153, entry_valid_vec[1]) @[fifo_queue_chisel.scala 51:75]
    node _T_156 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_157 = and(_T_154, _T_156) @[fifo_queue_chisel.scala 51:98]
    read_qualified[1] <= _T_157 @[fifo_queue_chisel.scala 51:37]
    node _T_158 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_158 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_161 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_162 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_163 = and(_T_161, _T_162) @[fifo_queue_chisel.scala 57:59]
      when _T_163 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_165 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_165 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_168 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_168 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[1] <= entry_vec[1] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[1] <= entry_valid_vec[1] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_170 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 76:21]
    when _T_170 : @[fifo_queue_chisel.scala 76:29]
      write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 77:27]
      issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 78:35]
      read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 79:26]
      request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 80:33]
      request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 81:39]
      skip @[fifo_queue_chisel.scala 76:29]
    else : @[fifo_queue_chisel.scala 82:22]
      node _T_176 = cat(write_qualified[1], write_qualified[0]) @[fifo_queue_chisel.scala 83:39]
      node _T_178 = neq(_T_176, UInt<1>("h00")) @[fifo_queue_chisel.scala 83:46]
      when _T_178 : @[fifo_queue_chisel.scala 83:51]
        node _T_181 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 85:50]
        node _T_183 = sub(_T_181, UInt<1>("h01")) @[fifo_queue_chisel.scala 85:79]
        node _T_184 = asUInt(_T_183) @[fifo_queue_chisel.scala 85:79]
        node _T_185 = tail(_T_184, 1) @[fifo_queue_chisel.scala 85:79]
        node _T_186 = eq(write_ptr, _T_185) @[fifo_queue_chisel.scala 85:41]
        when _T_186 : @[fifo_queue_chisel.scala 85:87]
          write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 86:43]
          skip @[fifo_queue_chisel.scala 85:87]
        else : @[fifo_queue_chisel.scala 87:38]
          node _T_189 = add(write_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 88:56]
          node _T_190 = tail(_T_189, 1) @[fifo_queue_chisel.scala 88:56]
          write_ptr <= _T_190 @[fifo_queue_chisel.scala 88:43]
          skip @[fifo_queue_chisel.scala 87:38]
        issue_ack_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 91:43]
        skip @[fifo_queue_chisel.scala 83:51]
      else : @[fifo_queue_chisel.scala 92:30]
        write_ptr <= write_ptr @[fifo_queue_chisel.scala 93:35]
        issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 94:43]
        skip @[fifo_queue_chisel.scala 92:30]
      node _T_193 = cat(read_qualified[1], read_qualified[0]) @[fifo_queue_chisel.scala 97:38]
      node _T_195 = neq(_T_193, UInt<1>("h00")) @[fifo_queue_chisel.scala 97:45]
      when _T_195 : @[fifo_queue_chisel.scala 97:50]
        node _T_198 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 98:49]
        node _T_200 = sub(_T_198, UInt<1>("h01")) @[fifo_queue_chisel.scala 98:78]
        node _T_201 = asUInt(_T_200) @[fifo_queue_chisel.scala 98:78]
        node _T_202 = tail(_T_201, 1) @[fifo_queue_chisel.scala 98:78]
        node _T_203 = eq(read_ptr, _T_202) @[fifo_queue_chisel.scala 98:40]
        when _T_203 : @[fifo_queue_chisel.scala 98:86]
          read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 99:42]
          skip @[fifo_queue_chisel.scala 98:86]
        else : @[fifo_queue_chisel.scala 100:38]
          node _T_206 = add(read_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 101:54]
          node _T_207 = tail(_T_206, 1) @[fifo_queue_chisel.scala 101:54]
          read_ptr <= _T_207 @[fifo_queue_chisel.scala 101:42]
          skip @[fifo_queue_chisel.scala 100:38]
        request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 103:41]
        request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 104:47]
        skip @[fifo_queue_chisel.scala 97:50]
      else : @[fifo_queue_chisel.scala 105:64]
        node _T_213 = bits(entry_valid_vec[read_ptr], 0, 0) @[fifo_queue_chisel.scala 105:56]
        when _T_213 : @[fifo_queue_chisel.scala 105:64]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 106:34]
          request_out_reg <= entry_vec[read_ptr] @[fifo_queue_chisel.scala 107:41]
          request_valid_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 108:47]
          skip @[fifo_queue_chisel.scala 105:64]
        else : @[fifo_queue_chisel.scala 109:30]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 110:34]
          request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 111:41]
          request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 112:47]
          skip @[fifo_queue_chisel.scala 109:30]
      skip @[fifo_queue_chisel.scala 82:22]
    io.issue_ack_out <= issue_ack_out_reg @[fifo_queue_chisel.scala 116:26]
    io.request_out <= request_out_reg @[fifo_queue_chisel.scala 117:24]
    io.request_valid_out <= request_valid_out_reg @[fifo_queue_chisel.scala 118:30]
    
  module fifo_queue_chisel_23 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {is_empty_out : UInt<1>, is_full_out : UInt<1>, flip request_in : UInt<81>, flip request_valid_in : UInt<1>, issue_ack_out : UInt<1>, request_out : UInt<81>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg issue_ack_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 27:40]
    reg request_out_reg : UInt<81>, clock with : (reset => (reset, UInt<81>("h00"))) @[fifo_queue_chisel.scala 28:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 29:44]
    wire write_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 31:35]
    wire read_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 32:34]
    reg write_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 37:32]
    reg read_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 38:31]
    wire _T_50 : UInt<81>[2] @[fifo_queue_chisel.scala 40:40]
    _T_50[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    _T_50[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    reg entry_vec : UInt<81>[2], clock with : (reset => (reset, _T_50)) @[fifo_queue_chisel.scala 40:32]
    wire _T_78 : UInt<1>[2] @[fifo_queue_chisel.scala 41:46]
    _T_78[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    _T_78[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    reg entry_valid_vec : UInt<1>[2], clock with : (reset => (reset, _T_78)) @[fifo_queue_chisel.scala 41:38]
    node _T_101 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 44:43]
    node _T_102 = not(_T_101) @[fifo_queue_chisel.scala 44:50]
    node _T_104 = eq(_T_102, UInt<1>("h00")) @[fifo_queue_chisel.scala 44:50]
    io.is_full_out <= _T_104 @[fifo_queue_chisel.scala 44:24]
    node _T_105 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 45:47]
    node _T_106 = not(_T_105) @[fifo_queue_chisel.scala 45:29]
    node _T_107 = not(_T_106) @[fifo_queue_chisel.scala 45:56]
    node _T_109 = eq(_T_107, UInt<1>("h00")) @[fifo_queue_chisel.scala 45:56]
    io.is_empty_out <= _T_109 @[fifo_queue_chisel.scala 45:25]
    node _T_110 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_111 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_113 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_114 = and(_T_111, _T_113) @[fifo_queue_chisel.scala 50:94]
    node _T_115 = or(_T_110, _T_114) @[fifo_queue_chisel.scala 50:58]
    node _T_116 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_117 = and(_T_115, _T_116) @[fifo_queue_chisel.scala 50:122]
    node _T_118 = and(_T_117, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_120 = eq(UInt<1>("h00"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_121 = and(_T_118, _T_120) @[fifo_queue_chisel.scala 50:165]
    write_qualified[0] <= _T_121 @[fifo_queue_chisel.scala 50:38]
    node _T_122 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_123 = and(_T_122, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_124 = and(_T_123, entry_valid_vec[0]) @[fifo_queue_chisel.scala 51:75]
    node _T_126 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_127 = and(_T_124, _T_126) @[fifo_queue_chisel.scala 51:98]
    read_qualified[0] <= _T_127 @[fifo_queue_chisel.scala 51:37]
    node _T_128 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_128 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_131 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_132 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_133 = and(_T_131, _T_132) @[fifo_queue_chisel.scala 57:59]
      when _T_133 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_135 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_135 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_138 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_138 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[0] <= entry_vec[0] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[0] <= entry_valid_vec[0] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_140 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_141 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_143 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_144 = and(_T_141, _T_143) @[fifo_queue_chisel.scala 50:94]
    node _T_145 = or(_T_140, _T_144) @[fifo_queue_chisel.scala 50:58]
    node _T_146 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_147 = and(_T_145, _T_146) @[fifo_queue_chisel.scala 50:122]
    node _T_148 = and(_T_147, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_150 = eq(UInt<1>("h01"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_151 = and(_T_148, _T_150) @[fifo_queue_chisel.scala 50:165]
    write_qualified[1] <= _T_151 @[fifo_queue_chisel.scala 50:38]
    node _T_152 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_153 = and(_T_152, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_154 = and(_T_153, entry_valid_vec[1]) @[fifo_queue_chisel.scala 51:75]
    node _T_156 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_157 = and(_T_154, _T_156) @[fifo_queue_chisel.scala 51:98]
    read_qualified[1] <= _T_157 @[fifo_queue_chisel.scala 51:37]
    node _T_158 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_158 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_161 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_162 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_163 = and(_T_161, _T_162) @[fifo_queue_chisel.scala 57:59]
      when _T_163 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_165 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_165 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_168 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_168 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[1] <= entry_vec[1] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[1] <= entry_valid_vec[1] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_170 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 76:21]
    when _T_170 : @[fifo_queue_chisel.scala 76:29]
      write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 77:27]
      issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 78:35]
      read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 79:26]
      request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 80:33]
      request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 81:39]
      skip @[fifo_queue_chisel.scala 76:29]
    else : @[fifo_queue_chisel.scala 82:22]
      node _T_176 = cat(write_qualified[1], write_qualified[0]) @[fifo_queue_chisel.scala 83:39]
      node _T_178 = neq(_T_176, UInt<1>("h00")) @[fifo_queue_chisel.scala 83:46]
      when _T_178 : @[fifo_queue_chisel.scala 83:51]
        node _T_181 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 85:50]
        node _T_183 = sub(_T_181, UInt<1>("h01")) @[fifo_queue_chisel.scala 85:79]
        node _T_184 = asUInt(_T_183) @[fifo_queue_chisel.scala 85:79]
        node _T_185 = tail(_T_184, 1) @[fifo_queue_chisel.scala 85:79]
        node _T_186 = eq(write_ptr, _T_185) @[fifo_queue_chisel.scala 85:41]
        when _T_186 : @[fifo_queue_chisel.scala 85:87]
          write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 86:43]
          skip @[fifo_queue_chisel.scala 85:87]
        else : @[fifo_queue_chisel.scala 87:38]
          node _T_189 = add(write_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 88:56]
          node _T_190 = tail(_T_189, 1) @[fifo_queue_chisel.scala 88:56]
          write_ptr <= _T_190 @[fifo_queue_chisel.scala 88:43]
          skip @[fifo_queue_chisel.scala 87:38]
        issue_ack_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 91:43]
        skip @[fifo_queue_chisel.scala 83:51]
      else : @[fifo_queue_chisel.scala 92:30]
        write_ptr <= write_ptr @[fifo_queue_chisel.scala 93:35]
        issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 94:43]
        skip @[fifo_queue_chisel.scala 92:30]
      node _T_193 = cat(read_qualified[1], read_qualified[0]) @[fifo_queue_chisel.scala 97:38]
      node _T_195 = neq(_T_193, UInt<1>("h00")) @[fifo_queue_chisel.scala 97:45]
      when _T_195 : @[fifo_queue_chisel.scala 97:50]
        node _T_198 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 98:49]
        node _T_200 = sub(_T_198, UInt<1>("h01")) @[fifo_queue_chisel.scala 98:78]
        node _T_201 = asUInt(_T_200) @[fifo_queue_chisel.scala 98:78]
        node _T_202 = tail(_T_201, 1) @[fifo_queue_chisel.scala 98:78]
        node _T_203 = eq(read_ptr, _T_202) @[fifo_queue_chisel.scala 98:40]
        when _T_203 : @[fifo_queue_chisel.scala 98:86]
          read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 99:42]
          skip @[fifo_queue_chisel.scala 98:86]
        else : @[fifo_queue_chisel.scala 100:38]
          node _T_206 = add(read_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 101:54]
          node _T_207 = tail(_T_206, 1) @[fifo_queue_chisel.scala 101:54]
          read_ptr <= _T_207 @[fifo_queue_chisel.scala 101:42]
          skip @[fifo_queue_chisel.scala 100:38]
        request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 103:41]
        request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 104:47]
        skip @[fifo_queue_chisel.scala 97:50]
      else : @[fifo_queue_chisel.scala 105:64]
        node _T_213 = bits(entry_valid_vec[read_ptr], 0, 0) @[fifo_queue_chisel.scala 105:56]
        when _T_213 : @[fifo_queue_chisel.scala 105:64]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 106:34]
          request_out_reg <= entry_vec[read_ptr] @[fifo_queue_chisel.scala 107:41]
          request_valid_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 108:47]
          skip @[fifo_queue_chisel.scala 105:64]
        else : @[fifo_queue_chisel.scala 109:30]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 110:34]
          request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 111:41]
          request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 112:47]
          skip @[fifo_queue_chisel.scala 109:30]
      skip @[fifo_queue_chisel.scala 82:22]
    io.issue_ack_out <= issue_ack_out_reg @[fifo_queue_chisel.scala 116:26]
    io.request_out <= request_out_reg @[fifo_queue_chisel.scala 117:24]
    io.request_valid_out <= request_valid_out_reg @[fifo_queue_chisel.scala 118:30]
    
  module fifo_queue_chisel_24 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {is_empty_out : UInt<1>, is_full_out : UInt<1>, flip request_in : UInt<81>, flip request_valid_in : UInt<1>, issue_ack_out : UInt<1>, request_out : UInt<81>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg issue_ack_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 27:40]
    reg request_out_reg : UInt<81>, clock with : (reset => (reset, UInt<81>("h00"))) @[fifo_queue_chisel.scala 28:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 29:44]
    wire write_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 31:35]
    wire read_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 32:34]
    reg write_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 37:32]
    reg read_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 38:31]
    wire _T_50 : UInt<81>[2] @[fifo_queue_chisel.scala 40:40]
    _T_50[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    _T_50[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    reg entry_vec : UInt<81>[2], clock with : (reset => (reset, _T_50)) @[fifo_queue_chisel.scala 40:32]
    wire _T_78 : UInt<1>[2] @[fifo_queue_chisel.scala 41:46]
    _T_78[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    _T_78[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    reg entry_valid_vec : UInt<1>[2], clock with : (reset => (reset, _T_78)) @[fifo_queue_chisel.scala 41:38]
    node _T_101 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 44:43]
    node _T_102 = not(_T_101) @[fifo_queue_chisel.scala 44:50]
    node _T_104 = eq(_T_102, UInt<1>("h00")) @[fifo_queue_chisel.scala 44:50]
    io.is_full_out <= _T_104 @[fifo_queue_chisel.scala 44:24]
    node _T_105 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 45:47]
    node _T_106 = not(_T_105) @[fifo_queue_chisel.scala 45:29]
    node _T_107 = not(_T_106) @[fifo_queue_chisel.scala 45:56]
    node _T_109 = eq(_T_107, UInt<1>("h00")) @[fifo_queue_chisel.scala 45:56]
    io.is_empty_out <= _T_109 @[fifo_queue_chisel.scala 45:25]
    node _T_110 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_111 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_113 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_114 = and(_T_111, _T_113) @[fifo_queue_chisel.scala 50:94]
    node _T_115 = or(_T_110, _T_114) @[fifo_queue_chisel.scala 50:58]
    node _T_116 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_117 = and(_T_115, _T_116) @[fifo_queue_chisel.scala 50:122]
    node _T_118 = and(_T_117, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_120 = eq(UInt<1>("h00"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_121 = and(_T_118, _T_120) @[fifo_queue_chisel.scala 50:165]
    write_qualified[0] <= _T_121 @[fifo_queue_chisel.scala 50:38]
    node _T_122 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_123 = and(_T_122, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_124 = and(_T_123, entry_valid_vec[0]) @[fifo_queue_chisel.scala 51:75]
    node _T_126 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_127 = and(_T_124, _T_126) @[fifo_queue_chisel.scala 51:98]
    read_qualified[0] <= _T_127 @[fifo_queue_chisel.scala 51:37]
    node _T_128 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_128 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_131 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_132 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_133 = and(_T_131, _T_132) @[fifo_queue_chisel.scala 57:59]
      when _T_133 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_135 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_135 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_138 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_138 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[0] <= entry_vec[0] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[0] <= entry_valid_vec[0] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_140 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_141 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_143 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_144 = and(_T_141, _T_143) @[fifo_queue_chisel.scala 50:94]
    node _T_145 = or(_T_140, _T_144) @[fifo_queue_chisel.scala 50:58]
    node _T_146 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_147 = and(_T_145, _T_146) @[fifo_queue_chisel.scala 50:122]
    node _T_148 = and(_T_147, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_150 = eq(UInt<1>("h01"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_151 = and(_T_148, _T_150) @[fifo_queue_chisel.scala 50:165]
    write_qualified[1] <= _T_151 @[fifo_queue_chisel.scala 50:38]
    node _T_152 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_153 = and(_T_152, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_154 = and(_T_153, entry_valid_vec[1]) @[fifo_queue_chisel.scala 51:75]
    node _T_156 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_157 = and(_T_154, _T_156) @[fifo_queue_chisel.scala 51:98]
    read_qualified[1] <= _T_157 @[fifo_queue_chisel.scala 51:37]
    node _T_158 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_158 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_161 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_162 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_163 = and(_T_161, _T_162) @[fifo_queue_chisel.scala 57:59]
      when _T_163 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_165 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_165 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_168 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_168 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[1] <= entry_vec[1] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[1] <= entry_valid_vec[1] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_170 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 76:21]
    when _T_170 : @[fifo_queue_chisel.scala 76:29]
      write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 77:27]
      issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 78:35]
      read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 79:26]
      request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 80:33]
      request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 81:39]
      skip @[fifo_queue_chisel.scala 76:29]
    else : @[fifo_queue_chisel.scala 82:22]
      node _T_176 = cat(write_qualified[1], write_qualified[0]) @[fifo_queue_chisel.scala 83:39]
      node _T_178 = neq(_T_176, UInt<1>("h00")) @[fifo_queue_chisel.scala 83:46]
      when _T_178 : @[fifo_queue_chisel.scala 83:51]
        node _T_181 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 85:50]
        node _T_183 = sub(_T_181, UInt<1>("h01")) @[fifo_queue_chisel.scala 85:79]
        node _T_184 = asUInt(_T_183) @[fifo_queue_chisel.scala 85:79]
        node _T_185 = tail(_T_184, 1) @[fifo_queue_chisel.scala 85:79]
        node _T_186 = eq(write_ptr, _T_185) @[fifo_queue_chisel.scala 85:41]
        when _T_186 : @[fifo_queue_chisel.scala 85:87]
          write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 86:43]
          skip @[fifo_queue_chisel.scala 85:87]
        else : @[fifo_queue_chisel.scala 87:38]
          node _T_189 = add(write_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 88:56]
          node _T_190 = tail(_T_189, 1) @[fifo_queue_chisel.scala 88:56]
          write_ptr <= _T_190 @[fifo_queue_chisel.scala 88:43]
          skip @[fifo_queue_chisel.scala 87:38]
        issue_ack_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 91:43]
        skip @[fifo_queue_chisel.scala 83:51]
      else : @[fifo_queue_chisel.scala 92:30]
        write_ptr <= write_ptr @[fifo_queue_chisel.scala 93:35]
        issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 94:43]
        skip @[fifo_queue_chisel.scala 92:30]
      node _T_193 = cat(read_qualified[1], read_qualified[0]) @[fifo_queue_chisel.scala 97:38]
      node _T_195 = neq(_T_193, UInt<1>("h00")) @[fifo_queue_chisel.scala 97:45]
      when _T_195 : @[fifo_queue_chisel.scala 97:50]
        node _T_198 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 98:49]
        node _T_200 = sub(_T_198, UInt<1>("h01")) @[fifo_queue_chisel.scala 98:78]
        node _T_201 = asUInt(_T_200) @[fifo_queue_chisel.scala 98:78]
        node _T_202 = tail(_T_201, 1) @[fifo_queue_chisel.scala 98:78]
        node _T_203 = eq(read_ptr, _T_202) @[fifo_queue_chisel.scala 98:40]
        when _T_203 : @[fifo_queue_chisel.scala 98:86]
          read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 99:42]
          skip @[fifo_queue_chisel.scala 98:86]
        else : @[fifo_queue_chisel.scala 100:38]
          node _T_206 = add(read_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 101:54]
          node _T_207 = tail(_T_206, 1) @[fifo_queue_chisel.scala 101:54]
          read_ptr <= _T_207 @[fifo_queue_chisel.scala 101:42]
          skip @[fifo_queue_chisel.scala 100:38]
        request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 103:41]
        request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 104:47]
        skip @[fifo_queue_chisel.scala 97:50]
      else : @[fifo_queue_chisel.scala 105:64]
        node _T_213 = bits(entry_valid_vec[read_ptr], 0, 0) @[fifo_queue_chisel.scala 105:56]
        when _T_213 : @[fifo_queue_chisel.scala 105:64]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 106:34]
          request_out_reg <= entry_vec[read_ptr] @[fifo_queue_chisel.scala 107:41]
          request_valid_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 108:47]
          skip @[fifo_queue_chisel.scala 105:64]
        else : @[fifo_queue_chisel.scala 109:30]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 110:34]
          request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 111:41]
          request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 112:47]
          skip @[fifo_queue_chisel.scala 109:30]
      skip @[fifo_queue_chisel.scala 82:22]
    io.issue_ack_out <= issue_ack_out_reg @[fifo_queue_chisel.scala 116:26]
    io.request_out <= request_out_reg @[fifo_queue_chisel.scala 117:24]
    io.request_valid_out <= request_valid_out_reg @[fifo_queue_chisel.scala 118:30]
    
  module fifo_queue_chisel_25 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {is_empty_out : UInt<1>, is_full_out : UInt<1>, flip request_in : UInt<81>, flip request_valid_in : UInt<1>, issue_ack_out : UInt<1>, request_out : UInt<81>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg issue_ack_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 27:40]
    reg request_out_reg : UInt<81>, clock with : (reset => (reset, UInt<81>("h00"))) @[fifo_queue_chisel.scala 28:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 29:44]
    wire write_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 31:35]
    wire read_qualified : UInt<1>[2] @[fifo_queue_chisel.scala 32:34]
    reg write_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 37:32]
    reg read_ptr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[fifo_queue_chisel.scala 38:31]
    wire _T_50 : UInt<81>[2] @[fifo_queue_chisel.scala 40:40]
    _T_50[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    _T_50[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 40:40]
    reg entry_vec : UInt<81>[2], clock with : (reset => (reset, _T_50)) @[fifo_queue_chisel.scala 40:32]
    wire _T_78 : UInt<1>[2] @[fifo_queue_chisel.scala 41:46]
    _T_78[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    _T_78[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 41:46]
    reg entry_valid_vec : UInt<1>[2], clock with : (reset => (reset, _T_78)) @[fifo_queue_chisel.scala 41:38]
    node _T_101 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 44:43]
    node _T_102 = not(_T_101) @[fifo_queue_chisel.scala 44:50]
    node _T_104 = eq(_T_102, UInt<1>("h00")) @[fifo_queue_chisel.scala 44:50]
    io.is_full_out <= _T_104 @[fifo_queue_chisel.scala 44:24]
    node _T_105 = cat(entry_valid_vec[1], entry_valid_vec[0]) @[fifo_queue_chisel.scala 45:47]
    node _T_106 = not(_T_105) @[fifo_queue_chisel.scala 45:29]
    node _T_107 = not(_T_106) @[fifo_queue_chisel.scala 45:56]
    node _T_109 = eq(_T_107, UInt<1>("h00")) @[fifo_queue_chisel.scala 45:56]
    io.is_empty_out <= _T_109 @[fifo_queue_chisel.scala 45:25]
    node _T_110 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_111 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_113 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_114 = and(_T_111, _T_113) @[fifo_queue_chisel.scala 50:94]
    node _T_115 = or(_T_110, _T_114) @[fifo_queue_chisel.scala 50:58]
    node _T_116 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_117 = and(_T_115, _T_116) @[fifo_queue_chisel.scala 50:122]
    node _T_118 = and(_T_117, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_120 = eq(UInt<1>("h00"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_121 = and(_T_118, _T_120) @[fifo_queue_chisel.scala 50:165]
    write_qualified[0] <= _T_121 @[fifo_queue_chisel.scala 50:38]
    node _T_122 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_123 = and(_T_122, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_124 = and(_T_123, entry_valid_vec[0]) @[fifo_queue_chisel.scala 51:75]
    node _T_126 = eq(UInt<1>("h00"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_127 = and(_T_124, _T_126) @[fifo_queue_chisel.scala 51:98]
    read_qualified[0] <= _T_127 @[fifo_queue_chisel.scala 51:37]
    node _T_128 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_128 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_131 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_132 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_133 = and(_T_131, _T_132) @[fifo_queue_chisel.scala 57:59]
      when _T_133 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_135 = bits(read_qualified[0], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_135 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[0] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[0] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_138 = bits(write_qualified[0], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_138 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[0] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[0] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[0] <= entry_vec[0] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[0] <= entry_valid_vec[0] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_140 = not(io.is_full_out) @[fifo_queue_chisel.scala 50:42]
    node _T_141 = and(io.issue_ack_in, io.is_full_out) @[fifo_queue_chisel.scala 50:77]
    node _T_143 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 50:107]
    node _T_144 = and(_T_141, _T_143) @[fifo_queue_chisel.scala 50:94]
    node _T_145 = or(_T_140, _T_144) @[fifo_queue_chisel.scala 50:58]
    node _T_146 = not(issue_ack_out_reg) @[fifo_queue_chisel.scala 50:124]
    node _T_147 = and(_T_145, _T_146) @[fifo_queue_chisel.scala 50:122]
    node _T_148 = and(_T_147, io.request_valid_in) @[fifo_queue_chisel.scala 50:143]
    node _T_150 = eq(UInt<1>("h01"), write_ptr) @[fifo_queue_chisel.scala 50:178]
    node _T_151 = and(_T_148, _T_150) @[fifo_queue_chisel.scala 50:165]
    write_qualified[1] <= _T_151 @[fifo_queue_chisel.scala 50:38]
    node _T_152 = not(io.is_empty_out) @[fifo_queue_chisel.scala 51:40]
    node _T_153 = and(_T_152, io.issue_ack_in) @[fifo_queue_chisel.scala 51:57]
    node _T_154 = and(_T_153, entry_valid_vec[1]) @[fifo_queue_chisel.scala 51:75]
    node _T_156 = eq(UInt<1>("h01"), read_ptr) @[fifo_queue_chisel.scala 51:111]
    node _T_157 = and(_T_154, _T_156) @[fifo_queue_chisel.scala 51:98]
    read_qualified[1] <= _T_157 @[fifo_queue_chisel.scala 51:37]
    node _T_158 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 53:29]
    when _T_158 : @[fifo_queue_chisel.scala 53:37]
      entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 54:40]
      entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 55:46]
      skip @[fifo_queue_chisel.scala 53:37]
    else : @[fifo_queue_chisel.scala 56:30]
      node _T_161 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:52]
      node _T_162 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 57:82]
      node _T_163 = and(_T_161, _T_162) @[fifo_queue_chisel.scala 57:59]
      when _T_163 : @[fifo_queue_chisel.scala 57:90]
        entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 58:48]
        entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 59:54]
        skip @[fifo_queue_chisel.scala 57:90]
      else : @[fifo_queue_chisel.scala 60:38]
        node _T_165 = bits(read_qualified[1], 0, 0) @[fifo_queue_chisel.scala 61:59]
        when _T_165 : @[fifo_queue_chisel.scala 61:67]
          entry_vec[1] <= UInt<81>("h00") @[fifo_queue_chisel.scala 62:56]
          entry_valid_vec[1] <= UInt<1>("h00") @[fifo_queue_chisel.scala 63:62]
          skip @[fifo_queue_chisel.scala 61:67]
        else : @[fifo_queue_chisel.scala 64:75]
          node _T_168 = bits(write_qualified[1], 0, 0) @[fifo_queue_chisel.scala 64:67]
          when _T_168 : @[fifo_queue_chisel.scala 64:75]
            entry_vec[1] <= io.request_in @[fifo_queue_chisel.scala 65:56]
            entry_valid_vec[1] <= UInt<1>("h01") @[fifo_queue_chisel.scala 66:62]
            skip @[fifo_queue_chisel.scala 64:75]
          else : @[fifo_queue_chisel.scala 67:46]
            entry_vec[1] <= entry_vec[1] @[fifo_queue_chisel.scala 68:56]
            entry_valid_vec[1] <= entry_valid_vec[1] @[fifo_queue_chisel.scala 69:62]
            skip @[fifo_queue_chisel.scala 67:46]
        skip @[fifo_queue_chisel.scala 60:38]
      skip @[fifo_queue_chisel.scala 56:30]
    node _T_170 = bits(reset, 0, 0) @[fifo_queue_chisel.scala 76:21]
    when _T_170 : @[fifo_queue_chisel.scala 76:29]
      write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 77:27]
      issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 78:35]
      read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 79:26]
      request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 80:33]
      request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 81:39]
      skip @[fifo_queue_chisel.scala 76:29]
    else : @[fifo_queue_chisel.scala 82:22]
      node _T_176 = cat(write_qualified[1], write_qualified[0]) @[fifo_queue_chisel.scala 83:39]
      node _T_178 = neq(_T_176, UInt<1>("h00")) @[fifo_queue_chisel.scala 83:46]
      when _T_178 : @[fifo_queue_chisel.scala 83:51]
        node _T_181 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 85:50]
        node _T_183 = sub(_T_181, UInt<1>("h01")) @[fifo_queue_chisel.scala 85:79]
        node _T_184 = asUInt(_T_183) @[fifo_queue_chisel.scala 85:79]
        node _T_185 = tail(_T_184, 1) @[fifo_queue_chisel.scala 85:79]
        node _T_186 = eq(write_ptr, _T_185) @[fifo_queue_chisel.scala 85:41]
        when _T_186 : @[fifo_queue_chisel.scala 85:87]
          write_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 86:43]
          skip @[fifo_queue_chisel.scala 85:87]
        else : @[fifo_queue_chisel.scala 87:38]
          node _T_189 = add(write_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 88:56]
          node _T_190 = tail(_T_189, 1) @[fifo_queue_chisel.scala 88:56]
          write_ptr <= _T_190 @[fifo_queue_chisel.scala 88:43]
          skip @[fifo_queue_chisel.scala 87:38]
        issue_ack_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 91:43]
        skip @[fifo_queue_chisel.scala 83:51]
      else : @[fifo_queue_chisel.scala 92:30]
        write_ptr <= write_ptr @[fifo_queue_chisel.scala 93:35]
        issue_ack_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 94:43]
        skip @[fifo_queue_chisel.scala 92:30]
      node _T_193 = cat(read_qualified[1], read_qualified[0]) @[fifo_queue_chisel.scala 97:38]
      node _T_195 = neq(_T_193, UInt<1>("h00")) @[fifo_queue_chisel.scala 97:45]
      when _T_195 : @[fifo_queue_chisel.scala 97:50]
        node _T_198 = dshl(UInt<1>("h01"), UInt<1>("h01")) @[fifo_queue_chisel.scala 98:49]
        node _T_200 = sub(_T_198, UInt<1>("h01")) @[fifo_queue_chisel.scala 98:78]
        node _T_201 = asUInt(_T_200) @[fifo_queue_chisel.scala 98:78]
        node _T_202 = tail(_T_201, 1) @[fifo_queue_chisel.scala 98:78]
        node _T_203 = eq(read_ptr, _T_202) @[fifo_queue_chisel.scala 98:40]
        when _T_203 : @[fifo_queue_chisel.scala 98:86]
          read_ptr <= UInt<1>("h00") @[fifo_queue_chisel.scala 99:42]
          skip @[fifo_queue_chisel.scala 98:86]
        else : @[fifo_queue_chisel.scala 100:38]
          node _T_206 = add(read_ptr, UInt<1>("h01")) @[fifo_queue_chisel.scala 101:54]
          node _T_207 = tail(_T_206, 1) @[fifo_queue_chisel.scala 101:54]
          read_ptr <= _T_207 @[fifo_queue_chisel.scala 101:42]
          skip @[fifo_queue_chisel.scala 100:38]
        request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 103:41]
        request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 104:47]
        skip @[fifo_queue_chisel.scala 97:50]
      else : @[fifo_queue_chisel.scala 105:64]
        node _T_213 = bits(entry_valid_vec[read_ptr], 0, 0) @[fifo_queue_chisel.scala 105:56]
        when _T_213 : @[fifo_queue_chisel.scala 105:64]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 106:34]
          request_out_reg <= entry_vec[read_ptr] @[fifo_queue_chisel.scala 107:41]
          request_valid_out_reg <= UInt<1>("h01") @[fifo_queue_chisel.scala 108:47]
          skip @[fifo_queue_chisel.scala 105:64]
        else : @[fifo_queue_chisel.scala 109:30]
          read_ptr <= read_ptr @[fifo_queue_chisel.scala 110:34]
          request_out_reg <= UInt<81>("h00") @[fifo_queue_chisel.scala 111:41]
          request_valid_out_reg <= UInt<1>("h00") @[fifo_queue_chisel.scala 112:47]
          skip @[fifo_queue_chisel.scala 109:30]
      skip @[fifo_queue_chisel.scala 82:22]
    io.issue_ack_out <= issue_ack_out_reg @[fifo_queue_chisel.scala 116:26]
    io.request_out <= request_out_reg @[fifo_queue_chisel.scala 117:24]
    io.request_valid_out <= request_valid_out_reg @[fifo_queue_chisel.scala 118:30]
    
  module priority_arbiter_chisel_6 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip request_flatted_in : UInt<320>, flip request_valid_flatted_in : UInt<4>, flip request_critical_flatted_in : UInt<4>, issue_ack_out : UInt<4>, request_out : UInt<80>, request_valid_out : UInt<1>, flip issue_ack_in : UInt<1>}
    
    reg request_out_reg : UInt<80>, clock with : (reset => (reset, UInt<80>("h00"))) @[priority_arbiter_chisel.scala 45:38]
    reg request_valid_out_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[priority_arbiter_chisel.scala 46:44]
    wire issue_ack_out_vec : UInt<1>[4] @[priority_arbiter_chisel.scala 47:37]
    wire request_packed_in : UInt<80>[4] @[priority_arbiter_chisel.scala 51:37]
    wire arbiter_ack_flatted_to_request_queue : UInt<1>[4] @[priority_arbiter_chisel.scala 52:56]
    wire request_packed_from_request_queue : UInt<80>[4] @[priority_arbiter_chisel.scala 53:53]
    wire request_valid_flatted_from_request_queue : UInt<1>[4] @[priority_arbiter_chisel.scala 54:60]
    wire request_queue_full : UInt<1>[4] @[priority_arbiter_chisel.scala 55:38]
    wire request_critical_flatted_from_request_queue : UInt<1>[4] @[priority_arbiter_chisel.scala 56:63]
    node _T_86 = bits(io.request_flatted_in, 79, 0) @[priority_arbiter_chisel.scala 59:74]
    request_packed_in[0] <= _T_86 @[priority_arbiter_chisel.scala 59:50]
    inst fifo_queue_chisel of fifo_queue_chisel_22 @[priority_arbiter_chisel.scala 61:43]
    fifo_queue_chisel.clock <= clock
    fifo_queue_chisel.reset <= reset
    request_queue_full[0] <= fifo_queue_chisel.io.is_full_out @[priority_arbiter_chisel.scala 65:51]
    node _T_87 = bits(io.request_critical_flatted_in, 0, 0) @[priority_arbiter_chisel.scala 66:82]
    node _T_88 = cat(_T_87, request_packed_in[0]) @[Cat.scala 30:58]
    fifo_queue_chisel.io.request_in <= _T_88 @[priority_arbiter_chisel.scala 66:45]
    node _T_89 = bits(io.request_valid_flatted_in, 0, 0) @[priority_arbiter_chisel.scala 67:81]
    fifo_queue_chisel.io.request_valid_in <= _T_89 @[priority_arbiter_chisel.scala 67:51]
    issue_ack_out_vec[0] <= fifo_queue_chisel.io.issue_ack_out @[priority_arbiter_chisel.scala 68:50]
    node _T_90 = bits(fifo_queue_chisel.io.request_out, 80, 80) @[priority_arbiter_chisel.scala 70:107]
    request_critical_flatted_from_request_queue[0] <= _T_90 @[priority_arbiter_chisel.scala 70:76]
    node _T_91 = bits(fifo_queue_chisel.io.request_out, 79, 0) @[priority_arbiter_chisel.scala 71:97]
    request_packed_from_request_queue[0] <= _T_91 @[priority_arbiter_chisel.scala 71:66]
    request_valid_flatted_from_request_queue[0] <= fifo_queue_chisel.io.request_valid_out @[priority_arbiter_chisel.scala 73:73]
    fifo_queue_chisel.io.issue_ack_in <= arbiter_ack_flatted_to_request_queue[0] @[priority_arbiter_chisel.scala 74:47]
    node _T_92 = bits(io.request_flatted_in, 159, 80) @[priority_arbiter_chisel.scala 59:74]
    request_packed_in[1] <= _T_92 @[priority_arbiter_chisel.scala 59:50]
    inst fifo_queue_chisel_1 of fifo_queue_chisel_23 @[priority_arbiter_chisel.scala 61:43]
    fifo_queue_chisel_1.clock <= clock
    fifo_queue_chisel_1.reset <= reset
    request_queue_full[1] <= fifo_queue_chisel_1.io.is_full_out @[priority_arbiter_chisel.scala 65:51]
    node _T_93 = bits(io.request_critical_flatted_in, 1, 1) @[priority_arbiter_chisel.scala 66:82]
    node _T_94 = cat(_T_93, request_packed_in[1]) @[Cat.scala 30:58]
    fifo_queue_chisel_1.io.request_in <= _T_94 @[priority_arbiter_chisel.scala 66:45]
    node _T_95 = bits(io.request_valid_flatted_in, 1, 1) @[priority_arbiter_chisel.scala 67:81]
    fifo_queue_chisel_1.io.request_valid_in <= _T_95 @[priority_arbiter_chisel.scala 67:51]
    issue_ack_out_vec[1] <= fifo_queue_chisel_1.io.issue_ack_out @[priority_arbiter_chisel.scala 68:50]
    node _T_96 = bits(fifo_queue_chisel_1.io.request_out, 80, 80) @[priority_arbiter_chisel.scala 70:107]
    request_critical_flatted_from_request_queue[1] <= _T_96 @[priority_arbiter_chisel.scala 70:76]
    node _T_97 = bits(fifo_queue_chisel_1.io.request_out, 79, 0) @[priority_arbiter_chisel.scala 71:97]
    request_packed_from_request_queue[1] <= _T_97 @[priority_arbiter_chisel.scala 71:66]
    request_valid_flatted_from_request_queue[1] <= fifo_queue_chisel_1.io.request_valid_out @[priority_arbiter_chisel.scala 73:73]
    fifo_queue_chisel_1.io.issue_ack_in <= arbiter_ack_flatted_to_request_queue[1] @[priority_arbiter_chisel.scala 74:47]
    node _T_98 = bits(io.request_flatted_in, 239, 160) @[priority_arbiter_chisel.scala 59:74]
    request_packed_in[2] <= _T_98 @[priority_arbiter_chisel.scala 59:50]
    inst fifo_queue_chisel_2 of fifo_queue_chisel_24 @[priority_arbiter_chisel.scala 61:43]
    fifo_queue_chisel_2.clock <= clock
    fifo_queue_chisel_2.reset <= reset
    request_queue_full[2] <= fifo_queue_chisel_2.io.is_full_out @[priority_arbiter_chisel.scala 65:51]
    node _T_99 = bits(io.request_critical_flatted_in, 2, 2) @[priority_arbiter_chisel.scala 66:82]
    node _T_100 = cat(_T_99, request_packed_in[2]) @[Cat.scala 30:58]
    fifo_queue_chisel_2.io.request_in <= _T_100 @[priority_arbiter_chisel.scala 66:45]
    node _T_101 = bits(io.request_valid_flatted_in, 2, 2) @[priority_arbiter_chisel.scala 67:81]
    fifo_queue_chisel_2.io.request_valid_in <= _T_101 @[priority_arbiter_chisel.scala 67:51]
    issue_ack_out_vec[2] <= fifo_queue_chisel_2.io.issue_ack_out @[priority_arbiter_chisel.scala 68:50]
    node _T_102 = bits(fifo_queue_chisel_2.io.request_out, 80, 80) @[priority_arbiter_chisel.scala 70:107]
    request_critical_flatted_from_request_queue[2] <= _T_102 @[priority_arbiter_chisel.scala 70:76]
    node _T_103 = bits(fifo_queue_chisel_2.io.request_out, 79, 0) @[priority_arbiter_chisel.scala 71:97]
    request_packed_from_request_queue[2] <= _T_103 @[priority_arbiter_chisel.scala 71:66]
    request_valid_flatted_from_request_queue[2] <= fifo_queue_chisel_2.io.request_valid_out @[priority_arbiter_chisel.scala 73:73]
    fifo_queue_chisel_2.io.issue_ack_in <= arbiter_ack_flatted_to_request_queue[2] @[priority_arbiter_chisel.scala 74:47]
    node _T_104 = bits(io.request_flatted_in, 319, 240) @[priority_arbiter_chisel.scala 59:74]
    request_packed_in[3] <= _T_104 @[priority_arbiter_chisel.scala 59:50]
    inst fifo_queue_chisel_3 of fifo_queue_chisel_25 @[priority_arbiter_chisel.scala 61:43]
    fifo_queue_chisel_3.clock <= clock
    fifo_queue_chisel_3.reset <= reset
    request_queue_full[3] <= fifo_queue_chisel_3.io.is_full_out @[priority_arbiter_chisel.scala 65:51]
    node _T_105 = bits(io.request_critical_flatted_in, 3, 3) @[priority_arbiter_chisel.scala 66:82]
    node _T_106 = cat(_T_105, request_packed_in[3]) @[Cat.scala 30:58]
    fifo_queue_chisel_3.io.request_in <= _T_106 @[priority_arbiter_chisel.scala 66:45]
    node _T_107 = bits(io.request_valid_flatted_in, 3, 3) @[priority_arbiter_chisel.scala 67:81]
    fifo_queue_chisel_3.io.request_valid_in <= _T_107 @[priority_arbiter_chisel.scala 67:51]
    issue_ack_out_vec[3] <= fifo_queue_chisel_3.io.issue_ack_out @[priority_arbiter_chisel.scala 68:50]
    node _T_108 = bits(fifo_queue_chisel_3.io.request_out, 80, 80) @[priority_arbiter_chisel.scala 70:107]
    request_critical_flatted_from_request_queue[3] <= _T_108 @[priority_arbiter_chisel.scala 70:76]
    node _T_109 = bits(fifo_queue_chisel_3.io.request_out, 79, 0) @[priority_arbiter_chisel.scala 71:97]
    request_packed_from_request_queue[3] <= _T_109 @[priority_arbiter_chisel.scala 71:66]
    request_valid_flatted_from_request_queue[3] <= fifo_queue_chisel_3.io.request_valid_out @[priority_arbiter_chisel.scala 73:73]
    fifo_queue_chisel_3.io.issue_ack_in <= arbiter_ack_flatted_to_request_queue[3] @[priority_arbiter_chisel.scala 74:47]
    wire request_critical_final : UInt<4> @[priority_arbiter_chisel.scala 77:42]
    node _T_111 = cat(request_critical_flatted_from_request_queue[1], request_critical_flatted_from_request_queue[0]) @[priority_arbiter_chisel.scala 78:79]
    node _T_112 = cat(request_critical_flatted_from_request_queue[3], request_critical_flatted_from_request_queue[2]) @[priority_arbiter_chisel.scala 78:79]
    node _T_113 = cat(_T_112, _T_111) @[priority_arbiter_chisel.scala 78:79]
    node _T_114 = cat(request_queue_full[1], request_queue_full[0]) @[priority_arbiter_chisel.scala 78:107]
    node _T_115 = cat(request_queue_full[3], request_queue_full[2]) @[priority_arbiter_chisel.scala 78:107]
    node _T_116 = cat(_T_115, _T_114) @[priority_arbiter_chisel.scala 78:107]
    node _T_117 = or(_T_113, _T_116) @[priority_arbiter_chisel.scala 78:86]
    request_critical_final <= _T_117 @[priority_arbiter_chisel.scala 78:32]
    reg last_send_index : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[priority_arbiter_chisel.scala 79:38]
    wire request_valid_flatted_shift_left : UInt<4> @[priority_arbiter_chisel.scala 82:52]
    wire request_critical_flatted_shift_left : UInt<4> @[priority_arbiter_chisel.scala 83:55]
    node _T_122 = cat(request_valid_flatted_from_request_queue[1], request_valid_flatted_from_request_queue[0]) @[priority_arbiter_chisel.scala 84:87]
    node _T_123 = cat(request_valid_flatted_from_request_queue[3], request_valid_flatted_from_request_queue[2]) @[priority_arbiter_chisel.scala 84:87]
    node _T_124 = cat(_T_123, _T_122) @[priority_arbiter_chisel.scala 84:87]
    node _T_126 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 84:114]
    node _T_127 = tail(_T_126, 1) @[priority_arbiter_chisel.scala 84:114]
    node _T_128 = dshr(_T_124, _T_127) @[priority_arbiter_chisel.scala 84:94]
    node _T_129 = cat(request_valid_flatted_from_request_queue[1], request_valid_flatted_from_request_queue[0]) @[priority_arbiter_chisel.scala 85:123]
    node _T_130 = cat(request_valid_flatted_from_request_queue[3], request_valid_flatted_from_request_queue[2]) @[priority_arbiter_chisel.scala 85:123]
    node _T_131 = cat(_T_130, _T_129) @[priority_arbiter_chisel.scala 85:123]
    node _T_133 = sub(UInt<3>("h04"), last_send_index) @[priority_arbiter_chisel.scala 85:148]
    node _T_134 = asUInt(_T_133) @[priority_arbiter_chisel.scala 85:148]
    node _T_135 = tail(_T_134, 1) @[priority_arbiter_chisel.scala 85:148]
    node _T_137 = sub(_T_135, UInt<1>("h01")) @[priority_arbiter_chisel.scala 85:166]
    node _T_138 = asUInt(_T_137) @[priority_arbiter_chisel.scala 85:166]
    node _T_139 = tail(_T_138, 1) @[priority_arbiter_chisel.scala 85:166]
    node _T_140 = dshl(_T_131, _T_139) @[priority_arbiter_chisel.scala 85:130]
    node _T_141 = or(_T_128, _T_140) @[priority_arbiter_chisel.scala 84:122]
    request_valid_flatted_shift_left <= _T_141 @[priority_arbiter_chisel.scala 84:42]
    node _T_143 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 86:92]
    node _T_144 = tail(_T_143, 1) @[priority_arbiter_chisel.scala 86:92]
    node _T_145 = dshr(request_critical_final, _T_144) @[priority_arbiter_chisel.scala 86:72]
    node _T_147 = sub(UInt<3>("h04"), last_send_index) @[priority_arbiter_chisel.scala 87:126]
    node _T_148 = asUInt(_T_147) @[priority_arbiter_chisel.scala 87:126]
    node _T_149 = tail(_T_148, 1) @[priority_arbiter_chisel.scala 87:126]
    node _T_151 = sub(_T_149, UInt<1>("h01")) @[priority_arbiter_chisel.scala 87:144]
    node _T_152 = asUInt(_T_151) @[priority_arbiter_chisel.scala 87:144]
    node _T_153 = tail(_T_152, 1) @[priority_arbiter_chisel.scala 87:144]
    node _T_154 = dshl(request_critical_final, _T_153) @[priority_arbiter_chisel.scala 87:108]
    node _T_155 = or(_T_145, _T_154) @[priority_arbiter_chisel.scala 86:100]
    request_critical_flatted_shift_left <= _T_155 @[priority_arbiter_chisel.scala 86:45]
    wire valid_sel : UInt<2>
    valid_sel <= UInt<2>("h00")
    valid_sel <= UInt<2>("h00") @[priority_arbiter_chisel.scala 91:19]
    node _T_159 = bits(request_valid_flatted_shift_left, 3, 3) @[priority_arbiter_chisel.scala 94:55]
    when _T_159 : @[priority_arbiter_chisel.scala 94:75]
      node _T_161 = add(last_send_index, UInt<2>("h03")) @[priority_arbiter_chisel.scala 95:47]
      node _T_162 = tail(_T_161, 1) @[priority_arbiter_chisel.scala 95:47]
      node _T_164 = add(_T_162, UInt<1>("h01")) @[priority_arbiter_chisel.scala 95:68]
      node _T_165 = tail(_T_164, 1) @[priority_arbiter_chisel.scala 95:68]
      node _T_167 = geq(_T_165, UInt<3>("h04")) @[priority_arbiter_chisel.scala 95:74]
      when _T_167 : @[priority_arbiter_chisel.scala 95:92]
        node _T_169 = add(last_send_index, UInt<2>("h03")) @[priority_arbiter_chisel.scala 96:62]
        node _T_170 = tail(_T_169, 1) @[priority_arbiter_chisel.scala 96:62]
        node _T_172 = add(_T_170, UInt<1>("h01")) @[priority_arbiter_chisel.scala 96:83]
        node _T_173 = tail(_T_172, 1) @[priority_arbiter_chisel.scala 96:83]
        node _T_175 = sub(_T_173, UInt<3>("h04")) @[priority_arbiter_chisel.scala 96:89]
        node _T_176 = asUInt(_T_175) @[priority_arbiter_chisel.scala 96:89]
        node _T_177 = tail(_T_176, 1) @[priority_arbiter_chisel.scala 96:89]
        valid_sel <= _T_177 @[priority_arbiter_chisel.scala 96:43]
        skip @[priority_arbiter_chisel.scala 95:92]
      else : @[priority_arbiter_chisel.scala 97:38]
        node _T_179 = add(last_send_index, UInt<2>("h03")) @[priority_arbiter_chisel.scala 98:62]
        node _T_180 = tail(_T_179, 1) @[priority_arbiter_chisel.scala 98:62]
        node _T_182 = add(_T_180, UInt<1>("h01")) @[priority_arbiter_chisel.scala 98:83]
        node _T_183 = tail(_T_182, 1) @[priority_arbiter_chisel.scala 98:83]
        valid_sel <= _T_183 @[priority_arbiter_chisel.scala 98:43]
        skip @[priority_arbiter_chisel.scala 97:38]
      skip @[priority_arbiter_chisel.scala 94:75]
    node _T_184 = bits(request_valid_flatted_shift_left, 2, 2) @[priority_arbiter_chisel.scala 94:55]
    when _T_184 : @[priority_arbiter_chisel.scala 94:75]
      node _T_186 = add(last_send_index, UInt<2>("h02")) @[priority_arbiter_chisel.scala 95:47]
      node _T_187 = tail(_T_186, 1) @[priority_arbiter_chisel.scala 95:47]
      node _T_189 = add(_T_187, UInt<1>("h01")) @[priority_arbiter_chisel.scala 95:68]
      node _T_190 = tail(_T_189, 1) @[priority_arbiter_chisel.scala 95:68]
      node _T_192 = geq(_T_190, UInt<3>("h04")) @[priority_arbiter_chisel.scala 95:74]
      when _T_192 : @[priority_arbiter_chisel.scala 95:92]
        node _T_194 = add(last_send_index, UInt<2>("h02")) @[priority_arbiter_chisel.scala 96:62]
        node _T_195 = tail(_T_194, 1) @[priority_arbiter_chisel.scala 96:62]
        node _T_197 = add(_T_195, UInt<1>("h01")) @[priority_arbiter_chisel.scala 96:83]
        node _T_198 = tail(_T_197, 1) @[priority_arbiter_chisel.scala 96:83]
        node _T_200 = sub(_T_198, UInt<3>("h04")) @[priority_arbiter_chisel.scala 96:89]
        node _T_201 = asUInt(_T_200) @[priority_arbiter_chisel.scala 96:89]
        node _T_202 = tail(_T_201, 1) @[priority_arbiter_chisel.scala 96:89]
        valid_sel <= _T_202 @[priority_arbiter_chisel.scala 96:43]
        skip @[priority_arbiter_chisel.scala 95:92]
      else : @[priority_arbiter_chisel.scala 97:38]
        node _T_204 = add(last_send_index, UInt<2>("h02")) @[priority_arbiter_chisel.scala 98:62]
        node _T_205 = tail(_T_204, 1) @[priority_arbiter_chisel.scala 98:62]
        node _T_207 = add(_T_205, UInt<1>("h01")) @[priority_arbiter_chisel.scala 98:83]
        node _T_208 = tail(_T_207, 1) @[priority_arbiter_chisel.scala 98:83]
        valid_sel <= _T_208 @[priority_arbiter_chisel.scala 98:43]
        skip @[priority_arbiter_chisel.scala 97:38]
      skip @[priority_arbiter_chisel.scala 94:75]
    node _T_209 = bits(request_valid_flatted_shift_left, 1, 1) @[priority_arbiter_chisel.scala 94:55]
    when _T_209 : @[priority_arbiter_chisel.scala 94:75]
      node _T_211 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 95:47]
      node _T_212 = tail(_T_211, 1) @[priority_arbiter_chisel.scala 95:47]
      node _T_214 = add(_T_212, UInt<1>("h01")) @[priority_arbiter_chisel.scala 95:68]
      node _T_215 = tail(_T_214, 1) @[priority_arbiter_chisel.scala 95:68]
      node _T_217 = geq(_T_215, UInt<3>("h04")) @[priority_arbiter_chisel.scala 95:74]
      when _T_217 : @[priority_arbiter_chisel.scala 95:92]
        node _T_219 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 96:62]
        node _T_220 = tail(_T_219, 1) @[priority_arbiter_chisel.scala 96:62]
        node _T_222 = add(_T_220, UInt<1>("h01")) @[priority_arbiter_chisel.scala 96:83]
        node _T_223 = tail(_T_222, 1) @[priority_arbiter_chisel.scala 96:83]
        node _T_225 = sub(_T_223, UInt<3>("h04")) @[priority_arbiter_chisel.scala 96:89]
        node _T_226 = asUInt(_T_225) @[priority_arbiter_chisel.scala 96:89]
        node _T_227 = tail(_T_226, 1) @[priority_arbiter_chisel.scala 96:89]
        valid_sel <= _T_227 @[priority_arbiter_chisel.scala 96:43]
        skip @[priority_arbiter_chisel.scala 95:92]
      else : @[priority_arbiter_chisel.scala 97:38]
        node _T_229 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 98:62]
        node _T_230 = tail(_T_229, 1) @[priority_arbiter_chisel.scala 98:62]
        node _T_232 = add(_T_230, UInt<1>("h01")) @[priority_arbiter_chisel.scala 98:83]
        node _T_233 = tail(_T_232, 1) @[priority_arbiter_chisel.scala 98:83]
        valid_sel <= _T_233 @[priority_arbiter_chisel.scala 98:43]
        skip @[priority_arbiter_chisel.scala 97:38]
      skip @[priority_arbiter_chisel.scala 94:75]
    node _T_234 = bits(request_valid_flatted_shift_left, 0, 0) @[priority_arbiter_chisel.scala 94:55]
    when _T_234 : @[priority_arbiter_chisel.scala 94:75]
      node _T_236 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 95:47]
      node _T_237 = tail(_T_236, 1) @[priority_arbiter_chisel.scala 95:47]
      node _T_239 = add(_T_237, UInt<1>("h01")) @[priority_arbiter_chisel.scala 95:68]
      node _T_240 = tail(_T_239, 1) @[priority_arbiter_chisel.scala 95:68]
      node _T_242 = geq(_T_240, UInt<3>("h04")) @[priority_arbiter_chisel.scala 95:74]
      when _T_242 : @[priority_arbiter_chisel.scala 95:92]
        node _T_244 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 96:62]
        node _T_245 = tail(_T_244, 1) @[priority_arbiter_chisel.scala 96:62]
        node _T_247 = add(_T_245, UInt<1>("h01")) @[priority_arbiter_chisel.scala 96:83]
        node _T_248 = tail(_T_247, 1) @[priority_arbiter_chisel.scala 96:83]
        node _T_250 = sub(_T_248, UInt<3>("h04")) @[priority_arbiter_chisel.scala 96:89]
        node _T_251 = asUInt(_T_250) @[priority_arbiter_chisel.scala 96:89]
        node _T_252 = tail(_T_251, 1) @[priority_arbiter_chisel.scala 96:89]
        valid_sel <= _T_252 @[priority_arbiter_chisel.scala 96:43]
        skip @[priority_arbiter_chisel.scala 95:92]
      else : @[priority_arbiter_chisel.scala 97:38]
        node _T_254 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 98:62]
        node _T_255 = tail(_T_254, 1) @[priority_arbiter_chisel.scala 98:62]
        node _T_257 = add(_T_255, UInt<1>("h01")) @[priority_arbiter_chisel.scala 98:83]
        node _T_258 = tail(_T_257, 1) @[priority_arbiter_chisel.scala 98:83]
        valid_sel <= _T_258 @[priority_arbiter_chisel.scala 98:43]
        skip @[priority_arbiter_chisel.scala 97:38]
      skip @[priority_arbiter_chisel.scala 94:75]
    wire critical_sel : UInt<2>
    critical_sel <= UInt<2>("h00")
    critical_sel <= UInt<2>("h00") @[priority_arbiter_chisel.scala 105:22]
    node _T_262 = bits(request_critical_flatted_shift_left, 3, 3) @[priority_arbiter_chisel.scala 108:58]
    node _T_263 = bits(request_valid_flatted_shift_left, 3, 3) @[priority_arbiter_chisel.scala 108:115]
    node _T_264 = and(_T_262, _T_263) @[priority_arbiter_chisel.scala 108:80]
    when _T_264 : @[priority_arbiter_chisel.scala 108:138]
      node _T_266 = add(last_send_index, UInt<2>("h03")) @[priority_arbiter_chisel.scala 109:47]
      node _T_267 = tail(_T_266, 1) @[priority_arbiter_chisel.scala 109:47]
      node _T_269 = add(_T_267, UInt<1>("h01")) @[priority_arbiter_chisel.scala 109:71]
      node _T_270 = tail(_T_269, 1) @[priority_arbiter_chisel.scala 109:71]
      node _T_272 = geq(_T_270, UInt<3>("h04")) @[priority_arbiter_chisel.scala 109:77]
      when _T_272 : @[priority_arbiter_chisel.scala 109:95]
        node _T_274 = add(last_send_index, UInt<2>("h03")) @[priority_arbiter_chisel.scala 110:65]
        node _T_275 = tail(_T_274, 1) @[priority_arbiter_chisel.scala 110:65]
        node _T_277 = add(_T_275, UInt<1>("h01")) @[priority_arbiter_chisel.scala 110:89]
        node _T_278 = tail(_T_277, 1) @[priority_arbiter_chisel.scala 110:89]
        node _T_280 = sub(_T_278, UInt<3>("h04")) @[priority_arbiter_chisel.scala 110:95]
        node _T_281 = asUInt(_T_280) @[priority_arbiter_chisel.scala 110:95]
        node _T_282 = tail(_T_281, 1) @[priority_arbiter_chisel.scala 110:95]
        critical_sel <= _T_282 @[priority_arbiter_chisel.scala 110:46]
        skip @[priority_arbiter_chisel.scala 109:95]
      else : @[priority_arbiter_chisel.scala 111:38]
        node _T_284 = add(last_send_index, UInt<2>("h03")) @[priority_arbiter_chisel.scala 112:65]
        node _T_285 = tail(_T_284, 1) @[priority_arbiter_chisel.scala 112:65]
        node _T_287 = add(_T_285, UInt<1>("h01")) @[priority_arbiter_chisel.scala 112:89]
        node _T_288 = tail(_T_287, 1) @[priority_arbiter_chisel.scala 112:89]
        critical_sel <= _T_288 @[priority_arbiter_chisel.scala 112:46]
        skip @[priority_arbiter_chisel.scala 111:38]
      skip @[priority_arbiter_chisel.scala 108:138]
    node _T_289 = bits(request_critical_flatted_shift_left, 2, 2) @[priority_arbiter_chisel.scala 108:58]
    node _T_290 = bits(request_valid_flatted_shift_left, 2, 2) @[priority_arbiter_chisel.scala 108:115]
    node _T_291 = and(_T_289, _T_290) @[priority_arbiter_chisel.scala 108:80]
    when _T_291 : @[priority_arbiter_chisel.scala 108:138]
      node _T_293 = add(last_send_index, UInt<2>("h02")) @[priority_arbiter_chisel.scala 109:47]
      node _T_294 = tail(_T_293, 1) @[priority_arbiter_chisel.scala 109:47]
      node _T_296 = add(_T_294, UInt<1>("h01")) @[priority_arbiter_chisel.scala 109:71]
      node _T_297 = tail(_T_296, 1) @[priority_arbiter_chisel.scala 109:71]
      node _T_299 = geq(_T_297, UInt<3>("h04")) @[priority_arbiter_chisel.scala 109:77]
      when _T_299 : @[priority_arbiter_chisel.scala 109:95]
        node _T_301 = add(last_send_index, UInt<2>("h02")) @[priority_arbiter_chisel.scala 110:65]
        node _T_302 = tail(_T_301, 1) @[priority_arbiter_chisel.scala 110:65]
        node _T_304 = add(_T_302, UInt<1>("h01")) @[priority_arbiter_chisel.scala 110:89]
        node _T_305 = tail(_T_304, 1) @[priority_arbiter_chisel.scala 110:89]
        node _T_307 = sub(_T_305, UInt<3>("h04")) @[priority_arbiter_chisel.scala 110:95]
        node _T_308 = asUInt(_T_307) @[priority_arbiter_chisel.scala 110:95]
        node _T_309 = tail(_T_308, 1) @[priority_arbiter_chisel.scala 110:95]
        critical_sel <= _T_309 @[priority_arbiter_chisel.scala 110:46]
        skip @[priority_arbiter_chisel.scala 109:95]
      else : @[priority_arbiter_chisel.scala 111:38]
        node _T_311 = add(last_send_index, UInt<2>("h02")) @[priority_arbiter_chisel.scala 112:65]
        node _T_312 = tail(_T_311, 1) @[priority_arbiter_chisel.scala 112:65]
        node _T_314 = add(_T_312, UInt<1>("h01")) @[priority_arbiter_chisel.scala 112:89]
        node _T_315 = tail(_T_314, 1) @[priority_arbiter_chisel.scala 112:89]
        critical_sel <= _T_315 @[priority_arbiter_chisel.scala 112:46]
        skip @[priority_arbiter_chisel.scala 111:38]
      skip @[priority_arbiter_chisel.scala 108:138]
    node _T_316 = bits(request_critical_flatted_shift_left, 1, 1) @[priority_arbiter_chisel.scala 108:58]
    node _T_317 = bits(request_valid_flatted_shift_left, 1, 1) @[priority_arbiter_chisel.scala 108:115]
    node _T_318 = and(_T_316, _T_317) @[priority_arbiter_chisel.scala 108:80]
    when _T_318 : @[priority_arbiter_chisel.scala 108:138]
      node _T_320 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 109:47]
      node _T_321 = tail(_T_320, 1) @[priority_arbiter_chisel.scala 109:47]
      node _T_323 = add(_T_321, UInt<1>("h01")) @[priority_arbiter_chisel.scala 109:71]
      node _T_324 = tail(_T_323, 1) @[priority_arbiter_chisel.scala 109:71]
      node _T_326 = geq(_T_324, UInt<3>("h04")) @[priority_arbiter_chisel.scala 109:77]
      when _T_326 : @[priority_arbiter_chisel.scala 109:95]
        node _T_328 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 110:65]
        node _T_329 = tail(_T_328, 1) @[priority_arbiter_chisel.scala 110:65]
        node _T_331 = add(_T_329, UInt<1>("h01")) @[priority_arbiter_chisel.scala 110:89]
        node _T_332 = tail(_T_331, 1) @[priority_arbiter_chisel.scala 110:89]
        node _T_334 = sub(_T_332, UInt<3>("h04")) @[priority_arbiter_chisel.scala 110:95]
        node _T_335 = asUInt(_T_334) @[priority_arbiter_chisel.scala 110:95]
        node _T_336 = tail(_T_335, 1) @[priority_arbiter_chisel.scala 110:95]
        critical_sel <= _T_336 @[priority_arbiter_chisel.scala 110:46]
        skip @[priority_arbiter_chisel.scala 109:95]
      else : @[priority_arbiter_chisel.scala 111:38]
        node _T_338 = add(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 112:65]
        node _T_339 = tail(_T_338, 1) @[priority_arbiter_chisel.scala 112:65]
        node _T_341 = add(_T_339, UInt<1>("h01")) @[priority_arbiter_chisel.scala 112:89]
        node _T_342 = tail(_T_341, 1) @[priority_arbiter_chisel.scala 112:89]
        critical_sel <= _T_342 @[priority_arbiter_chisel.scala 112:46]
        skip @[priority_arbiter_chisel.scala 111:38]
      skip @[priority_arbiter_chisel.scala 108:138]
    node _T_343 = bits(request_critical_flatted_shift_left, 0, 0) @[priority_arbiter_chisel.scala 108:58]
    node _T_344 = bits(request_valid_flatted_shift_left, 0, 0) @[priority_arbiter_chisel.scala 108:115]
    node _T_345 = and(_T_343, _T_344) @[priority_arbiter_chisel.scala 108:80]
    when _T_345 : @[priority_arbiter_chisel.scala 108:138]
      node _T_347 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 109:47]
      node _T_348 = tail(_T_347, 1) @[priority_arbiter_chisel.scala 109:47]
      node _T_350 = add(_T_348, UInt<1>("h01")) @[priority_arbiter_chisel.scala 109:71]
      node _T_351 = tail(_T_350, 1) @[priority_arbiter_chisel.scala 109:71]
      node _T_353 = geq(_T_351, UInt<3>("h04")) @[priority_arbiter_chisel.scala 109:77]
      when _T_353 : @[priority_arbiter_chisel.scala 109:95]
        node _T_355 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 110:65]
        node _T_356 = tail(_T_355, 1) @[priority_arbiter_chisel.scala 110:65]
        node _T_358 = add(_T_356, UInt<1>("h01")) @[priority_arbiter_chisel.scala 110:89]
        node _T_359 = tail(_T_358, 1) @[priority_arbiter_chisel.scala 110:89]
        node _T_361 = sub(_T_359, UInt<3>("h04")) @[priority_arbiter_chisel.scala 110:95]
        node _T_362 = asUInt(_T_361) @[priority_arbiter_chisel.scala 110:95]
        node _T_363 = tail(_T_362, 1) @[priority_arbiter_chisel.scala 110:95]
        critical_sel <= _T_363 @[priority_arbiter_chisel.scala 110:46]
        skip @[priority_arbiter_chisel.scala 109:95]
      else : @[priority_arbiter_chisel.scala 111:38]
        node _T_365 = add(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 112:65]
        node _T_366 = tail(_T_365, 1) @[priority_arbiter_chisel.scala 112:65]
        node _T_368 = add(_T_366, UInt<1>("h01")) @[priority_arbiter_chisel.scala 112:89]
        node _T_369 = tail(_T_368, 1) @[priority_arbiter_chisel.scala 112:89]
        critical_sel <= _T_369 @[priority_arbiter_chisel.scala 112:46]
        skip @[priority_arbiter_chisel.scala 111:38]
      skip @[priority_arbiter_chisel.scala 108:138]
    wire valid_mask : UInt<1>[4] @[priority_arbiter_chisel.scala 119:30]
    wire critical_mask : UInt<1>[4] @[priority_arbiter_chisel.scala 120:33]
    node _T_389 = eq(valid_sel, UInt<1>("h00")) @[priority_arbiter_chisel.scala 122:33]
    when _T_389 : @[priority_arbiter_chisel.scala 122:54]
      valid_mask[0] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 123:51]
      skip @[priority_arbiter_chisel.scala 122:54]
    else : @[priority_arbiter_chisel.scala 124:30]
      valid_mask[0] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 125:51]
      skip @[priority_arbiter_chisel.scala 124:30]
    node _T_393 = eq(critical_sel, UInt<1>("h00")) @[priority_arbiter_chisel.scala 127:36]
    when _T_393 : @[priority_arbiter_chisel.scala 127:57]
      critical_mask[0] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 128:54]
      skip @[priority_arbiter_chisel.scala 127:57]
    else : @[priority_arbiter_chisel.scala 129:30]
      critical_mask[0] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 130:54]
      skip @[priority_arbiter_chisel.scala 129:30]
    node _T_397 = eq(valid_sel, UInt<1>("h01")) @[priority_arbiter_chisel.scala 122:33]
    when _T_397 : @[priority_arbiter_chisel.scala 122:54]
      valid_mask[1] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 123:51]
      skip @[priority_arbiter_chisel.scala 122:54]
    else : @[priority_arbiter_chisel.scala 124:30]
      valid_mask[1] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 125:51]
      skip @[priority_arbiter_chisel.scala 124:30]
    node _T_401 = eq(critical_sel, UInt<1>("h01")) @[priority_arbiter_chisel.scala 127:36]
    when _T_401 : @[priority_arbiter_chisel.scala 127:57]
      critical_mask[1] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 128:54]
      skip @[priority_arbiter_chisel.scala 127:57]
    else : @[priority_arbiter_chisel.scala 129:30]
      critical_mask[1] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 130:54]
      skip @[priority_arbiter_chisel.scala 129:30]
    node _T_405 = eq(valid_sel, UInt<2>("h02")) @[priority_arbiter_chisel.scala 122:33]
    when _T_405 : @[priority_arbiter_chisel.scala 122:54]
      valid_mask[2] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 123:51]
      skip @[priority_arbiter_chisel.scala 122:54]
    else : @[priority_arbiter_chisel.scala 124:30]
      valid_mask[2] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 125:51]
      skip @[priority_arbiter_chisel.scala 124:30]
    node _T_409 = eq(critical_sel, UInt<2>("h02")) @[priority_arbiter_chisel.scala 127:36]
    when _T_409 : @[priority_arbiter_chisel.scala 127:57]
      critical_mask[2] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 128:54]
      skip @[priority_arbiter_chisel.scala 127:57]
    else : @[priority_arbiter_chisel.scala 129:30]
      critical_mask[2] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 130:54]
      skip @[priority_arbiter_chisel.scala 129:30]
    node _T_413 = eq(valid_sel, UInt<2>("h03")) @[priority_arbiter_chisel.scala 122:33]
    when _T_413 : @[priority_arbiter_chisel.scala 122:54]
      valid_mask[3] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 123:51]
      skip @[priority_arbiter_chisel.scala 122:54]
    else : @[priority_arbiter_chisel.scala 124:30]
      valid_mask[3] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 125:51]
      skip @[priority_arbiter_chisel.scala 124:30]
    node _T_417 = eq(critical_sel, UInt<2>("h03")) @[priority_arbiter_chisel.scala 127:36]
    when _T_417 : @[priority_arbiter_chisel.scala 127:57]
      critical_mask[3] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 128:54]
      skip @[priority_arbiter_chisel.scala 127:57]
    else : @[priority_arbiter_chisel.scala 129:30]
      critical_mask[3] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 130:54]
      skip @[priority_arbiter_chisel.scala 129:30]
    node _T_421 = eq(last_send_index, UInt<1>("h00")) @[priority_arbiter_chisel.scala 136:59]
    node _T_422 = and(io.issue_ack_in, _T_421) @[priority_arbiter_chisel.scala 136:40]
    node _T_423 = bits(_T_422, 0, 0) @[priority_arbiter_chisel.scala 136:81]
    when _T_423 : @[priority_arbiter_chisel.scala 136:89]
      arbiter_ack_flatted_to_request_queue[0] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 137:77]
      skip @[priority_arbiter_chisel.scala 136:89]
    else : @[priority_arbiter_chisel.scala 138:30]
      arbiter_ack_flatted_to_request_queue[0] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 139:77]
      skip @[priority_arbiter_chisel.scala 138:30]
    node _T_427 = eq(last_send_index, UInt<1>("h01")) @[priority_arbiter_chisel.scala 136:59]
    node _T_428 = and(io.issue_ack_in, _T_427) @[priority_arbiter_chisel.scala 136:40]
    node _T_429 = bits(_T_428, 0, 0) @[priority_arbiter_chisel.scala 136:81]
    when _T_429 : @[priority_arbiter_chisel.scala 136:89]
      arbiter_ack_flatted_to_request_queue[1] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 137:77]
      skip @[priority_arbiter_chisel.scala 136:89]
    else : @[priority_arbiter_chisel.scala 138:30]
      arbiter_ack_flatted_to_request_queue[1] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 139:77]
      skip @[priority_arbiter_chisel.scala 138:30]
    node _T_433 = eq(last_send_index, UInt<2>("h02")) @[priority_arbiter_chisel.scala 136:59]
    node _T_434 = and(io.issue_ack_in, _T_433) @[priority_arbiter_chisel.scala 136:40]
    node _T_435 = bits(_T_434, 0, 0) @[priority_arbiter_chisel.scala 136:81]
    when _T_435 : @[priority_arbiter_chisel.scala 136:89]
      arbiter_ack_flatted_to_request_queue[2] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 137:77]
      skip @[priority_arbiter_chisel.scala 136:89]
    else : @[priority_arbiter_chisel.scala 138:30]
      arbiter_ack_flatted_to_request_queue[2] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 139:77]
      skip @[priority_arbiter_chisel.scala 138:30]
    node _T_439 = eq(last_send_index, UInt<2>("h03")) @[priority_arbiter_chisel.scala 136:59]
    node _T_440 = and(io.issue_ack_in, _T_439) @[priority_arbiter_chisel.scala 136:40]
    node _T_441 = bits(_T_440, 0, 0) @[priority_arbiter_chisel.scala 136:81]
    when _T_441 : @[priority_arbiter_chisel.scala 136:89]
      arbiter_ack_flatted_to_request_queue[3] <= UInt<1>("h01") @[priority_arbiter_chisel.scala 137:77]
      skip @[priority_arbiter_chisel.scala 136:89]
    else : @[priority_arbiter_chisel.scala 138:30]
      arbiter_ack_flatted_to_request_queue[3] <= UInt<1>("h00") @[priority_arbiter_chisel.scala 139:77]
      skip @[priority_arbiter_chisel.scala 138:30]
    node _T_444 = bits(reset, 0, 0) @[priority_arbiter_chisel.scala 145:21]
    when _T_444 : @[priority_arbiter_chisel.scala 145:29]
      request_out_reg <= UInt<80>("h00") @[priority_arbiter_chisel.scala 146:33]
      request_valid_out_reg <= UInt<1>("h00") @[priority_arbiter_chisel.scala 147:39]
      last_send_index <= UInt<2>("h00") @[priority_arbiter_chisel.scala 148:33]
      skip @[priority_arbiter_chisel.scala 145:29]
    else : @[priority_arbiter_chisel.scala 149:101]
      node _T_448 = and(io.issue_ack_in, request_valid_out_reg) @[priority_arbiter_chisel.scala 149:40]
      node _T_449 = not(request_valid_out_reg) @[priority_arbiter_chisel.scala 149:68]
      node _T_450 = or(_T_448, _T_449) @[priority_arbiter_chisel.scala 149:65]
      node _T_451 = bits(_T_450, 0, 0) @[priority_arbiter_chisel.scala 149:93]
      when _T_451 : @[priority_arbiter_chisel.scala 149:101]
        node _T_452 = dshr(request_critical_final, critical_sel) @[priority_arbiter_chisel.scala 150:46]
        node _T_453 = bits(_T_452, 0, 0) @[priority_arbiter_chisel.scala 150:46]
        node _T_455 = and(_T_453, request_valid_flatted_from_request_queue[critical_sel]) @[priority_arbiter_chisel.scala 150:61]
        node _T_456 = neq(critical_sel, last_send_index) @[priority_arbiter_chisel.scala 151:49]
        node _T_457 = and(_T_456, request_valid_out_reg) @[priority_arbiter_chisel.scala 151:69]
        node _T_458 = not(request_valid_out_reg) @[priority_arbiter_chisel.scala 151:98]
        node _T_459 = or(_T_457, _T_458) @[priority_arbiter_chisel.scala 151:95]
        node _T_460 = and(_T_455, _T_459) @[priority_arbiter_chisel.scala 150:118]
        node _T_461 = bits(_T_460, 0, 0) @[priority_arbiter_chisel.scala 151:124]
        when _T_461 : @[priority_arbiter_chisel.scala 151:132]
          request_out_reg <= request_packed_from_request_queue[critical_sel] @[priority_arbiter_chisel.scala 152:41]
          request_valid_out_reg <= UInt<1>("h01") @[priority_arbiter_chisel.scala 153:47]
          last_send_index <= critical_sel @[priority_arbiter_chisel.scala 154:41]
          skip @[priority_arbiter_chisel.scala 151:132]
        else : @[priority_arbiter_chisel.scala 156:129]
          node _T_465 = neq(valid_sel, last_send_index) @[priority_arbiter_chisel.scala 156:46]
          node _T_466 = and(_T_465, request_valid_out_reg) @[priority_arbiter_chisel.scala 156:66]
          node _T_467 = not(request_valid_out_reg) @[priority_arbiter_chisel.scala 156:95]
          node _T_468 = or(_T_466, _T_467) @[priority_arbiter_chisel.scala 156:92]
          node _T_469 = and(request_valid_flatted_from_request_queue[valid_sel], _T_468) @[priority_arbiter_chisel.scala 155:83]
          node _T_470 = bits(_T_469, 0, 0) @[priority_arbiter_chisel.scala 156:121]
          when _T_470 : @[priority_arbiter_chisel.scala 156:129]
            request_out_reg <= request_packed_from_request_queue[valid_sel] @[priority_arbiter_chisel.scala 157:41]
            request_valid_out_reg <= UInt<1>("h01") @[priority_arbiter_chisel.scala 158:47]
            last_send_index <= valid_sel @[priority_arbiter_chisel.scala 159:41]
            skip @[priority_arbiter_chisel.scala 156:129]
          else : @[priority_arbiter_chisel.scala 160:30]
            request_out_reg <= UInt<80>("h00") @[priority_arbiter_chisel.scala 161:41]
            request_valid_out_reg <= UInt<1>("h00") @[priority_arbiter_chisel.scala 162:47]
            last_send_index <= last_send_index @[priority_arbiter_chisel.scala 163:41]
            skip @[priority_arbiter_chisel.scala 160:30]
        skip @[priority_arbiter_chisel.scala 149:101]
      else : @[priority_arbiter_chisel.scala 166:22]
        request_out_reg <= request_out_reg @[priority_arbiter_chisel.scala 167:33]
        request_valid_out_reg <= request_valid_out_reg @[priority_arbiter_chisel.scala 168:39]
        last_send_index <= last_send_index @[priority_arbiter_chisel.scala 169:33]
        skip @[priority_arbiter_chisel.scala 166:22]
    io.request_out <= request_out_reg @[priority_arbiter_chisel.scala 172:24]
    io.request_valid_out <= request_valid_out_reg @[priority_arbiter_chisel.scala 173:30]
    node _T_475 = cat(issue_ack_out_vec[1], issue_ack_out_vec[0]) @[priority_arbiter_chisel.scala 174:47]
    node _T_476 = cat(issue_ack_out_vec[3], issue_ack_out_vec[2]) @[priority_arbiter_chisel.scala 174:47]
    node _T_477 = cat(_T_476, _T_475) @[priority_arbiter_chisel.scala 174:47]
    io.issue_ack_out <= _T_477 @[priority_arbiter_chisel.scala 174:26]
    
  module true_unified_cache : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip input_packet_flatted_in : UInt<160>, input_packet_ack_flatted_out : UInt<2>, return_packet_flatted_out : UInt<160>, flip return_packet_ack_flatted_in : UInt<2>, flip from_mem_packet_in : UInt<80>, from_mem_packet_ack_out : UInt<1>, to_mem_packet_out : UInt<80>, flip to_mem_packet_ack_in : UInt<1>}
    
    wire input_packet_ack_flatted_out_vec : UInt<1>[2] @[true_unified_cache.scala 141:46]
    wire return_packet_flatted_out_vec : UInt<80>[2] @[true_unified_cache.scala 142:43]
    wire input_packet_packed : UInt<80>[2] @[true_unified_cache.scala 144:33]
    wire is_input_queue_full_flatted : UInt<1>[2] @[true_unified_cache.scala 145:41]
    wire input_packet_to_cache_packed : UInt<80>[2] @[true_unified_cache.scala 146:42]
    wire input_packet_to_cache_flatted : UInt<80>[2] @[true_unified_cache.scala 147:43]
    wire input_packet_valid_to_cache_flatted : UInt<1>[2] @[true_unified_cache.scala 148:49]
    wire input_packet_critical_to_cache_flatted : UInt<1>[2] @[true_unified_cache.scala 149:52]
    wire cache_to_input_queue_ack_merged : UInt<1>[2] @[true_unified_cache.scala 150:45]
    inst fifo_queue_chisel of fifo_queue_chisel @[true_unified_cache.scala 156:29]
    fifo_queue_chisel.clock <= clock
    fifo_queue_chisel.reset <= reset
    node _T_84 = bits(io.input_packet_flatted_in, 79, 0) @[true_unified_cache.scala 158:66]
    input_packet_packed[0] <= _T_84 @[true_unified_cache.scala 158:37]
    is_input_queue_full_flatted[0] <= fifo_queue_chisel.io.is_full_out @[true_unified_cache.scala 159:45]
    fifo_queue_chisel.io.request_in <= input_packet_packed[0] @[true_unified_cache.scala 160:31]
    node _T_85 = bits(input_packet_packed[0], 77, 77) @[true_unified_cache.scala 161:71]
    fifo_queue_chisel.io.request_valid_in <= _T_85 @[true_unified_cache.scala 161:37]
    input_packet_ack_flatted_out_vec[0] <= fifo_queue_chisel.io.issue_ack_out @[true_unified_cache.scala 162:50]
    input_packet_to_cache_packed[0] <= fifo_queue_chisel.io.request_out @[true_unified_cache.scala 163:46]
    input_packet_valid_to_cache_flatted[0] <= fifo_queue_chisel.io.request_valid_out @[true_unified_cache.scala 164:53]
    fifo_queue_chisel.io.issue_ack_in <= cache_to_input_queue_ack_merged[0] @[true_unified_cache.scala 165:33]
    input_packet_critical_to_cache_flatted[0] <= is_input_queue_full_flatted[0] @[true_unified_cache.scala 168:56]
    input_packet_to_cache_flatted[0] <= input_packet_to_cache_packed[0] @[true_unified_cache.scala 169:47]
    inst fifo_queue_chisel_1 of fifo_queue_chisel_1 @[true_unified_cache.scala 156:29]
    fifo_queue_chisel_1.clock <= clock
    fifo_queue_chisel_1.reset <= reset
    node _T_86 = bits(io.input_packet_flatted_in, 159, 80) @[true_unified_cache.scala 158:66]
    input_packet_packed[1] <= _T_86 @[true_unified_cache.scala 158:37]
    is_input_queue_full_flatted[1] <= fifo_queue_chisel_1.io.is_full_out @[true_unified_cache.scala 159:45]
    fifo_queue_chisel_1.io.request_in <= input_packet_packed[1] @[true_unified_cache.scala 160:31]
    node _T_87 = bits(input_packet_packed[1], 77, 77) @[true_unified_cache.scala 161:71]
    fifo_queue_chisel_1.io.request_valid_in <= _T_87 @[true_unified_cache.scala 161:37]
    input_packet_ack_flatted_out_vec[1] <= fifo_queue_chisel_1.io.issue_ack_out @[true_unified_cache.scala 162:50]
    input_packet_to_cache_packed[1] <= fifo_queue_chisel_1.io.request_out @[true_unified_cache.scala 163:46]
    input_packet_valid_to_cache_flatted[1] <= fifo_queue_chisel_1.io.request_valid_out @[true_unified_cache.scala 164:53]
    fifo_queue_chisel_1.io.issue_ack_in <= cache_to_input_queue_ack_merged[1] @[true_unified_cache.scala 165:33]
    input_packet_critical_to_cache_flatted[1] <= is_input_queue_full_flatted[1] @[true_unified_cache.scala 168:56]
    input_packet_to_cache_flatted[1] <= input_packet_to_cache_packed[1] @[true_unified_cache.scala 169:47]
    wire cache_to_input_queue_ack_flatted : UInt<2>[4] @[true_unified_cache.scala 172:46]
    wire from_mem_packet_ack_flatted : UInt<1>[4] @[true_unified_cache.scala 173:41]
    wire miss_request_flatted : UInt<80>[4] @[true_unified_cache.scala 174:34]
    wire miss_request_valid_flatted : UInt<1>[4] @[true_unified_cache.scala 175:40]
    wire miss_request_critical_flatted : UInt<1>[4] @[true_unified_cache.scala 176:43]
    wire miss_request_ack_flatted : UInt<4> @[true_unified_cache.scala 177:38]
    wire writeback_request_flatted : UInt<80>[4] @[true_unified_cache.scala 179:39]
    wire writeback_request_valid_flatted : UInt<1>[4] @[true_unified_cache.scala 180:45]
    wire writeback_request_critical_flatted : UInt<1>[4] @[true_unified_cache.scala 181:48]
    wire writeback_request_ack_flatted : UInt<4> @[true_unified_cache.scala 182:43]
    wire return_request_flatted : UInt<80>[4] @[true_unified_cache.scala 184:36]
    wire return_request_valid_flatted : UInt<1>[4] @[true_unified_cache.scala 185:42]
    wire return_request_critical_flatted : UInt<1>[4] @[true_unified_cache.scala 186:45]
    wire return_request_ack_merged : UInt<1>[4] @[true_unified_cache.scala 187:39]
    wire _T_201 : UInt<32>[2] @[true_unified_cache.scala 190:31]
    wire _T_209 : UInt<1>[2] @[true_unified_cache.scala 191:35]
    wire _T_217 : UInt<1>[2] @[true_unified_cache.scala 192:36]
    _T_201[0] <= input_packet_to_cache_flatted[0] @[true_unified_cache.scala 194:35]
    node _T_222 = bits(_T_201[0], 3, 2) @[true_unified_cache.scala 195:70]
    node _T_224 = eq(_T_222, UInt<1>("h00")) @[true_unified_cache.scala 195:147]
    _T_209[0] <= _T_224 @[true_unified_cache.scala 195:39]
    node _T_225 = and(input_packet_valid_to_cache_flatted[0], _T_209[0]) @[true_unified_cache.scala 196:91]
    _T_217[0] <= _T_225 @[true_unified_cache.scala 196:40]
    _T_201[1] <= input_packet_to_cache_flatted[1] @[true_unified_cache.scala 194:35]
    node _T_226 = bits(_T_201[1], 3, 2) @[true_unified_cache.scala 195:70]
    node _T_228 = eq(_T_226, UInt<1>("h00")) @[true_unified_cache.scala 195:147]
    _T_209[1] <= _T_228 @[true_unified_cache.scala 195:39]
    node _T_229 = and(input_packet_valid_to_cache_flatted[1], _T_209[1]) @[true_unified_cache.scala 196:91]
    _T_217[1] <= _T_229 @[true_unified_cache.scala 196:40]
    wire _T_231 : UInt<32> @[true_unified_cache.scala 199:33]
    wire _T_233 : UInt<1> @[true_unified_cache.scala 200:37]
    wire _T_235 : UInt<1> @[true_unified_cache.scala 201:38]
    node _T_236 = bits(io.from_mem_packet_in, 31, 0) @[true_unified_cache.scala 202:47]
    _T_231 <= _T_236 @[true_unified_cache.scala 202:23]
    node _T_237 = bits(_T_231, 3, 2) @[true_unified_cache.scala 203:48]
    node _T_239 = eq(_T_237, UInt<1>("h00")) @[true_unified_cache.scala 203:125]
    _T_233 <= _T_239 @[true_unified_cache.scala 203:27]
    node _T_240 = bits(io.from_mem_packet_in, 77, 77) @[true_unified_cache.scala 204:52]
    node _T_241 = and(_T_240, _T_233) @[true_unified_cache.scala 204:87]
    _T_235 <= _T_241 @[true_unified_cache.scala 204:28]
    inst unified_cache_bank of unified_cache_bank @[true_unified_cache.scala 206:28]
    unified_cache_bank.clock <= clock
    unified_cache_bank.reset <= reset
    node _T_242 = cat(_T_217[1], _T_217[0]) @[true_unified_cache.scala 208:32]
    node _T_244 = gt(_T_242, UInt<1>("h00")) @[true_unified_cache.scala 208:39]
    when _T_244 : @[true_unified_cache.scala 208:46]
      node _T_245 = cat(input_packet_to_cache_flatted[1], input_packet_to_cache_flatted[0]) @[true_unified_cache.scala 209:79]
      unified_cache_bank.io.input_request_flatted_in <= _T_245 @[true_unified_cache.scala 209:46]
      skip @[true_unified_cache.scala 208:46]
    else : @[true_unified_cache.scala 210:18]
      unified_cache_bank.io.input_request_flatted_in <= UInt<160>("h00") @[true_unified_cache.scala 211:46]
      skip @[true_unified_cache.scala 210:18]
    node _T_247 = cat(_T_217[1], _T_217[0]) @[true_unified_cache.scala 214:74]
    unified_cache_bank.io.input_request_valid_flatted_in <= _T_247 @[true_unified_cache.scala 214:50]
    node _T_248 = cat(input_packet_critical_to_cache_flatted[1], input_packet_critical_to_cache_flatted[0]) @[true_unified_cache.scala 215:95]
    unified_cache_bank.io.input_request_critical_flatted_in <= _T_248 @[true_unified_cache.scala 215:53]
    cache_to_input_queue_ack_flatted[0] <= unified_cache_bank.io.input_request_ack_out @[true_unified_cache.scala 216:50]
    node _T_249 = bits(_T_235, 0, 0) @[true_unified_cache.scala 218:34]
    when _T_249 : @[true_unified_cache.scala 218:42]
      unified_cache_bank.io.fetched_request_in <= io.from_mem_packet_in @[true_unified_cache.scala 219:40]
      skip @[true_unified_cache.scala 218:42]
    else : @[true_unified_cache.scala 220:18]
      unified_cache_bank.io.fetched_request_in <= UInt<80>("h00") @[true_unified_cache.scala 221:40]
      skip @[true_unified_cache.scala 220:18]
    unified_cache_bank.io.fetched_request_valid_in <= _T_235 @[true_unified_cache.scala 224:44]
    from_mem_packet_ack_flatted[0] <= unified_cache_bank.io.fetch_ack_out @[true_unified_cache.scala 225:45]
    miss_request_flatted[0] <= unified_cache_bank.io.miss_request_out @[true_unified_cache.scala 227:38]
    miss_request_valid_flatted[0] <= unified_cache_bank.io.miss_request_valid_out @[true_unified_cache.scala 228:44]
    miss_request_critical_flatted[0] <= unified_cache_bank.io.miss_request_critical_out @[true_unified_cache.scala 229:47]
    node _T_251 = bits(miss_request_ack_flatted, 0, 0) @[true_unified_cache.scala 230:66]
    unified_cache_bank.io.miss_request_ack_in <= _T_251 @[true_unified_cache.scala 230:39]
    writeback_request_flatted[0] <= unified_cache_bank.io.writeback_request_out @[true_unified_cache.scala 232:43]
    writeback_request_valid_flatted[0] <= unified_cache_bank.io.writeback_request_valid_out @[true_unified_cache.scala 233:49]
    writeback_request_critical_flatted[0] <= unified_cache_bank.io.writeback_request_critical_out @[true_unified_cache.scala 234:52]
    node _T_252 = bits(writeback_request_ack_flatted, 0, 0) @[true_unified_cache.scala 235:76]
    unified_cache_bank.io.writeback_request_ack_in <= _T_252 @[true_unified_cache.scala 235:44]
    return_request_flatted[0] <= unified_cache_bank.io.return_request_out @[true_unified_cache.scala 237:40]
    return_request_valid_flatted[0] <= unified_cache_bank.io.return_request_valid_out @[true_unified_cache.scala 238:46]
    return_request_critical_flatted[0] <= unified_cache_bank.io.return_request_critical_out @[true_unified_cache.scala 239:49]
    unified_cache_bank.io.return_request_ack_in <= return_request_ack_merged[0] @[true_unified_cache.scala 240:41]
    wire _T_256 : UInt<32>[2] @[true_unified_cache.scala 190:31]
    wire _T_264 : UInt<1>[2] @[true_unified_cache.scala 191:35]
    wire _T_272 : UInt<1>[2] @[true_unified_cache.scala 192:36]
    _T_256[0] <= input_packet_to_cache_flatted[0] @[true_unified_cache.scala 194:35]
    node _T_277 = bits(_T_256[0], 3, 2) @[true_unified_cache.scala 195:70]
    node _T_279 = eq(_T_277, UInt<1>("h01")) @[true_unified_cache.scala 195:147]
    _T_264[0] <= _T_279 @[true_unified_cache.scala 195:39]
    node _T_280 = and(input_packet_valid_to_cache_flatted[0], _T_264[0]) @[true_unified_cache.scala 196:91]
    _T_272[0] <= _T_280 @[true_unified_cache.scala 196:40]
    _T_256[1] <= input_packet_to_cache_flatted[1] @[true_unified_cache.scala 194:35]
    node _T_281 = bits(_T_256[1], 3, 2) @[true_unified_cache.scala 195:70]
    node _T_283 = eq(_T_281, UInt<1>("h01")) @[true_unified_cache.scala 195:147]
    _T_264[1] <= _T_283 @[true_unified_cache.scala 195:39]
    node _T_284 = and(input_packet_valid_to_cache_flatted[1], _T_264[1]) @[true_unified_cache.scala 196:91]
    _T_272[1] <= _T_284 @[true_unified_cache.scala 196:40]
    wire _T_286 : UInt<32> @[true_unified_cache.scala 199:33]
    wire _T_288 : UInt<1> @[true_unified_cache.scala 200:37]
    wire _T_290 : UInt<1> @[true_unified_cache.scala 201:38]
    node _T_291 = bits(io.from_mem_packet_in, 31, 0) @[true_unified_cache.scala 202:47]
    _T_286 <= _T_291 @[true_unified_cache.scala 202:23]
    node _T_292 = bits(_T_286, 3, 2) @[true_unified_cache.scala 203:48]
    node _T_294 = eq(_T_292, UInt<1>("h01")) @[true_unified_cache.scala 203:125]
    _T_288 <= _T_294 @[true_unified_cache.scala 203:27]
    node _T_295 = bits(io.from_mem_packet_in, 77, 77) @[true_unified_cache.scala 204:52]
    node _T_296 = and(_T_295, _T_288) @[true_unified_cache.scala 204:87]
    _T_290 <= _T_296 @[true_unified_cache.scala 204:28]
    inst unified_cache_bank_1 of unified_cache_bank_1 @[true_unified_cache.scala 206:28]
    unified_cache_bank_1.clock <= clock
    unified_cache_bank_1.reset <= reset
    node _T_297 = cat(_T_272[1], _T_272[0]) @[true_unified_cache.scala 208:32]
    node _T_299 = gt(_T_297, UInt<1>("h00")) @[true_unified_cache.scala 208:39]
    when _T_299 : @[true_unified_cache.scala 208:46]
      node _T_300 = cat(input_packet_to_cache_flatted[1], input_packet_to_cache_flatted[0]) @[true_unified_cache.scala 209:79]
      unified_cache_bank_1.io.input_request_flatted_in <= _T_300 @[true_unified_cache.scala 209:46]
      skip @[true_unified_cache.scala 208:46]
    else : @[true_unified_cache.scala 210:18]
      unified_cache_bank_1.io.input_request_flatted_in <= UInt<160>("h00") @[true_unified_cache.scala 211:46]
      skip @[true_unified_cache.scala 210:18]
    node _T_302 = cat(_T_272[1], _T_272[0]) @[true_unified_cache.scala 214:74]
    unified_cache_bank_1.io.input_request_valid_flatted_in <= _T_302 @[true_unified_cache.scala 214:50]
    node _T_303 = cat(input_packet_critical_to_cache_flatted[1], input_packet_critical_to_cache_flatted[0]) @[true_unified_cache.scala 215:95]
    unified_cache_bank_1.io.input_request_critical_flatted_in <= _T_303 @[true_unified_cache.scala 215:53]
    cache_to_input_queue_ack_flatted[1] <= unified_cache_bank_1.io.input_request_ack_out @[true_unified_cache.scala 216:50]
    node _T_304 = bits(_T_290, 0, 0) @[true_unified_cache.scala 218:34]
    when _T_304 : @[true_unified_cache.scala 218:42]
      unified_cache_bank_1.io.fetched_request_in <= io.from_mem_packet_in @[true_unified_cache.scala 219:40]
      skip @[true_unified_cache.scala 218:42]
    else : @[true_unified_cache.scala 220:18]
      unified_cache_bank_1.io.fetched_request_in <= UInt<80>("h00") @[true_unified_cache.scala 221:40]
      skip @[true_unified_cache.scala 220:18]
    unified_cache_bank_1.io.fetched_request_valid_in <= _T_290 @[true_unified_cache.scala 224:44]
    from_mem_packet_ack_flatted[1] <= unified_cache_bank_1.io.fetch_ack_out @[true_unified_cache.scala 225:45]
    miss_request_flatted[1] <= unified_cache_bank_1.io.miss_request_out @[true_unified_cache.scala 227:38]
    miss_request_valid_flatted[1] <= unified_cache_bank_1.io.miss_request_valid_out @[true_unified_cache.scala 228:44]
    miss_request_critical_flatted[1] <= unified_cache_bank_1.io.miss_request_critical_out @[true_unified_cache.scala 229:47]
    node _T_306 = bits(miss_request_ack_flatted, 1, 1) @[true_unified_cache.scala 230:66]
    unified_cache_bank_1.io.miss_request_ack_in <= _T_306 @[true_unified_cache.scala 230:39]
    writeback_request_flatted[1] <= unified_cache_bank_1.io.writeback_request_out @[true_unified_cache.scala 232:43]
    writeback_request_valid_flatted[1] <= unified_cache_bank_1.io.writeback_request_valid_out @[true_unified_cache.scala 233:49]
    writeback_request_critical_flatted[1] <= unified_cache_bank_1.io.writeback_request_critical_out @[true_unified_cache.scala 234:52]
    node _T_307 = bits(writeback_request_ack_flatted, 1, 1) @[true_unified_cache.scala 235:76]
    unified_cache_bank_1.io.writeback_request_ack_in <= _T_307 @[true_unified_cache.scala 235:44]
    return_request_flatted[1] <= unified_cache_bank_1.io.return_request_out @[true_unified_cache.scala 237:40]
    return_request_valid_flatted[1] <= unified_cache_bank_1.io.return_request_valid_out @[true_unified_cache.scala 238:46]
    return_request_critical_flatted[1] <= unified_cache_bank_1.io.return_request_critical_out @[true_unified_cache.scala 239:49]
    unified_cache_bank_1.io.return_request_ack_in <= return_request_ack_merged[1] @[true_unified_cache.scala 240:41]
    wire _T_311 : UInt<32>[2] @[true_unified_cache.scala 190:31]
    wire _T_319 : UInt<1>[2] @[true_unified_cache.scala 191:35]
    wire _T_327 : UInt<1>[2] @[true_unified_cache.scala 192:36]
    _T_311[0] <= input_packet_to_cache_flatted[0] @[true_unified_cache.scala 194:35]
    node _T_332 = bits(_T_311[0], 3, 2) @[true_unified_cache.scala 195:70]
    node _T_334 = eq(_T_332, UInt<2>("h02")) @[true_unified_cache.scala 195:147]
    _T_319[0] <= _T_334 @[true_unified_cache.scala 195:39]
    node _T_335 = and(input_packet_valid_to_cache_flatted[0], _T_319[0]) @[true_unified_cache.scala 196:91]
    _T_327[0] <= _T_335 @[true_unified_cache.scala 196:40]
    _T_311[1] <= input_packet_to_cache_flatted[1] @[true_unified_cache.scala 194:35]
    node _T_336 = bits(_T_311[1], 3, 2) @[true_unified_cache.scala 195:70]
    node _T_338 = eq(_T_336, UInt<2>("h02")) @[true_unified_cache.scala 195:147]
    _T_319[1] <= _T_338 @[true_unified_cache.scala 195:39]
    node _T_339 = and(input_packet_valid_to_cache_flatted[1], _T_319[1]) @[true_unified_cache.scala 196:91]
    _T_327[1] <= _T_339 @[true_unified_cache.scala 196:40]
    wire _T_341 : UInt<32> @[true_unified_cache.scala 199:33]
    wire _T_343 : UInt<1> @[true_unified_cache.scala 200:37]
    wire _T_345 : UInt<1> @[true_unified_cache.scala 201:38]
    node _T_346 = bits(io.from_mem_packet_in, 31, 0) @[true_unified_cache.scala 202:47]
    _T_341 <= _T_346 @[true_unified_cache.scala 202:23]
    node _T_347 = bits(_T_341, 3, 2) @[true_unified_cache.scala 203:48]
    node _T_349 = eq(_T_347, UInt<2>("h02")) @[true_unified_cache.scala 203:125]
    _T_343 <= _T_349 @[true_unified_cache.scala 203:27]
    node _T_350 = bits(io.from_mem_packet_in, 77, 77) @[true_unified_cache.scala 204:52]
    node _T_351 = and(_T_350, _T_343) @[true_unified_cache.scala 204:87]
    _T_345 <= _T_351 @[true_unified_cache.scala 204:28]
    inst unified_cache_bank_2 of unified_cache_bank_2 @[true_unified_cache.scala 206:28]
    unified_cache_bank_2.clock <= clock
    unified_cache_bank_2.reset <= reset
    node _T_352 = cat(_T_327[1], _T_327[0]) @[true_unified_cache.scala 208:32]
    node _T_354 = gt(_T_352, UInt<1>("h00")) @[true_unified_cache.scala 208:39]
    when _T_354 : @[true_unified_cache.scala 208:46]
      node _T_355 = cat(input_packet_to_cache_flatted[1], input_packet_to_cache_flatted[0]) @[true_unified_cache.scala 209:79]
      unified_cache_bank_2.io.input_request_flatted_in <= _T_355 @[true_unified_cache.scala 209:46]
      skip @[true_unified_cache.scala 208:46]
    else : @[true_unified_cache.scala 210:18]
      unified_cache_bank_2.io.input_request_flatted_in <= UInt<160>("h00") @[true_unified_cache.scala 211:46]
      skip @[true_unified_cache.scala 210:18]
    node _T_357 = cat(_T_327[1], _T_327[0]) @[true_unified_cache.scala 214:74]
    unified_cache_bank_2.io.input_request_valid_flatted_in <= _T_357 @[true_unified_cache.scala 214:50]
    node _T_358 = cat(input_packet_critical_to_cache_flatted[1], input_packet_critical_to_cache_flatted[0]) @[true_unified_cache.scala 215:95]
    unified_cache_bank_2.io.input_request_critical_flatted_in <= _T_358 @[true_unified_cache.scala 215:53]
    cache_to_input_queue_ack_flatted[2] <= unified_cache_bank_2.io.input_request_ack_out @[true_unified_cache.scala 216:50]
    node _T_359 = bits(_T_345, 0, 0) @[true_unified_cache.scala 218:34]
    when _T_359 : @[true_unified_cache.scala 218:42]
      unified_cache_bank_2.io.fetched_request_in <= io.from_mem_packet_in @[true_unified_cache.scala 219:40]
      skip @[true_unified_cache.scala 218:42]
    else : @[true_unified_cache.scala 220:18]
      unified_cache_bank_2.io.fetched_request_in <= UInt<80>("h00") @[true_unified_cache.scala 221:40]
      skip @[true_unified_cache.scala 220:18]
    unified_cache_bank_2.io.fetched_request_valid_in <= _T_345 @[true_unified_cache.scala 224:44]
    from_mem_packet_ack_flatted[2] <= unified_cache_bank_2.io.fetch_ack_out @[true_unified_cache.scala 225:45]
    miss_request_flatted[2] <= unified_cache_bank_2.io.miss_request_out @[true_unified_cache.scala 227:38]
    miss_request_valid_flatted[2] <= unified_cache_bank_2.io.miss_request_valid_out @[true_unified_cache.scala 228:44]
    miss_request_critical_flatted[2] <= unified_cache_bank_2.io.miss_request_critical_out @[true_unified_cache.scala 229:47]
    node _T_361 = bits(miss_request_ack_flatted, 2, 2) @[true_unified_cache.scala 230:66]
    unified_cache_bank_2.io.miss_request_ack_in <= _T_361 @[true_unified_cache.scala 230:39]
    writeback_request_flatted[2] <= unified_cache_bank_2.io.writeback_request_out @[true_unified_cache.scala 232:43]
    writeback_request_valid_flatted[2] <= unified_cache_bank_2.io.writeback_request_valid_out @[true_unified_cache.scala 233:49]
    writeback_request_critical_flatted[2] <= unified_cache_bank_2.io.writeback_request_critical_out @[true_unified_cache.scala 234:52]
    node _T_362 = bits(writeback_request_ack_flatted, 2, 2) @[true_unified_cache.scala 235:76]
    unified_cache_bank_2.io.writeback_request_ack_in <= _T_362 @[true_unified_cache.scala 235:44]
    return_request_flatted[2] <= unified_cache_bank_2.io.return_request_out @[true_unified_cache.scala 237:40]
    return_request_valid_flatted[2] <= unified_cache_bank_2.io.return_request_valid_out @[true_unified_cache.scala 238:46]
    return_request_critical_flatted[2] <= unified_cache_bank_2.io.return_request_critical_out @[true_unified_cache.scala 239:49]
    unified_cache_bank_2.io.return_request_ack_in <= return_request_ack_merged[2] @[true_unified_cache.scala 240:41]
    wire _T_366 : UInt<32>[2] @[true_unified_cache.scala 190:31]
    wire _T_374 : UInt<1>[2] @[true_unified_cache.scala 191:35]
    wire _T_382 : UInt<1>[2] @[true_unified_cache.scala 192:36]
    _T_366[0] <= input_packet_to_cache_flatted[0] @[true_unified_cache.scala 194:35]
    node _T_387 = bits(_T_366[0], 3, 2) @[true_unified_cache.scala 195:70]
    node _T_389 = eq(_T_387, UInt<2>("h03")) @[true_unified_cache.scala 195:147]
    _T_374[0] <= _T_389 @[true_unified_cache.scala 195:39]
    node _T_390 = and(input_packet_valid_to_cache_flatted[0], _T_374[0]) @[true_unified_cache.scala 196:91]
    _T_382[0] <= _T_390 @[true_unified_cache.scala 196:40]
    _T_366[1] <= input_packet_to_cache_flatted[1] @[true_unified_cache.scala 194:35]
    node _T_391 = bits(_T_366[1], 3, 2) @[true_unified_cache.scala 195:70]
    node _T_393 = eq(_T_391, UInt<2>("h03")) @[true_unified_cache.scala 195:147]
    _T_374[1] <= _T_393 @[true_unified_cache.scala 195:39]
    node _T_394 = and(input_packet_valid_to_cache_flatted[1], _T_374[1]) @[true_unified_cache.scala 196:91]
    _T_382[1] <= _T_394 @[true_unified_cache.scala 196:40]
    wire _T_396 : UInt<32> @[true_unified_cache.scala 199:33]
    wire _T_398 : UInt<1> @[true_unified_cache.scala 200:37]
    wire _T_400 : UInt<1> @[true_unified_cache.scala 201:38]
    node _T_401 = bits(io.from_mem_packet_in, 31, 0) @[true_unified_cache.scala 202:47]
    _T_396 <= _T_401 @[true_unified_cache.scala 202:23]
    node _T_402 = bits(_T_396, 3, 2) @[true_unified_cache.scala 203:48]
    node _T_404 = eq(_T_402, UInt<2>("h03")) @[true_unified_cache.scala 203:125]
    _T_398 <= _T_404 @[true_unified_cache.scala 203:27]
    node _T_405 = bits(io.from_mem_packet_in, 77, 77) @[true_unified_cache.scala 204:52]
    node _T_406 = and(_T_405, _T_398) @[true_unified_cache.scala 204:87]
    _T_400 <= _T_406 @[true_unified_cache.scala 204:28]
    inst unified_cache_bank_3 of unified_cache_bank_3 @[true_unified_cache.scala 206:28]
    unified_cache_bank_3.clock <= clock
    unified_cache_bank_3.reset <= reset
    node _T_407 = cat(_T_382[1], _T_382[0]) @[true_unified_cache.scala 208:32]
    node _T_409 = gt(_T_407, UInt<1>("h00")) @[true_unified_cache.scala 208:39]
    when _T_409 : @[true_unified_cache.scala 208:46]
      node _T_410 = cat(input_packet_to_cache_flatted[1], input_packet_to_cache_flatted[0]) @[true_unified_cache.scala 209:79]
      unified_cache_bank_3.io.input_request_flatted_in <= _T_410 @[true_unified_cache.scala 209:46]
      skip @[true_unified_cache.scala 208:46]
    else : @[true_unified_cache.scala 210:18]
      unified_cache_bank_3.io.input_request_flatted_in <= UInt<160>("h00") @[true_unified_cache.scala 211:46]
      skip @[true_unified_cache.scala 210:18]
    node _T_412 = cat(_T_382[1], _T_382[0]) @[true_unified_cache.scala 214:74]
    unified_cache_bank_3.io.input_request_valid_flatted_in <= _T_412 @[true_unified_cache.scala 214:50]
    node _T_413 = cat(input_packet_critical_to_cache_flatted[1], input_packet_critical_to_cache_flatted[0]) @[true_unified_cache.scala 215:95]
    unified_cache_bank_3.io.input_request_critical_flatted_in <= _T_413 @[true_unified_cache.scala 215:53]
    cache_to_input_queue_ack_flatted[3] <= unified_cache_bank_3.io.input_request_ack_out @[true_unified_cache.scala 216:50]
    node _T_414 = bits(_T_400, 0, 0) @[true_unified_cache.scala 218:34]
    when _T_414 : @[true_unified_cache.scala 218:42]
      unified_cache_bank_3.io.fetched_request_in <= io.from_mem_packet_in @[true_unified_cache.scala 219:40]
      skip @[true_unified_cache.scala 218:42]
    else : @[true_unified_cache.scala 220:18]
      unified_cache_bank_3.io.fetched_request_in <= UInt<80>("h00") @[true_unified_cache.scala 221:40]
      skip @[true_unified_cache.scala 220:18]
    unified_cache_bank_3.io.fetched_request_valid_in <= _T_400 @[true_unified_cache.scala 224:44]
    from_mem_packet_ack_flatted[3] <= unified_cache_bank_3.io.fetch_ack_out @[true_unified_cache.scala 225:45]
    miss_request_flatted[3] <= unified_cache_bank_3.io.miss_request_out @[true_unified_cache.scala 227:38]
    miss_request_valid_flatted[3] <= unified_cache_bank_3.io.miss_request_valid_out @[true_unified_cache.scala 228:44]
    miss_request_critical_flatted[3] <= unified_cache_bank_3.io.miss_request_critical_out @[true_unified_cache.scala 229:47]
    node _T_416 = bits(miss_request_ack_flatted, 3, 3) @[true_unified_cache.scala 230:66]
    unified_cache_bank_3.io.miss_request_ack_in <= _T_416 @[true_unified_cache.scala 230:39]
    writeback_request_flatted[3] <= unified_cache_bank_3.io.writeback_request_out @[true_unified_cache.scala 232:43]
    writeback_request_valid_flatted[3] <= unified_cache_bank_3.io.writeback_request_valid_out @[true_unified_cache.scala 233:49]
    writeback_request_critical_flatted[3] <= unified_cache_bank_3.io.writeback_request_critical_out @[true_unified_cache.scala 234:52]
    node _T_417 = bits(writeback_request_ack_flatted, 3, 3) @[true_unified_cache.scala 235:76]
    unified_cache_bank_3.io.writeback_request_ack_in <= _T_417 @[true_unified_cache.scala 235:44]
    return_request_flatted[3] <= unified_cache_bank_3.io.return_request_out @[true_unified_cache.scala 237:40]
    return_request_valid_flatted[3] <= unified_cache_bank_3.io.return_request_valid_out @[true_unified_cache.scala 238:46]
    return_request_critical_flatted[3] <= unified_cache_bank_3.io.return_request_critical_out @[true_unified_cache.scala 239:49]
    unified_cache_bank_3.io.return_request_ack_in <= return_request_ack_merged[3] @[true_unified_cache.scala 240:41]
    node _T_418 = cat(from_mem_packet_ack_flatted[1], from_mem_packet_ack_flatted[0]) @[true_unified_cache.scala 244:61]
    node _T_419 = cat(from_mem_packet_ack_flatted[3], from_mem_packet_ack_flatted[2]) @[true_unified_cache.scala 244:61]
    node _T_420 = cat(_T_419, _T_418) @[true_unified_cache.scala 244:61]
    node _T_422 = neq(_T_420, UInt<1>("h00")) @[true_unified_cache.scala 244:68]
    io.from_mem_packet_ack_out <= _T_422 @[true_unified_cache.scala 244:30]
    wire cache_to_input_queue_ack_packed : UInt<1>[4][2] @[true_unified_cache.scala 245:45]
    node _T_501 = bits(cache_to_input_queue_ack_flatted[0], 0, 0) @[true_unified_cache.scala 248:110]
    cache_to_input_queue_ack_packed[0][0] <= _T_501 @[true_unified_cache.scala 248:63]
    node _T_502 = bits(cache_to_input_queue_ack_flatted[1], 0, 0) @[true_unified_cache.scala 248:110]
    cache_to_input_queue_ack_packed[0][1] <= _T_502 @[true_unified_cache.scala 248:63]
    node _T_503 = bits(cache_to_input_queue_ack_flatted[2], 0, 0) @[true_unified_cache.scala 248:110]
    cache_to_input_queue_ack_packed[0][2] <= _T_503 @[true_unified_cache.scala 248:63]
    node _T_504 = bits(cache_to_input_queue_ack_flatted[3], 0, 0) @[true_unified_cache.scala 248:110]
    cache_to_input_queue_ack_packed[0][3] <= _T_504 @[true_unified_cache.scala 248:63]
    node _T_505 = cat(cache_to_input_queue_ack_packed[0][1], cache_to_input_queue_ack_packed[0][0]) @[true_unified_cache.scala 250:96]
    node _T_506 = cat(cache_to_input_queue_ack_packed[0][3], cache_to_input_queue_ack_packed[0][2]) @[true_unified_cache.scala 250:96]
    node _T_507 = cat(_T_506, _T_505) @[true_unified_cache.scala 250:96]
    node _T_509 = neq(_T_507, UInt<1>("h00")) @[true_unified_cache.scala 250:103]
    cache_to_input_queue_ack_merged[0] <= _T_509 @[true_unified_cache.scala 250:49]
    node _T_510 = bits(cache_to_input_queue_ack_flatted[0], 1, 1) @[true_unified_cache.scala 248:110]
    cache_to_input_queue_ack_packed[1][0] <= _T_510 @[true_unified_cache.scala 248:63]
    node _T_511 = bits(cache_to_input_queue_ack_flatted[1], 1, 1) @[true_unified_cache.scala 248:110]
    cache_to_input_queue_ack_packed[1][1] <= _T_511 @[true_unified_cache.scala 248:63]
    node _T_512 = bits(cache_to_input_queue_ack_flatted[2], 1, 1) @[true_unified_cache.scala 248:110]
    cache_to_input_queue_ack_packed[1][2] <= _T_512 @[true_unified_cache.scala 248:63]
    node _T_513 = bits(cache_to_input_queue_ack_flatted[3], 1, 1) @[true_unified_cache.scala 248:110]
    cache_to_input_queue_ack_packed[1][3] <= _T_513 @[true_unified_cache.scala 248:63]
    node _T_514 = cat(cache_to_input_queue_ack_packed[1][1], cache_to_input_queue_ack_packed[1][0]) @[true_unified_cache.scala 250:96]
    node _T_515 = cat(cache_to_input_queue_ack_packed[1][3], cache_to_input_queue_ack_packed[1][2]) @[true_unified_cache.scala 250:96]
    node _T_516 = cat(_T_515, _T_514) @[true_unified_cache.scala 250:96]
    node _T_518 = neq(_T_516, UInt<1>("h00")) @[true_unified_cache.scala 250:103]
    cache_to_input_queue_ack_merged[1] <= _T_518 @[true_unified_cache.scala 250:49]
    inst to_mem_arbiter of priority_arbiter_chisel_4 @[true_unified_cache.scala 253:30]
    to_mem_arbiter.clock <= clock
    to_mem_arbiter.reset <= reset
    node _T_519 = cat(miss_request_flatted[1], miss_request_flatted[0]) @[true_unified_cache.scala 257:68]
    node _T_520 = cat(miss_request_flatted[3], miss_request_flatted[2]) @[true_unified_cache.scala 257:68]
    node _T_521 = cat(_T_520, _T_519) @[true_unified_cache.scala 257:68]
    node _T_522 = cat(writeback_request_flatted[1], writeback_request_flatted[0]) @[true_unified_cache.scala 257:102]
    node _T_523 = cat(writeback_request_flatted[3], writeback_request_flatted[2]) @[true_unified_cache.scala 257:102]
    node _T_524 = cat(_T_523, _T_522) @[true_unified_cache.scala 257:102]
    node _T_525 = cat(_T_521, _T_524) @[Cat.scala 30:58]
    to_mem_arbiter.io.request_flatted_in <= _T_525 @[true_unified_cache.scala 257:40]
    node _T_526 = cat(miss_request_valid_flatted[1], miss_request_valid_flatted[0]) @[true_unified_cache.scala 258:80]
    node _T_527 = cat(miss_request_valid_flatted[3], miss_request_valid_flatted[2]) @[true_unified_cache.scala 258:80]
    node _T_528 = cat(_T_527, _T_526) @[true_unified_cache.scala 258:80]
    node _T_529 = cat(writeback_request_valid_flatted[1], writeback_request_valid_flatted[0]) @[true_unified_cache.scala 258:120]
    node _T_530 = cat(writeback_request_valid_flatted[3], writeback_request_valid_flatted[2]) @[true_unified_cache.scala 258:120]
    node _T_531 = cat(_T_530, _T_529) @[true_unified_cache.scala 258:120]
    node _T_532 = cat(_T_528, _T_531) @[Cat.scala 30:58]
    to_mem_arbiter.io.request_valid_flatted_in <= _T_532 @[true_unified_cache.scala 258:46]
    node _T_533 = cat(miss_request_critical_flatted[1], miss_request_critical_flatted[0]) @[true_unified_cache.scala 259:86]
    node _T_534 = cat(miss_request_critical_flatted[3], miss_request_critical_flatted[2]) @[true_unified_cache.scala 259:86]
    node _T_535 = cat(_T_534, _T_533) @[true_unified_cache.scala 259:86]
    node _T_536 = cat(writeback_request_critical_flatted[1], writeback_request_critical_flatted[0]) @[true_unified_cache.scala 259:129]
    node _T_537 = cat(writeback_request_critical_flatted[3], writeback_request_critical_flatted[2]) @[true_unified_cache.scala 259:129]
    node _T_538 = cat(_T_537, _T_536) @[true_unified_cache.scala 259:129]
    node _T_539 = cat(_T_535, _T_538) @[Cat.scala 30:58]
    to_mem_arbiter.io.request_critical_flatted_in <= _T_539 @[true_unified_cache.scala 259:49]
    node _T_540 = bits(to_mem_arbiter.io.issue_ack_out, 7, 4) @[true_unified_cache.scala 260:62]
    miss_request_ack_flatted <= _T_540 @[true_unified_cache.scala 260:28]
    node _T_541 = bits(to_mem_arbiter.io.issue_ack_out, 3, 0) @[true_unified_cache.scala 261:67]
    writeback_request_ack_flatted <= _T_541 @[true_unified_cache.scala 261:33]
    io.to_mem_packet_out <= to_mem_arbiter.io.request_out @[true_unified_cache.scala 262:24]
    to_mem_arbiter.io.issue_ack_in <= io.to_mem_packet_ack_in @[true_unified_cache.scala 263:34]
    wire return_request_ack_flatted : UInt<4>[2] @[true_unified_cache.scala 266:40]
    wire return_request_ack_packed : UInt<1>[2][4] @[true_unified_cache.scala 267:39]
    node _T_635 = bits(return_request_ack_flatted[0], 0, 0) @[true_unified_cache.scala 270:98]
    return_request_ack_packed[0][0] <= _T_635 @[true_unified_cache.scala 270:57]
    node _T_636 = bits(return_request_ack_flatted[1], 0, 0) @[true_unified_cache.scala 270:98]
    return_request_ack_packed[0][1] <= _T_636 @[true_unified_cache.scala 270:57]
    node _T_637 = cat(return_request_ack_packed[0][1], return_request_ack_packed[0][0]) @[true_unified_cache.scala 272:84]
    node _T_639 = neq(_T_637, UInt<1>("h00")) @[true_unified_cache.scala 272:91]
    return_request_ack_merged[0] <= _T_639 @[true_unified_cache.scala 272:43]
    node _T_640 = bits(return_request_ack_flatted[0], 1, 1) @[true_unified_cache.scala 270:98]
    return_request_ack_packed[1][0] <= _T_640 @[true_unified_cache.scala 270:57]
    node _T_641 = bits(return_request_ack_flatted[1], 1, 1) @[true_unified_cache.scala 270:98]
    return_request_ack_packed[1][1] <= _T_641 @[true_unified_cache.scala 270:57]
    node _T_642 = cat(return_request_ack_packed[1][1], return_request_ack_packed[1][0]) @[true_unified_cache.scala 272:84]
    node _T_644 = neq(_T_642, UInt<1>("h00")) @[true_unified_cache.scala 272:91]
    return_request_ack_merged[1] <= _T_644 @[true_unified_cache.scala 272:43]
    node _T_645 = bits(return_request_ack_flatted[0], 2, 2) @[true_unified_cache.scala 270:98]
    return_request_ack_packed[2][0] <= _T_645 @[true_unified_cache.scala 270:57]
    node _T_646 = bits(return_request_ack_flatted[1], 2, 2) @[true_unified_cache.scala 270:98]
    return_request_ack_packed[2][1] <= _T_646 @[true_unified_cache.scala 270:57]
    node _T_647 = cat(return_request_ack_packed[2][1], return_request_ack_packed[2][0]) @[true_unified_cache.scala 272:84]
    node _T_649 = neq(_T_647, UInt<1>("h00")) @[true_unified_cache.scala 272:91]
    return_request_ack_merged[2] <= _T_649 @[true_unified_cache.scala 272:43]
    node _T_650 = bits(return_request_ack_flatted[0], 3, 3) @[true_unified_cache.scala 270:98]
    return_request_ack_packed[3][0] <= _T_650 @[true_unified_cache.scala 270:57]
    node _T_651 = bits(return_request_ack_flatted[1], 3, 3) @[true_unified_cache.scala 270:98]
    return_request_ack_packed[3][1] <= _T_651 @[true_unified_cache.scala 270:57]
    node _T_652 = cat(return_request_ack_packed[3][1], return_request_ack_packed[3][0]) @[true_unified_cache.scala 272:84]
    node _T_654 = neq(_T_652, UInt<1>("h00")) @[true_unified_cache.scala 272:91]
    return_request_ack_merged[3] <= _T_654 @[true_unified_cache.scala 272:43]
    wire _T_658 : UInt<1>[4] @[true_unified_cache.scala 276:29]
    node _T_665 = bits(return_request_flatted[0], 73, 72) @[true_unified_cache.scala 278:71]
    node _T_667 = eq(_T_665, UInt<1>("h00")) @[true_unified_cache.scala 278:164]
    node _T_668 = bits(return_request_flatted[0], 77, 77) @[true_unified_cache.scala 279:71]
    node _T_669 = and(_T_667, _T_668) @[true_unified_cache.scala 278:182]
    _T_658[0] <= _T_669 @[true_unified_cache.scala 278:33]
    node _T_670 = bits(return_request_flatted[1], 73, 72) @[true_unified_cache.scala 278:71]
    node _T_672 = eq(_T_670, UInt<1>("h00")) @[true_unified_cache.scala 278:164]
    node _T_673 = bits(return_request_flatted[1], 77, 77) @[true_unified_cache.scala 279:71]
    node _T_674 = and(_T_672, _T_673) @[true_unified_cache.scala 278:182]
    _T_658[1] <= _T_674 @[true_unified_cache.scala 278:33]
    node _T_675 = bits(return_request_flatted[2], 73, 72) @[true_unified_cache.scala 278:71]
    node _T_677 = eq(_T_675, UInt<1>("h00")) @[true_unified_cache.scala 278:164]
    node _T_678 = bits(return_request_flatted[2], 77, 77) @[true_unified_cache.scala 279:71]
    node _T_679 = and(_T_677, _T_678) @[true_unified_cache.scala 278:182]
    _T_658[2] <= _T_679 @[true_unified_cache.scala 278:33]
    node _T_680 = bits(return_request_flatted[3], 73, 72) @[true_unified_cache.scala 278:71]
    node _T_682 = eq(_T_680, UInt<1>("h00")) @[true_unified_cache.scala 278:164]
    node _T_683 = bits(return_request_flatted[3], 77, 77) @[true_unified_cache.scala 279:71]
    node _T_684 = and(_T_682, _T_683) @[true_unified_cache.scala 278:182]
    _T_658[3] <= _T_684 @[true_unified_cache.scala 278:33]
    inst priority_arbiter_chisel of priority_arbiter_chisel_5 @[true_unified_cache.scala 282:32]
    priority_arbiter_chisel.clock <= clock
    priority_arbiter_chisel.reset <= reset
    node _T_685 = cat(return_request_flatted[1], return_request_flatted[0]) @[true_unified_cache.scala 286:68]
    node _T_686 = cat(return_request_flatted[3], return_request_flatted[2]) @[true_unified_cache.scala 286:68]
    node _T_687 = cat(_T_686, _T_685) @[true_unified_cache.scala 286:68]
    priority_arbiter_chisel.io.request_flatted_in <= _T_687 @[true_unified_cache.scala 286:42]
    node _T_688 = cat(return_request_valid_flatted[1], return_request_valid_flatted[0]) @[true_unified_cache.scala 287:80]
    node _T_689 = cat(return_request_valid_flatted[3], return_request_valid_flatted[2]) @[true_unified_cache.scala 287:80]
    node _T_690 = cat(_T_689, _T_688) @[true_unified_cache.scala 287:80]
    node _T_691 = cat(_T_658[1], _T_658[0]) @[true_unified_cache.scala 287:103]
    node _T_692 = cat(_T_658[3], _T_658[2]) @[true_unified_cache.scala 287:103]
    node _T_693 = cat(_T_692, _T_691) @[true_unified_cache.scala 287:103]
    node _T_694 = and(_T_690, _T_693) @[true_unified_cache.scala 287:87]
    priority_arbiter_chisel.io.request_valid_flatted_in <= _T_694 @[true_unified_cache.scala 287:48]
    node _T_695 = cat(return_request_critical_flatted[1], return_request_critical_flatted[0]) @[true_unified_cache.scala 288:86]
    node _T_696 = cat(return_request_critical_flatted[3], return_request_critical_flatted[2]) @[true_unified_cache.scala 288:86]
    node _T_697 = cat(_T_696, _T_695) @[true_unified_cache.scala 288:86]
    priority_arbiter_chisel.io.request_critical_flatted_in <= _T_697 @[true_unified_cache.scala 288:51]
    return_request_ack_flatted[0] <= priority_arbiter_chisel.io.issue_ack_out @[true_unified_cache.scala 289:44]
    return_packet_flatted_out_vec[0] <= priority_arbiter_chisel.io.request_out @[true_unified_cache.scala 290:47]
    node _T_698 = bits(io.return_packet_ack_flatted_in, 0, 0) @[true_unified_cache.scala 291:70]
    priority_arbiter_chisel.io.issue_ack_in <= _T_698 @[true_unified_cache.scala 291:36]
    wire _T_702 : UInt<1>[4] @[true_unified_cache.scala 276:29]
    node _T_709 = bits(return_request_flatted[0], 73, 72) @[true_unified_cache.scala 278:71]
    node _T_711 = eq(_T_709, UInt<1>("h01")) @[true_unified_cache.scala 278:164]
    node _T_712 = bits(return_request_flatted[0], 77, 77) @[true_unified_cache.scala 279:71]
    node _T_713 = and(_T_711, _T_712) @[true_unified_cache.scala 278:182]
    _T_702[0] <= _T_713 @[true_unified_cache.scala 278:33]
    node _T_714 = bits(return_request_flatted[1], 73, 72) @[true_unified_cache.scala 278:71]
    node _T_716 = eq(_T_714, UInt<1>("h01")) @[true_unified_cache.scala 278:164]
    node _T_717 = bits(return_request_flatted[1], 77, 77) @[true_unified_cache.scala 279:71]
    node _T_718 = and(_T_716, _T_717) @[true_unified_cache.scala 278:182]
    _T_702[1] <= _T_718 @[true_unified_cache.scala 278:33]
    node _T_719 = bits(return_request_flatted[2], 73, 72) @[true_unified_cache.scala 278:71]
    node _T_721 = eq(_T_719, UInt<1>("h01")) @[true_unified_cache.scala 278:164]
    node _T_722 = bits(return_request_flatted[2], 77, 77) @[true_unified_cache.scala 279:71]
    node _T_723 = and(_T_721, _T_722) @[true_unified_cache.scala 278:182]
    _T_702[2] <= _T_723 @[true_unified_cache.scala 278:33]
    node _T_724 = bits(return_request_flatted[3], 73, 72) @[true_unified_cache.scala 278:71]
    node _T_726 = eq(_T_724, UInt<1>("h01")) @[true_unified_cache.scala 278:164]
    node _T_727 = bits(return_request_flatted[3], 77, 77) @[true_unified_cache.scala 279:71]
    node _T_728 = and(_T_726, _T_727) @[true_unified_cache.scala 278:182]
    _T_702[3] <= _T_728 @[true_unified_cache.scala 278:33]
    inst priority_arbiter_chisel_1 of priority_arbiter_chisel_6 @[true_unified_cache.scala 282:32]
    priority_arbiter_chisel_1.clock <= clock
    priority_arbiter_chisel_1.reset <= reset
    node _T_729 = cat(return_request_flatted[1], return_request_flatted[0]) @[true_unified_cache.scala 286:68]
    node _T_730 = cat(return_request_flatted[3], return_request_flatted[2]) @[true_unified_cache.scala 286:68]
    node _T_731 = cat(_T_730, _T_729) @[true_unified_cache.scala 286:68]
    priority_arbiter_chisel_1.io.request_flatted_in <= _T_731 @[true_unified_cache.scala 286:42]
    node _T_732 = cat(return_request_valid_flatted[1], return_request_valid_flatted[0]) @[true_unified_cache.scala 287:80]
    node _T_733 = cat(return_request_valid_flatted[3], return_request_valid_flatted[2]) @[true_unified_cache.scala 287:80]
    node _T_734 = cat(_T_733, _T_732) @[true_unified_cache.scala 287:80]
    node _T_735 = cat(_T_702[1], _T_702[0]) @[true_unified_cache.scala 287:103]
    node _T_736 = cat(_T_702[3], _T_702[2]) @[true_unified_cache.scala 287:103]
    node _T_737 = cat(_T_736, _T_735) @[true_unified_cache.scala 287:103]
    node _T_738 = and(_T_734, _T_737) @[true_unified_cache.scala 287:87]
    priority_arbiter_chisel_1.io.request_valid_flatted_in <= _T_738 @[true_unified_cache.scala 287:48]
    node _T_739 = cat(return_request_critical_flatted[1], return_request_critical_flatted[0]) @[true_unified_cache.scala 288:86]
    node _T_740 = cat(return_request_critical_flatted[3], return_request_critical_flatted[2]) @[true_unified_cache.scala 288:86]
    node _T_741 = cat(_T_740, _T_739) @[true_unified_cache.scala 288:86]
    priority_arbiter_chisel_1.io.request_critical_flatted_in <= _T_741 @[true_unified_cache.scala 288:51]
    return_request_ack_flatted[1] <= priority_arbiter_chisel_1.io.issue_ack_out @[true_unified_cache.scala 289:44]
    return_packet_flatted_out_vec[1] <= priority_arbiter_chisel_1.io.request_out @[true_unified_cache.scala 290:47]
    node _T_742 = bits(io.return_packet_ack_flatted_in, 1, 1) @[true_unified_cache.scala 291:70]
    priority_arbiter_chisel_1.io.issue_ack_in <= _T_742 @[true_unified_cache.scala 291:36]
    node _T_743 = cat(input_packet_ack_flatted_out_vec[1], input_packet_ack_flatted_out_vec[0]) @[true_unified_cache.scala 295:71]
    io.input_packet_ack_flatted_out <= _T_743 @[true_unified_cache.scala 295:35]
    node _T_744 = cat(return_packet_flatted_out_vec[1], return_packet_flatted_out_vec[0]) @[true_unified_cache.scala 296:65]
    io.return_packet_flatted_out <= _T_744 @[true_unified_cache.scala 296:32]
    
