$date
	Tue Nov 15 16:57:01 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench_cmd $end
$var wire 1 ! wClock $end
$var wire 1 " wReset $end
$var wire 32 # wio1 [31:0] $end
$var wire 1 $ wio2 $end
$var wire 1 % wpasee_por_reset $end
$scope module uutCmd1 $end
$var wire 1 " Reset $end
$var wire 1 ! iClock $end
$var integer 32 & contador [31:0] $end
$var reg 32 ' default_value [31:0] $end
$var reg 32 ( o1 [31:0] $end
$var reg 1 ) o2 $end
$var reg 1 * pasee_por_reset $end
$var reg 2 + rCurrentState [1:0] $end
$var reg 2 , rNextState [1:0] $end
$var reg 32 - rTimeCount [31:0] $end
$var reg 1 . rTimeCountReset $end
$upscope $end
$scope module uutTest_cmd1 $end
$var wire 32 / io1 [31:0] $end
$var wire 1 $ io2 $end
$var wire 1 % ipasee_por_reset $end
$var reg 1 0 oClock $end
$var reg 1 1 oReset $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
01
00
bx /
x.
bx -
b0 ,
bx +
x*
x)
bx (
b10000 '
b0 &
x%
x$
bx #
0"
0!
$end
#1000
b10 ,
b0 +
10
1!
#2000
00
0!
#3000
b1 &
b10 +
10
1!
#4000
00
0!
#5000
10
1!
#6000
00
0!
#7000
10
1!
#8000
00
0!
#9000
10
1!
#10000
00
0!
#11000
10
1!
#12000
00
0!
#13000
10
1!
#14000
00
0!
#15000
10
1!
#16000
00
0!
#17000
10
1!
#18000
00
0!
#19000
10
1!
#20000
00
0!
#21000
10
1!
#22000
00
0!
#23000
10
1!
#24000
00
0!
#25000
10
1!
#26000
00
0!
#27000
10
1!
#28000
00
0!
#29000
10
1!
#30000
00
0!
#31000
10
1!
#32000
00
0!
#33000
10
1!
#34000
00
0!
#35000
10
1!
#36000
00
0!
#37000
10
1!
#38000
00
0!
#39000
10
1!
#40000
00
0!
#41000
10
1!
#42000
00
0!
#43000
10
1!
#44000
00
0!
#45000
10
1!
#46000
00
0!
#47000
10
1!
#48000
00
0!
#49000
10
1!
#50000
00
0!
11
1"
#51000
b0 ,
1*
1%
b0 -
b1 +
10
1!
#52000
00
0!
#53000
10
1!
#54000
00
0!
01
0"
#55000
b10 ,
b0 +
b1 -
10
1!
#56000
00
0!
#57000
b10 &
b10 +
b10 -
10
1!
#58000
00
0!
#59000
b11 -
10
1!
#60000
00
0!
#61000
b100 -
10
1!
#62000
00
0!
#63000
b101 -
10
1!
#64000
00
0!
#65000
b110 -
10
1!
#66000
00
0!
#67000
b111 -
10
1!
#68000
00
0!
#69000
b1000 -
10
1!
#70000
00
0!
#71000
b1001 -
10
1!
#72000
00
0!
#73000
b1010 -
10
1!
#74000
00
0!
#75000
b1011 -
10
1!
#76000
00
0!
#77000
b1100 -
10
1!
#78000
00
0!
#79000
b1101 -
10
1!
#80000
00
0!
#81000
b1110 -
10
1!
#82000
00
0!
#83000
b1111 -
10
1!
#84000
00
0!
#85000
b10000 -
10
1!
#86000
00
0!
#87000
b10001 -
10
1!
#88000
00
0!
#89000
b10010 -
10
1!
#90000
00
0!
#91000
b10011 -
10
1!
#92000
00
0!
#93000
b10100 -
10
1!
#94000
00
0!
#95000
b10101 -
10
1!
#96000
00
0!
#97000
b10110 -
10
1!
#98000
00
0!
#99000
b10111 -
10
1!
#100000
00
0!
#101000
b11000 -
10
1!
#102000
00
0!
#103000
b11001 -
10
1!
#104000
00
0!
#105000
b11010 -
10
1!
#106000
00
0!
#107000
b11011 -
10
1!
#108000
00
0!
#109000
b11100 -
10
1!
#110000
00
0!
#111000
b11101 -
10
1!
#112000
00
0!
#113000
b11110 -
10
1!
#114000
00
0!
#115000
b11111 -
10
1!
#116000
00
0!
#117000
b100000 -
10
1!
#118000
00
0!
#119000
b100001 -
10
1!
#120000
00
0!
#121000
b100010 -
10
1!
#122000
00
0!
#123000
b100011 -
10
1!
#124000
00
0!
#125000
b100100 -
10
1!
#126000
00
0!
#127000
b100101 -
10
1!
#128000
00
0!
#129000
b100110 -
10
1!
#130000
00
0!
#131000
b100111 -
10
1!
#132000
00
0!
#133000
b101000 -
10
1!
#134000
00
0!
#135000
b101001 -
10
1!
#136000
00
0!
#137000
b101010 -
10
1!
#138000
00
0!
#139000
b101011 -
10
1!
#140000
00
0!
#141000
b101100 -
10
1!
#142000
00
0!
#143000
b101101 -
10
1!
#144000
00
0!
#145000
b101110 -
10
1!
#146000
00
0!
#147000
b101111 -
10
1!
#148000
00
0!
#149000
b110000 -
10
1!
#150000
00
0!
#151000
b110001 -
10
1!
#152000
00
0!
#153000
b110010 -
10
1!
#154000
00
0!
