
*** Running vivado
    with args -log pfm_top_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source pfm_top_wrapper.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source pfm_top_wrapper.tcl -notrace
INFO: Dispatch client connection id - 46455
source /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/scripts/impl_1/_full_init_pre.tcl
WARNING: failed to connect to dispatch server - client already initialized
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2750.316 ; gain = 0.023 ; free physical = 52404 ; free virtual = 475439
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/int/xo/ip_repo/xilinx_com_hls_krnl_vaddmul_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: link_design -part xcu280-fsvh2892-2L-e -reconfig_partitions pfm_top_i/dynamic_region
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp top: pfm_top_wrapper
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
CRITICAL WARNING: [Project 1-840] The design checkpoint file '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.dcp' was generated for an IP by an out of context synthesis run and should not be used directly as a source in a Vivado flow. Constraints and other files related to the IP are only stored in the xci/xcix, not the checkpoint. It is strongly recommended that the original IP source file (.xci/.xcix) be used.
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.dcp' for cell 'pfm_top_i/dynamic_region'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.dcp' for cell 'pfm_top_i/dynamic_region/axi_vip_ctrl_hbm_mgntpf'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_ctrl_mgntpf_0/pfm_dynamic_axi_vip_ctrl_mgntpf_0.dcp' for cell 'pfm_top_i/dynamic_region/axi_vip_ctrl_mgntpf'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_ctrl_userpf_0/pfm_dynamic_axi_vip_ctrl_userpf_0.dcp' for cell 'pfm_top_i/dynamic_region/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_0/pfm_dynamic_axi_vip_data_0.dcp' for cell 'pfm_top_i/dynamic_region/axi_vip_data'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axilite_user_input_reg_0/pfm_dynamic_axilite_user_input_reg_0.dcp' for cell 'pfm_top_i/dynamic_region/axilite_user_input_reg'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/pfm_dynamic_debug_bridge_xsdbm_0.dcp' for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_krnl_vaddmul_1_0/pfm_dynamic_krnl_vaddmul_1_0.dcp' for cell 'pfm_top_i/dynamic_region/krnl_vaddmul_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_krnl_vaddmul_2_0/pfm_dynamic_krnl_vaddmul_2_0.dcp' for cell 'pfm_top_i/dynamic_region/krnl_vaddmul_2'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_krnl_vaddmul_3_0/pfm_dynamic_krnl_vaddmul_3_0.dcp' for cell 'pfm_top_i/dynamic_region/krnl_vaddmul_3'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_krnl_vaddmul_4_0/pfm_dynamic_krnl_vaddmul_4_0.dcp' for cell 'pfm_top_i/dynamic_region/krnl_vaddmul_4'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_krnl_vaddmul_5_0/pfm_dynamic_krnl_vaddmul_5_0.dcp' for cell 'pfm_top_i/dynamic_region/krnl_vaddmul_5'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.dcp' for cell 'pfm_top_i/dynamic_region/regslice_pipe_ctrl_hbm_mgntpf'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr0_0/pfm_dynamic_axi_gpio_null_slr0_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/axi_gpio_null_slr0'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_0/pfm_dynamic_logic_reset_op_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/logic_reset_op'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_data'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_hbm_0/pfm_dynamic_util_and2_hbm_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/util_and2_hbm'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_hbm_ctrl_reset_0/pfm_dynamic_util_and2_hbm_ctrl_reset_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/util_and2_hbm_ctrl_reset'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_slr0_0/pfm_dynamic_util_and2_slr0_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/util_and2_slr0'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xbar_4/pfm_dynamic_xbar_4.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_3/pfm_dynamic_m00_regslice_3.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_1/pfm_dynamic_auto_cc_1.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m02_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_3/pfm_dynamic_m02_regslice_3.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m02_couplers/m02_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_2/pfm_dynamic_auto_cc_2.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m03_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m03_regslice_0/pfm_dynamic_m03_regslice_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m03_couplers/m03_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_3/pfm_dynamic_auto_cc_3.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m04_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m04_regslice_0/pfm_dynamic_m04_regslice_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m04_couplers/m04_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_4/pfm_dynamic_auto_cc_4.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m05_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m05_regslice_0/pfm_dynamic_m05_regslice_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m05_couplers/m05_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_15/pfm_dynamic_s00_regslice_15.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr1_0/pfm_dynamic_axi_gpio_null_slr1_0.dcp' for cell 'pfm_top_i/dynamic_region/slr1/axi_gpio_null_slr1'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1.dcp' for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_control'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1.dcp' for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_data'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1.dcp' for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0.dcp' for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1.dcp' for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1.dcp' for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_slr1_0/pfm_dynamic_util_and2_slr1_0.dcp' for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/util_and2_slr1'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xbar_2/pfm_dynamic_xbar_2.dcp' for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_4/pfm_dynamic_m00_regslice_4.dcp' for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_11/pfm_dynamic_m01_regslice_11.dcp' for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_4/pfm_dynamic_m02_regslice_4.dcp' for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m02_couplers/m02_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_16/pfm_dynamic_s00_regslice_16.dcp' for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr2_0/pfm_dynamic_axi_gpio_null_slr2_0.dcp' for cell 'pfm_top_i/dynamic_region/slr2/axi_gpio_null_slr2'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_1/pfm_dynamic_logic_reset_op_1.dcp' for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/logic_reset_op'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2.dcp' for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_control'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2.dcp' for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_data'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2.dcp' for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2.dcp' for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2.dcp' for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_freq_counter_0_0/pfm_dynamic_freq_counter_0_0.dcp' for cell 'pfm_top_i/dynamic_region/slr2/frequency_counters/freq_counter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_freq_counter_1_0/pfm_dynamic_freq_counter_1_0.dcp' for cell 'pfm_top_i/dynamic_region/slr2/frequency_counters/freq_counter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_17/pfm_dynamic_s00_regslice_17.dcp' for cell 'pfm_top_i/dynamic_region/slr2/interconnect_axilite_user_slr2/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/ip/ip_1/bd_ebbe_lut_buffer_0.dcp' for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/lut_buffer'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/ip/ip_0/bd_ebbe_xsdbm_0.dcp' for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_66/bd_5dca_axi_apb_bridge_inst_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/axi_apb_bridge_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_0/bd_5dca_hbm_inst_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_1/bd_5dca_hbm_reset_sync_SLR0_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR0'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_2/bd_5dca_hbm_reset_sync_SLR2_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR2'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_69/bd_5dca_util_vector_logic_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/util_vector_logic'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_65/bd_5dca_vip_S00_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S00'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_5/bd_5dca_vip_S01_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S01'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_8/bd_5dca_vip_S02_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S02'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_11/bd_5dca_vip_S03_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S03'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_14/bd_5dca_vip_S04_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S04'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_17/bd_5dca_vip_S05_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S05'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_20/bd_5dca_vip_S06_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S06'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_23/bd_5dca_vip_S07_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S07'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_26/bd_5dca_vip_S08_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S08'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_29/bd_5dca_vip_S09_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S09'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_32/bd_5dca_vip_S10_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S10'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_35/bd_5dca_vip_S11_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S11'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_38/bd_5dca_vip_S12_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S12'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_41/bd_5dca_vip_S13_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S13'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_44/bd_5dca_vip_S14_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S14'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_47/bd_5dca_vip_S15_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S15'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_50/bd_5dca_vip_S16_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S16'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_53/bd_5dca_vip_S17_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S17'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_56/bd_5dca_vip_S18_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S18'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_59/bd_5dca_vip_S19_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S19'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_62/bd_5dca_vip_S20_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S20'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_68/bd_5dca_init_reduce_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/init_logic/init_reduce'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_3/bd_5dca_interconnect1_0_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_4/bd_5dca_slice1_0_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/slice1_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_6/bd_5dca_interconnect2_1_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_7/bd_5dca_slice2_1_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/slice2_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_33/bd_5dca_interconnect11_10_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect11_10'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_34/bd_5dca_slice11_10_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/slice11_10'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_36/bd_5dca_interconnect12_11_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect12_11'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_37/bd_5dca_slice12_11_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/slice12_11'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_39/bd_5dca_interconnect13_12_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect13_12'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_40/bd_5dca_slice13_12_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/slice13_12'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_42/bd_5dca_interconnect14_13_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_13/interconnect14_13'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 5535.465 ; gain = 66.203 ; free physical = 56258 ; free virtual = 479476
INFO: [Netlist 29-17] Analyzing 19661 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 13 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/base_clocking/clkwiz_kernel/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/base_clocking/clkwiz_kernel2/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/base_clocking/clkwiz_pcie/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/base_clocking/clkwiz_scheduler/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/base_clocking/clkwiz_sysclks/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/base_clocking/xmc_clk_ibuf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/iob_static/perst_n_out' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_13/ip/ip_1/bd_efca_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_13/ip/ip_1/bd_efca_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_2/bd_cd6a_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect11_10/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_2/bd_cd6a_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect11_10/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_3/bd_cd6a_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect11_10/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_3/bd_cd6a_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect11_10/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_3/bd_cd6a_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect11_10/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_3/bd_cd6a_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect11_10/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_1/bd_3e3b_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_1/bd_3e3b_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_1/bd_3e3b_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_1/bd_3e3b_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_2/bd_3e3b_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_2/bd_3e3b_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_2/bd_3e3b_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_2/bd_3e3b_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_3/bd_3e3b_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_3/bd_3e3b_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_3/bd_3e3b_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_3/bd_3e3b_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect12_11/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_13/ip/ip_1/bd_efca_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_13/ip/ip_1/bd_efca_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_2/bd_cd6a_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect11_10/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_2/bd_cd6a_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect11_10/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_13/ip/ip_2/bd_efca_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_13/ip/ip_2/bd_efca_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_13/ip/ip_2/bd_efca_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_13/ip/ip_2/bd_efca_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_13/ip/ip_3/bd_efca_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_13/ip/ip_3/bd_efca_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_13/ip/ip_3/bd_efca_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_13/ip/ip_3/bd_efca_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect13_12/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_14/ip/ip_1/bd_989a_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_13/interconnect14_13/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_14/ip/ip_1/bd_989a_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_13/interconnect14_13/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_14/ip/ip_1/bd_989a_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_13/interconnect14_13/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_14/ip/ip_1/bd_989a_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_13/interconnect14_13/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_14/ip/ip_2/bd_989a_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_13/interconnect14_13/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_14/ip/ip_2/bd_989a_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_13/interconnect14_13/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_14/ip/ip_2/bd_989a_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_13/interconnect14_13/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_14/ip/ip_2/bd_989a_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_13/interconnect14_13/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_14/ip/ip_3/bd_989a_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_13/interconnect14_13/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_14/ip/ip_3/bd_989a_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_13/interconnect14_13/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_14/ip/ip_3/bd_989a_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_13/interconnect14_13/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_14/ip/ip_3/bd_989a_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_13/interconnect14_13/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_3/bd_755a_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_3/bd_755a_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_1/bd_b657_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_1/bd_b657_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_1/bd_b657_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_1/bd_b657_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_2/bd_b657_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_2/bd_b657_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_2/bd_b657_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_2/bd_b657_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_3/bd_b657_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_3/bd_b657_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_3/bd_b657_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_3/bd_b657_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_7/interconnect8_7/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_1/bd_755a_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_1/bd_755a_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_1/bd_755a_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_1/bd_755a_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_2/bd_755a_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_2/bd_755a_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_2/bd_755a_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_2/bd_755a_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_15/ip/ip_1/bd_882a_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_14/interconnect15_14/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_15/ip/ip_1/bd_882a_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_14/interconnect15_14/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_3/bd_755a_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_3/bd_755a_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect9_8/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_1/bd_f5f2_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect10_9/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_1/bd_f5f2_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect10_9/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_1/bd_f5f2_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect10_9/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_1/bd_f5f2_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect10_9/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_2/bd_f5f2_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect10_9/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_2/bd_f5f2_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect10_9/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_2/bd_f5f2_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect10_9/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_2/bd_f5f2_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect10_9/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_3/bd_f5f2_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect10_9/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_3/bd_f5f2_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect10_9/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_3/bd_f5f2_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect10_9/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_3/bd_f5f2_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect10_9/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_1/bd_cd6a_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect11_10/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_1/bd_cd6a_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect11_10/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_1/bd_cd6a_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect11_10/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_1/bd_cd6a_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect11_10/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_20/ip/ip_2/bd_1e88_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_19/interconnect20_19/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_20/ip/ip_2/bd_1e88_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_19/interconnect20_19/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_18/ip/ip_3/bd_95db_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_17/interconnect18_17/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_18/ip/ip_3/bd_95db_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_17/interconnect18_17/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_18/ip/ip_3/bd_95db_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_17/interconnect18_17/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_18/ip/ip_3/bd_95db_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_17/interconnect18_17/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_19/ip/ip_1/bd_47ea_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect19_18/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_19/ip/ip_1/bd_47ea_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect19_18/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_19/ip/ip_1/bd_47ea_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect19_18/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_19/ip/ip_1/bd_47ea_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect19_18/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_19/ip/ip_2/bd_47ea_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect19_18/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_19/ip/ip_2/bd_47ea_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect19_18/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_19/ip/ip_2/bd_47ea_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect19_18/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_19/ip/ip_2/bd_47ea_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect19_18/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_19/ip/ip_3/bd_47ea_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect19_18/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_19/ip/ip_3/bd_47ea_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect19_18/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_19/ip/ip_3/bd_47ea_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect19_18/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_19/ip/ip_3/bd_47ea_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect19_18/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_20/ip/ip_1/bd_1e88_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_19/interconnect20_19/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_20/ip/ip_1/bd_1e88_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_19/interconnect20_19/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_20/ip/ip_1/bd_1e88_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_19/interconnect20_19/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_20/ip/ip_1/bd_1e88_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_19/interconnect20_19/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_18/ip/ip_2/bd_95db_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_17/interconnect18_17/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_18/ip/ip_2/bd_95db_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_17/interconnect18_17/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_20/ip/ip_2/bd_1e88_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_19/interconnect20_19/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_20/ip/ip_2/bd_1e88_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_19/interconnect20_19/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_20/ip/ip_3/bd_1e88_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_19/interconnect20_19/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_20/ip/ip_3/bd_1e88_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_19/interconnect20_19/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_20/ip/ip_3/bd_1e88_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_19/interconnect20_19/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_20/ip/ip_3/bd_1e88_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_19/interconnect20_19/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_21/ip/ip_1/bd_83eb_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_21/ip/ip_1/bd_83eb_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_21/ip/ip_1/bd_83eb_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_21/ip/ip_1/bd_83eb_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_21/ip/ip_2/bd_83eb_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_21/ip/ip_2/bd_83eb_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_21/ip/ip_2/bd_83eb_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_21/ip/ip_2/bd_83eb_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_21/ip/ip_3/bd_83eb_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_21/ip/ip_3/bd_83eb_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_21/ip/ip_3/bd_83eb_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_21/ip/ip_3/bd_83eb_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect0_20/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_16/ip/ip_3/bd_7b7b_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_15/interconnect16_15/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_16/ip/ip_3/bd_7b7b_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_15/interconnect16_15/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_15/ip/ip_1/bd_882a_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_14/interconnect15_14/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_15/ip/ip_1/bd_882a_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_14/interconnect15_14/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_15/ip/ip_2/bd_882a_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_14/interconnect15_14/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_15/ip/ip_2/bd_882a_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_14/interconnect15_14/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_15/ip/ip_2/bd_882a_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_14/interconnect15_14/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_15/ip/ip_2/bd_882a_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_14/interconnect15_14/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_15/ip/ip_3/bd_882a_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_14/interconnect15_14/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_15/ip/ip_3/bd_882a_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_14/interconnect15_14/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_15/ip/ip_3/bd_882a_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_14/interconnect15_14/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_15/ip/ip_3/bd_882a_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_14/interconnect15_14/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_16/ip/ip_1/bd_7b7b_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_15/interconnect16_15/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_16/ip/ip_1/bd_7b7b_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_15/interconnect16_15/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_16/ip/ip_1/bd_7b7b_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_15/interconnect16_15/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_16/ip/ip_1/bd_7b7b_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_15/interconnect16_15/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_16/ip/ip_2/bd_7b7b_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_15/interconnect16_15/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_16/ip/ip_2/bd_7b7b_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_15/interconnect16_15/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_16/ip/ip_2/bd_7b7b_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_15/interconnect16_15/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_16/ip/ip_2/bd_7b7b_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_15/interconnect16_15/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_16/ip/ip_3/bd_7b7b_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_15/interconnect16_15/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_16/ip/ip_3/bd_7b7b_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_15/interconnect16_15/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_3/bd_7752_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_6/interconnect7_6/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_3/bd_7752_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_6/interconnect7_6/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_17/ip/ip_1/bd_aa8a_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect17_16/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_17/ip/ip_1/bd_aa8a_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect17_16/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_17/ip/ip_1/bd_aa8a_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect17_16/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_17/ip/ip_1/bd_aa8a_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect17_16/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_17/ip/ip_2/bd_aa8a_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect17_16/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_17/ip/ip_2/bd_aa8a_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect17_16/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_17/ip/ip_2/bd_aa8a_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect17_16/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_17/ip/ip_2/bd_aa8a_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect17_16/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_17/ip/ip_3/bd_aa8a_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect17_16/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_17/ip/ip_3/bd_aa8a_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect17_16/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_17/ip/ip_3/bd_aa8a_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect17_16/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_17/ip/ip_3/bd_aa8a_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect17_16/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_18/ip/ip_1/bd_95db_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_17/interconnect18_17/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_18/ip/ip_1/bd_95db_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_17/interconnect18_17/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_18/ip/ip_1/bd_95db_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_17/interconnect18_17/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_18/ip/ip_1/bd_95db_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_17/interconnect18_17/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_18/ip/ip_2/bd_95db_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_17/interconnect18_17/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_18/ip/ip_2/bd_95db_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_17/interconnect18_17/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr1_0/pfm_dynamic_axi_gpio_null_slr1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_gpio_null_slr1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr1_0/pfm_dynamic_axi_gpio_null_slr1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_gpio_null_slr1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr1_0/pfm_dynamic_axi_gpio_null_slr1_0.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_gpio_null_slr1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr1_0/pfm_dynamic_axi_gpio_null_slr1_0.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_gpio_null_slr1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr2_0/pfm_dynamic_axi_gpio_null_slr2_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_gpio_null_slr2/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr2_0/pfm_dynamic_axi_gpio_null_slr2_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_gpio_null_slr2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr2_0/pfm_dynamic_axi_gpio_null_slr2_0.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_gpio_null_slr2/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr2_0/pfm_dynamic_axi_gpio_null_slr2_0.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_gpio_null_slr2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_inst/inst'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_inst/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_1/bd_5dca_hbm_reset_sync_SLR0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_1/bd_5dca_hbm_reset_sync_SLR0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_1/bd_5dca_hbm_reset_sync_SLR0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_1/bd_5dca_hbm_reset_sync_SLR0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_2/bd_5dca_hbm_reset_sync_SLR2_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_2/bd_5dca_hbm_reset_sync_SLR2_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr0_0/pfm_dynamic_axi_gpio_null_slr0_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/axi_gpio_null_slr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr0_0/pfm_dynamic_axi_gpio_null_slr0_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/axi_gpio_null_slr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr0_0/pfm_dynamic_axi_gpio_null_slr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/axi_gpio_null_slr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr0_0/pfm_dynamic_axi_gpio_null_slr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/axi_gpio_null_slr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_2/bd_5dca_hbm_reset_sync_SLR2_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_2/bd_5dca_hbm_reset_sync_SLR2_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_1/bd_b79f_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_5/interconnect6_5/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_1/bd_b79f_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_5/interconnect6_5/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_2/bd_7606_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_2/bd_7606_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_3/bd_7606_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_3/bd_7606_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_3/bd_7606_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_3/bd_7606_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_1/bd_778a_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_1/bd_778a_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_1/bd_778a_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_1/bd_778a_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_2/bd_778a_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_2/bd_778a_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_2/bd_778a_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_2/bd_778a_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_3/bd_778a_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_3/bd_778a_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_3/bd_778a_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_3/bd_778a_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_4/interconnect5_4/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_1/bd_b79f_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_5/interconnect6_5/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_1/bd_b79f_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_5/interconnect6_5/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_2/bd_7606_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_2/bd_7606_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_2/bd_b79f_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_5/interconnect6_5/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_2/bd_b79f_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_5/interconnect6_5/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_2/bd_b79f_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_5/interconnect6_5/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_2/bd_b79f_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_5/interconnect6_5/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_3/bd_b79f_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_5/interconnect6_5/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_3/bd_b79f_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_5/interconnect6_5/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_3/bd_b79f_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_5/interconnect6_5/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_3/bd_b79f_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_5/interconnect6_5/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_1/bd_7752_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_6/interconnect7_6/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_1/bd_7752_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_6/interconnect7_6/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_1/bd_7752_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_6/interconnect7_6/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_1/bd_7752_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_6/interconnect7_6/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_2/bd_7752_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_6/interconnect7_6/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_2/bd_7752_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_6/interconnect7_6/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_2/bd_7752_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_6/interconnect7_6/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_2/bd_7752_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_6/interconnect7_6/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_3/bd_7752_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_6/interconnect7_6/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_3/bd_7752_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_6/interconnect7_6/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_3/bd_b62f_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_3/bd_b62f_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_1/bd_763a_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_1/bd_763a_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_1/bd_763a_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_1/bd_763a_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_2/bd_763a_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_2/bd_763a_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_2/bd_763a_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_2/bd_763a_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_3/bd_763a_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_3/bd_763a_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_3/bd_763a_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_3/bd_763a_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_1/bd_b62f_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_1/bd_b62f_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_1/bd_b62f_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_1/bd_b62f_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_2/bd_b62f_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_2/bd_b62f_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_2/bd_b62f_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_2/bd_b62f_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_3/bd_b62f_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_3/bd_b62f_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_1/bd_76e2_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_1/bd_76e2_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_1/bd_76e2_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_1/bd_76e2_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_2/bd_76e2_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_2/bd_76e2_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_2/bd_76e2_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_2/bd_76e2_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_3/bd_76e2_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_3/bd_76e2_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_3/bd_76e2_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_3/bd_76e2_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_1/bd_7606_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_1/bd_7606_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_1/bd_7606_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_1/bd_7606_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper_board.xdc]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper_board.xdc]
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper_early.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [static_impl_early.xdc:183]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGES for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [static_impl_early.xdc:183]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: IOB_X0Y183:IOB_X0Y207 [static_impl_early.xdc:183]
resize_pblock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7328.484 ; gain = 102.523 ; free physical = 54351 ; free virtual = 477641
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
INFO: [Timing 38-35] Done setting XDC timing constraints. [pfm_top_clkwiz_hbm_aclk_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [pfm_top_clkwiz_hbm_aclk_0.xdc:57]
get_clocks: Time (s): cpu = 00:01:46 ; elapsed = 00:00:48 . Memory (MB): peak = 9024.047 ; gain = 1560.492 ; free physical = 52464 ; free virtual = 475764
INFO: [Timing 38-2] Deriving generated clocks [pfm_top_clkwiz_kernel_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 9047.938 ; gain = 17.000 ; free physical = 52481 ; free virtual = 475788
INFO: [Timing 38-2] Deriving generated clocks [pfm_top_clkwiz_kernel2_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 9049.938 ; gain = 2.000 ; free physical = 51300 ; free virtual = 474605
INFO: [Timing 38-2] Deriving generated clocks [pfm_top_clkwiz_pcie_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 9056.938 ; gain = 7.000 ; free physical = 52449 ; free virtual = 475757
INFO: [Timing 38-2] Deriving generated clocks [pfm_top_clkwiz_scheduler_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 9056.938 ; gain = 0.000 ; free physical = 52437 ; free virtual = 475750
INFO: [Timing 38-2] Deriving generated clocks [pfm_top_clkwiz_sysclks_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 9060.938 ; gain = 4.000 ; free physical = 52409 ; free virtual = 475743
WARNING: [Constraints 18-633] Creating clock pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [ip_pcie4_uscale_plus_x1y0.xdc:113]
WARNING: [Constraints 18-619] A clock with name 'c0_sys_clk_p' already exists, overwriting the previous clock with the same name. [bd_d216_ddr4_mem00_0.xdc:7]
WARNING: [Constraints 18-619] A clock with name 'c1_sys_clk_p' already exists, overwriting the previous clock with the same name. [bd_d216_ddr4_mem01_0.xdc:7]
INFO: [Timing 38-2] Deriving generated clocks
get_clocks: Time (s): cpu = 00:00:49 ; elapsed = 00:00:26 . Memory (MB): peak = 9088.938 ; gain = 21.000 ; free physical = 52241 ; free virtual = 475729
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: IOB_X0Y182:IOB_X0Y182
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 9267.828 ; gain = 51.000 ; free physical = 51998 ; free virtual = 475513
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[0]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[10]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[11]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[12]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[13]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[14]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[15]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[1]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[2]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[3]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[4]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[5]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[6]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[7]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[8]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[9]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[0]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[10]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[11]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[12]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[13]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[14]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[15]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[16]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[17]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[18]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[19]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[1]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[20]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[21]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[22]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[23]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[24]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[25]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[26]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[27]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[28]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[2]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[3]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[4]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[5]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[6]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[7]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[8]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[9]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[0]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[10]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[11]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[12]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[13]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[14]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[15]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[16]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[17]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[18]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[19]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[1]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[20]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[21]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[22]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[23]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[24]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[25]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[26]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[27]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[28]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[2]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[3]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[4]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[5]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[6]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[7]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[8]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[9]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[0]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[10]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[11]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[12]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[13]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[14]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[15]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[1]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[2]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[3]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[4]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[5]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[6]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[7]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[8]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[9]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[0]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[10]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[11]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[12]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[13]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[14]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[15]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[16]'. [pfm_top_microblaze_board_control_0.xdc:8]
INFO: [Common 17-14] Message 'Vivado 12-508' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPIP-2' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPIP-2' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPOP-3' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPOP-3' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPOP-4' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPOP-4' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPOP-4' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-3' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_pcie_0_gt.xdc:373]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0'. [bs_switch.xdc:12]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1'. [bs_switch.xdc:12]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bs_switch.xdc:12]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0'. [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1'. [bs_switch.xdc:11]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0'. [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0'. [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0_i_1'. [bs_switch.xdc:11]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0'. [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0'. [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0_i_1'. [bs_switch.xdc:11]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0'. [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1'. [bs_switch.xdc:11]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/user_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0'. [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/user_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0'. [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/user_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0_i_1'. [bs_switch.xdc:11]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bs_switch.xdc:11]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [pfm_top_microblaze_board_control_0.xdc:203]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [pfm_top_microblaze_scheduler_0.xdc:177]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-10' -from list should not be empty. [pfm_top_microblaze_board_control_0.xdc:206]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-10' -from list should not be empty. [pfm_top_microblaze_scheduler_0.xdc:180]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-13' -from list should not be empty. [pfm_top_microblaze_board_control_0.xdc:209]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [pfm_top_microblaze_board_control_0.xdc:212]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-13' -from list should not be empty. [pfm_top_microblaze_scheduler_0.xdc:183]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [pfm_top_microblaze_scheduler_0.xdc:186]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-15' -from list should not be empty. [pfm_top_microblaze_board_control_0.xdc:215]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-15' -from list should not be empty. [pfm_top_microblaze_scheduler_0.xdc:189]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper_early.xdc]
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/tcl_hooks/dynamic_impl.xdc]
get_pins: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 9267.828 ; gain = 0.000 ; free physical = 51973 ; free virtual = 475631
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *xdma_smartconnect/inst/s00_entry_pipeline}'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/tcl_hooks/dynamic_impl.xdc:97]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/tcl_hooks/dynamic_impl.xdc:101]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/tcl_hooks/dynamic_impl.xdc:107]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/tcl_hooks/dynamic_impl.xdc]
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/dont_partition.xdc]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/dont_partition.xdc]
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper.xdc]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
INFO: [Timing 38-2] Deriving generated clocks [static_impl_normal.xdc:68]
get_clocks: Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 9267.828 ; gain = 0.000 ; free physical = 52718 ; free virtual = 476401
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [static_impl_normal.xdc:68]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [static_impl_normal.xdc:69]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [static_impl_normal.xdc:72]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper.xdc]
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper_late.xdc]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 9267.828 ; gain = 0.000 ; free physical = 52647 ; free virtual = 476335
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
get_clocks: Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 9267.828 ; gain = 0.000 ; free physical = 52636 ; free virtual = 476337
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
all_fanout: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 9267.828 ; gain = 0.000 ; free physical = 52530 ; free virtual = 476236
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi'. [pfm_top_auto_cc_21_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1'. [pfm_top_auto_cc_21_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_auto_cc_21_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi'. [pfm_top_auto_cc_22_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1'. [pfm_top_auto_cc_22_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_auto_cc_22_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi'. [pfm_top_auto_cc_16_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1'. [pfm_top_auto_cc_16_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_auto_cc_16_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi'. [pfm_top_auto_cc_17_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1'. [pfm_top_auto_cc_17_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_auto_cc_17_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi'. [pfm_top_auto_cc_18_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1'. [pfm_top_auto_cc_18_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_auto_cc_18_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi'. [pfm_top_auto_cc_19_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1'. [pfm_top_auto_cc_19_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_auto_cc_19_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP//i_'. [bsip.xdc:12]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bsip.xdc:12]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0'. [bsip.xdc:14]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bsip.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/drck_INST_0'. [bs_mux.xdc:14]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bs_mux.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0'. [bs_mux.xdc:16]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bs_mux.xdc:16]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP//i_'. [bsip.xdc:12]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bsip.xdc:12]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0'. [bsip.xdc:14]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bsip.xdc:14]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [axi_jtag.xdc:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [axi_jtag.xdc:17]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [axi_jtag.xdc:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [axi_jtag.xdc:17]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [axi_jtag.xdc:18]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [axi_jtag.xdc:18]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 9281.812 ; gain = 13.984 ; free physical = 52330 ; free virtual = 476089
Restored from archive | CPU: 13.990000 secs | Memory: 217.371925 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 9281.812 ; gain = 13.984 ; free physical = 52325 ; free virtual = 476085
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y265'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y72'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y194'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y273'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y79'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y243'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y80'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U' is LOCed to site 'BUFGCE_X0Y280'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native' is LOCed to site 'BUFGCE_X0Y198'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native' is LOCed to site 'BUFGCE_X0Y202'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck' is LOCed to site 'BUFGCE_X0Y75'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux' is LOCed to site 'BUFGCTRL_X0Y30'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG' is LOCed to site 'BUFGCE_X0Y82'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/bufg_gt_sysclk' is LOCed to site 'BUFG_GT_X1Y47'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y10'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y61'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y70'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y85'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y87'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y91'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y93'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y22'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y21'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y15'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y37'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y43'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y29'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y35'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y53'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y59'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk' is LOCed to site 'BUFG_GT_X1Y86'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk' is LOCed to site 'BUFG_GT_X1Y89'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk' is LOCed to site 'BUFG_GT_X1Y78'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk' is LOCed to site 'BUFG_GT_X1Y92'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk' is LOCed to site 'BUFG_GT_X1Y84'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG' is LOCed to site 'BUFGCE_X0Y196'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'psreset_gate_pr_control' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_control'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_data/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'psreset_gate_pr_data' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_data'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'psreset_gate_pr_dataclk' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_dataclk'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'psreset_gate_pr_kernel' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_kernel'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'psreset_gate_pr_kernel2' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_kernel2'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_0/pfm_dynamic_logic_reset_op_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/logic_reset_op/inst'
INFO: [Vivado 12-3520] Assignment of 'Res[0]_INST_0' to a pblock 'pblock_dynamic_SLR0' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_0/pfm_dynamic_logic_reset_op_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_0/pfm_dynamic_logic_reset_op_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/logic_reset_op/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_15/pfm_dynamic_s00_regslice_15_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_15/pfm_dynamic_s00_regslice_15_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_15/pfm_dynamic_s00_regslice_15_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_3/pfm_dynamic_m00_regslice_3_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_3/pfm_dynamic_m00_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_3/pfm_dynamic_m00_regslice_3_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m01_couplers/auto_cc/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_3/pfm_dynamic_m02_regslice_3_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m02_couplers/m02_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_3/pfm_dynamic_m02_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_3/pfm_dynamic_m02_regslice_3_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m02_couplers/m02_regslice/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_1/pfm_dynamic_auto_cc_1_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m02_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_1/pfm_dynamic_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_1/pfm_dynamic_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_1/pfm_dynamic_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_1/pfm_dynamic_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_1/pfm_dynamic_auto_cc_1_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m02_couplers/auto_cc/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m03_regslice_0/pfm_dynamic_m03_regslice_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m03_couplers/m03_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m03_regslice_0/pfm_dynamic_m03_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m03_regslice_0/pfm_dynamic_m03_regslice_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m03_couplers/m03_regslice/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_2/pfm_dynamic_auto_cc_2_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m03_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_2/pfm_dynamic_auto_cc_2_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_2/pfm_dynamic_auto_cc_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_2/pfm_dynamic_auto_cc_2_clocks.xdc:13]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_2/pfm_dynamic_auto_cc_2_clocks.xdc:17]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_2/pfm_dynamic_auto_cc_2_clocks.xdc:17]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_2/pfm_dynamic_auto_cc_2_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m03_couplers/auto_cc/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m04_regslice_0/pfm_dynamic_m04_regslice_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m04_couplers/m04_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m04_regslice_0/pfm_dynamic_m04_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m04_regslice_0/pfm_dynamic_m04_regslice_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m04_couplers/m04_regslice/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_3/pfm_dynamic_auto_cc_3_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m04_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_3/pfm_dynamic_auto_cc_3_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_3/pfm_dynamic_auto_cc_3_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_3/pfm_dynamic_auto_cc_3_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_3/pfm_dynamic_auto_cc_3_clocks.xdc:17]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_3/pfm_dynamic_auto_cc_3_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m04_couplers/auto_cc/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m05_regslice_0/pfm_dynamic_m05_regslice_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m05_couplers/m05_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m05_regslice_0/pfm_dynamic_m05_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m05_regslice_0/pfm_dynamic_m05_regslice_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m05_couplers/m05_regslice/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_4/pfm_dynamic_auto_cc_4_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m05_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_4/pfm_dynamic_auto_cc_4_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_4/pfm_dynamic_auto_cc_4_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_4/pfm_dynamic_auto_cc_4_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_4/pfm_dynamic_auto_cc_4_clocks.xdc:17]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_4/pfm_dynamic_auto_cc_4_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m05_couplers/auto_cc/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_control/U0'
INFO: [Vivado 12-3520] Assignment of 'SEQ, VCC, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, PR_OUT_DFF[0].FDRE_PER, GND, and FDRE_inst' to a pblock 'pblock_dynamic_SLR1' means that all children of 'psreset_gate_pr_control' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_control'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_data/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'psreset_gate_pr_data' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_data'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'psreset_gate_pr_dataclk' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_dataclk'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'psreset_gate_pr_ddr' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_ddr'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'psreset_gate_pr_kernel' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_kernel'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'psreset_gate_pr_kernel2' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_kernel2'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_16/pfm_dynamic_s00_regslice_16_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_16/pfm_dynamic_s00_regslice_16_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_16/pfm_dynamic_s00_regslice_16_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_4/pfm_dynamic_m00_regslice_4_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_4/pfm_dynamic_m00_regslice_4_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_4/pfm_dynamic_m00_regslice_4_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_11/pfm_dynamic_m01_regslice_11_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_11/pfm_dynamic_m01_regslice_11_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_11/pfm_dynamic_m01_regslice_11_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_4/pfm_dynamic_m02_regslice_4_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m02_couplers/m02_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_4/pfm_dynamic_m02_regslice_4_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_4/pfm_dynamic_m02_regslice_4_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m02_couplers/m02_regslice/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_control/U0'
INFO: [Vivado 12-3520] Assignment of 'EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'psreset_gate_pr_control' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_control'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_data/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'psreset_gate_pr_data' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_data'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'psreset_gate_pr_dataclk' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_dataclk'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'psreset_gate_pr_kernel' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_kernel'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'psreset_gate_pr_kernel2' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_kernel2'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_1/pfm_dynamic_logic_reset_op_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/logic_reset_op/inst'
INFO: [Vivado 12-3520] Assignment of 'Res[0]_INST_0' to a pblock 'pblock_dynamic_SLR2' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_1/pfm_dynamic_logic_reset_op_1_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_1/pfm_dynamic_logic_reset_op_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/logic_reset_op/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_17/pfm_dynamic_s00_regslice_17_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr2/interconnect_axilite_user_slr2/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_17/pfm_dynamic_s00_regslice_17_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_17/pfm_dynamic_s00_regslice_17_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr2/interconnect_axilite_user_slr2/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_0/pfm_dynamic_axi_vip_data_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/axi_vip_data/inst'
INFO: [Vivado 12-3520] Assignment of 'GND' to a pblock 'pblock_dynamic_SLR2' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_0/pfm_dynamic_axi_vip_data_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_0/pfm_dynamic_axi_vip_data_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/axi_vip_data/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axilite_user_input_reg_0/pfm_dynamic_axilite_user_input_reg_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/axilite_user_input_reg/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axilite_user_input_reg_0/pfm_dynamic_axilite_user_input_reg_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axilite_user_input_reg_0/pfm_dynamic_axilite_user_input_reg_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/axilite_user_input_reg/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_4/bd_5dca_slice1_0_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/slice1_0/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_4/bd_5dca_slice1_0_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_4/bd_5dca_slice1_0_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/slice1_0/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_7/bd_5dca_slice2_1_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/slice2_1/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_7/bd_5dca_slice2_1_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_7/bd_5dca_slice2_1_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/slice2_1/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_10/bd_5dca_slice3_2_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/slice3_2/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_10/bd_5dca_slice3_2_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_10/bd_5dca_slice3_2_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/slice3_2/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_13/bd_5dca_slice4_3_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/slice4_3/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_13/bd_5dca_slice4_3_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_13/bd_5dca_slice4_3_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/slice4_3/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_16/bd_5dca_slice5_4_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_4/slice5_4/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_16/bd_5dca_slice5_4_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_16/bd_5dca_slice5_4_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_4/slice5_4/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_19/bd_5dca_slice6_5_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_5/slice6_5/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_19/bd_5dca_slice6_5_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_19/bd_5dca_slice6_5_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_5/slice6_5/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_22/bd_5dca_slice7_6_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_6/slice7_6/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_22/bd_5dca_slice7_6_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_22/bd_5dca_slice7_6_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_6/slice7_6/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_25/bd_5dca_slice8_7_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_7/slice8_7/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_25/bd_5dca_slice8_7_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_25/bd_5dca_slice8_7_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_7/slice8_7/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_28/bd_5dca_slice9_8_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/slice9_8/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_28/bd_5dca_slice9_8_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_28/bd_5dca_slice9_8_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/slice9_8/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_31/bd_5dca_slice10_9_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/slice10_9/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_31/bd_5dca_slice10_9_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_31/bd_5dca_slice10_9_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/slice10_9/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_34/bd_5dca_slice11_10_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/slice11_10/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_34/bd_5dca_slice11_10_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_34/bd_5dca_slice11_10_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/slice11_10/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_37/bd_5dca_slice12_11_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/slice12_11/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_37/bd_5dca_slice12_11_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_37/bd_5dca_slice12_11_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/slice12_11/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_40/bd_5dca_slice13_12_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/slice13_12/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_40/bd_5dca_slice13_12_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_40/bd_5dca_slice13_12_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/slice13_12/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_43/bd_5dca_slice14_13_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_13/slice14_13/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_43/bd_5dca_slice14_13_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_43/bd_5dca_slice14_13_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_13/slice14_13/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_46/bd_5dca_slice15_14_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_14/slice15_14/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_46/bd_5dca_slice15_14_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_46/bd_5dca_slice15_14_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_14/slice15_14/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_49/bd_5dca_slice16_15_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_15/slice16_15/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_49/bd_5dca_slice16_15_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_49/bd_5dca_slice16_15_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_15/slice16_15/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_52/bd_5dca_slice17_16_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_16/slice17_16/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_52/bd_5dca_slice17_16_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_52/bd_5dca_slice17_16_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_16/slice17_16/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_55/bd_5dca_slice18_17_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_17/slice18_17/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_55/bd_5dca_slice18_17_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_55/bd_5dca_slice18_17_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_17/slice18_17/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_58/bd_5dca_slice19_18_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_18/slice19_18/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_58/bd_5dca_slice19_18_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_58/bd_5dca_slice19_18_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_18/slice19_18/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_61/bd_5dca_slice20_19_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_19/slice20_19/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_61/bd_5dca_slice20_19_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_61/bd_5dca_slice20_19_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_19/slice20_19/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_64/bd_5dca_slice0_20_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_20/slice0_20/inst'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_64/bd_5dca_slice0_20_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_20/slice0_20/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst'
INFO: [Vivado 12-3520] Assignment of 'interconnect1_0' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_0' are in the pblock. Changing the pblock assignment to 'path_0'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:62]
INFO: [Vivado 12-3520] Assignment of 'interconnect2_1' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_1' are in the pblock. Changing the pblock assignment to 'path_1'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:66]
INFO: [Vivado 12-3520] Assignment of 'interconnect3_2' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_2' are in the pblock. Changing the pblock assignment to 'path_2'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:70]
INFO: [Vivado 12-3520] Assignment of 'interconnect4_3' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_3' are in the pblock. Changing the pblock assignment to 'path_3'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:74]
INFO: [Vivado 12-3520] Assignment of 'interconnect5_4' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_4' are in the pblock. Changing the pblock assignment to 'path_4'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:78]
INFO: [Vivado 12-3520] Assignment of 'interconnect6_5' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_5' are in the pblock. Changing the pblock assignment to 'path_5'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:82]
INFO: [Vivado 12-3520] Assignment of 'interconnect7_6' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_6' are in the pblock. Changing the pblock assignment to 'path_6'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:86]
INFO: [Vivado 12-3520] Assignment of 'interconnect8_7' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_7' are in the pblock. Changing the pblock assignment to 'path_7'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:90]
INFO: [Vivado 12-3520] Assignment of 'interconnect9_8' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_8' are in the pblock. Changing the pblock assignment to 'path_8'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:94]
INFO: [Vivado 12-3520] Assignment of 'interconnect10_9' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_9' are in the pblock. Changing the pblock assignment to 'path_9'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:98]
INFO: [Vivado 12-3520] Assignment of 'interconnect11_10' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_10' are in the pblock. Changing the pblock assignment to 'path_10'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:102]
INFO: [Vivado 12-3520] Assignment of 'interconnect12_11' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_11' are in the pblock. Changing the pblock assignment to 'path_11'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:106]
INFO: [Vivado 12-3520] Assignment of 'interconnect13_12' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_12' are in the pblock. Changing the pblock assignment to 'path_12'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:110]
INFO: [Vivado 12-3520] Assignment of 'interconnect14_13' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_13' are in the pblock. Changing the pblock assignment to 'path_13'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:114]
INFO: [Vivado 12-3520] Assignment of 'interconnect15_14' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_14' are in the pblock. Changing the pblock assignment to 'path_14'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:118]
INFO: [Vivado 12-3520] Assignment of 'interconnect16_15' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_15' are in the pblock. Changing the pblock assignment to 'path_15'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:122]
INFO: [Vivado 12-3520] Assignment of 'interconnect17_16' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_16' are in the pblock. Changing the pblock assignment to 'path_16'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:126]
INFO: [Vivado 12-3520] Assignment of 'interconnect18_17' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_17' are in the pblock. Changing the pblock assignment to 'path_17'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:130]
INFO: [Vivado 12-3520] Assignment of 'interconnect19_18' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_18' are in the pblock. Changing the pblock assignment to 'path_18'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:134]
INFO: [Vivado 12-3520] Assignment of 'interconnect20_19' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_19' are in the pblock. Changing the pblock assignment to 'path_19'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:138]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/regslice_pipe_ctrl_hbm_mgntpf/inst'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/regslice_pipe_ctrl_hbm_mgntpf/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pfm_top_i/static_region/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pfm_top_i/static_region/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pfm_top_i/static_region/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pfm_top_i/static_region/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pfm_top_i/static_region/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pfm_top_i/static_region/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
INFO: [Project 1-1714] 1435 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 153 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 9774.359 ; gain = 0.000 ; free physical = 52814 ; free virtual = 476641
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5669 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 640 instances
  HBM_TWO_STACK_INTF => HBM_TWO_STACK_INTF (HBM_REF_CLK(x2), HBM_SNGLBLI_INTF_APB(x2), HBM_SNGLBLI_INTF_AXI(x32)): 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 6 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 158 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 354 instances
  RAM16X1S => RAM32X1S (RAMS32): 13 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 32 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 4149 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 257 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 34 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

172 Infos, 535 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:15:31 ; elapsed = 00:11:52 . Memory (MB): peak = 9774.359 ; gain = 7024.043 ; free physical = 52814 ; free virtual = 476641
source /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/scripts/impl_1/_full_init_post.tcl
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/_user_impl_clk.xdc]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/_user_impl_clk.xdc]
source /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/scripts/impl_1/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : 1209440
   registers : 2476694
   brams     : 1816
   dsps      : 9020
required resources:
   luts      : 159641
   registers : 300316
   brams     : 454
   dsps      : 640
report_accelerator_utilization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 9774.359 ; gain = 0.000 ; free physical = 52746 ; free virtual = 476668
report_utilization: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 9774.359 ; gain = 0.000 ; free physical = 52944 ; free virtual = 476889
INFO: System Diagram: Run step: synthed

get_pins: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 9902.359 ; gain = 128.000 ; free physical = 52728 ; free virtual = 476719
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_00_gtx_n[0]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_00_gtx_n[1]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_00_gtx_n[2]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_00_gtx_n[3]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_00_gtx_p[0]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_00_gtx_p[1]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_00_gtx_p[2]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_00_gtx_p[3]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_01_gtx_n[0]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_01_gtx_n[1]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_01_gtx_n[2]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_01_gtx_n[3]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_01_gtx_p[0]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_01_gtx_p[1]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_01_gtx_p[2]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_01_gtx_p[3]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[18] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[19] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[20] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[21] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[22] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[23] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[24] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[25] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[26] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[27] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[28] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[29] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[30] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[31] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[32] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[33] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[34] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[35] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[36] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[37] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[38] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[39] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[40] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[41] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[42] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[43] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[44] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[45] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[46] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[47] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[48] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[49] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[50] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[51] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[52] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[53] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[54] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[55] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[56] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[57] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[58] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[59] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[60] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[61] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[62] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[63] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[64] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[65] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[66] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[67] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[68] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[69] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[70] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[71] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[9] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[9] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[1] expects both input and output buffering but the buffers are incomplete.
INFO: [Common 17-14] Message 'DRC RPBF-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Project 1-461] DRC finished with 0 Errors, 216 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 9966.391 ; gain = 64.031 ; free physical = 52291 ; free virtual = 476404

Starting Cache Timing Information Task
WARNING: [Constraints 18-633] Creating clock pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [ip_pcie4_uscale_plus_x1y0.xdc:113]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Ending Cache Timing Information Task | Checksum: 16b9fd6f6

Time (s): cpu = 00:01:45 ; elapsed = 00:00:49 . Memory (MB): peak = 9966.391 ; gain = 0.000 ; free physical = 50326 ; free virtual = 474619

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/axi_apb_bridge_inst/U0/AXILITE_SLAVE_IF_MODULE/WREADY_i_i_1 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/axi_apb_bridge_inst/U0/AXILITE_SLAVE_IF_MODULE/WREADY_i_i_2, which resulted in an inversion of 34 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[180]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[5].srl_nx1/m_axi_awuser[180]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[180]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[5].srl_nx1/m_axi_awuser[180]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect11_10/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect11_10/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0_i_1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect11_10/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[69]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect11_10/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect12_11/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect12_11/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0_i_1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect12_11/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[69]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect12_11/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect13_12/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect13_12/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect13_12/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect13_12/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect13_12/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[180]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect13_12/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[5].srl_nx1/m_axi_awuser[180]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_13/interconnect14_13/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_13/interconnect14_13/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_13/interconnect14_13/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_13/interconnect14_13/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_13/interconnect14_13/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[180]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_13/interconnect14_13/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[5].srl_nx1/m_axi_awuser[180]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_14/interconnect15_14/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_14/interconnect15_14/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0_i_1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_14/interconnect15_14/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[69]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_14/interconnect15_14/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_15/interconnect16_15/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_15/interconnect16_15/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0_i_1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_15/interconnect16_15/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[69]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_15/interconnect16_15/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect17_16/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect17_16/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect17_16/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect17_16/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect17_16/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[180]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect17_16/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[5].srl_nx1/m_axi_awuser[180]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_17/interconnect18_17/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_17/interconnect18_17/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_17/interconnect18_17/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_17/interconnect18_17/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_17/interconnect18_17/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[180]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_17/interconnect18_17/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[5].srl_nx1/m_axi_awuser[180]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect19_18/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect19_18/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0_i_1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect19_18/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[69]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect19_18/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_19/interconnect20_19/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_19/interconnect20_19/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0_i_1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_19/interconnect20_19/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[69]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_19/interconnect20_19/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0_i_1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[69]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0_i_1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[69]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_4/interconnect5_4/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_4/interconnect5_4/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_4/interconnect5_4/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_4/interconnect5_4/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_4/interconnect5_4/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[180]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_4/interconnect5_4/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[5].srl_nx1/m_axi_awuser[180]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_5/interconnect6_5/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_5/interconnect6_5/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_5/interconnect6_5/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_5/interconnect6_5/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_5/interconnect6_5/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[180]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_5/interconnect6_5/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[5].srl_nx1/m_axi_awuser[180]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_6/interconnect7_6/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_6/interconnect7_6/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0_i_1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_6/interconnect7_6/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[69]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_6/interconnect7_6/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_7/interconnect8_7/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_7/interconnect8_7/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0_i_1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_7/interconnect8_7/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[69]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_7/interconnect8_7/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect9_8/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect9_8/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect9_8/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect9_8/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect9_8/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[180]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect9_8/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[5].srl_nx1/m_axi_awuser[180]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect10_9/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect10_9/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect10_9/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect10_9/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect10_9/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[180]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect10_9/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[5].srl_nx1/m_axi_awuser[180]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_2, which resulted in an inversion of 54 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[3]_i_1__1 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[3]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_len_buf[4]_i_1__0 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[95]_i_3, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1__0 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_2__0, which resulted in an inversion of 54 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[3]_i_1__3 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[3]_i_3__0, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_len_buf[4]_i_1__1 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[95]_i_3__0, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_2, which resulted in an inversion of 54 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[3]_i_1__1 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[3]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_len_buf[4]_i_1__0 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[95]_i_3, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1__0 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_2__0, which resulted in an inversion of 54 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[3]_i_1__3 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[3]_i_3__0, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_len_buf[4]_i_1__1 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[95]_i_3__0, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_2, which resulted in an inversion of 54 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[3]_i_1__1 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[3]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_len_buf[4]_i_1__0 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[95]_i_3, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1__0 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_2__0, which resulted in an inversion of 54 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[3]_i_1__3 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[3]_i_3__0, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_len_buf[4]_i_1__1 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[95]_i_3__0, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_2, which resulted in an inversion of 54 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[3]_i_1__1 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[3]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_len_buf[4]_i_1__0 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[95]_i_3, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1__0 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_2__0, which resulted in an inversion of 54 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[3]_i_1__3 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[3]_i_3__0, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_len_buf[4]_i_1__1 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[95]_i_3__0, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_2, which resulted in an inversion of 54 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[3]_i_1__1 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[3]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_len_buf[4]_i_1__0 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[95]_i_3, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1__0 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_2__0, which resulted in an inversion of 54 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[3]_i_1__3 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[3]_i_3__0, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_len_buf[4]_i_1__1 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[95]_i_3__0, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1 into driver instance pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/util_and2_hbm_ctrl_reset/Res[0]_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_2 into driver instance pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 709 inverter(s) to 4394 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19d056c9f

Time (s): cpu = 00:02:25 ; elapsed = 00:01:40 . Memory (MB): peak = 11013.742 ; gain = 875.258 ; free physical = 47919 ; free virtual = 473005
INFO: [Opt 31-389] Phase Retarget created 1020 cells and removed 2088 cells
INFO: [Opt 31-1021] In phase Retarget, 9075 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 201 inverter(s) to 222 load pin(s).
Phase 2 Constant propagation | Checksum: f68f8c79

Time (s): cpu = 00:02:53 ; elapsed = 00:02:08 . Memory (MB): peak = 11013.742 ; gain = 875.258 ; free physical = 46531 ; free virtual = 471493
INFO: [Opt 31-389] Phase Constant propagation created 609 cells and removed 24734 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1189 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_w_node/inst/inst_si_handler (bd_5dca_interconnect10_9_0_sc_node_v1_0_14_si_handler__parameterized3) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_aw_node/inst/inst_si_handler (bd_5dca_interconnect10_9_0_sc_node_v1_0_14_si_handler__parameterized0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect9_8/inst/s00_nodes/s00_w_node/inst/inst_si_handler (bd_5dca_interconnect9_8_0_sc_node_v1_0_14_si_handler__parameterized3) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect9_8/inst/s00_nodes/s00_aw_node/inst/inst_si_handler (bd_5dca_interconnect9_8_0_sc_node_v1_0_14_si_handler__parameterized0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_7/interconnect8_7/inst/s00_nodes/s00_ar_node/inst/inst_si_handler (bd_5dca_interconnect8_7_0_sc_node_v1_0_14_si_handler) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_6/interconnect7_6/inst/s00_nodes/s00_ar_node/inst/inst_si_handler (bd_5dca_interconnect7_6_0_sc_node_v1_0_14_si_handler) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_5/interconnect6_5/inst/s00_nodes/s00_w_node/inst/inst_si_handler (bd_5dca_interconnect6_5_0_sc_node_v1_0_14_si_handler__parameterized3) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_5/interconnect6_5/inst/s00_nodes/s00_aw_node/inst/inst_si_handler (bd_5dca_interconnect6_5_0_sc_node_v1_0_14_si_handler__parameterized0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_4/interconnect5_4/inst/s00_nodes/s00_w_node/inst/inst_si_handler (bd_5dca_interconnect5_4_0_sc_node_v1_0_14_si_handler__parameterized3) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_4/interconnect5_4/inst/s00_nodes/s00_aw_node/inst/inst_si_handler (bd_5dca_interconnect5_4_0_sc_node_v1_0_14_si_handler__parameterized0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/s00_nodes/s00_ar_node/inst/inst_si_handler (bd_5dca_interconnect4_3_0_sc_node_v1_0_14_si_handler) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/s00_nodes/s00_ar_node/inst/inst_si_handler (bd_5dca_interconnect3_2_0_sc_node_v1_0_14_si_handler) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_19/interconnect20_19/inst/s00_nodes/s00_ar_node/inst/inst_si_handler (bd_5dca_interconnect20_19_0_sc_node_v1_0_14_si_handler) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect19_18/inst/s00_nodes/s00_ar_node/inst/inst_si_handler (bd_5dca_interconnect19_18_0_sc_node_v1_0_14_si_handler) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_17/interconnect18_17/inst/s00_nodes/s00_w_node/inst/inst_si_handler (bd_5dca_interconnect18_17_0_sc_node_v1_0_14_si_handler__parameterized3) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_17/interconnect18_17/inst/s00_nodes/s00_aw_node/inst/inst_si_handler (bd_5dca_interconnect18_17_0_sc_node_v1_0_14_si_handler__parameterized0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect17_16/inst/s00_nodes/s00_w_node/inst/inst_si_handler (bd_5dca_interconnect17_16_0_sc_node_v1_0_14_si_handler__parameterized3) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect17_16/inst/s00_nodes/s00_aw_node/inst/inst_si_handler (bd_5dca_interconnect17_16_0_sc_node_v1_0_14_si_handler__parameterized0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_15/interconnect16_15/inst/s00_nodes/s00_ar_node/inst/inst_si_handler (bd_5dca_interconnect16_15_0_sc_node_v1_0_14_si_handler) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_14/interconnect15_14/inst/s00_nodes/s00_ar_node/inst/inst_si_handler (bd_5dca_interconnect15_14_0_sc_node_v1_0_14_si_handler) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_13/interconnect14_13/inst/s00_nodes/s00_w_node/inst/inst_si_handler (bd_5dca_interconnect14_13_0_sc_node_v1_0_14_si_handler__parameterized3) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_13/interconnect14_13/inst/s00_nodes/s00_aw_node/inst/inst_si_handler (bd_5dca_interconnect14_13_0_sc_node_v1_0_14_si_handler__parameterized0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect13_12/inst/s00_nodes/s00_w_node/inst/inst_si_handler (bd_5dca_interconnect13_12_0_sc_node_v1_0_14_si_handler__parameterized3) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect13_12/inst/s00_nodes/s00_aw_node/inst/inst_si_handler (bd_5dca_interconnect13_12_0_sc_node_v1_0_14_si_handler__parameterized0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect12_11/inst/s00_nodes/s00_ar_node/inst/inst_si_handler (bd_5dca_interconnect12_11_0_sc_node_v1_0_14_si_handler) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect11_10/inst/s00_nodes/s00_ar_node/inst/inst_si_handler (bd_5dca_interconnect11_10_0_sc_node_v1_0_14_si_handler) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_si_handler (bd_5dca_interconnect2_1_0_sc_node_v1_0_14_si_handler__parameterized3) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler (bd_5dca_interconnect2_1_0_sc_node_v1_0_14_si_handler__parameterized0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler (bd_5dca_interconnect1_0_0_sc_node_v1_0_14_si_handler__parameterized3) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler (bd_5dca_interconnect1_0_0_sc_node_v1_0_14_si_handler__parameterized0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
Phase 3 Sweep | Checksum: 17b28e608

Time (s): cpu = 00:05:10 ; elapsed = 00:04:25 . Memory (MB): peak = 11013.742 ; gain = 875.258 ; free physical = 46864 ; free virtual = 471899
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 42865 cells
INFO: [Opt 31-1021] In phase Sweep, 1259828 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 17b28e608

Time (s): cpu = 00:05:35 ; elapsed = 00:04:51 . Memory (MB): peak = 11013.742 ; gain = 875.258 ; free physical = 47743 ; free virtual = 472783
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 85 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17b28e608

Time (s): cpu = 00:05:42 ; elapsed = 00:04:58 . Memory (MB): peak = 11013.742 ; gain = 875.258 ; free physical = 48150 ; free virtual = 473192
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17b28e608

Time (s): cpu = 00:05:52 ; elapsed = 00:05:08 . Memory (MB): peak = 11013.742 ; gain = 875.258 ; free physical = 47981 ; free virtual = 473116
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1389 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            1020  |            2088  |                                           9075  |
|  Constant propagation         |             609  |           24734  |                                           1189  |
|  Sweep                        |               0  |           42865  |                                        1259828  |
|  BUFG optimization            |               0  |               0  |                                             85  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                           1389  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 11013.742 ; gain = 0.000 ; free physical = 47986 ; free virtual = 473126
Ending Logic Optimization Task | Checksum: 19c362824

Time (s): cpu = 00:06:08 ; elapsed = 00:05:24 . Memory (MB): peak = 11013.742 ; gain = 875.258 ; free physical = 47855 ; free virtual = 473004

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 658 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 19c362824

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 11717.742 ; gain = 704.000 ; free physical = 47870 ; free virtual = 473035

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19c362824

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11717.742 ; gain = 0.000 ; free physical = 48092 ; free virtual = 473258

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 11717.742 ; gain = 0.000 ; free physical = 48095 ; free virtual = 473261
Ending Netlist Obfuscation Task | Checksum: 19c362824

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 11717.742 ; gain = 0.000 ; free physical = 48011 ; free virtual = 473187
INFO: [Common 17-83] Releasing license: Implementation
311 Infos, 668 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:09:10 ; elapsed = 00:07:18 . Memory (MB): peak = 11717.742 ; gain = 1815.383 ; free physical = 48011 ; free virtual = 473186
source /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/scripts/impl_1/_full_opt_post.tcl
source /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/scripts/impl_1/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
WARNING: [Constraints 18-633] Creating clock pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [ip_pcie4_uscale_plus_x1y0.xdc:113]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[18] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[19] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[20] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[21] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[22] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[23] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[24] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[25] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[26] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[27] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[28] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[29] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[30] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[31] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[32] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[33] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[34] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[35] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[36] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[37] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[38] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[39] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[40] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[41] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[42] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[43] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[44] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[45] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[46] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[47] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[48] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[49] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[50] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[51] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[52] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[53] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[54] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[55] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[56] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[57] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[58] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[59] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[60] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[61] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[62] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[63] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[64] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[65] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[66] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[67] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[68] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[69] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[70] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[71] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[9] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[9] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[1] expects both input and output buffering but the buffers are incomplete.
INFO: [Common 17-14] Message 'DRC RPBF-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC UTLZ-3] Resource utilization: Slice LUTs over-utilized in Pblock SLR1 (Pblock SLR1 has 51089 Slice LUTs(s) assigned to it, but only 49920 Slice LUTs(s) are available in the area range defined. The placer will attempt to combine Slice LUTs(s) to make the assigned Slice LUTs(s) fit in the Pblock range. This may cause increased runtime and negative performance. It is highly encouraged that either the Pblock slice range is increased or fewer Slice LUTs(s) are assigned to the Pblock.)
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 217 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 12200.527 ; gain = 0.000 ; free physical = 45096 ; free virtual = 470583
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9a060ae7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12200.527 ; gain = 0.000 ; free physical = 45093 ; free virtual = 470581
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 12200.527 ; gain = 0.000 ; free physical = 45080 ; free virtual = 470568

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-640] Place Check : Pblock SLR1 has 51035 Slice LUTs(s) assigned to it, but only 49920 Slice LUTs(s) are available in the area range defined. The placer will attempt to combine Slice LUTs(s) to make the assigned Slice LUTs(s) fit in the Pblock range. This may cause increased runtime and negative performance. It is highly encouraged that either the Pblock slice range is increased or fewer Slice LUTs(s) are assigned to the Pblock.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1015e1462

Time (s): cpu = 00:07:03 ; elapsed = 00:06:28 . Memory (MB): peak = 12426.645 ; gain = 226.117 ; free physical = 42902 ; free virtual = 468053

Phase 1.3 Build Placer Netlist Model
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: microblaze_0_Clk
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: microblaze_0_Clk
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out1_pfm_top_clkwiz_hbm_aclk_0
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out1_pfm_top_clkwiz_hbm_aclk_0
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
Phase 1.3 Build Placer Netlist Model | Checksum: 14850216e

Time (s): cpu = 00:13:00 ; elapsed = 00:09:47 . Memory (MB): peak = 14711.449 ; gain = 2510.922 ; free physical = 41057 ; free virtual = 466237

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14850216e

Time (s): cpu = 00:13:31 ; elapsed = 00:10:18 . Memory (MB): peak = 14711.449 ; gain = 2510.922 ; free physical = 39222 ; free virtual = 464404
Phase 1 Placer Initialization | Checksum: 14850216e

Time (s): cpu = 00:13:36 ; elapsed = 00:10:23 . Memory (MB): peak = 14711.449 ; gain = 2510.922 ; free physical = 39216 ; free virtual = 464398

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1b15cbbb6

Time (s): cpu = 00:20:16 ; elapsed = 00:14:15 . Memory (MB): peak = 14791.488 ; gain = 2590.961 ; free physical = 36947 ; free virtual = 462165

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1dec87c11

Time (s): cpu = 00:21:28 ; elapsed = 00:15:27 . Memory (MB): peak = 14791.488 ; gain = 2590.961 ; free physical = 36946 ; free virtual = 462164

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 1a0803adc

Time (s): cpu = 00:21:36 ; elapsed = 00:15:35 . Memory (MB): peak = 14791.488 ; gain = 2590.961 ; free physical = 36936 ; free virtual = 462155

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 1a0803adc

Time (s): cpu = 00:21:56 ; elapsed = 00:15:49 . Memory (MB): peak = 14835.852 ; gain = 2635.324 ; free physical = 36573 ; free virtual = 461791

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 12d50051c

Time (s): cpu = 00:22:06 ; elapsed = 00:15:59 . Memory (MB): peak = 14835.852 ; gain = 2635.324 ; free physical = 36757 ; free virtual = 461975

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: bf31dc91

Time (s): cpu = 00:23:51 ; elapsed = 00:16:47 . Memory (MB): peak = 14835.852 ; gain = 2635.324 ; free physical = 35875 ; free virtual = 461140

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: bf31dc91

Time (s): cpu = 00:24:19 ; elapsed = 00:17:15 . Memory (MB): peak = 14835.852 ; gain = 2635.324 ; free physical = 35729 ; free virtual = 460994
Phase 2.1.1 Partition Driven Placement | Checksum: bf31dc91

Time (s): cpu = 00:24:21 ; elapsed = 00:17:17 . Memory (MB): peak = 14835.852 ; gain = 2635.324 ; free physical = 35966 ; free virtual = 461232
Phase 2.1 Floorplanning | Checksum: bf31dc91

Time (s): cpu = 00:24:22 ; elapsed = 00:17:18 . Memory (MB): peak = 14835.852 ; gain = 2635.324 ; free physical = 35845 ; free virtual = 461111

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-46] Identified 4 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/hmss_0/inst/axi_apb_bridge_inst/U0/AXILITE_SLAVE_IF_MODULE/address_i[22]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/regslice_pipe_ctrl_hbm_mgntpf/inst/w15.w_multi/triple_slr.fwd.slr_slave/common.srl_fifo_0/asyncclear_mvalid_inst_0. Replicated 1 times.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.55 . Memory (MB): peak = 14867.867 ; gain = 0.000 ; free physical = 35909 ; free virtual = 461175
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 14867.867 ; gain = 0.000 ; free physical = 35909 ; free virtual = 461175

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            2  |              0  |                     2  |           0  |           1  |  00:00:42  |
|  Total                                |            2  |              0  |                     2  |           0  |           1  |  00:00:42  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 17737f995

Time (s): cpu = 00:26:36 ; elapsed = 00:18:30 . Memory (MB): peak = 14867.867 ; gain = 2667.340 ; free physical = 35309 ; free virtual = 460575

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 1adc7cc0c

Time (s): cpu = 00:26:42 ; elapsed = 00:18:35 . Memory (MB): peak = 14867.867 ; gain = 2667.340 ; free physical = 36244 ; free virtual = 461510

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 1740aa92a

Time (s): cpu = 00:26:46 ; elapsed = 00:18:40 . Memory (MB): peak = 14867.867 ; gain = 2667.340 ; free physical = 36204 ; free virtual = 461470

Phase 2.5 Global Placement Core

Phase 2.5.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2691 LUTNM shape to break, 2967 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 401, two critical 2290, total 2691, new lutff created 3
INFO: [Physopt 32-1138] End 1 Pass. Optimized 3847 nets or LUTs. Breaked 2691 LUTs, combined 1156 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 194 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 122 nets.  Re-placed 1073 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 122 nets or cells. Created 0 new cell, deleted 899 existing cells and moved 1073 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 15745.602 ; gain = 0.000 ; free physical = 33643 ; free virtual = 458923
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1216 to 77. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 77.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1216 to 77. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 77.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect11_10/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect12_11/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect13_12/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1216 to 77. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 77.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect13_12/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_13/interconnect14_13/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1216 to 77. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 77.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_13/interconnect14_13/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_14/interconnect15_14/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_15/interconnect16_15/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect17_16/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1216 to 77. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 77.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect17_16/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_17/interconnect18_17/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1216 to 77. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 77.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_17/interconnect18_17/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect19_18/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_19/interconnect20_19/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_4/interconnect5_4/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1216 to 77. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 77.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_4/interconnect5_4/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_5/interconnect6_5/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1216 to 77. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 77.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_5/interconnect6_5/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_6/interconnect7_6/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_7/interconnect8_7/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect9_8/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1216 to 77. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 77.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect9_8/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1216 to 77. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 77.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-76] Pass 1. Identified 83 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/gmem3_m_axi_U/wreq_throttle/data_fifo/pout_reg[2]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/gmem3_m_axi_U/wreq_throttle/data_fifo/pout_reg[1]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/gmem3_m_axi_U/wreq_throttle/data_fifo/pout_reg[0]_rep_n_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/gmem3_m_axi_U/wreq_throttle/data_fifo/pout_reg[3]_rep_n_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/ap_enable_reg_pp0_iter173. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/ap_enable_reg_pp0_iter173. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/ap_enable_reg_pp0_iter173. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/ap_enable_reg_pp0_iter173. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/gmem3_m_axi_U/bus_write/buff_wdata/show_ahead. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/ap_enable_reg_pp0_iter173. Replicated 8 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/ap_rst_n_inv. Replicated 78 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem2_m_axi_U/bus_write/buff_wdata/show_ahead. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem2_m_axi_U/bus_write/buff_wdata/show_ahead. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem2_m_axi_U/bus_write/buff_wdata/show_ahead. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/wreq_throttle/data_fifo/pout_reg[0]_rep_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem3_m_axi_U/bus_write/buff_wdata/show_ahead. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_13/interconnect14_13/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/show_ahead. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem3_m_axi_U/bus_write/buff_wdata/show_ahead. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/gmem2_m_axi_U/bus_write/buff_wdata/show_ahead. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/ap_rst_n_inv. Replicated 72 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/ap_rst_n_inv. Replicated 78 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/ap_rst_n_inv. Replicated 81 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/ap_rst_n_inv. Replicated 78 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect12_11/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect13_12/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_14/interconnect15_14/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r. Replicated 5 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_18/interconnect19_18/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r. Replicated 5 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_19/interconnect20_19/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_6/interconnect7_6/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_7/interconnect8_7/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem2_m_axi_U/wreq_throttle/data_fifo/pout_reg[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem3_m_axi_U/wreq_throttle/data_fifo/pout_reg[2]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/gmem2_m_axi_U/wreq_throttle/data_fifo/pout_reg[2]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem2_m_axi_U/wreq_throttle/data_fifo/pout_reg[2]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem2_m_axi_U/wreq_throttle/data_fifo/pout_reg[0]_rep_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem2_m_axi_U/wreq_throttle/data_fifo/pout_reg[1]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem2_m_axi_U/wreq_throttle/data_fifo/pout_reg[3]_rep_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/wreq_throttle/data_fifo/pout_reg[1]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/wreq_throttle/data_fifo/pout_reg[3]_rep_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem2_m_axi_U/wreq_throttle/data_fifo/pout_reg[0]_rep_n_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem2_m_axi_U/wreq_throttle/data_fifo/pout_reg[1]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem3_m_axi_U/wreq_throttle/data_fifo/pout_reg[0]_rep_n_0. Replicated 8 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem3_m_axi_U/wreq_throttle/data_fifo/pout_reg[1]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem3_m_axi_U/wreq_throttle/data_fifo/pout_reg[3]_rep_n_0. Replicated 8 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem2_m_axi_U/bus_write/buff_wdata/show_ahead. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem2_m_axi_U/wreq_throttle/data_fifo/pout_reg[0]_rep_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem2_m_axi_U/wreq_throttle/data_fifo/pout_reg[1]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem2_m_axi_U/wreq_throttle/data_fifo/pout_reg[3]_rep_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem3_m_axi_U/bus_write/buff_wdata/show_ahead. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem3_m_axi_U/wreq_throttle/data_fifo/pout_reg[0]_rep_n_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem3_m_axi_U/wreq_throttle/data_fifo/pout_reg[1]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem2_m_axi_U/wreq_throttle/data_fifo/pout_reg[0]_rep_n_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem2_m_axi_U/wreq_throttle/data_fifo/pout_reg[1]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem2_m_axi_U/wreq_throttle/data_fifo/pout_reg[3]_rep_n_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem3_m_axi_U/wreq_throttle/data_fifo/pout_reg[0]_rep_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem3_m_axi_U/wreq_throttle/data_fifo/pout_reg[1]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem3_m_axi_U/wreq_throttle/data_fifo/pout_reg[3]_rep_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect13_12/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_13/interconnect14_13/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect17_16/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_17/interconnect18_17/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_5/interconnect6_5/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect9_8/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r. Replicated 4 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem0_m_axi_U/bus_read/buff_rdata/show_ahead. Replicated 4 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem1_m_axi_U/bus_read/buff_rdata/show_ahead. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem0_m_axi_U/bus_read/buff_rdata/show_ahead. Replicated 5 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem1_m_axi_U/bus_read/buff_rdata/show_ahead. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem0_m_axi_U/bus_read/buff_rdata/show_ahead. Replicated 5 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem1_m_axi_U/bus_read/buff_rdata/show_ahead. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/gmem0_m_axi_U/bus_read/buff_rdata/show_ahead. Replicated 5 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/gmem1_m_axi_U/bus_read/buff_rdata/show_ahead. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem0_m_axi_U/bus_read/buff_rdata/show_ahead. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem1_m_axi_U/bus_read/buff_rdata/show_ahead. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 78 nets. Created 254 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 78 nets or cells. Created 254 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 15745.602 ; gain = 0.000 ; free physical = 33540 ; free virtual = 458820
INFO: [Physopt 32-76] Pass 1. Identified 34 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/ap_enable_reg_pp0_iter172. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem2_m_axi_U/bus_write/buff_wdata/p_12_in. Replicated 5 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/p_12_in. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/ap_enable_reg_pp0_iter172. Replicated 4 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/ap_enable_reg_pp0_iter172. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem3_m_axi_U/bus_write/buff_wdata/p_12_in. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem2_m_axi_U/bus_write/buff_wdata/p_12_in. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem2_m_axi_U/bus_write/buff_wdata/p_12_in. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/gmem3_m_axi_U/bus_write/buff_wdata/p_12_in. Replicated 5 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/ap_enable_reg_pp0_iter172. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/gmem2_m_axi_U/bus_write/buff_wdata/p_12_in. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem3_m_axi_U/bus_write/buff_wdata/p_12_in. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem3_m_axi_U/bus_write/buff_wdata/p_12_in. Replicated 4 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem2_m_axi_U/bus_write/buff_wdata/p_12_in. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem0_m_axi_U/bus_read/buff_rdata/full_n_reg_0. Replicated 10 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/ap_enable_reg_pp0_iter172. Replicated 8 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem0_m_axi_U/bus_read/buff_rdata/waddr[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem1_m_axi_U/bus_read/buff_rdata/waddr[0]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/ap_rst_reg_1. Replicated 9 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem1_m_axi_U/bus_read/buff_rdata/waddr[0]. Replicated 9 times.
INFO: [Common 17-14] Message 'Physopt 32-81' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-232] Optimized 34 nets. Created 249 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 34 nets or cells. Created 249 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 15745.602 ; gain = 0.000 ; free physical = 33459 ; free virtual = 458739
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-457] Pass 1. Identified 8 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U17/tmp_product. 17 registers were pushed out.
INFO: [Physopt 32-666] Processed cell pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U17/dout_reg. No change.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U16/tmp_product. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U16/tmp_product__0. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U16/dout_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U15/dout_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U10/tmp_product. 15 registers were pushed out.
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-457] Pass 2. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-666] Processed cell pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U17/dout_reg. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 7 nets or cells. Created 113 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.66 . Memory (MB): peak = 15745.602 ; gain = 0.000 ; free physical = 32610 ; free virtual = 457890
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 15745.602 ; gain = 0.000 ; free physical = 32676 ; free virtual = 457956
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 15745.602 ; gain = 0.000 ; free physical = 32682 ; free virtual = 457962

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         2691  |           1156  |                  3847  |           0  |           1  |  00:00:06  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |            899  |                   122  |           0  |           1  |  00:00:53  |
|  Very High Fanout                                 |          254  |              0  |                    78  |           0  |           1  |  00:00:51  |
|  Fanout                                           |          249  |              0  |                    34  |           0  |           1  |  00:00:10  |
|  DSP Register                                     |          113  |              0  |                     7  |           8  |           1  |  00:00:06  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
|  BRAM Register                                    |            0  |              0  |                     0  |         204  |           1  |  00:00:01  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         3307  |           2055  |                  4088  |         212  |          12  |  00:02:09  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.1 Physical Synthesis In Placer | Checksum: 19acd3b64

Time (s): cpu = 00:59:01 ; elapsed = 00:42:26 . Memory (MB): peak = 15745.602 ; gain = 3545.074 ; free physical = 33686 ; free virtual = 458966
Phase 2.5 Global Placement Core | Checksum: 21743922a

Time (s): cpu = 01:04:11 ; elapsed = 00:46:53 . Memory (MB): peak = 15745.602 ; gain = 3545.074 ; free physical = 32787 ; free virtual = 458067
Phase 2 Global Placement | Checksum: 21743922a

Time (s): cpu = 01:04:13 ; elapsed = 00:46:54 . Memory (MB): peak = 15745.602 ; gain = 3545.074 ; free physical = 33031 ; free virtual = 458311

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 24d4e685d

Time (s): cpu = 01:05:26 ; elapsed = 00:47:35 . Memory (MB): peak = 15745.602 ; gain = 3545.074 ; free physical = 33086 ; free virtual = 458366

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19061de17

Time (s): cpu = 01:07:08 ; elapsed = 00:48:41 . Memory (MB): peak = 15745.602 ; gain = 3545.074 ; free physical = 32775 ; free virtual = 458055

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 17769f1cb

Time (s): cpu = 01:11:32 ; elapsed = 00:51:30 . Memory (MB): peak = 15745.602 ; gain = 3545.074 ; free physical = 32525 ; free virtual = 457805

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: e631f229

Time (s): cpu = 01:11:42 ; elapsed = 00:51:35 . Memory (MB): peak = 15745.602 ; gain = 3545.074 ; free physical = 32508 ; free virtual = 457788

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 19f9cbcf1

Time (s): cpu = 01:15:01 ; elapsed = 00:53:51 . Memory (MB): peak = 15745.602 ; gain = 3545.074 ; free physical = 32572 ; free virtual = 457852
Phase 3.3 Small Shape DP | Checksum: 1948d1b68

Time (s): cpu = 01:16:38 ; elapsed = 00:54:35 . Memory (MB): peak = 15745.602 ; gain = 3545.074 ; free physical = 32450 ; free virtual = 457730

Phase 3.4 Place Remaining
Phase 3.4 Place Remaining | Checksum: 1948d1b68

Time (s): cpu = 01:16:43 ; elapsed = 00:54:40 . Memory (MB): peak = 15745.602 ; gain = 3545.074 ; free physical = 32660 ; free virtual = 457940

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 10593d04c

Time (s): cpu = 01:17:07 ; elapsed = 00:55:00 . Memory (MB): peak = 15745.602 ; gain = 3545.074 ; free physical = 32708 ; free virtual = 457989

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 10593d04c

Time (s): cpu = 01:17:12 ; elapsed = 00:55:05 . Memory (MB): peak = 15745.602 ; gain = 3545.074 ; free physical = 32729 ; free virtual = 458009

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 14e71196a

Time (s): cpu = 01:22:23 ; elapsed = 00:57:23 . Memory (MB): peak = 15745.602 ; gain = 3545.074 ; free physical = 31738 ; free virtual = 457019
Phase 3 Detail Placement | Checksum: 14e71196a

Time (s): cpu = 01:22:28 ; elapsed = 00:57:28 . Memory (MB): peak = 15745.602 ; gain = 3545.074 ; free physical = 32862 ; free virtual = 458142

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-633] Creating clock pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [ip_pcie4_uscale_plus_x1y0.xdc:113]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: cd28c910

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.407 | TNS=-7.143 |
Phase 1 Physical Synthesis Initialization | Checksum: 12f3d8975

Time (s): cpu = 00:01:13 ; elapsed = 00:00:30 . Memory (MB): peak = 15745.602 ; gain = 0.000 ; free physical = 33537 ; free virtual = 458818
INFO: [Place 46-35] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U33/ap_enable_reg_pp0_iter10, inserted BUFG to drive 3253 loads.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U33/ap_enable_reg_pp0_iter10, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U33/ap_enable_reg_pp0_iter10, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U33/ap_enable_reg_pp0_iter10, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U33/ap_enable_reg_pp0_iter10, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U34/add_ln86_10_reg_22590, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U34/add_ln86_10_reg_22590, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U34/add_ln86_10_reg_22590, inserted BUFG to drive 1249 loads.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U34/add_ln86_10_reg_22590, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U34/add_ln86_10_reg_22590, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_27ns_27_36_1_U1/krnl_vaddmul_urem_32ns_27ns_27_36_1_divider_u/full_n_reg, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_27ns_27_36_1_U1/krnl_vaddmul_urem_32ns_27ns_27_36_1_divider_u/full_n_reg, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/ap_rst_n_inv, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem3_m_axi_U/bus_write/buff_wdata/pop, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem2_m_axi_U/bus_write/buff_wdata/pop, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-33] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem2_m_axi_U/bus_write/buff_wdata/pop, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem2_m_axi_U/bus_write/buff_wdata/pop, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem2_m_axi_U/bus_write/buff_wdata/pop, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem3_m_axi_U/bus_write/buff_wdata/pop, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem3_m_axi_U/bus_write/buff_wdata/pop, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/gmem2_m_axi_U/bus_write/buff_wdata/pop, inserted BUFG to drive 1156 loads.
INFO: [Place 46-35] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/gmem3_m_axi_U/bus_write/buff_wdata/pop, inserted BUFG to drive 1156 loads.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/pop, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem3_m_axi_U/bus_write/buff_wdata/E[0], inserted BUFG to drive 1160 loads.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem3_m_axi_U/bus_write/buff_wdata/E[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem2_m_axi_U/bus_write/buff_wdata/E[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem2_m_axi_U/bus_write/buff_wdata/E[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/gmem3_m_axi_U/bus_write/buff_wdata/E[0], inserted BUFG to drive 1160 loads.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem3_m_axi_U/bus_write/buff_wdata/E[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/E[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem2_m_axi_U/bus_write/buff_wdata/E[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-33] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem2_m_axi_U/bus_write/buff_wdata/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem3_m_axi_U/wreq_throttle/data_fifo/q[1023]_i_1__0_n_0, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem2_m_axi_U/wreq_throttle/data_fifo/q[1023]_i_1_n_0, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/gmem2_m_axi_U/wreq_throttle/data_fifo/q[1023]_i_1_n_0, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-32] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[5].inst_rd_addrb/rd_addrb_incr, BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[5].inst_rd_addrb/rd_addrb_incr, BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_13/interconnect14_13/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[5].inst_rd_addrb/rd_addrb_incr, BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_16/interconnect17_16/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[5].inst_rd_addrb/rd_addrb_incr, BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_5/interconnect6_5/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[5].inst_rd_addrb/rd_addrb_incr, BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect9_8/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[5].inst_rd_addrb/rd_addrb_incr, BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem0_m_axi_U/bus_read/buff_rdata/waddr__0, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-32] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect13_12/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[5].inst_rd_addrb/rd_addrb_incr, BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem1_m_axi_U/bus_read/buff_rdata/pop, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem1_m_axi_U/bus_read/buff_rdata/pop, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem1_m_axi_U/bus_read/buff_rdata/pop, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/gmem1_m_axi_U/bus_read/buff_rdata/pop, inserted BUFG to drive 1025 loads.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem1_m_axi_U/bus_read/buff_rdata/pop, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem0_m_axi_U/bus_read/buff_rdata/waddr__0, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem0_m_axi_U/bus_read/buff_rdata/next_beat, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem0_m_axi_U/bus_read/buff_rdata/next_beat, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem1_m_axi_U/bus_read/buff_rdata/push, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem1_m_axi_U/bus_read/rs_rdata/load_p2, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-32] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem1_m_axi_U/next_beat, BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem0_m_axi_U/bus_read/rs_rdata/load_p2, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-32] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem1_m_axi_U/next_beat, BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem1_m_axi_U/next_beat, BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-35] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/gmem1_m_axi_U/bus_read/rs_rdata/load_p2, inserted BUFG to drive 1024 loads.
INFO: [Place 46-32] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/gmem1_m_axi_U/next_beat, BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem1_m_axi_U/bus_read/rs_rdata/load_p2, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem0_m_axi_U/bus_read/rs_rdata/load_p2, inserted BUFG to drive 1024 loads.
INFO: [Place 46-32] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem1_m_axi_U/next_beat, BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem1_m_axi_U/bus_read/rs_rdata/load_p2, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/gmem0_m_axi_U/bus_read/buff_rdata/next_beat, inserted BUFG to drive 1017 loads.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem0_m_axi_U/bus_read/rs_rdata/load_p2, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem0_m_axi_U/bus_read/buff_rdata/next_beat, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem0_m_axi_U/bus_read/buff_rdata/pop, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/gmem1_m_axi_U/bus_read/buff_rdata/push, inserted BUFG to drive 1001 loads.
INFO: [Place 46-56] BUFG insertion identified 68 candidate nets. Inserted BUFG: 11, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 43, Skipped due to Illegal Netlist: 12.
Ending Physical Synthesis Task | Checksum: 129e14855

Time (s): cpu = 00:03:36 ; elapsed = 00:02:36 . Memory (MB): peak = 15745.602 ; gain = 0.000 ; free physical = 32791 ; free virtual = 458072
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bf38a4d3

Time (s): cpu = 01:35:07 ; elapsed = 01:04:39 . Memory (MB): peak = 15745.602 ; gain = 3545.074 ; free physical = 32821 ; free virtual = 458102

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 1bf38a4d3

Time (s): cpu = 01:35:11 ; elapsed = 01:04:43 . Memory (MB): peak = 15745.602 ; gain = 3545.074 ; free physical = 32770 ; free virtual = 458051

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.203. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 11cf61d4b

Time (s): cpu = 01:41:46 ; elapsed = 01:11:20 . Memory (MB): peak = 15745.602 ; gain = 3545.074 ; free physical = 32355 ; free virtual = 457636

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.203. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 11cf61d4b

Time (s): cpu = 01:41:54 ; elapsed = 01:11:29 . Memory (MB): peak = 15745.602 ; gain = 3545.074 ; free physical = 32397 ; free virtual = 457678

Time (s): cpu = 01:41:54 ; elapsed = 01:11:29 . Memory (MB): peak = 15745.602 ; gain = 3545.074 ; free physical = 32408 ; free virtual = 457689
Phase 4.1 Post Commit Optimization | Checksum: 11cf61d4b

Time (s): cpu = 01:41:59 ; elapsed = 01:11:33 . Memory (MB): peak = 15745.602 ; gain = 3545.074 ; free physical = 32441 ; free virtual = 457722
WARNING: [Place 46-14] The placer has determined that this design is highly congested and may have difficulty routing. Run report_design_analysis -congestion for a detailed report.
Netlist sorting complete. Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.47 . Memory (MB): peak = 16215.008 ; gain = 0.000 ; free physical = 32247 ; free virtual = 457529

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 215f4c8fc

Time (s): cpu = 01:45:11 ; elapsed = 01:13:51 . Memory (MB): peak = 16215.008 ; gain = 4014.480 ; free physical = 32364 ; free virtual = 457645

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              16x16|              64x64|              32x32|
|___________|___________________|___________________|___________________|
|      South|              16x16|              32x32|              16x16|
|___________|___________________|___________________|___________________|
|       East|              16x16|                2x2|              32x32|
|___________|___________________|___________________|___________________|
|       West|              32x32|                4x4|              64x64|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 215f4c8fc

Time (s): cpu = 01:45:20 ; elapsed = 01:14:00 . Memory (MB): peak = 16215.008 ; gain = 4014.480 ; free physical = 32374 ; free virtual = 457655
Phase 4.3 Placer Reporting | Checksum: 215f4c8fc

Time (s): cpu = 01:45:30 ; elapsed = 01:14:10 . Memory (MB): peak = 16215.008 ; gain = 4014.480 ; free physical = 32388 ; free virtual = 457669

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 16215.008 ; gain = 0.000 ; free physical = 32389 ; free virtual = 457670

Time (s): cpu = 01:45:30 ; elapsed = 01:14:10 . Memory (MB): peak = 16215.008 ; gain = 4014.480 ; free physical = 32389 ; free virtual = 457670
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1debb63c5

Time (s): cpu = 01:45:41 ; elapsed = 01:14:21 . Memory (MB): peak = 16215.008 ; gain = 4014.480 ; free physical = 32378 ; free virtual = 457659
Ending Placer Task | Checksum: 118c1b660

Time (s): cpu = 01:45:41 ; elapsed = 01:14:21 . Memory (MB): peak = 16215.008 ; gain = 4014.480 ; free physical = 32395 ; free virtual = 457676
INFO: [Common 17-83] Releasing license: Implementation
583 Infos, 806 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 01:53:32 ; elapsed = 01:18:16 . Memory (MB): peak = 16215.008 ; gain = 4497.266 ; free physical = 34088 ; free virtual = 459369
source /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/scripts/impl_1/_full_place_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 16215.008 ; gain = 0.000 ; free physical = 34135 ; free virtual = 459416
INFO: System Diagram: Run step: placed

report_utilization: Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 16215.008 ; gain = 0.000 ; free physical = 34120 ; free virtual = 459401
report_utilization: Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 16215.008 ; gain = 0.000 ; free physical = 34153 ; free virtual = 459435
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 413.82s |  WALL: 175.87s
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 16215.008 ; gain = 0.000 ; free physical = 33782 ; free virtual = 459086

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.203 | TNS=-1.025 |
Phase 1 Physical Synthesis Initialization | Checksum: 126be817c

Time (s): cpu = 00:08:58 ; elapsed = 00:08:08 . Memory (MB): peak = 16215.008 ; gain = 0.000 ; free physical = 31626 ; free virtual = 457102
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.
INFO: [Physopt 32-801] Found 2 high priority path groups.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.203 | TNS=-1.025 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 126be817c

Time (s): cpu = 00:09:48 ; elapsed = 00:08:32 . Memory (MB): peak = 16215.008 ; gain = 0.000 ; free physical = 31403 ; free virtual = 456879

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.203 | TNS=-1.025 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/ap_CS_fsm_reg[0]_rep__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/indvar_flatten_fu_238_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/ap_CS_fsm[1]_i_4_n_0.  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/ap_CS_fsm[1]_i_4
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/ap_CS_fsm[1]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.082 | TNS=-0.686 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem0_m_axi_U/bus_read/fifo_rreq/pout_reg[4]_rep__5_n_0.  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem0_m_axi_U/bus_read/fifo_rreq/pout_reg[4]_rep__5
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem0_m_axi_U/bus_read/fifo_rreq/pout_reg[4]_rep__5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.070 | TNS=-0.605 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem0_m_axi_U/bus_read/fifo_rreq/pout_reg[3]_rep__6_n_0.  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem0_m_axi_U/bus_read/fifo_rreq/pout_reg[3]_rep__6
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem0_m_axi_U/bus_read/fifo_rreq/pout_reg[3]_rep__6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.060 | TNS=-0.535 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem0_m_axi_U/bus_read/buff_rdata/if_dout[182]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem0_m_axi_U/bus_read/buff_rdata/q_buf[182]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem0_m_axi_U/bus_read/buff_rdata/dout_buf[182]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem0_m_axi_U/bus_read/buff_rdata/if_dout[182]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem0_m_axi_U/bus_read/buff_rdata/q_buf[182]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem0_m_axi_U/bus_read/buff_rdata/dout_buf[182]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.060 | TNS=-0.535 |
Phase 3 Critical Path Optimization | Checksum: 126be817c

Time (s): cpu = 00:09:55 ; elapsed = 00:08:38 . Memory (MB): peak = 16215.008 ; gain = 0.000 ; free physical = 31440 ; free virtual = 456916

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.060 | TNS=-0.535 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem0_m_axi_U/bus_read/buff_rdata/if_dout[182]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem0_m_axi_U/bus_read/buff_rdata/q_buf[182]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem0_m_axi_U/bus_read/buff_rdata/dout_buf[182]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem0_m_axi_U/bus_read/buff_rdata/if_dout[182]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem0_m_axi_U/bus_read/buff_rdata/q_buf[182]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/gmem0_m_axi_U/bus_read/buff_rdata/dout_buf[182]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.060 | TNS=-0.535 |
Phase 4 Critical Path Optimization | Checksum: 126be817c

Time (s): cpu = 00:09:55 ; elapsed = 00:08:38 . Memory (MB): peak = 16215.008 ; gain = 0.000 ; free physical = 31439 ; free virtual = 456915
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 16215.008 ; gain = 0.000 ; free physical = 31501 ; free virtual = 456977
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 16215.008 ; gain = 0.000 ; free physical = 31381 ; free virtual = 456858
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.060 | TNS=-0.535 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           4  |           1  |  00:00:14  |
|  Critical Path  |          0.143  |          0.490  |            0  |              0  |                     3  |           0  |           2  |  00:00:06  |
|  Total          |          0.143  |          0.490  |            0  |              0  |                     3  |           4  |           3  |  00:00:21  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 16215.008 ; gain = 0.000 ; free physical = 31387 ; free virtual = 456863
Ending Physical Synthesis Task | Checksum: 21cd5ed94

Time (s): cpu = 00:10:20 ; elapsed = 00:09:03 . Memory (MB): peak = 16215.008 ; gain = 0.000 ; free physical = 31283 ; free virtual = 456759
INFO: [Common 17-83] Releasing license: Implementation
626 Infos, 806 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:17:20 ; elapsed = 00:12:08 . Memory (MB): peak = 16215.008 ; gain = 0.000 ; free physical = 31991 ; free virtual = 457467
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8997a9f ConstDB: 0 ShapeSum: b6e1512b RouteDB: b2a8929e
Nodegraph reading from file.  Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 16215.008 ; gain = 0.000 ; free physical = 34388 ; free virtual = 459864
Post Restoration Checksum: NetGraph: d741b9a8 NumContArr: a9b9b2b Constraints: 80c3eaad Timing: 0
Phase 1 Build RT Design | Checksum: 162a13f80

Time (s): cpu = 00:08:27 ; elapsed = 00:04:51 . Memory (MB): peak = 16215.008 ; gain = 0.000 ; free physical = 33986 ; free virtual = 459463

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 162a13f80

Time (s): cpu = 00:08:45 ; elapsed = 00:05:08 . Memory (MB): peak = 16215.008 ; gain = 0.000 ; free physical = 33567 ; free virtual = 459044

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 162a13f80

Time (s): cpu = 00:09:02 ; elapsed = 00:05:25 . Memory (MB): peak = 16215.008 ; gain = 0.000 ; free physical = 33542 ; free virtual = 459018

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1ee2017f5

Time (s): cpu = 00:09:54 ; elapsed = 00:06:09 . Memory (MB): peak = 16215.008 ; gain = 0.000 ; free physical = 44516 ; free virtual = 470104

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a0630c3b

Time (s): cpu = 00:13:53 ; elapsed = 00:08:13 . Memory (MB): peak = 16215.008 ; gain = 0.000 ; free physical = 43085 ; free virtual = 468784
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.020 | TNS=-0.020 | WHS=-0.298 | THS=-404.879|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 190cebf79

Time (s): cpu = 00:23:19 ; elapsed = 00:12:28 . Memory (MB): peak = 16215.008 ; gain = 0.000 ; free physical = 43029 ; free virtual = 469106
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.020 | TNS=-0.007 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 25cd7d149

Time (s): cpu = 00:24:02 ; elapsed = 00:12:59 . Memory (MB): peak = 16215.008 ; gain = 0.000 ; free physical = 42575 ; free virtual = 468673

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000135085 %
  Global Horizontal Routing Utilization  = 8.6047e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 400864
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 368011
  Number of Partially Routed Nets     = 32853
  Number of Node Overlaps             = 8

Phase 2 Router Initialization | Checksum: 17c429764

Time (s): cpu = 00:24:34 ; elapsed = 00:13:23 . Memory (MB): peak = 16215.008 ; gain = 0.000 ; free physical = 42433 ; free virtual = 468544

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 17c429764

Time (s): cpu = 00:24:49 ; elapsed = 00:13:38 . Memory (MB): peak = 16215.008 ; gain = 0.000 ; free physical = 42500 ; free virtual = 468621
WARNING: [Route 35-3387] High violations detected on bus-skew constraints. This can potentially cause WNS degradation and routing congestion.
Resolution: Please review the set_bus_skew constraints.
Phase 3 Initial Routing | Checksum: 1a6b2a5dd

Time (s): cpu = 00:28:42 ; elapsed = 00:16:03 . Memory (MB): peak = 16215.008 ; gain = 0.000 ; free physical = 41886 ; free virtual = 468186

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   64x64|      3.71| 128x128|      6.71|   16x16|      1.89|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   32x32|      2.49|   64x64|      5.58|   16x16|      0.86|
|___________|________|__________|________|__________|________|__________|
|       EAST|   16x16|      0.80|   16x16|      0.87|   16x16|      2.08|
|___________|________|__________|________|__________|________|__________|
|       WEST|   16x16|      0.72|     8x8|      0.89|   32x32|      1.68|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X30Y104->INT_X61Y199 (CLEM_X30Y104->CLEL_R_X61Y199)
	INT_X32Y112->INT_X63Y143 (CLEM_X32Y112->CLEL_R_X63Y143)
	INT_X32Y111->INT_X63Y142 (CLEM_X32Y111->CLEL_R_X63Y142)
	INT_X32Y110->INT_X63Y141 (CLEM_X32Y110->CLEL_R_X63Y141)
	INT_X32Y109->INT_X63Y140 (CLEM_X32Y109->CLEL_R_X63Y140)
SOUTH
	INT_X50Y114->INT_X65Y161 (CLEL_L_X50Y114->CLEL_R_X65Y161)
	INT_X48Y112->INT_X63Y127 (CLEM_X48Y112->CLEL_R_X63Y127)
	INT_X48Y111->INT_X63Y126 (CLEM_X48Y111->CLEL_R_X63Y126)
	INT_X48Y110->INT_X63Y125 (CLEM_X48Y110->CLEL_R_X63Y125)
	INT_X48Y109->INT_X63Y124 (CLEM_X48Y109->CLEL_R_X63Y124)
EAST
	INT_X112Y92->INT_X119Y107 (CLEM_X112Y92->DSP_X119Y105)
	INT_X112Y96->INT_X119Y103 (CLEM_X112Y96->DSP_X119Y100)
	INT_X96Y8->INT_X103Y15 (CLEM_X96Y8->DSP_X103Y15)
	INT_X96Y7->INT_X103Y14 (CLEM_X96Y7->BLI_BLI_FT_X103Y0)
	INT_X112Y95->INT_X119Y102 (CLEM_X112Y95->DSP_X119Y100)
WEST
	INT_X58Y56->INT_X81Y71 (BRAM_X58Y55->CLEL_R_X81Y71)
	INT_X64Y64->INT_X71Y71 (CLEM_X64Y64->CLEL_R_X71Y71)
	INT_X72Y56->INT_X79Y63 (CLEM_X72Y56->CLEL_R_X79Y63)
	INT_X104Y56->INT_X111Y63 (CLEM_X104Y56->DSP_X111Y60)
	INT_X64Y63->INT_X71Y70 (CLEM_X64Y63->CLEL_R_X71Y70)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X8Y73->INT_X103Y200 (CMAC_X7Y60->DSP_X103Y200)
	INT_X0Y118->INT_X63Y181 (GTY_L_X0Y60->CLEL_R_X63Y181)
	INT_X0Y117->INT_X63Y180 (GTY_L_X0Y60->CLEL_R_X63Y180)
	INT_X0Y116->INT_X63Y179 (GTY_L_X0Y60->CLEL_R_X63Y179)
	INT_X0Y115->INT_X63Y178 (GTY_L_X0Y60->CLEL_R_X63Y178)
SOUTH
	INT_X1Y80->INT_X32Y175 (CLEM_X1Y80->CLEL_R_X32Y175)
	INT_X0Y112->INT_X31Y143 (GTY_L_X0Y60->CLEL_R_X31Y143)
	INT_X0Y111->INT_X31Y142 (GTY_L_X0Y60->CLEL_R_X31Y142)
	INT_X0Y110->INT_X31Y141 (GTY_L_X0Y60->CLEL_R_X31Y141)
	INT_X0Y109->INT_X31Y140 (GTY_L_X0Y60->CLEL_R_X31Y140)
EAST
	INT_X112Y91->INT_X119Y106 (CLEM_X112Y91->DSP_X119Y105)
	INT_X112Y96->INT_X119Y103 (CLEM_X112Y96->DSP_X119Y100)
	INT_X112Y95->INT_X119Y102 (CLEM_X112Y95->DSP_X119Y100)
	INT_X112Y94->INT_X119Y101 (CLEM_X112Y94->DSP_X119Y100)
	INT_X40Y141->INT_X47Y148 (CLEM_X40Y141->CLEL_R_X47Y148)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X40Y80->INT_X47Y127 (CLEM_X40Y80->CLEL_R_X47Y127)
	INT_X32Y166->INT_X47Y181 (CLEM_X32Y166->CLEL_R_X47Y181)
	INT_X32Y165->INT_X47Y180 (CLEM_X32Y165->CLEL_R_X47Y180)
	INT_X32Y164->INT_X47Y179 (CLEM_X32Y164->CLEL_R_X47Y179)
	INT_X32Y163->INT_X47Y178 (CLEM_X32Y163->CLEL_R_X47Y178)
SOUTH
	INT_X50Y96->INT_X57Y119 (CLEL_L_X50Y96->CLEL_R_X57Y119)
	INT_X104Y32->INT_X111Y39 (CLEM_X104Y32->DSP_X111Y35)
	INT_X24Y8->INT_X31Y15 (CLEM_X24Y8->CLEL_R_X31Y15)
	INT_X24Y7->INT_X31Y14 (CLEM_X24Y7->CLEL_R_X31Y14)
	INT_X104Y31->INT_X111Y38 (CLEM_X104Y31->DSP_X111Y35)
EAST
	INT_X56Y8->INT_X71Y23 (BRAM_X56Y5->CLEL_R_X71Y23)
	INT_X52Y10->INT_X67Y25 (CLEL_L_X52Y10->DSP_X67Y25)
	INT_X52Y9->INT_X67Y24 (CLEL_L_X52Y9->DSP_X67Y20)
	INT_X52Y8->INT_X67Y23 (CLEL_L_X52Y8->DSP_X67Y20)
	INT_X52Y7->INT_X67Y22 (CLEL_L_X52Y7->DSP_X67Y20)
WEST
	INT_X64Y48->INT_X79Y79 (CLEM_X64Y48->CLEL_R_X79Y79)
	INT_X64Y64->INT_X79Y79 (CLEM_X64Y64->CLEL_R_X79Y79)
	INT_X64Y48->INT_X79Y63 (CLEM_X64Y48->CLEL_R_X79Y63)
	INT_X64Y63->INT_X79Y78 (CLEM_X64Y63->CLEL_R_X79Y78)
	INT_X64Y47->INT_X79Y62 (CLEM_X64Y47->CLEL_R_X79Y62)

INFO: [Route 35-448] Estimated Global/Short routing congestion is level 6 (64x64). Congestion levels of 5 and greater can reduce routability and impact timing closure.

INFO: [Route 35-581] Estimated Timing congestion is level 7 (128x128). Congestion levels of 5 and greater may impact timing closure.
INFO: [Route 35-580] Design has 9 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+=================================================================================================================================================================================================================================================================================================================================================================================+=================================================================================================================================================================================================================================================================================================================================================================================+======================================================================================================+
| Launch Clock                                                                                                                                                                                                                                                                                                                                                                    | Capture Clock                                                                                                                                                                                                                                                                                                                                                                   | Pin                                                                                                  |
+=================================================================================================================================================================================================================================================================================================================================================================================+=================================================================================================================================================================================================================================================================================================================================================================================+======================================================================================================+
| pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_c_e4_inst/MIRXCOMPLETIONRAMREADDATA0[98] |
| pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_c_e4_inst/MIRXCOMPLETIONRAMREADDATA0[82] |
| pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_c_e4_inst/MIRXCOMPLETIONRAMREADDATA0[80] |
| pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_c_e4_inst/MIRXCOMPLETIONRAMREADDATA0[90] |
| microblaze_0_Clk                                                                                                                                                                                                                                                                                                                                                                | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CFGEXTREADDATA[4]              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 187492
 Number of Nodes with overlaps = 41422
 Number of Nodes with overlaps = 10291
 Number of Nodes with overlaps = 3355
 Number of Nodes with overlaps = 1291
 Number of Nodes with overlaps = 519
 Number of Nodes with overlaps = 191
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_100_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_120_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
Phase 4.1 Global Iteration 0 | Checksum: 32d1605ef

Time (s): cpu = 01:27:29 ; elapsed = 00:53:33 . Memory (MB): peak = 16215.008 ; gain = 0.000 ; free physical = 30478 ; free virtual = 458093

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 360
 Number of Nodes with overlaps = 2061
 Number of Nodes with overlaps = 2087
 Number of Nodes with overlaps = 1529
 Number of Nodes with overlaps = 873
 Number of Nodes with overlaps = 479
 Number of Nodes with overlaps = 232
 Number of Nodes with overlaps = 121
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.694 | TNS=-2913.631| WHS=-0.202 | THS=-180.213|

INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.694 | TNS=-2913.631| WHS=-0.400 | THS=-117.314|

Phase 4.2 Global Iteration 1 | Checksum: 199b86f19

Time (s): cpu = 01:55:25 ; elapsed = 01:12:08 . Memory (MB): peak = 16279.039 ; gain = 64.031 ; free physical = 28866 ; free virtual = 456482

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1929
 Number of Nodes with overlaps = 2396
 Number of Nodes with overlaps = 2106
 Number of Nodes with overlaps = 1285
 Number of Nodes with overlaps = 726
 Number of Nodes with overlaps = 416
 Number of Nodes with overlaps = 237
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.517 | TNS=-1916.347| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1c5e1534a

Time (s): cpu = 02:18:39 ; elapsed = 01:26:56 . Memory (MB): peak = 16279.039 ; gain = 64.031 ; free physical = 28992 ; free virtual = 456608

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 969
 Number of Nodes with overlaps = 1547
 Number of Nodes with overlaps = 1401
 Number of Nodes with overlaps = 900
 Number of Nodes with overlaps = 503
 Number of Nodes with overlaps = 262
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.456 | TNS=-1719.195| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 183140148

Time (s): cpu = 02:34:32 ; elapsed = 01:37:29 . Memory (MB): peak = 16279.039 ; gain = 64.031 ; free physical = 29262 ; free virtual = 456878

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 1281
 Number of Nodes with overlaps = 1880
 Number of Nodes with overlaps = 1427
 Number of Nodes with overlaps = 903
 Number of Nodes with overlaps = 453
 Number of Nodes with overlaps = 241
 Number of Nodes with overlaps = 124
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_100_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.492 | TNS=-1498.777| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 19fe3da87

Time (s): cpu = 02:51:18 ; elapsed = 01:49:08 . Memory (MB): peak = 16279.039 ; gain = 64.031 ; free physical = 29071 ; free virtual = 456688
Phase 4 Rip-up And Reroute | Checksum: 19fe3da87

Time (s): cpu = 02:51:34 ; elapsed = 01:49:24 . Memory (MB): peak = 16279.039 ; gain = 64.031 ; free physical = 29088 ; free virtual = 456705

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 25ffeb00b

Time (s): cpu = 02:55:51 ; elapsed = 01:51:39 . Memory (MB): peak = 16279.039 ; gain = 64.031 ; free physical = 29045 ; free virtual = 456661
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.456 | TNS=-1719.195| WHS=-0.053 | THS=-0.536 |

 Number of Nodes with overlaps = 0

Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 2e3a909ea

Time (s): cpu = 02:59:37 ; elapsed = 01:53:22 . Memory (MB): peak = 16279.039 ; gain = 64.031 ; free physical = 28071 ; free virtual = 455688
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.423 | TNS=-1594.402| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1f518c477

Time (s): cpu = 03:00:35 ; elapsed = 01:53:55 . Memory (MB): peak = 16279.039 ; gain = 64.031 ; free physical = 28711 ; free virtual = 456327

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f518c477

Time (s): cpu = 03:00:50 ; elapsed = 01:54:11 . Memory (MB): peak = 16279.039 ; gain = 64.031 ; free physical = 28682 ; free virtual = 456299
Phase 5 Delay and Skew Optimization | Checksum: 1f518c477

Time (s): cpu = 03:01:07 ; elapsed = 01:54:28 . Memory (MB): peak = 16279.039 ; gain = 64.031 ; free physical = 28264 ; free virtual = 455881

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21a7855e3

Time (s): cpu = 03:04:16 ; elapsed = 01:56:04 . Memory (MB): peak = 16279.039 ; gain = 64.031 ; free physical = 28639 ; free virtual = 456256
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.398 | TNS=-1496.336| WHS=-0.053 | THS=-0.536 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 18d8d0f27

Time (s): cpu = 03:05:52 ; elapsed = 01:57:11 . Memory (MB): peak = 16279.039 ; gain = 64.031 ; free physical = 29142 ; free virtual = 456760
Phase 6.1 Hold Fix Iter | Checksum: 18d8d0f27

Time (s): cpu = 03:06:08 ; elapsed = 01:57:27 . Memory (MB): peak = 16279.039 ; gain = 64.031 ; free physical = 29027 ; free virtual = 456857

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.398 | TNS=-1496.336| WHS=0.004  | THS=0.000  |

Phase 6.2 Additional Hold Fix | Checksum: 1c79da063

Time (s): cpu = 03:10:33 ; elapsed = 02:00:03 . Memory (MB): peak = 16279.039 ; gain = 64.031 ; free physical = 30218 ; free virtual = 458001
WARNING: [Route 35-468] The router encountered 4 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	pfm_top_i/dynamic_region/hmss_0/inst/path_15/slice16_15/inst/w.w_pipe/m_payload_i[15]_i_1/I0
	pfm_top_i/dynamic_region/hmss_0/inst/path_15/slice16_15/inst/w.w_pipe/m_payload_i[59]_i_1/I0
	pfm_top_i/dynamic_region/hmss_0/inst/path_15/slice16_15/inst/w.w_pipe/m_payload_i[287]_i_1/I0
	pfm_top_i/dynamic_region/hmss_0/inst/path_19/slice20_19/inst/w.w_pipe/m_payload_i[157]_i_1/I0

Phase 6 Post Hold Fix | Checksum: 1a1404453

Time (s): cpu = 03:14:03 ; elapsed = 02:01:47 . Memory (MB): peak = 16279.039 ; gain = 64.031 ; free physical = 29132 ; free virtual = 456921

Phase 7 Leaf Clock Prog Delay Opt

Phase 7.1 Delay CleanUp

Phase 7.1.1 Update Timing
Phase 7.1.1 Update Timing | Checksum: 1c8bf29e4

Time (s): cpu = 03:29:44 ; elapsed = 02:10:04 . Memory (MB): peak = 18029.227 ; gain = 1814.219 ; free physical = 44710 ; free virtual = 473050
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.305 | TNS=-1450.857| WHS=-0.019 | THS=-0.084 |

 Number of Nodes with overlaps = 0

Phase 7.1.2 Update Timing
Phase 7.1.2 Update Timing | Checksum: 26ecdc4e4

Time (s): cpu = 03:33:48 ; elapsed = 02:11:55 . Memory (MB): peak = 18029.227 ; gain = 1814.219 ; free physical = 44309 ; free virtual = 472992
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.305 | TNS=-1419.771| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 7.1 Delay CleanUp | Checksum: 1fee5caac

Time (s): cpu = 03:34:35 ; elapsed = 02:12:24 . Memory (MB): peak = 18029.227 ; gain = 1814.219 ; free physical = 44446 ; free virtual = 473145

Phase 7.2 Hold Fix Iter

Phase 7.2.1 Update Timing
Phase 7.2.1 Update Timing | Checksum: 236006239

Time (s): cpu = 03:37:31 ; elapsed = 02:13:58 . Memory (MB): peak = 18029.227 ; gain = 1814.219 ; free physical = 53229 ; free virtual = 482030
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.305 | TNS=-1401.386| WHS=-0.019 | THS=-0.084 |


Phase 7.2.2 Lut RouteThru Assignment for hold
Phase 7.2.2 Lut RouteThru Assignment for hold | Checksum: 33e5f21ca

Time (s): cpu = 03:39:59 ; elapsed = 02:15:58 . Memory (MB): peak = 18029.227 ; gain = 1814.219 ; free physical = 55004 ; free virtual = 484135
Phase 7.2 Hold Fix Iter | Checksum: 33e5f21ca

Time (s): cpu = 03:40:14 ; elapsed = 02:16:13 . Memory (MB): peak = 18029.227 ; gain = 1814.219 ; free physical = 54975 ; free virtual = 484143

Phase 7.3 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.305 | TNS=-1401.386| WHS=-0.004 | THS=-0.004 |

Phase 7.3 Additional Hold Fix | Checksum: 22fa179e6

Time (s): cpu = 03:44:05 ; elapsed = 02:18:35 . Memory (MB): peak = 18029.227 ; gain = 1814.219 ; free physical = 53813 ; free virtual = 484054
 Number of Nodes with overlaps = 172
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 1ec4468cc

Time (s): cpu = 03:52:23 ; elapsed = 02:23:15 . Memory (MB): peak = 18029.227 ; gain = 1814.219 ; free physical = 54982 ; free virtual = 485327

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.2718 %
  Global Horizontal Routing Utilization  = 7.42211 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 16x16 Area, Max Cong = 89.5888%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X32Y112 -> INT_X47Y127
   INT_X32Y111 -> INT_X47Y126
   INT_X32Y110 -> INT_X47Y125
   INT_X32Y109 -> INT_X47Y124
   INT_X32Y119 -> INT_X47Y134
South Dir 4x4 Area, Max Cong = 88.2109%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X56Y168 -> INT_X59Y171
   INT_X56Y164 -> INT_X59Y167
   INT_X56Y160 -> INT_X59Y163
   INT_X56Y156 -> INT_X59Y159
   INT_X56Y152 -> INT_X59Y155
East Dir 2x2 Area, Max Cong = 85.3365%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X102Y12 -> INT_X103Y13
West Dir 2x2 Area, Max Cong = 86.7788%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X72Y52 -> INT_X73Y53

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 4
Effective congestion level: 5 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.238095 Sparse Ratio: 3.5
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.5 Sparse Ratio: 0.75
Direction: West
----------------
Congested clusters found at Level 1
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 0.75

Phase 8 Route finalize | Checksum: 2a71c9278

Time (s): cpu = 03:52:49 ; elapsed = 02:23:35 . Memory (MB): peak = 18029.227 ; gain = 1814.219 ; free physical = 54953 ; free virtual = 485312

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2a71c9278

Time (s): cpu = 03:53:06 ; elapsed = 02:23:52 . Memory (MB): peak = 18029.227 ; gain = 1814.219 ; free physical = 54937 ; free virtual = 485310

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2a71c9278

Time (s): cpu = 03:54:18 ; elapsed = 02:24:50 . Memory (MB): peak = 18045.227 ; gain = 1830.219 ; free physical = 54843 ; free virtual = 485355
Common:
   
SLR0

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   64x64|     11.13| 128x128|     19.71|   16x16|      5.67|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   32x32|      7.47|   64x64|     16.56|   16x16|      2.58|
|___________|________|__________|________|__________|________|__________|
|       EAST|   16x16|      2.39|   16x16|      2.55|   16x16|      6.24|
|___________|________|__________|________|__________|________|__________|
|       WEST|   16x16|      2.14|     8x8|      2.54|   32x32|      5.03|
|___________|________|__________|________|__________|________|__________|

SLR1

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.01|     2x2|      0.39|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     2x2|      0.01|     4x4|      0.18|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     1x1|      0.01|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     1x1|      0.01|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|

SLR2

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.00|     2x2|      0.06|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     1x1|      0.01|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.01|     2x2|      0.03|     2x2|      0.01|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.01|     4x4|      0.13|     1x1|      0.01|
|___________|________|__________|________|__________|________|__________|



Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 2a71c9278

Time (s): cpu = 03:54:37 ; elapsed = 02:25:08 . Memory (MB): peak = 18045.227 ; gain = 1830.219 ; free physical = 54852 ; free virtual = 485371

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.305 | TNS=-1401.386| WHS=0.004  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2a71c9278

Time (s): cpu = 03:56:19 ; elapsed = 02:25:55 . Memory (MB): peak = 18045.227 ; gain = 1830.219 ; free physical = 54903 ; free virtual = 485515
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 3.60023e-12 .
Time taken to check if laguna hold fix is required (in secs): 0.01

Phase 13 Physical Synthesis in Router

Phase 13.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.304 | TNS=-1353.340 | WHS=0.004 | THS=0.000 |
Phase 13.1 Physical Synthesis Initialization | Checksum: 2a71c9278

Time (s): cpu = 04:04:31 ; elapsed = 02:29:52 . Memory (MB): peak = 18045.227 ; gain = 1830.219 ; free physical = 53676 ; free virtual = 483927
INFO: [Physopt 32-801] Found 2 high priority path groups.

Phase 13.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.304 | TNS=-1353.340 | WHS=0.004 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_pfm_top_clkwiz_kernel_0. Processed net: pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_27ns_27_36_1_U1/krnl_vaddmul_urem_32ns_27ns_27_36_1_divider_u/loop[10].remd_tmp_reg[11]_24[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_pfm_top_clkwiz_kernel_0. Processed net: pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/ap_enable_reg_pp0_iter18.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_pfm_top_clkwiz_kernel_0. Processed net: pfm_top_i/dynamic_region/krnl_vaddmul_5/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U33/ap_enable_reg_pp0_iter10.
INFO: [Physopt 32-952] Improved path group WNS = -0.233. Path group: clk_out1_pfm_top_clkwiz_hbm_aclk_0. Processed net: pfm_top_i/dynamic_region/hmss_0/inst/path_19/interconnect20_19/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/doutb[190].
INFO: [Physopt 32-952] Improved path group WNS = -0.231. Path group: clk_out1_pfm_top_clkwiz_hbm_aclk_0. Processed net: pfm_top_i/dynamic_region/hmss_0/inst/path_10/slice11_10/inst/w.w_pipe/Q[263].
INFO: [Physopt 32-952] Improved path group WNS = -0.227. Path group: clk_out1_pfm_top_clkwiz_hbm_aclk_0. Processed net: pfm_top_i/dynamic_region/hmss_0/inst/path_19/interconnect20_19/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst/doutb[177].
INFO: [Physopt 32-952] Improved path group WNS = -0.226. Path group: clk_out1_pfm_top_clkwiz_hbm_aclk_0. Processed net: pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect10_9/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.fifo_node_payld_din[432].
INFO: [Physopt 32-952] Improved path group WNS = -0.224. Path group: clk_out1_pfm_top_clkwiz_hbm_aclk_0. Processed net: pfm_top_i/dynamic_region/hmss_0/inst/path_15/interconnect16_15/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/doutb[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.223. Path group: clk_out1_pfm_top_clkwiz_hbm_aclk_0. Processed net: pfm_top_i/dynamic_region/hmss_0/inst/path_10/slice11_10/inst/w.w_pipe/Q[44].
INFO: [Physopt 32-952] Improved path group WNS = -0.223. Path group: clk_out1_pfm_top_clkwiz_hbm_aclk_0. Processed net: pfm_top_i/dynamic_region/hmss_0/inst/path_7/slice8_7/inst/w.w_pipe/Q[155].
INFO: [Physopt 32-952] Improved path group WNS = -0.221. Path group: clk_out1_pfm_top_clkwiz_hbm_aclk_0. Processed net: pfm_top_i/dynamic_region/hmss_0/inst/path_19/slice20_19/inst/w.w_pipe/Q[81].
INFO: [Physopt 32-952] Improved path group WNS = -0.221. Path group: clk_out1_pfm_top_clkwiz_hbm_aclk_0. Processed net: pfm_top_i/dynamic_region/hmss_0/inst/path_14/slice15_14/inst/w.w_pipe/Q[122].
INFO: [Physopt 32-952] Improved path group WNS = -0.220. Path group: clk_out1_pfm_top_clkwiz_hbm_aclk_0. Processed net: pfm_top_i/dynamic_region/hmss_0/inst/path_10/slice11_10/inst/w.w_pipe/Q[197].
INFO: [Physopt 32-952] Improved path group WNS = -0.218. Path group: clk_out1_pfm_top_clkwiz_hbm_aclk_0. Processed net: pfm_top_i/dynamic_region/hmss_0/inst/path_14/slice15_14/inst/w.w_pipe/Q[85].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.304 | TNS=-1346.768 | WHS=0.000 | THS=0.000 |
Phase 13.2 Critical Path Optimization | Checksum: 29e82ee95

Time (s): cpu = 04:06:50 ; elapsed = 02:31:06 . Memory (MB): peak = 18045.227 ; gain = 1830.219 ; free physical = 53781 ; free virtual = 483936
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 18045.227 ; gain = 0.000 ; free physical = 53765 ; free virtual = 483926
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.304 | TNS=-1346.768 | WHS=0.000 | THS=0.000 |
Phase 13 Physical Synthesis in Router | Checksum: 1e36fa0a6

Time (s): cpu = 04:07:18 ; elapsed = 02:31:33 . Memory (MB): peak = 18045.227 ; gain = 1830.219 ; free physical = 53843 ; free virtual = 484004
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 04:09:25 ; elapsed = 02:33:07 . Memory (MB): peak = 18045.227 ; gain = 1830.219 ; free physical = 53966 ; free virtual = 484128
INFO: [Common 17-83] Releasing license: Implementation
675 Infos, 809 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 04:16:30 ; elapsed = 02:36:31 . Memory (MB): peak = 18045.227 ; gain = 1830.219 ; free physical = 53966 ; free virtual = 484128
source /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/scripts/impl_1/_full_route_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 18045.227 ; gain = 0.000 ; free physical = 53702 ; free virtual = 483881
INFO: System Diagram: Run step: routed

report_utilization: Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 18045.227 ; gain = 0.000 ; free physical = 53571 ; free virtual = 483868
report_utilization: Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 18045.227 ; gain = 0.000 ; free physical = 53468 ; free virtual = 483835
get_cells: Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 18045.227 ; gain = 0.000 ; free physical = 53425 ; free virtual = 483812
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:02:22 ; elapsed = 00:00:54 . Memory (MB): peak = 18045.227 ; gain = 0.000 ; free physical = 51440 ; free virtual = 483207
INFO: [Common 17-1381] The checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:04:27 ; elapsed = 00:03:11 . Memory (MB): peak = 18045.227 ; gain = 0.000 ; free physical = 52916 ; free virtual = 483694
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file xilinx_u280_xdma_201920_3_bb_locked_timing_summary_routed.rpt -pb xilinx_u280_xdma_201920_3_bb_locked_timing_summary_routed.pb -rpx xilinx_u280_xdma_201920_3_bb_locked_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:02:54 ; elapsed = 00:01:20 . Memory (MB): peak = 18045.227 ; gain = 0.000 ; free physical = 52645 ; free virtual = 483467
source /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/scripts/impl_1/_full_write_bitstream_pre.tcl
Starting auto-frequency scaling ...
kernel clock 'clkwiz_kernel2_clk_out1':
   clock pin path     : pfm_top_i/dynamic_region/clkwiz_kernel2_clk_out1
   original frequency : 500.0 MHz
kernel clock 'clkwiz_kernel_clk_out1':
   clock pin path     : pfm_top_i/dynamic_region/clkwiz_kernel_clk_out1
   original frequency : 300.0 MHz

system clock 'clk_out1_pfm_top_clkwiz_hbm_aclk_0':
   clock pin path     : pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
   original frequency : 450.0 MHz

INFO: [OCL_UTIL] clock is 'clk_out1_pfm_top_clkwiz_hbm_aclk_0' for pin 'pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0'
get_timing_paths: Time (s): cpu = 00:00:32 ; elapsed = 00:00:11 . Memory (MB): peak = 18045.227 ; gain = 0.000 ; free physical = 52635 ; free virtual = 483462
INFO: [OCL_UTIL] clock is 'clk_out1_pfm_top_clkwiz_kernel_0' for pin 'pfm_top_i/dynamic_region/clkwiz_kernel_clk_out1'
get_timing_paths: Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 18045.227 ; gain = 0.000 ; free physical = 52631 ; free virtual = 483460
INFO: [OCL_UTIL] clock is 'clk_out1_pfm_top_clkwiz_kernel2_0' for pin 'pfm_top_i/dynamic_region/clkwiz_kernel2_clk_out1'
get_timing_paths: Time (s): cpu = 00:00:32 ; elapsed = 00:00:11 . Memory (MB): peak = 18045.227 ; gain = 0.000 ; free physical = 52622 ; free virtual = 483454
get_timing_paths: Time (s): cpu = 00:00:34 ; elapsed = 00:00:11 . Memory (MB): peak = 18045.227 ; gain = 0.000 ; free physical = 52578 ; free virtual = 483435
Auto-frequency scaling completed
kernel clock 'clkwiz_kernel_clk_out1':
   original frequency : 300.0 MHz
   scaled frequency   : 274.9 MHz
WARNING: One or more timing paths failed timing targeting 300.000000 MHz for kernel clock 'clkwiz_kernel_clk_out1'. The frequency is being automatically changed to 274.9 MHz to enable proper functionality
WARNING: [Vivado 12-508] No pins matched 'clkwiz_kernel_clk_out1'.
kernel clock 'clkwiz_kernel2_clk_out1':
   original frequency : 500.0 MHz
   scaled frequency   : 1122.3 MHz
INFO: The maximum frequency supported by the runtime is 650 MHz, which this design achieved. The compiler will not select a frequency value higher than the runtime maximum.
WARNING: The auto scaled frequency '650 MHz' exceeds the original specified frequency. The compiler will select the original specified frequency of '500.0' MHz.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:01:33 ; elapsed = 00:00:46 . Memory (MB): peak = 18045.227 ; gain = 0.000 ; free physical = 52534 ; free virtual = 483427
system clock 'clk_out1_pfm_top_clkwiz_hbm_aclk_0':
   original frequency : 450.0 MHz
   scaled frequency   : 409.8 MHz
WARNING: One or more timing paths failed timing targeting 450 MHz for system clock 'clk_out1_pfm_top_clkwiz_hbm_aclk_0'. The frequency is being automatically changed to 409.8 MHz to enable proper functionality
Command: write_bitstream -force -cell pfm_top_i/dynamic_region pfm_top_i_dynamic_region_my_rm_partial.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U10/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U10/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U11/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U11/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U12/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U12/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U13/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U13/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U14/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U14/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U15/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U15/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U16/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U16/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U18/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U18/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U19/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U19/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U2/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U2/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U20/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U20/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U21/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U21/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U22/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U22/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U23/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U23/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U24/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U24/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U25/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U25/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U26/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U26/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U27/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U27/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U28/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U28/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U29/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U29/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U3/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U3/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U30/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U30/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U31/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U31/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U32/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U32/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U33/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U33/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U34/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U34/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U35/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U35/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U36/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U36/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U37/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U37/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U38/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U38/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U39/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U39/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U4/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U4/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U40/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U40/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U41/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U41/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U5/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U5/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U6/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U6/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U7/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U7/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U8/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U8/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U9/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U9/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/mul_32ns_27ns_59_2_1_U55/tmp_product output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/mul_32ns_27ns_59_2_1_U55/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/mul_32ns_27ns_59_2_1_U55/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/mul_32ns_27ns_59_2_1_U55/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/mul_32ns_34ns_65_2_1_U54/tmp_product output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/mul_32ns_34ns_65_2_1_U54/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/mul_32ns_34ns_65_2_1_U54/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/mul_32ns_34ns_65_2_1_U54/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U10/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U10/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U11/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U11/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U12/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U12/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U13/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U13/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U14/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U14/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U15/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U15/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U16/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U16/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U18/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U18/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U19/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U19/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U2/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U2/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U20/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U20/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U21/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U21/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U22/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U22/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U23/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U23/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U24/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U24/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U25/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U25/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U26/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U26/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U27/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U27/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U28/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U28/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U29/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U29/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U3/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U3/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U30/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U30/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U31/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U31/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U32/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U32/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U33/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U33/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U34/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U34/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U35/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U35/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U36/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U36/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U37/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U37/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U38/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U38/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U39/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U39/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U4/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U4/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U40/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U40/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U41/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U41/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U5/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U5/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U6/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U6/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U7/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U7/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U8/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U8/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U9/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U9/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/mul_32ns_27ns_59_2_1_U55/tmp_product output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/mul_32ns_27ns_59_2_1_U55/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/mul_32ns_27ns_59_2_1_U55/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/mul_32ns_27ns_59_2_1_U55/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/mul_32ns_34ns_65_2_1_U54/tmp_product output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/mul_32ns_34ns_65_2_1_U54/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/mul_32ns_34ns_65_2_1_U54/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/mul_32ns_34ns_65_2_1_U54/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U10/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U10/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U11/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U11/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U12/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U12/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U13/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U13/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U14/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U14/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U15/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U15/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U16/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U16/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U18/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U18/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U19/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U19/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U2/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U2/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U20/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U20/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U10/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U10/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U10/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U10/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U10/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U10/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U11/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U11/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U11/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U11/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U11/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U11/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U12/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U12/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U12/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U12/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U12/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U12/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U13/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U13/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U13/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U13/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U13/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U13/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U14/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U14/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U14/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U14/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U14/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U14/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U15/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U15/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U15/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U15/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U15/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U15/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U16/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U16/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U16/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U16/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U16/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U16/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U17/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U17/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U17/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U17/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U17/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U18/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U18/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U18/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U18/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U18/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U18/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U19/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U19/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U19/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U19/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U19/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U19/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U2/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U2/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U2/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U2/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U2/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U2/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U20/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U20/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U20/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U20/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U20/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U20/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U21/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U21/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U21/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U21/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U21/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U21/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U22/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U22/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U22/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U22/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U22/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U22/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U23/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U23/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U23/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U23/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U23/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U23/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U24/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U24/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U24/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U24/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U24/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U24/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U25/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U25/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U25/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U25/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U25/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U25/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U26/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U26/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U26/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U26/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U26/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U26/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U27/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U27/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U27/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U27/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U27/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U27/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U28/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U28/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U28/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U28/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U28/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U28/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U29/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U29/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U29/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U29/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U29/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U29/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U3/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U3/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U3/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U3/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U3/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U3/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U30/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U30/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U30/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U30/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U30/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U30/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U31/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U31/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U31/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U31/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U31/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U31/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U32/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U32/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U32/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U32/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U32/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U32/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U33/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U33/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U33/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U33/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U33/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U33/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U34/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U34/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U34/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U34/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U34/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U34/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U35/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U35/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U35/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U35/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U35/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U35/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U36/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U36/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U36/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U36/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U36/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U36/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U37/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U37/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U37/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U37/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U37/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U37/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U38/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U38/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U38/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U38/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U38/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U38/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U39/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U39/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U39/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U39/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U39/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U39/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U4/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U4/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U4/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U4/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U4/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U4/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U40/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/mul_32s_32s_32_2_1_U40/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-4' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC FLBO-1] Pblock overlap: SLR0 overlaps with pblock_dynamic_SLR0:11.77%.
WARNING: [DRC FLBO-1] Pblock overlap: base_region overlaps with pblock_dynamic_region: 1.37%, pblock_dynamic_SLR0: 4.69%, pblock_dynamic_SLR2: 8.43%, pblock_ddr4_mem00: 1.37%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_ddr4_mem00 overlaps with pblock_dynamic_region:99.60%, base_region: 4.00%, pblock_dynamic_SLR0:99.60%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_dynamic_SLR0 overlaps with pblock_dynamic_region:97.55%, base_region: 2.57%, SLR0: 1.82%, pblock_dynamic_SLR1: 0.43%, pblock_dynamic_SLR2: 0.43%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_dynamic_SLR1 overlaps with pblock_dynamic_SLR0: 0.45%, pblock_dynamic_SLR2: 0.45%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_dynamic_SLR2 overlaps with pblock_dynamic_region:93.23%, base_region: 4.84%, pblock_dynamic_SLR0: 0.45%, pblock_dynamic_SLR1: 0.45%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_dynamic_region overlaps with base_region: 0.27%.
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock SLR0's ranges fail to contain LOC constraints on assigned instance pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_2, and pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_3
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock base_region's ranges fail to contain LOC constraints on assigned instance pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_2, and pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_3
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell pfm_top_i/static_region/brd_mgmt_scheduler/board_management/register_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell pfm_top_i/static_region/brd_mgmt_scheduler/board_management/register_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 625 net(s) have no routable loads. The problem bus(es) and/or net(s) are pfm_top_i/static_region/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.reset_i, pfm_top_i/static_region/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.runtest_i, pfm_top_i/static_region/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tck_i, pfm_top_i/static_region/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tms_i, pfm_top_i/static_region/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.bscanid_en_i, pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.bscanid_en_i, pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.capture_i, pfm_top_i/static_region/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.capture_i, pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.drck_i, pfm_top_i/static_region/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.drck_i, pfm_top_i/static_region/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.reset_i, pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.reset_i, pfm_top_i/static_region/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.runtest_i, pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.runtest_i, pfm_top_i/static_region/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.sel_i... and (the first 15 of 256 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 920 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_dynamic_region" Reconfigurable Module "pfm_top_i/dynamic_region"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "pblock_dynamic_region"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 419268096 bits.
Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
691 Infos, 1072 Warnings, 3 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:26:40 ; elapsed = 00:13:15 . Memory (MB): peak = 19466.711 ; gain = 1421.484 ; free physical = 41923 ; free virtual = 475377
source /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/scripts/impl_1/_full_write_bitstream_post.tcl
INFO: [Common 17-206] Exiting Vivado at Tue Nov 19 10:44:22 2024...
