

================================================================
== Vitis HLS Report for 'node2'
================================================================
* Date:           Tue Oct  1 18:13:53 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k7mmseq_balanced
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.506 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4118|     4118|  14.438 us|  14.438 us|  4118|  4118|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop10_loop11_loop12  |     4116|     4116|        22|          1|          1|  4096|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      752|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   224|    25904|    24384|    -|
|Memory               |       16|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      396|    -|
|Register             |        -|     -|     7257|     1056|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|   224|    33161|    26588|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     7|        3|        6|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     2|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U885    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U886    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U887    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U888    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U889    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U890    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U891    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U892    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U893    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U894    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U895    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U896    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U897    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U898    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U899    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U900    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U917    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U918    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U919    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U920    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U921    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U922    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U923    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U924    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U925    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U926    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U927    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U928    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U929    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U930    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U931    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U932    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U933    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U934    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U935    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U936    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U937    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U938    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U939    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U940    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U941    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U942    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U943    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U944    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U945    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U946    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U947    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U948    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U901  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U902  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U903  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U904  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U905  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U906  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U907  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U908  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U909  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U910  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U911  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U912  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U913  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U914  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U915  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U916  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U949   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U950   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U951   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U952   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U953   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U954   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U955   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U956   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U957   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U958   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U959   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U960   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U961   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U962   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U963   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U964   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U965   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U966   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U967   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U968   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U969   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U970   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U971   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U972   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U973   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U974   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U975   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U976   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U977   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U978   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U979   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U980   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U981   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U982   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U983   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U984   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U985   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U986   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U987   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U988   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U989   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U990   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U991   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U992   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U993   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U994   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U995   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U996   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U997   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U998   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U999   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1000  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1001  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1002  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1003  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1004  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1005  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1006  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1007  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1008  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1009  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1010  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1011  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1012  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0| 224|25904|24384|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v30_U     |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v30_1_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v30_2_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v30_3_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v30_4_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v30_5_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v30_6_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v30_7_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v30_8_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v30_9_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v30_10_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v30_11_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v30_12_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v30_13_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v30_14_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v30_15_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                          |       16|  0|   0|    0|  4096|  512|    16|       131072|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln107_1_fu_1537_p2              |         +|   0|  0|  20|          13|           1|
    |add_ln107_fu_1656_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln108_1_fu_1619_p2              |         +|   0|  0|  17|          10|           1|
    |add_ln108_fu_1581_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln109_fu_1613_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln120_fu_1701_p2                |         +|   0|  0|  15|           8|           8|
    |add_ln124_fu_1715_p2                |         +|   0|  0|  15|           8|           8|
    |and_ln107_fu_1575_p2                |       and|   0|  0|   2|           1|           1|
    |ap_condition_2379                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2403                   |       and|   0|  0|   2|           1|           1|
    |cmp50_fu_1688_p2                    |      icmp|   0|  0|  12|           5|           1|
    |cmp81_3_fu_1693_p2                  |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln107_fu_1531_p2               |      icmp|   0|  0|  21|          13|          14|
    |icmp_ln108_fu_1549_p2               |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln109_fu_1569_p2               |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln115_fu_1721_p2               |      icmp|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state22_pp0_stage0_iter21  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2    |        or|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter7    |        or|   0|  0|   2|           1|           1|
    |or_ln108_fu_1587_p2                 |        or|   0|  0|   2|           1|           1|
    |grp_fu_1000_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1004_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1008_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1012_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1016_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1020_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1024_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1028_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1032_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_972_p0                       |    select|   0|  0|  32|           1|           1|
    |grp_fu_976_p0                       |    select|   0|  0|  32|           1|           1|
    |grp_fu_980_p0                       |    select|   0|  0|  32|           1|           1|
    |grp_fu_984_p0                       |    select|   0|  0|  32|           1|           1|
    |grp_fu_988_p0                       |    select|   0|  0|  32|           1|           1|
    |grp_fu_992_p0                       |    select|   0|  0|  32|           1|           1|
    |grp_fu_996_p0                       |    select|   0|  0|  32|           1|           1|
    |select_ln107_1_fu_1662_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln107_fu_1555_p3             |    select|   0|  0|   5|           1|           1|
    |select_ln108_1_fu_1601_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln108_2_fu_1625_p3           |    select|   0|  0|  10|           1|           1|
    |select_ln108_fu_1593_p3             |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln107_fu_1563_p2                |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 752|         127|          95|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten28_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   10|         20|
    |ap_sig_allocacmp_v32_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v33_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v34_load               |   9|          2|    5|         10|
    |indvar_flatten28_fu_172                 |   9|          2|   13|         26|
    |indvar_flatten_fu_164                   |   9|          2|   10|         20|
    |v148_0_0_blk_n                          |   9|          2|    1|          2|
    |v148_0_1_blk_n                          |   9|          2|    1|          2|
    |v148_0_2_blk_n                          |   9|          2|    1|          2|
    |v148_0_3_blk_n                          |   9|          2|    1|          2|
    |v148_1_0_blk_n                          |   9|          2|    1|          2|
    |v148_1_1_blk_n                          |   9|          2|    1|          2|
    |v148_1_2_blk_n                          |   9|          2|    1|          2|
    |v148_1_3_blk_n                          |   9|          2|    1|          2|
    |v148_2_0_blk_n                          |   9|          2|    1|          2|
    |v148_2_1_blk_n                          |   9|          2|    1|          2|
    |v148_2_2_blk_n                          |   9|          2|    1|          2|
    |v148_2_3_blk_n                          |   9|          2|    1|          2|
    |v148_3_0_blk_n                          |   9|          2|    1|          2|
    |v148_3_1_blk_n                          |   9|          2|    1|          2|
    |v148_3_2_blk_n                          |   9|          2|    1|          2|
    |v148_3_3_blk_n                          |   9|          2|    1|          2|
    |v149_0_0_blk_n                          |   9|          2|    1|          2|
    |v149_0_1_blk_n                          |   9|          2|    1|          2|
    |v149_0_2_blk_n                          |   9|          2|    1|          2|
    |v149_0_3_blk_n                          |   9|          2|    1|          2|
    |v149_1_0_blk_n                          |   9|          2|    1|          2|
    |v149_1_1_blk_n                          |   9|          2|    1|          2|
    |v149_1_2_blk_n                          |   9|          2|    1|          2|
    |v149_1_3_blk_n                          |   9|          2|    1|          2|
    |v149_2_0_blk_n                          |   9|          2|    1|          2|
    |v149_2_1_blk_n                          |   9|          2|    1|          2|
    |v149_2_2_blk_n                          |   9|          2|    1|          2|
    |v149_2_3_blk_n                          |   9|          2|    1|          2|
    |v149_3_0_blk_n                          |   9|          2|    1|          2|
    |v149_3_1_blk_n                          |   9|          2|    1|          2|
    |v149_3_2_blk_n                          |   9|          2|    1|          2|
    |v149_3_3_blk_n                          |   9|          2|    1|          2|
    |v32_fu_168                              |   9|          2|    5|         10|
    |v33_fu_160                              |   9|          2|    5|         10|
    |v34_fu_156                              |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 396|         88|  110|        220|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_ln124_reg_2511                                |   8|   0|    8|          0|
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                        |   1|   0|    1|          0|
    |cmp50_reg_2451                                    |   1|   0|    1|          0|
    |cmp81_3_reg_2471                                  |   1|   0|    1|          0|
    |icmp_ln108_reg_2429                               |   1|   0|    1|          0|
    |icmp_ln115_reg_2516                               |   1|   0|    1|          0|
    |indvar_flatten28_fu_172                           |  13|   0|   13|          0|
    |indvar_flatten_fu_164                             |  10|   0|   10|          0|
    |mux_case_013518_fu_208                            |  32|   0|   32|          0|
    |mux_case_018026_fu_224                            |  32|   0|   32|          0|
    |mux_case_02_fu_176                                |  32|   0|   32|          0|
    |mux_case_09010_fu_192                             |  32|   0|   32|          0|
    |mux_case_110912_fu_196                            |  32|   0|   32|          0|
    |mux_case_115420_fu_212                            |  32|   0|   32|          0|
    |mux_case_122828_fu_228                            |  32|   0|   32|          0|
    |mux_case_1644_fu_180                              |  32|   0|   32|          0|
    |mux_case_211114_fu_200                            |  32|   0|   32|          0|
    |mux_case_215622_fu_216                            |  32|   0|   32|          0|
    |mux_case_223230_fu_232                            |  32|   0|   32|          0|
    |mux_case_2666_fu_184                              |  32|   0|   32|          0|
    |mux_case_311316_fu_204                            |  32|   0|   32|          0|
    |mux_case_315824_fu_220                            |  32|   0|   32|          0|
    |mux_case_323632_fu_236                            |  32|   0|   32|          0|
    |mux_case_3688_fu_188                              |  32|   0|   32|          0|
    |select_ln108_1_reg_2440                           |   5|   0|    5|          0|
    |select_ln108_reg_2434                             |   5|   0|    5|          0|
    |tmp10_reg_3472                                    |  32|   0|   32|          0|
    |tmp11_reg_3622                                    |  32|   0|   32|          0|
    |tmp12_reg_3627                                    |  32|   0|   32|          0|
    |tmp13_reg_3477                                    |  32|   0|   32|          0|
    |tmp14_reg_3632                                    |  32|   0|   32|          0|
    |tmp15_reg_3637                                    |  32|   0|   32|          0|
    |tmp16_reg_3482                                    |  32|   0|   32|          0|
    |tmp17_reg_3642                                    |  32|   0|   32|          0|
    |tmp18_reg_3647                                    |  32|   0|   32|          0|
    |tmp19_reg_3487                                    |  32|   0|   32|          0|
    |tmp28_reg_3572                                    |  32|   0|   32|          0|
    |tmp29_reg_3577                                    |  32|   0|   32|          0|
    |tmp30_reg_3432                                    |  32|   0|   32|          0|
    |tmp31_reg_3582                                    |  32|   0|   32|          0|
    |tmp32_reg_3587                                    |  32|   0|   32|          0|
    |tmp33_reg_3437                                    |  32|   0|   32|          0|
    |tmp34_reg_3592                                    |  32|   0|   32|          0|
    |tmp35_reg_3597                                    |  32|   0|   32|          0|
    |tmp36_reg_3442                                    |  32|   0|   32|          0|
    |tmp37_reg_3602                                    |  32|   0|   32|          0|
    |tmp38_reg_3607                                    |  32|   0|   32|          0|
    |tmp39_reg_3447                                    |  32|   0|   32|          0|
    |tmp48_reg_3532                                    |  32|   0|   32|          0|
    |tmp49_reg_3537                                    |  32|   0|   32|          0|
    |tmp50_reg_3392                                    |  32|   0|   32|          0|
    |tmp51_reg_3542                                    |  32|   0|   32|          0|
    |tmp52_reg_3547                                    |  32|   0|   32|          0|
    |tmp53_reg_3397                                    |  32|   0|   32|          0|
    |tmp54_reg_3552                                    |  32|   0|   32|          0|
    |tmp55_reg_3557                                    |  32|   0|   32|          0|
    |tmp56_reg_3402                                    |  32|   0|   32|          0|
    |tmp57_reg_3562                                    |  32|   0|   32|          0|
    |tmp58_reg_3567                                    |  32|   0|   32|          0|
    |tmp59_reg_3407                                    |  32|   0|   32|          0|
    |tmp68_reg_3492                                    |  32|   0|   32|          0|
    |tmp69_reg_3497                                    |  32|   0|   32|          0|
    |tmp70_reg_3352                                    |  32|   0|   32|          0|
    |tmp71_reg_3502                                    |  32|   0|   32|          0|
    |tmp72_reg_3507                                    |  32|   0|   32|          0|
    |tmp73_reg_3357                                    |  32|   0|   32|          0|
    |tmp74_reg_3512                                    |  32|   0|   32|          0|
    |tmp75_reg_3517                                    |  32|   0|   32|          0|
    |tmp76_reg_3362                                    |  32|   0|   32|          0|
    |tmp77_reg_3522                                    |  32|   0|   32|          0|
    |tmp78_reg_3527                                    |  32|   0|   32|          0|
    |tmp8_reg_3612                                     |  32|   0|   32|          0|
    |tmp9_reg_3617                                     |  32|   0|   32|          0|
    |tmp_reg_3367                                      |  32|   0|   32|          0|
    |trunc_ln124_reg_2445                              |   4|   0|    4|          0|
    |v144_0_0_addr_reg_2668                            |   8|   0|    8|          0|
    |v144_0_0_load_reg_3008                            |  32|   0|   32|          0|
    |v144_0_1_addr_reg_2673                            |   8|   0|    8|          0|
    |v144_0_1_load_reg_3013                            |  32|   0|   32|          0|
    |v144_0_2_addr_reg_2678                            |   8|   0|    8|          0|
    |v144_0_2_load_reg_3018                            |  32|   0|   32|          0|
    |v144_0_3_addr_reg_2683                            |   8|   0|    8|          0|
    |v144_0_3_load_reg_3023                            |  32|   0|   32|          0|
    |v144_1_0_load_reg_2728                            |  32|   0|   32|          0|
    |v144_1_1_load_reg_2733                            |  32|   0|   32|          0|
    |v144_1_2_load_reg_2738                            |  32|   0|   32|          0|
    |v144_1_3_load_reg_2743                            |  32|   0|   32|          0|
    |v144_2_0_load_reg_2748                            |  32|   0|   32|          0|
    |v144_2_1_load_reg_2753                            |  32|   0|   32|          0|
    |v144_2_2_load_reg_2758                            |  32|   0|   32|          0|
    |v144_2_3_load_reg_2763                            |  32|   0|   32|          0|
    |v144_3_0_load_reg_2520                            |  32|   0|   32|          0|
    |v144_3_1_load_reg_2525                            |  32|   0|   32|          0|
    |v144_3_2_load_reg_2530                            |  32|   0|   32|          0|
    |v144_3_3_load_reg_2535                            |  32|   0|   32|          0|
    |v30_10_addr_reg_2828                              |   8|   0|    8|          0|
    |v30_11_addr_reg_2834                              |   8|   0|    8|          0|
    |v30_12_addr_reg_2840                              |   8|   0|    8|          0|
    |v30_13_addr_reg_2846                              |   8|   0|    8|          0|
    |v30_14_addr_reg_2852                              |   8|   0|    8|          0|
    |v30_15_addr_reg_2858                              |   8|   0|    8|          0|
    |v30_1_addr_reg_2774                               |   8|   0|    8|          0|
    |v30_2_addr_reg_2780                               |   8|   0|    8|          0|
    |v30_3_addr_reg_2786                               |   8|   0|    8|          0|
    |v30_4_addr_reg_2792                               |   8|   0|    8|          0|
    |v30_5_addr_reg_2798                               |   8|   0|    8|          0|
    |v30_6_addr_reg_2804                               |   8|   0|    8|          0|
    |v30_7_addr_reg_2810                               |   8|   0|    8|          0|
    |v30_8_addr_reg_2816                               |   8|   0|    8|          0|
    |v30_9_addr_reg_2822                               |   8|   0|    8|          0|
    |v30_addr_reg_2768                                 |   8|   0|    8|          0|
    |v32_fu_168                                        |   5|   0|    5|          0|
    |v33_fu_160                                        |   5|   0|    5|          0|
    |v34_fu_156                                        |   5|   0|    5|          0|
    |v39_16_reg_2644                                   |  32|   0|   32|          0|
    |v39_17_reg_2652                                   |  32|   0|   32|          0|
    |v39_18_reg_2620                                   |  32|   0|   32|          0|
    |v39_19_reg_2628                                   |  32|   0|   32|          0|
    |v39_20_reg_2596                                   |  32|   0|   32|          0|
    |v39_21_reg_2604                                   |  32|   0|   32|          0|
    |v39_22_reg_2540                                   |  32|   0|   32|          0|
    |v39_23_reg_2548                                   |  32|   0|   32|          0|
    |v42_10_reg_3207                                   |  32|   0|   32|          0|
    |v42_11_reg_3212                                   |  32|   0|   32|          0|
    |v42_12_reg_2928                                   |  32|   0|   32|          0|
    |v42_13_reg_2933                                   |  32|   0|   32|          0|
    |v42_14_reg_2938                                   |  32|   0|   32|          0|
    |v42_15_reg_2943                                   |  32|   0|   32|          0|
    |v42_16_reg_3372                                   |  32|   0|   32|          0|
    |v42_17_reg_3377                                   |  32|   0|   32|          0|
    |v42_18_reg_3382                                   |  32|   0|   32|          0|
    |v42_19_reg_3387                                   |  32|   0|   32|          0|
    |v42_1_reg_3337                                    |  32|   0|   32|          0|
    |v42_20_reg_3217                                   |  32|   0|   32|          0|
    |v42_21_reg_3222                                   |  32|   0|   32|          0|
    |v42_22_reg_3227                                   |  32|   0|   32|          0|
    |v42_23_reg_3232                                   |  32|   0|   32|          0|
    |v42_24_reg_3237                                   |  32|   0|   32|          0|
    |v42_25_reg_3242                                   |  32|   0|   32|          0|
    |v42_26_reg_3247                                   |  32|   0|   32|          0|
    |v42_27_reg_3252                                   |  32|   0|   32|          0|
    |v42_28_reg_2948                                   |  32|   0|   32|          0|
    |v42_29_reg_2953                                   |  32|   0|   32|          0|
    |v42_2_reg_3342                                    |  32|   0|   32|          0|
    |v42_30_reg_2958                                   |  32|   0|   32|          0|
    |v42_31_reg_2963                                   |  32|   0|   32|          0|
    |v42_32_reg_3412                                   |  32|   0|   32|          0|
    |v42_33_reg_3417                                   |  32|   0|   32|          0|
    |v42_34_reg_3422                                   |  32|   0|   32|          0|
    |v42_35_reg_3427                                   |  32|   0|   32|          0|
    |v42_36_reg_3257                                   |  32|   0|   32|          0|
    |v42_37_reg_3262                                   |  32|   0|   32|          0|
    |v42_38_reg_3267                                   |  32|   0|   32|          0|
    |v42_39_reg_3272                                   |  32|   0|   32|          0|
    |v42_3_reg_3347                                    |  32|   0|   32|          0|
    |v42_40_reg_3277                                   |  32|   0|   32|          0|
    |v42_41_reg_3282                                   |  32|   0|   32|          0|
    |v42_42_reg_3287                                   |  32|   0|   32|          0|
    |v42_43_reg_3292                                   |  32|   0|   32|          0|
    |v42_44_reg_2968                                   |  32|   0|   32|          0|
    |v42_45_reg_2973                                   |  32|   0|   32|          0|
    |v42_46_reg_2978                                   |  32|   0|   32|          0|
    |v42_47_reg_2983                                   |  32|   0|   32|          0|
    |v42_48_reg_3452                                   |  32|   0|   32|          0|
    |v42_49_reg_3457                                   |  32|   0|   32|          0|
    |v42_4_reg_3172                                    |  32|   0|   32|          0|
    |v42_50_reg_3462                                   |  32|   0|   32|          0|
    |v42_51_reg_3467                                   |  32|   0|   32|          0|
    |v42_52_reg_3297                                   |  32|   0|   32|          0|
    |v42_53_reg_3302                                   |  32|   0|   32|          0|
    |v42_54_reg_3307                                   |  32|   0|   32|          0|
    |v42_55_reg_3312                                   |  32|   0|   32|          0|
    |v42_56_reg_3317                                   |  32|   0|   32|          0|
    |v42_57_reg_3322                                   |  32|   0|   32|          0|
    |v42_58_reg_3327                                   |  32|   0|   32|          0|
    |v42_59_reg_2988                                   |  32|   0|   32|          0|
    |v42_5_reg_3177                                    |  32|   0|   32|          0|
    |v42_60_reg_2993                                   |  32|   0|   32|          0|
    |v42_61_reg_2998                                   |  32|   0|   32|          0|
    |v42_62_reg_3003                                   |  32|   0|   32|          0|
    |v42_64_reg_3202                                   |  32|   0|   32|          0|
    |v42_6_reg_3182                                    |  32|   0|   32|          0|
    |v42_7_reg_3187                                    |  32|   0|   32|          0|
    |v42_8_reg_3192                                    |  32|   0|   32|          0|
    |v42_9_reg_3197                                    |  32|   0|   32|          0|
    |v42_reg_3332                                      |  32|   0|   32|          0|
    |zext_ln120_1_reg_2475                             |   8|   0|   64|         56|
    |add_ln124_reg_2511                                |  64|  32|    8|          0|
    |cmp50_reg_2451                                    |  64|  32|    1|          0|
    |cmp81_3_reg_2471                                  |  64|  32|    1|          0|
    |icmp_ln115_reg_2516                               |  64|  32|    1|          0|
    |v144_0_0_addr_reg_2668                            |  64|  32|    8|          0|
    |v144_0_1_addr_reg_2673                            |  64|  32|    8|          0|
    |v144_0_2_addr_reg_2678                            |  64|  32|    8|          0|
    |v144_0_3_addr_reg_2683                            |  64|  32|    8|          0|
    |v30_10_addr_reg_2828                              |  64|  32|    8|          0|
    |v30_11_addr_reg_2834                              |  64|  32|    8|          0|
    |v30_12_addr_reg_2840                              |  64|  32|    8|          0|
    |v30_13_addr_reg_2846                              |  64|  32|    8|          0|
    |v30_14_addr_reg_2852                              |  64|  32|    8|          0|
    |v30_15_addr_reg_2858                              |  64|  32|    8|          0|
    |v30_1_addr_reg_2774                               |  64|  32|    8|          0|
    |v30_2_addr_reg_2780                               |  64|  32|    8|          0|
    |v30_3_addr_reg_2786                               |  64|  32|    8|          0|
    |v30_4_addr_reg_2792                               |  64|  32|    8|          0|
    |v30_5_addr_reg_2798                               |  64|  32|    8|          0|
    |v30_6_addr_reg_2804                               |  64|  32|    8|          0|
    |v30_7_addr_reg_2810                               |  64|  32|    8|          0|
    |v30_8_addr_reg_2816                               |  64|  32|    8|          0|
    |v30_9_addr_reg_2822                               |  64|  32|    8|          0|
    |v30_addr_reg_2768                                 |  64|  32|    8|          0|
    |v39_16_reg_2644                                   |  64|  32|   32|          0|
    |v39_17_reg_2652                                   |  64|  32|   32|          0|
    |v39_18_reg_2620                                   |  64|  32|   32|          0|
    |v39_19_reg_2628                                   |  64|  32|   32|          0|
    |v39_20_reg_2596                                   |  64|  32|   32|          0|
    |v39_21_reg_2604                                   |  64|  32|   32|          0|
    |v39_22_reg_2540                                   |  64|  32|   32|          0|
    |v39_23_reg_2548                                   |  64|  32|   32|          0|
    |zext_ln120_1_reg_2475                             |  64|  32|   64|         56|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |7257|1056| 5692|        112|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         node2|  return value|
|v149_0_1_dout            |   in|   32|     ap_fifo|      v149_0_1|       pointer|
|v149_0_1_num_data_valid  |   in|    9|     ap_fifo|      v149_0_1|       pointer|
|v149_0_1_fifo_cap        |   in|    9|     ap_fifo|      v149_0_1|       pointer|
|v149_0_1_empty_n         |   in|    1|     ap_fifo|      v149_0_1|       pointer|
|v149_0_1_read            |  out|    1|     ap_fifo|      v149_0_1|       pointer|
|v149_0_2_dout            |   in|   32|     ap_fifo|      v149_0_2|       pointer|
|v149_0_2_num_data_valid  |   in|    9|     ap_fifo|      v149_0_2|       pointer|
|v149_0_2_fifo_cap        |   in|    9|     ap_fifo|      v149_0_2|       pointer|
|v149_0_2_empty_n         |   in|    1|     ap_fifo|      v149_0_2|       pointer|
|v149_0_2_read            |  out|    1|     ap_fifo|      v149_0_2|       pointer|
|v149_0_3_dout            |   in|   32|     ap_fifo|      v149_0_3|       pointer|
|v149_0_3_num_data_valid  |   in|    9|     ap_fifo|      v149_0_3|       pointer|
|v149_0_3_fifo_cap        |   in|    9|     ap_fifo|      v149_0_3|       pointer|
|v149_0_3_empty_n         |   in|    1|     ap_fifo|      v149_0_3|       pointer|
|v149_0_3_read            |  out|    1|     ap_fifo|      v149_0_3|       pointer|
|v149_1_1_dout            |   in|   32|     ap_fifo|      v149_1_1|       pointer|
|v149_1_1_num_data_valid  |   in|    9|     ap_fifo|      v149_1_1|       pointer|
|v149_1_1_fifo_cap        |   in|    9|     ap_fifo|      v149_1_1|       pointer|
|v149_1_1_empty_n         |   in|    1|     ap_fifo|      v149_1_1|       pointer|
|v149_1_1_read            |  out|    1|     ap_fifo|      v149_1_1|       pointer|
|v149_1_2_dout            |   in|   32|     ap_fifo|      v149_1_2|       pointer|
|v149_1_2_num_data_valid  |   in|    9|     ap_fifo|      v149_1_2|       pointer|
|v149_1_2_fifo_cap        |   in|    9|     ap_fifo|      v149_1_2|       pointer|
|v149_1_2_empty_n         |   in|    1|     ap_fifo|      v149_1_2|       pointer|
|v149_1_2_read            |  out|    1|     ap_fifo|      v149_1_2|       pointer|
|v149_1_3_dout            |   in|   32|     ap_fifo|      v149_1_3|       pointer|
|v149_1_3_num_data_valid  |   in|    9|     ap_fifo|      v149_1_3|       pointer|
|v149_1_3_fifo_cap        |   in|    9|     ap_fifo|      v149_1_3|       pointer|
|v149_1_3_empty_n         |   in|    1|     ap_fifo|      v149_1_3|       pointer|
|v149_1_3_read            |  out|    1|     ap_fifo|      v149_1_3|       pointer|
|v149_2_1_dout            |   in|   32|     ap_fifo|      v149_2_1|       pointer|
|v149_2_1_num_data_valid  |   in|    9|     ap_fifo|      v149_2_1|       pointer|
|v149_2_1_fifo_cap        |   in|    9|     ap_fifo|      v149_2_1|       pointer|
|v149_2_1_empty_n         |   in|    1|     ap_fifo|      v149_2_1|       pointer|
|v149_2_1_read            |  out|    1|     ap_fifo|      v149_2_1|       pointer|
|v149_2_2_dout            |   in|   32|     ap_fifo|      v149_2_2|       pointer|
|v149_2_2_num_data_valid  |   in|    9|     ap_fifo|      v149_2_2|       pointer|
|v149_2_2_fifo_cap        |   in|    9|     ap_fifo|      v149_2_2|       pointer|
|v149_2_2_empty_n         |   in|    1|     ap_fifo|      v149_2_2|       pointer|
|v149_2_2_read            |  out|    1|     ap_fifo|      v149_2_2|       pointer|
|v149_2_3_dout            |   in|   32|     ap_fifo|      v149_2_3|       pointer|
|v149_2_3_num_data_valid  |   in|    9|     ap_fifo|      v149_2_3|       pointer|
|v149_2_3_fifo_cap        |   in|    9|     ap_fifo|      v149_2_3|       pointer|
|v149_2_3_empty_n         |   in|    1|     ap_fifo|      v149_2_3|       pointer|
|v149_2_3_read            |  out|    1|     ap_fifo|      v149_2_3|       pointer|
|v149_3_1_dout            |   in|   32|     ap_fifo|      v149_3_1|       pointer|
|v149_3_1_num_data_valid  |   in|    9|     ap_fifo|      v149_3_1|       pointer|
|v149_3_1_fifo_cap        |   in|    9|     ap_fifo|      v149_3_1|       pointer|
|v149_3_1_empty_n         |   in|    1|     ap_fifo|      v149_3_1|       pointer|
|v149_3_1_read            |  out|    1|     ap_fifo|      v149_3_1|       pointer|
|v149_3_2_dout            |   in|   32|     ap_fifo|      v149_3_2|       pointer|
|v149_3_2_num_data_valid  |   in|    9|     ap_fifo|      v149_3_2|       pointer|
|v149_3_2_fifo_cap        |   in|    9|     ap_fifo|      v149_3_2|       pointer|
|v149_3_2_empty_n         |   in|    1|     ap_fifo|      v149_3_2|       pointer|
|v149_3_2_read            |  out|    1|     ap_fifo|      v149_3_2|       pointer|
|v149_3_3_dout            |   in|   32|     ap_fifo|      v149_3_3|       pointer|
|v149_3_3_num_data_valid  |   in|    9|     ap_fifo|      v149_3_3|       pointer|
|v149_3_3_fifo_cap        |   in|    9|     ap_fifo|      v149_3_3|       pointer|
|v149_3_3_empty_n         |   in|    1|     ap_fifo|      v149_3_3|       pointer|
|v149_3_3_read            |  out|    1|     ap_fifo|      v149_3_3|       pointer|
|v149_0_0_dout            |   in|   32|     ap_fifo|      v149_0_0|       pointer|
|v149_0_0_num_data_valid  |   in|    9|     ap_fifo|      v149_0_0|       pointer|
|v149_0_0_fifo_cap        |   in|    9|     ap_fifo|      v149_0_0|       pointer|
|v149_0_0_empty_n         |   in|    1|     ap_fifo|      v149_0_0|       pointer|
|v149_0_0_read            |  out|    1|     ap_fifo|      v149_0_0|       pointer|
|v149_1_0_dout            |   in|   32|     ap_fifo|      v149_1_0|       pointer|
|v149_1_0_num_data_valid  |   in|    9|     ap_fifo|      v149_1_0|       pointer|
|v149_1_0_fifo_cap        |   in|    9|     ap_fifo|      v149_1_0|       pointer|
|v149_1_0_empty_n         |   in|    1|     ap_fifo|      v149_1_0|       pointer|
|v149_1_0_read            |  out|    1|     ap_fifo|      v149_1_0|       pointer|
|v149_2_0_dout            |   in|   32|     ap_fifo|      v149_2_0|       pointer|
|v149_2_0_num_data_valid  |   in|    9|     ap_fifo|      v149_2_0|       pointer|
|v149_2_0_fifo_cap        |   in|    9|     ap_fifo|      v149_2_0|       pointer|
|v149_2_0_empty_n         |   in|    1|     ap_fifo|      v149_2_0|       pointer|
|v149_2_0_read            |  out|    1|     ap_fifo|      v149_2_0|       pointer|
|v149_3_0_dout            |   in|   32|     ap_fifo|      v149_3_0|       pointer|
|v149_3_0_num_data_valid  |   in|    9|     ap_fifo|      v149_3_0|       pointer|
|v149_3_0_fifo_cap        |   in|    9|     ap_fifo|      v149_3_0|       pointer|
|v149_3_0_empty_n         |   in|    1|     ap_fifo|      v149_3_0|       pointer|
|v149_3_0_read            |  out|    1|     ap_fifo|      v149_3_0|       pointer|
|v148_0_0_din             |  out|   32|     ap_fifo|      v148_0_0|       pointer|
|v148_0_0_num_data_valid  |   in|    9|     ap_fifo|      v148_0_0|       pointer|
|v148_0_0_fifo_cap        |   in|    9|     ap_fifo|      v148_0_0|       pointer|
|v148_0_0_full_n          |   in|    1|     ap_fifo|      v148_0_0|       pointer|
|v148_0_0_write           |  out|    1|     ap_fifo|      v148_0_0|       pointer|
|v148_0_1_din             |  out|   32|     ap_fifo|      v148_0_1|       pointer|
|v148_0_1_num_data_valid  |   in|    9|     ap_fifo|      v148_0_1|       pointer|
|v148_0_1_fifo_cap        |   in|    9|     ap_fifo|      v148_0_1|       pointer|
|v148_0_1_full_n          |   in|    1|     ap_fifo|      v148_0_1|       pointer|
|v148_0_1_write           |  out|    1|     ap_fifo|      v148_0_1|       pointer|
|v148_0_2_din             |  out|   32|     ap_fifo|      v148_0_2|       pointer|
|v148_0_2_num_data_valid  |   in|    9|     ap_fifo|      v148_0_2|       pointer|
|v148_0_2_fifo_cap        |   in|    9|     ap_fifo|      v148_0_2|       pointer|
|v148_0_2_full_n          |   in|    1|     ap_fifo|      v148_0_2|       pointer|
|v148_0_2_write           |  out|    1|     ap_fifo|      v148_0_2|       pointer|
|v148_0_3_din             |  out|   32|     ap_fifo|      v148_0_3|       pointer|
|v148_0_3_num_data_valid  |   in|    9|     ap_fifo|      v148_0_3|       pointer|
|v148_0_3_fifo_cap        |   in|    9|     ap_fifo|      v148_0_3|       pointer|
|v148_0_3_full_n          |   in|    1|     ap_fifo|      v148_0_3|       pointer|
|v148_0_3_write           |  out|    1|     ap_fifo|      v148_0_3|       pointer|
|v148_1_0_din             |  out|   32|     ap_fifo|      v148_1_0|       pointer|
|v148_1_0_num_data_valid  |   in|    9|     ap_fifo|      v148_1_0|       pointer|
|v148_1_0_fifo_cap        |   in|    9|     ap_fifo|      v148_1_0|       pointer|
|v148_1_0_full_n          |   in|    1|     ap_fifo|      v148_1_0|       pointer|
|v148_1_0_write           |  out|    1|     ap_fifo|      v148_1_0|       pointer|
|v148_1_1_din             |  out|   32|     ap_fifo|      v148_1_1|       pointer|
|v148_1_1_num_data_valid  |   in|    9|     ap_fifo|      v148_1_1|       pointer|
|v148_1_1_fifo_cap        |   in|    9|     ap_fifo|      v148_1_1|       pointer|
|v148_1_1_full_n          |   in|    1|     ap_fifo|      v148_1_1|       pointer|
|v148_1_1_write           |  out|    1|     ap_fifo|      v148_1_1|       pointer|
|v148_1_2_din             |  out|   32|     ap_fifo|      v148_1_2|       pointer|
|v148_1_2_num_data_valid  |   in|    9|     ap_fifo|      v148_1_2|       pointer|
|v148_1_2_fifo_cap        |   in|    9|     ap_fifo|      v148_1_2|       pointer|
|v148_1_2_full_n          |   in|    1|     ap_fifo|      v148_1_2|       pointer|
|v148_1_2_write           |  out|    1|     ap_fifo|      v148_1_2|       pointer|
|v148_1_3_din             |  out|   32|     ap_fifo|      v148_1_3|       pointer|
|v148_1_3_num_data_valid  |   in|    9|     ap_fifo|      v148_1_3|       pointer|
|v148_1_3_fifo_cap        |   in|    9|     ap_fifo|      v148_1_3|       pointer|
|v148_1_3_full_n          |   in|    1|     ap_fifo|      v148_1_3|       pointer|
|v148_1_3_write           |  out|    1|     ap_fifo|      v148_1_3|       pointer|
|v148_2_0_din             |  out|   32|     ap_fifo|      v148_2_0|       pointer|
|v148_2_0_num_data_valid  |   in|    9|     ap_fifo|      v148_2_0|       pointer|
|v148_2_0_fifo_cap        |   in|    9|     ap_fifo|      v148_2_0|       pointer|
|v148_2_0_full_n          |   in|    1|     ap_fifo|      v148_2_0|       pointer|
|v148_2_0_write           |  out|    1|     ap_fifo|      v148_2_0|       pointer|
|v148_2_1_din             |  out|   32|     ap_fifo|      v148_2_1|       pointer|
|v148_2_1_num_data_valid  |   in|    9|     ap_fifo|      v148_2_1|       pointer|
|v148_2_1_fifo_cap        |   in|    9|     ap_fifo|      v148_2_1|       pointer|
|v148_2_1_full_n          |   in|    1|     ap_fifo|      v148_2_1|       pointer|
|v148_2_1_write           |  out|    1|     ap_fifo|      v148_2_1|       pointer|
|v148_2_2_din             |  out|   32|     ap_fifo|      v148_2_2|       pointer|
|v148_2_2_num_data_valid  |   in|    9|     ap_fifo|      v148_2_2|       pointer|
|v148_2_2_fifo_cap        |   in|    9|     ap_fifo|      v148_2_2|       pointer|
|v148_2_2_full_n          |   in|    1|     ap_fifo|      v148_2_2|       pointer|
|v148_2_2_write           |  out|    1|     ap_fifo|      v148_2_2|       pointer|
|v148_2_3_din             |  out|   32|     ap_fifo|      v148_2_3|       pointer|
|v148_2_3_num_data_valid  |   in|    9|     ap_fifo|      v148_2_3|       pointer|
|v148_2_3_fifo_cap        |   in|    9|     ap_fifo|      v148_2_3|       pointer|
|v148_2_3_full_n          |   in|    1|     ap_fifo|      v148_2_3|       pointer|
|v148_2_3_write           |  out|    1|     ap_fifo|      v148_2_3|       pointer|
|v148_3_0_din             |  out|   32|     ap_fifo|      v148_3_0|       pointer|
|v148_3_0_num_data_valid  |   in|    9|     ap_fifo|      v148_3_0|       pointer|
|v148_3_0_fifo_cap        |   in|    9|     ap_fifo|      v148_3_0|       pointer|
|v148_3_0_full_n          |   in|    1|     ap_fifo|      v148_3_0|       pointer|
|v148_3_0_write           |  out|    1|     ap_fifo|      v148_3_0|       pointer|
|v148_3_1_din             |  out|   32|     ap_fifo|      v148_3_1|       pointer|
|v148_3_1_num_data_valid  |   in|    9|     ap_fifo|      v148_3_1|       pointer|
|v148_3_1_fifo_cap        |   in|    9|     ap_fifo|      v148_3_1|       pointer|
|v148_3_1_full_n          |   in|    1|     ap_fifo|      v148_3_1|       pointer|
|v148_3_1_write           |  out|    1|     ap_fifo|      v148_3_1|       pointer|
|v148_3_2_din             |  out|   32|     ap_fifo|      v148_3_2|       pointer|
|v148_3_2_num_data_valid  |   in|    9|     ap_fifo|      v148_3_2|       pointer|
|v148_3_2_fifo_cap        |   in|    9|     ap_fifo|      v148_3_2|       pointer|
|v148_3_2_full_n          |   in|    1|     ap_fifo|      v148_3_2|       pointer|
|v148_3_2_write           |  out|    1|     ap_fifo|      v148_3_2|       pointer|
|v148_3_3_din             |  out|   32|     ap_fifo|      v148_3_3|       pointer|
|v148_3_3_num_data_valid  |   in|    9|     ap_fifo|      v148_3_3|       pointer|
|v148_3_3_fifo_cap        |   in|    9|     ap_fifo|      v148_3_3|       pointer|
|v148_3_3_full_n          |   in|    1|     ap_fifo|      v148_3_3|       pointer|
|v148_3_3_write           |  out|    1|     ap_fifo|      v148_3_3|       pointer|
|v144_0_0_address0        |  out|    8|   ap_memory|      v144_0_0|         array|
|v144_0_0_ce0             |  out|    1|   ap_memory|      v144_0_0|         array|
|v144_0_0_q0              |   in|   32|   ap_memory|      v144_0_0|         array|
|v144_0_1_address0        |  out|    8|   ap_memory|      v144_0_1|         array|
|v144_0_1_ce0             |  out|    1|   ap_memory|      v144_0_1|         array|
|v144_0_1_q0              |   in|   32|   ap_memory|      v144_0_1|         array|
|v144_0_2_address0        |  out|    8|   ap_memory|      v144_0_2|         array|
|v144_0_2_ce0             |  out|    1|   ap_memory|      v144_0_2|         array|
|v144_0_2_q0              |   in|   32|   ap_memory|      v144_0_2|         array|
|v144_0_3_address0        |  out|    8|   ap_memory|      v144_0_3|         array|
|v144_0_3_ce0             |  out|    1|   ap_memory|      v144_0_3|         array|
|v144_0_3_q0              |   in|   32|   ap_memory|      v144_0_3|         array|
|v144_1_0_address0        |  out|    8|   ap_memory|      v144_1_0|         array|
|v144_1_0_ce0             |  out|    1|   ap_memory|      v144_1_0|         array|
|v144_1_0_q0              |   in|   32|   ap_memory|      v144_1_0|         array|
|v144_1_1_address0        |  out|    8|   ap_memory|      v144_1_1|         array|
|v144_1_1_ce0             |  out|    1|   ap_memory|      v144_1_1|         array|
|v144_1_1_q0              |   in|   32|   ap_memory|      v144_1_1|         array|
|v144_1_2_address0        |  out|    8|   ap_memory|      v144_1_2|         array|
|v144_1_2_ce0             |  out|    1|   ap_memory|      v144_1_2|         array|
|v144_1_2_q0              |   in|   32|   ap_memory|      v144_1_2|         array|
|v144_1_3_address0        |  out|    8|   ap_memory|      v144_1_3|         array|
|v144_1_3_ce0             |  out|    1|   ap_memory|      v144_1_3|         array|
|v144_1_3_q0              |   in|   32|   ap_memory|      v144_1_3|         array|
|v144_2_0_address0        |  out|    8|   ap_memory|      v144_2_0|         array|
|v144_2_0_ce0             |  out|    1|   ap_memory|      v144_2_0|         array|
|v144_2_0_q0              |   in|   32|   ap_memory|      v144_2_0|         array|
|v144_2_1_address0        |  out|    8|   ap_memory|      v144_2_1|         array|
|v144_2_1_ce0             |  out|    1|   ap_memory|      v144_2_1|         array|
|v144_2_1_q0              |   in|   32|   ap_memory|      v144_2_1|         array|
|v144_2_2_address0        |  out|    8|   ap_memory|      v144_2_2|         array|
|v144_2_2_ce0             |  out|    1|   ap_memory|      v144_2_2|         array|
|v144_2_2_q0              |   in|   32|   ap_memory|      v144_2_2|         array|
|v144_2_3_address0        |  out|    8|   ap_memory|      v144_2_3|         array|
|v144_2_3_ce0             |  out|    1|   ap_memory|      v144_2_3|         array|
|v144_2_3_q0              |   in|   32|   ap_memory|      v144_2_3|         array|
|v144_3_0_address0        |  out|    8|   ap_memory|      v144_3_0|         array|
|v144_3_0_ce0             |  out|    1|   ap_memory|      v144_3_0|         array|
|v144_3_0_q0              |   in|   32|   ap_memory|      v144_3_0|         array|
|v144_3_1_address0        |  out|    8|   ap_memory|      v144_3_1|         array|
|v144_3_1_ce0             |  out|    1|   ap_memory|      v144_3_1|         array|
|v144_3_1_q0              |   in|   32|   ap_memory|      v144_3_1|         array|
|v144_3_2_address0        |  out|    8|   ap_memory|      v144_3_2|         array|
|v144_3_2_ce0             |  out|    1|   ap_memory|      v144_3_2|         array|
|v144_3_2_q0              |   in|   32|   ap_memory|      v144_3_2|         array|
|v144_3_3_address0        |  out|    8|   ap_memory|      v144_3_3|         array|
|v144_3_3_ce0             |  out|    1|   ap_memory|      v144_3_3|         array|
|v144_3_3_q0              |   in|   32|   ap_memory|      v144_3_3|         array|
+-------------------------+-----+-----+------------+--------------+--------------+

