

================================================================
== Vitis HLS Report for 'S0_Pipeline_l_S_k1_0_k1_l_j1'
================================================================
* Date:           Tue Dec 17 08:46:47 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.095 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2416|     2416|  9.664 us|  9.664 us|  2416|  2416|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_k1_0_k1_l_j1  |     2414|     2414|        16|          1|          1|  2400|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      116|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    40|     6360|     4065|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|     4149|     1344|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    41|    10509|     5597|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U110  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U111  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U112  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U113  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U114  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U115  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U116  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U117  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U118  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U119  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U120  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U121  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U122  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U123  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U124  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U125  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U126  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U127  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U128  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U129  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |mul_8ns_10ns_17_1_1_U150             |mul_8ns_10ns_17_1_1             |        0|   0|    0|   62|    0|
    |sparsemux_17_3_32_1_1_U151           |sparsemux_17_3_32_1_1           |        0|   0|    0|   43|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  40| 6360| 4065|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------------+-------------------------------+--------------+
    |              Instance              |             Module            |  Expression  |
    +------------------------------------+-------------------------------+--------------+
    |mac_muladd_8ns_5ns_5ns_13_4_1_U152  |mac_muladd_8ns_5ns_5ns_13_4_1  |  i0 * i1 + i2|
    +------------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln41_1_fu_832_p2     |         +|   0|  0|  19|          12|           1|
    |add_ln41_fu_844_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln42_fu_902_p2       |         +|   0|  0|  15|           8|           5|
    |icmp_ln41_fu_826_p2      |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln42_fu_850_p2      |      icmp|   0|  0|  15|           8|           6|
    |v7_fu_876_p2             |      icmp|   0|  0|  15|           8|           8|
    |select_ln41_1_fu_864_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln41_fu_856_p3    |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 116|          59|          51|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_j1_load              |   9|          2|    8|         16|
    |ap_sig_allocacmp_k1_load              |   9|          2|    8|         16|
    |indvar_flatten_fu_138                 |   9|          2|   12|         24|
    |j1_fu_130                             |   9|          2|    8|         16|
    |k1_fu_134                             |   9|          2|    8|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   58|        116|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |indvar_flatten_fu_138              |  12|   0|   12|          0|
    |j1_fu_130                          |   8|   0|    8|          0|
    |k1_fu_134                          |   8|   0|    8|          0|
    |tmp_50_reg_1048                    |   4|   0|    4|          0|
    |v10_10_reg_1412                    |  32|   0|   32|          0|
    |v10_11_reg_1417                    |  32|   0|   32|          0|
    |v10_12_reg_1422                    |  32|   0|   32|          0|
    |v10_13_reg_1427                    |  32|   0|   32|          0|
    |v10_14_reg_1432                    |  32|   0|   32|          0|
    |v10_15_reg_1437                    |  32|   0|   32|          0|
    |v10_16_reg_1442                    |  32|   0|   32|          0|
    |v10_17_reg_1447                    |  32|   0|   32|          0|
    |v10_18_reg_1452                    |  32|   0|   32|          0|
    |v10_1_reg_1362                     |  32|   0|   32|          0|
    |v10_20_reg_1407                    |  32|   0|   32|          0|
    |v10_2_reg_1367                     |  32|   0|   32|          0|
    |v10_3_reg_1372                     |  32|   0|   32|          0|
    |v10_4_reg_1377                     |  32|   0|   32|          0|
    |v10_5_reg_1382                     |  32|   0|   32|          0|
    |v10_6_reg_1387                     |  32|   0|   32|          0|
    |v10_7_reg_1392                     |  32|   0|   32|          0|
    |v10_8_reg_1397                     |  32|   0|   32|          0|
    |v10_9_reg_1402                     |  32|   0|   32|          0|
    |v10_reg_1357                       |  32|   0|   32|          0|
    |v3_10_addr_reg_1177                |   4|   0|    4|          0|
    |v3_11_addr_reg_1183                |   4|   0|    4|          0|
    |v3_12_addr_reg_1189                |   4|   0|    4|          0|
    |v3_13_addr_reg_1195                |   4|   0|    4|          0|
    |v3_14_addr_reg_1201                |   4|   0|    4|          0|
    |v3_15_addr_reg_1207                |   4|   0|    4|          0|
    |v3_16_addr_reg_1213                |   4|   0|    4|          0|
    |v3_17_addr_reg_1219                |   4|   0|    4|          0|
    |v3_18_addr_reg_1225                |   4|   0|    4|          0|
    |v3_19_addr_reg_1231                |   4|   0|    4|          0|
    |v3_1_addr_reg_1123                 |   4|   0|    4|          0|
    |v3_2_addr_reg_1129                 |   4|   0|    4|          0|
    |v3_3_addr_reg_1135                 |   4|   0|    4|          0|
    |v3_4_addr_reg_1141                 |   4|   0|    4|          0|
    |v3_5_addr_reg_1147                 |   4|   0|    4|          0|
    |v3_6_addr_reg_1153                 |   4|   0|    4|          0|
    |v3_7_addr_reg_1159                 |   4|   0|    4|          0|
    |v3_8_addr_reg_1165                 |   4|   0|    4|          0|
    |v3_9_addr_reg_1171                 |   4|   0|    4|          0|
    |v3_addr_reg_1117                   |   4|   0|    4|          0|
    |v7_reg_1044                        |   1|   0|    1|          0|
    |v8_reg_1093                        |  32|   0|   32|          0|
    |v9_20_reg_1243                     |  32|   0|   32|          0|
    |v9_21_reg_1249                     |  32|   0|   32|          0|
    |v9_22_reg_1255                     |  32|   0|   32|          0|
    |v9_23_reg_1261                     |  32|   0|   32|          0|
    |v9_24_reg_1267                     |  32|   0|   32|          0|
    |v9_25_reg_1273                     |  32|   0|   32|          0|
    |v9_26_reg_1279                     |  32|   0|   32|          0|
    |v9_27_reg_1285                     |  32|   0|   32|          0|
    |v9_28_reg_1291                     |  32|   0|   32|          0|
    |v9_29_reg_1297                     |  32|   0|   32|          0|
    |v9_30_reg_1303                     |  32|   0|   32|          0|
    |v9_31_reg_1309                     |  32|   0|   32|          0|
    |v9_32_reg_1315                     |  32|   0|   32|          0|
    |v9_33_reg_1321                     |  32|   0|   32|          0|
    |v9_34_reg_1327                     |  32|   0|   32|          0|
    |v9_35_reg_1333                     |  32|   0|   32|          0|
    |v9_36_reg_1339                     |  32|   0|   32|          0|
    |v9_37_reg_1345                     |  32|   0|   32|          0|
    |v9_38_reg_1351                     |  32|   0|   32|          0|
    |v9_reg_1237                        |  32|   0|   32|          0|
    |zext_ln34_cast_reg_1030            |   5|   0|   13|          8|
    |tmp_50_reg_1048                    |  64|  32|    4|          0|
    |v3_10_addr_reg_1177                |  64|  32|    4|          0|
    |v3_11_addr_reg_1183                |  64|  32|    4|          0|
    |v3_12_addr_reg_1189                |  64|  32|    4|          0|
    |v3_13_addr_reg_1195                |  64|  32|    4|          0|
    |v3_14_addr_reg_1201                |  64|  32|    4|          0|
    |v3_15_addr_reg_1207                |  64|  32|    4|          0|
    |v3_16_addr_reg_1213                |  64|  32|    4|          0|
    |v3_17_addr_reg_1219                |  64|  32|    4|          0|
    |v3_18_addr_reg_1225                |  64|  32|    4|          0|
    |v3_19_addr_reg_1231                |  64|  32|    4|          0|
    |v3_1_addr_reg_1123                 |  64|  32|    4|          0|
    |v3_2_addr_reg_1129                 |  64|  32|    4|          0|
    |v3_3_addr_reg_1135                 |  64|  32|    4|          0|
    |v3_4_addr_reg_1141                 |  64|  32|    4|          0|
    |v3_5_addr_reg_1147                 |  64|  32|    4|          0|
    |v3_6_addr_reg_1153                 |  64|  32|    4|          0|
    |v3_7_addr_reg_1159                 |  64|  32|    4|          0|
    |v3_8_addr_reg_1165                 |  64|  32|    4|          0|
    |v3_9_addr_reg_1171                 |  64|  32|    4|          0|
    |v3_addr_reg_1117                   |  64|  32|    4|          0|
    |v7_reg_1044                        |  64|  32|    1|          0|
    |v9_20_reg_1243                     |  64|  32|   32|          0|
    |v9_21_reg_1249                     |  64|  32|   32|          0|
    |v9_22_reg_1255                     |  64|  32|   32|          0|
    |v9_23_reg_1261                     |  64|  32|   32|          0|
    |v9_24_reg_1267                     |  64|  32|   32|          0|
    |v9_25_reg_1273                     |  64|  32|   32|          0|
    |v9_26_reg_1279                     |  64|  32|   32|          0|
    |v9_27_reg_1285                     |  64|  32|   32|          0|
    |v9_28_reg_1291                     |  64|  32|   32|          0|
    |v9_29_reg_1297                     |  64|  32|   32|          0|
    |v9_30_reg_1303                     |  64|  32|   32|          0|
    |v9_31_reg_1309                     |  64|  32|   32|          0|
    |v9_32_reg_1315                     |  64|  32|   32|          0|
    |v9_33_reg_1321                     |  64|  32|   32|          0|
    |v9_34_reg_1327                     |  64|  32|   32|          0|
    |v9_35_reg_1333                     |  64|  32|   32|          0|
    |v9_36_reg_1339                     |  64|  32|   32|          0|
    |v9_37_reg_1345                     |  64|  32|   32|          0|
    |v9_38_reg_1351                     |  64|  32|   32|          0|
    |v9_reg_1237                        |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |4149|1344| 2194|          8|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+--------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_449_p_din0   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_449_p_din1   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_449_p_dout0  |   in|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_449_p_ce     |  out|    1|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_453_p_din0   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_453_p_din1   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_453_p_dout0  |   in|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_453_p_ce     |  out|    1|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_457_p_din0   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_457_p_din1   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_457_p_dout0  |   in|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_457_p_ce     |  out|    1|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_461_p_din0   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_461_p_din1   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_461_p_dout0  |   in|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_461_p_ce     |  out|    1|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_465_p_din0   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_465_p_din1   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_465_p_dout0  |   in|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_465_p_ce     |  out|    1|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_469_p_din0   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_469_p_din1   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_469_p_dout0  |   in|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_469_p_ce     |  out|    1|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_473_p_din0   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_473_p_din1   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_473_p_dout0  |   in|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_473_p_ce     |  out|    1|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_477_p_din0   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_477_p_din1   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_477_p_dout0  |   in|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_477_p_ce     |  out|    1|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_481_p_din0   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_481_p_din1   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_481_p_dout0  |   in|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_481_p_ce     |  out|    1|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_485_p_din0   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_485_p_din1   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_485_p_dout0  |   in|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_485_p_ce     |  out|    1|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_489_p_din0   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_489_p_din1   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_489_p_dout0  |   in|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_489_p_ce     |  out|    1|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_493_p_din0   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_493_p_din1   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_493_p_dout0  |   in|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_493_p_ce     |  out|    1|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_497_p_din0   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_497_p_din1   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_497_p_dout0  |   in|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_497_p_ce     |  out|    1|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_501_p_din0   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_501_p_din1   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_501_p_dout0  |   in|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_501_p_ce     |  out|    1|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_505_p_din0   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_505_p_din1   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_505_p_dout0  |   in|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_505_p_ce     |  out|    1|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_509_p_din0   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_509_p_din1   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_509_p_dout0  |   in|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_509_p_ce     |  out|    1|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_513_p_din0   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_513_p_din1   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_513_p_dout0  |   in|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_513_p_ce     |  out|    1|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_517_p_din0   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_517_p_din1   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_517_p_dout0  |   in|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_517_p_ce     |  out|    1|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_521_p_din0   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_521_p_din1   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_521_p_dout0  |   in|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_521_p_ce     |  out|    1|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_525_p_din0   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_525_p_din1   |  out|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_525_p_dout0  |   in|   32|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|grp_fu_525_p_ce     |  out|    1|  ap_ctrl_hs|  S0_Pipeline_l_S_k1_0_k1_l_j1|  return value|
|zext_ln34           |   in|    5|     ap_none|                     zext_ln34|        scalar|
|v0_0_address0       |  out|   13|   ap_memory|                          v0_0|         array|
|v0_0_ce0            |  out|    1|   ap_memory|                          v0_0|         array|
|v0_0_q0             |   in|   32|   ap_memory|                          v0_0|         array|
|v0_1_address0       |  out|   13|   ap_memory|                          v0_1|         array|
|v0_1_ce0            |  out|    1|   ap_memory|                          v0_1|         array|
|v0_1_q0             |   in|   32|   ap_memory|                          v0_1|         array|
|v0_2_address0       |  out|   13|   ap_memory|                          v0_2|         array|
|v0_2_ce0            |  out|    1|   ap_memory|                          v0_2|         array|
|v0_2_q0             |   in|   32|   ap_memory|                          v0_2|         array|
|v0_3_address0       |  out|   13|   ap_memory|                          v0_3|         array|
|v0_3_ce0            |  out|    1|   ap_memory|                          v0_3|         array|
|v0_3_q0             |   in|   32|   ap_memory|                          v0_3|         array|
|v0_4_address0       |  out|   13|   ap_memory|                          v0_4|         array|
|v0_4_ce0            |  out|    1|   ap_memory|                          v0_4|         array|
|v0_4_q0             |   in|   32|   ap_memory|                          v0_4|         array|
|v0_5_address0       |  out|   13|   ap_memory|                          v0_5|         array|
|v0_5_ce0            |  out|    1|   ap_memory|                          v0_5|         array|
|v0_5_q0             |   in|   32|   ap_memory|                          v0_5|         array|
|v0_6_address0       |  out|   13|   ap_memory|                          v0_6|         array|
|v0_6_ce0            |  out|    1|   ap_memory|                          v0_6|         array|
|v0_6_q0             |   in|   32|   ap_memory|                          v0_6|         array|
|v0_7_address0       |  out|   13|   ap_memory|                          v0_7|         array|
|v0_7_ce0            |  out|    1|   ap_memory|                          v0_7|         array|
|v0_7_q0             |   in|   32|   ap_memory|                          v0_7|         array|
|i1                  |   in|    8|     ap_none|                            i1|        scalar|
|empty               |   in|    3|     ap_none|                         empty|        scalar|
|v3_address0         |  out|    4|   ap_memory|                            v3|         array|
|v3_ce0              |  out|    1|   ap_memory|                            v3|         array|
|v3_we0              |  out|    1|   ap_memory|                            v3|         array|
|v3_d0               |  out|   32|   ap_memory|                            v3|         array|
|v3_address1         |  out|    4|   ap_memory|                            v3|         array|
|v3_ce1              |  out|    1|   ap_memory|                            v3|         array|
|v3_q1               |   in|   32|   ap_memory|                            v3|         array|
|v3_1_address0       |  out|    4|   ap_memory|                          v3_1|         array|
|v3_1_ce0            |  out|    1|   ap_memory|                          v3_1|         array|
|v3_1_we0            |  out|    1|   ap_memory|                          v3_1|         array|
|v3_1_d0             |  out|   32|   ap_memory|                          v3_1|         array|
|v3_1_address1       |  out|    4|   ap_memory|                          v3_1|         array|
|v3_1_ce1            |  out|    1|   ap_memory|                          v3_1|         array|
|v3_1_q1             |   in|   32|   ap_memory|                          v3_1|         array|
|v3_2_address0       |  out|    4|   ap_memory|                          v3_2|         array|
|v3_2_ce0            |  out|    1|   ap_memory|                          v3_2|         array|
|v3_2_we0            |  out|    1|   ap_memory|                          v3_2|         array|
|v3_2_d0             |  out|   32|   ap_memory|                          v3_2|         array|
|v3_2_address1       |  out|    4|   ap_memory|                          v3_2|         array|
|v3_2_ce1            |  out|    1|   ap_memory|                          v3_2|         array|
|v3_2_q1             |   in|   32|   ap_memory|                          v3_2|         array|
|v3_3_address0       |  out|    4|   ap_memory|                          v3_3|         array|
|v3_3_ce0            |  out|    1|   ap_memory|                          v3_3|         array|
|v3_3_we0            |  out|    1|   ap_memory|                          v3_3|         array|
|v3_3_d0             |  out|   32|   ap_memory|                          v3_3|         array|
|v3_3_address1       |  out|    4|   ap_memory|                          v3_3|         array|
|v3_3_ce1            |  out|    1|   ap_memory|                          v3_3|         array|
|v3_3_q1             |   in|   32|   ap_memory|                          v3_3|         array|
|v3_4_address0       |  out|    4|   ap_memory|                          v3_4|         array|
|v3_4_ce0            |  out|    1|   ap_memory|                          v3_4|         array|
|v3_4_we0            |  out|    1|   ap_memory|                          v3_4|         array|
|v3_4_d0             |  out|   32|   ap_memory|                          v3_4|         array|
|v3_4_address1       |  out|    4|   ap_memory|                          v3_4|         array|
|v3_4_ce1            |  out|    1|   ap_memory|                          v3_4|         array|
|v3_4_q1             |   in|   32|   ap_memory|                          v3_4|         array|
|v3_5_address0       |  out|    4|   ap_memory|                          v3_5|         array|
|v3_5_ce0            |  out|    1|   ap_memory|                          v3_5|         array|
|v3_5_we0            |  out|    1|   ap_memory|                          v3_5|         array|
|v3_5_d0             |  out|   32|   ap_memory|                          v3_5|         array|
|v3_5_address1       |  out|    4|   ap_memory|                          v3_5|         array|
|v3_5_ce1            |  out|    1|   ap_memory|                          v3_5|         array|
|v3_5_q1             |   in|   32|   ap_memory|                          v3_5|         array|
|v3_6_address0       |  out|    4|   ap_memory|                          v3_6|         array|
|v3_6_ce0            |  out|    1|   ap_memory|                          v3_6|         array|
|v3_6_we0            |  out|    1|   ap_memory|                          v3_6|         array|
|v3_6_d0             |  out|   32|   ap_memory|                          v3_6|         array|
|v3_6_address1       |  out|    4|   ap_memory|                          v3_6|         array|
|v3_6_ce1            |  out|    1|   ap_memory|                          v3_6|         array|
|v3_6_q1             |   in|   32|   ap_memory|                          v3_6|         array|
|v3_7_address0       |  out|    4|   ap_memory|                          v3_7|         array|
|v3_7_ce0            |  out|    1|   ap_memory|                          v3_7|         array|
|v3_7_we0            |  out|    1|   ap_memory|                          v3_7|         array|
|v3_7_d0             |  out|   32|   ap_memory|                          v3_7|         array|
|v3_7_address1       |  out|    4|   ap_memory|                          v3_7|         array|
|v3_7_ce1            |  out|    1|   ap_memory|                          v3_7|         array|
|v3_7_q1             |   in|   32|   ap_memory|                          v3_7|         array|
|v3_8_address0       |  out|    4|   ap_memory|                          v3_8|         array|
|v3_8_ce0            |  out|    1|   ap_memory|                          v3_8|         array|
|v3_8_we0            |  out|    1|   ap_memory|                          v3_8|         array|
|v3_8_d0             |  out|   32|   ap_memory|                          v3_8|         array|
|v3_8_address1       |  out|    4|   ap_memory|                          v3_8|         array|
|v3_8_ce1            |  out|    1|   ap_memory|                          v3_8|         array|
|v3_8_q1             |   in|   32|   ap_memory|                          v3_8|         array|
|v3_9_address0       |  out|    4|   ap_memory|                          v3_9|         array|
|v3_9_ce0            |  out|    1|   ap_memory|                          v3_9|         array|
|v3_9_we0            |  out|    1|   ap_memory|                          v3_9|         array|
|v3_9_d0             |  out|   32|   ap_memory|                          v3_9|         array|
|v3_9_address1       |  out|    4|   ap_memory|                          v3_9|         array|
|v3_9_ce1            |  out|    1|   ap_memory|                          v3_9|         array|
|v3_9_q1             |   in|   32|   ap_memory|                          v3_9|         array|
|v3_10_address0      |  out|    4|   ap_memory|                         v3_10|         array|
|v3_10_ce0           |  out|    1|   ap_memory|                         v3_10|         array|
|v3_10_we0           |  out|    1|   ap_memory|                         v3_10|         array|
|v3_10_d0            |  out|   32|   ap_memory|                         v3_10|         array|
|v3_10_address1      |  out|    4|   ap_memory|                         v3_10|         array|
|v3_10_ce1           |  out|    1|   ap_memory|                         v3_10|         array|
|v3_10_q1            |   in|   32|   ap_memory|                         v3_10|         array|
|v3_11_address0      |  out|    4|   ap_memory|                         v3_11|         array|
|v3_11_ce0           |  out|    1|   ap_memory|                         v3_11|         array|
|v3_11_we0           |  out|    1|   ap_memory|                         v3_11|         array|
|v3_11_d0            |  out|   32|   ap_memory|                         v3_11|         array|
|v3_11_address1      |  out|    4|   ap_memory|                         v3_11|         array|
|v3_11_ce1           |  out|    1|   ap_memory|                         v3_11|         array|
|v3_11_q1            |   in|   32|   ap_memory|                         v3_11|         array|
|v3_12_address0      |  out|    4|   ap_memory|                         v3_12|         array|
|v3_12_ce0           |  out|    1|   ap_memory|                         v3_12|         array|
|v3_12_we0           |  out|    1|   ap_memory|                         v3_12|         array|
|v3_12_d0            |  out|   32|   ap_memory|                         v3_12|         array|
|v3_12_address1      |  out|    4|   ap_memory|                         v3_12|         array|
|v3_12_ce1           |  out|    1|   ap_memory|                         v3_12|         array|
|v3_12_q1            |   in|   32|   ap_memory|                         v3_12|         array|
|v3_13_address0      |  out|    4|   ap_memory|                         v3_13|         array|
|v3_13_ce0           |  out|    1|   ap_memory|                         v3_13|         array|
|v3_13_we0           |  out|    1|   ap_memory|                         v3_13|         array|
|v3_13_d0            |  out|   32|   ap_memory|                         v3_13|         array|
|v3_13_address1      |  out|    4|   ap_memory|                         v3_13|         array|
|v3_13_ce1           |  out|    1|   ap_memory|                         v3_13|         array|
|v3_13_q1            |   in|   32|   ap_memory|                         v3_13|         array|
|v3_14_address0      |  out|    4|   ap_memory|                         v3_14|         array|
|v3_14_ce0           |  out|    1|   ap_memory|                         v3_14|         array|
|v3_14_we0           |  out|    1|   ap_memory|                         v3_14|         array|
|v3_14_d0            |  out|   32|   ap_memory|                         v3_14|         array|
|v3_14_address1      |  out|    4|   ap_memory|                         v3_14|         array|
|v3_14_ce1           |  out|    1|   ap_memory|                         v3_14|         array|
|v3_14_q1            |   in|   32|   ap_memory|                         v3_14|         array|
|v3_15_address0      |  out|    4|   ap_memory|                         v3_15|         array|
|v3_15_ce0           |  out|    1|   ap_memory|                         v3_15|         array|
|v3_15_we0           |  out|    1|   ap_memory|                         v3_15|         array|
|v3_15_d0            |  out|   32|   ap_memory|                         v3_15|         array|
|v3_15_address1      |  out|    4|   ap_memory|                         v3_15|         array|
|v3_15_ce1           |  out|    1|   ap_memory|                         v3_15|         array|
|v3_15_q1            |   in|   32|   ap_memory|                         v3_15|         array|
|v3_16_address0      |  out|    4|   ap_memory|                         v3_16|         array|
|v3_16_ce0           |  out|    1|   ap_memory|                         v3_16|         array|
|v3_16_we0           |  out|    1|   ap_memory|                         v3_16|         array|
|v3_16_d0            |  out|   32|   ap_memory|                         v3_16|         array|
|v3_16_address1      |  out|    4|   ap_memory|                         v3_16|         array|
|v3_16_ce1           |  out|    1|   ap_memory|                         v3_16|         array|
|v3_16_q1            |   in|   32|   ap_memory|                         v3_16|         array|
|v3_17_address0      |  out|    4|   ap_memory|                         v3_17|         array|
|v3_17_ce0           |  out|    1|   ap_memory|                         v3_17|         array|
|v3_17_we0           |  out|    1|   ap_memory|                         v3_17|         array|
|v3_17_d0            |  out|   32|   ap_memory|                         v3_17|         array|
|v3_17_address1      |  out|    4|   ap_memory|                         v3_17|         array|
|v3_17_ce1           |  out|    1|   ap_memory|                         v3_17|         array|
|v3_17_q1            |   in|   32|   ap_memory|                         v3_17|         array|
|v3_18_address0      |  out|    4|   ap_memory|                         v3_18|         array|
|v3_18_ce0           |  out|    1|   ap_memory|                         v3_18|         array|
|v3_18_we0           |  out|    1|   ap_memory|                         v3_18|         array|
|v3_18_d0            |  out|   32|   ap_memory|                         v3_18|         array|
|v3_18_address1      |  out|    4|   ap_memory|                         v3_18|         array|
|v3_18_ce1           |  out|    1|   ap_memory|                         v3_18|         array|
|v3_18_q1            |   in|   32|   ap_memory|                         v3_18|         array|
|v3_19_address0      |  out|    4|   ap_memory|                         v3_19|         array|
|v3_19_ce0           |  out|    1|   ap_memory|                         v3_19|         array|
|v3_19_we0           |  out|    1|   ap_memory|                         v3_19|         array|
|v3_19_d0            |  out|   32|   ap_memory|                         v3_19|         array|
|v3_19_address1      |  out|    4|   ap_memory|                         v3_19|         array|
|v3_19_ce1           |  out|    1|   ap_memory|                         v3_19|         array|
|v3_19_q1            |   in|   32|   ap_memory|                         v3_19|         array|
+--------------------+-----+-----+------------+------------------------------+--------------+

