<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Group Instance : uvma_isacov_pkg.rv32m_mul_cg</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.colResizable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76,
      initClosed: true
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: true
    }
  });
  westLayout = $('div.ui-layout-west').layout({
    north__paneSelector: ".ui-layout-west-inner-north",
    center__paneSelector: ".ui-layout-west-inner-center", 
    north__size: 100,
    spacing_open: 4,
    spacing_closed: 4
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
  $("table").colResizable({    liveDrag:true,
    fixed:false,
    draggingClass:"dragging"
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a> | <a href="hvp.CVA6 Verification Master Plan.html" ><b>hvp</b></a></div>
</div>
<div class="ui-layout-west">
<div class="ui-layout-west-inner-north">
</div>
<div class="ui-layout-west-inner-center">
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rs1"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rs1">Summary for Variable cp_rs1</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rs1</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">773</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">641</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[2]</td>
<td class="rt">632</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[3]</td>
<td class="rt">773</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[4]</td>
<td class="rt">667</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[5]</td>
<td class="rt">679</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[6]</td>
<td class="rt">630</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[7]</td>
<td class="rt">624</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[8]</td>
<td class="rt">560</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[9]</td>
<td class="rt">616</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[10]</td>
<td class="rt">578</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[11]</td>
<td class="rt">694</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[12]</td>
<td class="rt">759</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[13]</td>
<td class="rt">635</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[14]</td>
<td class="rt">607</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[15]</td>
<td class="rt">630</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[16]</td>
<td class="rt">634</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[17]</td>
<td class="rt">659</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[18]</td>
<td class="rt">653</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[19]</td>
<td class="rt">580</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[20]</td>
<td class="rt">643</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[21]</td>
<td class="rt">624</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[22]</td>
<td class="rt">635</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[23]</td>
<td class="rt">644</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[24]</td>
<td class="rt">744</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[25]</td>
<td class="rt">667</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[26]</td>
<td class="rt">655</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[27]</td>
<td class="rt">684</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[28]</td>
<td class="rt">668</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[29]</td>
<td class="rt">688</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[30]</td>
<td class="rt">735</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[31]</td>
<td class="rt">640</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rs2"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rs2">Summary for Variable cp_rs2</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rs2</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">650</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">623</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[2]</td>
<td class="rt">634</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[3]</td>
<td class="rt">647</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[4]</td>
<td class="rt">762</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[5]</td>
<td class="rt">626</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[6]</td>
<td class="rt">648</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[7]</td>
<td class="rt">683</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[8]</td>
<td class="rt">559</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[9]</td>
<td class="rt">720</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[10]</td>
<td class="rt">586</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[11]</td>
<td class="rt">684</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[12]</td>
<td class="rt">626</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[13]</td>
<td class="rt">687</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[14]</td>
<td class="rt">611</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[15]</td>
<td class="rt">593</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[16]</td>
<td class="rt">595</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[17]</td>
<td class="rt">675</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[18]</td>
<td class="rt">649</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[19]</td>
<td class="rt">636</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[20]</td>
<td class="rt">617</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[21]</td>
<td class="rt">697</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[22]</td>
<td class="rt">697</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[23]</td>
<td class="rt">618</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[24]</td>
<td class="rt">898</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[25]</td>
<td class="rt">648</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[26]</td>
<td class="rt">626</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[27]</td>
<td class="rt">727</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[28]</td>
<td class="rt">692</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[29]</td>
<td class="rt">642</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[30]</td>
<td class="rt">676</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[31]</td>
<td class="rt">619</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rd"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rd">Summary for Variable cp_rd</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rd</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">791</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">678</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[2]</td>
<td class="rt">600</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[3]</td>
<td class="rt">696</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[4]</td>
<td class="rt">772</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[5]</td>
<td class="rt">715</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[6]</td>
<td class="rt">714</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[7]</td>
<td class="rt">637</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[8]</td>
<td class="rt">568</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[9]</td>
<td class="rt">645</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[10]</td>
<td class="rt">614</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[11]</td>
<td class="rt">586</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[12]</td>
<td class="rt">541</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[13]</td>
<td class="rt">597</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[14]</td>
<td class="rt">766</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[15]</td>
<td class="rt">616</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[16]</td>
<td class="rt">605</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[17]</td>
<td class="rt">663</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[18]</td>
<td class="rt">710</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[19]</td>
<td class="rt">647</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[20]</td>
<td class="rt">621</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[21]</td>
<td class="rt">700</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[22]</td>
<td class="rt">655</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[23]</td>
<td class="rt">593</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[24]</td>
<td class="rt">616</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[25]</td>
<td class="rt">579</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[26]</td>
<td class="rt">621</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[27]</td>
<td class="rt">756</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[28]</td>
<td class="rt">823</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[29]</td>
<td class="rt">665</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[30]</td>
<td class="rt">614</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[31]</td>
<td class="rt">647</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rd_rs1_hazard"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rd_rs1_hazard">Summary for Variable cp_rd_rs1_hazard</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rd_rs1_hazard</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>RD_00</td>
<td class="rt">78</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_01</td>
<td class="rt">70</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_02</td>
<td class="rt">62</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_03</td>
<td class="rt">80</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_04</td>
<td class="rt">82</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_05</td>
<td class="rt">66</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_06</td>
<td class="rt">76</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_07</td>
<td class="rt">80</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_08</td>
<td class="rt">10</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_09</td>
<td class="rt">10</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0a</td>
<td class="rt">8</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0b</td>
<td class="rt">18</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0c</td>
<td class="rt">14</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0d</td>
<td class="rt">12</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0e</td>
<td class="rt">12</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0f</td>
<td class="rt">11</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_10</td>
<td class="rt">57</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_11</td>
<td class="rt">86</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_12</td>
<td class="rt">71</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_13</td>
<td class="rt">64</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_14</td>
<td class="rt">58</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_15</td>
<td class="rt">59</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_16</td>
<td class="rt">81</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_17</td>
<td class="rt">60</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_18</td>
<td class="rt">66</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_19</td>
<td class="rt">53</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1a</td>
<td class="rt">62</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1b</td>
<td class="rt">80</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1c</td>
<td class="rt">76</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1d</td>
<td class="rt">90</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1e</td>
<td class="rt">61</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1f</td>
<td class="rt">70</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rd_rs2_hazard"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rd_rs2_hazard">Summary for Variable cp_rd_rs2_hazard</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rd_rs2_hazard</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>RD_00</td>
<td class="rt">72</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_01</td>
<td class="rt">64</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_02</td>
<td class="rt">55</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_03</td>
<td class="rt">72</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_04</td>
<td class="rt">83</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_05</td>
<td class="rt">69</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_06</td>
<td class="rt">66</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_07</td>
<td class="rt">74</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_08</td>
<td class="rt">20</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_09</td>
<td class="rt">13</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0a</td>
<td class="rt">17</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0b</td>
<td class="rt">16</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0c</td>
<td class="rt">15</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0d</td>
<td class="rt">20</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0e</td>
<td class="rt">19</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_0f</td>
<td class="rt">16</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_10</td>
<td class="rt">60</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_11</td>
<td class="rt">82</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_12</td>
<td class="rt">65</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_13</td>
<td class="rt">76</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_14</td>
<td class="rt">55</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_15</td>
<td class="rt">69</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_16</td>
<td class="rt">91</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_17</td>
<td class="rt">62</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_18</td>
<td class="rt">74</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_19</td>
<td class="rt">56</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1a</td>
<td class="rt">71</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1b</td>
<td class="rt">73</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1c</td>
<td class="rt">87</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1d</td>
<td class="rt">85</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1e</td>
<td class="rt">59</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>RD_1f</td>
<td class="rt">70</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rs1_value"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rs1_value">Summary for Variable cp_rs1_value</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rs1_value</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>auto_POSITIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>auto_NEGATIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>NEG_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>POS_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto_ZERO</td>
<td class="rt">7197</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td class="rt">13854</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rs2_value"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rs2_value">Summary for Variable cp_rs2_value</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rs2_value</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>auto_POSITIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>auto_NEGATIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>NEG_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>POS_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto_ZERO</td>
<td class="rt">7122</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td class="rt">13929</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rd_value"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rd_value">Summary for Variable cp_rd_value</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for cp_rd_value</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>auto_POSITIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>auto_NEGATIVE</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>NEG_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr><tr class="wht">
<td>POS_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto_ZERO</td>
<td class="rt">11608</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td class="rt">9443</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rs1_toggle"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rs1_toggle">Summary for Variable cp_rs1_toggle</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rs1_toggle</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>BIT31_1</td>
<td class="rt">6713</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_1</td>
<td class="rt">4433</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_1</td>
<td class="rt">4449</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_1</td>
<td class="rt">4464</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_1</td>
<td class="rt">4321</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_1</td>
<td class="rt">4278</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_1</td>
<td class="rt">4238</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_1</td>
<td class="rt">4276</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_1</td>
<td class="rt">4267</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_1</td>
<td class="rt">4249</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_1</td>
<td class="rt">4271</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_1</td>
<td class="rt">4237</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_1</td>
<td class="rt">4227</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_1</td>
<td class="rt">4195</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_1</td>
<td class="rt">4258</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_1</td>
<td class="rt">4419</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_1</td>
<td class="rt">5278</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_1</td>
<td class="rt">5288</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_1</td>
<td class="rt">5599</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_1</td>
<td class="rt">5244</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_1</td>
<td class="rt">5873</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_1</td>
<td class="rt">5910</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_1</td>
<td class="rt">5172</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_1</td>
<td class="rt">4735</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_1</td>
<td class="rt">5566</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_1</td>
<td class="rt">5027</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_1</td>
<td class="rt">5199</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_1</td>
<td class="rt">6517</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_1</td>
<td class="rt">6492</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_1</td>
<td class="rt">6458</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_1</td>
<td class="rt">5213</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_1</td>
<td class="rt">5894</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT31_0</td>
<td class="rt">14338</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_0</td>
<td class="rt">16618</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_0</td>
<td class="rt">16602</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_0</td>
<td class="rt">16587</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_0</td>
<td class="rt">16730</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_0</td>
<td class="rt">16773</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_0</td>
<td class="rt">16813</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_0</td>
<td class="rt">16775</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_0</td>
<td class="rt">16784</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_0</td>
<td class="rt">16802</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_0</td>
<td class="rt">16780</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_0</td>
<td class="rt">16814</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_0</td>
<td class="rt">16824</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_0</td>
<td class="rt">16856</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_0</td>
<td class="rt">16793</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_0</td>
<td class="rt">16632</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_0</td>
<td class="rt">15773</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_0</td>
<td class="rt">15763</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_0</td>
<td class="rt">15452</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_0</td>
<td class="rt">15807</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_0</td>
<td class="rt">15178</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_0</td>
<td class="rt">15141</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_0</td>
<td class="rt">15879</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_0</td>
<td class="rt">16316</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_0</td>
<td class="rt">15485</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_0</td>
<td class="rt">16024</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_0</td>
<td class="rt">15852</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_0</td>
<td class="rt">14534</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_0</td>
<td class="rt">14559</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_0</td>
<td class="rt">14593</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_0</td>
<td class="rt">15838</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_0</td>
<td class="rt">15157</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rs2_toggle"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rs2_toggle">Summary for Variable cp_rs2_toggle</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rs2_toggle</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>BIT31_1</td>
<td class="rt">6671</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_1</td>
<td class="rt">4253</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_1</td>
<td class="rt">4237</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_1</td>
<td class="rt">4201</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_1</td>
<td class="rt">4062</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_1</td>
<td class="rt">3994</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_1</td>
<td class="rt">4001</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_1</td>
<td class="rt">3991</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_1</td>
<td class="rt">4031</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_1</td>
<td class="rt">3991</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_1</td>
<td class="rt">4094</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_1</td>
<td class="rt">4019</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_1</td>
<td class="rt">4081</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_1</td>
<td class="rt">4119</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_1</td>
<td class="rt">3912</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_1</td>
<td class="rt">4326</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_1</td>
<td class="rt">5307</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_1</td>
<td class="rt">5274</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_1</td>
<td class="rt">5598</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_1</td>
<td class="rt">5260</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_1</td>
<td class="rt">5824</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_1</td>
<td class="rt">5794</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_1</td>
<td class="rt">5026</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_1</td>
<td class="rt">4557</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_1</td>
<td class="rt">5668</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_1</td>
<td class="rt">4856</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_1</td>
<td class="rt">5137</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_1</td>
<td class="rt">6568</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_1</td>
<td class="rt">6557</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_1</td>
<td class="rt">6484</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_1</td>
<td class="rt">5119</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_1</td>
<td class="rt">5854</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT31_0</td>
<td class="rt">14380</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_0</td>
<td class="rt">16798</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_0</td>
<td class="rt">16814</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_0</td>
<td class="rt">16850</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_0</td>
<td class="rt">16989</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_0</td>
<td class="rt">17057</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_0</td>
<td class="rt">17050</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_0</td>
<td class="rt">17060</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_0</td>
<td class="rt">17020</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_0</td>
<td class="rt">17060</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_0</td>
<td class="rt">16957</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_0</td>
<td class="rt">17032</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_0</td>
<td class="rt">16970</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_0</td>
<td class="rt">16932</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_0</td>
<td class="rt">17139</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_0</td>
<td class="rt">16725</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_0</td>
<td class="rt">15744</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_0</td>
<td class="rt">15777</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_0</td>
<td class="rt">15453</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_0</td>
<td class="rt">15791</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_0</td>
<td class="rt">15227</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_0</td>
<td class="rt">15257</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_0</td>
<td class="rt">16025</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_0</td>
<td class="rt">16494</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_0</td>
<td class="rt">15383</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_0</td>
<td class="rt">16195</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_0</td>
<td class="rt">15914</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_0</td>
<td class="rt">14483</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_0</td>
<td class="rt">14494</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_0</td>
<td class="rt">14567</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_0</td>
<td class="rt">15932</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_0</td>
<td class="rt">15197</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rd_toggle"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rd_toggle">Summary for Variable cp_rd_toggle</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">64</td>
<td class="rt">0</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for cp_rd_toggle</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>BIT31_1</td>
<td class="rt">4001</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_1</td>
<td class="rt">3685</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_1</td>
<td class="rt">3763</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_1</td>
<td class="rt">3636</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_1</td>
<td class="rt">3777</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_1</td>
<td class="rt">3785</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_1</td>
<td class="rt">3742</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_1</td>
<td class="rt">3708</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_1</td>
<td class="rt">3770</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_1</td>
<td class="rt">3820</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_1</td>
<td class="rt">3768</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_1</td>
<td class="rt">3759</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_1</td>
<td class="rt">3919</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_1</td>
<td class="rt">3923</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_1</td>
<td class="rt">3986</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_1</td>
<td class="rt">3980</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_1</td>
<td class="rt">3865</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_1</td>
<td class="rt">3877</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_1</td>
<td class="rt">3889</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_1</td>
<td class="rt">3856</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_1</td>
<td class="rt">3697</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_1</td>
<td class="rt">3474</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_1</td>
<td class="rt">3577</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_1</td>
<td class="rt">3597</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_1</td>
<td class="rt">3548</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_1</td>
<td class="rt">3416</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_1</td>
<td class="rt">3347</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_1</td>
<td class="rt">3402</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_1</td>
<td class="rt">3196</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_1</td>
<td class="rt">2980</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_1</td>
<td class="rt">1856</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_1</td>
<td class="rt">2082</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT31_0</td>
<td class="rt">17050</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT30_0</td>
<td class="rt">17366</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT29_0</td>
<td class="rt">17288</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT28_0</td>
<td class="rt">17415</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT27_0</td>
<td class="rt">17274</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT26_0</td>
<td class="rt">17266</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT25_0</td>
<td class="rt">17309</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT24_0</td>
<td class="rt">17343</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT23_0</td>
<td class="rt">17281</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT22_0</td>
<td class="rt">17231</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT21_0</td>
<td class="rt">17283</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT20_0</td>
<td class="rt">17292</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT19_0</td>
<td class="rt">17132</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT18_0</td>
<td class="rt">17128</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT17_0</td>
<td class="rt">17065</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT16_0</td>
<td class="rt">17071</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT15_0</td>
<td class="rt">17186</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT14_0</td>
<td class="rt">17174</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT13_0</td>
<td class="rt">17162</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT12_0</td>
<td class="rt">17195</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT11_0</td>
<td class="rt">17354</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT10_0</td>
<td class="rt">17577</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT9_0</td>
<td class="rt">17474</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT8_0</td>
<td class="rt">17454</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT7_0</td>
<td class="rt">17503</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT6_0</td>
<td class="rt">17635</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT5_0</td>
<td class="rt">17704</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT4_0</td>
<td class="rt">17649</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT3_0</td>
<td class="rt">17855</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT2_0</td>
<td class="rt">18071</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT1_0</td>
<td class="rt">19195</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>BIT0_0</td>
<td class="rt">18969</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cross_rd_rs1_rs2"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cross_rd_rs1_rs2">Summary for Cross cross_rd_rs1_rs2</span>
<br clear=all>
<br clear=all>
Samples crossed: cp_rd cp_rs1 cp_rs2<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="wht">
<td>User Defined Cross Bins</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Cross Bins for cross_rd_rs1_rs2</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td class="alfsrt">STATUS</td></tr><tr class="wht">
<td>IGN_OFF</td>
<td class="rt">0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cross_rs1_rs2_value"></a><span class="repname" id="inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cross_rs1_rs2_value">Summary for Cross cross_rs1_rs2_value</span>
<br clear=all>
<br clear=all>
Samples crossed: cp_rs1_value cp_rs2_value<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s10">
<td>Automatically Generated Cross Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for cross_rs1_rs2_value</span>
<br clear=all>
<br clear=all>
<span class=repname>Excluded/Illegal bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">cp_rs1_value</td><td class="alfsrt">cp_rs2_value</td><td>COUNT</td><td class="alfsrt">STATUS</td><th nowrap width=80></th></tr><tr class="wht">
<td>[auto_ZERO , auto_NON_ZERO]</td>
<td>[auto_POSITIVE , auto_NEGATIVE]</td>
<td align=center nowrap>--</td>
<td>Excluded</td>
<td>(4 bins)</td>
</tr><tr class="wht">
<td>[auto_POSITIVE , auto_NEGATIVE]</td>
<td>[auto_ZERO , auto_NON_ZERO , auto_POSITIVE , auto_NEGATIVE]</td>
<td align=center nowrap>--</td>
<td>Excluded</td>
<td>(8 bins)</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">cp_rs1_value</td><td class="alfsrt">cp_rs2_value</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto_ZERO</td>
<td>auto_ZERO</td>
<td class="rt">3127</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_ZERO</td>
<td>auto_NON_ZERO</td>
<td class="rt">4070</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td>auto_ZERO</td>
<td class="rt">3995</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto_NON_ZERO</td>
<td>auto_NON_ZERO</td>
<td class="rt">9859</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rs1">Variable : cp_rs1</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rs2">Variable : cp_rs2</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rd">Variable : cp_rd</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rd_rs1_hazard">Variable : cp_rd_rs1_hazard</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rd_rs2_hazard">Variable : cp_rd_rs2_hazard</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rs1_value">Variable : cp_rs1_value</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rs2_value">Variable : cp_rs2_value</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rd_value">Variable : cp_rd_value</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rs1_toggle">Variable : cp_rs1_toggle</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rs2_toggle">Variable : cp_rs2_toggle</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cp_rd_toggle">Variable : cp_rd_toggle</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cross_rd_rs1_rs2">Cross : cross_rd_rs1_rs2</a>    </li>
    <li>
      <a href="#inst_tag_uvma_isacov_pkg.rv32m_mul_cg.cross_rs1_rs2_value">Cross : cross_rs1_rs2_value</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
