Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1373ad8eeec64879b2832be90845986e --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot Testbench_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Testbench_time_synth.sdf", for root module "Testbench/UUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Testbench_time_synth.sdf", for root module "Testbench/UUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.GND
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module simprims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.DataROM_AXI4S_ROM_0_1__ROM
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.DataROM_AXI4S_ROM_0_1__AXI4S_ROM
Compiling module xil_defaultlib.DataROM_AXI4S_ROM_0_1
Compiling module xil_defaultlib.DataROM
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.I2S_Transmitter
Compiling module xil_defaultlib.I2S
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=42.75...
Compiling module xil_defaultlib.ClockGeneration_clk_wiz_0_0_Cloc...
Compiling module xil_defaultlib.ClockGeneration_clk_wiz_0_0
Compiling module xil_defaultlib.ClockGeneration
Compiling module xil_defaultlib.Top
Compiling architecture testbench_arch of entity xil_defaultlib.testbench
Built simulation snapshot Testbench_time_synth
