--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 362 paths analyzed, 119 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.578ns.
--------------------------------------------------------------------------------
Slack:                  15.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.447ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (0.717 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y42.SR       net (fanout=10)       3.506   M_reset_cond_out
    SLICE_X5Y42.CLK      Tsrck                 0.423   M_counter_q[1]
                                                       M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.447ns (0.941ns logic, 3.506ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  15.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.437ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (0.717 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y42.SR       net (fanout=10)       3.506   M_reset_cond_out
    SLICE_X5Y42.CLK      Tsrck                 0.413   M_counter_q[1]
                                                       M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.437ns (0.931ns logic, 3.506ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  15.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.403ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (0.717 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y42.SR       net (fanout=10)       3.506   M_reset_cond_out
    SLICE_X5Y42.CLK      Tsrck                 0.379   M_counter_q[1]
                                                       M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.403ns (0.897ns logic, 3.506ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  16.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.545ns (Levels of Logic = 0)
  Clock Path Skew:      -0.088ns (0.725 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y32.SR       net (fanout=10)       2.557   M_reset_cond_out
    SLICE_X4Y32.CLK      Tsrck                 0.470   slowclk/M_ctr_q[19]
                                                       slowclk/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.545ns (0.988ns logic, 2.557ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  16.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.536ns (Levels of Logic = 0)
  Clock Path Skew:      -0.088ns (0.725 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y32.SR       net (fanout=10)       2.557   M_reset_cond_out
    SLICE_X4Y32.CLK      Tsrck                 0.461   slowclk/M_ctr_q[19]
                                                       slowclk/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (0.979ns logic, 2.557ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  16.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.525ns (Levels of Logic = 0)
  Clock Path Skew:      -0.088ns (0.725 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y32.SR       net (fanout=10)       2.557   M_reset_cond_out
    SLICE_X4Y32.CLK      Tsrck                 0.450   slowclk/M_ctr_q[19]
                                                       slowclk/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.525ns (0.968ns logic, 2.557ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  16.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.503ns (Levels of Logic = 0)
  Clock Path Skew:      -0.088ns (0.725 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y32.SR       net (fanout=10)       2.557   M_reset_cond_out
    SLICE_X4Y32.CLK      Tsrck                 0.428   slowclk/M_ctr_q[19]
                                                       slowclk/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.503ns (0.946ns logic, 2.557ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  16.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.376ns (Levels of Logic = 0)
  Clock Path Skew:      -0.089ns (0.724 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y34.SR       net (fanout=10)       2.430   M_reset_cond_out
    SLICE_X4Y34.CLK      Tsrck                 0.428   M_slowclk_value
                                                       slowclk/M_ctr_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.376ns (0.946ns logic, 2.430ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  16.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.320ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.638 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y31.SR       net (fanout=10)       2.332   M_reset_cond_out
    SLICE_X4Y31.CLK      Tsrck                 0.470   slowclk/M_ctr_q[15]
                                                       slowclk/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.320ns (0.988ns logic, 2.332ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  16.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.311ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.638 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y31.SR       net (fanout=10)       2.332   M_reset_cond_out
    SLICE_X4Y31.CLK      Tsrck                 0.461   slowclk/M_ctr_q[15]
                                                       slowclk/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.311ns (0.979ns logic, 2.332ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  16.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.300ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.638 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y31.SR       net (fanout=10)       2.332   M_reset_cond_out
    SLICE_X4Y31.CLK      Tsrck                 0.450   slowclk/M_ctr_q[15]
                                                       slowclk/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.300ns (0.968ns logic, 2.332ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  16.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.278ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.638 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y31.SR       net (fanout=10)       2.332   M_reset_cond_out
    SLICE_X4Y31.CLK      Tsrck                 0.428   slowclk/M_ctr_q[15]
                                                       slowclk/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.278ns (0.946ns logic, 2.332ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  16.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.231ns (Levels of Logic = 0)
  Clock Path Skew:      -0.088ns (0.725 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y33.SR       net (fanout=10)       2.243   M_reset_cond_out
    SLICE_X4Y33.CLK      Tsrck                 0.470   slowclk/M_ctr_q[23]
                                                       slowclk/M_ctr_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.231ns (0.988ns logic, 2.243ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  16.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.222ns (Levels of Logic = 0)
  Clock Path Skew:      -0.088ns (0.725 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y33.SR       net (fanout=10)       2.243   M_reset_cond_out
    SLICE_X4Y33.CLK      Tsrck                 0.461   slowclk/M_ctr_q[23]
                                                       slowclk/M_ctr_q_22
    -------------------------------------------------  ---------------------------
    Total                                      3.222ns (0.979ns logic, 2.243ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  16.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.211ns (Levels of Logic = 0)
  Clock Path Skew:      -0.088ns (0.725 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y33.SR       net (fanout=10)       2.243   M_reset_cond_out
    SLICE_X4Y33.CLK      Tsrck                 0.450   slowclk/M_ctr_q[23]
                                                       slowclk/M_ctr_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.211ns (0.968ns logic, 2.243ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  16.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.189ns (Levels of Logic = 0)
  Clock Path Skew:      -0.088ns (0.725 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y33.SR       net (fanout=10)       2.243   M_reset_cond_out
    SLICE_X4Y33.CLK      Tsrck                 0.428   slowclk/M_ctr_q[23]
                                                       slowclk/M_ctr_q_20
    -------------------------------------------------  ---------------------------
    Total                                      3.189ns (0.946ns logic, 2.243ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  16.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.126ns (Levels of Logic = 0)
  Clock Path Skew:      -0.083ns (0.637 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y30.SR       net (fanout=10)       2.138   M_reset_cond_out
    SLICE_X4Y30.CLK      Tsrck                 0.470   slowclk/M_ctr_q[11]
                                                       slowclk/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.126ns (0.988ns logic, 2.138ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  16.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.117ns (Levels of Logic = 0)
  Clock Path Skew:      -0.083ns (0.637 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y30.SR       net (fanout=10)       2.138   M_reset_cond_out
    SLICE_X4Y30.CLK      Tsrck                 0.461   slowclk/M_ctr_q[11]
                                                       slowclk/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.117ns (0.979ns logic, 2.138ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  16.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.083ns (0.637 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y30.SR       net (fanout=10)       2.138   M_reset_cond_out
    SLICE_X4Y30.CLK      Tsrck                 0.450   slowclk/M_ctr_q[11]
                                                       slowclk/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (0.968ns logic, 2.138ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  16.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.084ns (Levels of Logic = 0)
  Clock Path Skew:      -0.083ns (0.637 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y30.SR       net (fanout=10)       2.138   M_reset_cond_out
    SLICE_X4Y30.CLK      Tsrck                 0.428   slowclk/M_ctr_q[11]
                                                       slowclk/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.084ns (0.946ns logic, 2.138ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  16.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.969ns (Levels of Logic = 0)
  Clock Path Skew:      -0.086ns (0.634 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y28.SR       net (fanout=10)       1.981   M_reset_cond_out
    SLICE_X4Y28.CLK      Tsrck                 0.470   slowclk/M_ctr_q[3]
                                                       slowclk/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      2.969ns (0.988ns logic, 1.981ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  16.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.960ns (Levels of Logic = 0)
  Clock Path Skew:      -0.086ns (0.634 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y28.SR       net (fanout=10)       1.981   M_reset_cond_out
    SLICE_X4Y28.CLK      Tsrck                 0.461   slowclk/M_ctr_q[3]
                                                       slowclk/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      2.960ns (0.979ns logic, 1.981ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  16.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.949ns (Levels of Logic = 0)
  Clock Path Skew:      -0.086ns (0.634 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y28.SR       net (fanout=10)       1.981   M_reset_cond_out
    SLICE_X4Y28.CLK      Tsrck                 0.450   slowclk/M_ctr_q[3]
                                                       slowclk/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      2.949ns (0.968ns logic, 1.981ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  16.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.932ns (Levels of Logic = 0)
  Clock Path Skew:      -0.084ns (0.636 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y29.SR       net (fanout=10)       1.944   M_reset_cond_out
    SLICE_X4Y29.CLK      Tsrck                 0.470   slowclk/M_ctr_q[7]
                                                       slowclk/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      2.932ns (0.988ns logic, 1.944ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  16.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.927ns (Levels of Logic = 0)
  Clock Path Skew:      -0.086ns (0.634 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y28.SR       net (fanout=10)       1.981   M_reset_cond_out
    SLICE_X4Y28.CLK      Tsrck                 0.428   slowclk/M_ctr_q[3]
                                                       slowclk/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.927ns (0.946ns logic, 1.981ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  16.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.923ns (Levels of Logic = 0)
  Clock Path Skew:      -0.084ns (0.636 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y29.SR       net (fanout=10)       1.944   M_reset_cond_out
    SLICE_X4Y29.CLK      Tsrck                 0.461   slowclk/M_ctr_q[7]
                                                       slowclk/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      2.923ns (0.979ns logic, 1.944ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  16.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.912ns (Levels of Logic = 0)
  Clock Path Skew:      -0.084ns (0.636 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y29.SR       net (fanout=10)       1.944   M_reset_cond_out
    SLICE_X4Y29.CLK      Tsrck                 0.450   slowclk/M_ctr_q[7]
                                                       slowclk/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      2.912ns (0.968ns logic, 1.944ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  16.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          slowclk/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.890ns (Levels of Logic = 0)
  Clock Path Skew:      -0.084ns (0.636 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to slowclk/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y29.SR       net (fanout=10)       1.944   M_reset_cond_out
    SLICE_X4Y29.CLK      Tsrck                 0.428   slowclk/M_ctr_q[7]
                                                       slowclk/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      2.890ns (0.946ns logic, 1.944ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  17.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowclk/M_ctr_q_0 (FF)
  Destination:          slowclk/M_ctr_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.287ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.725 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowclk/M_ctr_q_0 to slowclk/M_ctr_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y28.AQ       Tcko                  0.525   slowclk/M_ctr_q[3]
                                                       slowclk/M_ctr_q_0
    SLICE_X4Y28.A5       net (fanout=1)        0.456   slowclk/M_ctr_q[0]
    SLICE_X4Y28.COUT     Topcya                0.474   slowclk/M_ctr_q[3]
                                                       slowclk/Mcount_M_ctr_q_lut<0>_INV_0
                                                       slowclk/Mcount_M_ctr_q_cy<3>
    SLICE_X4Y29.CIN      net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[3]
    SLICE_X4Y29.COUT     Tbyp                  0.093   slowclk/M_ctr_q[7]
                                                       slowclk/Mcount_M_ctr_q_cy<7>
    SLICE_X4Y30.CIN      net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[7]
    SLICE_X4Y30.COUT     Tbyp                  0.093   slowclk/M_ctr_q[11]
                                                       slowclk/Mcount_M_ctr_q_cy<11>
    SLICE_X4Y31.CIN      net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[11]
    SLICE_X4Y31.COUT     Tbyp                  0.093   slowclk/M_ctr_q[15]
                                                       slowclk/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y32.CIN      net (fanout=1)        0.135   slowclk/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y32.COUT     Tbyp                  0.093   slowclk/M_ctr_q[19]
                                                       slowclk/Mcount_M_ctr_q_cy<19>
    SLICE_X4Y33.CIN      net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[19]
    SLICE_X4Y33.CLK      Tcinck                0.313   slowclk/M_ctr_q[23]
                                                       slowclk/Mcount_M_ctr_q_cy<23>
                                                       slowclk/M_ctr_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.287ns (1.684ns logic, 0.603ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------
Slack:                  17.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowclk/M_ctr_q_0 (FF)
  Destination:          slowclk/M_ctr_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.283ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.724 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowclk/M_ctr_q_0 to slowclk/M_ctr_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y28.AQ       Tcko                  0.525   slowclk/M_ctr_q[3]
                                                       slowclk/M_ctr_q_0
    SLICE_X4Y28.A5       net (fanout=1)        0.456   slowclk/M_ctr_q[0]
    SLICE_X4Y28.COUT     Topcya                0.474   slowclk/M_ctr_q[3]
                                                       slowclk/Mcount_M_ctr_q_lut<0>_INV_0
                                                       slowclk/Mcount_M_ctr_q_cy<3>
    SLICE_X4Y29.CIN      net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[3]
    SLICE_X4Y29.COUT     Tbyp                  0.093   slowclk/M_ctr_q[7]
                                                       slowclk/Mcount_M_ctr_q_cy<7>
    SLICE_X4Y30.CIN      net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[7]
    SLICE_X4Y30.COUT     Tbyp                  0.093   slowclk/M_ctr_q[11]
                                                       slowclk/Mcount_M_ctr_q_cy<11>
    SLICE_X4Y31.CIN      net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[11]
    SLICE_X4Y31.COUT     Tbyp                  0.093   slowclk/M_ctr_q[15]
                                                       slowclk/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y32.CIN      net (fanout=1)        0.135   slowclk/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y32.COUT     Tbyp                  0.093   slowclk/M_ctr_q[19]
                                                       slowclk/Mcount_M_ctr_q_cy<19>
    SLICE_X4Y33.CIN      net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[19]
    SLICE_X4Y33.COUT     Tbyp                  0.093   slowclk/M_ctr_q[23]
                                                       slowclk/Mcount_M_ctr_q_cy<23>
    SLICE_X4Y34.CIN      net (fanout=1)        0.003   slowclk/Mcount_M_ctr_q_cy[23]
    SLICE_X4Y34.CLK      Tcinck                0.213   M_slowclk_value
                                                       slowclk/Mcount_M_ctr_q_xor<24>
                                                       slowclk/M_ctr_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.283ns (1.677ns logic, 0.606ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[3]/CLK
  Logical resource: slowclk/M_ctr_q_0/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[3]/CLK
  Logical resource: slowclk/M_ctr_q_1/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[3]/CLK
  Logical resource: slowclk/M_ctr_q_2/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[3]/CLK
  Logical resource: slowclk/M_ctr_q_3/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[7]/CLK
  Logical resource: slowclk/M_ctr_q_4/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[7]/CLK
  Logical resource: slowclk/M_ctr_q_5/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[7]/CLK
  Logical resource: slowclk/M_ctr_q_6/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[7]/CLK
  Logical resource: slowclk/M_ctr_q_7/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[11]/CLK
  Logical resource: slowclk/M_ctr_q_8/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[11]/CLK
  Logical resource: slowclk/M_ctr_q_9/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[11]/CLK
  Logical resource: slowclk/M_ctr_q_10/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[11]/CLK
  Logical resource: slowclk/M_ctr_q_11/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[15]/CLK
  Logical resource: slowclk/M_ctr_q_12/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[15]/CLK
  Logical resource: slowclk/M_ctr_q_13/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[15]/CLK
  Logical resource: slowclk/M_ctr_q_14/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[15]/CLK
  Logical resource: slowclk/M_ctr_q_15/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[19]/CLK
  Logical resource: slowclk/M_ctr_q_16/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[19]/CLK
  Logical resource: slowclk/M_ctr_q_17/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[19]/CLK
  Logical resource: slowclk/M_ctr_q_18/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[19]/CLK
  Logical resource: slowclk/M_ctr_q_19/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[23]/CLK
  Logical resource: slowclk/M_ctr_q_20/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[23]/CLK
  Logical resource: slowclk/M_ctr_q_21/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[23]/CLK
  Logical resource: slowclk/M_ctr_q_22/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_ctr_q[23]/CLK
  Logical resource: slowclk/M_ctr_q_23/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_slowclk_value/CLK
  Logical resource: slowclk/M_ctr_q_24/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X1Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X1Y9.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X1Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X1Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.578|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 362 paths, 0 nets, and 56 connections

Design statistics:
   Minimum period:   4.578ns{1}   (Maximum frequency: 218.436MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 05 23:39:36 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 276 MB



