
---------- Begin Simulation Statistics ----------
final_tick                               2541924354500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 216967                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   216965                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.33                       # Real time elapsed on the host
host_tick_rate                              616348138                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194106                       # Number of instructions simulated
sim_ops                                       4194106                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011915                       # Number of seconds simulated
sim_ticks                                 11914509500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.871100                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  399907                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               871806                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2355                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             85844                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            809511                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53368                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          277621                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           224253                       # Number of indirect misses.
system.cpu.branchPred.lookups                  985297                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65243                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26833                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194106                       # Number of instructions committed
system.cpu.committedOps                       4194106                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.678308                       # CPI: cycles per instruction
system.cpu.discardedOps                        196524                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   608256                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1454051                       # DTB hits
system.cpu.dtb.data_misses                       7458                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   406885                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       851633                       # DTB read hits
system.cpu.dtb.read_misses                       6614                       # DTB read misses
system.cpu.dtb.write_accesses                  201371                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602418                       # DTB write hits
system.cpu.dtb.write_misses                       844                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18045                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3409677                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1042106                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           663936                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16761872                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176109                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  992042                       # ITB accesses
system.cpu.itb.fetch_acv                          873                       # ITB acv
system.cpu.itb.fetch_hits                      984647                       # ITB hits
system.cpu.itb.fetch_misses                      7395                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.47%      9.47% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.88% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4201     69.28%     79.16% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.95% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.01% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.06% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.78%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.88%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6064                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14407                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2426     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.54% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2671     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5114                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2413     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2413     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4843                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11000886500     92.30%     92.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9108500      0.08%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17793500      0.15%     92.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               890680500      7.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11918469000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994641                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903407                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.947008                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 868                      
system.cpu.kern.mode_good::user                   868                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 868                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.590476                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.742515                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8029570500     67.37%     67.37% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3888898500     32.63%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23815427                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85396      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540432     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838882     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592297     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104771      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194106                       # Class of committed instruction
system.cpu.quiesceCycles                        13592                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7053555                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          436                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155987                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        313575                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22801453                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22801453                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22801453                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22801453                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116930.528205                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116930.528205                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116930.528205                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116930.528205                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13037488                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13037488                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13037488                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13037488                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66858.912821                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66858.912821                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66858.912821                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66858.912821                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22451956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22451956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116937.270833                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116937.270833                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12837991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12837991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66864.536458                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66864.536458                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.272410                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539486454000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.272410                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204526                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204526                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128600                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34846                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86958                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34161                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28911                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28911                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87548                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40944                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       261993                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       261993                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208547                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208961                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 471328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11164480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11164480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6689408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6689841                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17865585                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               64                       # Total snoops (count)
system.membus.snoopTraffic                       4096                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157817                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002775                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052609                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157379     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157817                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           823330538                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375782250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          464218000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5599168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4470528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10069696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5599168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5599168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69852                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34846                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34846                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469945322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         375217125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             845162447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469945322                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469945322                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187178834                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187178834                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187178834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469945322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        375217125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1032341281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77703.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69325.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000210140500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7352                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7352                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              407787                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112136                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157339                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121588                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157339                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121588                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10311                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2181                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5669                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2016444000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  735140000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4773219000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13714.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32464.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104125                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80456                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157339                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121588                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81828                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.362125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.087055                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.837432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34754     42.47%     42.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24223     29.60%     72.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10013     12.24%     84.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4662      5.70%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2422      2.96%     92.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1497      1.83%     94.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          863      1.05%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          599      0.73%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2795      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81828                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.997824                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.387205                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.753067                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1298     17.66%     17.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5576     75.84%     93.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           283      3.85%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            93      1.26%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            44      0.60%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            19      0.26%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           11      0.15%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.14%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7352                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7352                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.238575                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.222988                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.744594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6583     89.54%     89.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               95      1.29%     90.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              434      5.90%     96.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              172      2.34%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               65      0.88%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7352                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9409792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  659904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7640704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10069696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7781632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       789.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    845.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11914504500                       # Total gap between requests
system.mem_ctrls.avgGap                      42715.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4972992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4436800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7640704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417389570.254654645920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 372386290.849824726582                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641294045.717954277992                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87487                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69852                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121588                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2533433000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2239786000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 293041709500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28957.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32064.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2410120.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313374600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166558755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559626060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308528100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     940399200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5204037870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        192824160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7685348745                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.041136                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    450638750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    397800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11066070750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            270913020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            143978505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           490153860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          314666820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     940399200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5157971040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        231617280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7549699725                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.655941                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    547865250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    397800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10968844250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1009453                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11907309500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1687039                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1687039                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1687039                       # number of overall hits
system.cpu.icache.overall_hits::total         1687039                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87549                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87549                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87549                       # number of overall misses
system.cpu.icache.overall_misses::total         87549                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5397530000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5397530000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5397530000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5397530000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1774588                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1774588                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1774588                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1774588                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049335                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049335                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049335                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049335                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61651.532285                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61651.532285                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61651.532285                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61651.532285                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86958                       # number of writebacks
system.cpu.icache.writebacks::total             86958                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87549                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87549                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87549                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87549                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5309982000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5309982000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5309982000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5309982000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049335                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049335                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049335                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049335                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60651.543707                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60651.543707                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60651.543707                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60651.543707                       # average overall mshr miss latency
system.cpu.icache.replacements                  86958                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1687039                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1687039                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87549                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87549                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5397530000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5397530000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1774588                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1774588                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049335                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049335                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61651.532285                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61651.532285                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87549                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87549                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5309982000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5309982000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049335                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049335                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60651.543707                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60651.543707                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.822777                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1711618                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87036                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.665633                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.822777                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995748                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995748                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3636724                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3636724                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1314673                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1314673                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1314673                       # number of overall hits
system.cpu.dcache.overall_hits::total         1314673                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105667                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105667                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105667                       # number of overall misses
system.cpu.dcache.overall_misses::total        105667                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6766784500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6766784500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6766784500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6766784500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1420340                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1420340                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1420340                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1420340                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074396                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074396                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074396                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074396                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64038.768017                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64038.768017                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64038.768017                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64038.768017                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34670                       # number of writebacks
system.cpu.dcache.writebacks::total             34670                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36700                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36700                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36700                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36700                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68967                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68967                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68967                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68967                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4387348500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4387348500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4387348500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4387348500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048557                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048557                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048557                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048557                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63615.185524                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63615.185524                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63615.185524                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63615.185524                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104391.304348                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104391.304348                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68828                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       783976                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          783976                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3303357500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3303357500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       833269                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       833269                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059156                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059156                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67014.738401                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67014.738401                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9250                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9250                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40043                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40043                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2673834000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2673834000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048055                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048055                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66774.067877                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66774.067877                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530697                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530697                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56374                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56374                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3463427000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3463427000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587071                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587071                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096026                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096026                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61436.601980                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61436.601980                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27450                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27450                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28924                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28924                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1713514500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1713514500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049268                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049268                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59241.961693                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59241.961693                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10281                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10281                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63070500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63070500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080494                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080494                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70078.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70078.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62170500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62170500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080494                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080494                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69078.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69078.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11115                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11115                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11115                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11115                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541924354500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.566308                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1381404                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68828                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.070378                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.566308                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979069                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979069                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          729                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2955124                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2955124                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2602233743500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 276498                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749956                       # Number of bytes of host memory used
host_op_rate                                   276498                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   138.13                       # Real time elapsed on the host
host_tick_rate                              420157934                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38193722                       # Number of instructions simulated
sim_ops                                      38193722                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058038                       # Number of seconds simulated
sim_ticks                                 58038040000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             57.568441                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2872367                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4989482                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             110947                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            426594                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4478387                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             209258                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1007304                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           798046                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6317701                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1074492                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        67061                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33257910                       # Number of instructions committed
system.cpu.committedOps                      33257910                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.461638                       # CPI: cycles per instruction
system.cpu.discardedOps                       2695544                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6423015                       # DTB accesses
system.cpu.dtb.data_acv                            46                       # DTB access violations
system.cpu.dtb.data_hits                      9632836                       # DTB hits
system.cpu.dtb.data_misses                      14092                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3624446                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      5430679                       # DTB read hits
system.cpu.dtb.read_misses                      12723                       # DTB read misses
system.cpu.dtb.write_accesses                 2798569                       # DTB write accesses
system.cpu.dtb.write_acv                           33                       # DTB write access violations
system.cpu.dtb.write_hits                     4202157                       # DTB write hits
system.cpu.dtb.write_misses                      1369                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4613429                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           26108535                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7615756                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4408621                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        62028296                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.288881                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10468381                       # ITB accesses
system.cpu.itb.fetch_acv                         1261                       # ITB acv
system.cpu.itb.fetch_hits                    10464128                       # ITB hits
system.cpu.itb.fetch_misses                      4253                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   327      0.58%      0.58% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.60% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15703     27.93%     28.53% # number of callpals executed
system.cpu.kern.callpal::rdps                     720      1.28%     29.81% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.82% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.82% # number of callpals executed
system.cpu.kern.callpal::rti                     1600      2.85%     32.66% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.53% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.53% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.46%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56222                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63480                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      361                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6964     39.82%     39.82% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.71%     40.54% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      59      0.34%     40.88% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10339     59.12%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17487                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6593     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.93%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       59      0.44%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6593     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13370                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              49082132000     84.57%     84.57% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               227502000      0.39%     84.96% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                69666000      0.12%     85.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8660985000     14.92%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          58040285000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946726                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.637683                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.764568                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1100                      
system.cpu.kern.mode_good::user                  1077                      
system.cpu.kern.mode_good::idle                    23                      
system.cpu.kern.mode_switch::kernel              1878                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1077                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  49                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.585729                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.469388                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.732357                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32693905500     56.33%     56.33% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          24210455500     41.71%     98.04% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           1135924000      1.96%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      327                       # number of times the context was actually changed
system.cpu.numCycles                        115126856                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       361                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2328039      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18476402     55.55%     62.55% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533693      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282164      3.86%     68.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                4456762     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3429157     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771717      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           772002      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184455      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33257910                       # Class of committed instruction
system.cpu.quiesceCycles                       949224                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        53098560                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          765                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       750816                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1501059                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15480881223                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15480881223                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15480881223                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15480881223                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118072.816753                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118072.816753                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118072.816753                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118072.816753                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           898                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   34                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    26.411765                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8917785573                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8917785573                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8917785573                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8917785573                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68016.028716                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68016.028716                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68016.028716                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68016.028716                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     35173380                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35173380                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118428.888889                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118428.888889                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20323380                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20323380                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68428.888889                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68428.888889                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15445707843                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15445707843                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118072.008340                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118072.008340                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8897462193                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8897462193                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68015.091373                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68015.091373                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1522                       # Transaction distribution
system.membus.trans_dist::ReadResp             510291                       # Transaction distribution
system.membus.trans_dist::WriteReq               2242                       # Transaction distribution
system.membus.trans_dist::WriteResp              2242                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267327                       # Transaction distribution
system.membus.trans_dist::WritebackClean       358294                       # Transaction distribution
system.membus.trans_dist::CleanEvict           124619                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               52                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110726                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110726                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         358295                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        150474                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           51                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1074868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1074868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       782688                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       790216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2127317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     45860672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     45860672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7649                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25434304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25441953                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                79675297                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              360                       # Total snoops (count)
system.membus.snoopTraffic                      19776                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            754127                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001077                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032796                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  753315     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     812      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              754127                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7066000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4073826961                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1660878                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1401530500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1880599250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       22929856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16697600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39627904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     22929856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      22929856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17108928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17108928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          358279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          260900                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              619186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       267327                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267327                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         395083225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         287700963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           7719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             682791907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    395083225                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        395083225                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      294788177                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            294788177                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      294788177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        395083225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        287700963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          7719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            977580084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    556646.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    264805.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    258770.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000408977750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34069                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34070                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1522058                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             526243                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      619186                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     625274                       # Number of write requests accepted
system.mem_ctrls.readBursts                    619186                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   625274                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95604                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 68628                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             32209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            41936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            33489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             39200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             37893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            50413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32954                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7305925250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2617910000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17123087750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13953.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32703.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       456                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   379571                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  411067                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                619186                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               625274                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  487104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1480                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       289582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    238.736165                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.874887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.001876                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       119981     41.43%     41.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        82183     28.38%     69.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33493     11.57%     81.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14348      4.95%     86.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8866      3.06%     89.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4558      1.57%     90.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2919      1.01%     91.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2428      0.84%     92.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20806      7.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       289582                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34070                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.368007                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.979309                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8371     24.57%     24.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4226     12.40%     36.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         18116     53.17%     90.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1576      4.63%     94.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           650      1.91%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           348      1.02%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           235      0.69%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           150      0.44%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            93      0.27%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            71      0.21%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            56      0.16%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            37      0.11%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           30      0.09%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           31      0.09%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           16      0.05%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           13      0.04%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           18      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           23      0.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            6      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34070                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34069                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.338460                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.303928                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.520903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         30591     89.79%     89.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          3049      8.95%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           308      0.90%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            68      0.20%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            24      0.07%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             9      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             6      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::98-99             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::102-103            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34069                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33509248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6118656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35625024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39627904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40017536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       577.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       613.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    682.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    689.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   58038040000                       # Total gap between requests
system.mem_ctrls.avgGap                      46637.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     16947520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16561280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35625024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 292007104.306072354317                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 285352158.687646925449                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 7719.075282349300                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 613821969.177456736565                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       358279                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       260900                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       625274                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   8961802250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8160442500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       843000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1476090143500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25013.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31278.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    120428.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2360709.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1141164780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            606513105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1996186920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1515799260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4581526560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23808991200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2239493280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        35889675105                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        618.381929                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5592330250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1938040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  50514344250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            926943360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            492655515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1742902560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1390362660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4581526560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23818709130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2231360640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        35184460425                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        606.231024                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5564545000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1938040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  50542261750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1819                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1819                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133058                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133058                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          844                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7528                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7649                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382249                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               793500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5286000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683281223                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5564500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              527500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 722                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     1367047.091413                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    10472247.799833                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          361    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    199688500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     59815885000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    493504000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14068137                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14068137                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14068137                       # number of overall hits
system.cpu.icache.overall_hits::total        14068137                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       358295                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         358295                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       358295                       # number of overall misses
system.cpu.icache.overall_misses::total        358295                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  20142477500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20142477500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  20142477500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20142477500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14426432                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14426432                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14426432                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14426432                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.024836                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.024836                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.024836                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.024836                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56217.579090                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56217.579090                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56217.579090                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56217.579090                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       358294                       # number of writebacks
system.cpu.icache.writebacks::total            358294                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       358295                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       358295                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       358295                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       358295                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  19784182500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  19784182500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  19784182500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  19784182500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.024836                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024836                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.024836                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024836                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55217.579090                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55217.579090                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55217.579090                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55217.579090                       # average overall mshr miss latency
system.cpu.icache.replacements                 358294                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14068137                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14068137                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       358295                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        358295                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  20142477500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20142477500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14426432                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14426432                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.024836                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.024836                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56217.579090                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56217.579090                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       358295                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       358295                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  19784182500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  19784182500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.024836                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024836                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55217.579090                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55217.579090                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999798                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14452266                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            358294                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.336333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999798                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          314                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29211159                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29211159                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9025017                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9025017                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9025017                       # number of overall hits
system.cpu.dcache.overall_hits::total         9025017                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       366900                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         366900                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       366900                       # number of overall misses
system.cpu.dcache.overall_misses::total        366900                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23267183500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23267183500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23267183500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23267183500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9391917                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9391917                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9391917                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9391917                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039066                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039066                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039066                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039066                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63415.599618                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63415.599618                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63415.599618                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63415.599618                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136511                       # number of writebacks
system.cpu.dcache.writebacks::total            136511                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       107942                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       107942                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       107942                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       107942                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       258958                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       258958                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       258958                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       258958                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3764                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3764                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16244705000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16244705000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16244705000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16244705000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256145500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256145500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027572                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027572                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027572                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027572                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62731.041327                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62731.041327                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62731.041327                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62731.041327                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68051.408077                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68051.408077                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 260833                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5156066                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5156066                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       151626                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        151626                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10062909500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10062909500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5307692                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5307692                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028567                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028567                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66366.648860                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66366.648860                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3442                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3442                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       148184                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       148184                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9694896500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9694896500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256145500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256145500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027919                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027919                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65424.718593                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65424.718593                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168295.335085                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168295.335085                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3868951                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3868951                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215274                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215274                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13204274000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13204274000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4084225                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4084225                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052709                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052709                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61337.058818                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61337.058818                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104500                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104500                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110774                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110774                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2242                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2242                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6549808500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6549808500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027122                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027122                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59127.669850                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59127.669850                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106720                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106720                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2004                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2004                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    151227000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    151227000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108724                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108724                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.018432                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.018432                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75462.574850                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75462.574850                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1997                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1997                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    148816000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    148816000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.018368                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.018368                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74519.779670                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74519.779670                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108580                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108580                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108580                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108580                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  60309389000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.608220                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9263200                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            260903                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.504383                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.608220                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999617                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          507                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          320                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19479345                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19479345                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3108432290500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 324171                       # Simulator instruction rate (inst/s)
host_mem_usage                                 758148                       # Number of bytes of host memory used
host_op_rate                                   324171                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1636.87                       # Real time elapsed on the host
host_tick_rate                              309247057                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   530626396                       # Number of instructions simulated
sim_ops                                     530626396                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.506199                       # Number of seconds simulated
sim_ticks                                506198547000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.426439                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                31361463                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             45172219                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              15979                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           5034905                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          50755630                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             778653                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3178748                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2400095                       # Number of indirect misses.
system.cpu.branchPred.lookups                59398095                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2800666                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       115427                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   492432674                       # Number of instructions committed
system.cpu.committedOps                     492432674                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.025977                       # CPI: cycles per instruction
system.cpu.discardedOps                      13967786                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                136487341                       # DTB accesses
system.cpu.dtb.data_acv                           108                       # DTB access violations
system.cpu.dtb.data_hits                    138594487                       # DTB hits
system.cpu.dtb.data_misses                     348188                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 97090318                       # DTB read accesses
system.cpu.dtb.read_acv                           104                       # DTB read access violations
system.cpu.dtb.read_hits                     97704757                       # DTB read hits
system.cpu.dtb.read_misses                     304404                       # DTB read misses
system.cpu.dtb.write_accesses                39397023                       # DTB write accesses
system.cpu.dtb.write_acv                            4                       # DTB write access violations
system.cpu.dtb.write_hits                    40889730                       # DTB write hits
system.cpu.dtb.write_misses                     43784                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            83893853                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          278239180                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         110291243                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         44618027                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       344543915                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.493589                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               126244608                       # ITB accesses
system.cpu.itb.fetch_acv                          711                       # ITB acv
system.cpu.itb.fetch_hits                   126229914                       # ITB hits
system.cpu.itb.fetch_misses                     14694                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   301      0.29%      0.29% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.29% # number of callpals executed
system.cpu.kern.callpal::swpipl                 17975     17.10%     17.39% # number of callpals executed
system.cpu.kern.callpal::rdps                    1242      1.18%     18.57% # number of callpals executed
system.cpu.kern.callpal::rti                     2119      2.02%     20.59% # number of callpals executed
system.cpu.kern.callpal::callsys                  510      0.49%     21.08% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     21.08% # number of callpals executed
system.cpu.kern.callpal::rdunique               82939     78.92%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 105089                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     225642                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       64                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     7289     35.32%     35.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      22      0.11%     35.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     519      2.52%     37.95% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   12805     62.05%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                20635                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7288     48.21%     48.21% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       22      0.15%     48.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      519      3.43%     51.79% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7288     48.21%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 15117                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             496857511500     98.16%     98.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                41869500      0.01%     98.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               658829000      0.13%     98.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8621427000      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         506179637000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999863                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.569153                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.732590                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2077                      
system.cpu.kern.mode_good::user                  2069                      
system.cpu.kern.mode_good::idle                     8                      
system.cpu.kern.mode_switch::kernel              2397                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2069                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  23                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.866500                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.347826                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.925373                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        24620112000      4.86%      4.86% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         473901716000     93.62%     98.49% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           7657663000      1.51%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      301                       # number of times the context was actually changed
system.cpu.numCycles                        997657324                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        64                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            34792158      7.07%      7.07% # Class of committed instruction
system.cpu.op_class_0::IntAlu               242782029     49.30%     56.37% # Class of committed instruction
system.cpu.op_class_0::IntMult                1743346      0.35%     56.72% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.72% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              49883511     10.13%     66.85% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              11235433      2.28%     69.13% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               2125773      0.43%     69.57% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11430971      2.32%     71.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv               1073080      0.22%     72.10% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.10% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               270817      0.05%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.16% # Class of committed instruction
system.cpu.op_class_0::MemRead               63208806     12.84%     85.00% # Class of committed instruction
system.cpu.op_class_0::MemWrite              34951770      7.10%     92.09% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          31944833      6.49%     98.58% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5621649      1.14%     99.72% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1368498      0.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                492432674                       # Class of committed instruction
system.cpu.quiesceCycles                     14739770                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       653113409                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   790528                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        100                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          180                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3533666                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7067283                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12386                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12386                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12386                       # number of overall misses
system.iocache.overall_misses::total            12386                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1464274363                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1464274363                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1464274363                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1464274363                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12386                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12386                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12386                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12386                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118220.116503                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118220.116503                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118220.116503                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118220.116503                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           233                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    6                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    38.833333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12352                       # number of writebacks
system.iocache.writebacks::total                12352                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12386                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12386                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12386                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12386                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    844277846                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    844277846                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    844277846                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    844277846                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68163.882286                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68163.882286                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68163.882286                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68163.882286                       # average overall mshr miss latency
system.iocache.replacements                     12386                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           34                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               34                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      3920982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3920982                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       115323                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       115323                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2220982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2220982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        65323                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        65323                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1460353381                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1460353381                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118228.091078                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118228.091078                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    842056864                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    842056864                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68171.702073                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68171.702073                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12402                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12402                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               111474                       # Number of tag accesses
system.iocache.tags.data_accesses              111474                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 245                       # Transaction distribution
system.membus.trans_dist::ReadResp            2272521                       # Transaction distribution
system.membus.trans_dist::WriteReq                870                       # Transaction distribution
system.membus.trans_dist::WriteResp               870                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1786876                       # Transaction distribution
system.membus.trans_dist::WritebackClean       492242                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1254498                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1248988                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1248988                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         492242                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1780035                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12352                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1476667                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1476667                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9086942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9089174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10590613                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     63003200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     63003200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5390                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    307423360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    307428750                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               371222478                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              115                       # Total snoops (count)
system.membus.snoopTraffic                       7360                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3534732                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000051                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007136                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3534552     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     180      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3534732                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2407000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         17054179751                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             187982                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        16086720750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2595280750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       31499712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      193853824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          225353536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     31499712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      31499712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    114360064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       114360064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          492183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3028966                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3521149                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1786876                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1786876                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          62227978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         382960056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             445188034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     62227978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         62227978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      225919384                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            225919384                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      225919384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         62227978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        382960056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            671107418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2136645.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    387508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2773308.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013648804500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       130554                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       130553                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8554915                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2008484                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3521149                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2279023                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3521149                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2279023                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 360333                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                142378                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            216214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            132183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            188377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            244007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            282084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            149615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            166643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            207072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            210187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            167063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           205927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           180889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           269931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           158480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           174804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           207340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            169884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             98923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            144051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            195583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            180398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             91192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            106066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            148181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            118550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             98137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           150874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           179087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            98762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           119938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           154741                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  37259596000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15804080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             96524896000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11787.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30537.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        50                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2347409                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1648248                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3521149                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2279023                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3038411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  117925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 117257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 130712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 133834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 131852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 131883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 132219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 130999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 131268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 131333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 131646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 131071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 131104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 131074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 130753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 130722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 130799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    138                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1301816                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    260.436092                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.751718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   288.048851                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       506746     38.93%     38.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       361266     27.75%     66.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       138613     10.65%     77.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        72409      5.56%     82.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        61920      4.76%     87.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23876      1.83%     89.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16144      1.24%     90.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13134      1.01%     91.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       107708      8.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1301816                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       130553                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.210803                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.266120                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        130283     99.79%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          205      0.16%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           41      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           14      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        130553                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       130554                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.366025                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.344160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.975849                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        129506     99.20%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          1033      0.79%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        130554                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              202292224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                23061312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               136745216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               225353536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            145857472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       399.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       270.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    445.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    288.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  506198136500                       # Total gap between requests
system.mem_ctrls.avgGap                      87272.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     24800512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    177491712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    136745216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 48993645.175358437002                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 350636549.733122825623                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 270141462.891239762306                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       492183                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3028966                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2279023                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  12886648750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  83638247250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12322309077000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26182.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27612.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5406838.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4860526440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2583457635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11242793940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5232360960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     39958975680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     175868564940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      46280398080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       286027077675                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        565.049187                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 118357115500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16903120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 370938311500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4434346980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2356937880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11325432300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5920946820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     39958975680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     175860008670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      46287603360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       286144251690                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        565.280666                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 118347301500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16903120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 370948125500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  279                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 279                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13222                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13222                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1154                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   27002                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4616                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5390                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   796190                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1399000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12420000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1360000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64526363                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              834000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              104000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               31500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 128                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            64                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     115202523.437500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    309637566.769787                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           64    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974355000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              64                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    498825585500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7372961500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    127499543                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        127499543                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    127499543                       # number of overall hits
system.cpu.icache.overall_hits::total       127499543                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       492241                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         492241                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       492241                       # number of overall misses
system.cpu.icache.overall_misses::total        492241                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  28432023000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  28432023000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  28432023000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  28432023000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    127991784                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    127991784                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    127991784                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    127991784                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003846                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003846                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57760.371444                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57760.371444                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57760.371444                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57760.371444                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       492242                       # number of writebacks
system.cpu.icache.writebacks::total            492242                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       492241                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       492241                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       492241                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       492241                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  27939781000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  27939781000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  27939781000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  27939781000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003846                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003846                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003846                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003846                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56760.369413                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56760.369413                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56760.369413                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56760.369413                       # average overall mshr miss latency
system.cpu.icache.replacements                 492242                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    127499543                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       127499543                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       492241                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        492241                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  28432023000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  28432023000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    127991784                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    127991784                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57760.371444                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57760.371444                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       492241                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       492241                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  27939781000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  27939781000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003846                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003846                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56760.369413                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56760.369413                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           128003767                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            492754                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            259.772152                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          172                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          175                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         256475810                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        256475810                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    124425717                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        124425717                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    124425717                       # number of overall hits
system.cpu.dcache.overall_hits::total       124425717                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4149863                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4149863                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4149863                       # number of overall misses
system.cpu.dcache.overall_misses::total       4149863                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 250087480500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 250087480500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 250087480500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 250087480500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    128575580                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    128575580                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    128575580                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    128575580                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032276                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032276                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032276                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032276                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60264.032933                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60264.032933                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60264.032933                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60264.032933                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1774524                       # number of writebacks
system.cpu.dcache.writebacks::total           1774524                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1124113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1124113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1124113                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1124113                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3025750                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3025750                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3025750                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3025750                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1115                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1115                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 176933309500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 176933309500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 176933309500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 176933309500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     42014000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     42014000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023533                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023533                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023533                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023533                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58475.852103                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58475.852103                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58475.852103                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58475.852103                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 37680.717489                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 37680.717489                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3028988                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     86243440                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        86243440                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1883399                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1883399                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 109458156000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 109458156000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     88126839                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     88126839                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.021371                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021371                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58117.348475                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58117.348475                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       106522                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       106522                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1776877                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1776877                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          245                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          245                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 101473069500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 101473069500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     42014000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     42014000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020163                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020163                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57107.537269                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57107.537269                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 171485.714286                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 171485.714286                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     38182277                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       38182277                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2266464                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2266464                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 140629324500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 140629324500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     40448741                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     40448741                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.056033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.056033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62047.896856                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62047.896856                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1017591                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1017591                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1248873                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1248873                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          870                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          870                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  75460240000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  75460240000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.030875                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030875                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60422.669078                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60422.669078                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        75210                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        75210                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3240                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3240                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    248441000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    248441000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        78450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        78450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.041300                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.041300                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76679.320988                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76679.320988                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3239                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3239                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    245131000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    245131000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.041287                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.041287                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75681.074406                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75681.074406                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        78342                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        78342                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        78342                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        78342                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 506198547000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           127869364                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3030012                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             42.200943                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          841                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         260493732                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        260493732                       # Number of data accesses

---------- End Simulation Statistics   ----------
