xil_defaultlib=xsim.dir/xil_defaultlib
xpm=xsim.dir/xpm
microblaze_v9_6_1=xsim.dir/microblaze_v9_6_1
lmb_v10_v3_0_8=xsim.dir/lmb_v10_v3_0_8
lmb_bram_if_cntlr_v4_0_9=xsim.dir/lmb_bram_if_cntlr_v4_0_9
blk_mem_gen_v8_3_3=xsim.dir/blk_mem_gen_v8_3_3
axi_lite_ipif_v3_0_4=xsim.dir/axi_lite_ipif_v3_0_4
axi_intc_v4_1_7=xsim.dir/axi_intc_v4_1_7
mdm_v3_2_6=xsim.dir/mdm_v3_2_6
generic_baseblocks_v2_1_0=xsim.dir/generic_baseblocks_v2_1_0
axi_infrastructure_v1_1_0=xsim.dir/axi_infrastructure_v1_1_0
axi_register_slice_v2_1_9=xsim.dir/axi_register_slice_v2_1_9
fifo_generator_v13_1_1=xsim.dir/fifo_generator_v13_1_1
axi_data_fifo_v2_1_8=xsim.dir/axi_data_fifo_v2_1_8
axi_crossbar_v2_1_10=xsim.dir/axi_crossbar_v2_1_10
lib_cdc_v1_0_2=xsim.dir/lib_cdc_v1_0_2
proc_sys_reset_v5_0_9=xsim.dir/proc_sys_reset_v5_0_9
lib_bmg_v1_0_5=xsim.dir/lib_bmg_v1_0_5
lib_fifo_v1_0_5=xsim.dir/lib_fifo_v1_0_5
axi_ethernetlite_v3_0_7=xsim.dir/axi_ethernetlite_v3_0_7
mii_to_rmii_v2_0_11=xsim.dir/mii_to_rmii_v2_0_11
lib_pkg_v1_0_2=xsim.dir/lib_pkg_v1_0_2
axi_timer_v2_0_11=xsim.dir/axi_timer_v2_0_11
lib_srl_fifo_v1_0_2=xsim.dir/lib_srl_fifo_v1_0_2
axi_uartlite_v2_0_13=xsim.dir/axi_uartlite_v2_0_13
axi_datamover_v5_1_11=xsim.dir/axi_datamover_v5_1_11
axi_sg_v4_1_3=xsim.dir/axi_sg_v4_1_3
axi_dma_v7_1_10=xsim.dir/axi_dma_v7_1_10
axis_infrastructure_v1_1_0=xsim.dir/axis_infrastructure_v1_1_0
axis_register_slice_v1_1_9=xsim.dir/axis_register_slice_v1_1_9
axis_dwidth_converter_v1_1_8=xsim.dir/axis_dwidth_converter_v1_1_8
dist_mem_gen_v8_0_10=xsim.dir/dist_mem_gen_v8_0_10
interrupt_control_v3_1_4=xsim.dir/interrupt_control_v3_1_4
axi_quad_spi_v3_2_8=xsim.dir/axi_quad_spi_v3_2_8
axi_clock_converter_v2_1_8=xsim.dir/axi_clock_converter_v2_1_8
axi_protocol_converter_v2_1_9=xsim.dir/axi_protocol_converter_v2_1_9
axi_dwidth_converter_v2_1_9=xsim.dir/axi_dwidth_converter_v2_1_9
