

================================================================
== Vivado HLS Report for 'merge'
================================================================
* Date:           Wed Mar 18 11:36:34 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 7.268 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type   |
    +---------+---------+----------+----------+-------+--------+----------+
    |    57967|   115206| 2.898 ms | 5.760 ms |  57962|  115206| dataflow |
    +---------+---------+----------+----------+-------+--------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+-----------------------+---------+---------+----------+----------+-------+--------+---------+
        |                         |                       |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
        |         Instance        |         Module        |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
        +-------------------------+-----------------------+---------+---------+----------+----------+-------+--------+---------+
        |merge_Loop_Read_Mat_U0   |merge_Loop_Read_Mat_s  |        7|   115205| 0.350 us | 5.760 ms |      7|  115205|   none  |
        |xfChannelCombine_U0      |xfChannelCombine       |    57961|    57961| 2.898 ms | 2.898 ms |  57961|   57961|   none  |
        |merge_Loop_Write_Mat_U0  |merge_Loop_Write_Mat   |    57602|    57602| 2.880 ms | 2.880 ms |  57602|   57602|   none  |
        |merge_Block_crit_e_U0    |merge_Block_crit_e     |        0|        0|   0 ns   |   0 ns   |      0|       0|   none  |
        +-------------------------+-----------------------+---------+---------+----------+----------+-------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     32|    -|
|FIFO             |        0|      -|      30|    140|    -|
|Instance         |        -|      1|     166|    620|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     45|    -|
|Register         |        -|      -|       7|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     203|    837|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+----+-----+-----+
    |         Instance        |         Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+-----------------------+---------+-------+----+-----+-----+
    |merge_Block_crit_e_U0    |merge_Block_crit_e     |        0|      0|   2|   20|    0|
    |merge_Loop_Read_Mat_U0   |merge_Loop_Read_Mat_s  |        0|      1|  86|  290|    0|
    |merge_Loop_Write_Mat_U0  |merge_Loop_Write_Mat   |        0|      0|  25|  142|    0|
    |xfChannelCombine_U0      |xfChannelCombine       |        0|      0|  53|  168|    0|
    +-------------------------+-----------------------+---------+-------+----+-----+-----+
    |Total                    |                       |        0|      1| 166|  620|    0|
    +-------------------------+-----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------+---------+---+----+-----+------+-----+---------+
    |            Name           | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------------+---------+---+----+-----+------+-----+---------+
    |p_in1_V_V_U                |        0|  5|   0|    -|     2|    8|       16|
    |p_in2_V_V_U                |        0|  5|   0|    -|     2|    8|       16|
    |p_in3_V_V_U                |        0|  5|   0|    -|     2|    8|       16|
    |p_out_V_V_U                |        0|  5|   0|    -|     2|   24|       48|
    |p_src1_cols_load7_loc_1_U  |        0|  5|   0|    -|     2|   10|       20|
    |p_src1_cols_load7_loc_U    |        0|  5|   0|    -|     2|   10|       20|
    +---------------------------+---------+---+----+-----+------+-----+---------+
    |Total                      |        0| 30|   0|    0|    12|   68|      136|
    +---------------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |merge_Block_crit_e_U0_ap_ready_count     |     +    |      0|  0|  10|           2|           1|
    |merge_Loop_Read_Mat_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |ap_idle                                  |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                            |    and   |      0|  0|   2|           1|           1|
    |merge_Block_crit_e_U0_ap_start           |    and   |      0|  0|   2|           1|           1|
    |merge_Loop_Read_Mat_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_sync_merge_Block_crit_e_U0_ap_ready   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_merge_Loop_Read_Mat_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                    |          |      0|  0|  32|          10|           8|
    +-----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_merge_Block_crit_e_U0_ap_ready   |   9|          2|    1|          2|
    |ap_sync_reg_merge_Loop_Read_Mat_U0_ap_ready  |   9|          2|    1|          2|
    |merge_Block_crit_e_U0_ap_ready_count         |   9|          2|    2|          4|
    |merge_Loop_Read_Mat_U0_ap_ready_count        |   9|          2|    2|          4|
    |real_start                                   |   9|          2|    1|          2|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        |  45|         10|    7|         14|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+---+----+-----+-----------+
    |                     Name                    | FF| LUT| Bits| Const Bits|
    +---------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_merge_Block_crit_e_U0_ap_ready   |  1|   0|    1|          0|
    |ap_sync_reg_merge_Loop_Read_Mat_U0_ap_ready  |  1|   0|    1|          0|
    |merge_Block_crit_e_U0_ap_ready_count         |  2|   0|    2|          0|
    |merge_Loop_Read_Mat_U0_ap_ready_count        |  2|   0|    2|          0|
    |start_once_reg                               |  1|   0|    1|          0|
    +---------------------------------------------+---+----+-----+-----------+
    |Total                                        |  7|   0|    7|          0|
    +---------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_start               |  in |    1| ap_ctrl_hs |     merge     | return value |
|start_full_n           |  in |    1| ap_ctrl_hs |     merge     | return value |
|start_out              | out |    1| ap_ctrl_hs |     merge     | return value |
|start_write            | out |    1| ap_ctrl_hs |     merge     | return value |
|ap_clk                 |  in |    1| ap_ctrl_hs |     merge     | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     merge     | return value |
|ap_done                | out |    1| ap_ctrl_hs |     merge     | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     merge     | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     merge     | return value |
|ap_continue            |  in |    1| ap_ctrl_hs |     merge     | return value |
|p_src1_data_V_dout     |  in |    8|   ap_fifo  | p_src1_data_V |    pointer   |
|p_src1_data_V_empty_n  |  in |    1|   ap_fifo  | p_src1_data_V |    pointer   |
|p_src1_data_V_read     | out |    1|   ap_fifo  | p_src1_data_V |    pointer   |
|p_src2_data_V_dout     |  in |    8|   ap_fifo  | p_src2_data_V |    pointer   |
|p_src2_data_V_empty_n  |  in |    1|   ap_fifo  | p_src2_data_V |    pointer   |
|p_src2_data_V_read     | out |    1|   ap_fifo  | p_src2_data_V |    pointer   |
|p_dst_data_V_din       | out |   24|   ap_fifo  |  p_dst_data_V |    pointer   |
|p_dst_data_V_full_n    |  in |    1|   ap_fifo  |  p_dst_data_V |    pointer   |
|p_dst_data_V_write     | out |    1|   ap_fifo  |  p_dst_data_V |    pointer   |
+-----------------------+-----+-----+------------+---------------+--------------+

