$date
	Sun Oct 23 02:12:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#399276
b11000 !
1"
#399278
b11000 &
b11000 %
1$
#399279
0"
#399282
b1100 &
b1100 %
#399286
b110 &
b110 %
#399290
b11 &
b11 %
#399294
b1010 &
b1010 %
#399298
b101 &
b101 %
#399302
b10000 &
b10000 %
#399306
b1000 &
b1000 %
#399310
b100 &
b100 %
#399314
b10 &
b10 %
#399318
b1 &
1#
b1 %
#399322
b0 &
b0 %
0#
0$
#1357161
b10 !
1"
#1357162
b10 &
b10 %
1$
#1357163
0"
#1357166
b1 &
1#
b1 %
#1357170
b0 &
b0 %
0#
0$
#2356033
b11100 !
1"
#2356034
b11100 &
b11100 %
1$
#2356035
0"
#2356038
b1110 &
b1110 %
#2356042
b111 &
b111 %
#2356046
b10110 &
b10110 %
#2356050
b1011 &
b1011 %
#2356054
b100010 &
b100010 %
#2356058
b10001 &
b10001 %
#2356062
b110100 &
b110100 %
#2356066
b11010 &
b11010 %
#2356070
b1101 &
b1101 %
#2356074
b101000 &
b101000 %
#2356078
b10100 &
b10100 %
#2356082
b1010 &
b1010 %
#2356086
b101 &
b101 %
#2356090
b10000 &
b10000 %
#2356094
b1000 &
b1000 %
#2356098
b100 &
b100 %
#2356102
b10 &
b10 %
#2356106
b1 &
b1 %
1#
#2356110
b0 &
0#
b0 %
0$
#4500012
