<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri May 24 19:00:35 2024" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="virtex7" DEVICE="7vx485t" NAME="axi4_bd" PACKAGE="ffg1157" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="M_AXI_ACLK_0" SIGIS="clk" SIGNAME="External_Ports_M_AXI_ACLK_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_ACLK"/>
        <CONNECTION INSTANCE="axi_protocol_checker_0" PORT="aclk"/>
        <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_ACLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_AXI_ARESETN_0" SIGIS="rst" SIGNAME="External_Ports_M_AXI_ARESETN_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_ARESETN"/>
        <CONNECTION INSTANCE="axi_protocol_checker_0" PORT="aresetn"/>
        <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_ARESETN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="WRITE_0" SIGIS="undef" SIGNAME="External_Ports_WRITE_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="WRITE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="23" NAME="WRITE_ADDRESS_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_WRITE_ADDRESS_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="WRITE_ADDRESS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="WRITE_BURSTLEN_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_WRITE_BURSTLEN_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="WRITE_BURSTLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="WRITE_DATA_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_WRITE_DATA_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="WRITE_DATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="READ_0" SIGIS="undef" SIGNAME="External_Ports_READ_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="READ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="23" NAME="READ_ADDRESS_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_READ_ADDRESS_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="READ_ADDRESS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="READ_BURSTLEN_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_READ_BURSTLEN_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="READ_BURSTLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="READ_DATA_0" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_READ_DATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="READ_DATA"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/AXI4_MASTER_0" HWVERSION="1.0" INSTANCE="AXI4_MASTER_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI4_MASTER" VLNV="xilinx.com:module_ref:AXI4_MASTER:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="BUSY_MASTER_TEST" VALUE="FALSE"/>
        <PARAMETER NAME="Component_Name" VALUE="axi4_bd_AXI4_MASTER_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="M_AXI_ACLK" SIGIS="clk" SIGNAME="External_Ports_M_AXI_ACLK_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M_AXI_ACLK_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_ARESETN" SIGIS="rst" SIGNAME="External_Ports_M_AXI_ARESETN_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M_AXI_ARESETN_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWID" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="M_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="M_AXI_AWUSER" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_AWUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_AWVALID" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_AWREADY" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_WID" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_WID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WLAST" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WVALID" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_WREADY" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M_AXI_BID" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_BVALID" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_BREADY" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_ARID" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="M_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="M_AXI_ARUSER" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_ARUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_ARVALID" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_ARREADY" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M_AXI_RID" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_RLAST" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_RVALID" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_RREADY" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_SLAVE_0" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="WRITE" SIGIS="undef" SIGNAME="External_Ports_WRITE_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="WRITE_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="WRITE_ADDRESS" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_WRITE_ADDRESS_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="WRITE_ADDRESS_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="WRITE_BURSTLEN" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_WRITE_BURSTLEN_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="WRITE_BURSTLEN_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="WRITE_DATA" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_WRITE_DATA_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="WRITE_DATA_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="READ" SIGIS="undef" SIGNAME="External_Ports_READ_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="READ_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="READ_ADDRESS" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_READ_ADDRESS_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="READ_ADDRESS_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="READ_BURSTLEN" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_READ_BURSTLEN_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="READ_BURSTLEN_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="READ_DATA" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_READ_DATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="READ_DATA_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AXI4_MASTER_0_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="24"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="5"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="5"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="axi4_bd_M_AXI_ACLK_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_AWID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_AWLOCK"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_AWQOS"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M_AXI_AWUSER"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_AWREADY"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="M_AXI_WID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_BID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_BREADY"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_ARID"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_ARLOCK"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_ARQOS"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M_AXI_ARUSER"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_ARREADY"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_RID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="AXI4_SLAVE_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/AXI4_SLAVE_0" HWVERSION="1.0" INSTANCE="AXI4_SLAVE_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI4_SLAVE" VLNV="xilinx.com:module_ref:AXI4_SLAVE:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="BUSY_SLAVE_TEST" VALUE="FALSE"/>
        <PARAMETER NAME="Component_Name" VALUE="axi4_bd_AXI4_SLAVE_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S_AXI_ACLK" SIGIS="clk" SIGNAME="External_Ports_M_AXI_ACLK_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M_AXI_ACLK_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="rst" SIGNAME="External_Ports_M_AXI_ARESETN_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M_AXI_ARESETN_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_AWID" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="S_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S_AXI_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="S_AXI_AWUSER" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_AWUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_AWUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_WID" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_WID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WLAST" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="S_AXI_BID" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_ARID" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="S_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S_AXI_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="S_AXI_ARUSER" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_ARUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_ARUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="S_AXI_RID" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RLAST" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="AXI4_MASTER_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4_MASTER_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AXI4_MASTER_0_M_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="24"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="5"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="5"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="axi4_bd_M_AXI_ACLK_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S_AXI_AWID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S_AXI_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S_AXI_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S_AXI_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S_AXI_AWLOCK"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S_AXI_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S_AXI_AWQOS"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S_AXI_AWUSER"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="S_AXI_WID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S_AXI_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S_AXI_BID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S_AXI_ARID"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S_AXI_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S_AXI_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S_AXI_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S_AXI_ARLOCK"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S_AXI_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S_AXI_ARQOS"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S_AXI_ARUSER"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S_AXI_RID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S_AXI_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/axi_protocol_checker_0" HWVERSION="2.0" INSTANCE="axi_protocol_checker_0" IPTYPE="MONITOR" IS_ENABLE="1" MODCLASS="MONITOR" MODTYPE="axi_protocol_checker" VLNV="xilinx.com:ip:axi_protocol_checker:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_protocol_checker;v=v2_0;d=pg101-axi-protocol-checker.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_PC_MAXRBURSTS" VALUE="2"/>
        <PARAMETER NAME="C_PC_MAXWBURSTS" VALUE="2"/>
        <PARAMETER NAME="C_PC_EXMON_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_PC_AW_MAXWAITS" VALUE="0"/>
        <PARAMETER NAME="C_PC_AR_MAXWAITS" VALUE="0"/>
        <PARAMETER NAME="C_PC_W_MAXWAITS" VALUE="0"/>
        <PARAMETER NAME="C_PC_R_MAXWAITS" VALUE="0"/>
        <PARAMETER NAME="C_PC_B_MAXWAITS" VALUE="0"/>
        <PARAMETER NAME="C_PC_MAX_CONTINUOUS_RTRANSFERS_WAITS" VALUE="0"/>
        <PARAMETER NAME="C_PC_MAX_CONTINUOUS_WTRANSFERS_WAITS" VALUE="0"/>
        <PARAMETER NAME="C_PC_MAX_WLAST_TO_AWVALID_WAITS" VALUE="0"/>
        <PARAMETER NAME="C_PC_MAX_WRITE_TO_BVALID_WAITS" VALUE="0"/>
        <PARAMETER NAME="C_PC_LIGHT_WEIGHT" VALUE="0"/>
        <PARAMETER NAME="C_PC_MASTER_SIDE" VALUE="0"/>
        <PARAMETER NAME="C_PC_MESSAGE_LEVEL" VALUE="2"/>
        <PARAMETER NAME="C_PC_SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="C_PC_MAX_BURST_LENGTH" VALUE="256"/>
        <PARAMETER NAME="C_PC_HAS_SYSTEM_RESET" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_CONTROL" VALUE="0"/>
        <PARAMETER NAME="C_PC_STATUS_WIDTH" VALUE="160"/>
        <PARAMETER NAME="C_CHK_ERR_RESP" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_MARK_DEBUG" VALUE="1"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="24"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="HAS_SYSTEM_RESET" VALUE="0"/>
        <PARAMETER NAME="MAX_AW_WAITS" VALUE="0"/>
        <PARAMETER NAME="MAX_AR_WAITS" VALUE="0"/>
        <PARAMETER NAME="MAX_W_WAITS" VALUE="0"/>
        <PARAMETER NAME="MAX_R_WAITS" VALUE="0"/>
        <PARAMETER NAME="MAX_B_WAITS" VALUE="0"/>
        <PARAMETER NAME="MAX_CONTINUOUS_WTRANSFERS_WAITS" VALUE="0"/>
        <PARAMETER NAME="MAX_WLAST_TO_AWVALID_WAITS" VALUE="0"/>
        <PARAMETER NAME="MAX_WRITE_TO_BVALID_WAITS" VALUE="0"/>
        <PARAMETER NAME="MAX_CONTINUOUS_RTRANSFERS_WAITS" VALUE="0"/>
        <PARAMETER NAME="MESSAGE_LEVEL" VALUE="2"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
        <PARAMETER NAME="LIGHT_WEIGHT" VALUE="0"/>
        <PARAMETER NAME="PC_MASTER_SIDE" VALUE="0"/>
        <PARAMETER NAME="ENABLE_CONTROL" VALUE="0"/>
        <PARAMETER NAME="ENABLE_MARK_DEBUG" VALUE="1"/>
        <PARAMETER NAME="CHK_ERR_RESP" VALUE="0"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="axi4_bd_axi_protocol_checker_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="MONITOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MONITOR"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="159" NAME="pc_status" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="pc_asserted" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_M_AXI_ACLK_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M_AXI_ACLK_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="External_Ports_M_AXI_ARESETN_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M_AXI_ARESETN_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="pc_axi_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="23" NAME="pc_axi_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="pc_axi_awlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="pc_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="pc_axi_awburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="pc_axi_awlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="pc_axi_awcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="pc_axi_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="pc_axi_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="pc_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="pc_axi_awuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="pc_axi_awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="pc_axi_awready" SIGIS="undef"/>
        <PORT DIR="I" NAME="pc_axi_wlast" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="pc_axi_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="pc_axi_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="pc_axi_wvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="pc_axi_wready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="pc_axi_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="pc_axi_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="pc_axi_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="pc_axi_bready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="pc_axi_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="23" NAME="pc_axi_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="pc_axi_arlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="pc_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="pc_axi_arburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="pc_axi_arlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="pc_axi_arcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="pc_axi_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="pc_axi_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="pc_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="pc_axi_aruser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="pc_axi_arvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="pc_axi_arready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="pc_axi_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="pc_axi_rlast" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="pc_axi_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="pc_axi_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="pc_axi_rvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="pc_axi_rready" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AXI4_MASTER_0_M_AXI" DATAWIDTH="32" NAME="PC_AXI" TYPE="MONITOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="24"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="5"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="5"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="axi4_bd_M_AXI_ACLK_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="pc_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="pc_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="pc_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="pc_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="pc_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="pc_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="pc_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="pc_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="pc_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="pc_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="pc_axi_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="pc_axi_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="pc_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="pc_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="pc_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="pc_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="pc_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="pc_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="pc_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="pc_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="pc_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="pc_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="pc_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="pc_axi_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="pc_axi_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="pc_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="pc_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="pc_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="pc_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="pc_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="pc_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="pc_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="pc_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="pc_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="pc_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="pc_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="pc_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="pc_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="pc_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="pc_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="pc_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
