// Seed: 2066810600
module module_0 #(
    parameter id_1 = 32'd86,
    parameter id_2 = 32'd99
);
  wire _id_1;
  ;
  logic [-1 : -1] _id_2;
  logic id_3 = 1;
  logic [id_1 : id_2] id_4;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    input uwire id_2,
    output tri id_3,
    input supply1 id_4,
    output logic id_5,
    input tri0 id_6,
    input wire id_7,
    input uwire id_8,
    input wire id_9,
    output supply1 id_10
);
  initial id_5 = #1 id_9 == id_7;
  xnor primCall (id_1, id_2, id_4, id_6, id_7, id_8, id_9);
  module_0 modCall_1 ();
endmodule
